-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Fri Dec 31 22:46:48 2021
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__0\ : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair33";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => Rc_addr(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Rc_addr(2),
      DI(1) => Rc_addr(1),
      DI(0) => Rc_addr(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => Rc_addr(0),
      I3 => Rc_addr(3),
      I4 => Rc_addr(2),
      I5 => Rc_addr(1),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => Rc_addr(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => Rc_addr(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => Rc_addr(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => Rc_addr(3),
      I1 => Q(3),
      I2 => Rc_addr(0),
      I3 => Q(0),
      I4 => \^rc_data_exists\,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \Addr_Counters[3].FDRE_I_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Q(1),
      I2 => Rc_addr(2),
      I3 => Q(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    callingReadAccess : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair39";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair39";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(2),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(3),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => Tx_addr_0(1),
      I1 => Tx_addr_0(3),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(2),
      I4 => Tx_fifo_wr_d,
      I5 => Tx_fifo_wr,
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20202"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555555D5"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \^tx_fifo_data_0\(0),
      I2 => dynamic_MSMS(1),
      I3 => dynamic_MSMS(0),
      I4 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FFFFFF"
    )
        port map (
      I0 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I1 => dynamic_MSMS(0),
      I2 => \^tx_fifo_data_0\(0),
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => \data_int_reg[0]\,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => callingReadAccess,
      I2 => earlyAckHdr,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[1].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair37";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair37";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[3].FDRE_I_n_0\,
      I3 => \Addr_Counters[1].FDRE_I_n_0\,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_1\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_8_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair52";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_WrAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888BBB8B88"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => \cr_i_reg[2]\(0),
      I3 => \cr_i_reg[2]_0\(1),
      I4 => firstDynStartSeen,
      I5 => \cr_i_reg[2]_1\,
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \cr_i_reg[2]_0\(0),
      I4 => cr_txModeSelect_set,
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888F888F888F8"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[0]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(0),
      O => D(0)
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD5D0000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[1]\,
      I1 => \s_axi_rdata_i_reg[1]_0\,
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[7]_i_3_n_0\,
      I5 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[2]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in13_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(2),
      O => D(2)
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0200AAAA8A88"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_3_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in7_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(4),
      O => D(4)
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[5]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in4_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(5),
      O => D(5)
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(6),
      O => D(6)
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_0\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(7),
      O => D(7)
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \s_axi_rdata_i[7]_i_8_n_0\,
      I2 => p_17_in,
      I3 => p_1_in_0,
      I4 => p_9_in,
      I5 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_15_in,
      I1 => p_7_in,
      I2 => p_6_in,
      I3 => p_8_in,
      I4 => p_14_in,
      I5 => p_16_in,
      O => \s_axi_rdata_i[7]_i_8_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_18_in,
      I3 => s_axi_wdata(1),
      I4 => s_axi_wdata(2),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair4";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of scl_rising_edge_i_1 : label is "soft_lutpair4";
begin
  scndry_out <= \^scndry_out\;
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => Q(0),
      O => D(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    callingReadAccess_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal \^callingreadaccess_reg_0\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdByteCntr[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rxCntDone_i_2 : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  callingReadAccess_reg_0 <= \^callingreadaccess_reg_0\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => \rdByteCntr[0]_i_3_n_0\,
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdByteCntr[2]_i_2_n_0\,
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(2),
      O => \rdByteCntr[0]_i_3_n_0\
    );
\rdByteCntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => \rdByteCntr[0]_i_4_n_0\
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(3),
      I3 => \rdByteCntr[3]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^callingreadaccess_reg_0\,
      I1 => ackDataState,
      I2 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rdByteCntr_reg(2),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[2]_i_2_n_0\,
      O => \^callingreadaccess_reg_0\
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair72";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEAEFE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => \FSM_sequential_cState_reg[1]_0\,
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => \FSM_sequential_cState_reg[0]\(0)
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D0FF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_6_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_1\,
      I2 => Q(1),
      I3 => wr_ack,
      I4 => \FSM_sequential_cState_reg[1]_2\,
      I5 => \FSM_sequential_cState_reg[1]_3\,
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFABAFAAAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_8_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => \FSM_sequential_cState[1]_i_9_n_0\,
      I5 => \FSM_sequential_cState_reg[1]_4\,
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_2_0\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5_0\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_sequential_cState[1]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5_0\(0),
      I3 => Q(4),
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    firstDynStartSeen_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i[0]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_2 : in STD_LOGIC;
    Rc_Data_Exists : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^timing_param_thddat_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_5\ : label is "soft_lutpair35";
begin
  D(0) <= \^d\(0);
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3 downto 0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3 downto 0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[7]_1\(6 downto 0) <= \^timing_param_thddat_i_reg[7]_1\(6 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_2,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => Data_Exists_DFF_1,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_0\,
      Q => Dtre,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => earlyAckDataState,
      O => \cr_i_reg[3]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_0\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(6),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[7]_1\(5),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(4),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[7]_1\(2),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[7]_1\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(2),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(2),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => \sr_i_reg[1]_0\(4),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[7]_1\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => \^timing_param_thddat_i_reg[7]_1\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[7]_1\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[7]_1\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => \^timing_param_thddat_i_reg[7]_1\(4),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => \^timing_param_thddat_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    \data_reg[1][6]_0\ : out STD_LOGIC;
    \data_reg[4][0]_0\ : out STD_LOGIC;
    \data_reg[4][7]_0\ : out STD_LOGIC;
    \data_reg[4][6]_0\ : out STD_LOGIC;
    \data_reg[4][5]_0\ : out STD_LOGIC;
    \data_reg[4][4]_0\ : out STD_LOGIC;
    \data_reg[1][0]_0\ : out STD_LOGIC;
    \data_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]_0\ : out STD_LOGIC;
    \data_reg[2][7]_0\ : out STD_LOGIC;
    \data_reg[2][6]_0\ : out STD_LOGIC;
    \data_reg[2][5]_0\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \data_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \data_reg[5][7]_0\ : out STD_LOGIC;
    \data_reg[5][6]_0\ : out STD_LOGIC;
    \data_reg[5][5]_0\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \data_reg[3][2]_0\ : out STD_LOGIC;
    \data_reg[3][1]_0\ : out STD_LOGIC;
    \data_reg[3][0]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]_0\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_5 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_1\ : out STD_LOGIC;
    \refresh_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]_0\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_1\ : out STD_LOGIC;
    \data_reg[2][2]_0\ : out STD_LOGIC;
    \data_reg[2][1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_6 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_1\ : in STD_LOGIC;
    \data_reg[4][7]_1\ : in STD_LOGIC;
    \data_reg[4][6]_1\ : in STD_LOGIC;
    \data_reg[4][5]_1\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[1][7]_1\ : in STD_LOGIC;
    \data_reg[1][6]_1\ : in STD_LOGIC;
    \data_reg[1][5]_1\ : in STD_LOGIC;
    \data_reg[1][4]_0\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[2][7]_1\ : in STD_LOGIC;
    \data_reg[2][6]_1\ : in STD_LOGIC;
    \data_reg[2][5]_1\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][3]_0\ : in STD_LOGIC;
    \data_reg[0][0]_3\ : in STD_LOGIC;
    \data_reg[0][7]_1\ : in STD_LOGIC;
    \data_reg[0][6]_0\ : in STD_LOGIC;
    \data_reg[0][5]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[5][0]_2\ : in STD_LOGIC;
    \data_reg[5][7]_1\ : in STD_LOGIC;
    \data_reg[5][6]_1\ : in STD_LOGIC;
    \data_reg[5][5]_1\ : in STD_LOGIC;
    \data_reg[5][4]_2\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_1\ : in STD_LOGIC;
    \data_reg[3][1]_1\ : in STD_LOGIC;
    \data_reg[3][0]_1\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[6][0]_0\ : in STD_LOGIC;
    \data_reg[5][3]_0\ : in STD_LOGIC;
    \data_reg[4][2]_0\ : in STD_LOGIC;
    \data_reg[1][3]_0\ : in STD_LOGIC;
    \data_reg[4][1]_0\ : in STD_LOGIC;
    \data_reg[4][4]_2\ : in STD_LOGIC;
    \data_reg[28][0]_0\ : in STD_LOGIC;
    \data_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]_0\ : in STD_LOGIC;
    \data_reg[6][6]_1\ : in STD_LOGIC;
    \data_reg[0][4]_1\ : in STD_LOGIC;
    \data_reg[2][4]_3\ : in STD_LOGIC;
    \data_reg[2][0]_2\ : in STD_LOGIC;
    \data_reg[1][0]_2\ : in STD_LOGIC;
    \data_reg[4][3]_0\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_inferred__24/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \data[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_6_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_14_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_15_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_16_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_17_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_18_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_19_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_20_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_10_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_7_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_8_n_0\ : STD_LOGIC;
  signal \^data_reg[0][0]_0\ : STD_LOGIC;
  signal \^data_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[10]_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[11]_56\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[12]_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[13]_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[14]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[15]_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[16]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[17]_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[18]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[19]_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[1][0]_0\ : STD_LOGIC;
  signal \^data_reg[1][6]_0\ : STD_LOGIC;
  signal \^data_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[20]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[21]_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[22]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[23]_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[24]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[25]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[26]0\ : STD_LOGIC;
  signal \data_reg[26]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[27]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[28]0\ : STD_LOGIC;
  signal \data_reg[28]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[29]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[2][0]_0\ : STD_LOGIC;
  signal \^data_reg[2][2]_0\ : STD_LOGIC;
  signal \^data_reg[2][4]_0\ : STD_LOGIC;
  signal \^data_reg[2][5]_0\ : STD_LOGIC;
  signal \^data_reg[2][6]_0\ : STD_LOGIC;
  signal \^data_reg[2][7]_0\ : STD_LOGIC;
  signal \data_reg[30]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[31]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[32]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[33]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[34]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[35]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[36]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[37]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[38]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[39]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[3][0]_0\ : STD_LOGIC;
  signal \^data_reg[3][1]_0\ : STD_LOGIC;
  signal \^data_reg[3][2]_0\ : STD_LOGIC;
  signal \data_reg[3]_3\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \data_reg[40]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[41]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[42]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[43]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[44]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[45]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[46]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[47]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[48]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[49]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[4][0]_0\ : STD_LOGIC;
  signal \^data_reg[4][4]_0\ : STD_LOGIC;
  signal \^data_reg[4][5]_0\ : STD_LOGIC;
  signal \^data_reg[4][6]_0\ : STD_LOGIC;
  signal \^data_reg[4][7]_0\ : STD_LOGIC;
  signal \data_reg[50]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[51]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[52]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[53]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[54]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[55]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[56]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[57]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[58]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[59]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[5][0]_0\ : STD_LOGIC;
  signal \^data_reg[5][0]_1\ : STD_LOGIC;
  signal \^data_reg[5][2]_0\ : STD_LOGIC;
  signal \^data_reg[5][4]_0\ : STD_LOGIC;
  signal \^data_reg[5][5]_0\ : STD_LOGIC;
  signal \^data_reg[5][6]_0\ : STD_LOGIC;
  signal \^data_reg[5][7]_0\ : STD_LOGIC;
  signal \data_reg[60]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[61]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[62]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[63]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[6][4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \data_reg[7]_60\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[8]_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[9]_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[10]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[9]_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_2\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rd_data_o[0]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_30_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_31_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_32_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_7_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[1]_0\ : STD_LOGIC;
  signal \^refresh_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal registers_0_rd_data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_12_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal \^update_i_reg_2\ : STD_LOGIC;
  signal \^update_i_reg_5\ : STD_LOGIC;
  signal \wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \NLW__inferred__24/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__24/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data[0][1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[0][5]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[11][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[14][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[15][7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[16][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[17][7]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[18][7]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[19][7]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[1][3]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[1][5]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[21][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[22][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[22][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[26][7]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[2][0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[2][3]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[2][4]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[2][5]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[30][7]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[36][7]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[36][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[38][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[3][7]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[3][7]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[40][7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[42][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[45][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \data[47][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[48][7]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[49][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[4][1]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][2]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data[4][3]_i_12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[4][3]_i_14\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[4][3]_i_15\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data[4][3]_i_17\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[4][3]_i_6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[4][3]_i_9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][5]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[4][5]_i_7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[50][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[52][7]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[53][7]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[54][7]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[55][7]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[56][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[56][7]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[57][7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[58][7]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[58][7]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[59][7]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[59][7]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[5][3]_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[5][3]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[5][3]_i_12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[5][3]_i_13\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[5][3]_i_8\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][3]_i_9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][4]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[61][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[61][7]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[62][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[62][7]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[63][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[63][7]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[6][5]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[8][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \refresh[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair104";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \wr_data[14]_i_2\ : label is "soft_lutpair121";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \data_reg[0][0]_0\ <= \^data_reg[0][0]_0\;
  \data_reg[0][7]_0\(3 downto 0) <= \^data_reg[0][7]_0\(3 downto 0);
  \data_reg[1][0]_0\ <= \^data_reg[1][0]_0\;
  \data_reg[1][6]_0\ <= \^data_reg[1][6]_0\;
  \data_reg[1][7]_0\(3 downto 0) <= \^data_reg[1][7]_0\(3 downto 0);
  \data_reg[2][0]_0\ <= \^data_reg[2][0]_0\;
  \data_reg[2][2]_0\ <= \^data_reg[2][2]_0\;
  \data_reg[2][4]_0\ <= \^data_reg[2][4]_0\;
  \data_reg[2][5]_0\ <= \^data_reg[2][5]_0\;
  \data_reg[2][6]_0\ <= \^data_reg[2][6]_0\;
  \data_reg[2][7]_0\ <= \^data_reg[2][7]_0\;
  \data_reg[3][0]_0\ <= \^data_reg[3][0]_0\;
  \data_reg[3][1]_0\ <= \^data_reg[3][1]_0\;
  \data_reg[3][2]_0\ <= \^data_reg[3][2]_0\;
  \data_reg[4][0]_0\ <= \^data_reg[4][0]_0\;
  \data_reg[4][4]_0\ <= \^data_reg[4][4]_0\;
  \data_reg[4][5]_0\ <= \^data_reg[4][5]_0\;
  \data_reg[4][6]_0\ <= \^data_reg[4][6]_0\;
  \data_reg[4][7]_0\ <= \^data_reg[4][7]_0\;
  \data_reg[5][0]_0\ <= \^data_reg[5][0]_0\;
  \data_reg[5][0]_1\ <= \^data_reg[5][0]_1\;
  \data_reg[5][2]_0\ <= \^data_reg[5][2]_0\;
  \data_reg[5][4]_0\ <= \^data_reg[5][4]_0\;
  \data_reg[5][5]_0\ <= \^data_reg[5][5]_0\;
  \data_reg[5][6]_0\ <= \^data_reg[5][6]_0\;
  \data_reg[5][7]_0\ <= \^data_reg[5][7]_0\;
  \data_reg[6][4]_0\(1 downto 0) <= \^data_reg[6][4]_0\(1 downto 0);
  \goreg_bm.dout_i_reg[10]\ <= \^goreg_bm.dout_i_reg[10]\;
  \goreg_bm.dout_i_reg[11]\ <= \^goreg_bm.dout_i_reg[11]\;
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[12]_1\ <= \^goreg_bm.dout_i_reg[12]_1\;
  \goreg_bm.dout_i_reg[9]_0\ <= \^goreg_bm.dout_i_reg[9]_0\;
  \guf.guf1.underflow_i_reg_0\ <= \^guf.guf1.underflow_i_reg_0\;
  \guf.guf1.underflow_i_reg_2\ <= \^guf.guf1.underflow_i_reg_2\;
  \refresh_reg[1]_0\ <= \^refresh_reg[1]_0\;
  \refresh_reg[3]_0\(0) <= \^refresh_reg[3]_0\(0);
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
  update_i_reg_2 <= \^update_i_reg_2\;
  update_i_reg_5 <= \^update_i_reg_5\;
\_inferred__24/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__24/i__carry_n_0\,
      CO(2) => \_inferred__24/i__carry_n_1\,
      CO(1) => \_inferred__24/i__carry_n_2\,
      CO(0) => \_inferred__24/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\_inferred__24/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry_n_0\,
      CO(3 downto 2) => \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__24/i__carry__0_n_2\,
      CO(0) => \_inferred__24/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_1_n_0\,
      S(0) => \i__carry__0_i_2_n_0\
    );
\data[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => underflow,
      O => \data[0][1]_i_1_n_0\
    );
\data[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[0][0]_0\,
      I1 => \data_reg[0]_1\(1),
      I2 => \data_reg[0]_1\(3),
      I3 => \data_reg[0]_1\(2),
      O => \data[0][1]_i_2_n_0\
    );
\data[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[0]_1\(2),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[0][2]_i_1_n_0\
    );
\data[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCCC0CAAAAAAAA"
    )
        port map (
      I0 => dout(0),
      I1 => \data_reg[0]_1\(3),
      I2 => \^data_reg[0][0]_0\,
      I3 => \data_reg[0]_1\(1),
      I4 => \data_reg[0]_1\(2),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[3]\
    );
\data[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_0\
    );
\data[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[0][7]_0\(1),
      O => update_i_reg_4
    );
\data[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^refresh_reg[1]_0\,
      I1 => \^data_reg[0][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \data_reg[0]_1\(3),
      I4 => \data_reg[0]_1\(2),
      I5 => \data_reg[0][4]_1\,
      O => \data_reg[0][0]_1\
    );
\data[11][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_5\
    );
\data[13][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => dout(4),
      I1 => dout(6),
      I2 => dout(5),
      I3 => dout(9),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_0\
    );
\data[14][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \^guf.guf1.underflow_i_reg_0\
    );
\data[15][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_2\
    );
\data[16][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_0\
    );
\data[17][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      I2 => dout(9),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[8]_4\
    );
\data[18][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(9),
      O => \^goreg_bm.dout_i_reg[9]_0\
    );
\data[19][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      O => \goreg_bm.dout_i_reg[8]_6\
    );
\data[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAABAAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[1][0]_0\,
      I2 => \data_reg[1]_0\(1),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[1]_0\(2),
      I5 => \data_reg[1]_0\(3),
      O => \data[1][1]_i_1_n_0\
    );
\data[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[1]_0\(2),
      I2 => \data_reg[1]_0\(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[1][2]_i_1_n_0\
    );
\data[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^data_reg[0][7]_0\(1),
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => \data[1][3]_i_4_n_0\,
      O => \data[1][3]_i_1_n_0\
    );
\data[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEEAEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[1]_0\(3),
      I2 => \^data_reg[1][0]_0\,
      I3 => \data_reg[1]_0\(1),
      I4 => \data_reg[1]_0\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[1][3]_i_2_n_0\
    );
\data[1][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \data_reg[0]_1\(2),
      I1 => \data_reg[0]_1\(3),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \^refresh_reg[1]_0\,
      O => \data[1][3]_i_4_n_0\
    );
\data[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_1\
    );
\data[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[1][7]_0\(1),
      O => update_i_reg_3
    );
\data[1][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^refresh_reg[1]_0\,
      I2 => \data[2][3]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[21][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[13]_1\
    );
\data[22][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_4\
    );
\data[22][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[8]_3\
    );
\data[26][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[10]\,
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(4),
      I4 => \^goreg_bm.dout_i_reg[11]_0\,
      I5 => \data_reg[26][0]_0\,
      O => \data_reg[26]0\
    );
\data[26][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \^goreg_bm.dout_i_reg[10]\
    );
\data[27][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^update_i_reg_5\,
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(6),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_1\
    );
\data[28][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(6),
      I4 => \^update_i_reg_2\,
      I5 => \data_reg[28][0]_0\,
      O => \data_reg[28]0\
    );
\data[2][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \data_reg_n_0_[2][2]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][3]\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \^data_reg[2][2]_0\
    );
\data[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09900000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \^data_reg[2][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][1]_0\,
      O => \data[2][1]_i_1_n_0\
    );
\data[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00780000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][2]_0\,
      O => \data[2][2]_i_1_n_0\
    );
\data[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[2][0]_2\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data[2][3]_i_1_n_0\
    );
\data[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(0),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][3]_i_6_n_0\,
      I3 => \data_reg_n_0_[2][3]\,
      I4 => \data[2][3]_i_7_n_0\,
      I5 => \data[2][3]_i_8_n_0\,
      O => \data[2][3]_i_2_n_0\
    );
\data[2][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \data[4][3]_i_13_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(0),
      I4 => \^data_reg[0][7]_0\(2),
      O => \data[2][3]_i_4_n_0\
    );
\data[2][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_15_n_0\,
      I1 => \^q\(1),
      I2 => refresh_reg(3),
      I3 => refresh_reg(2),
      I4 => update_i_reg_6,
      I5 => \^update_i_reg_0\,
      O => \^refresh_reg[1]_0\
    );
\data[2][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(0),
      I1 => underflow,
      O => \data[2][3]_i_6_n_0\
    );
\data[2][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      O => \data[2][3]_i_7_n_0\
    );
\data[2][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002220"
    )
        port map (
      I0 => underflow,
      I1 => \data[4][3]_i_5_n_0\,
      I2 => \data[4][3]_i_16_n_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \^data_reg[2][2]_0\,
      O => \data[2][3]_i_8_n_0\
    );
\data[2][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(1),
      I1 => underflow,
      O => \goreg_bm.dout_i_reg[4]_0\
    );
\data[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \data_reg_n_0_[2][3]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][2]\,
      I4 => underflow,
      I5 => \^data_reg[2][4]_0\,
      O => \data_reg[2][1]_0\
    );
\data[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D05FFFF3D050000"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][4]_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][2]_0\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_reg[2][4]_1\
    );
\data[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FF50FF50FF50"
    )
        port map (
      I0 => \data[5][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][5]_i_4_n_0\,
      I3 => \data_reg[2][4]_3\,
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => \^goreg_bm.dout_i_reg[9]_0\,
      O => update_t_reg
    );
\data[2][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[2][2]_0\,
      I1 => \data[2][5]_i_6_n_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][4]_0\,
      I4 => \^data_reg[2][6]_0\,
      I5 => \data[4][3]_i_16_n_0\,
      O => \data[2][5]_i_4_n_0\
    );
\data[2][5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \data[2][5]_i_6_n_0\
    );
\data[30][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[11]_0\
    );
\data[32][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[12]_1\,
      I1 => dout(9),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(5),
      I5 => dout(6),
      O => \goreg_bm.dout_i_reg[13]\
    );
\data[34][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \data[34][7]_i_4_n_0\,
      I1 => dout(4),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_8\
    );
\data[34][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      O => \data[34][7]_i_4_n_0\
    );
\data[35][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[8]_5\
    );
\data[36][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[8]_2\
    );
\data[36][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => underflow,
      I4 => dout(8),
      O => \goreg_bm.dout_i_reg[11]_1\
    );
\data[37][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_2\
    );
\data[38][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \goreg_bm.dout_i_reg[12]\
    );
\data[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000090909090"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][2]_0\,
      I4 => \^data_reg[3][1]_0\,
      I5 => \^data_reg[3][0]_0\,
      O => update_t_reg_0
    );
\data[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909090000000"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][1]_0\,
      I4 => \^data_reg[3][0]_0\,
      I5 => \^data_reg[3][2]_0\,
      O => update_t_reg_1
    );
\data[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \data[4][3]_i_5_n_0\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data_reg[1][5]_0\
    );
\data[3][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => underflow,
      I1 => dout(4),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \guf.guf1.underflow_i_reg_1\
    );
\data[3][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[12]_0\
    );
\data[40][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      O => \goreg_bm.dout_i_reg[12]_3\
    );
\data[42][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(4),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[8]\
    );
\data[45][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_2\
    );
\data[46][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_1\
    );
\data[47][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[12]_1\
    );
\data[48][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => underflow,
      I1 => dout(5),
      I2 => dout(4),
      O => \guf.guf1.underflow_i_reg_4\
    );
\data[49][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_1\
    );
\data[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAAAAAABAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data[4][1]_i_3_n_0\,
      I2 => \data_reg[6][0]_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      I5 => \data[4][3]_i_9_n_0\,
      O => \data[4][1]_i_1_n_0\
    );
\data[4][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][1]_i_3_n_0\
    );
\data[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \^guf.guf1.underflow_i_reg_2\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][1]\,
      I4 => \data_reg_n_0_[4][2]\,
      I5 => \^data_reg[5][2]_0\,
      O => \data[4][2]_i_1_n_0\
    );
\data[4][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \^guf.guf1.underflow_i_reg_2\
    );
\data[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][3]_0\,
      I1 => \^data_reg[1][7]_0\(2),
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \data[4][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \^data_reg[1][6]_0\
    );
\data[4][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[0][7]_0\(1),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(2),
      O => \data[4][3]_i_12_n_0\
    );
\data[4][3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[1][0]_0\,
      I1 => \data_reg[1]_0\(1),
      I2 => \data_reg[1]_0\(3),
      I3 => \data_reg[1]_0\(2),
      O => \data[4][3]_i_13_n_0\
    );
\data[4][3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => refresh_reg(3),
      I2 => refresh_reg(2),
      O => \data[4][3]_i_14_n_0\
    );
\data[4][3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => underflow,
      O => \data[4][3]_i_15_n_0\
    );
\data[4][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \^data_reg[2][6]_0\,
      I4 => \^data_reg[2][4]_0\,
      I5 => \^data_reg[2][0]_0\,
      O => \data[4][3]_i_16_n_0\
    );
\data[4][3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[4][3]_i_17_n_0\
    );
\data[4][3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \data[5][3]_i_8_n_0\,
      I1 => \^data_reg[5][5]_0\,
      I2 => \^data_reg[5][6]_0\,
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[4][3]_i_18_n_0\
    );
\data[4][3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \^data_reg[4][0]_0\,
      I1 => \data[5][3]_i_11_n_0\,
      I2 => \data[5][3]_i_10_n_0\,
      I3 => \^data_reg[5][7]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \data[4][3]_i_19_n_0\
    );
\data[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10100010"
    )
        port map (
      I0 => \data[4][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \^data_reg[5][2]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => \data[4][3]_i_9_n_0\,
      I5 => \data_reg[1][3]_0\,
      O => \data[4][3]_i_2_n_0\
    );
\data[4][3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^data_reg[4][6]_0\,
      I1 => \^data_reg[4][7]_0\,
      I2 => \^data_reg[4][5]_0\,
      I3 => \^data_reg[4][4]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      O => \data[4][3]_i_20_n_0\
    );
\data[4][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_12_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \data[4][3]_i_13_n_0\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[4][3]_i_14_n_0\,
      I5 => \data[4][3]_i_15_n_0\,
      O => \data[4][3]_i_4_n_0\
    );
\data[4][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005530"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][6]_0\,
      I2 => \^data_reg[2][4]_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \data_reg_n_0_[2][3]\,
      I5 => \data[2][3]_i_7_n_0\,
      O => \data[4][3]_i_5_n_0\
    );
\data[4][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807FFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => underflow,
      O => \data[4][3]_i_6_n_0\
    );
\data[4][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15005555"
    )
        port map (
      I0 => \_inferred__24/i__carry__0_n_2\,
      I1 => \data[4][3]_i_17_n_0\,
      I2 => \data[4][3]_i_18_n_0\,
      I3 => \data[4][3]_i_19_n_0\,
      I4 => \data[4][3]_i_20_n_0\,
      O => \^data_reg[5][2]_0\
    );
\data[4][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[4][1]\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][3]_i_9_n_0\
    );
\data[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A3A0A0A"
    )
        port map (
      I0 => dout(1),
      I1 => \^data_reg[4][4]_0\,
      I2 => underflow,
      I3 => \_inferred__24/i__carry__0_n_2\,
      I4 => \data[5][3]_i_4_n_0\,
      I5 => \data[5][3]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[4]\
    );
\data[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABAAABAA"
    )
        port map (
      I0 => \data[6][5]_i_3_n_0\,
      I1 => \data[4][5]_i_4_n_0\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[4][3]_i_19_n_0\,
      I5 => \data[4][3]_i_20_n_0\,
      O => \goreg_bm.dout_i_reg[5]\
    );
\data[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \data[4][5]_i_5_n_0\,
      I1 => \data_reg[4][4]_2\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[5][3]_i_5_n_0\,
      I5 => \data[4][5]_i_7_n_0\,
      O => \goreg_bm.dout_i_reg[9]\
    );
\data[4][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \^data_reg[4][4]_0\,
      I2 => \^data_reg[4][5]_0\,
      O => \data[4][5]_i_4_n_0\
    );
\data[4][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(4),
      O => \data[4][5]_i_5_n_0\
    );
\data[4][5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][0]_0\,
      I2 => \data_reg_n_0_[4][2]\,
      I3 => \data_reg_n_0_[4][1]\,
      O => \data[4][5]_i_7_n_0\
    );
\data[50][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[10]_4\
    );
\data[52][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[10]_5\
    );
\data[53][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(6),
      O => \goreg_bm.dout_i_reg[12]_4\
    );
\data[54][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_2\
    );
\data[55][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => dout(9),
      I3 => dout(4),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[56][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_9\
    );
\data[56][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => dout(5),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[9]_5\
    );
\data[57][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(4),
      I3 => dout(7),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[10]_0\
    );
\data[58][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \guf.guf1.underflow_i_reg\
    );
\data[58][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_6\
    );
\data[59][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_6\
    );
\data[59][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => dout(8),
      I3 => underflow,
      O => \^update_i_reg_5\
    );
\data[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEAEAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \data[5][1]_i_2_n_0\,
      I4 => \data[5][1]_i_3_n_0\,
      O => \data[5][1]_i_1_n_0\
    );
\data[5][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[5][3]\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[5][1]_i_2_n_0\
    );
\data[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[5][1]_i_3_n_0\
    );
\data[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][0]_0\,
      I3 => \data_reg_n_0_[5][1]\,
      I4 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][2]_i_1_n_0\
    );
\data[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAAA"
    )
        port map (
      I0 => \data_reg[5][3]_0\,
      I1 => \_inferred__24/i__carry__0_n_2\,
      I2 => \data[5][3]_i_4_n_0\,
      I3 => \data[5][3]_i_5_n_0\,
      I4 => \data[4][3]_i_5_n_0\,
      I5 => \data[5][3]_i_6_n_0\,
      O => \^goreg_bm.dout_i_reg[11]\
    );
\data[5][3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_10_n_0\
    );
\data[5][3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_reg[5][5]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][6]_0\,
      O => \data[5][3]_i_11_n_0\
    );
\data[5][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(1),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(2),
      O => \data[5][3]_i_12_n_0\
    );
\data[5][3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => refresh_reg(2),
      I3 => refresh_reg(3),
      I4 => \^q\(1),
      O => \data[5][3]_i_13_n_0\
    );
\data[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \^data_reg[5][0]_0\,
      I4 => \data_reg_n_0_[5][2]\,
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][3]_i_2_n_0\
    );
\data[5][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEBFFFFFFFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      I3 => \data[4][3]_i_20_n_0\,
      I4 => \data[5][3]_i_7_n_0\,
      I5 => \data[5][3]_i_8_n_0\,
      O => \data[5][3]_i_4_n_0\
    );
\data[5][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200000002"
    )
        port map (
      I0 => \data[4][3]_i_20_n_0\,
      I1 => \data[5][3]_i_9_n_0\,
      I2 => \^data_reg[5][7]_0\,
      I3 => \data[5][3]_i_10_n_0\,
      I4 => \data[5][3]_i_11_n_0\,
      I5 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_5_n_0\
    );
\data[5][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[5][3]_i_12_n_0\,
      I1 => \data[4][3]_i_15_n_0\,
      I2 => \data[5][3]_i_13_n_0\,
      I3 => \data[4][3]_i_13_n_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => \data[4][3]_i_12_n_0\,
      O => \data[5][3]_i_6_n_0\
    );
\data[5][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \^data_reg[5][6]_0\,
      I4 => \^data_reg[5][5]_0\,
      O => \data[5][3]_i_7_n_0\
    );
\data[5][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \data_reg_n_0_[4][2]\,
      O => \data[5][3]_i_8_n_0\
    );
\data[5][3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      O => \data[5][3]_i_9_n_0\
    );
\data[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555505555515555"
    )
        port map (
      I0 => \data[5][4]_i_6_n_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data_reg[5][4]_1\
    );
\data[5][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \data_reg_n_0_[5][2]\,
      O => \^data_reg[5][0]_1\
    );
\data[5][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(9),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(4),
      I5 => dout(7),
      O => \data[5][4]_i_6_n_0\
    );
\data[61][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_7\
    );
\data[61][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(5),
      O => update_i_reg_1
    );
\data[62][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(4),
      O => \^update_i_reg_2\
    );
\data[62][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[63][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[10]_3\
    );
\data[63][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \guf.guf1.underflow_i_reg_3\
    );
\data[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAEAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6]_2\(1),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[6]_2\(2),
      I5 => \data_reg[6]_2\(3),
      O => \data[6][1]_i_1_n_0\
    );
\data[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[6]_2\(2),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][2]_i_1_n_0\
    );
\data[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \data[6][3]_i_3_n_0\,
      I4 => \^data_reg[5][2]_0\,
      I5 => \data[6][7]_i_5_n_0\,
      O => \data[6][3]_i_1_n_0\
    );
\data[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[6]_2\(3),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[6][4]_0\(0),
      I4 => \data_reg[6]_2\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[6][3]_i_2_n_0\
    );
\data[6][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => \^data_reg[5][0]_1\,
      I5 => underflow,
      O => \data[6][3]_i_3_n_0\
    );
\data[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF606060FF60"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(1),
      I1 => \data_reg[6]_2\(5),
      I2 => \data[6][5]_i_2_n_0\,
      I3 => \data[6][5]_i_3_n_0\,
      I4 => \data_reg[6][0]_0\,
      I5 => \data_reg[6][7]_0\(1),
      O => \data[6][5]_i_1_n_0\
    );
\data[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(7),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(5),
      O => \data[6][5]_i_2_n_0\
    );
\data[6][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(2),
      I1 => underflow,
      O => \data[6][5]_i_3_n_0\
    );
\data[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[6][6]_1\,
      I1 => \data_reg[6]_2\(6),
      I2 => \data_reg[6]_2\(5),
      I3 => \^data_reg[6][4]_0\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][6]_i_1_n_0\
    );
\data[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data[6][7]_i_5_n_0\,
      I5 => \data[6][7]_i_6_n_0\,
      O => \data[6][7]_i_1_n_0\
    );
\data[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFAEFFEAAAAEAAE"
    )
        port map (
      I0 => \data[6][7]_i_7_n_0\,
      I1 => dout(3),
      I2 => update_i_reg_6,
      I3 => \^update_i_reg_0\,
      I4 => underflow,
      I5 => \data_reg[6][7]_0\(2),
      O => \data[6][7]_i_2_n_0\
    );
\data[6][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => \^guf.guf1.underflow_i_reg_0\,
      I4 => dout(9),
      I5 => dout(4),
      O => \data[6][7]_i_4_n_0\
    );
\data[6][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data[5][1]_i_2_n_0\,
      I3 => \data[6][7]_i_8_n_0\,
      I4 => \data[2][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \data[6][7]_i_5_n_0\
    );
\data[6][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \data_reg[6]_2\(2),
      I1 => \data_reg[6]_2\(3),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => \data[4][3]_i_15_n_0\,
      O => \data[6][7]_i_6_n_0\
    );
\data[6][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220222220000000"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(5),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(7),
      O => \data[6][7]_i_7_n_0\
    );
\data[6][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => refresh_reg(2),
      I4 => refresh_reg(3),
      I5 => \^q\(1),
      O => \data[6][7]_i_8_n_0\
    );
\data[8][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_3\
    );
\data_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][0]_3\,
      Q => \^data_reg[0][0]_0\,
      R => '0'
    );
\data_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][1]_i_1_n_0\,
      Q => \data_reg[0]_1\(1),
      R => '0'
    );
\data_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][2]_i_1_n_0\,
      Q => \data_reg[0]_1\(2),
      R => '0'
    );
\data_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][3]_0\,
      Q => \data_reg[0]_1\(3),
      R => '0'
    );
\data_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][4]_0\,
      Q => \^data_reg[0][7]_0\(0),
      R => '0'
    );
\data_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][5]_0\,
      Q => \^data_reg[0][7]_0\(1),
      R => '0'
    );
\data_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][6]_0\,
      Q => \^data_reg[0][7]_0\(2),
      R => '0'
    );
\data_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][7]_1\,
      Q => \^data_reg[0][7]_0\(3),
      R => '0'
    );
\data_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(0),
      Q => \data_reg[10]_57\(0),
      R => '0'
    );
\data_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(1),
      Q => \data_reg[10]_57\(1),
      R => '0'
    );
\data_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(2),
      Q => \data_reg[10]_57\(2),
      R => '0'
    );
\data_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(3),
      Q => \data_reg[10]_57\(3),
      R => '0'
    );
\data_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(4),
      Q => \data_reg[10]_57\(4),
      R => '0'
    );
\data_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(5),
      Q => \data_reg[10]_57\(5),
      R => '0'
    );
\data_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(6),
      Q => \data_reg[10]_57\(6),
      R => '0'
    );
\data_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(7),
      Q => \data_reg[10]_57\(7),
      R => '0'
    );
\data_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(0),
      Q => \data_reg[11]_56\(0),
      R => '0'
    );
\data_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(1),
      Q => \data_reg[11]_56\(1),
      R => '0'
    );
\data_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(2),
      Q => \data_reg[11]_56\(2),
      R => '0'
    );
\data_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(3),
      Q => \data_reg[11]_56\(3),
      R => '0'
    );
\data_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(4),
      Q => \data_reg[11]_56\(4),
      R => '0'
    );
\data_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(5),
      Q => \data_reg[11]_56\(5),
      R => '0'
    );
\data_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(6),
      Q => \data_reg[11]_56\(6),
      R => '0'
    );
\data_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(7),
      Q => \data_reg[11]_56\(7),
      R => '0'
    );
\data_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(0),
      Q => \data_reg[12]_55\(0),
      R => '0'
    );
\data_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(1),
      Q => \data_reg[12]_55\(1),
      R => '0'
    );
\data_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(2),
      Q => \data_reg[12]_55\(2),
      R => '0'
    );
\data_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(3),
      Q => \data_reg[12]_55\(3),
      R => '0'
    );
\data_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(4),
      Q => \data_reg[12]_55\(4),
      R => '0'
    );
\data_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(5),
      Q => \data_reg[12]_55\(5),
      R => '0'
    );
\data_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(6),
      Q => \data_reg[12]_55\(6),
      R => '0'
    );
\data_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(7),
      Q => \data_reg[12]_55\(7),
      R => '0'
    );
\data_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(0),
      Q => \data_reg[13]_54\(0),
      R => '0'
    );
\data_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(1),
      Q => \data_reg[13]_54\(1),
      R => '0'
    );
\data_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(2),
      Q => \data_reg[13]_54\(2),
      R => '0'
    );
\data_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(3),
      Q => \data_reg[13]_54\(3),
      R => '0'
    );
\data_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(4),
      Q => \data_reg[13]_54\(4),
      R => '0'
    );
\data_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(5),
      Q => \data_reg[13]_54\(5),
      R => '0'
    );
\data_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(6),
      Q => \data_reg[13]_54\(6),
      R => '0'
    );
\data_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(7),
      Q => \data_reg[13]_54\(7),
      R => '0'
    );
\data_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(0),
      Q => \data_reg[14]_53\(0),
      R => '0'
    );
\data_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(1),
      Q => \data_reg[14]_53\(1),
      R => '0'
    );
\data_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(2),
      Q => \data_reg[14]_53\(2),
      R => '0'
    );
\data_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(3),
      Q => \data_reg[14]_53\(3),
      R => '0'
    );
\data_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(4),
      Q => \data_reg[14]_53\(4),
      R => '0'
    );
\data_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(5),
      Q => \data_reg[14]_53\(5),
      R => '0'
    );
\data_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(6),
      Q => \data_reg[14]_53\(6),
      R => '0'
    );
\data_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(7),
      Q => \data_reg[14]_53\(7),
      R => '0'
    );
\data_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(0),
      Q => \data_reg[15]_52\(0),
      R => '0'
    );
\data_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(1),
      Q => \data_reg[15]_52\(1),
      R => '0'
    );
\data_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(2),
      Q => \data_reg[15]_52\(2),
      R => '0'
    );
\data_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(3),
      Q => \data_reg[15]_52\(3),
      R => '0'
    );
\data_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(4),
      Q => \data_reg[15]_52\(4),
      R => '0'
    );
\data_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(5),
      Q => \data_reg[15]_52\(5),
      R => '0'
    );
\data_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(6),
      Q => \data_reg[15]_52\(6),
      R => '0'
    );
\data_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(7),
      Q => \data_reg[15]_52\(7),
      R => '0'
    );
\data_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(0),
      Q => \data_reg[16]_51\(0),
      R => '0'
    );
\data_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(1),
      Q => \data_reg[16]_51\(1),
      R => '0'
    );
\data_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(2),
      Q => \data_reg[16]_51\(2),
      R => '0'
    );
\data_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(3),
      Q => \data_reg[16]_51\(3),
      R => '0'
    );
\data_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(4),
      Q => \data_reg[16]_51\(4),
      R => '0'
    );
\data_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(5),
      Q => \data_reg[16]_51\(5),
      R => '0'
    );
\data_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(6),
      Q => \data_reg[16]_51\(6),
      R => '0'
    );
\data_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(7),
      Q => \data_reg[16]_51\(7),
      R => '0'
    );
\data_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(0),
      Q => \data_reg[17]_50\(0),
      R => '0'
    );
\data_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(1),
      Q => \data_reg[17]_50\(1),
      R => '0'
    );
\data_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(2),
      Q => \data_reg[17]_50\(2),
      R => '0'
    );
\data_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(3),
      Q => \data_reg[17]_50\(3),
      R => '0'
    );
\data_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(4),
      Q => \data_reg[17]_50\(4),
      R => '0'
    );
\data_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(5),
      Q => \data_reg[17]_50\(5),
      R => '0'
    );
\data_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(6),
      Q => \data_reg[17]_50\(6),
      R => '0'
    );
\data_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(7),
      Q => \data_reg[17]_50\(7),
      R => '0'
    );
\data_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(0),
      Q => \data_reg[18]_49\(0),
      R => '0'
    );
\data_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(1),
      Q => \data_reg[18]_49\(1),
      R => '0'
    );
\data_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(2),
      Q => \data_reg[18]_49\(2),
      R => '0'
    );
\data_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(3),
      Q => \data_reg[18]_49\(3),
      R => '0'
    );
\data_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(4),
      Q => \data_reg[18]_49\(4),
      R => '0'
    );
\data_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(5),
      Q => \data_reg[18]_49\(5),
      R => '0'
    );
\data_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(6),
      Q => \data_reg[18]_49\(6),
      R => '0'
    );
\data_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(7),
      Q => \data_reg[18]_49\(7),
      R => '0'
    );
\data_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(0),
      Q => \data_reg[19]_48\(0),
      R => '0'
    );
\data_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(1),
      Q => \data_reg[19]_48\(1),
      R => '0'
    );
\data_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(2),
      Q => \data_reg[19]_48\(2),
      R => '0'
    );
\data_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(3),
      Q => \data_reg[19]_48\(3),
      R => '0'
    );
\data_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(4),
      Q => \data_reg[19]_48\(4),
      R => '0'
    );
\data_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(5),
      Q => \data_reg[19]_48\(5),
      R => '0'
    );
\data_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(6),
      Q => \data_reg[19]_48\(6),
      R => '0'
    );
\data_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(7),
      Q => \data_reg[19]_48\(7),
      R => '0'
    );
\data_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data_reg[1][0]_1\,
      Q => \^data_reg[1][0]_0\,
      R => '0'
    );
\data_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][1]_i_1_n_0\,
      Q => \data_reg[1]_0\(1),
      R => '0'
    );
\data_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][2]_i_1_n_0\,
      Q => \data_reg[1]_0\(2),
      R => '0'
    );
\data_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][3]_i_2_n_0\,
      Q => \data_reg[1]_0\(3),
      R => '0'
    );
\data_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][4]_0\,
      Q => \^data_reg[1][7]_0\(0),
      R => '0'
    );
\data_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][5]_1\,
      Q => \^data_reg[1][7]_0\(1),
      R => '0'
    );
\data_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][6]_1\,
      Q => \^data_reg[1][7]_0\(2),
      R => '0'
    );
\data_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][7]_1\,
      Q => \^data_reg[1][7]_0\(3),
      R => '0'
    );
\data_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(0),
      Q => \data_reg[20]_47\(0),
      R => '0'
    );
\data_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(1),
      Q => \data_reg[20]_47\(1),
      R => '0'
    );
\data_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(2),
      Q => \data_reg[20]_47\(2),
      R => '0'
    );
\data_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(3),
      Q => \data_reg[20]_47\(3),
      R => '0'
    );
\data_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(4),
      Q => \data_reg[20]_47\(4),
      R => '0'
    );
\data_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(5),
      Q => \data_reg[20]_47\(5),
      R => '0'
    );
\data_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(6),
      Q => \data_reg[20]_47\(6),
      R => '0'
    );
\data_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(7),
      Q => \data_reg[20]_47\(7),
      R => '0'
    );
\data_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(0),
      Q => \data_reg[21]_46\(0),
      R => '0'
    );
\data_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(1),
      Q => \data_reg[21]_46\(1),
      R => '0'
    );
\data_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(2),
      Q => \data_reg[21]_46\(2),
      R => '0'
    );
\data_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(3),
      Q => \data_reg[21]_46\(3),
      R => '0'
    );
\data_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(4),
      Q => \data_reg[21]_46\(4),
      R => '0'
    );
\data_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(5),
      Q => \data_reg[21]_46\(5),
      R => '0'
    );
\data_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(6),
      Q => \data_reg[21]_46\(6),
      R => '0'
    );
\data_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(7),
      Q => \data_reg[21]_46\(7),
      R => '0'
    );
\data_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(0),
      Q => \data_reg[22]_45\(0),
      R => '0'
    );
\data_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(1),
      Q => \data_reg[22]_45\(1),
      R => '0'
    );
\data_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(2),
      Q => \data_reg[22]_45\(2),
      R => '0'
    );
\data_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(3),
      Q => \data_reg[22]_45\(3),
      R => '0'
    );
\data_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(4),
      Q => \data_reg[22]_45\(4),
      R => '0'
    );
\data_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(5),
      Q => \data_reg[22]_45\(5),
      R => '0'
    );
\data_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(6),
      Q => \data_reg[22]_45\(6),
      R => '0'
    );
\data_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(7),
      Q => \data_reg[22]_45\(7),
      R => '0'
    );
\data_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(0),
      Q => \data_reg[23]_44\(0),
      R => '0'
    );
\data_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(1),
      Q => \data_reg[23]_44\(1),
      R => '0'
    );
\data_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(2),
      Q => \data_reg[23]_44\(2),
      R => '0'
    );
\data_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(3),
      Q => \data_reg[23]_44\(3),
      R => '0'
    );
\data_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(4),
      Q => \data_reg[23]_44\(4),
      R => '0'
    );
\data_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(5),
      Q => \data_reg[23]_44\(5),
      R => '0'
    );
\data_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(6),
      Q => \data_reg[23]_44\(6),
      R => '0'
    );
\data_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(7),
      Q => \data_reg[23]_44\(7),
      R => '0'
    );
\data_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(0),
      Q => \data_reg[24]_43\(0),
      R => '0'
    );
\data_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(1),
      Q => \data_reg[24]_43\(1),
      R => '0'
    );
\data_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(2),
      Q => \data_reg[24]_43\(2),
      R => '0'
    );
\data_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(3),
      Q => \data_reg[24]_43\(3),
      R => '0'
    );
\data_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(4),
      Q => \data_reg[24]_43\(4),
      R => '0'
    );
\data_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(5),
      Q => \data_reg[24]_43\(5),
      R => '0'
    );
\data_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(6),
      Q => \data_reg[24]_43\(6),
      R => '0'
    );
\data_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(7),
      Q => \data_reg[24]_43\(7),
      R => '0'
    );
\data_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(0),
      Q => \data_reg[25]_42\(0),
      R => '0'
    );
\data_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(1),
      Q => \data_reg[25]_42\(1),
      R => '0'
    );
\data_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(2),
      Q => \data_reg[25]_42\(2),
      R => '0'
    );
\data_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(3),
      Q => \data_reg[25]_42\(3),
      R => '0'
    );
\data_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(4),
      Q => \data_reg[25]_42\(4),
      R => '0'
    );
\data_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(5),
      Q => \data_reg[25]_42\(5),
      R => '0'
    );
\data_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(6),
      Q => \data_reg[25]_42\(6),
      R => '0'
    );
\data_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(7),
      Q => \data_reg[25]_42\(7),
      R => '0'
    );
\data_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(0),
      Q => \data_reg[26]_41\(0),
      R => '0'
    );
\data_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(1),
      Q => \data_reg[26]_41\(1),
      R => '0'
    );
\data_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(2),
      Q => \data_reg[26]_41\(2),
      R => '0'
    );
\data_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(3),
      Q => \data_reg[26]_41\(3),
      R => '0'
    );
\data_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(4),
      Q => \data_reg[26]_41\(4),
      R => '0'
    );
\data_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(5),
      Q => \data_reg[26]_41\(5),
      R => '0'
    );
\data_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(6),
      Q => \data_reg[26]_41\(6),
      R => '0'
    );
\data_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(7),
      Q => \data_reg[26]_41\(7),
      R => '0'
    );
\data_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(0),
      Q => \data_reg[27]_40\(0),
      R => '0'
    );
\data_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(1),
      Q => \data_reg[27]_40\(1),
      R => '0'
    );
\data_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(2),
      Q => \data_reg[27]_40\(2),
      R => '0'
    );
\data_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(3),
      Q => \data_reg[27]_40\(3),
      R => '0'
    );
\data_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(4),
      Q => \data_reg[27]_40\(4),
      R => '0'
    );
\data_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(5),
      Q => \data_reg[27]_40\(5),
      R => '0'
    );
\data_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(6),
      Q => \data_reg[27]_40\(6),
      R => '0'
    );
\data_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(7),
      Q => \data_reg[27]_40\(7),
      R => '0'
    );
\data_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(0),
      Q => \data_reg[28]_39\(0),
      R => '0'
    );
\data_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(1),
      Q => \data_reg[28]_39\(1),
      R => '0'
    );
\data_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(2),
      Q => \data_reg[28]_39\(2),
      R => '0'
    );
\data_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(3),
      Q => \data_reg[28]_39\(3),
      R => '0'
    );
\data_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(4),
      Q => \data_reg[28]_39\(4),
      R => '0'
    );
\data_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(5),
      Q => \data_reg[28]_39\(5),
      R => '0'
    );
\data_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(6),
      Q => \data_reg[28]_39\(6),
      R => '0'
    );
\data_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(7),
      Q => \data_reg[28]_39\(7),
      R => '0'
    );
\data_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(0),
      Q => \data_reg[29]_38\(0),
      R => '0'
    );
\data_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(1),
      Q => \data_reg[29]_38\(1),
      R => '0'
    );
\data_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(2),
      Q => \data_reg[29]_38\(2),
      R => '0'
    );
\data_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(3),
      Q => \data_reg[29]_38\(3),
      R => '0'
    );
\data_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(4),
      Q => \data_reg[29]_38\(4),
      R => '0'
    );
\data_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(5),
      Q => \data_reg[29]_38\(5),
      R => '0'
    );
\data_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(6),
      Q => \data_reg[29]_38\(6),
      R => '0'
    );
\data_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(7),
      Q => \data_reg[29]_38\(7),
      R => '0'
    );
\data_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][0]_1\,
      Q => \^data_reg[2][0]_0\,
      R => '0'
    );
\data_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][1]_i_1_n_0\,
      Q => \data_reg_n_0_[2][1]\,
      R => '0'
    );
\data_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][2]_i_1_n_0\,
      Q => \data_reg_n_0_[2][2]\,
      R => '0'
    );
\data_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][3]_i_2_n_0\,
      Q => \data_reg_n_0_[2][3]\,
      R => '0'
    );
\data_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][4]_2\,
      Q => \^data_reg[2][4]_0\,
      R => '0'
    );
\data_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][5]_1\,
      Q => \^data_reg[2][5]_0\,
      R => '0'
    );
\data_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][6]_1\,
      Q => \^data_reg[2][6]_0\,
      R => '0'
    );
\data_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][7]_1\,
      Q => \^data_reg[2][7]_0\,
      R => '0'
    );
\data_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(0),
      Q => \data_reg[30]_37\(0),
      R => '0'
    );
\data_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(1),
      Q => \data_reg[30]_37\(1),
      R => '0'
    );
\data_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(2),
      Q => \data_reg[30]_37\(2),
      R => '0'
    );
\data_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(3),
      Q => \data_reg[30]_37\(3),
      R => '0'
    );
\data_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(4),
      Q => \data_reg[30]_37\(4),
      R => '0'
    );
\data_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(5),
      Q => \data_reg[30]_37\(5),
      R => '0'
    );
\data_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(6),
      Q => \data_reg[30]_37\(6),
      R => '0'
    );
\data_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(7),
      Q => \data_reg[30]_37\(7),
      R => '0'
    );
\data_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(0),
      Q => \data_reg[31]_36\(0),
      R => '0'
    );
\data_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(1),
      Q => \data_reg[31]_36\(1),
      R => '0'
    );
\data_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(2),
      Q => \data_reg[31]_36\(2),
      R => '0'
    );
\data_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(3),
      Q => \data_reg[31]_36\(3),
      R => '0'
    );
\data_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(4),
      Q => \data_reg[31]_36\(4),
      R => '0'
    );
\data_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(5),
      Q => \data_reg[31]_36\(5),
      R => '0'
    );
\data_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(6),
      Q => \data_reg[31]_36\(6),
      R => '0'
    );
\data_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(7),
      Q => \data_reg[31]_36\(7),
      R => '0'
    );
\data_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(0),
      Q => \data_reg[32]_35\(0),
      R => '0'
    );
\data_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(1),
      Q => \data_reg[32]_35\(1),
      R => '0'
    );
\data_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(2),
      Q => \data_reg[32]_35\(2),
      R => '0'
    );
\data_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(3),
      Q => \data_reg[32]_35\(3),
      R => '0'
    );
\data_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(4),
      Q => \data_reg[32]_35\(4),
      R => '0'
    );
\data_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(5),
      Q => \data_reg[32]_35\(5),
      R => '0'
    );
\data_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(6),
      Q => \data_reg[32]_35\(6),
      R => '0'
    );
\data_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(7),
      Q => \data_reg[32]_35\(7),
      R => '0'
    );
\data_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(0),
      Q => \data_reg[33]_34\(0),
      R => '0'
    );
\data_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(1),
      Q => \data_reg[33]_34\(1),
      R => '0'
    );
\data_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(2),
      Q => \data_reg[33]_34\(2),
      R => '0'
    );
\data_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(3),
      Q => \data_reg[33]_34\(3),
      R => '0'
    );
\data_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(4),
      Q => \data_reg[33]_34\(4),
      R => '0'
    );
\data_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(5),
      Q => \data_reg[33]_34\(5),
      R => '0'
    );
\data_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(6),
      Q => \data_reg[33]_34\(6),
      R => '0'
    );
\data_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(7),
      Q => \data_reg[33]_34\(7),
      R => '0'
    );
\data_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(0),
      Q => \data_reg[34]_33\(0),
      R => '0'
    );
\data_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(1),
      Q => \data_reg[34]_33\(1),
      R => '0'
    );
\data_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(2),
      Q => \data_reg[34]_33\(2),
      R => '0'
    );
\data_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(3),
      Q => \data_reg[34]_33\(3),
      R => '0'
    );
\data_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(4),
      Q => \data_reg[34]_33\(4),
      R => '0'
    );
\data_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(5),
      Q => \data_reg[34]_33\(5),
      R => '0'
    );
\data_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(6),
      Q => \data_reg[34]_33\(6),
      R => '0'
    );
\data_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(7),
      Q => \data_reg[34]_33\(7),
      R => '0'
    );
\data_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(0),
      Q => \data_reg[35]_32\(0),
      R => '0'
    );
\data_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(1),
      Q => \data_reg[35]_32\(1),
      R => '0'
    );
\data_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(2),
      Q => \data_reg[35]_32\(2),
      R => '0'
    );
\data_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(3),
      Q => \data_reg[35]_32\(3),
      R => '0'
    );
\data_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(4),
      Q => \data_reg[35]_32\(4),
      R => '0'
    );
\data_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(5),
      Q => \data_reg[35]_32\(5),
      R => '0'
    );
\data_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(6),
      Q => \data_reg[35]_32\(6),
      R => '0'
    );
\data_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(7),
      Q => \data_reg[35]_32\(7),
      R => '0'
    );
\data_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(0),
      Q => \data_reg[36]_31\(0),
      R => '0'
    );
\data_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(1),
      Q => \data_reg[36]_31\(1),
      R => '0'
    );
\data_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(2),
      Q => \data_reg[36]_31\(2),
      R => '0'
    );
\data_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(3),
      Q => \data_reg[36]_31\(3),
      R => '0'
    );
\data_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(4),
      Q => \data_reg[36]_31\(4),
      R => '0'
    );
\data_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(5),
      Q => \data_reg[36]_31\(5),
      R => '0'
    );
\data_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(6),
      Q => \data_reg[36]_31\(6),
      R => '0'
    );
\data_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(7),
      Q => \data_reg[36]_31\(7),
      R => '0'
    );
\data_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(0),
      Q => \data_reg[37]_30\(0),
      R => '0'
    );
\data_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(1),
      Q => \data_reg[37]_30\(1),
      R => '0'
    );
\data_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(2),
      Q => \data_reg[37]_30\(2),
      R => '0'
    );
\data_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(3),
      Q => \data_reg[37]_30\(3),
      R => '0'
    );
\data_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(4),
      Q => \data_reg[37]_30\(4),
      R => '0'
    );
\data_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(5),
      Q => \data_reg[37]_30\(5),
      R => '0'
    );
\data_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(6),
      Q => \data_reg[37]_30\(6),
      R => '0'
    );
\data_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(7),
      Q => \data_reg[37]_30\(7),
      R => '0'
    );
\data_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(0),
      Q => \data_reg[38]_29\(0),
      R => '0'
    );
\data_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(1),
      Q => \data_reg[38]_29\(1),
      R => '0'
    );
\data_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(2),
      Q => \data_reg[38]_29\(2),
      R => '0'
    );
\data_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(3),
      Q => \data_reg[38]_29\(3),
      R => '0'
    );
\data_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(4),
      Q => \data_reg[38]_29\(4),
      R => '0'
    );
\data_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(5),
      Q => \data_reg[38]_29\(5),
      R => '0'
    );
\data_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(6),
      Q => \data_reg[38]_29\(6),
      R => '0'
    );
\data_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(7),
      Q => \data_reg[38]_29\(7),
      R => '0'
    );
\data_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(0),
      Q => \data_reg[39]_28\(0),
      R => '0'
    );
\data_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(1),
      Q => \data_reg[39]_28\(1),
      R => '0'
    );
\data_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(2),
      Q => \data_reg[39]_28\(2),
      R => '0'
    );
\data_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(3),
      Q => \data_reg[39]_28\(3),
      R => '0'
    );
\data_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(4),
      Q => \data_reg[39]_28\(4),
      R => '0'
    );
\data_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(5),
      Q => \data_reg[39]_28\(5),
      R => '0'
    );
\data_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(6),
      Q => \data_reg[39]_28\(6),
      R => '0'
    );
\data_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(7),
      Q => \data_reg[39]_28\(7),
      R => '0'
    );
\data_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][0]_1\,
      Q => \^data_reg[3][0]_0\,
      R => '0'
    );
\data_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][1]_1\,
      Q => \^data_reg[3][1]_0\,
      R => '0'
    );
\data_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][2]_1\,
      Q => \^data_reg[3][2]_0\,
      R => '0'
    );
\data_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(3),
      Q => \data_reg[3]_3\(3),
      R => '0'
    );
\data_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(4),
      Q => \data_reg[3]_3\(4),
      R => '0'
    );
\data_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(5),
      Q => \data_reg[3]_3\(5),
      R => '0'
    );
\data_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(6),
      Q => \data_reg[3]_3\(6),
      R => '0'
    );
\data_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(7),
      Q => \data_reg[3]_3\(7),
      R => '0'
    );
\data_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(0),
      Q => \data_reg[40]_27\(0),
      R => '0'
    );
\data_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(1),
      Q => \data_reg[40]_27\(1),
      R => '0'
    );
\data_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(2),
      Q => \data_reg[40]_27\(2),
      R => '0'
    );
\data_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(3),
      Q => \data_reg[40]_27\(3),
      R => '0'
    );
\data_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(4),
      Q => \data_reg[40]_27\(4),
      R => '0'
    );
\data_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(5),
      Q => \data_reg[40]_27\(5),
      R => '0'
    );
\data_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(6),
      Q => \data_reg[40]_27\(6),
      R => '0'
    );
\data_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(7),
      Q => \data_reg[40]_27\(7),
      R => '0'
    );
\data_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(0),
      Q => \data_reg[41]_26\(0),
      R => '0'
    );
\data_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(1),
      Q => \data_reg[41]_26\(1),
      R => '0'
    );
\data_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(2),
      Q => \data_reg[41]_26\(2),
      R => '0'
    );
\data_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(3),
      Q => \data_reg[41]_26\(3),
      R => '0'
    );
\data_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(4),
      Q => \data_reg[41]_26\(4),
      R => '0'
    );
\data_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(5),
      Q => \data_reg[41]_26\(5),
      R => '0'
    );
\data_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(6),
      Q => \data_reg[41]_26\(6),
      R => '0'
    );
\data_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(7),
      Q => \data_reg[41]_26\(7),
      R => '0'
    );
\data_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(0),
      Q => \data_reg[42]_25\(0),
      R => '0'
    );
\data_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(1),
      Q => \data_reg[42]_25\(1),
      R => '0'
    );
\data_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(2),
      Q => \data_reg[42]_25\(2),
      R => '0'
    );
\data_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(3),
      Q => \data_reg[42]_25\(3),
      R => '0'
    );
\data_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(4),
      Q => \data_reg[42]_25\(4),
      R => '0'
    );
\data_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(5),
      Q => \data_reg[42]_25\(5),
      R => '0'
    );
\data_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(6),
      Q => \data_reg[42]_25\(6),
      R => '0'
    );
\data_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(7),
      Q => \data_reg[42]_25\(7),
      R => '0'
    );
\data_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(0),
      Q => \data_reg[43]_24\(0),
      R => '0'
    );
\data_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(1),
      Q => \data_reg[43]_24\(1),
      R => '0'
    );
\data_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(2),
      Q => \data_reg[43]_24\(2),
      R => '0'
    );
\data_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(3),
      Q => \data_reg[43]_24\(3),
      R => '0'
    );
\data_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(4),
      Q => \data_reg[43]_24\(4),
      R => '0'
    );
\data_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(5),
      Q => \data_reg[43]_24\(5),
      R => '0'
    );
\data_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(6),
      Q => \data_reg[43]_24\(6),
      R => '0'
    );
\data_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(7),
      Q => \data_reg[43]_24\(7),
      R => '0'
    );
\data_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(0),
      Q => \data_reg[44]_23\(0),
      R => '0'
    );
\data_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(1),
      Q => \data_reg[44]_23\(1),
      R => '0'
    );
\data_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(2),
      Q => \data_reg[44]_23\(2),
      R => '0'
    );
\data_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(3),
      Q => \data_reg[44]_23\(3),
      R => '0'
    );
\data_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(4),
      Q => \data_reg[44]_23\(4),
      R => '0'
    );
\data_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(5),
      Q => \data_reg[44]_23\(5),
      R => '0'
    );
\data_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(6),
      Q => \data_reg[44]_23\(6),
      R => '0'
    );
\data_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(7),
      Q => \data_reg[44]_23\(7),
      R => '0'
    );
\data_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(0),
      Q => \data_reg[45]_22\(0),
      R => '0'
    );
\data_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(1),
      Q => \data_reg[45]_22\(1),
      R => '0'
    );
\data_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(2),
      Q => \data_reg[45]_22\(2),
      R => '0'
    );
\data_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(3),
      Q => \data_reg[45]_22\(3),
      R => '0'
    );
\data_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(4),
      Q => \data_reg[45]_22\(4),
      R => '0'
    );
\data_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(5),
      Q => \data_reg[45]_22\(5),
      R => '0'
    );
\data_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(6),
      Q => \data_reg[45]_22\(6),
      R => '0'
    );
\data_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(7),
      Q => \data_reg[45]_22\(7),
      R => '0'
    );
\data_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(0),
      Q => \data_reg[46]_21\(0),
      R => '0'
    );
\data_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(1),
      Q => \data_reg[46]_21\(1),
      R => '0'
    );
\data_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(2),
      Q => \data_reg[46]_21\(2),
      R => '0'
    );
\data_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(3),
      Q => \data_reg[46]_21\(3),
      R => '0'
    );
\data_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(4),
      Q => \data_reg[46]_21\(4),
      R => '0'
    );
\data_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(5),
      Q => \data_reg[46]_21\(5),
      R => '0'
    );
\data_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(6),
      Q => \data_reg[46]_21\(6),
      R => '0'
    );
\data_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(7),
      Q => \data_reg[46]_21\(7),
      R => '0'
    );
\data_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(0),
      Q => \data_reg[47]_20\(0),
      R => '0'
    );
\data_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(1),
      Q => \data_reg[47]_20\(1),
      R => '0'
    );
\data_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(2),
      Q => \data_reg[47]_20\(2),
      R => '0'
    );
\data_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(3),
      Q => \data_reg[47]_20\(3),
      R => '0'
    );
\data_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(4),
      Q => \data_reg[47]_20\(4),
      R => '0'
    );
\data_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(5),
      Q => \data_reg[47]_20\(5),
      R => '0'
    );
\data_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(6),
      Q => \data_reg[47]_20\(6),
      R => '0'
    );
\data_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(7),
      Q => \data_reg[47]_20\(7),
      R => '0'
    );
\data_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(0),
      Q => \data_reg[48]_19\(0),
      R => '0'
    );
\data_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(1),
      Q => \data_reg[48]_19\(1),
      R => '0'
    );
\data_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(2),
      Q => \data_reg[48]_19\(2),
      R => '0'
    );
\data_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(3),
      Q => \data_reg[48]_19\(3),
      R => '0'
    );
\data_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(4),
      Q => \data_reg[48]_19\(4),
      R => '0'
    );
\data_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(5),
      Q => \data_reg[48]_19\(5),
      R => '0'
    );
\data_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(6),
      Q => \data_reg[48]_19\(6),
      R => '0'
    );
\data_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(7),
      Q => \data_reg[48]_19\(7),
      R => '0'
    );
\data_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(0),
      Q => \data_reg[49]_18\(0),
      R => '0'
    );
\data_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(1),
      Q => \data_reg[49]_18\(1),
      R => '0'
    );
\data_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(2),
      Q => \data_reg[49]_18\(2),
      R => '0'
    );
\data_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(3),
      Q => \data_reg[49]_18\(3),
      R => '0'
    );
\data_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(4),
      Q => \data_reg[49]_18\(4),
      R => '0'
    );
\data_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(5),
      Q => \data_reg[49]_18\(5),
      R => '0'
    );
\data_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(6),
      Q => \data_reg[49]_18\(6),
      R => '0'
    );
\data_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(7),
      Q => \data_reg[49]_18\(7),
      R => '0'
    );
\data_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data_reg[4][0]_1\,
      Q => \^data_reg[4][0]_0\,
      R => '0'
    );
\data_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][1]_i_1_n_0\,
      Q => \data_reg_n_0_[4][1]\,
      R => '0'
    );
\data_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][2]_i_1_n_0\,
      Q => \data_reg_n_0_[4][2]\,
      R => '0'
    );
\data_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][3]_i_2_n_0\,
      Q => \data_reg_n_0_[4][3]\,
      R => '0'
    );
\data_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][4]_1\,
      Q => \^data_reg[4][4]_0\,
      R => '0'
    );
\data_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][5]_1\,
      Q => \^data_reg[4][5]_0\,
      R => '0'
    );
\data_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][6]_1\,
      Q => \^data_reg[4][6]_0\,
      R => '0'
    );
\data_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][7]_1\,
      Q => \^data_reg[4][7]_0\,
      R => '0'
    );
\data_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(0),
      Q => \data_reg[50]_17\(0),
      R => '0'
    );
\data_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(1),
      Q => \data_reg[50]_17\(1),
      R => '0'
    );
\data_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(2),
      Q => \data_reg[50]_17\(2),
      R => '0'
    );
\data_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(3),
      Q => \data_reg[50]_17\(3),
      R => '0'
    );
\data_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(4),
      Q => \data_reg[50]_17\(4),
      R => '0'
    );
\data_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(5),
      Q => \data_reg[50]_17\(5),
      R => '0'
    );
\data_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(6),
      Q => \data_reg[50]_17\(6),
      R => '0'
    );
\data_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(7),
      Q => \data_reg[50]_17\(7),
      R => '0'
    );
\data_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(0),
      Q => \data_reg[51]_16\(0),
      R => '0'
    );
\data_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(1),
      Q => \data_reg[51]_16\(1),
      R => '0'
    );
\data_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(2),
      Q => \data_reg[51]_16\(2),
      R => '0'
    );
\data_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(3),
      Q => \data_reg[51]_16\(3),
      R => '0'
    );
\data_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(4),
      Q => \data_reg[51]_16\(4),
      R => '0'
    );
\data_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(5),
      Q => \data_reg[51]_16\(5),
      R => '0'
    );
\data_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(6),
      Q => \data_reg[51]_16\(6),
      R => '0'
    );
\data_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(7),
      Q => \data_reg[51]_16\(7),
      R => '0'
    );
\data_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(0),
      Q => \data_reg[52]_15\(0),
      R => '0'
    );
\data_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(1),
      Q => \data_reg[52]_15\(1),
      R => '0'
    );
\data_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(2),
      Q => \data_reg[52]_15\(2),
      R => '0'
    );
\data_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(3),
      Q => \data_reg[52]_15\(3),
      R => '0'
    );
\data_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(4),
      Q => \data_reg[52]_15\(4),
      R => '0'
    );
\data_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(5),
      Q => \data_reg[52]_15\(5),
      R => '0'
    );
\data_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(6),
      Q => \data_reg[52]_15\(6),
      R => '0'
    );
\data_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(7),
      Q => \data_reg[52]_15\(7),
      R => '0'
    );
\data_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(0),
      Q => \data_reg[53]_14\(0),
      R => '0'
    );
\data_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(1),
      Q => \data_reg[53]_14\(1),
      R => '0'
    );
\data_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(2),
      Q => \data_reg[53]_14\(2),
      R => '0'
    );
\data_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(3),
      Q => \data_reg[53]_14\(3),
      R => '0'
    );
\data_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(4),
      Q => \data_reg[53]_14\(4),
      R => '0'
    );
\data_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(5),
      Q => \data_reg[53]_14\(5),
      R => '0'
    );
\data_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(6),
      Q => \data_reg[53]_14\(6),
      R => '0'
    );
\data_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(7),
      Q => \data_reg[53]_14\(7),
      R => '0'
    );
\data_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(0),
      Q => \data_reg[54]_13\(0),
      R => '0'
    );
\data_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(1),
      Q => \data_reg[54]_13\(1),
      R => '0'
    );
\data_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(2),
      Q => \data_reg[54]_13\(2),
      R => '0'
    );
\data_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(3),
      Q => \data_reg[54]_13\(3),
      R => '0'
    );
\data_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(4),
      Q => \data_reg[54]_13\(4),
      R => '0'
    );
\data_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(5),
      Q => \data_reg[54]_13\(5),
      R => '0'
    );
\data_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(6),
      Q => \data_reg[54]_13\(6),
      R => '0'
    );
\data_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(7),
      Q => \data_reg[54]_13\(7),
      R => '0'
    );
\data_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(0),
      Q => \data_reg[55]_12\(0),
      R => '0'
    );
\data_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(1),
      Q => \data_reg[55]_12\(1),
      R => '0'
    );
\data_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(2),
      Q => \data_reg[55]_12\(2),
      R => '0'
    );
\data_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(3),
      Q => \data_reg[55]_12\(3),
      R => '0'
    );
\data_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(4),
      Q => \data_reg[55]_12\(4),
      R => '0'
    );
\data_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(5),
      Q => \data_reg[55]_12\(5),
      R => '0'
    );
\data_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(6),
      Q => \data_reg[55]_12\(6),
      R => '0'
    );
\data_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(7),
      Q => \data_reg[55]_12\(7),
      R => '0'
    );
\data_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(0),
      Q => \data_reg[56]_11\(0),
      R => '0'
    );
\data_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(1),
      Q => \data_reg[56]_11\(1),
      R => '0'
    );
\data_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(2),
      Q => \data_reg[56]_11\(2),
      R => '0'
    );
\data_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(3),
      Q => \data_reg[56]_11\(3),
      R => '0'
    );
\data_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(4),
      Q => \data_reg[56]_11\(4),
      R => '0'
    );
\data_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(5),
      Q => \data_reg[56]_11\(5),
      R => '0'
    );
\data_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(6),
      Q => \data_reg[56]_11\(6),
      R => '0'
    );
\data_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(7),
      Q => \data_reg[56]_11\(7),
      R => '0'
    );
\data_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(0),
      Q => \data_reg[57]_10\(0),
      R => '0'
    );
\data_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(1),
      Q => \data_reg[57]_10\(1),
      R => '0'
    );
\data_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(2),
      Q => \data_reg[57]_10\(2),
      R => '0'
    );
\data_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(3),
      Q => \data_reg[57]_10\(3),
      R => '0'
    );
\data_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(4),
      Q => \data_reg[57]_10\(4),
      R => '0'
    );
\data_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(5),
      Q => \data_reg[57]_10\(5),
      R => '0'
    );
\data_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(6),
      Q => \data_reg[57]_10\(6),
      R => '0'
    );
\data_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(7),
      Q => \data_reg[57]_10\(7),
      R => '0'
    );
\data_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(0),
      Q => \data_reg[58]_9\(0),
      R => '0'
    );
\data_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(1),
      Q => \data_reg[58]_9\(1),
      R => '0'
    );
\data_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(2),
      Q => \data_reg[58]_9\(2),
      R => '0'
    );
\data_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(3),
      Q => \data_reg[58]_9\(3),
      R => '0'
    );
\data_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(4),
      Q => \data_reg[58]_9\(4),
      R => '0'
    );
\data_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(5),
      Q => \data_reg[58]_9\(5),
      R => '0'
    );
\data_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(6),
      Q => \data_reg[58]_9\(6),
      R => '0'
    );
\data_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(7),
      Q => \data_reg[58]_9\(7),
      R => '0'
    );
\data_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(0),
      Q => \data_reg[59]_8\(0),
      R => '0'
    );
\data_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(1),
      Q => \data_reg[59]_8\(1),
      R => '0'
    );
\data_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(2),
      Q => \data_reg[59]_8\(2),
      R => '0'
    );
\data_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(3),
      Q => \data_reg[59]_8\(3),
      R => '0'
    );
\data_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(4),
      Q => \data_reg[59]_8\(4),
      R => '0'
    );
\data_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(5),
      Q => \data_reg[59]_8\(5),
      R => '0'
    );
\data_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(6),
      Q => \data_reg[59]_8\(6),
      R => '0'
    );
\data_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(7),
      Q => \data_reg[59]_8\(7),
      R => '0'
    );
\data_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data_reg[5][0]_2\,
      Q => \^data_reg[5][0]_0\,
      R => '0'
    );
\data_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][1]_i_1_n_0\,
      Q => \data_reg_n_0_[5][1]\,
      R => '0'
    );
\data_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][2]_i_1_n_0\,
      Q => \data_reg_n_0_[5][2]\,
      R => '0'
    );
\data_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][3]_i_2_n_0\,
      Q => \data_reg_n_0_[5][3]\,
      R => '0'
    );
\data_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][4]_2\,
      Q => \^data_reg[5][4]_0\,
      R => '0'
    );
\data_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][5]_1\,
      Q => \^data_reg[5][5]_0\,
      R => '0'
    );
\data_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][6]_1\,
      Q => \^data_reg[5][6]_0\,
      R => '0'
    );
\data_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][7]_1\,
      Q => \^data_reg[5][7]_0\,
      R => '0'
    );
\data_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(0),
      Q => \data_reg[60]_7\(0),
      R => '0'
    );
\data_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(1),
      Q => \data_reg[60]_7\(1),
      R => '0'
    );
\data_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(2),
      Q => \data_reg[60]_7\(2),
      R => '0'
    );
\data_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(3),
      Q => \data_reg[60]_7\(3),
      R => '0'
    );
\data_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(4),
      Q => \data_reg[60]_7\(4),
      R => '0'
    );
\data_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(5),
      Q => \data_reg[60]_7\(5),
      R => '0'
    );
\data_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(6),
      Q => \data_reg[60]_7\(6),
      R => '0'
    );
\data_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(7),
      Q => \data_reg[60]_7\(7),
      R => '0'
    );
\data_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(0),
      Q => \data_reg[61]_6\(0),
      R => '0'
    );
\data_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(1),
      Q => \data_reg[61]_6\(1),
      R => '0'
    );
\data_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(2),
      Q => \data_reg[61]_6\(2),
      R => '0'
    );
\data_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(3),
      Q => \data_reg[61]_6\(3),
      R => '0'
    );
\data_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(4),
      Q => \data_reg[61]_6\(4),
      R => '0'
    );
\data_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(5),
      Q => \data_reg[61]_6\(5),
      R => '0'
    );
\data_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(6),
      Q => \data_reg[61]_6\(6),
      R => '0'
    );
\data_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(7),
      Q => \data_reg[61]_6\(7),
      R => '0'
    );
\data_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(0),
      Q => \data_reg[62]_5\(0),
      R => '0'
    );
\data_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(1),
      Q => \data_reg[62]_5\(1),
      R => '0'
    );
\data_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(2),
      Q => \data_reg[62]_5\(2),
      R => '0'
    );
\data_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(3),
      Q => \data_reg[62]_5\(3),
      R => '0'
    );
\data_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(4),
      Q => \data_reg[62]_5\(4),
      R => '0'
    );
\data_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(5),
      Q => \data_reg[62]_5\(5),
      R => '0'
    );
\data_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(6),
      Q => \data_reg[62]_5\(6),
      R => '0'
    );
\data_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(7),
      Q => \data_reg[62]_5\(7),
      R => '0'
    );
\data_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(0),
      Q => \data_reg[63]_4\(0),
      R => '0'
    );
\data_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(1),
      Q => \data_reg[63]_4\(1),
      R => '0'
    );
\data_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(2),
      Q => \data_reg[63]_4\(2),
      R => '0'
    );
\data_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(3),
      Q => \data_reg[63]_4\(3),
      R => '0'
    );
\data_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(4),
      Q => \data_reg[63]_4\(4),
      R => '0'
    );
\data_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(5),
      Q => \data_reg[63]_4\(5),
      R => '0'
    );
\data_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(6),
      Q => \data_reg[63]_4\(6),
      R => '0'
    );
\data_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(7),
      Q => \data_reg[63]_4\(7),
      R => '0'
    );
\data_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data_reg[6][4]_1\(0),
      Q => \^data_reg[6][4]_0\(0),
      R => '0'
    );
\data_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][1]_i_1_n_0\,
      Q => \data_reg[6]_2\(1),
      R => '0'
    );
\data_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][2]_i_1_n_0\,
      Q => \data_reg[6]_2\(2),
      R => '0'
    );
\data_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][3]_i_2_n_0\,
      Q => \data_reg[6]_2\(3),
      R => '0'
    );
\data_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data_reg[6][4]_1\(1),
      Q => \^data_reg[6][4]_0\(1),
      R => '0'
    );
\data_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][5]_i_1_n_0\,
      Q => \data_reg[6]_2\(5),
      R => '0'
    );
\data_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][6]_i_1_n_0\,
      Q => \data_reg[6]_2\(6),
      R => '0'
    );
\data_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][7]_i_2_n_0\,
      Q => \data_reg[6]_2\(7),
      R => '0'
    );
\data_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(0),
      Q => \data_reg[7]_60\(0),
      R => '0'
    );
\data_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(1),
      Q => \data_reg[7]_60\(1),
      R => '0'
    );
\data_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(2),
      Q => \data_reg[7]_60\(2),
      R => '0'
    );
\data_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(3),
      Q => \data_reg[7]_60\(3),
      R => '0'
    );
\data_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(4),
      Q => \data_reg[7]_60\(4),
      R => '0'
    );
\data_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(5),
      Q => \data_reg[7]_60\(5),
      R => '0'
    );
\data_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(6),
      Q => \data_reg[7]_60\(6),
      R => '0'
    );
\data_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(7),
      Q => \data_reg[7]_60\(7),
      R => '0'
    );
\data_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(0),
      Q => \data_reg[8]_59\(0),
      R => '0'
    );
\data_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(1),
      Q => \data_reg[8]_59\(1),
      R => '0'
    );
\data_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(2),
      Q => \data_reg[8]_59\(2),
      R => '0'
    );
\data_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(3),
      Q => \data_reg[8]_59\(3),
      R => '0'
    );
\data_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(4),
      Q => \data_reg[8]_59\(4),
      R => '0'
    );
\data_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(5),
      Q => \data_reg[8]_59\(5),
      R => '0'
    );
\data_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(6),
      Q => \data_reg[8]_59\(6),
      R => '0'
    );
\data_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(7),
      Q => \data_reg[8]_59\(7),
      R => '0'
    );
\data_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(0),
      Q => \data_reg[9]_58\(0),
      R => '0'
    );
\data_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(1),
      Q => \data_reg[9]_58\(1),
      R => '0'
    );
\data_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(2),
      Q => \data_reg[9]_58\(2),
      R => '0'
    );
\data_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(3),
      Q => \data_reg[9]_58\(3),
      R => '0'
    );
\data_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(4),
      Q => \data_reg[9]_58\(4),
      R => '0'
    );
\data_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(5),
      Q => \data_reg[9]_58\(5),
      R => '0'
    );
\data_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(6),
      Q => \data_reg[9]_58\(6),
      R => '0'
    );
\data_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(7),
      Q => \data_reg[9]_58\(7),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][6]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][5]_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_reg_n_0_[5][1]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][2]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \^data_reg[4][6]_0\,
      I2 => \^data_reg[4][7]_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][5]_0\,
      I2 => \^data_reg[4][4]_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000041BE"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(0),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \i__carry_i_4_n_0\
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(3),
      Q => last_rd_reg(3),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(4),
      Q => last_rd_reg(4),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(5),
      Q => last_rd_reg(5),
      R => '0'
    );
\rd_data_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[0]_i_2_n_0\,
      I1 => \rd_data_o_reg[0]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[0]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[0]_i_5_n_0\,
      O => \rd_data_o[0]_i_1_n_0\
    );
\rd_data_o[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(0),
      I1 => \data_reg[50]_17\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(0),
      O => \rd_data_o[0]_i_14_n_0\
    );
\rd_data_o[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(0),
      I1 => \data_reg[54]_13\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(0),
      O => \rd_data_o[0]_i_15_n_0\
    );
\rd_data_o[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(0),
      I1 => \data_reg[58]_9\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(0),
      O => \rd_data_o[0]_i_16_n_0\
    );
\rd_data_o[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(0),
      I1 => \data_reg[62]_5\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(0),
      O => \rd_data_o[0]_i_17_n_0\
    );
\rd_data_o[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(0),
      I1 => \data_reg[34]_33\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(0),
      O => \rd_data_o[0]_i_18_n_0\
    );
\rd_data_o[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(0),
      I1 => \data_reg[38]_29\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(0),
      O => \rd_data_o[0]_i_19_n_0\
    );
\rd_data_o[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(0),
      I1 => \data_reg[42]_25\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(0),
      O => \rd_data_o[0]_i_20_n_0\
    );
\rd_data_o[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(0),
      I1 => \data_reg[46]_21\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(0),
      O => \rd_data_o[0]_i_21_n_0\
    );
\rd_data_o[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(0),
      I1 => \data_reg[18]_49\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(0),
      O => \rd_data_o[0]_i_22_n_0\
    );
\rd_data_o[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(0),
      I1 => \data_reg[22]_45\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(0),
      O => \rd_data_o[0]_i_23_n_0\
    );
\rd_data_o[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(0),
      I1 => \data_reg[26]_41\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(0),
      O => \rd_data_o[0]_i_24_n_0\
    );
\rd_data_o[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(0),
      I1 => \data_reg[30]_37\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(0),
      O => \rd_data_o[0]_i_25_n_0\
    );
\rd_data_o[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][0]_0\,
      I1 => \^data_reg[2][0]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][0]_0\,
      O => \rd_data_o[0]_i_26_n_0\
    );
\rd_data_o[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(0),
      I1 => \^data_reg[6][4]_0\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][0]_0\,
      O => \rd_data_o[0]_i_27_n_0\
    );
\rd_data_o[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(0),
      I1 => \data_reg[10]_57\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(0),
      O => \rd_data_o[0]_i_28_n_0\
    );
\rd_data_o[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(0),
      I1 => \data_reg[14]_53\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(0),
      O => \rd_data_o[0]_i_29_n_0\
    );
\rd_data_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[1]_i_2_n_0\,
      I1 => \rd_data_o_reg[1]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[1]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[1]_i_5_n_0\,
      O => \rd_data_o[1]_i_1_n_0\
    );
\rd_data_o[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(1),
      I1 => \data_reg[50]_17\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(1),
      O => \rd_data_o[1]_i_14_n_0\
    );
\rd_data_o[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(1),
      I1 => \data_reg[54]_13\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(1),
      O => \rd_data_o[1]_i_15_n_0\
    );
\rd_data_o[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(1),
      I1 => \data_reg[58]_9\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(1),
      O => \rd_data_o[1]_i_16_n_0\
    );
\rd_data_o[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(1),
      I1 => \data_reg[62]_5\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(1),
      O => \rd_data_o[1]_i_17_n_0\
    );
\rd_data_o[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(1),
      I1 => \data_reg[34]_33\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(1),
      O => \rd_data_o[1]_i_18_n_0\
    );
\rd_data_o[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(1),
      I1 => \data_reg[38]_29\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(1),
      O => \rd_data_o[1]_i_19_n_0\
    );
\rd_data_o[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(1),
      I1 => \data_reg[42]_25\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(1),
      O => \rd_data_o[1]_i_20_n_0\
    );
\rd_data_o[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(1),
      I1 => \data_reg[46]_21\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(1),
      O => \rd_data_o[1]_i_21_n_0\
    );
\rd_data_o[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(1),
      I1 => \data_reg[18]_49\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(1),
      O => \rd_data_o[1]_i_22_n_0\
    );
\rd_data_o[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(1),
      I1 => \data_reg[22]_45\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(1),
      O => \rd_data_o[1]_i_23_n_0\
    );
\rd_data_o[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(1),
      I1 => \data_reg[26]_41\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(1),
      O => \rd_data_o[1]_i_24_n_0\
    );
\rd_data_o[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(1),
      I1 => \data_reg[30]_37\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(1),
      O => \rd_data_o[1]_i_25_n_0\
    );
\rd_data_o[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][1]_0\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(1),
      O => \rd_data_o[1]_i_26_n_0\
    );
\rd_data_o[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(1),
      I1 => \data_reg[6]_2\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][1]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][1]\,
      O => \rd_data_o[1]_i_27_n_0\
    );
\rd_data_o[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(1),
      I1 => \data_reg[10]_57\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(1),
      O => \rd_data_o[1]_i_28_n_0\
    );
\rd_data_o[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(1),
      I1 => \data_reg[14]_53\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(1),
      O => \rd_data_o[1]_i_29_n_0\
    );
\rd_data_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[2]_i_2_n_0\,
      I1 => \rd_data_o_reg[2]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[2]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[2]_i_5_n_0\,
      O => \rd_data_o[2]_i_1_n_0\
    );
\rd_data_o[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(2),
      I1 => \data_reg[50]_17\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(2),
      O => \rd_data_o[2]_i_14_n_0\
    );
\rd_data_o[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(2),
      I1 => \data_reg[54]_13\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(2),
      O => \rd_data_o[2]_i_15_n_0\
    );
\rd_data_o[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(2),
      I1 => \data_reg[58]_9\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(2),
      O => \rd_data_o[2]_i_16_n_0\
    );
\rd_data_o[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(2),
      I1 => \data_reg[62]_5\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(2),
      O => \rd_data_o[2]_i_17_n_0\
    );
\rd_data_o[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(2),
      I1 => \data_reg[34]_33\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(2),
      O => \rd_data_o[2]_i_18_n_0\
    );
\rd_data_o[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(2),
      I1 => \data_reg[38]_29\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(2),
      O => \rd_data_o[2]_i_19_n_0\
    );
\rd_data_o[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(2),
      I1 => \data_reg[42]_25\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(2),
      O => \rd_data_o[2]_i_20_n_0\
    );
\rd_data_o[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(2),
      I1 => \data_reg[46]_21\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(2),
      O => \rd_data_o[2]_i_21_n_0\
    );
\rd_data_o[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(2),
      I1 => \data_reg[18]_49\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(2),
      O => \rd_data_o[2]_i_22_n_0\
    );
\rd_data_o[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(2),
      I1 => \data_reg[22]_45\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(2),
      O => \rd_data_o[2]_i_23_n_0\
    );
\rd_data_o[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(2),
      I1 => \data_reg[26]_41\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(2),
      O => \rd_data_o[2]_i_24_n_0\
    );
\rd_data_o[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(2),
      I1 => \data_reg[30]_37\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(2),
      O => \rd_data_o[2]_i_25_n_0\
    );
\rd_data_o[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][2]_0\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(2),
      O => \rd_data_o[2]_i_26_n_0\
    );
\rd_data_o[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(2),
      I1 => \data_reg[6]_2\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][2]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][2]\,
      O => \rd_data_o[2]_i_27_n_0\
    );
\rd_data_o[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(2),
      I1 => \data_reg[10]_57\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(2),
      O => \rd_data_o[2]_i_28_n_0\
    );
\rd_data_o[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(2),
      I1 => \data_reg[14]_53\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(2),
      O => \rd_data_o[2]_i_29_n_0\
    );
\rd_data_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[3]_i_2_n_0\,
      I1 => \rd_data_o_reg[3]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[3]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[3]_i_5_n_0\,
      O => \rd_data_o[3]_i_1_n_0\
    );
\rd_data_o[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(3),
      I1 => \data_reg[50]_17\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(3),
      O => \rd_data_o[3]_i_14_n_0\
    );
\rd_data_o[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(3),
      I1 => \data_reg[54]_13\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(3),
      O => \rd_data_o[3]_i_15_n_0\
    );
\rd_data_o[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(3),
      I1 => \data_reg[58]_9\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(3),
      O => \rd_data_o[3]_i_16_n_0\
    );
\rd_data_o[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(3),
      I1 => \data_reg[62]_5\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(3),
      O => \rd_data_o[3]_i_17_n_0\
    );
\rd_data_o[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(3),
      I1 => \data_reg[34]_33\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(3),
      O => \rd_data_o[3]_i_18_n_0\
    );
\rd_data_o[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(3),
      I1 => \data_reg[38]_29\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(3),
      O => \rd_data_o[3]_i_19_n_0\
    );
\rd_data_o[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(3),
      I1 => \data_reg[42]_25\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(3),
      O => \rd_data_o[3]_i_20_n_0\
    );
\rd_data_o[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(3),
      I1 => \data_reg[46]_21\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(3),
      O => \rd_data_o[3]_i_21_n_0\
    );
\rd_data_o[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(3),
      I1 => \data_reg[18]_49\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(3),
      O => \rd_data_o[3]_i_22_n_0\
    );
\rd_data_o[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(3),
      I1 => \data_reg[22]_45\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(3),
      O => \rd_data_o[3]_i_23_n_0\
    );
\rd_data_o[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(3),
      I1 => \data_reg[26]_41\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(3),
      O => \rd_data_o[3]_i_24_n_0\
    );
\rd_data_o[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(3),
      I1 => \data_reg[30]_37\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(3),
      O => \rd_data_o[3]_i_25_n_0\
    );
\rd_data_o[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(3),
      I1 => \data_reg_n_0_[2][3]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(3),
      O => \rd_data_o[3]_i_26_n_0\
    );
\rd_data_o[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(3),
      I1 => \data_reg[6]_2\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][3]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][3]\,
      O => \rd_data_o[3]_i_27_n_0\
    );
\rd_data_o[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(3),
      I1 => \data_reg[10]_57\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(3),
      O => \rd_data_o[3]_i_28_n_0\
    );
\rd_data_o[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(3),
      I1 => \data_reg[14]_53\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(3),
      O => \rd_data_o[3]_i_29_n_0\
    );
\rd_data_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[4]_i_2_n_0\,
      I1 => \rd_data_o_reg[4]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[4]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[4]_i_5_n_0\,
      O => \rd_data_o[4]_i_1_n_0\
    );
\rd_data_o[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(4),
      I1 => \data_reg[50]_17\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(4),
      O => \rd_data_o[4]_i_14_n_0\
    );
\rd_data_o[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(4),
      I1 => \data_reg[54]_13\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(4),
      O => \rd_data_o[4]_i_15_n_0\
    );
\rd_data_o[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(4),
      I1 => \data_reg[58]_9\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(4),
      O => \rd_data_o[4]_i_16_n_0\
    );
\rd_data_o[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(4),
      I1 => \data_reg[62]_5\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(4),
      O => \rd_data_o[4]_i_17_n_0\
    );
\rd_data_o[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(4),
      I1 => \data_reg[34]_33\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(4),
      O => \rd_data_o[4]_i_18_n_0\
    );
\rd_data_o[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(4),
      I1 => \data_reg[38]_29\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(4),
      O => \rd_data_o[4]_i_19_n_0\
    );
\rd_data_o[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(4),
      I1 => \data_reg[42]_25\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(4),
      O => \rd_data_o[4]_i_20_n_0\
    );
\rd_data_o[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(4),
      I1 => \data_reg[46]_21\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(4),
      O => \rd_data_o[4]_i_21_n_0\
    );
\rd_data_o[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(4),
      I1 => \data_reg[18]_49\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(4),
      O => \rd_data_o[4]_i_22_n_0\
    );
\rd_data_o[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(4),
      I1 => \data_reg[22]_45\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(4),
      O => \rd_data_o[4]_i_23_n_0\
    );
\rd_data_o[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(4),
      I1 => \data_reg[26]_41\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(4),
      O => \rd_data_o[4]_i_24_n_0\
    );
\rd_data_o[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(4),
      I1 => \data_reg[30]_37\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(4),
      O => \rd_data_o[4]_i_25_n_0\
    );
\rd_data_o[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(4),
      I1 => \^data_reg[2][4]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(0),
      O => \rd_data_o[4]_i_26_n_0\
    );
\rd_data_o[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(4),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][4]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][4]_0\,
      O => \rd_data_o[4]_i_27_n_0\
    );
\rd_data_o[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(4),
      I1 => \data_reg[10]_57\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(4),
      O => \rd_data_o[4]_i_28_n_0\
    );
\rd_data_o[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(4),
      I1 => \data_reg[14]_53\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(4),
      O => \rd_data_o[4]_i_29_n_0\
    );
\rd_data_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[5]_i_2_n_0\,
      I1 => \rd_data_o_reg[5]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[5]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[5]_i_5_n_0\,
      O => \rd_data_o[5]_i_1_n_0\
    );
\rd_data_o[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(5),
      I1 => \data_reg[50]_17\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(5),
      O => \rd_data_o[5]_i_14_n_0\
    );
\rd_data_o[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(5),
      I1 => \data_reg[54]_13\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(5),
      O => \rd_data_o[5]_i_15_n_0\
    );
\rd_data_o[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(5),
      I1 => \data_reg[58]_9\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(5),
      O => \rd_data_o[5]_i_16_n_0\
    );
\rd_data_o[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(5),
      I1 => \data_reg[62]_5\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(5),
      O => \rd_data_o[5]_i_17_n_0\
    );
\rd_data_o[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(5),
      I1 => \data_reg[34]_33\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(5),
      O => \rd_data_o[5]_i_18_n_0\
    );
\rd_data_o[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(5),
      I1 => \data_reg[38]_29\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(5),
      O => \rd_data_o[5]_i_19_n_0\
    );
\rd_data_o[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(5),
      I1 => \data_reg[42]_25\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(5),
      O => \rd_data_o[5]_i_20_n_0\
    );
\rd_data_o[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(5),
      I1 => \data_reg[46]_21\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(5),
      O => \rd_data_o[5]_i_21_n_0\
    );
\rd_data_o[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(5),
      I1 => \data_reg[18]_49\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(5),
      O => \rd_data_o[5]_i_22_n_0\
    );
\rd_data_o[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(5),
      I1 => \data_reg[22]_45\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(5),
      O => \rd_data_o[5]_i_23_n_0\
    );
\rd_data_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(5),
      I1 => \data_reg[26]_41\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(5),
      O => \rd_data_o[5]_i_24_n_0\
    );
\rd_data_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(5),
      I1 => \data_reg[30]_37\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(5),
      O => \rd_data_o[5]_i_25_n_0\
    );
\rd_data_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(5),
      I1 => \^data_reg[2][5]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(1),
      O => \rd_data_o[5]_i_26_n_0\
    );
\rd_data_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(5),
      I1 => \data_reg[6]_2\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][5]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][5]_0\,
      O => \rd_data_o[5]_i_27_n_0\
    );
\rd_data_o[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(5),
      I1 => \data_reg[10]_57\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(5),
      O => \rd_data_o[5]_i_28_n_0\
    );
\rd_data_o[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(5),
      I1 => \data_reg[14]_53\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(5),
      O => \rd_data_o[5]_i_29_n_0\
    );
\rd_data_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[6]_i_2_n_0\,
      I1 => \rd_data_o_reg[6]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[6]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[6]_i_5_n_0\,
      O => \rd_data_o[6]_i_1_n_0\
    );
\rd_data_o[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(6),
      I1 => \data_reg[50]_17\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(6),
      O => \rd_data_o[6]_i_14_n_0\
    );
\rd_data_o[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(6),
      I1 => \data_reg[54]_13\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(6),
      O => \rd_data_o[6]_i_15_n_0\
    );
\rd_data_o[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(6),
      I1 => \data_reg[58]_9\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(6),
      O => \rd_data_o[6]_i_16_n_0\
    );
\rd_data_o[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(6),
      I1 => \data_reg[62]_5\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(6),
      O => \rd_data_o[6]_i_17_n_0\
    );
\rd_data_o[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(6),
      I1 => \data_reg[34]_33\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(6),
      O => \rd_data_o[6]_i_18_n_0\
    );
\rd_data_o[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(6),
      I1 => \data_reg[38]_29\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(6),
      O => \rd_data_o[6]_i_19_n_0\
    );
\rd_data_o[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(6),
      I1 => \data_reg[42]_25\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(6),
      O => \rd_data_o[6]_i_20_n_0\
    );
\rd_data_o[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(6),
      I1 => \data_reg[46]_21\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(6),
      O => \rd_data_o[6]_i_21_n_0\
    );
\rd_data_o[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(6),
      I1 => \data_reg[18]_49\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(6),
      O => \rd_data_o[6]_i_22_n_0\
    );
\rd_data_o[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(6),
      I1 => \data_reg[22]_45\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(6),
      O => \rd_data_o[6]_i_23_n_0\
    );
\rd_data_o[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(6),
      I1 => \data_reg[26]_41\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(6),
      O => \rd_data_o[6]_i_24_n_0\
    );
\rd_data_o[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(6),
      I1 => \data_reg[30]_37\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(6),
      O => \rd_data_o[6]_i_25_n_0\
    );
\rd_data_o[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(6),
      I1 => \^data_reg[2][6]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(2),
      O => \rd_data_o[6]_i_26_n_0\
    );
\rd_data_o[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(6),
      I1 => \data_reg[6]_2\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][6]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][6]_0\,
      O => \rd_data_o[6]_i_27_n_0\
    );
\rd_data_o[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(6),
      I1 => \data_reg[10]_57\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(6),
      O => \rd_data_o[6]_i_28_n_0\
    );
\rd_data_o[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(6),
      I1 => \data_reg[14]_53\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(6),
      O => \rd_data_o[6]_i_29_n_0\
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      O => \rd_data_o[7]_i_1_n_0\
    );
\rd_data_o[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(7),
      I1 => \data_reg[50]_17\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(7),
      O => \rd_data_o[7]_i_17_n_0\
    );
\rd_data_o[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(7),
      I1 => \data_reg[54]_13\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(7),
      O => \rd_data_o[7]_i_18_n_0\
    );
\rd_data_o[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(7),
      I1 => \data_reg[58]_9\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(7),
      O => \rd_data_o[7]_i_19_n_0\
    );
\rd_data_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[7]_i_5_n_0\,
      I1 => \rd_data_o_reg[7]_i_6_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[7]_i_7_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[7]_i_8_n_0\,
      O => \rd_data_o[7]_i_2_n_0\
    );
\rd_data_o[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(7),
      I1 => \data_reg[62]_5\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(7),
      O => \rd_data_o[7]_i_20_n_0\
    );
\rd_data_o[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(7),
      I1 => \data_reg[34]_33\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(7),
      O => \rd_data_o[7]_i_21_n_0\
    );
\rd_data_o[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(7),
      I1 => \data_reg[38]_29\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(7),
      O => \rd_data_o[7]_i_22_n_0\
    );
\rd_data_o[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(7),
      I1 => \data_reg[42]_25\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(7),
      O => \rd_data_o[7]_i_23_n_0\
    );
\rd_data_o[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(7),
      I1 => \data_reg[46]_21\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(7),
      O => \rd_data_o[7]_i_24_n_0\
    );
\rd_data_o[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(7),
      I1 => \data_reg[18]_49\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(7),
      O => \rd_data_o[7]_i_25_n_0\
    );
\rd_data_o[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(7),
      I1 => \data_reg[22]_45\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(7),
      O => \rd_data_o[7]_i_26_n_0\
    );
\rd_data_o[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(7),
      I1 => \data_reg[26]_41\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(7),
      O => \rd_data_o[7]_i_27_n_0\
    );
\rd_data_o[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(7),
      I1 => \data_reg[30]_37\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(7),
      O => \rd_data_o[7]_i_28_n_0\
    );
\rd_data_o[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(7),
      I1 => \^data_reg[2][7]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(3),
      O => \rd_data_o[7]_i_29_n_0\
    );
\rd_data_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(3),
      I1 => rtc_0_rd_reg_o(3),
      I2 => rtc_0_rd_reg_o(5),
      I3 => last_rd_reg(5),
      I4 => rtc_0_rd_reg_o(4),
      I5 => last_rd_reg(4),
      O => \rd_data_o[7]_i_3_n_0\
    );
\rd_data_o[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(7),
      I1 => \data_reg[6]_2\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][7]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][7]_0\,
      O => \rd_data_o[7]_i_30_n_0\
    );
\rd_data_o[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(7),
      I1 => \data_reg[10]_57\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(7),
      O => \rd_data_o[7]_i_31_n_0\
    );
\rd_data_o[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(7),
      I1 => \data_reg[14]_53\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(7),
      O => \rd_data_o[7]_i_32_n_0\
    );
\rd_data_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rtc_0_rd_reg_o(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => last_rd_reg(1),
      I4 => rtc_0_rd_reg_o(2),
      I5 => last_rd_reg(2),
      O => \rd_data_o[7]_i_4_n_0\
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[0]_i_1_n_0\,
      Q => registers_0_rd_data_o(0),
      R => '0'
    );
\rd_data_o_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_22_n_0\,
      I1 => \rd_data_o[0]_i_23_n_0\,
      O => \rd_data_o_reg[0]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_24_n_0\,
      I1 => \rd_data_o[0]_i_25_n_0\,
      O => \rd_data_o_reg[0]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_26_n_0\,
      I1 => \rd_data_o[0]_i_27_n_0\,
      O => \rd_data_o_reg[0]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_28_n_0\,
      I1 => \rd_data_o[0]_i_29_n_0\,
      O => \rd_data_o_reg[0]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_6_n_0\,
      I1 => \rd_data_o_reg[0]_i_7_n_0\,
      O => \rd_data_o_reg[0]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_8_n_0\,
      I1 => \rd_data_o_reg[0]_i_9_n_0\,
      O => \rd_data_o_reg[0]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_10_n_0\,
      I1 => \rd_data_o_reg[0]_i_11_n_0\,
      O => \rd_data_o_reg[0]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_12_n_0\,
      I1 => \rd_data_o_reg[0]_i_13_n_0\,
      O => \rd_data_o_reg[0]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_14_n_0\,
      I1 => \rd_data_o[0]_i_15_n_0\,
      O => \rd_data_o_reg[0]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_16_n_0\,
      I1 => \rd_data_o[0]_i_17_n_0\,
      O => \rd_data_o_reg[0]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_18_n_0\,
      I1 => \rd_data_o[0]_i_19_n_0\,
      O => \rd_data_o_reg[0]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_20_n_0\,
      I1 => \rd_data_o[0]_i_21_n_0\,
      O => \rd_data_o_reg[0]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[1]_i_1_n_0\,
      Q => registers_0_rd_data_o(1),
      R => '0'
    );
\rd_data_o_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_22_n_0\,
      I1 => \rd_data_o[1]_i_23_n_0\,
      O => \rd_data_o_reg[1]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_24_n_0\,
      I1 => \rd_data_o[1]_i_25_n_0\,
      O => \rd_data_o_reg[1]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_26_n_0\,
      I1 => \rd_data_o[1]_i_27_n_0\,
      O => \rd_data_o_reg[1]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_28_n_0\,
      I1 => \rd_data_o[1]_i_29_n_0\,
      O => \rd_data_o_reg[1]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_6_n_0\,
      I1 => \rd_data_o_reg[1]_i_7_n_0\,
      O => \rd_data_o_reg[1]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_8_n_0\,
      I1 => \rd_data_o_reg[1]_i_9_n_0\,
      O => \rd_data_o_reg[1]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_10_n_0\,
      I1 => \rd_data_o_reg[1]_i_11_n_0\,
      O => \rd_data_o_reg[1]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_12_n_0\,
      I1 => \rd_data_o_reg[1]_i_13_n_0\,
      O => \rd_data_o_reg[1]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_14_n_0\,
      I1 => \rd_data_o[1]_i_15_n_0\,
      O => \rd_data_o_reg[1]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_16_n_0\,
      I1 => \rd_data_o[1]_i_17_n_0\,
      O => \rd_data_o_reg[1]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_18_n_0\,
      I1 => \rd_data_o[1]_i_19_n_0\,
      O => \rd_data_o_reg[1]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_20_n_0\,
      I1 => \rd_data_o[1]_i_21_n_0\,
      O => \rd_data_o_reg[1]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[2]_i_1_n_0\,
      Q => registers_0_rd_data_o(2),
      R => '0'
    );
\rd_data_o_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_22_n_0\,
      I1 => \rd_data_o[2]_i_23_n_0\,
      O => \rd_data_o_reg[2]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_24_n_0\,
      I1 => \rd_data_o[2]_i_25_n_0\,
      O => \rd_data_o_reg[2]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_26_n_0\,
      I1 => \rd_data_o[2]_i_27_n_0\,
      O => \rd_data_o_reg[2]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_28_n_0\,
      I1 => \rd_data_o[2]_i_29_n_0\,
      O => \rd_data_o_reg[2]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_6_n_0\,
      I1 => \rd_data_o_reg[2]_i_7_n_0\,
      O => \rd_data_o_reg[2]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_8_n_0\,
      I1 => \rd_data_o_reg[2]_i_9_n_0\,
      O => \rd_data_o_reg[2]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_10_n_0\,
      I1 => \rd_data_o_reg[2]_i_11_n_0\,
      O => \rd_data_o_reg[2]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_12_n_0\,
      I1 => \rd_data_o_reg[2]_i_13_n_0\,
      O => \rd_data_o_reg[2]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_14_n_0\,
      I1 => \rd_data_o[2]_i_15_n_0\,
      O => \rd_data_o_reg[2]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_16_n_0\,
      I1 => \rd_data_o[2]_i_17_n_0\,
      O => \rd_data_o_reg[2]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_18_n_0\,
      I1 => \rd_data_o[2]_i_19_n_0\,
      O => \rd_data_o_reg[2]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_20_n_0\,
      I1 => \rd_data_o[2]_i_21_n_0\,
      O => \rd_data_o_reg[2]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[3]_i_1_n_0\,
      Q => registers_0_rd_data_o(3),
      R => '0'
    );
\rd_data_o_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_22_n_0\,
      I1 => \rd_data_o[3]_i_23_n_0\,
      O => \rd_data_o_reg[3]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_24_n_0\,
      I1 => \rd_data_o[3]_i_25_n_0\,
      O => \rd_data_o_reg[3]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_26_n_0\,
      I1 => \rd_data_o[3]_i_27_n_0\,
      O => \rd_data_o_reg[3]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_28_n_0\,
      I1 => \rd_data_o[3]_i_29_n_0\,
      O => \rd_data_o_reg[3]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_6_n_0\,
      I1 => \rd_data_o_reg[3]_i_7_n_0\,
      O => \rd_data_o_reg[3]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_8_n_0\,
      I1 => \rd_data_o_reg[3]_i_9_n_0\,
      O => \rd_data_o_reg[3]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_10_n_0\,
      I1 => \rd_data_o_reg[3]_i_11_n_0\,
      O => \rd_data_o_reg[3]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_12_n_0\,
      I1 => \rd_data_o_reg[3]_i_13_n_0\,
      O => \rd_data_o_reg[3]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_14_n_0\,
      I1 => \rd_data_o[3]_i_15_n_0\,
      O => \rd_data_o_reg[3]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_16_n_0\,
      I1 => \rd_data_o[3]_i_17_n_0\,
      O => \rd_data_o_reg[3]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_18_n_0\,
      I1 => \rd_data_o[3]_i_19_n_0\,
      O => \rd_data_o_reg[3]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_20_n_0\,
      I1 => \rd_data_o[3]_i_21_n_0\,
      O => \rd_data_o_reg[3]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[4]_i_1_n_0\,
      Q => registers_0_rd_data_o(4),
      R => '0'
    );
\rd_data_o_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_22_n_0\,
      I1 => \rd_data_o[4]_i_23_n_0\,
      O => \rd_data_o_reg[4]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_24_n_0\,
      I1 => \rd_data_o[4]_i_25_n_0\,
      O => \rd_data_o_reg[4]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_26_n_0\,
      I1 => \rd_data_o[4]_i_27_n_0\,
      O => \rd_data_o_reg[4]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_28_n_0\,
      I1 => \rd_data_o[4]_i_29_n_0\,
      O => \rd_data_o_reg[4]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_6_n_0\,
      I1 => \rd_data_o_reg[4]_i_7_n_0\,
      O => \rd_data_o_reg[4]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_8_n_0\,
      I1 => \rd_data_o_reg[4]_i_9_n_0\,
      O => \rd_data_o_reg[4]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_10_n_0\,
      I1 => \rd_data_o_reg[4]_i_11_n_0\,
      O => \rd_data_o_reg[4]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_12_n_0\,
      I1 => \rd_data_o_reg[4]_i_13_n_0\,
      O => \rd_data_o_reg[4]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_14_n_0\,
      I1 => \rd_data_o[4]_i_15_n_0\,
      O => \rd_data_o_reg[4]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_16_n_0\,
      I1 => \rd_data_o[4]_i_17_n_0\,
      O => \rd_data_o_reg[4]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_18_n_0\,
      I1 => \rd_data_o[4]_i_19_n_0\,
      O => \rd_data_o_reg[4]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_20_n_0\,
      I1 => \rd_data_o[4]_i_21_n_0\,
      O => \rd_data_o_reg[4]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[5]_i_1_n_0\,
      Q => registers_0_rd_data_o(5),
      R => '0'
    );
\rd_data_o_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_22_n_0\,
      I1 => \rd_data_o[5]_i_23_n_0\,
      O => \rd_data_o_reg[5]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_24_n_0\,
      I1 => \rd_data_o[5]_i_25_n_0\,
      O => \rd_data_o_reg[5]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_26_n_0\,
      I1 => \rd_data_o[5]_i_27_n_0\,
      O => \rd_data_o_reg[5]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_28_n_0\,
      I1 => \rd_data_o[5]_i_29_n_0\,
      O => \rd_data_o_reg[5]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_6_n_0\,
      I1 => \rd_data_o_reg[5]_i_7_n_0\,
      O => \rd_data_o_reg[5]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_8_n_0\,
      I1 => \rd_data_o_reg[5]_i_9_n_0\,
      O => \rd_data_o_reg[5]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_10_n_0\,
      I1 => \rd_data_o_reg[5]_i_11_n_0\,
      O => \rd_data_o_reg[5]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_12_n_0\,
      I1 => \rd_data_o_reg[5]_i_13_n_0\,
      O => \rd_data_o_reg[5]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_14_n_0\,
      I1 => \rd_data_o[5]_i_15_n_0\,
      O => \rd_data_o_reg[5]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_16_n_0\,
      I1 => \rd_data_o[5]_i_17_n_0\,
      O => \rd_data_o_reg[5]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_18_n_0\,
      I1 => \rd_data_o[5]_i_19_n_0\,
      O => \rd_data_o_reg[5]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_20_n_0\,
      I1 => \rd_data_o[5]_i_21_n_0\,
      O => \rd_data_o_reg[5]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[6]_i_1_n_0\,
      Q => registers_0_rd_data_o(6),
      R => '0'
    );
\rd_data_o_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_22_n_0\,
      I1 => \rd_data_o[6]_i_23_n_0\,
      O => \rd_data_o_reg[6]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_24_n_0\,
      I1 => \rd_data_o[6]_i_25_n_0\,
      O => \rd_data_o_reg[6]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_26_n_0\,
      I1 => \rd_data_o[6]_i_27_n_0\,
      O => \rd_data_o_reg[6]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_28_n_0\,
      I1 => \rd_data_o[6]_i_29_n_0\,
      O => \rd_data_o_reg[6]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_6_n_0\,
      I1 => \rd_data_o_reg[6]_i_7_n_0\,
      O => \rd_data_o_reg[6]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_8_n_0\,
      I1 => \rd_data_o_reg[6]_i_9_n_0\,
      O => \rd_data_o_reg[6]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_10_n_0\,
      I1 => \rd_data_o_reg[6]_i_11_n_0\,
      O => \rd_data_o_reg[6]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_12_n_0\,
      I1 => \rd_data_o_reg[6]_i_13_n_0\,
      O => \rd_data_o_reg[6]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_14_n_0\,
      I1 => \rd_data_o[6]_i_15_n_0\,
      O => \rd_data_o_reg[6]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_16_n_0\,
      I1 => \rd_data_o[6]_i_17_n_0\,
      O => \rd_data_o_reg[6]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_18_n_0\,
      I1 => \rd_data_o[6]_i_19_n_0\,
      O => \rd_data_o_reg[6]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_20_n_0\,
      I1 => \rd_data_o[6]_i_21_n_0\,
      O => \rd_data_o_reg[6]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[7]_i_2_n_0\,
      Q => registers_0_rd_data_o(7),
      R => '0'
    );
\rd_data_o_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_19_n_0\,
      I1 => \rd_data_o[7]_i_20_n_0\,
      O => \rd_data_o_reg[7]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_21_n_0\,
      I1 => \rd_data_o[7]_i_22_n_0\,
      O => \rd_data_o_reg[7]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_23_n_0\,
      I1 => \rd_data_o[7]_i_24_n_0\,
      O => \rd_data_o_reg[7]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_25_n_0\,
      I1 => \rd_data_o[7]_i_26_n_0\,
      O => \rd_data_o_reg[7]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_27_n_0\,
      I1 => \rd_data_o[7]_i_28_n_0\,
      O => \rd_data_o_reg[7]_i_14_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_29_n_0\,
      I1 => \rd_data_o[7]_i_30_n_0\,
      O => \rd_data_o_reg[7]_i_15_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_31_n_0\,
      I1 => \rd_data_o[7]_i_32_n_0\,
      O => \rd_data_o_reg[7]_i_16_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_9_n_0\,
      I1 => \rd_data_o_reg[7]_i_10_n_0\,
      O => \rd_data_o_reg[7]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_11_n_0\,
      I1 => \rd_data_o_reg[7]_i_12_n_0\,
      O => \rd_data_o_reg[7]_i_6_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_13_n_0\,
      I1 => \rd_data_o_reg[7]_i_14_n_0\,
      O => \rd_data_o_reg[7]_i_7_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_15_n_0\,
      I1 => \rd_data_o_reg[7]_i_16_n_0\,
      O => \rd_data_o_reg[7]_i_8_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_17_n_0\,
      I1 => \rd_data_o[7]_i_18_n_0\,
      O => \rd_data_o_reg[7]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^refresh_reg[3]_0\(0)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => p_0_in(4)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => seccnt_reg(23),
      I1 => seccnt_reg(24),
      I2 => \refresh[5]_i_3_n_0\,
      I3 => \refresh[5]_i_4_n_0\,
      I4 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => p_0_in(5)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => seccnt_reg(22),
      I1 => seccnt_reg(19),
      I2 => \refresh[5]_i_5_n_0\,
      I3 => seccnt_reg(20),
      I4 => seccnt_reg(21),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \refresh[5]_i_6_n_0\,
      O => \refresh[5]_i_4_n_0\
    );
\refresh[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \refresh[5]_i_7_n_0\,
      I1 => seccnt_reg(14),
      I2 => seccnt_reg(15),
      I3 => seccnt_reg(17),
      I4 => seccnt_reg(16),
      I5 => seccnt_reg(18),
      O => \refresh[5]_i_5_n_0\
    );
\refresh[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \refresh[5]_i_6_n_0\
    );
\refresh[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \refresh[5]_i_7_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(2),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^refresh_reg[3]_0\(0),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(4),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(5),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(1),
      I1 => registers_0_rd_data_o(0),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(7),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(6),
      O => sda_o_i_11_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(5),
      I1 => registers_0_rd_data_o(4),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(3),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(2),
      O => sda_o_i_12_n_0
    );
sda_o_reg_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => sda_o_i_11_n_0,
      I1 => sda_o_i_12_n_0,
      O => \cnt_reg[2]\,
      S => sda_o_i_2(2)
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \refresh[5]_i_4_n_0\,
      I1 => \refresh[5]_i_3_n_0\,
      I2 => seccnt_reg(24),
      I3 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_i_reg_6,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rtc_0_rd_reg_o(2),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(0),
      O => \wr_data[10]_i_1_n_0\
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(4),
      I1 => rtc_0_rd_reg_o(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(1),
      O => \wr_data[12]_i_1_n_0\
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(5),
      I1 => rtc_0_rd_reg_o(5),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(2),
      O => \wr_data[13]_i_1__0_n_0\
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(0),
      Q => \wr_data_reg[14]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[10]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(10),
      Q => \wr_data_reg[14]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[12]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[13]_i_1__0_n_0\,
      Q => \wr_data_reg[14]_0\(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => \wr_data_reg[14]_0\(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(1),
      Q => \wr_data_reg[14]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(2),
      Q => \wr_data_reg[14]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(3),
      Q => \wr_data_reg[14]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(4),
      Q => \wr_data_reg[14]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(5),
      Q => \wr_data_reg[14]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(6),
      Q => \wr_data_reg[14]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(7),
      Q => \wr_data_reg[14]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(8),
      Q => \wr_data_reg[14]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(9),
      Q => \wr_data_reg[14]_0\(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    sda_reg_0 : out STD_LOGIC;
    scl_reg_0 : out STD_LOGIC;
    i2c_rw_reg_0 : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg_0 : out STD_LOGIC;
    \tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_1 : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_13\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_12\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[4]_1\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \data_o_reg[3]_1\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \data_o_reg[0]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    old_scl_reg_0 : out STD_LOGIC;
    \cnt_reg[1]_0\ : out STD_LOGIC;
    \bcnt_reg[1]_1\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_1\ : out STD_LOGIC;
    \cnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_2\ : out STD_LOGIC;
    \sda_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg_1 : in STD_LOGIC;
    scl_reg_1 : in STD_LOGIC;
    i2c_rw_reg_1 : in STD_LOGIC;
    update_t_reg_4 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ack : STD_LOGIC;
  signal \^ack14_out\ : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal \^ack_reg_0\ : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \^bcnt_reg[0]_1\ : STD_LOGIC;
  signal \^bcnt_reg[1]_0\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \^cnt_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[13][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[14][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[17][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[18][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[19][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[22][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[24][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[25][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[26][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[28][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[29][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[30][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[32][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[36][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[37][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[38][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[41][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[42][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[43][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[46][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[47][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[49][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_8_n_0\ : STD_LOGIC;
  signal \data[51][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[55][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[56][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[57][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[59][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[62][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[63][7]_i_2_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^goreg_bm.dout_i_reg[11]_5\ : STD_LOGIC;
  signal \^i2c_rw_reg_0\ : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal \^old_scl_reg_0\ : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_5_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_6_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_3_n_0\ : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^scl_reg_0\ : STD_LOGIC;
  signal \^scl_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal sda_o_i_14_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal \^sda_reg_0\ : STD_LOGIC;
  signal \^sda_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_1 : STD_LOGIC;
  signal \^tmp_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal update_t2_out : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \^update_t_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bcnt[10]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[5]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bcnt[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[9]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \cnt[3]_i_7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data[0][3]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data[11][7]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data[12][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[13][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[17][7]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[18][7]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[19][7]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[1][6]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[20][7]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[20][7]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[22][7]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[23][7]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[24][7]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[26][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[28][7]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[30][7]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[36][7]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[38][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[39][7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[3][0]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[3][3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[3][4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data[3][5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data[3][6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[3][7]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data[3][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[3][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[43][7]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[44][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[44][7]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[44][7]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[47][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[48][7]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[48][7]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[4][1]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[4][2]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[4][3]_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[4][3]_i_11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[4][5]_i_8\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[52][7]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[53][7]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[53][7]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data[53][7]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[54][7]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[54][7]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[55][7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[56][7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[58][7]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[58][7]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[59][7]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[5][4]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[60][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[61][7]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[61][7]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[62][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[63][0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[63][1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[63][2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[63][7]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ptr[2]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ptr[3]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ptr[3]_i_6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ptr[4]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sda_o_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of sda_o_i_5 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \wr_data[0]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[3]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \wr_data[4]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \wr_data[5]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \wr_data[6]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \wr_data[7]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair132";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  ack14_out <= \^ack14_out\;
  ack_reg_0 <= \^ack_reg_0\;
  \bcnt_reg[0]_1\ <= \^bcnt_reg[0]_1\;
  \bcnt_reg[1]_0\ <= \^bcnt_reg[1]_0\;
  \cnt_reg[2]_0\(2 downto 0) <= \^cnt_reg[2]_0\(2 downto 0);
  \data_o_reg[7]_1\(4 downto 0) <= \^data_o_reg[7]_1\(4 downto 0);
  \goreg_bm.dout_i_reg[11]_5\ <= \^goreg_bm.dout_i_reg[11]_5\;
  i2c_rw_reg_0 <= \^i2c_rw_reg_0\;
  old_scl_reg_0 <= \^old_scl_reg_0\;
  scl_reg_0 <= \^scl_reg_0\;
  \scl_sr_reg[1]_0\(1 downto 0) <= \^scl_sr_reg[1]_0\(1 downto 0);
  sda_reg_0 <= \^sda_reg_0\;
  \sda_sr_reg[1]_0\(1 downto 0) <= \^sda_sr_reg[1]_0\(1 downto 0);
  \tmp_reg[0]_0\(0) <= \^tmp_reg[0]_0\(0);
  update_t_reg_0 <= \^update_t_reg_0\;
  update_t_reg_1 <= \^update_t_reg_1\;
ack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => ack,
      I2 => reset,
      I3 => \^bcnt_reg[1]_0\,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      O => p_1_in(0)
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => reset,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => reset,
      I2 => \^ack_reg_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(10),
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => bcnt(9),
      O => p_1_in(10)
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^sda_reg_0\,
      I1 => old_sda,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => reset,
      O => \^ack14_out\
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bcnt[8]_i_3_n_0\,
      I1 => bcnt(9),
      I2 => bcnt(8),
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(10),
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(8),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      O => p_1_in(1)
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      O => p_1_in(2)
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(2),
      I5 => bcnt(3),
      O => p_1_in(3)
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(2),
      I2 => bcnt(0),
      I3 => bcnt(1),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => p_1_in(4)
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[5]_i_2_n_0\,
      I2 => bcnt(5),
      O => p_1_in(5)
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(4),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(6),
      O => p_1_in(6)
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08CC8000"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(6),
      I3 => \bcnt[8]_i_3_n_0\,
      I4 => bcnt(7),
      O => p_1_in(7)
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A8A8A80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[8]_i_2_n_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(8),
      O => p_1_in(8)
    );
\bcnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(10),
      I1 => bcnt(6),
      I2 => bcnt(7),
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[8]_i_2_n_0\
    );
\bcnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(0),
      I4 => bcnt(1),
      I5 => bcnt(3),
      O => \bcnt[8]_i_3_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(9),
      O => p_1_in(9)
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(0),
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(10),
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(1),
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(2),
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(3),
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(4),
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(5),
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(6),
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(7),
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(8),
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(9),
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F1F1F001F"
    )
        port map (
      I0 => ack,
      I1 => \cnt[3]_i_7_n_0\,
      I2 => \cnt[3]_i_6_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^cnt_reg[2]_0\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => \^sda_reg_0\,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEEEE"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => \^ack_reg_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \tmp[7]_i_2_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => ack,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \^ack_reg_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => cnt(3),
      I3 => \^cnt_reg[2]_0\(1),
      I4 => \^cnt_reg[2]_0\(0),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => \^sda_reg_0\,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[3]_i_3_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFEFAF"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => ack,
      I2 => \cnt[3]_i_5_n_0\,
      I3 => \cnt[3]_i_6_n_0\,
      I4 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => ack,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \cnt[3]_i_6_n_0\,
      O => \^bcnt_reg[1]_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(2),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^scl_reg_0\,
      I1 => old_scl,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => cnt(3),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => bcnt(0),
      O => \cnt[3]_i_7_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => cnt(3),
      R => reset
    );
\data[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[0][0]_0\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_3\
    );
\data[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[11]_5\,
      I1 => \data_reg[0][0]\,
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[0][3]\,
      O => \data_o_reg[3]_1\
    );
\data[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FF1000100010"
    )
        port map (
      I0 => dout(11),
      I1 => dout(8),
      I2 => \data_reg[8][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(0),
      I5 => \data[4][3]_i_11_n_0\,
      O => \^goreg_bm.dout_i_reg[11]_5\
    );
\data[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[11][7]_i_4_n_0\,
      I5 => \data[10][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_4\(0)
    );
\data[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(9),
      I2 => dout(11),
      I3 => dout(8),
      I4 => \data_reg[14][0]_0\,
      I5 => \data_reg[19][0]\,
      O => \data[10][7]_i_2_n_0\
    );
\data[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data[11][7]_i_2_n_0\,
      I1 => \data_reg[11][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_3\(0)
    );
\data[11][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \^update_t_reg_1\,
      I4 => dout(8),
      I5 => dout(9),
      O => \data[11][7]_i_2_n_0\
    );
\data[11][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(2),
      O => \data[11][7]_i_4_n_0\
    );
\data[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data[12][7]_i_2_n_0\,
      I1 => \data[60][7]_i_3_n_0\,
      I2 => \data_reg[12][0]\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[3][5]_0\,
      O => \goreg_bm.dout_i_reg[11]_1\(0)
    );
\data[12][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(3),
      O => \data[12][7]_i_2_n_0\
    );
\data[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0004040000"
    )
        port map (
      I0 => \data[13][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => dout(11),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[13][0]\,
      O => \wr_reg_o_reg[3]_5\(0)
    );
\data[13][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[13][7]_i_2_n_0\
    );
\data[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => \data[44][7]_i_2_n_0\,
      I2 => \data_reg[14][0]_0\,
      I3 => dout(13),
      I4 => \data_reg[14][0]\,
      I5 => \data[44][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[13]_3\(0)
    );
\data[14][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \wr_data_reg[11]\,
      I4 => \^update_t_reg_0\,
      I5 => \^q\(1),
      O => \data[14][7]_i_2_n_0\
    );
\data[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(2),
      I3 => \data[47][7]_i_2_n_0\,
      I4 => \data_reg[15][0]\,
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_9\(0)
    );
\data[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data_reg[61][0]\,
      I5 => \data_reg[16][0]\,
      O => \wr_reg_o_reg[5]_0\(0)
    );
\data[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF202000002020"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => \data_reg[17][0]\,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]\(0)
    );
\data[17][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[17][7]_i_3_n_0\
    );
\data[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4040404040"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \data_reg[18][0]\,
      O => \wr_reg_o_reg[4]_3\(0)
    );
\data[18][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(3),
      O => \data[18][7]_i_2_n_0\
    );
\data[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data_reg[19][0]\,
      I1 => \data_reg[19][0]_0\,
      I2 => \data[52][7]_i_5_n_0\,
      I3 => \data[19][7]_i_3_n_0\,
      I4 => \data[22][7]_i_2_n_0\,
      I5 => \^update_t_reg_1\,
      O => \goreg_bm.dout_i_reg[10]\(0)
    );
\data[19][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[19][7]_i_3_n_0\
    );
\data[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[1][0]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_2\
    );
\data[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200FF0202"
    )
        port map (
      I0 => \data_reg[17][0]\,
      I1 => dout(12),
      I2 => underflow,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(6),
      I1 => \^data_o_reg[7]_1\(3),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[6]\
    );
\data[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \data[20][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => \^q\(0),
      I3 => \data[20][7]_i_3_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[20][0]\,
      O => \wr_reg_o_reg[3]_1\(0)
    );
\data[20][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(1),
      O => \data[20][7]_i_2_n_0\
    );
\data[20][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      O => \data[20][7]_i_3_n_0\
    );
\data[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(2),
      I2 => \data[53][7]_i_4_n_0\,
      I3 => \data_reg[59][0]\,
      I4 => dout(11),
      I5 => \data_reg[21][0]\,
      O => \wr_reg_o_reg[5]_6\(0)
    );
\data[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[22][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[14][0]\,
      I4 => \data_reg[22][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \wr_reg_o_reg[5]_5\(0)
    );
\data[22][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[22][7]_i_2_n_0\
    );
\data[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[23][7]_i_2_n_0\,
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \data[23][7]_i_3_n_0\,
      O => update_i_reg(0)
    );
\data[23][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(9),
      I3 => \data_reg[53][0]\,
      I4 => dout(11),
      I5 => dout(13),
      O => \data[23][7]_i_2_n_0\
    );
\data[23][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[23][7]_i_3_n_0\
    );
\data[24][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[58][7]_i_4_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[58][0]\,
      O => \wr_reg_o_reg[5]_2\(0)
    );
\data[24][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(9),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => underflow,
      O => \data[24][7]_i_2_n_0\
    );
\data[25][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[25][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[61][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_1\(0)
    );
\data[25][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => \data_reg[49][0]\,
      I4 => dout(10),
      I5 => dout(13),
      O => \data[25][7]_i_2_n_0\
    );
\data[26][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[26][7]_i_4_n_0\,
      O => \wr_reg_o_reg[5]_7\
    );
\data[26][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[26][7]_i_4_n_0\
    );
\data[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data_reg[27][0]\,
      O => \wr_reg_o_reg[1]_0\(0)
    );
\data[28][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \data[28][7]_i_3_n_0\,
      O => \wr_reg_o_reg[1]_1\
    );
\data[28][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[28][7]_i_3_n_0\
    );
\data[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[29][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_3\(0)
    );
\data[29][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => dout(9),
      I4 => dout(13),
      I5 => \data_reg[53][0]\,
      O => \data[29][7]_i_2_n_0\
    );
\data[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACA0ACA0ACAFAC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \^update_t_reg_1\,
      I3 => underflow,
      I4 => \data_reg[2][0]\,
      I5 => \data_reg[2][0]_0\,
      O => \data_o_reg[0]_4\
    );
\data[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111000000F0"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \data_reg[18][0]\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[4]_11\
    );
\data[2][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \data[48][7]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_12\
    );
\data[30][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[58][7]_i_4_n_0\,
      I2 => \data_reg[53][0]\,
      I3 => dout(13),
      I4 => dout(8),
      I5 => \data_reg[30][0]\,
      O => \goreg_bm.dout_i_reg[13]_0\(0)
    );
\data[30][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[30][7]_i_2_n_0\
    );
\data[31][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => dout(13),
      I1 => \data_reg[47][0]_0\,
      I2 => \data_reg[59][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(2),
      I5 => \data[63][7]_i_2_n_0\,
      O => \goreg_bm.dout_i_reg[13]_2\(0)
    );
\data[32][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[32][0]\,
      I1 => \data[32][7]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^update_t_reg_1\,
      I5 => \data[38][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_8\(0)
    );
\data[32][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(0),
      O => \data[32][7]_i_3_n_0\
    );
\data[33][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[43][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \data[44][7]_i_3_n_0\,
      I3 => \data_reg[33][0]_0\,
      I4 => \data_reg[33][0]\,
      I5 => \data[53][7]_i_3_n_0\,
      O => \wr_reg_o_reg[0]_1\(0)
    );
\data[34][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(2),
      O => \data[34][7]_i_3_n_0\
    );
\data[35][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_reg[35][0]_0\,
      I1 => \data_reg[35][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_4\(0)
    );
\data[36][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[36][0]\,
      I1 => \data_reg[36][0]_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[36][7]_i_4_n_0\,
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_10\(0)
    );
\data[36][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      O => \data[36][7]_i_4_n_0\
    );
\data[37][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101010101"
    )
        port map (
      I0 => \data_reg[37][0]\,
      I1 => underflow,
      I2 => \^update_t_reg_1\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \data[37][7]_i_3_n_0\,
      O => \guf.guf1.underflow_i_reg\(0)
    );
\data[37][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => \^q\(0),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[37][7]_i_3_n_0\
    );
\data[38][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440F0044440000"
    )
        port map (
      I0 => \data[54][7]_i_4_n_0\,
      I1 => \data[38][7]_i_2_n_0\,
      I2 => dout(8),
      I3 => dout(13),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[38][0]\,
      O => \goreg_bm.dout_i_reg[8]\(0)
    );
\data[38][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(1),
      O => \data[38][7]_i_2_n_0\
    );
\data[39][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \data_reg[39][0]\,
      I1 => \data_reg[47][0]\,
      I2 => \data[55][7]_i_2_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      O => \wr_reg_o_reg[3]_2\(0)
    );
\data[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(0),
      I1 => rtc_0_data_o(0),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[0]\
    );
\data[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      O => \data_o_reg[7]_0\(3)
    );
\data[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      O => \data_o_reg[7]_0\(4)
    );
\data[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(5),
      O => \data_o_reg[7]_0\(5)
    );
\data[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(6),
      O => \data_o_reg[7]_0\(6)
    );
\data[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200020002"
    )
        port map (
      I0 => \data[3][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[3][7]_i_4_n_0\,
      I4 => \data_reg[3][5]\,
      I5 => \data_reg[3][5]_0\,
      O => \wr_reg_o_reg[5]_12\
    );
\data[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(7),
      O => \data_o_reg[7]_0\(7)
    );
\data[3][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(1),
      O => \data[3][7]_i_3_n_0\
    );
\data[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(1),
      O => \data[3][7]_i_4_n_0\
    );
\data[40][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001FF0100"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^update_t_reg_1\,
      I4 => \data_reg[33][0]\,
      I5 => \data_reg[40][0]\,
      O => \wr_reg_o_reg[4]_5\(0)
    );
\data[41][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[41][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_11\(0)
    );
\data[41][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => dout(8),
      I1 => dout(13),
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[33][0]\,
      O => \data[41][7]_i_2_n_0\
    );
\data[42][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[42][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_6\(0)
    );
\data[42][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(11),
      I2 => \data_reg[42][0]\,
      I3 => dout(10),
      I4 => dout(13),
      I5 => dout(9),
      O => \data[42][7]_i_2_n_0\
    );
\data[43][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F44444444444"
    )
        port map (
      I0 => \data_reg[43][0]\,
      I1 => \data_reg[47][0]\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[43][7]_i_2_n_0\,
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[3]_9\(0)
    );
\data[43][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[43][7]_i_2_n_0\
    );
\data[44][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \data[44][7]_i_2_n_0\,
      I3 => \data[44][7]_i_3_n_0\,
      I4 => \data[44][7]_i_4_n_0\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[5]_9\(0)
    );
\data[44][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      O => \data[44][7]_i_2_n_0\
    );
\data[44][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[44][7]_i_3_n_0\
    );
\data[44][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(11),
      I3 => dout(8),
      O => \data[44][7]_i_4_n_0\
    );
\data[45][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202FF0002020000"
    )
        port map (
      I0 => \data[61][7]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \data_reg[45][0]\,
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[4]_6\(0)
    );
\data[46][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(1),
      I5 => rtc_0_wr_reg_o(3),
      O => \data[46][7]_i_3_n_0\
    );
\data[47][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data[47][7]_i_2_n_0\,
      I2 => \data[53][7]_i_5_n_0\,
      I3 => \data_reg[47][0]_0\,
      I4 => dout(13),
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_10\(0)
    );
\data[47][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[47][7]_i_2_n_0\
    );
\data[48][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => dout(11),
      I3 => dout(10),
      I4 => \data_reg[12][0]\,
      I5 => \data[48][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[11]_0\(0)
    );
\data[48][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[48][7]_i_2_n_0\
    );
\data[48][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => dout(12),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(13),
      O => \data[48][7]_i_4_n_0\
    );
\data[49][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5503550055005500"
    )
        port map (
      I0 => \data[49][7]_i_2_n_0\,
      I1 => \data_reg[33][0]_0\,
      I2 => \data_reg[49][0]\,
      I3 => \^update_t_reg_1\,
      I4 => dout(13),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[13]_4\(0)
    );
\data[49][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(2),
      O => \data[49][7]_i_2_n_0\
    );
\data[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0FFFCCCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[4][0]\,
      I3 => \data_reg[4][0]_0\,
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \data_o_reg[0]_0\
    );
\data[4][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(1),
      I1 => rtc_0_data_o(1),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[1]\
    );
\data[4][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(2),
      I1 => rtc_0_data_o(2),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[2]\
    );
\data[4][3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2828EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      I4 => underflow,
      O => \data_o_reg[3]_0\
    );
\data[4][3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[4][3]_i_11_n_0\
    );
\data[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808F80"
    )
        port map (
      I0 => \data[4][3]_i_11_n_0\,
      I1 => \^q\(0),
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[36][0]_0\,
      I4 => dout(13),
      I5 => dout(8),
      O => \wr_reg_o_reg[2]_0\
    );
\data[4][3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      O => \^update_t_reg_1\
    );
\data[4][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(0),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[4][5]_i_8_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_1\
    );
\data[4][5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(2),
      O => \data[4][5]_i_8_n_0\
    );
\data[50][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[50][0]\,
      I1 => \data[52][7]_i_5_n_0\,
      I2 => \data[58][7]_i_5_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[3]_7\(0)
    );
\data[51][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000FF00FF8080"
    )
        port map (
      I0 => dout(12),
      I1 => dout(13),
      I2 => \data_reg[3][5]\,
      I3 => \data[51][7]_i_2_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_0\(0)
    );
\data[51][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \data[51][7]_i_2_n_0\
    );
\data[52][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[52][7]_i_3_n_0\,
      I2 => dout(9),
      I3 => dout(8),
      I4 => \data_reg[52][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[9]\(0)
    );
\data[52][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF9FFFFFF"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[52][7]_i_2_n_0\
    );
\data[52][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[52][7]_i_3_n_0\
    );
\data[52][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => dout(11),
      O => \data[52][7]_i_5_n_0\
    );
\data[53][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => \data_reg[53][0]\,
      I1 => dout(11),
      I2 => dout(9),
      I3 => \data[53][7]_i_3_n_0\,
      I4 => \data[53][7]_i_4_n_0\,
      I5 => \data[53][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[11]_2\(0)
    );
\data[53][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(13),
      I3 => dout(8),
      O => \data[53][7]_i_3_n_0\
    );
\data[53][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(1),
      O => \data[53][7]_i_4_n_0\
    );
\data[53][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \data[53][7]_i_5_n_0\
    );
\data[54][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F888888"
    )
        port map (
      I0 => \data_reg[20][0]\,
      I1 => \data[54][7]_i_3_n_0\,
      I2 => \data[54][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(0),
      O => \wr_reg_o_reg[4]_0\(0)
    );
\data[54][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => underflow,
      I3 => dout(13),
      I4 => dout(9),
      O => \data[54][7]_i_3_n_0\
    );
\data[54][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      O => \data[54][7]_i_4_n_0\
    );
\data[55][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => \data[55][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data_reg[39][0]\,
      I4 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_4\(0)
    );
\data[55][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data[55][7]_i_2_n_0\
    );
\data[56][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011110F001111"
    )
        port map (
      I0 => \data_reg[40][0]\,
      I1 => \data_reg[49][0]\,
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_2\(0)
    );
\data[56][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[56][7]_i_4_n_0\
    );
\data[57][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404000FF00FF4040"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \data[57][7]_i_3_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_1\(0)
    );
\data[57][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(0),
      O => \data[57][7]_i_3_n_0\
    );
\data[58][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \data_reg[35][0]\,
      I1 => dout(13),
      I2 => dout(9),
      I3 => \data_reg[58][0]\,
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[58][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[13]_1\(0)
    );
\data[58][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      O => \data[58][7]_i_4_n_0\
    );
\data[58][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[58][7]_i_5_n_0\
    );
\data[59][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \data[59][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => \^q\(0),
      I4 => \data_reg[43][0]\,
      I5 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_7\(0)
    );
\data[59][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[59][7]_i_2_n_0\
    );
\data[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[5][0]\,
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_1\
    );
\data[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \data_reg[13][0]\,
      I2 => dout(11),
      I3 => \data[37][7]_i_3_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(2),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C0AAAAAAAAF3C0"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => underflow,
      I2 => \data_reg[5][4]\,
      I3 => dout(4),
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \data_o_reg[4]_1\
    );
\data[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => \data[44][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_13\
    );
\data[60][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[60][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[4]_8\(0)
    );
\data[60][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(13),
      I2 => dout(8),
      I3 => dout(10),
      I4 => dout(11),
      I5 => \data_reg[49][0]\,
      O => \data[60][7]_i_2_n_0\
    );
\data[60][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[60][7]_i_3_n_0\
    );
\data[61][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[61][7]_i_3_n_0\,
      I2 => dout(13),
      I3 => dout(10),
      I4 => \data_reg[45][0]\,
      I5 => \data_reg[61][0]\,
      O => \goreg_bm.dout_i_reg[13]\(0)
    );
\data[61][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[61][7]_i_2_n_0\
    );
\data[61][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[61][7]_i_3_n_0\
    );
\data[62][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[62][7]_i_2_n_0\,
      I4 => \data_reg[62][0]\,
      I5 => \data_reg[62][0]_0\,
      O => \wr_reg_o_reg[4]_1\(0)
    );
\data[62][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[62][7]_i_2_n_0\
    );
\data[63][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      O => \data_o_reg[7]_0\(0)
    );
\data[63][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(1),
      O => \data_o_reg[7]_0\(1)
    );
\data[63][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(2),
      O => \data_o_reg[7]_0\(2)
    );
\data[63][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888000F0000"
    )
        port map (
      I0 => \data[63][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \data_reg[47][0]_0\,
      I3 => \data_reg[63][0]\,
      I4 => dout(13),
      I5 => \^update_t_reg_1\,
      O => E(0)
    );
\data[63][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \data[63][7]_i_2_n_0\
    );
\data[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[6][4]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[4]_0\(0)
    );
\data[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      I4 => \data_reg[6][4]\(1),
      I5 => underflow,
      O => \data_o_reg[4]_0\(1)
    );
\data[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_2\
    );
\data[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[11][7]_i_2_n_0\,
      I4 => dout(10),
      I5 => dout(11),
      O => \wr_reg_o_reg[0]_0\(0)
    );
\data[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101F1010101010"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \data[12][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(8),
      I5 => \data_reg[8][0]\,
      O => \goreg_bm.dout_i_reg[11]\(0)
    );
\data[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => \data_reg[3][5]_0\,
      I2 => \data[32][7]_i_3_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_8\(0)
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^tmp_reg[0]_0\(0),
      Q => rtc_0_data_o(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => rtc_0_data_o(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => rtc_0_data_o(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_1\(0),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_1\(1),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_1\(2),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_1\(3),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_1\(4),
      R => '0'
    );
\data_reg[34][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[34][0]\,
      I1 => \data[34][7]_i_3_n_0\,
      O => update_t_reg_2(0),
      S => \^update_t_reg_1\
    );
\data_reg[46][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[46][0]\,
      I1 => \data[46][7]_i_3_n_0\,
      O => update_t_reg_3(0),
      S => \^update_t_reg_1\
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_reg_1,
      Q => \^i2c_rw_reg_0\,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_reg_0\,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_reg_0\,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \^tmp_reg[0]_0\(0),
      I3 => \^ack_reg_0\,
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[1]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C3C3C3"
    )
        port map (
      I0 => tmp(1),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      O => \ptr[1]_i_2_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[2]_i_2_n_0\,
      O => \ptr[2]_i_1_n_0\
    );
\ptr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6A6A6A006A6A6A"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_2_n_0\
    );
\ptr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => \^i2c_rw_reg_0\,
      O => \ptr[2]_i_3_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555DFFFFFFFF"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \^cnt_reg[2]_0\(0),
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAA2AAAA"
    )
        port map (
      I0 => \ptr[3]_i_5_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => \^i2c_rw_reg_0\,
      I3 => \ptr[3]_i_6_n_0\,
      I4 => bcnt(0),
      I5 => tmp(3),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[3]_i_5_n_0\
    );
\ptr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(1),
      I1 => bcnt(2),
      O => \ptr[3]_i_6_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D872FF00"
    )
        port map (
      I0 => \ptr[4]_i_2_n_0\,
      I1 => \ptr[4]_i_3_n_0\,
      I2 => tmp(4),
      I3 => \^d\(4),
      I4 => \^ack_reg_0\,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => \^i2c_rw_reg_0\,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \^d\(3),
      O => \ptr[4]_i_3_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(5),
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333733333"
    )
        port map (
      I0 => \^i2c_rw_reg_0\,
      I1 => \ptr[5]_i_3_n_0\,
      I2 => bcnt(0),
      I3 => \ptr[3]_i_6_n_0\,
      I4 => sda_o_i_10_n_0,
      I5 => tmp(5),
      O => \ptr[5]_i_2_n_0\
    );
\ptr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^d\(0),
      I5 => \^d\(3),
      O => \ptr[5]_i_3_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_reg_1,
      Q => \^scl_reg_0\,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => scl_i,
      Q => \^scl_sr_reg[1]_0\(0),
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_sr_reg[1]_0\(0),
      Q => \^scl_sr_reg[1]_0\(1),
      R => '0'
    );
sda_o_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(7),
      I2 => bcnt(5),
      I3 => bcnt(9),
      I4 => sda_o_i_14_n_0,
      O => sda_o_i_10_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_13_n_0
    );
sda_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(8),
      I1 => bcnt(3),
      I2 => bcnt(10),
      I3 => bcnt(4),
      O => sda_o_i_14_n_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABFCFFFCFFFCFF"
    )
        port map (
      I0 => sda_o_reg_1,
      I1 => \ptr[3]_i_3_n_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^i2c_rw_reg_0\,
      I5 => ack,
      O => \cnt_reg[1]_0\
    );
sda_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => sda_o_i_8_n_0,
      I1 => sda_o_i_9_n_0,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \bcnt_reg[1]_1\
    );
sda_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => sda_o_i_10_n_0,
      I4 => ack,
      O => \bcnt_reg[0]_0\
    );
sda_o_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(0),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(2),
      I3 => cnt(3),
      O => \cnt_reg[0]_0\
    );
sda_o_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      O => \^old_scl_reg_0\
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(2),
      I1 => cnt(3),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(1),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sda_o_i_13_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_reg_0,
      Q => sda_o,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_reg_1,
      Q => \^sda_reg_0\,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in_0
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => sda_i,
      Q => \^sda_sr_reg[1]_0\(0),
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_sr_reg[1]_0\(0),
      Q => \^sda_sr_reg[1]_0\(1),
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_1
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^scl_reg_0\,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^sda_reg_0\,
      Q => \^tmp_reg[0]_0\(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^tmp_reg[0]_0\(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_reg_4,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(0)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[11]_0\(0),
      O => \wr_reg_o_reg[3]_0\(10)
    );
\wr_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(1)
    );
\wr_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(2)
    );
\wr_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(3)
    );
\wr_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(4)
    );
\wr_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(5)
    );
\wr_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(6)
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(7)
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB28EBEBEB2828"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \wr_data_reg[8]\(0),
      I4 => \^d\(0),
      I5 => \wr_data_reg[8]\(2),
      O => \wr_reg_o_reg[3]_0\(8)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[3]_0\(9)
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => reset,
      I1 => \^ack_reg_0\,
      I2 => \^bcnt_reg[0]_1\,
      I3 => \^i2c_rw_reg_0\,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_10_n_0,
      O => \^bcnt_reg[0]_1\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => \^q\(0),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => \^q\(1),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair10";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFFFFFACFFCFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    detect_start_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    detect_start_reg_0 : out STD_LOGIC;
    aas_i_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shift_reg_ld_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    \FSM_sequential_state[2]_i_4_0\ : in STD_LOGIC;
    abgc_i_reg_0 : in STD_LOGIC;
    abgc_i_reg_1 : in STD_LOGIC;
    aas_i : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    srw_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair13";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000EFF0F0F0F"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_8_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => Ro_prev,
      I5 => \state__0\(2),
      O => detect_start_reg
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => \FSM_sequential_state_reg[1]_1\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFEFFFEFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => aas_i,
      I3 => i2c_header(0),
      I4 => Q(1),
      I5 => master_slave,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007171FF71"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => detect_start,
      I3 => \FSM_sequential_state[2]_i_8_n_0\,
      I4 => \FSM_sequential_state[2]_i_9_n_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => master_slave,
      I1 => i2c_header(6),
      I2 => i2c_header(4),
      I3 => i2c_header(5),
      I4 => slave_sda_i_3_n_0,
      I5 => abgc_i_reg_0,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8FFFFFFFF"
    )
        port map (
      I0 => master_slave,
      I1 => Q(1),
      I2 => i2c_header(0),
      I3 => arb_lost,
      I4 => sda_sample,
      I5 => \FSM_sequential_state[2]_i_4_0\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => aas_i,
      I2 => aas_i_reg_0,
      I3 => abgc_i_reg_1,
      I4 => Q(0),
      O => aas_i_reg
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => detect_start,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => abgc_i_reg_0,
      I5 => abgc_i_reg_1,
      O => detect_start_reg_0
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(6),
      I1 => i2c_header(4),
      I2 => i2c_header(5),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \data_int_reg[0]_2\,
      Q => i2c_header(0),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_1\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0320"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => shift_reg_ld_reg,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000F00A00000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => Q(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => abgc_i_reg_0,
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(5),
      I3 => i2c_header(4),
      I4 => i2c_header(6),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(1),
      I2 => i2c_header(7),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => srw_i_reg(0),
      O => \data_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_1\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.ro_prev_i_i_1\ : label is "soft_lutpair61";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_1\ : label is "soft_lutpair61";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      I2 => Msms_set,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      O => \RESET_FLOPS[3].RST_FLOPS_1\
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_scl_state_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_2\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]\ : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \q_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_7\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair9";
begin
  \FSM_onehot_scl_state_reg[1]\ <= \^fsm_onehot_scl_state_reg[1]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => CO(0),
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[1]_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_1\,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => \FSM_onehot_scl_state_reg[1]_2\,
      O => D(0)
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[1]_0\,
      I1 => \FSM_onehot_scl_state_reg[1]_1\,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_2\,
      I4 => \FSM_onehot_scl_state_reg[2]\,
      O => D(1)
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[2]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I4 => \FSM_onehot_scl_state_reg[0]\(1),
      I5 => CO(0),
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[0]\(4),
      I3 => \FSM_onehot_scl_state_reg[0]\(9),
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      O => E(0)
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(7),
      I1 => \q_int_reg[0]_3\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_4\(0),
      I4 => \q_int_reg[0]_5\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \q_int_reg[0]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \q_int_reg[0]_0\(1)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_0\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_0\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[1]\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[0]\(7),
      I4 => \FSM_onehot_scl_state_reg[0]\(3),
      I5 => \q_int[0]_i_4_n_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[0]_i_7_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(1),
      I1 => \FSM_onehot_scl_state_reg[0]\(4),
      I2 => \FSM_onehot_scl_state_reg[0]\(9),
      O => \^fsm_onehot_scl_state_reg[1]\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(2),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(6),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(0),
      I1 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I2 => \FSM_onehot_scl_state_reg[1]_1\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(6),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(2),
      I3 => scndry_out,
      I4 => \q_int_reg[0]_2\(0),
      I5 => \FSM_onehot_scl_state_reg[0]\(4),
      O => \q_int[0]_i_6_n_0\
    );
\q_int[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_2_n_0\,
      O => \q_int[0]_i_7_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_2_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[2]_i_2_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \q_int[2]_i_2_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[4]_i_2_n_0\,
      I5 => \^q\(4),
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[0]_7\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_under_prev_i_reg : out STD_LOGIC;
    sda_setup : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    \q_int_reg[8]_0\ : in STD_LOGIC;
    rsta_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_stop : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    sda_setup_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair16";
begin
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(1),
      I2 => q_int_reg(2),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \q_int[0]_i_3_n_0\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => sda_rin_d1,
      I1 => \q_int_reg[8]_0\,
      I2 => \q_int[0]_i_5_n_0\,
      O => \q_int[0]_i_3_n_0\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => rsta_d1,
      I1 => Q(0),
      I2 => gen_stop,
      I3 => gen_stop_d1,
      I4 => tx_under_prev_d1,
      I5 => sda_setup_reg,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[8]_1\
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => CO(0),
      I1 => sda_setup_reg,
      I2 => \q_int[0]_i_3_n_0\,
      I3 => scndry_out,
      I4 => sda_setup,
      O => tx_under_prev_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    \q_int_reg[2]_0\ : out STD_LOGIC;
    \q_int_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    state0 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \q_int_reg[0]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair6";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(2),
      I3 => bit_cnt(3),
      I4 => EarlyAckDataState_reg,
      I5 => EarlyAckDataState_reg_0,
      O => \q_int_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE62A2"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state_reg[2]_1\,
      I5 => state0,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFECFEA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_6_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(3),
      I3 => bit_cnt(2),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(0),
      I3 => bit_cnt(1),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[0]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_cState_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC;
    rtc_rw_reg : out STD_LOGIC;
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[3]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cstate_reg[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair73";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  \FSM_sequential_cState_reg[5]\ <= \^fsm_sequential_cstate_reg[5]\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_1\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEEEFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState[0]_i_4_n_0\,
      I5 => \^fsm_sequential_cstate_reg[5]\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[1]\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[0]_i_11_n_0\
    );
\FSM_sequential_cState[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_12_n_0\
    );
\FSM_sequential_cState[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(4),
      O => \FSM_sequential_cState[0]_i_13_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]_1\,
      I1 => \FSM_sequential_cState[0]_i_11_n_0\,
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[0]_i_12_n_0\,
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState[0]_i_13_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(5),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      O => \^fsm_sequential_cstate_reg[5]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_5\,
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      O => rtc_rw_reg
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_onehot_cState_reg[4]_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(1)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_3\,
      I1 => \FSM_sequential_cState_reg[2]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState_reg[2]_2\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => \FSM_sequential_cState_reg[1]\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[2]_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_3\,
      I5 => \FSM_sequential_cState[3]_i_2_n_0\,
      O => D(2)
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \FSM_sequential_cState[3]_i_3_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[3]_i_4_n_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[3]_i_2_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[4]\,
      I4 => \FSM_sequential_cState_reg[4]_0\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(3)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_1\,
      I3 => \FSM_sequential_cState_reg[2]_0\,
      I4 => \FSM_sequential_cState_reg[5]_2\,
      I5 => \FSM_sequential_cState_reg[5]_3\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(4),
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \FSM_sequential_cState_reg[5]_0\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      I5 => \FSM_sequential_cState_reg[5]_0\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 55008)
`protect data_block
CStkFt0FCTk/3vKDvfVtVqb8mDater2LSGDwUYryeknsVTzUM0XymaUweokKbLLSBlpR2dfJw4r4
umR9HGXWyjiPbc4SnQLDSETluA6hjsAsFWa01KY+sauoGc5mO/dLMhapro+jZSm79DxbehfYqXyo
X2AZzDzyoYYRRPOc4uG3aNuhXywc7sw+M/Gz9WjpUXfcQuFLwhCqxPxb+6yVx8LjZHfRPqYogR1O
YSakY9u+ui9Wj0ZIhqh0EkaOGKKzOJ42dh8o6fVxI/hLkODheNsN927lmaTtAReDinbnGuH1y1YQ
h/eBVxDCKv+Krr84TaAxON25ltXw2t2OCIO6/HQuu9bkxHSa6hFAgJAbYYcCDieM6cld9beI6ASl
DQl8w7SXKlB/qvbPNTpqBwa1rMi+2gHkk63Hvra4SOeP5Ml4Q/pJ89e/AlZc1EdT9g7dXT4+MrFX
4WC2EpLvXMJd2rRulzX/2xkVq/NTb3YQryrNTCQrtYKNjRxObpKhjThc44XpYtFJQiEbRBgqDoYK
Pr46XvyOgoa5nwhb039KLU6Rm2C58HMqGQBk9kosXEVTeIrpXtPi13K3UTbrzX6tsGPM6ugn9HRi
XA8mEog3/GAEczoaAOHK4/EAFevcCDMvU6G4GFEaIjY4YxByrLhlGrLZeWn2jsVfCMBk+4zSxLEY
Ti/Sx4UHO0lIca8lQwqCa6Bv/2UgBeBI/WEBiPjwCYPVeMmnf5fyV32rET+5HHcbZ16xVObM1jab
KbHo17wV7s+UHevwNv084JRlZqEYs6s8qELXZt1H5MxfsSLYwkidARd48YdPlusZixyIAI5sPSjn
OrUbZKRgq4m4v8QbtiOnXQcNytRhjOoH9r8UXvaiUG6DQsF2NU05lyvQZfquSf7wtzUvc+7a19lK
oy22W0DG+/YJGAu1010iOdVyLT0obnC4JPzaNhTB0CH+6dxJ3hG6u2jx8gidZT4oX7EXb7N/zYVe
0aQ0EI4uHGJFnAl3PK2Ak+AiFgApWAm1TikzMAyJ/4g3vwdC2+Dar8UoO/4mu6gShVMBSUhvTRo/
5CqL8S0+jOifzayKhrlN9ERYTOkChU2S1zlQpinXeVp8lcYkX5ntt5oPM9q7apsVM6r+7JGeMCWR
FttX48IwiLKuEWniwAexzWwrSmXJ1A0uZf5lHxy2GWQW8MSXSDwKK+RebuTquW8zELwawUvi1chF
1RUfRnmn2E8onuiuz8MZFUtRdXzPKS7VvqQTtD7DjRg3U5XWmkeN/1LPg5iO94bILeb0tg6hnB6j
qOHyKyEcMAOKke0cTU/9SDbJ/ZHCqnKDhD4iO8KyaXnJQnZ+Sjz5jG477vv4KHuJW3e+IjOm+Zvv
5txRhmv87Fv3JxVF2mHkcr2Io83r+9vMpDWY4DZ8gjn0KxCNudpdUY00roG2uanetvsVPOxxqTxa
vun7S6qG/TTuLAkEVt3ciEof2TFIalRMVDuGxswduOBAaRndwQBdTuvgE20osS3aWNQygcUNnrhG
hWmiaZlgfrM0Oawpi/pF6usUGy2j4VPn7ySjygtaXfCkmHjBX2uqUB8MiKS+FIfmqZgoYCY50/ws
dql7XtYUpWNBkwX8mH7KQnZ7z2d0d0huBHopSbRyGmL3j28whMZaXwJuCBQX4CbrO7T9um/OPSmM
2zOoRVo19UE7NO5x5d3hBgd7c7+MHMHCDaCwxuNTVAxRQi75Ku58KH800A03Gju7GdNy9maIqtwR
6ksaPRhwoco5EP08GC47+Q/YUBSZPoGSANbU2Rpk8RZ4XEqsNgFgxB5owQjV5knk1Vfb+LexJ3ol
1ef/AOGHrxoXHbS4Ko98e3JRcHflb53NErcYpZgj7UrPD41LbqtK2osJ0ViX7dZSpL84pylLAZir
kS67XxpSk9eVadCj2Avrv8u5ooNEwRDdOWQwLKh2yPy4RimmelZRh4iUMszmZeKPXyPRNBl664c1
oGZN005TBG1xBz87Vxob4Wtd5vbIgZs2WM6u0ase5aNTPD8ypSj87GC4ML0sm1uH18DP3luwdXLB
RebLH2ghSF7pqxLP0QD466NQnocyPjQqE00P45TEHvoU5j8pEwocX96qcDGT/7txljHuhQwQx5vg
5NlyjDXD8PnndL2FI5dQWtrUqKsdBShGoiRpKFz3gpPNqv4QzhJp/eAw7dP6EQ7lL2PZGDeZkdOm
vtDPd0A45FNn0LBB3w7kRJHvIrOapnIHjDUAGUlxY2ppJ5GldRR+K/fJh0AuEgYx57JiOoJUjrvt
tu1cHb/lF999RAfOncmkGBG8YccHBeZI6/lzMzDgMJeJpouT0jQUHjI+e1vhhlQyafCIGubULCE5
7mj88aqLxdFq4BSQUG9ocLbw6W9bsshDEfDLMl20Z0RmkcN2BCi78Ic9qwF28sQ4EMfrfQj+lTwe
b3J8ix95zdQwWWg6XJDBiMszKW1d3bsIdXugb9nCPdy9p+fnn69iQxKn7BoFd29Ti3rpQTnBvWnB
EmIVYf/WcMNHzOzisOdrrEN/RXILvU1HXKezgHa317GMrRkykVTTgG8RhQSA9YCSioAkNFrMLtd9
eP2y5HKSrRXVn2zgHepCspNlpFfmF/jUyNXWCCMu+VYe/VAsyjJUJhsCO3nxjoLGJhEHkIHr8UP4
FmHDXt2kBekxUuM6y47eObaAzHKqL4a/AZnL8y7XIwU3SHpz8yq3vMs4Dz2aw/sDQ5Z6qSrjHGlm
XNm68RoBgRW8A3S2asGMLZdA++RcofXYy9nJb/DctT25o7M3Sl0QNMeq9cblHOoIYtv6oCoE0+p6
7xJYsVv+6X8XjvLjmej74VAri18CPY+qoaMgg1RrcwqWk0m3sc1WKlFn0xxsHz7P3CPTzYax3DLm
FuiaMedBSYrNzXuASGQDKX4TKQqFo9uj5htzrQ6oqTrp8phyfbR1oOthyIyA8RqN75p2TAptgSjM
Pmyn88CPxStmrBOlVMmoT3tLvXIgq27UoVm0XJYrhEeX5delR2rGLB6sCyEDsvjFH56qEdhdHbzO
fN8k7uJuPdPBUniXSUbrP/ngdfG8f9JLbeDkxhypDMoqTuvReigLG4CWmm0lC6tTF0FyLdaJlelf
m7kC5iVm399CEGbo4heWpIw5bNV8kkARruoc8S8xOtVS5FEEaiIuBDduXxhkwbMAGfn9A+cpQB6P
sBocEP/PcTJR4GS8DB+8DFFnL2wJSkEFL7dCfEGbQsDrLyYKyWnBS1+S7CplobbG5ldkWNkkREw7
TpX/qv/5NsSeQeXh1DZ/FVSPm9mmAyDMqHY8IG3QxqrC9LNFihvY2c+hKUtGdM2pGQjVgJy9pLar
p7/poMxg2SDp/YJTCPQOQwr0r098058g5Q2CI9V1nSAXPkwu0BhTB4MY+GPgWjzttPiUSJnkyWzW
V2qQ1N58BegGRPBMK8VbY6GLeq2KLEtoNwpXtEUieS7TtmJJ6mJmcQVP56F47zIdjgzGHVbAh+8M
FBa53B8kBIuEMXwl/oQ1WKV5ZLcoqJhVa+tdp/PIEKAFBulybRGJDbUGmgtAGzbWezJVrPFssNGu
9iQkL4gkFVPjNVOx+mJC8RBArfOWv7sMxy9romD8N137D9EYZYPJFUdYnX/d4JgdJmQRiQBykVJb
WMG+5xNwZo0mRx/BqKpFNraCWbeKtruGLD47cIRrr14N/pFeUgRSF2BNSXH+8s1jsekha6Ynuv2W
BCvwcZ6ZUazBEIPjk0IBqsKlTrM6wShF+h8JecQtUiJbIvHzBeUKQ4jEpH6JomL969EKMKOnpUnw
gX0WP/cZQl9wAo2tejTTV/ieZC2W7V0+CKeSAeoRxkCKeXyEntfYOCWJrBxIVdyj0r7N6zVQR11A
d9Od6qijkbhyQ91mQ2IXpXij/KwaaqepMGCJ6H0YCkQL275CTzDhX5cY22NArQD08N54tMQTeht8
sv1gjcSZYzvkTAYpwaCZtUE3hbOBSGfDEmTvSPCAmn/jnTUWQ3q42n98O/YAERWmERO5SKiU2X5G
haHlf2aCAXf1+sZ0Ut24p0c+HaqWjYe7YRPxFxhwzYKq/xdZHk+4l4+RU/el+xubYJaPmg/L/ZXM
n+MjA9EjpRaQDnBIVspWl5i66ZM8l+jdbLcdjIeL+WpLtJAKuyRthO9G5ekFVQKO3mnltO7LQn/a
BFD92z/rrF5OeMUxyNgTE+kw2RzIlKBSd03SIRF1vtbhNAvSEY1/UlpoN+raGqs+KkIlKBkhE7Ie
MWfFFMLtXddjGvb3/6TKOjsl/Gc8G6/KhhXmWdThDRHlhNWt65dlnStVTWCelGmg3CEoknltc3nH
O65Fbsetv9F7ozMUIrNF8DloflEc7dCLZgKikMtRcrbFXjmVndK0OjP/aE4XmyHDhCsH7CNLvf3p
c6JQvX8wg5MZCNVXBcEMiBFJyo9XzE3Lx+VDcZOJBDT9GnImkunmYQJb7q1/+GuraVqemXPiz1+2
RzWUkaD13wJ+TVT9pha0jz24swPMwNonxl5KJ4GPOwHsIHim/ymImVtneFB/ESmCYAOUpejLWx/X
1pVMHdAowPCg6/u5jw4rx1pn4u5ZZoCcGhMp51gHr55rTD6j8Uh+y/ME4shJB+twz31KSvD/hn22
G0eK55zTyZlqnIVCxYZqO4GR/OZ/tT8tkmBQrzd1h5enkWHi3zkEFcp7JPFVVGZ63XSOQjq0m3RL
aVqh9mNFJfxrTw6TkfCPwDvZOvkq09SJ1oNbg3/ow0zyaxLfcA5Wkl3dfc5fYhzKKJwVWcarifD+
DBm5vIwhdbbMyAdukX65ycsfEm51dKWDzCBBTqPAkKQ52IWCHYCqNV0aHVFHZxR/cBGahG5emx/P
hryGf17IVvvoh7JAPR9ZnMHf2P1RxZ8LneOHGiXhW4ipp1Kamsb36ehkJe2iKOYhUKLIoLwRnOwJ
nwwLX3mgIRY/bPVXnfduHUM0tMq9gtp6HZFCi7Mc1xyypUj+ag/eF3CWy63dSqsz9nzAr3BK2ytt
Mib51IRq94rOf5s0GAPDoCg32UuIdx2kjjyRaPBISiSLoxJiGL5KU4LyG4O+QnMMrMGbxrIzM0Kw
x5OKCjBeiFFcaV5FR5Hh8jWrjdsK55pcGXuqOukIfjxE4dWoZbCGv2V0iWv0LHIbkURO3p8ap9Ks
ZMmWAdwk5fwNuVPcJ22KE5G97ptoAGXSSNWsDWevf9CMzhG+lRbgnPUqGdB2Y5G+eOGG8LIQuFpA
S55gLW340cKfl2wI/fqGTClvMeCTctKbVg3ua7a4491szFEk5+vHVTzZozMPF28Rq+IiYMAwKBOc
g/iRNnJgx+Ues0whgg958lNEXMC/P9E2hxXrtwHb3JzhIX0cptXTsH4mU0FjlHTO73Ux8iSI8vnn
GIY33BcQeIRIqGe6c5KS66tkDeapgTWbMCmIjSQCcbRx/4Ioe771dl51UjayUnVugMw65S2+AWsQ
x7RBSDW2XDetbCOtcrFkKiha5tOAL6u6GuYmSPtBj275prlky+IOWjkEHaQvnW5JD/73lsmLeJ1x
1Fe/Qh2Dm1oTTzVUZVdsmZ23t6kH9hvj5W0xGEMr4Iy4myTnZEMtGmMV9WiQwTYsY+s6Gb50yr+z
2y3zXxmoD8ZB+ebWzSSXPnN16GU8vQX95AHRQnOEuHfHdVuCfI0i6IZyvCzD2eMstARG/k226Umc
fdApvsRz3wI2lsbQE+Rar29U2/9AraTZtGCrdRdYhZSvSarXZxvwS2xd+WBaF19f6BPDHXzXxg7/
gAbeSKAxufffNBlfOJX6/CztBxJ+HlRY0Qknxl49X+GOBvGDC3plObmFHL0WtBqeT9w4dWwU10Ds
xD/OL9a0FqkkiOql/Bo0R7EO1s38LJ2uFWBrqi9n8ddtt6d3MbZomiigjZvdcMniKSgBikKBDlRH
BCGRnpn71wmU7fQpW95HBV72dLyC2ZKLrQe2tqwg5r1wmNmqZ65USxSncyKQd2yQ0FPvnPYDalVx
U5Eu60izffttaZ/PbXaKV3PwQYC7YOT1obv3YrT1IsXGAmg4GZZgdl4EilNxtZHzZFalkrGE3Gw5
4V/vA8gCLsYIiy7ZtI3xnvM8pkEJuPAcYjr/aZZLo7i2N75IY84tpOqaoD6M/XrIifW73TB1P7Gb
Ky2Zob6ZP4jWxISMuis3qYTJcB3zKavPf66eGVI0McCtGEOzYnhQAbGwDsbE0SDQ7gaW9Zn/WgDZ
9AU/Jm0pBk9fkDVi5iysnaf3Cbt5fELIitbY1YJCBSLMp/qaWZ5SFQrsz+LypPG/7HDqECalUgew
JrgcQGoHWBNlx2hot62C7fJuFCjhFOhyU2UWwqn5Nydos9xJBPNtXubjf5woDAQd+x80Yr5hkvow
VF4w4Cr6IVQH+TS0Uby23+hW/DyP/arL82HC3ogRJvqE/sUB9FVllzzKOBvKXRRhwaBnSAfC5BWR
W35djSB/UBD9c0UGU1A7IlrOPROf9bhN0V+6YrdRF0PElY5ltNcSe2xsjvMbQSg+qrt70Ye+4b6T
63Qo+Girwpvkyp48QyICVEJulUcQTudHXzi2XiKM9Ud9eGzHpeCEmy9JMMA4+utWdR5xpP1LjV+U
Q9lX1GGsaAsfVkhPa8BEPsK8GKfQwCrYI4VMliwW15xzncLK+4wPguW6ln4wf3OgezoywFRYhRXc
Xete2IclsW+6AE4drsnw6DBxEVOlgLRIynTwHREC0HiBwBy/JBlBa5ZCn9vQhk9SvHfZTSPK9Go6
GUdI4e8Ch/eKuBzVvTXKsrTdbTAL5c/HlN4bt++2TYF6Dw9mE4/DwvmbOdyC6A72DuuxtpsnyEHm
gPdSCY/p/knlGKEjwhdeku9O3+J66EMuPLLkr3Vj8wZ1JAWmYbtSKIiHUP4w+aGQhYh8iwgKlno6
3rWt907V+iOV3ybKed/sbbxX5jnCmU9KIS8mYgx9LadKsvTlNflegZnJp4EEMhSNqx0efgdaquzZ
P1wR2oQ9xty5SnBjcOmyjFcdO44weLkDs7blSkXRh72OwdShlpVsqsjqVqL+rnN9UqA8LkDSoE/k
9VXnlZ3alqWY03f9jon8QaS67wVoN2tDgRZgcX81z7l6xyp+O0hvN1D6wMszW9TcGkPbZscKqe3k
PW79coEabezqHdSplS951KZubdNelO4wNh2TCEShqZQDvR9F1MBQL+t2AjBzbKnBR+UCXXLOV1Ff
3Krqy/yqoeuK+NvhEsqZsW+qtvbKbGmuz8z7kuCD+kMQINCyjuAGU1yvzxSPezzqGDPHO1uCbckQ
SotAm/vKbknTxPe/lVYJJHiB3X3uiHJNj9Swbd04TlCv9wG4BvNwv4jTfTpJ03Goycz0mPBc1XHq
KieDAj+V4ODwR0ImxR1ZSPj6yN6CmMVYpSUQTmw2snK2MV5p4eM4E/tBQynlkGIbgMVKUPJnwHNi
Dbt94f/377W3hAmZfMWI0tiGBXsHzkvDhZ2W5ftcjJWsFUVfGzxCm1c238TXtKzkCbsrEePs122Y
mZJK7KiXDPoKNc0U6xJYP7Hx5xlc2XCndo0zV7a6rdCVegWaCQZV7z/R3cDZUOqQTifz9R0TBc+y
oLC8dL8AUNSBJ89wMUrIWrjiptwNxCLmxDEIwaeLLqwV/GLuyNApC0a9tUqyGp8ZauUiK3KJ53Tf
X8QTnqznOZVzd9JrbJJRV9SY5cqrGyl3EdSzpLauyb33ma9/UWtWcGCGNMrkgRq15FrDKKF+5zB5
xFHMux4avtYrAMqgSv6jXun0vunIckjrV1zq2C0qFl9gY5OxvMWRKsTuVT/QX1SZNn9CTVacjklT
z0H6+pb+8+7ur72d1GZz3Y2AjdFO46C5ZS9XAMNlhJDd/nYf7xnIq7CGqDa+zdTz0ml1YLh5haXl
9XevJXE7rwARhsU1kApoSW4xu58hjc9ARCkunw48R19loYVPbIxMT2O80eY084WyMdv3w9tLTtkf
aO05QHi2HfyxKvNG3xfzSUFfmowFVV4rBUJl0y7aciW/OHU0fpGGO0OUnK8KfktKMLAuMZ5NQVur
kqrCXoddKM9dQWvcl66wnTsyiuvzLIBWYEEhJZxvQdhEwYhIy0ZjQFaSuU2SehS8WgjwTJfcdUFu
qYzaIqBO/vYl4WKOpSjribhlW4bZVg8ad7Vo8vv/GYrAYljPpOHk8tdsK1XegXBEQuYhUOFvJ/lR
V4p4+fbM2D4t1/c84/J3qcF8WvKY/UBDEuJsuPRiVeLF98pw+5du/MJW7grfJ2W43i0zi8vY9lx5
TQJqZ8224zx2o4e8QXgH0WKyHzMpnDaWXNFCwI0gfhpkD+aYHx9evLNNaynCt5vzoPKJ9Lw8cjIn
ZOTGrhX/3U5fpZESv73FRvCu4sIqMQhBPu+835UJzu88WUvrQIZBUaFMX5AvObEF9vn7apiy3IWi
KXvnINBzVnKLWhV+oSYT8tJF0BbptPeg4AmF+4JVKXygQPLSmrxf0t0/W4DgijvIP3a1G0yKoX+A
ZoKIDXAHG/FiCbImkGaOp1lFmTaN+Fnscuyo5U4B/3sQgfUbZuenXRe3+bXUoBVcHlxxHxbx5SiE
X5XDdf+92qH4A8LBvyvr2kW96xlMuAYlPbiCW8o+dWD9SMysnzZ3qlZENThrXJJBQ4knausBT4iu
B8uyHeFk+6IVywvtEwnL4w/Lb5Makl8vLjKT3jsPe/QIn/GSVNrbg+WCiD4WwUb7ma7IPLVd0aXU
RcdnXm/NUzOef0qs2+CAhyOD86Fs1LvAsUdLyWrYUpk4EO0pAagLykKdoLIgoKhxOx/vIbUg85kN
jpdfsFJB7DPS7KwMNEQglsoxDj4UzoCx99i1jnIltuJFBTkx2Q2ljH5wbdzkYyE0g9G9Y2/znmo7
E4Q3WR+HPqny6fo+ipk2ug3b30jVx9RYq6Bucq93RlSI0pmLmbyqsbvGh2DJIWDvZichPxgheo0W
bzYT9itoTaaIw6NhRQIwS+gNLcjxoWEMTRMu7ToKyb8je3LpTU2hU0STn8Q7poquZkfKuOuf079W
8FZAVKA3zvDEIKSN0YNo1T40Chnb0uZRR1QT/QkdBqKWOtBgOgZrjVtouWLRE2Pp2F4dd1B9/LUB
qVd1gmWs6pkTzW5x38Ac3oAlKU67rB5T6/R+Mfg4WeMSE7rNznepyksUSjxeZ5+B9mEHFBqFUrGb
o7LepM+9tspmfNKKjU8A1vVLQhrNhQLJT4Y89oDtJFS3QvS3pQYK5COQQV/zsVd3AAM6OZqmj9xS
2hMXC0Nyk3KtBg1MTDMv/ZEIRrNVlOIHIjTEZ2N8Pt7F2VoRRce9T7t0/1F3L9AyRAVaYzkkd4uY
kyQdti7iOalNR9nLKYYCO2Apc65FSGlq/drrlobYRAn9ZQc/vmtlQtJXd+KA0w+gMLTTjusIZT2d
vsUdSfHKyaaW5wsD73vIlWwvMpfdp9aEWXnWoY76ebvEAhRgZ7e93XDwDAF3VKHCeWiaXvi5lpev
yZ47YMdAPlsEhGza1iEi9cAMIfqQlfCrIPcubynWA1sY9Oon5w+hmfkkQd+itoEX8sN48tuHmXYM
6GimI4NqMMlngbxFzOuZ26UsEao0a+53Qc7QEXGyPbJO9Qih9uuRG3nDm5V9XoxZcjYrPTOfaCB6
To+Ci7H8Ep4E+rIJbUdVNWvTOZrTYFLvOfqLfcyMb/6RvUoRl4joIkfhrlsR6YjRsGqgLx2UM1CH
mkSU3z0MfUPxcRKRS89h3yyrvV7m+7mcmv/20gN00Ji7DY/94B8uH0W1wBtrxA71a8BtMErolsPN
SKHeF5DGot4bbTFRg5RP8XloafE4+7dDqZb1aJgG3Ug2UWZuH+89Pc8Y+jld2KbgVVsw+XaX5jwE
4oplV32rtIhufqPoTXe2NfFMJwN9pvJedCNdduEx4mxZetIAsvHKRw0gbSgsf+q/XezUZ/WtofU9
4Wor62i19ZjUjT9gQN+z4WQAJR9dkvyziRiQu3gCpjacHethpd6iCXzA5B0GudFzCunpVfX7eRgi
cTY2ifXUbSQlmYiwy6Vz1OpWVcEOE0niORzbe6TgimhxeBafIFeh11hmXcy3HaIXbaUtDEZFDss0
xJVoGdstcKUbSrJirS1C5Y7xpgZQ11EYiUR6uagjyyMnwt1k23NZN4TV4PiQo5EPGxNQiu/83JJ+
Ty8qA3F+NZCKbD+XXBQgVN1EYMVHTt7/2cVEenqCoq4xnG1yFh5Ek6mFKjimMKKODQ0jlTns1J59
cKLsxW6a7m1mSQPdsX/riskaawgQbpua9TtBLZ6vzYqim2akGLqXJEm+a2IKi7a8uBdd8jJUVrXo
9vvZN1XzbDAaWmmvavOqLuFESwEknsY63302CejQL0mYS+B9noYHBLuf3Ax9UOlO+T4PVpfg4q7b
jlO4VUE6DGoGrQLqPg4jamF5X2glLOnLTLa5H7F9F0lPGlPV+aeXRSdZHZ5R3U/UIK563yySTTyw
2UTuntNXwpwa8t8xdabN6BYjlZrm57oe+mTrXmte9U3nJuws0AoYz4Rn09RLdZp15baLACMSmRBH
o+hO/udCXub3zH99cS5H9odGbQtNbhQkoO+PepvZYaxOGWtoVG6VfhjKn2+LTejexChV5nqqoKO8
RGwUFsD+3XOuTW73gA6zr3qdmm5twsSn8f0N0B6iJEUHOPpfYcM+uaNdrcw5JsyGkBeRiJOzMJ4q
wa181tCLhytpU2rdaH79aFkv2Uy4aF4YZC01HdqjfEcrPQitAXSEFSBpSwHA8PkAV2yYxcrhgIly
8Dw0PvKSYkBDFm/MuiiQWfR5+VHdKYJpYjqOKrydW6DsAKvkvCXtfj/Irz9BsVxwF0mtNkPayi4m
NWAOy7k6Q5eapm1i3qKa8+P0oOUuX2YaASGL2UZoA8UGaTaYXm8wTsNjKJeB5bgluiZW5xdhoEa3
DiuJlhKej4sAiXxmh+Ir+35F2kkqoe/Ct+VdYXI2170NQ7H0ni3DSblrfHp7ZIJ6fugz1jDM3Fjf
v5ERFExRr66AjtxgKfHTZeDcgCu2IvQxFhzUN5JgwL+0+GJp8O5xew8XYg9ocV0T7CEefp4lsDeT
8eHBRxribOtxiMcoWP5VhpxFyPJUVQzgTC5GBwzd7Ku5VgJ/SIgn2T19PJIZ9En9DHbeXy1SAwJK
9D/xPCJbyYzNM0uJhf2GDUN0cLicL5b0SDxFwswX5UmUrarMOPwZ7upHHPbGCGWCcohBZ8BmylSJ
dlTExSfj9ErdCNRd5oijJa9WTZIXd07qUpkUdIwKabT+IbVDSLVUxruS/ax6NlQ+PKnm/5O0lNrf
4YcF+x3lZavFnwpPXlzfJILDR3eTK29HtuSYX/mUjNnwySdEtKdetgfJ6Y/Co8MI1JgsQrzIFhks
2V03VfgcSrujLnApy7h3UmDnNt9PckYizKBnIb0slk/1rAai8ZLp0iN/fWJBbpQP9LY6br7sjbjO
khdWuTqgpXP7ycbvQIdyxtx+qEr0rQ+BqU2EYZmQRzpQU4uZjTOu7+vBDsrq5VqkXYV1sydLJY3N
xYHZdBZG09Q3Z0ul/dFwoHfWgQtmF1nhLDArIgQJiVRlNdwlbiZGWgYaeF+y53eRQ4Hvpv0mzFN3
naGYvnX6TgkWOR2w4mo8y50J0ckZvmdXswRuI2qQInD8m8Z4p3frqX/vplq9T2BoUADbMaaY8FN7
NUhkNydGmITZ43qXyJsC2ePx+4tGNyZPnb7HqGrykDiZva+eKrkhLVsWoTRIfsBydpSY6LjjTOJx
Uw18ejiOM22n7Efy09kaUlmD6WQNcxxtUXwrfs7l5+wlnYl0G6QK8afT4Mnw3P4NNkcDbfJzJQZX
D8/OvTMoWCMKZDO5MeTZBoGcSgT415aBwCKXn/az5Xd2esiQMZCh5Xx5+5Ix31M6yqQYx1FSg8PF
0ZqmtMaqw/SS/CridOI7+GlI3PGoSc1WtkbzAHjOeRw7lC7KOVuy9xmjVlofDrXbWj1d17DLbZLk
q1LLrGFTT12sSwKweC+DVKLEnXDDjkvjWFsw0ZpE/B/SSUkBMqcEJQM6C0zkqykaoJ73zyK92ogK
srFI1WpTr4zA3J/R/AEen42FV9oVeEWhOawvKLbpQWeCR2MhumLv8T60j/4cuOvCXmOqJU1h9id/
N6ExbaEIB/OdVbVpInewkdRtkURLsjkHSeecdQ8nqUDAOnonaJXKIB35kXEBIGSrynotnPm+c6y9
ZqvvM5jxuYwn5hQDzkoglFUmHZrI42Z/SVNHYp6eklpq+Gr9lTFu1wBwG0ZPsVrfTF5W8vb/F7E+
qCZZH620HRHWsJUzr9vOK960tCpNCZDX+N3qLdmRiVpLn/XSdtCycpLwAuPW8xwUSpAZadzVmd9K
azjfuIi9iX6/amN+bg5tMEa2ZAfRR8jZ38fh5VKwYK1wLd//5Ecj0s8xAbdFkPXN+D6lvCtKrFGM
w0PxTXd7jhotVAzvfvzQP/yt15Vdu8ughCYBM9nDESnkmu5Q3gQPIX13e/EkRDfDLrzxDWwSjK3B
xVRqZzI1qy7v8EgxtsMfOE/bKQnQ8onSG8fm7Mb94n9s2t3dIQLgochhAekdDjILnQmMWKgrvUfg
7pnyKDvhrdXOskCNnIc2RbKFjdNR4QikPHkIrqct0hUCAIk1RtXUfNokg20jY1hUtTdZIppIcKr8
aiRMk/RAc20eRykk/LwnXsduQGXh7R/jMfnvyMyZfxsDNJcVZTDtcM2j2LCz3xKYl+r0lsI47X1f
0RHjBwxYD8AyBvrRATBcfMxIT5VFWYbGzqWf1yerXgJaLjCuiY9yJB724kuft6US5QeZPbcLVxHx
tx1mZn37DhEyXzgza+Axal8+0zj9I4kdmLHK75uzLsLJSv09Q9JKfY0++Gwj78OPY/X7VaNT7cVk
QLn5Db2ZU8QIeoV85GaLm+h1W0TVowUsqUxa647Q5jzjj4Pilbk91522SiWvmfIAJURpJqGn8z1p
VDREPUqS+vMlXrUrNsg0rpb86Cn/yGup+r6okdlQD0Ipy+L+63sPoAnp/KByex1qrb7uZLx8X4gh
miJTvvVsU/Kk1q7g/lDFKDQXoSoKG6XkNr497BBqdg5vjRw8RXksdHYZJmMvmO9V5IYtLheNPJ8T
+DyqfXyCgmf1IbJI5saAqxEDzymhh9N6heYuRC7HdYbmoM0jFff/VGRsmnqBRFC9HuyeEFG2VHUR
XRMXMqrqqNL10/NuGX8tqWYReKO9tgGi06NJml85Y5qiwXwKlJxEtq/C297tZA0AHQT0Z154epqz
jj4Vc8zpkSHmxVXUcHrowZ4yPiTzuYOaa9MZzKMd54S5ZLvfv6opvklIWJ/9r3VORXGW1YU+lQBI
1EBgRq8sv5wJlJV97kV/HEG/cm+bUWDtfsC/y4o0WG9xXnwouk/3wvrgkqCyp0w0PKnD9TN5R3BA
nLkAAZluuf02SaSZpd/hu7NH5R42gqcBQ910gjlm9PzeS1DiPuWZ6xPf0d196BmMnPQTlkDtvC3K
EDHoUyvdeYDiGDnxaW5OHipG8yOHHvZh6LgwycThkLkB4Mr620j276k7JS2Y2Q3zS6vzjeRpGgUp
9l/UhzP4X5QjRTzeUMKUl0ENqzK3uhbDzXVu+n+IdpobMZQj3gFiXn+N5PjspkPf5wV9sRMN/vVV
IuLCTrPRcfRNO3hx4ahI0t6LAbiRM+QhiLDJjJ9xXNySTykxpGJIXqnKikt3cURnwdYVNjHcB/HP
s/j3bKMMw1F5U9IhVtDENSmjTdzwNzS3xCpqF+/20ZIRiLsaoPmU+EjBP+XAyLaBefLmMQud7vK0
z7SXV7XLoAimoJh7Cz3MM7TSRU1E39h7JkUP68CT0ijPDu2NjHl3dMymaEGAqFC7FZCMii/79mBq
VXcHb09ARksf9uWu97+lRtfahy4G2PKRwL0yLsIwwXbJtS/31KP868q7eV5JRKABvMSvK7Rdr1Tk
2u102yGIc5i6fpGnDNjgtMffpMujF1Fhk8kN8wpDQgrEhF0N2+dVqUnFDqWrzdbVM8sB5eMSXW8t
FhY8l6gaIK9B28bfLa9Xfnm7nhCE6T0bCWqYqb37GG215qSw7pceoesbWW3EmeXq/dgrnEjy1wdv
BhFb0kr9v97R/ptk2xL1UMahUxzZq+FBkpJd9/QPH3d5hFAn/LjjzaH61XKY0x6ZmlXFR+oEzcj4
5GgUOWHtNyJkeRuJ0jfTNYDFfE79whjcmCXkqxalPUATB3BGdDQ/0T2MQ8vfT5SltPDhq+vex2Or
SOxnxJ5dFdyt22Ob0HxMc9+jEQRFCzyXx+aClLU5GEjY5hSrlwGmsM3mnwwDBc4JBHvuaFLcGmSA
iX57qNzOlSkxzjFdJEXuImBDaw2rbdA6IaRr/A2Mo7c1inUdUsmXVVzoSlBguml4wMwrKdsi3/Uh
AueLLHkpzk/J0/AA10EaZ3UZ4U/PaZcNz0U57CtWOcvj8IG/BcyAD2PeMNEXl3SBVjKXpIbc/yEB
0CUqTGA2qMUBneLK33S9W3eSaCyf+nnBBhAv8dfIScfgRhol0SY7oSP4WYj2THDfr5fTHNiBfCFV
dtjEwIVUIAnTc50tJS01bPP1BkwW+uwFAfuj54waKoTn2qJ8cPbf0LXSjOrWm2mnUzLNs/CIjVxT
Ak95bFCf0ZdDaCQ0sqiHpLxwioCf+C2erW+VQVFZczh5nTX07J780NOukOSgNacPMMhFRquyJUoj
dtICqsKJu0A/dX0BaYr7dcwQdGXBlxNOpd6e4dROOl7udWgjMYsFZwHToM4Uo1HrHhHN60ErlgTm
PO0F63kq13J6uy3iZ1KJuNFBV3W4MPuizhF0/rNRPHzszH8XaCYPTJfkPpt5Z7BVQgRyfYEOd6x8
KQ8EW2XLBoqrQ4AFWMIqLiIzwSBLc1c1nucwebDFgUH5SDNoZ/QhvVYSj8osWfccPOAawo48NZy5
dqzymhSJ7JGU/DBc2Lqz3xybRdnQ1i7X/0gkfvk6LTYMHcBHNkAhoQ7I9CoZxwDk6pxKnVLLGeXk
hdTA4FiYwxMwBum6sEuT3AsFGyfguL69oUfKmIiOzylIIAkJ/6UuRMt0N+cUYb+kIHkds/sSoVOF
HoajKxHtCqpcwN3r7Ka9wt6M+Dkr6BjgEBuzsORBggj4JE+9iaY2yjlXLz+9Y/7lxebvwPPDRfK/
XgTnV40gv9GTkzqQuoGSlisIZWtUz8AzERhBn9ByK/tsayyaRm8wMmkxrOnSOfZ83s2n9qxoz89u
xDHJv07KK5+e4u/UWNeaqiTe9XsE5TFtkH5Wov+X7zym7QyyJAupRdG1q9z7QX+CLkGqRfJSyB4S
6nCMredF1+OyGFG7T7370gw4e2a9TUzR+0rO0iZGuhnre1B6VLRRtLAIpIZR6kvt8zRYLj7i4cmQ
YebZX9F6ZoGryTv+w7Tgasj87AkSQ+Xgy7PgmNzdJ2N2qLaq0vrXXkMz3T3L3ZgfpMG43uD8DpKX
MWPvB1GfMMCr9KwKATQvF84fuNXXR43MI3kd+XZsd019c8z9EBiqehQBn7/iobO5gN7rIdvzXRTh
0VirCs+Z5e6EljK/WlH8ljiM1KnwjlEfXv/snDKLXqtWjQhyRI2ZOIZGe0tiSLVVJo4qwcavmSTS
q10eSJ80P9o6o03PtO67Oina1D92SfLWhWv+co6aHyrV5ieqRmYViNmLzWmSUKdMEvM+6OC48WAH
WLkr1oQ+vqR/Or/Cc329X1xe0reoDIjVxdWcGLJ1Gk5WZZtxbolktxJ54LVWsuFy+wQTNGwQ50MV
vEjrK72X3bupONY0GQyMpnwkf/mNYUi2ezl51Sqn4+WemTvuRsVNcNbb3bhYrrGmXLv/Dq7ZK+Ry
IwfipfWmWqdg5ZlKM+zXVpgCsmnm9Zvh0CFnXGN6HI9jgdVsbTPUQknkGPa8hhedMDabaf+0PyZQ
K49vmE/YyniEettZ4bmDfcAPQNxnaZrYMvGRYWvcvz08pJ9ilKDe/eXBN9K+qsDidX+gXAIfTNfy
H2GMpegWMS55N80Ts9MdXU3EYd85mMuqQtlm0KPPPZw3dEpC67eZeefdW9aB3mlvEQMqAVDVpjLb
u2v76sKZwEjcNHG2FLIYdDzraIV4Qb3FCzAwJS5DkejbYwfCFj9RyAeBD5XEoE6VP1cPskROXnjf
uEierEQkEMu65gYxXdo93JwYqNB9rXTnTMiEQfA5EMIHVRQYo9MknA3PJnGc3ijKvNTkhFI955zG
lkqaNWxDl9Q7VURRD64Xqv9zr7UmssmMhfomeODAZMjR2mHmCIoRrYkmWTasH8i02EC6UcIj6Yxa
HWhEsq0+GerqhtfwIfy/q17U2SFoUD/Um459IW8nR6iaetePl+5Bw49G2DWQyZet7HVJlMLwXkDe
n5HQ4cc9xuy994zWCDTM21e2u0VI9EkvHGGExlBbGomXEYwkJmPdhK8G69CNuPV8ul4nAcD8Bn33
55hpwnU4pzy2cfh8K5/2ukLwSAj1rQt+C637AU6DIVaV4UBirl0GgOBbadwQ+a48N3s/m0UkLUvn
XnUX7sedqkvf60TtX9eRp1EhCcVa2ckVX8X3gJJmlwyGGtttBvfxEGuv2sJ1wi/D1NjK5y4WuVHy
V90gx9pbBnqC/v17C3vghFGGHggnraHbe+ztNB/GY4USA1dSLl5AqN6eTsTrA3UmQq1mLfQMWq3D
mcKdUihW9yN8qCSfzxm36uXoh5cCH4NeaubFdXMapRgSTxjXjNqpxj99QFZbRHScw6Gp6X9wtrzF
VtwQJGzIPIzUlnsMbKr7E0BXfwHlz+7DbTj5rXay9BMTxaLEoZpfCAxmZ8+9thuPPyuIKQiQekCy
s1VJjPkUF+FvOEJbmuQVQMlAHt/U0kFlklwK7tnBFRShsG5VCBnIF+VHwqSdwcd9KIck1nZYUN86
E7yGOeHdKY9kjUKH0vpZU5HDHeFtjwgGOtc3qdUnaYXU7zkLaQ3o0NHlx8V3nQQIgJgfbmVxeWOT
y5bv/UvDGyp+cANZ3PSvaHCjarALA1Hu9+417KMsOXkyKoNjArQehrzKTp6PgPWP5Tt9MZ9G2c3W
rEVKlRlJb93XKGQOnR2fDXUyuBVbchSpMjsGW5IvwCTK+lTAzAN4KnT1ShTVKoErixzoegUJQe/c
AfVJnM91PvRQEVNtck4qCjA/virHvEGSUtSvMN2u8ohOicF5KKT0UCdvDIbAcWkdZCBUdKwEKJb0
G8RlFQY4h/n0Cf8vlxvzHUMl4A4tbbqVfboLqvplxzSBjyC6yims7+SvU/4V+mUpnL1lwciKVYR2
Ib8LUzDeX5uVr/OYu2mquLSVp8P0mqujlLtxThBwfIno17KOB3EcJZ2cnqAAL9WvZuMbD76j7SAQ
Xj2tbyl2AOIxDCRcTObhpHjUWX2Cm3cpJMiUZ5ynqgMDb68AWJegVTbUGJRQj5MySK+prRNsCmM1
7ihjLhkjfuHFZuRO3MouMueYeSJOUzLoXocT5cjIs3BLmIeZYIuHiEDENZ43WU9v2yRI2gThcQda
Mhj4+JiUSOprUjN3xwUI/vf+aWnux0a7imbIXjQUw7iLOSp8p8ttDjTXh8EEKkZMsOYC8lT3jE6U
TZ8/2XjZEztqdEZOuKdKTNrtU0UPpM2H1CC+HuUMNzThPI0h/sVBa1t2vldpbd3V5iWZehFmvSFH
4QSxWXkuZ2OQta3Z2hiFEl2C2MABw9KByUjLFm2IgeJihi1yQMC0jd88ss6dlzmtDHCLJ926QP98
emwDOYM67uMhz9Ttxv/jtDmJlmzkQKhEGlnLVM2ZJ8GTEm0L3CqpSljVOjZN1B9F8Az2twR00A/z
oOE+jFUlKIba46SEEIgEPUO6cuvhz5x71mFM1XTzXcRvzdru6GrDI7BmpVKP2HwK0VwuFlDcrIbJ
hDminqVo8ccXMb81969gxYZ/0MW8HUPF0unI4vpwLPbftl32qjps8CGO6aQSPJbcWyXieYazrKkl
XNDP4D17Xpo78GvG7j6NnfKWHXPEdYkocibiAZPwg1++ZZH82kVskBQEXgZigcEnkqbh/ivnKRZ6
t5t6pH62/T1wxCU3L6zOv+SFpcDqLIys8/q1wTZ6s30O/iVnX+sRO1Eof6zx6pJF+ZiBSpJgi0mp
XYrPxMJ5pUtI5l3STlWL6GZfUxIAnWUsWwNzyTX5WwTL0KG5RgFJ4Q8IrFQ4UGil5e0lkvOQfoSw
NQK30H6IR23DS56QBtmVxkxBJSdUZwMgFnjci9CTArVmWkftlYD8uqhE2VTq5K/pqMBRmTDeVRWP
IykMnCtM6tDTMGB/pAcfE9eDyrDlPf9r7gf1mmCQm0vDzjR0Rgozc9LCgsCzr7AOCUyw5CYrZv8M
l/BqXjHNeGqNf+CVYSVZCVmBjv9/MCMB+hh8OSpUoGodwQA3dczqnsbTVuCSQsYRy81LHFX3NjRm
YeljQxz1p1pL/aXGEF3QLL9xuUkxwqDk6iMhbs1aFoO9gs4b4NRaAPyYyPS1SrlNLuGDxJUcbm5G
cQB1D89aLiJCtTuagceS1vwj4ksub866wYWB8xH8uXo0mAbx2EaTruEHkYyg9duw41jjvUBfPYLt
kVpfYNOoonU49FSJuIswNzlnn+Sn+ayBrCbV2byRCon+G5STP876U3wiqVqlpbrKAc1zKtq83w3q
FWnSgK62EbvjARjbIWuf/ceQutymcRXVXjVmlyyxLwN3eBNc8oHbXjaWu9vs9fzdd5q8/+rZqW3X
aItMtl1xfQtLt63SJ71uuxrG3wT8cVSjw9Z7qx+jUK66pd9qMwpaZjUdVmibupX6lzVlrIhLlxgp
5U9BcAbevLLj2NKuHmbQ1YMo/IUaxo6pLm+vrliYsEe1t2GoRDVKBDHSoHCt2OwQ6V+FCaJAsdx0
7tsHWj72BkH5BQTseOP0UdyQm/tnWZKsbn2fgwdsYAYRPJqDRC/VjhTZJxzjTt1qo6d4hFb1+ZH7
p3pvgoVxj+YpsgH0D0uw5IVdNaqi24JQirHwNskPZfSa5vdOXFt8I59NAnMa8LICXsd23YZIXP8y
504I4at7ZBpgQwACpXX4yNm8IhQfEPJMfEuUbzAnDzpBhVo+eNueBPeh3WO7IMzMl18IPw6T6WZo
MxN/dqEyHPArq235QyVPL4ChLI12nF2lfXNej7eh0FdcF5ol7jp60FJKrnRiqrF+sVIETpGQYSpL
jpGLS8x3X7lDTvWaCZdoVLFTStvyhjQyGH11y4SntgkZcPIUMN/ALnJLp5ZdKUsjhuX8JaUtxkQP
eQvKSYy1HZS8E+pIO5yfVvErG3LPecNLb4IozQkkr04UnE+V1aDn2fsvDCb4wb8PPZr7VrV7UJCC
4viOInlOVONmrFk0xKZkyTZAP9BOkNT/lkln8+i5CoU7dtG1GOVC0+Hw3XB/neqrDnYP5VqbqH0+
DW89F7LZ4DcNIU3jfFVoVQsv8PinrwMpq+RbfhM8slcoEfOXC8Q81P0LewwVoiC29RXiIjwJQOQm
dC8cknnT5y01uSA1aFW1aAShf1UwIpR7CHNPk7HWdYJp/fJnVdISLatNch/moWWJ+FMPdrhcSrQE
wPJvUwNAEQ66Iicg43K6c1tUF5s2bKwUa78qPSPaizHhiZ1ERfAd/0zqF6HEnhEKsKw1HZ4R5bqp
wzXwC3H5cYmtyVR0D2rFTfqdjcKGe6T+NUzO1+agrAHRjzaS5Z/BMVpuFneXtxeK6L4dNy0XqiOW
B30I5coeDWgKr3BbwZv9H4DWbRYlr1JWWvvzUebB+loALX4cd+DrEZJBMYLjR6k/wkKRAQ1ISFks
bV+XuzRWWqS4zgcgNDFM6x4XRwVQGHgeJnYXGEL3d1rf5WkWxmi3F4ijHsJVch0t/BXrpXmEGVHT
QX/5uQKBHe3fqTNLY8rPj4Bdo9E1POrGLaMzrjhF0bmKa5t9XE4Olsprxehk3fpCPnPOu8PwXr/K
thIhyWXXwF1qnkxMw5XeafahDKXeDWnos9U2mU7jDMRvSXp1oes/7wzMTe1s5Y2v/KqbjI36B7zA
hybkqFsML346sR8jWTZrzc01aTPLzOkbnjENkMARSfdL4nFi7CYN/3pTBAGiGDbhRns9nqCyLDZ8
/hyoI/G8bp8bvkgZ10Fsf/HBbYkhU9VYIgbm9ZhOnTrgpzk2RwmXD2OwLs/JqgHyPToYJ7uLKolX
Q8jayHb6PZRqUW628KjASLMPw+YykaipceVAr1/kKSTO2g5BVyWbp/k0RBuuhTYUIGXcEnBFo6ch
u2/uOdrL0ijc8L+P6H2FnxtkiOECrOs1iCqADgtNseD/+fV+WICrgd6Fr/YqLhbOS4yDpVwnfi0p
taxGi8ru/dW34AztEwBKl94N6GGudVAkJTGzIJj7XoOwjSvB3V6hwBLOWlYvKBx2tYapZgFdIwUu
aprilEln6BZl2vUDEY5alu00la52ODvFhH/54/0URUHFsDhORRGC5K0noEas8iDMNNWTIS0hwrRJ
m7QLQIegVJ2TwoBBELHL4mCl2KyBq2ghIB1izox6qHlUvHR5shhpveL1+3fU6hgR1Yh36ovFyu1a
yJQIoyOD5cPxmI05LsrLO5RT+aFZt3TIdXNZQJNZuUjN0JuRy9H+5gefYGk8grjJmu+ajE68A3R0
NPoHIGHdvypABBUl9ohagQVy4pArBikOk6cnAPds7DMlp7rSVMfnNh5mOD0QwGoMY7xbXgtfIG6D
ekK9Qc+3F9cHUNw4WwBo7qLnL9T0x3Fp4uz8HeQZs/CIRYNuWUm7kTiZx0AbLy+R5jQchN8m4t0G
PrBOlk+sAgRbPxT0GbXs6tJVT1wTyKvhlU3fIyrooTPrJkb/rmK9ODZIJg4KP50XMtN+eC+4c02v
UeOxd1mG/eApERrQEKtcniEsSAnNKsgFFYw12QfegovdalYi1FiFIDkTTtZ4B7sNeTV44aaPNVHb
CfIOXV2ASUm+AWRMTGm2DXfXDHHTSvHrWVr0bi0gldH0q6v9PciPkuOXfQCbWkRXZm0uhVaoUme2
ef+HAZ46YmNZtAeHbDzLe8Y2jVx/VCrkqJYdJohBGC9d8khE3+cGeWyJlaXLZgzvC07yPy1x43Bq
1ydJ2QfMfLIwvs6yeRf/B1yWLDMNDaEamk/OgDTgu2TZAyzdH6U47fjdu+pWkVhEVPPOSxuBwRmi
PCaldjwwN2hMvC3RokZngXxokbs0SENEkD52ssTnvqZnZsF727gC4ZPdnvpbNh65ap4/0MtxEGct
dPq8PIoH5yRmhuphIkVZ8RFijl6ZQvrHZ56NK3RpzKPk0sGasmrOvlEmL0Hvsh0DPoYyp4zL4B5Z
ROnd4JXOSGpY4jL1JQIOFltjefpnpOoZ9get+KJWZDfgHuWB4NFHe8Hd2RSH4FuqO/DX8fbl2x0/
Yi3g5ZZpbfedx683iSBTYoZipQqteymGEaA4fVGWN/mDNEroIzdNjz8eLVUx0fG3Kj1uRHM6LRbT
qlvlwIDwOZJOWCTHdyLmzWUct/DgCV2klVsQ70RyDhCEhnmNOUYcQnWLt6aozfRMRMvW0W2rDiXl
Tkbsz7ub+Poytm5cpBLsJCAIciKS5jF3wJRmvgn9uChyvO5ecNKWGi43l3SIT+SgQk0D9aP+y06M
2HNkUxlsMaLZ2FHrSlrKJfbt6dvJfGQ/9yP5SoJKTf2epSC1h1+zVP7gpwJLzvdUIvVnebEM63UX
1OSdlIfulkrQ6XM8ZfqyKUeTIq75WB7jTcahhVYgkKjnw2VBYB0bX2VjyTgQwHuGWxQsPw2xuhmw
ORUVjDkhUtW5fHYy+cZajGlw9p/QMV1z8OLUfsj5cjH9jijWmT69hzP3dXGY37oFkWHlo2JgEsMq
DuRDdSiSD4EgZNuO+7pVAByK3voVoBWLcXdf72YDvV9erFbtfFoIBBijKBOBL/0Va5nkEzGuqSZ0
xISuxXgxUHRuon0CyYqTrUNXl041WUUECdreIbe3JTBn0eiDvsxVR3ta04CSsZJe3PQ1ULc9luu2
i7MDoI6F0Wv3nALkasZTQLssEuiBBSWygzMLQvFEEGUxmL/XC9dVZWBePxz0d8QFqjnkCtc5EtQZ
DY7vx9hdhG8ChCUHWsjuPb7WLzbe29HYzFkWQvOGdTwN+melduI0k1Wo6JfGr+8Btbe8if79r828
5I8a6erQ85g+j9FsWBbPs9dQ9KTsviwN/0togpYTLRZ4WXh1xIcOXlcaCZv+9XiB/hRnQFhCUMF6
sV+u/TJVFRe4u/f1nnVFQuTWKz9fgnDQyOth+EqYoWveF7aC/GHn4OLgkRCV+uAWoIpOwmF+gN44
ooknH/a/DMtqrr1b1YbDQNghScCtJBqudhAe3JAL5Lm6CeY1OY+AzSA9snZCjtrljdWd/+ZrzKdx
noDrbwbxKEX0kBW8FWVCyU94sAJuRSLqrZ0GjGVI2sqai2M6rg6yoHdPQa/Qt0oJb7jHoXLOijQI
Wpz3XYrdxdtG2egQAk45jcTBkQyj2jkEHDnOpUDDdqQcOz4cGP80Cm5qbWjtScYS8MKiqpa3v2pV
2NwjN2OW9uvf144/9J1fAUG2vV2tndl362xrk87P500wA+w788F50w8nAaVXeAE1I6GtcLVnXN6S
EkR8XvzbJRQxzD56jGbcCisi0wL17lb5R9bGgBdI1/TZOF6KkRxZ0Iji+Kt/If8ePUw5Sz8wQG4E
tZTSyWF3+8DG34s5SSv2JXdAyx73R9Nu6a35Zx4i8+Qm/WAw2/jhwuzOKvrLXyG8MNr2lNGMtSrA
q0wYC55ErPtGtp8cqllcwlpBbGHlC8MmpM61wHMVEa2O1r7HhwkPr+H73F8bDaKw1DiwmTTNpRC9
zVK6Viqa8V/XoG+aRBvl+b/yn4j+HppKoHiNdSBRoXJ7OqA8IUbw1Su9GUWYBKQgigKuY6mvRFve
G5qzOQ772BHT66nqqXvULSouez502E92h8+HUs0xwR+/gGgaCVl5Jf4IgmPZQjL8rK1eM96HOHdI
0yeThKqVRA/wnJ7x/18gyO4L8vXk7EQ/ebOR322VP1JwVb2D936foDcqaulxeTaAceW+DcaaIa/j
G26M30jKbt+GiU62bWkJMLYf3smFZMYACuXCx45DmgT1eKnm9GB+FozmSPj5/Nry5Ife9xNgDNUX
n2RwXAbHpGr/mMPV5jiyhWNhrDIyqdtnojNV1vX1VfU9UKwt5xHCmRvZVISm6E4U50jeXoa8qzog
ANCg4swLdm1kYafFhbQTXJ98ImIzrIFWOwAv0jHdBvgGRHlaClct0Uvaxb8TBCQHw6v53zvYBEm8
q3aomhJ3S9aG2hW/tbtdh6uXJuT8KY/Idz6MhCCPInRHvSGEIAo5Zu/9MAEP1zBvvgoTru6qJFaj
x0vEyUJisg9EKJP4PMnJsgiERHmgSk5nnp9dqtRflRryovCNXHn3cGyDQbo7ZDrB4+B/V84foWKO
xYzwTgYfkK9lcHOAHCwt28tFZ0/quSC5TIPgPGvt70pXK+QjwYV6ZOGWskA9WtfxUoEn2jn56z5T
BZ9jKPtNQvQsnDjaInLWIsW/jzBwufnvgsLkjsScFgXLfL9BBaDwikqY459J7ts/dVTxFsdDUAER
Dm62VlyZ4F3KdIKn3VvgLiGxGw8TdzmLrWRrnlF80rdNpfZnAd+e0wdGwkMcqan+3AJUTesc+TE5
FRrJr4BAvK2rxmi5lAolVrVqbfl1cHgjgX1IxSjerr18Eto2LjQ/4JfeEztJ++cSJfNuC5E3wjNm
reXDdg/VVAO6UyWnNsqu7Sud+PShCt043OUWOb0l7ehRqViZTzOkd+sXu06tMfEMi110t3lXUqPa
YAeCVsT8W/GKfF2xoLNHVQh1gTOB7uIWi+7Vpa7p+6HAqh3ERn7+MhoKpku57ADtg6X1rhs9aqsu
pkQwesBE5U8uRXR4l24xfHAHXECKdaaCRaJQWQq0OVQGX0XP32mYnrvA/+Lod8wXF2/W/psUuUnZ
LxgkxT3ZxnUCddMPDHaHf+RmMF8nBcagTNR4KzbeuJGiS7N9fJjILohdKbxwllSMJ6RkfFducK6V
IyScBx17XHrvkBmAJAbj5ifuhOQY+fIrXs4+uIE+myRhUDB0REWQ20gsCIjzGw5oNXNn/gC1xCv/
SS64aTgl5ekSMmm710kMGuzoQogIo1COAkRWRpSABtn+RGa9Yth5v8WooMhrG+uTuQ1pGwQMyyVO
YYh5OijFv4WSmO89y9pNFnYgr32mg+XI6E+S8o+XvE2w8RcT8nb7QE4hMM6Xuocmj45yQ8p3OiyR
GoPbSWV86Otwv5TtFZlx2d9aw5QFx0qMkU0WtQitvNghZoTQ2Y2nLwoNbaeK9JOYmii11HpsYevF
LdqzZUVkuzDhZbhF51jGYXSJt2avqtTOQnDw8WeXaBYfX4QBxYaiZPFrRxIfBWHNZ3ZWG97meg0S
CV/zv9jB2gRYOa2Q4KvJfEOFnNmUmoPoGV5oJHWq9qWCuBJgRRY6XDrbJ/Nd72PuGr6GkbRfwWyE
7rYHpRuHsWSwrLf1uOvSoRcK4kDsUBTPzTlrkohnHl6PyHIWSwqTOZ96ga+iaf47jer3FE0sjdYI
nj4EFO8wrfRqOJNUxXiw0k1aQAXMlTt2Pp7wWeDXOY2OhKKJOsiqzWeue/Ks0ueBxU03jLVt7Fib
K+67zMzBO5UJd1ylznoixPQEZZYHzji9QGNirrjYysImeFXeS3B3ZtVFG0Rfkg1mi+AsKgb4TDVF
fuTYtYawxkuLlfoIZZ/xJMiD6MpLHfkVpsGj4lz9wtXj80AVQc81AC3h005f0lgF96ARCJZFQALb
TLe+GyA5ZW+lREEznySjbwmKQh4Gn9uvWHyuB2D/9Y5f67TXg64NoWdsYuCBEYz1cv11ZV752+5l
us8jU4yuRKP1rTpph/wH8Tst3aZAB1rirGAAV+H33kZUV/ehx4erT570LTXl8Kg22orYYNb0ZWN+
hFDdfr+DOYiNfWviUua7YpyB3pYdq/YFcxs8B58eCqZfnKfw9ynKwze1ZGxc9R4b5MqCIC/ZYEb3
tC39cs8pf52KWDjOjJU+WJ2lWxdUPzkIWowTUTAycZN9en6Jx7MWJzJeTNv7qf13vuMdwymICANj
aQ7f+blcJgHJLpihHacnomg39AP78AVfrJP9jcQbN1wUisYcXV6dbJfIRe7hZpEPj0FEqu1KFaci
rbY7USn8b8whoIUHUq4xG9xPniTipJasLeA0Qqy5Y9HhO/LCMlDTZaEjFoIlg4hHBNE39BTNqy97
1+5OF6hwO6Wo2CG2KL8oLspbWxK84gf9jk4aSUFTRxfA/Y4H/O/UluvnbX+VqRcK5P0A3xT29Cxx
L+tGD5N3Xs2UF1FoLrNaVg1dj+Ciq3paJIsTx6CWJvMzfmuZo1pRppjiG2tA7Kt7mk+n3d0HQawQ
13uVnvZQr7bgt1w6Tl3yDMZPqcYaFpOAUrFAXpaRBNdafdIB+PEOL/mg0rJebJWZ/p8YM+PkwyXT
wiVzt+dsArICJbTj9CFofq7O6GlYUZROqgityjgpx1d01n3MhXywCxN0ILiz2bmEqIxw7Eq3RCj5
cpb2jRJdVHyPECLo5esfRO/TYWpWdXeIpmbaFNAdihjnQSR1wB5SqJf8tWlNhsOszky0DlhT2MLO
CZIJ+qsG7ebh0PYRaJlRb537uI27gW0rNMVxAaHOX//FRy3ErcgtXwqdKJaXjYtgNEfexbb/ZBbz
apIO9GMEWgBQ2sut3VT7yzuwyCnjTnNMu1J3BsuMvdlbf58vj+k03PaPqUWzIc8WvlysjCHko0y8
zHTwdxzrXo8Sp5OtdbVyVa58LROVYVjsfKw2ILZRe5UCFTR1GOs13WDFDtdrarLdoibrMwWqUMdh
WKD3Rci0vHIwUMtNdVpWRzxfQ6uDuUnqF5xCKXGf5dXPssaVWFB32dqPxbkS6jPO/XI1ibX5OLzP
7rLxfIh5ygq+fq1l8/x6elYTtomKdLzgU2bQCxPhSnipseGGhXhRWydfU1XK+CdxN3SU/FFJOBGe
i9RbFPXgvyXVeqY4vuWBgajs3ncp+Kwy7+W0Ey0SNVWfYa6BnvUAi1fx/mzVWK9HhynaALRiU3FX
jdEXx1m9Kd7CWq7g+ci8NPR9i5oczdZNjRYILe2z+zioukaZqlj9zOEKIMwjU9opd1qlUp3i/HLZ
gS9aZ+iBjBE5w+h/n9JrHe8nMOXsNt3il9CIiwAEkhiF+AA7DKEl02P3OHY+2/cqGtlzvbn8lXvv
sG8hL+kRY7Gfokr6xqA3SGN/GMHvOotCSO19/rQcbjMOa/x6SXXCIIsJOD55o5Dhwd5KODE9JBuW
HcAeH9Qzsl17NPiQ/pSaZhebqIIgwy+w9J5vIAYFMgP3idvX11jlYBZc7BW8r3Ew/iU0OWNTDsbr
+vjRFLQir6o7nYwCR3Jg+ST245sRjprfLUicva0uZgZgny8aiSL/CWAH2ITaCvKKKxXGQU9VilH+
tIv63g28pXWg4UhWeuJxaXcpwif5C8gZttWXYjGq4mXmpAsKXpGA0cctr+lJjp6ykqQlPyk416NT
itxYkd/epAvyrOy/MhaNTHf8oy+YFOONXSsDvPYZJI+7uyDLHZ/mjU1GEl0iWyEeX5O0CKGNcCMS
eu1e3II17BHIjUvfa4zQqAQTHwASVFOMkoOrIe5S75fQWBm3OGxDzcgxy2J9OP73mBzpl8M7+QCR
byU+qStaQJ4hy2cg9VFpkViYhM0CVHTNhhNLdts/nW+BIkW7mpnyVYlnGZZerkEDvGUGIHLIEMBk
GNxJyu6SaTwLUBx0ijq9LAgf/XprGOeohrTW+FZCUl4LkqQIieWdNDsNOZVV3afyJixA4cudXuQm
uMoPjQiCIULhw2sMmxmEflWJV0TdZcO7NTku4tGtXi/ihluGxbboeQr+h5t+zoOLoESyDnBga+zF
bkWYV9cu9P1IpEe55AvU4U20Tk7e+f1zjHDXVPvoIJS3Jt/S7rE3NmbaoYKxFhkyC/gtIGXRIAMK
Lk5kfLIs5ZiW2i0Zv2si9GqrQ62E6aHWm8/wogn8ipZ1OvYaYss6i4+eJpPHyJVurUDZUqj2B1oe
epmci4BT5IlICWfJa9SJl3/oEs8w40yvDHQ66PaPIylwXpB021Bt0qY/3cwDXDVNoRJs/w4dIPte
gzWNYhGLr4teimlva8balyePc0X4F2CYZVNKuX+YiPK52Ot4MSPvezIxopexdD+8VUfI61CFeq5L
6lQA1lZqGCUXQfU/GnL1JRK40c7yj4tByjVHGt6xQCb3mT51nf88kNbgrHkaay38pcBkJWb8eubK
Sl5N0zLD+ihSkYkqByg7E502JFRVkabgGH6akLaqnKomVOtEcDsSr9FmzWsdmDs0TE2JThLKHWW1
cv/MfY2lDG9dbBt4u1c/omfxjFQRWHC+YCjude5ofAQZvu3XKkE6l93AkePy/Qv04HjORxJUFwix
srH5dGsp552HguDcMR/qzAl0rBLrPsRfto+WOzO2jyoWUNahLgQ7+z7G2PlLfwGfr46CPAR+HxVw
5Hd548wnL/rF0zbyGe/R6EJSfzKSVjcwq9jZY+Bohh9h47jmA8o50h/GALMZEDE+OKUxLQpOvIPU
S8Jvgo27u8hNgTuE680AEDzqyknUOZquliV2bvS0hLZM/hs2iYbLO3TaFE2XJFKOYABDeFXX4JRb
lXyVfvV4glayAV0BPIkvmfAzI464WcwuSYtKjkn/LtQfCAbzdtXTJM19kzwM5SyicQMuieK68H+y
Dn6XLTIL3sZx5qkINTs0Kdz5zekE+pIjzyTrpUUUjtV0F1ktTBMHFP9Og4/D6lA9nfqQ41uiGXFJ
s61dANh2T2G+FcdzGiD25tzPZ7asNtmpYL1vTnDOzmjshjJCTYYLq+Oa6XMQiDKHjanuZWyy9vfD
Z2XacozbRa6AOmsBcWYH5B6+GRzP7xk9pT0qsHLHyb2uJIgrgpv1bCcaFhcESqJvwv7LF0JVrelK
VZbrub1M6bGKNxdWRFpoOWHsQgmf0U3QZ1Hrk1CGifUaKsuT+/02OLEWku2j6MRw3RBEoDF328+B
PACPD0DRI0/QwU+rMCEWkIj3cRHMch1JKgulOO09sPPY2+Lx74jO3Tov7j+VeF5othfLZ7v8GLpG
E3reoj4V7F2hlUvpTLos8om18qUv8ioBbHw9Kj2Cj2LQEYvJUJhFR1BCgVEwrtQCrdsT+B0X4fcT
2e+BcaGyDuvRt2M3wCdbIE3eIqn1AOErTiYJSiY7IgRYGB3a1bHXePcjgg/VI1elx1SyTBzG2iZx
gYJdvHjxroFDRqo6c7WN4cFousBzRr8nK6eGsNiPUUMr+6yLbUwQWW6pUvGGCxtkl7fy+TX9BVj6
TWkL6tbgH0kQrpo4J5qQ63hvVCo20e0wm0UGCd8GuLWpr0HWRj12Cih09xA78lbwA5CELHlZFgnU
HzJGc9uW4y5Q6GuV0e76h3/AspiHKYdpm4JqJVQ4K7qmS9Txfu3ougJG+hrqvgw88CRg/kHSQEcN
QG9jBrhryC5GT5hyouUR0SVycCnSv2kjlw8PcXIC2dp5i78W8HgFwlwnZ+Q1vbkCh4XS0NjSRKsS
2BFhnwRl13PZdSj3tQDengsYO7Zt1kajUVuupOWXh2or1QB+no8Ap2j3XpU9TnzMzMPmlFoUCTMy
dyUiFyy52JuIeGchZ1mYbmd0V9lVBD4UbveDfz4kzCQ1f2/4+Vs+cha/zxY+mgnLDhZRh+jxiUen
IXiwNtrqS+SqTdnJLEeavaka99fMjLj74IGSZtrNGlfDrGI0W4i/+5N8a7iW88+HxTNYt/l6qn92
EPs9DU5jk8Aeawymv2ulWJmopemnEZWecgDWeXgLQfiVy7H372r7U6ZJlfm7A0QdHdsPVAd+IyvO
0vlJ4ahe0P2orHvkGt3Fqq3tuOc42kfeXoeud9+remkpphYDxmdbI4DIZuyZfzRQxFwJxDIRDd2r
t2ih50EyWHTVE9EZ3PUyq2vPdqNKMdxznfmK6z4CLqEefQKrQ2ajfgZ/PIcPa3qlR6VBhm2Pu3XD
nfKS4sPLTUNhwXZ5/6a0JiSpKNDv3otF/mM1fYwK/3GiSz/bdyfaxL3MEyaCtQF8eZrVP+ZpRcw0
WTDDyB4Vb9YRE+PI5eVZxUesefziOknMYhPpKmunGBYrEGZjqh9rOD5azxtieIpHVJ+u5JGeWaUf
FB8wQWfiN8yUAJZNOD3pFFzNt7VQe2rMsoFYp/mnBGSS8vsrfs4r8cmpgg+8ao9QBRiU5XxClKvl
L5M1Li277StAnqprzPcDB82cW9aHYHt8wBFsKhqmLc/Bsg1XlzfBGRH4uKalACD2RkCkCRPksBX/
kfm3BJoFjIFWC+lI0IHdWv7ZINPE1yctEQzLZ2BTQruujUfAK/4YXX+MOq+vd0aeFPB+87nVkm2C
DhXwdRyrOdEScUDB13PlIWz7NiRfToPmc+5Q6J85Hs9aL9hk5gLvTjXcuLGG5yki3ZyNaR+aWFoj
S3J2sOIaWgHCUO2Ryg66cLtDGHlZvscL1IknkxJvSjhDKw3zmcL0c9INOEhoyTQ0BwUVfwYWWFV1
JGE2FsOBY0uCf9pjkZdcmiyC6Rl/+ZNWXJSTdU5ieshgW8NjZdTnnqzoFdYECWuyTnsZ6hvVns/6
VVx3CpT2/o8O/Xz0eQ22xWmtAqIDOlQUegWI/jss0pv900oyH4noQ9zVi61WacwXpV7aZCj9sYe7
Wl1nhwcx7PBl+MgZXMoaQTOyeH5zw05YdGnMqedrBXHXPmuPVDAyeTdZCHriUMAPjA1fR7KrbzRa
//ngRa9C4d4H73HnOSSwHcI41+0h3yW1ocOHTi/CzmUTfWdt5Lg2o3BIlrU7W339mLy20f/d/Uis
FL6uaAAqPrkSnBtWcNLTVmz2UdRIhF4F+/ORja16Ey10e+MH490bKU4ZPPtk6le7HjKmg50LInqx
9FUbfIQ4OjfSmtaU1UPOMhALSmDp2a7qF2Ew31C42hNc4bKGh+WU6V37CSv2U4TOeTKEifZR2WcL
PXc3WVUavIBV7hXW/DPIGIe+bzFq+q5DvwBQhzzU1cPlw7xUHs0swj9JMFTh2T3m/5sc3MnVr32i
fM0s/nLkWuHAldNt4lQ5LD1cilomnvxYGyF3jXw55vIkOPUNKDW41rS5jhaiqj6zP5gro86cn+wl
dxwmmW9Hj9hSvzXEqPmKaB/CVt/Jkt43l2L+0CsVwHHctWNxRlE2UiF5gx9rkrWEuVbG2A2uTSMG
xXuEJcy1NlM6dWOHmLtNYaclD3q7t8bzaOQx8JH7YhyIdjM8e1M1AH3roGhkMaEsqGMdKImrrAKo
moNHwJmSP3d4NlhaeIoww5FuXMkI7+qtCMXHgZNo93zFiiLp8TrX1FDYnIJpwbQf9J4bV/iTmM0p
UCoQI6uT1Fu7vec6bWkyKgkiRMbrJDLkux6acwKsnJYYSeYNXVyLiVtK9ej9usWaN5F/kJMpqQkO
3lwYJ4KYnP/joPeZ5X7ooRAAtCKoXN/4IvVyARMm7TCK+r/aOz5ur4suN3mT6D3yQ9kWpQfByhhg
LlQo6KIld9kggLHQjF6CUY25EH1JlhctJyix/64u0A62AkhmfWtR9VTavSzsl/y7+VfC75H2YXUI
kk8BAXPbHHMCbLlbZcnxC18NlEc7Vtj1FeS7xCVJkCU6xL3WJBqtnOdHzI7abeanpwpMmoHx/vlT
SiaVPTX8YjTyryS5ALkDNze8tHHIg+DVRJtkGWltFhC2eTptI2OZW9x+8q9z34ZmMlhXE7M/IQHQ
cuN2qhdK6IMV50MJIOFw1XpAJcDR8ZTYWPa6YB3OD5Qee3gf9xVcHKCRBCZWnClpQ/OfQQ1M01aE
1WVTQ5e3IrIB8oHp833pwwwU+O96MW9/0aKsBgHhZeKk4792QCDnh3Bga/UsNBzhtq9iY6t0wXtO
C28S1eHmTN+MM1mdmqqNSVjQml9w3HiJn77iVXFOeGq/XRaZ+0TJZ64WCAAlkLbtyVo9VB4zZeol
67GOtdCkhRGDNAE7iX1XbhCQWIDtiLDmUiOwECeDktbx1VYcfHNWBnzeRODEG743UlGk5isV86cM
fLhQV106LRruRjiGn79zc/HXSvLGZicoihdloHTt0+ZDXUR2THjC/aan8V8BGLPZ0xHralEU1eJz
i4tyN2f1v29OixBSWXIKiMxMp2J2X4SoA17uVu/X27XQlTZwba2Vv2ZUiJ8vNQWgu3d4xt0k/cAc
fiFR+IA5HYwqVq4eZBzMwN8lSJlyE3NvMVDt/7kRLNopd8T6aEtd4abzRSP6zcrxTJTIicwl5guc
2f6KQ0b1W6qQ6AdSL/r+JTQW3UDw/axRpyjnibAUOli1CZYLGHmuMXGgEV4Wtu3KiZKNxwNdr0cF
LAAGae+gHK1advt6M4oRXjWEIhw3+MF14n+fYIw6YoHsLDRE4mBxq+vyyhjP++GsAa5FbpTAoM7y
/Hc8aIwCXLy38AXfxuKB43+0824jas5UCsRTTfqkKbDoUb3pQogJJMfztlYFex9xs0baMKUG173H
JjLJ7Bb6+HjgLIfqWeK0BYh4Aj4XEeA1Y1QaiBrLrBKwwmrADmAzyw62UbXjXR2UXR6kE7Xb6q3p
XE5eBoc4KjynbNzuwU/oKTYmivrVv/PHElA/1oqPZNjex0krMoMlqaQyeRSuFcZzrpDHEFLXqRju
ZlHL2+j13LtbVRc7Ra/FvAD5iXvkCoK/IUs7V40K4Y5lVigAbTCIs+Dac1TVS3427JY0X15ytT0E
FkgDhRy0mfWsNz+0YWsj8Q5WJKO1xFKfJGHnO5rOayY4Nud3t87LBUzHKzZyNerZuD09+Gz7yxZF
zWEr7zEX9q1AD0qHhOXrCNbcndxzRp9bW9O3S6dGOAQMbejL5cX6n+ZOGl0E2Fz/elnXtkE9Y950
2/LxBu/con2zeWyd2tDOQ9lpULbbcCXjy48K9OEaLsCByTk8/0a/CQqynD95Qeufj4HOF2nJImIx
Kr/CsD4FJhxClVneTAnFxCkKVqVZOwNaYrig5SKM57qI7XxkuplPnEpbL4zVEF37RUHgxDYy8lX3
9lbzLepLRPL3O9IyxezIdy9tK2YklUcx0BmLMeqzpR0jTExtvGQPL91JqYMTrmXX0P1k5vTwTe/r
bbhwEKMRINnNkd/eU9Du6xkTZG2CYX1hqWyBNr352QTFuL3pqctn3wgKqEkc/wzfOoktLR+pOkO5
0f/RZcqhlojNav6ek9WM56OmuUFmR28JDeoAwKWRudL3XDweNRwArjq+LM07oQocNgXFOzzifF/b
AUC04MJ5f1F6LuAw5QrD4T+jViBptae/VEaJ/0Hvnbwmpd5nWdbvuZoR1oWQOLqLq0WytNt5B8XJ
yCDCf+W03XuOkzKbJRlb9CzU0qiwqbxSkmZ48hGKxlcXTBSYh3UV7HTw+G3ZIPwKM6vfS0vF2fec
WnDI5fWi7Vh3MuwOiJp4wIRkJDBlsPnGYDXHvodV0UmqunMo6sJq1yd/gZHRx1FbqUObUsFzIVCa
6HEpql5nj083RPtIjBoBpaNNEGKsDA34EdpcV6c5jfvSLo8EXDyDonvwPhNYewORf2rHEECuUWIm
kMzcIZcy1NLhzgD8WBEEZR47zer/TVKDIMdXo4WRjp3tVW3qGW7XotQtB/REWgRYQFj9AsM1vqMg
85zxow/IfBPbVnOqy0CypwmftNT1W0VCGEONpu1p/bJ+cIE/ZoLdX2tg8ILxk9Z5GXcER9sjC2Ei
IiRXp80BvReF+HiM7WZVJzTesDDr6wnxZoEfo1NaANE0y7INgDN9p9tn1H4VZrwMUSzAvG4lch32
3a62G8tOrL/bKWacAYltUilVDb+AFhjp7uN3fMiaVmadlPfonvsy85h3VBG2bmBqqCLvjxm8gzwW
0fedbTvoo4NFTK2TbhsJrwlbvrxBvo2Z/MQahqsp7Otqd0jruoO9n3QVSzqaeV6Bxy73yGE0m3ug
Gh05y/cQ2/xsWFJ93X0/rqo1xnSHVY+Tda/fe8M33UybYGybmWJfKLhSK1tTKUYFkQPf/8hc5q3R
TFkgkmc2Dz6IvHV2F0nYkjxTk16ojPR7EgQowJlxGBqRC0a7n9XoIh3mREPh4MXcUbE8HapaRURp
yM0e5yrS8iMt8AsUBGzOInLSEsXejpSw/8VjhrmTe2kam/3HDvawspwL2TWEc1ekmD4/uGLEDYzx
SLvgzSAE88GMU4oQPlG7sSsX3bZpC3jdH/EE/ZnbPDnrWjepDpimIwIrcQ46baHvbJ/VAUNxHIN9
TVefpxO+JKmohn5Ajkn9O1/0Qx1SXYj3S4WjXVOjkrKxVfR/amWUZ33vvktHEZTy8Ca3jdh3yn1K
6MXuqZdxK7EieHZdVXcT7wqFKPbOgCrXxWR9hDj6Wlv6TfTvJ0jr9PPe3dR6A1j4CZhJaXtcoUSS
uy67JeiCEzv4hVQblI6HX1XyZe6Yu7WZXiOhry4QjYwYqauBanRtZRW7vJDDvMGqpIPVeB12BBqo
hzN1AsS/oZxUsMfGkK8ZAMp4bKlFjgCf6zK0xD6EyLVeI+o/dGmLVtbc4hFYwOUFn3O1NQSkc+Wu
X37hXnYCQcq0veQwB0wNCNPlKEwmCIu62rDR9Obzusru8DGkwYwReplkQVCe3u5g8TwkNFq5frYw
EX2ksKMjDSaWvL6gz8V6lsM5bugNUtUVIqUCCpW03lqYZby1Kw2bZw/ChDD5Ot6XY0o8+tSewXeV
IHR67mrgTXrRK84Im0Xj7a7/LvdMxKznA6suUJnZX1KNo4OWXUSlZ85NaOuynah1e7C6xDI+yJTL
aTh5ubmqaPrNBSI07HMpgBDhTZ947yoIi9bP7mHTSxFYNBZqD/A4Eh9wsCP6a1jzUe7hVHyJDUc7
13Hc/nuLURyrR4zXRPTel+ax4mxqRkC6KPqAuoEyEfUXOWGow9/CZKAinOsI6TePEySCgoXCMKZ8
zCMFsqMgOtQV7hQFlymfO8ebH2MTSqGUlbdNCLNd0juwRl9aQj80IsQ9/aWaOgJy2xSVwP5Hht/8
cBFhevGzFsXWz7NHXLvYrax7wuYjAKxP9WFqrj0ASlSurRLBF5X4ObQM9RLKH35mjYmqwLVNuqvw
vweZ949nEDAY9/3T7bH2rUqvHdeZFQtB/E+oYBUivKI5PEkkCv5L0JJRGtF9JNMU08Q/QegSOBZW
folWftvrZgtZ60YVqabeX0NF4pwnNOFqxpAQEX/iDekixDxaT0+Do8GMRmuVjPLrnBDYGPCHZAdm
6fK2Fj7Lsr3ejm5lZ8ZToAd5nzuwrKq5nYfTterJhS8Y4wlhkS9hkz+5P5MO1F+KPB+qrcv1er41
QlbNeGldKei+I/zX5m+XRdcQWCNBl6qXcENIdFXr9eDh/PFj/CrRvnYI7Z6dusPieTn2+Y/rHor7
FiR79+p1xhacZMerRcjuE/zLU/l/HEZGYWVUGj2gHDpPRsc/Tq+CAyh/WluJDZeYPZHeoNcClcZc
8DAKrnZt15Ophhb3r9OtoZEwqkVwGoygLeWDd35tDLFMKlTRW4TtDn9g9uawzlioYl0RfI9fKng9
8yxeT1Xlj8OSOiIr+FZeqZc7EmyK5myxR3wZIREVqpiLHa/5dJqG/Fn7li2X/F1uohQivIs/K8eh
y5x+Hst683Wtnz+tKy6b1N04O8+O5DXg6bRQYHFL7ZNyWtTou4MLcsWI73dqPLAPN7urZ4BDr277
SmxBXeRF9RWSdizmBD/INQwwBZD72ny7JAo+4ConApOArz9mjLGtj9O2h7HD4w9dpqyv6Zz9/slk
aZGPUTbjZI/f3BZM9f89QujuIW2thgkuk9SjX9UWlVIwLfsGgOuIsCu2+bDDbJ7vseXChUD9j9d3
O0tTMDIGTDm7Jh0l/RqfYVppu+IhgTzWDdURx8lvYHxL0e0XmjWdPCoPpZBv7z6DFAeYdGmjFsQd
QvVmdIETFGS47DCGd1etnbegcYH00UOyj/19hbn5HrwsO0yGrR8L5eanv1382AsvmzT5lHmM6y2J
XIlgzxVZRSg3rw65VVXSRZVdp0PufP/rVOC+HPIgGVXYwB5TVZLW7QeQ6ZGcjOX178HI0O33qNnH
yf3Qqi1yYdMwE6kB1T1DjUnmgVHvPUhtjFf49VGcvkBSECFmr6oK2fytspgEImwKFoP8JWRfnqqW
XwKOeMJKkl6FWrjElksMQyG/vWZlRwj3uxZI2tELm16NwhCb1lC7gsYEju+ogMG+q7I0tVLiyZHt
sOUxarK2c3pHw71ar42Ep71Xh+Sj96B007KhZkEukr5UYdp1WYboWoishaQAxBz05pDtX8CrqAUJ
HfEe7GV57j0uooA1jvPkyDWlSNbmX/dCEZHHhR4JJSst5Wk2lbXKvAzh2sa1D3x7u5FvVJd2tUYI
2zrop5dyrsmKjFcajk/xg4Znb/27cV9kpBKZof3mymUlcHYJd7R2cKHDphc3jnxylmQdvc5GEDeQ
JoGi7+kcIhMVNDGFctRzxQdB7AdHTju9zbnFja/Q1ZVS63OwXH9wHgW9a+z7NPP86dvJ0WlUtFDx
nmPG1JEYSinxXcWXEyYRwVXE1IlDUIirS1tTUT3zykgYZynWBW3JS19wBVVL5VnrNbsrbAtXOmIP
vQ/81WypoVFNLQog3RDI13PzYUXRbkOIE7wCA/g69cDn90OoDBpv9DMjbMRzOyKyaWsZ63WHztq/
uPH6YeswGh75tComz5jlD2V0M6JQj5+gfHJQQSEfcH2XouXEsgX86MvTgStW4AEaSKt4bV1uwo5N
UvtViaNvZ46rG4jEridQuXOV900R6iWYB/kwbkPVzGHevJ+pUThn9g9YioV+nvcDMPPgKK4Pp/mY
xiTxl7qy2gqIsDrWNlxtRiiPDR1Cu7/4AQ38XDgq0ib82fKhc0MNGFWkbERj2BuAcaUpGIBOEg6+
iZP6NV8CPknJAyJEGwOQMZ7+42qHlvi99y2BlZeNV3BfDXnZf2wjwuUCzSSOebst9/LlH6vnX8N0
tqfZtdYFAf/QhDTHj2AkFTwG00jlYphxl1JPzUW4NgHBQ2I6H+fHqZlQvrmfOuqoRAMlSrQuGUXA
iUCDg7haMZ41hZpJ/GE7TqdE7AZHI+LU77oG4MuVAmLjWA1Qa0pk9YXGjzRojdzr5rkZt8Fh7c5z
8J9jjVWob+imKwE+OV4XDBSJ0Xje7MH51o61hgSvsOWMmrMgqon1Q0ay1YS6wO4XgcxK1aN38bxX
1MEYfvSjzRvi6XgdDJvATxFI6lmGgifirSMpfD63ltfraUzAXRa0JjP0SUEYWFHOOVql9aN3V2qj
Wq30WTnLmpM+oGMybDIn7Q8dv9c9egjKMyiTbVVv/9Dq+cwqFAnnlBhJQ9gNDjfItOIG5K0wYG3B
QeKeV2Ddyr9ypfcxtycV4+cIBJEp6vgEpixJXa7OXU1boO5Kvc28w+BBjoBGWU/msyv6a559uQjR
GDybcBcftKB8NNguqcvC9EhZ01lnv+Nfqgt8aFGjVfQYvh9SgjYYBJpyfA1KvfQMOrIrhSBqUgoV
y8OHB6TyFn6kNIpWYiivdJ/LRCAtRt7Oofm9u/mfNfer1ygZyRFDn1KmMNe3vcadsmD3bnza0Wiq
NxX0U6/gRcPXyygV14dyxjRrlqlBdLqkmslEEpMYl69+CJCCcaUlAv8H2ABRwVQblcJ8qnmWWiz/
nwHGPmWsk7PEq3WunwkdQRse2Dek5FmSwrt8Qu0BSQOqaw0v4bbxshCA+GVAqKZcLeraxi3ln4bo
e3pQXREKwFUJBJ2zCIkfJs3JuUciEPLZSrK7tM1xNa+XQ+LwFo+Az51f7EzuHVZOeuwdopoOFNxd
bp5dBAahXVvbiZdqisWMTVXRAMmxifO9AG41ki8tKnmJTgF+qYYRVrZA4io8PDO3CjutlyFZ3Tqn
2G840Hmf56lh8nvW+9zjVTs00fp13XyS6Qc5hhEOeISpb2VrXFHCUsjYJvL1uGn4+UVeGWPOofIV
r9ik34sdnXuJ/3RShu14G3BwrV6Y5xnhrEJ93oUyszDb4JNV6hOl/IQn1buHYg6KSq5pUpCF54cs
2gjgdWU5YeAaUgx8BnlUqbe0slk2aDcg8SFs8XBMhJ/ebigm8oZkTtFTyX05MBTsWXGeJ6IKqtl7
yPBDm6K/Ta1B4eyQJe8Q9xB0Ys0fK54IXPs1JlnRHuA1sKdZ3yGVRjmDV+Qa94F7ssYGpkPEXd/K
gqtw2c6GWHjoPjNKufkH8X6fi1P/nQjICEGt4gLeBXTZhjMXfAi6H5qXk55Hl4MWM7H1Hr0ARsZu
jGZmwKyUU4UCnHECFCiqKGAQFzgt0uSNxT6BLL39JKLnB7vbGO+4P4eN+PyADRncOpEeP4MTvcku
/NJJaE7Kt8LyC+LDVtpEew/gws1sEQ2Zslwl2+ESfiCimuq0TSETBrkdn91aaG9BEppmDHlmIyqB
72qDq1N5AGPm+uvlmThfQ1WM4CfnAj5eqbcywPYQ6cbXT+6h0qTp5Ac5/qK8AOaajQTUDAf1aeG3
lVkK6LixiKppHSNLGr0NgCRuHmgdJNFIDlysa1OeQMh60GOycXWpyf5FZ0yptkagUgDdRkvvu83J
3HmSIjOsjLvmxwuxiRjx4Vw/ny1QfMJROxcHEIdQqPcixVCB7dlcW7MOzfULGllg3CVDubwIh+s7
R3bLTvIM5+nUsfyYf5m0+HZWFRH2hXVUEhnJJptMzh9YFG4wRlSMN6qLzyROz8+8aMbAMb/3+snz
a1tRjQNPiIhq4BqNmIAjmXr5siBgKZvFidpOZ70p2+Sr4x4Fhm1zmHdltKhiQsiS+jD7JiEB7sIC
fJTZDPoQRg0vsBbHcIy++RCiHlQnLDjjIT13R3NoTjmeKn4F2Bxge79w8Tv38MeMwCvEJOf/ZxRd
dkGYyGKHkhBuIWPPrEKvaGGxXxCvcKYn0zQdDrmUIY04CkmBj8lJRdiG4Wh8ypC/STTaw4tltfS6
HiebRSnYRtRLalJajygcywIUA2hEXGZ0kF5tNGbWg1E249+gegeSzY+GHSbY64xBDrTBocrxLwGv
1BbFxZLadqzKK7c4sRZIZuhGC6SDEDcOixnsdpmJIAngPwaCIrNLMH0qr7Jm9IFJw2lK96StsrWR
TyA8Rt3FD1vlvgrNA9dQeVDevidfuMijH620PfG/jD57MzKJqkK4J84MkbfC7D2i/upL8CmfpEhA
FEni8rws8I89NGS7zBquI54CtOgLjJogwVf3Mv8PZG1bHBOM0xhmwEnPCLwywPj3zPBCRnx17dXS
VpPULJ0exZqx7yo1DV2ckk1IYSS3S+czWg6O1knkR/tQzs5juTTiWBVFPt3v6ZQ/wgX5DtdmTogf
sfczFVMnoEwO4VVma89lgo7JE2K03XRq1+oiFn6PS1A0x2yPfrYsrNp2M7QI7yDjgQUogzek0Hu4
hl7cL+EkPOYAHHbPxIplReHFdkPNuiIjFrUY5DOO/AqHaLhyIk/OQIRNY/UpLX5BAg19LLFk4Czc
e4KJ+v66xOKydJYVasDn4owQ5eg23OOWM2vb7ElfNrTAzH5r4+WfJ4EuLyXkAbmIlfV0T/LnWWtR
2B2+UYOax2z4ucMQYE2rlLEkoTNcq8Y5+Hr3ERay2713AIp5k76kla8H5i8Ry4k+gRhxN4c6jz6p
Tppd6+V6CFRd83hTUiCjT2v+TFcDCWpzRdUj/2Vc4mx3FHpC0WTrw5amI6tx2kNs0vQKSND5XyeA
kRNaO8tiXLC56DB2Up1FY0k16by6DT/txha8yszqU3MsUIXpI0KF/C1jfhbzcioCiJLUiDamW1iJ
57bIfWQqiKTvuFSvUBl62JK6kaustIaFhVQyWfabfMOcN04A28Sc9LJhy8YwK85axuUhg5OR4edX
9sOPnBCfBAvmWrYImpIRoQ2fYgbL+q5cjB7kZQajLdD2VZXI+oRedsU8EAlK0CWEaLwGZtDl7Nik
EbhxIJ7llaWq4/xAkjgfZr/nsjWHQY6pVwvaw4u3hMCLdyDyp4IsSeC6SuVaa034J1i14LzKxFIh
tZG+CeiPwD/s4D1l5w43NWaRUHm4+I5i+AMjaSJ6B1p07DEIAjjew9uZnRiYCyHutOuZKyObVDGd
Rz1cxXFGcIj2nFc5U945W5yaNP9Pdk9P2aNscUKVw8Pq8fxR4fh6prfOemzzzBGLTqrzPSKHnzwX
QPsdZ55YIzWgp/Y4MDCKBsQULcT+fDNk8V62ngVvWZ06L2KA+r8IYvA70RN/Z+lANVE/qzYxYvGr
knG3UsAepIythaUTVoBLP5CxB2hTsA08qwG2y/Pc/feWKwNPYzIdPzPLKVXXygBgIFojsaXQbNml
zfJW+0b/YVhBSOc2KarzJCd5F347EKx2uismlZIyw55I+XESpyDyN7pWNqiki4CCm/Uh4pI9IjB+
sC00h5ImvH7LIQXXop/PM632erp7XzNb17dFdwPgdAjw2W8ibBS48xzgYnXGX0rW43FAFuhq35Cx
UNHx17cgF36r0bHPEReaAMdnAx8rLB+AgPiqlt7JOic3Ps/iJ/5X2CDJg50IN+5xz+/SaJjO/lIc
uhGMZMFH5BK0xO7CbcFR9fEAYyNmf9G7El7Osjyx6actZ5NCInkOsGaH1USCrYHIr0MGm75BUgoj
C3pn4lLApzTUsyR2xgsdcghfEOPH90R8eNybsj+RoHXHXAHM2kF/OOpppZ1VTNnksKA2L9/BC2zk
/wExzUn6qgJYvU72e4XZo+oBaRvHCTVIyqYP0YA2IjBl3Z+aBibVaDV/oO4fOhOmcu/MtNekDY52
RAvv1TuNinLW2WRN74ClQ4dRquEqA7iKqFd+2VF0ymOl43BbjE3Rnlda6SLMFjNrWn6zqFqw7n84
rOD6K56oTew9RtJlox9hKzyPtg7PKp1wr5SrtsyFMZwjrqSuQ6AJ9lWnRWeqmnCPgGwVMr930kqC
vNahpA4Ppkl05g0xOHjj9zySBY7i3HaNerb8xt0lePYUWgGGqt4QTV+Si+IRSq64vnN3LbrPcB9f
EwJjqXRHb0W4EOdAq5Clb6LEdW7KgR2ZyE9pjaC05FEpNlmg3uv+hJaBhm/ot+omC7LBn1yW+3ed
elQiAIZhvQdN4C6xGOdfMb25V+3h9/1UiX7y2n82lXUueIzm+WrzYsr9XHRW+Si5XzG6Xxys1kDV
TcbcCrtBHSAvBJXJ2qcVH4M/E5J0yoN6qu/EKN7foF/uBCSn58KbgFJIjlgr/WLiqhYZeHWz7Xri
bK9EBAYOFpE9XqvhDG2FnME+hldwHlxPZ7eXdleVdHs24y6+TowXlGoP8voxz4xNJlVvTu1QY3rv
7uGJY9G92gB3vhlVgBKVde2nyq5IUsiomIovCkT7MEr7Q9s7e1LoLkf4cOnMl2CNiQTVbmh9HCoK
UG2gUcn89GOCISyNRMysKOoeM+YSS4jfHpdDcOjW+beAz4MpFfajlxiqrpFc4EHznYfHMANAMv67
yev+eDr+PCFKghxkFilZ3+GLq6n7S6aRCo7QwnThBZXJDdsuKqZaqtd+1w/JzmSuBDdUjJTgkcql
t5qJg9pr3Z5esAZXiqKx1KCSEbaYAbDbGpuF1UUn3QmkCS9ZHHSmNuS5qr3EYA3+JlVEXU6KDkte
YD+ACtfRgqTYmEevUtenYlf+t2m2ZF9D/3RelA6y8IZAKaW3vRKLeuJrqWYVhXXLV6kuaT13FJqc
g4KIUzgnCyhkaU8LaIhkIHEScereJ4s6foRpXkBQ91pfr+SmwgHRUNmeeIS0ZAG5s1Yy6BK7Uxin
ffonoJ1u3BpveT/oh5BV9ow26yAEQ/uXT9d1oCKfTqN4mR4YVPpDFaIEuVrxfIElsM6aXqO0CSRy
Jif0h+Bkht6XCvV565dFNluObixN1wKWniBHoJjACKXsTZD0CHExz1mCLp+PHbYseGqFACVt1VfP
JTd+AFJamO4n7tyE4neSA7Zd2IakXYvNGYhcaUZwlu1w4IDi51xFcBYnsAyhWBBXuc+11eBsk1Ow
fe++Rq/acjl1uXgEQWARVGXzD4MzWy/JSG6GxDGqtAx5t43SJX86GLLv9YG+9YTLoIPdat2bVDEQ
btzvfNdhj5DSr+RfYFcmKH0F59LQsPjtOuYScbdmuBj3sjY0wwyWrA4Jq4UUvOCYxy1OUrPv+LmO
cRRfWz5YB5srZio+GJLFY9RhzY5k2WU9uqlMaztgmp73sBEQqQ8zsdclsUuaSfJLtT8Z1nmw79db
aU3unbsCJdmqhNbU5+QHmYQXqPHibzqwm3E3Y6ScaRiTPub9+LrMMIsOD0SP5tUUSEO1wjT3CdOX
QNJtR55cQg2G6GzBkM6Weig/cNCz+B8YL2oGm26HuO8ckjnfBHEC4dS5nPb9+yk4ydnit+Q5xVZP
NQw4KOGcy/LzaoV61VDvHfQSykRUy53jkU2fRvWMXKWetQ8D3BsOnBlRk27yLXtCQVRoTM7i+Vk+
zRE16OBui28mQy8YtV2MC9m/ypJ6dSJ/gDuPqMWCEVQYtY61oHQ+Yl0fivJHry032PDH8jqpaXte
Qm/pX02H/i5XGb6NNsH986x/PQ9iQci24h0WyTzUj1QPhrHlaxGDT74AnjY1jQ8kpWhqhZhx1ala
yx9NxHoPa2R0ayV8vJOK35esOlpH5uqOyQokEb8yP/gsJH1VnhqOUTKTwuwyAEspULj753i/skHm
XVU3EQc0e+ktRiz1NnOJGD4ywtvjFhyd8nbpPXgj6edEC1ElgFPpi9rQbiZU3mZAFUU9w2sTzfK3
jLs5BSSCLFP8sxHNKLli25mur2BocfeBqpxVDruJeRm5+fI9BfQgApdQYkhPGOiP4ZJcwpfPa/3F
wsjnls8WwhBiFY7qYAl8UH8/eaB0c2cna7DMDSoembTIfRzm9ylOGz8NooxIsxG3ur/NG7lzaPx4
F+W/AUpRBflNN+qiWnx5DOx2SJkUi2l5xtfNAwEMqypWerpA6JtN/F2aA5rrmNZN8ShzDM5PcdXN
0xdVOJakGTlTkMjg8z1K0E9MuDyXVrPYNWb67/OjInvmgn0lglj6W/vyxlRvLiqLI0keuQ/r4NEd
k1Fk0WZu7JMeHbJ85RCnuoZumMS40lAdEchR9gdfot1HyW/k1lJpNRT75aY0jbVL+/+IP+nMOJv6
8h7yXuBRph2YSyHt/EZgH5bQfr/FHHQThP9CrCA3vzXd8KHWhJyNex9+HXQOwe4GyLInzWa2dUA/
Sm0h664ApRXhsrpNbQKSI1TVdedOtWaELpHkDB8MdySMNBUv4S37Z5pd+AZu01Nd/9Ks8lrKX6Bd
pCxXjDf4pyHmivdCUOe6Z1nsUZkyK6DM8UvWDMFzvmfqW3pCk0D1wWKW4SES2vKaN45rLOnnOAT3
4OjMwz/63OH4xiIpGpapwHyRmcz2QwCS6wH02bEOhyhqYOIMrjheDiOayNCZchjihW9UmnwRs959
SeRCIJG+B2wRJBhfFh08MY2xWi7JPEu3vSZu97kulchjIp9GCDKSDl9THT9DgAUPA6mCYupDMmQX
f4XAq0HRdYkWLpYVengMR0Sr7Ih5yaLZsFjWIDjjdN6nDfw1sgm4xTET56UP/6K0BQ6OjMtRWGWx
2YWuiFydU2whLEujB3ZpGqqjJJWVKQzgIBFTNepm87Ki98C7kKmg28VNyBy24/wvFqKrQrMhJ3s8
T7cGGuI3VXk6zEUHbeQTgzABwHlkhXN6MlH0x9GexepyZGJgqRsvx3fmVpf/f5GZ8JcX95sMr2NU
IbjNBOATG7TtRCKCwbghtEWDWp4X3D1OOWdkKrWRKC6wwv6Yn8pBio7l/Gw31lUQRgSvOjbuNt67
g4MkDthd1W0M7E7v8BHYnNLN7JBNCrT84IwpfotOeGjIjN6iRH8ogDpAfly9wV7/KS8z/2+uKttW
ZkjKvfarM5cOjqnRrA44oM2Hx8HAaS5jb75d+WihK75+hHkKTLgD4AkVSFkTywGf7yDGmgsu9U8u
Yq3rv5b5STZpwnmC90jSkwoKlREPFaC0EDgunZxXIyeYGV/AlFsXF4s6FpiIaq6HrhMcjofu7kAB
lFUYuL7L+XqHoBG7l11AushGGLt54rbfl48hDQ8RIof546origFi+XNjNH19Ln1GrXUG0ZCeDAlB
7R8zh9jfQOIaZoDXH2f87jXDHfgv+AR1HCmSNbFF9+sLUYWq2c+7NkQXmot2vND6b8TUJC0Lzirq
hHAnBpH9BQfG6duaYNfTOVtlYRpVMdqfGQX6fDHM4rAv9BgmLgqDj6CoDNAL1Iaj5C0/e+aPbsEb
gtt/y7XA6EtRXPzb8aWS+8HDOz/3xQzu0EuliME5/ES08nRQCYg3VbgZXhYQXxjxCCg2t2xuso+y
mHq5ph2DWsyByJfcdDtxM0X8WyZ6Cw7JF4a0KpWd/Kwph6lu0e+vZ4K4Es5RiqXRLPYT16Qjku/T
jZGY4ouPZ1zAEAS9bdpazL0UNC8XsH5DleCN2dOfm1Wv4P5Y1slDMjSvgZV30zYgaBMuS9PuLBRk
DK/jmEW21jBSqj2xTXyIdWoJc8+OjN4dGqCbxMCcOS5JsU7Rowdcgxx2APfAzhiyM4Ihx2O9R1Qk
BJbLbSn5zvhVbor01miqtN/o+v+M3dlwuqSM9cVffBgikxxg6zsND7J0fU+l8kREqTuuJZLdCKRd
lFzfesTSIzVqGpsz2WLSxSn9yzPPJQMWw+KNFa9O/5ti39XHTKtyMO53MYwCGWmWoUnQLdK1V+2g
26tkP8NbmnnlS0G8E4cpOUNcYuxupirH+8k6qRIZSOQBV3gd8n2n5a4eoAove8WIG+e5kbf+491Y
uWRkCGdtz2MBXE7ayxixnqMQsFqxUkPcHrPXC/N6N+4uAjyLBQd9ZdRbc4fOPGfhA201Wy6qlQfA
9Y91EloursfttJ3SrxzoVqN6P+nd3+NFkZkI9sxV58LfwxY234MaVUIkzDzK1JC/eplv+Llui0ui
gr1881AevNTN1nSlsQodYJrfgaqzapC9eqAUkYc+QQPyCI1IitUyfxDoGEnRfFyU3/CT6XzCs2g7
MbxGgChFsBBNKuKyDjwRkDbPW2WtLTsVfNL+g2jX3XD+0mMPpwb9sfPqtfdteYTRYlcHaQoA4rk8
zSG7wiPo6xXFIFnIwCnYezE+zApL7wSltUj94pPG/0nPMw2kxJRas5tXW8+2PCb9mhfT4jsaD53U
VTKmwu+9m9Za95EzFnsWile3QtZAAQa7f2m7+y+JjCHXEWl0EYYtv8j2XZ6IQGVBXU8EvI3vuMzg
zoATY6QoRzAOW7SQ3oxDqcqyuXGwe1bG0Thzw4OgtmWI3+SRvGzYgYESMHYhFI7hncYkKP72ONzj
0qM0BrjuKvwe1afeEjv7p1Exn+rAd9wDQNUccc9LQ8Tau98Z1IN/SFsSKqjI3sn1Z8h6ThidLlOZ
9Ehk3H0AvQQpqeN0Fjj7D5Q0jWHNNOnZ8BpzVHmLMPrFJZZ2hAlM60FhUXQi45xczBtQC+bk+NMu
NhCHvsiFKMLDVxlJyublSzAs35NPTIhS0XjlXuMZFD4UeFSKhtGVZBbgTvzviJZaoMu7NC14wkqB
SIBuLlQKiVviGYNllpeeTMyyWdnE0nqUqGcU807rWFnq/KDa4sy+i02kdQbosT/Xun1sRmIVq0fS
+Jn/K0s+vyAQFWH62lBp3UJV7O9ZAbJnE/UNDVi+DNKtOdDQXCNdPmX39qlfqa5+Fs3/hkjcqFsT
OVfWTHqSaBv8ZT4xz5J/uQgcW8a/llgKC/q0RwULkb9ols+xhq2R+e9suvjZ1CyNQ9Q1wWNDT4Ms
ecIjNyvHqSefsni+Q5QxdmGdO9PKNVXx6/QzSjyxkfcPQ8b88t+Mfhc1RiyYsrEX8gPt8Tif9+My
Kaw2ZpWJa8IdOFZ1PryfffCteIIBluDP4iD/+TaQ7ZQg7DRmRiij9Y7ZlSLH2bR2YU6QGKb6JxSA
I2BPvgi/DUKJEomKLSDXVHmw4ukU9jMQQmoOTFhylPHO3N5awZHgWJpVzeb3eUxaVLEjmaOlqYCQ
6d9bfctrOaZAEqBBYO5Cc8mk7KUAOd5klEfTlR5QswyjGAgeU0UDsrCmjdT3aWGmsb4tskTs+BeO
RHYYxt+so/B4uE6YrYsTlWHt8as6Fet5KrjhQKu3t0It4Vv/oGzT1g7Wf4u47tYFdzqDc4Sv2qE6
4zWJvFie6PHmzedOKPDFUUNysMYlsw4bCy2T0auZfwTCfSl99URputzhIWIeFCTU6SL5n3sf8SsA
W3Bwy+N0V0ry0RKaM7L5cwNiIadu4PV+tp+tv/rSwOglmNU3Hv5+r7cV5/y4kbxeSbNGHlaqwEZr
uRH7iRnCP5s4jAUxzSMLmfCgGDv+9VtCV/ApN15BQ1vOrbiEaVzibpoI3AMz3JTL6Kll/8FsWtFX
nKoKwQXt+eaV7yyGN63MhpYWf09mOAXkmPcrBzbKdQZCYJO3f//NRgmB2QKDLeB+MBSv7462VSZE
ep/h727olZCHL1Clzmsa3zgaafOReeUqXzegEL00RrjXAIKalWmHcbbG2Tx2q4gAxF2Q/AA1sTDQ
scYQyfd5/d3f7+dK7DV5qf5omk/IiJ9fHNsi9Pibp7DpoNMwO5DteFdf6oc8AwPe7M/PGyMlhVaO
e6dxX33clV2/HUj4EaXxC8VhkTHwZZGMR7CMTtFUBf9eT1qMmQT+cZbeQRHuAVRV/ecqc2tI3+Rq
aeygAl2EK5VIIBXIVZnmzxXHzlt9EhTnheINpY0f5oOwxW/3aBbHuCzUGkPx7jJsTYNvBL1Vysi0
MYWwYayLn+f7rK2ysk7UbdLdO2YbK7nkb1tq0KrLsre8FSTEfFRCzKNR7DiNuYLcNH/x6tEvoWab
OA5cM/Z+ZDGNHsPgLlX43Owft8LvXHn/BXeXUdOZ0fkW4NdZ91EAFKQykjHNWRbA3bV3o8Hl8sqD
y07ItHhS83/ky5m4378cieSOiBt+2pqzbqLWhldQeDcG6oaHxxLQG2FilR+Ee0hwGBvP32GS7Iyr
xi/JIHEgRaPBo910490WMiSIvpmoSgV/1ikKNyXKevR5qLcnsysGX0Mt51wMiXrHieu3o9iuI4uy
8VfEj3EzpapGF7kj+OOS2MWFCIH4m+P76+DZlyfzjgA6Im6+nNH13W0OTm7LwgbvRFDH5myYYfWl
wv6C+rGJyOoyPcHUNBLzhEuKTTQrUHPSzdxynTwrEzpIngwaic4V2ubvRauyDrGpv/dWa3sJCClJ
szL2NWB80+rg3BAVjtRhGaPM3sUDcvCeRG8jVWMemfNQdWTIPF6tJ6QbIzXp4p4FnGPxOSbZ7y0M
8PG4mIc0Fxm3iktAkUw/p7U2mIA+U8eTfevkubJp+YCgLfS1HQ4G5yY7pwX9pk2JA9hTDqzF9gxZ
j5XUWuYdihUxIPWJfd+nvXh54/p36gYw9NQViiLDMKyhzxE/aS3DwMt3b0ddxz0sHys5DLw94kvz
cui4v28HS/uyI57dDH4o8dde2Q1Lv6wfEtjjiTzkeVHBpYXe3mSWv6QIVpXue4L9zHxZ7Em52S/6
c2mtXIJ0KvHaoLzF1dbQUkxntB2gxl9uMDVqeQBC4kVh27S+fneMqeiM50ZzwVBRPYAG/H/ISDJm
ml8ND7L+nqjTMYbS+foYJkZBTm15G59nk4TLmQYc2ctZLSvaMu3CBsnIYqAIHtMEEbDuyycjy7jA
wWQnnCZXSn4n08ztlVblb7nv1VhOPU0EGhR6cYKlKS7HnX4vIqzVuaZ/mehHlVq6jjskOxJg4qFG
lA+Z4th1OGxMf0S6gKsZq11RqplqrEGmLD24HsTO3//wNnQBhn9Z2v6icAwRvSLSE0uam5R5/wPe
snZTS3tSbBBzeZbWrLJW/XoAyJwpgX9vkwzZWc0g0HZyGcNbm97/CYr+7KQdOt2igtJW5AZY3EcB
3M2g9aFP7YnnNhlUYniXgJyFa2YGcgwC87Z8oM2YgyGWyg5MYM0OFTfuHRucupRG2fpteTP2xAOY
bDf/Qv7G4PJmrs8zUUBr4MFz0W/2dNW70Fj3Z1TrTHmH/BqENn9J8WgtwZstlHLKxplOt0Sqbevs
xbVGe1TOjo7n9jtn849uBdjTFCVpGtrkr4Xnp4xWMeuS9U0EM/OzBZzR/zqXDGdI5panQjzq6pte
yeBUchUgpWldhHuSmaawuyG/Ky33BvGPn5e/XQMoyvjlzoufykuhaLvJNHKh9aC7TrSwniAjov1D
FVz3LxMNTiWUQt9liAvHIAmf8FNT809rftt521x5tG7XC6mi/AB0DdK0Jf/zxhxNvEomxyfuLBSq
QIvS95vbbqgQx1NUU5XMfs59yMdxtgE26ojK3H4WhWlrcBfbuDoPC8g8ZkA2vqawjYEB7Y9JRWGF
dWQAs+vn+P3kyH0IUY1AUPZk3yKBE3OEjazPk3dIY8/84VacmLtcWQys8BY4M240ZOw2YMVcZLcP
jQkq9qQfGxCm9pGnkvdwJhV4b6T/2pCvMWObvkFJ1zScNPvOqM14JhpyJ0eVeb8ZsXh0xeEKO98v
aL6QhdNDoanR0MmXVcnZkQoWRmYJNP0mIJNcqkz7jYDHo7B4FuNVdGqykqJImqL2IcMKS2n3dgf+
JrlorY4E/DGdwskUU4Tn6+jrTlFsP+ZUDXwD9dxDYqlWXtvt6NcVCyPJPLfZaBt9S18G8ml4xBrP
VHdQPFRLDonhFt5RfdAir7/F1ft/MMyQ7wtH8B4KCoZY/LCH/Oy71bovz61DmI9pbR576ymabcWu
WZh09J24QXqutF6AAl+aEmSOsjxkqYLIRwZFyP+w0XfwXRGwBY1zjsrYonAJOcxHr+iTA0ZM5XsP
IgXv04M1JmmKLpB9lwitCJ6Dj/q/6bX/RpIHSFNkJG8h0pL26OLXHJ3S9VfhGMRP8iKVUBIYRxHJ
WPR+9mOeuS/TmWCkoUYFbRXyLkyjNymw7QXVVqdaIiIKJwHRGRIvFTn1C5NatsJyIssdadQ3Pcp+
Sdel7wZCjnxQT33qyprE02N+nuWwmjp89nMjkYibH5aaEx8hjrU25bIh1yqipYtgJzI8rzavBvrC
YU3YfKERd0kItEVldsRlneEPcJTepnOEULz8yaXrCXDa+Za0Xp92o9Z6ubFa7lZ3I/phvwoyZuI+
BoEPnBWPfA4OXgbyyFjGvUGTBk1rNIg7wjQcHIFIsVhUDzJIRQTQdxVCem8SME3WC17GuvN3Ahdy
9V/KqfVqWEfx+Cj2yc0ykYdz9B15hp7p+0qo4YN8tXMbNmIkS+zJaUjeFbx1xz1wrsXwUMn/Cmus
KviD/f3LZ39LkoVNwLGy2/Hp0l/KtL9SWiIttK8Cu0XGX6RBmTo0Zq8iYfEAKD9Zz4/X1Ut+tNT0
ji+MAYfOocUM8OzTwOtYJEM4vSznZu5DEHQcb+9agKQXhVIxWP9EVw29b/0XZGs6d9BaJSIq6jF5
aW2zEp2SUhV5uUTJPznzKUS1pXMFlAuni0SXdxhbeMTpZbmc3pE+VjgSzL5O+NQJ/J3c9OCyH5Fv
SokvOtlKzApKsEYxtjVVB7m52NY8knYoydmHgKrq3jGIBSAhtXrEQlMAJiJfjvx7V5BBMKXE+M1E
X0bIhAwT8Ma0dM7I+45bdHFDGHUtc42UbHtPqfDD/E+lyzjKoa7bvDDwREpPIYrYoFqAIX7SmZ6o
VUO/EepLvI389M/aw1TQD6AmCFr0a99pIyB2UWP5K9k/qHDCdCUbwHJGXTPytzDTHfQ6XpozmHPY
gyBVhP6334zgowbMZuFMTwvy3iE47Qsv4HYKXzDJ7nN9g1+UWGMgmyuK7gmmqpfx4F085jnmf6Qu
PdrSpf8dppDdharBVAB4/tCm5kUUVSvOTXIqYILllzVYS6DMeNIX367dNfI1bbi077NfuZqi/hpL
44O/LHGCe4g7cxJU3+RDHEkB5LjG92Nyfaick3sWnl9OTjJodqFU6MZlAtvHSK5EWVVfG2YwUpmM
a9c0k9n4emPuU9Z2i1EmiVd3xUq9MalHJI42jxPT7YNLWuuF+CrrQiQL0xDEa2n9sA428qvRR4gO
VVOI36R/mdwvvwBR14EsjMX/JXy1gXhJbvbvOeGOVzcXpjQrHA0mJbVFN8JX53wHwL+UuGU1NcH8
lGk6xMDZ8VrmKWIqLPWaJIelCxx3A86aCyaM3heIi2AKOeWR8Nf1Y4HZlnFfTx17qruZSFSiQFl5
C9omTA3F4dB62wndnK5CutNt83XfaLfkXdsGsiDlIQTi+wSY3W2/MeXsaUW3rYyfzZGo7oDS3cZo
BGIwWgB3ecS1QZAHcwb5q/SWNq1S/ud5tJVPYo+vs3tBxlF9vnjTbhtPMdeHFWj8mj0tmsnvifZO
J0i3phDsceLRYnd+D43AwFJjeAk98LQsghvCL/YcdnV+/yiC/wWUf/RgjZby0WxO3ie9Bj69MCI1
eRbNjZG6JAyDjyLJ+OBqjp/6/pif8tpNGI8RHYqCCJXF1m461fuHw6wQOIIcvdmLX/hls0YyQl3W
1evaSGoFX7JfsObbPUIsHZ2J/jXop2Mr8eA18N4GId+grfZUtS3azV4SULL/T+zmhtZCNs4vL0vH
3dCn7tKIeos/hN54HOwaJwBTWhjFgTqjdCvhd4Lp0eMHxFR6kwCKMk6NxJpG+BHmwCWbDIjl138f
pvQyQaseio6tRFfBjPUKs0uRGmiZZlfQxXy8kkOEvBn5WtVeXL+IExARvGErBJxVNCATVZSR8OZi
53sP7AApqs7h5kVdurE1O2i6BWpttLlCyZ4LK58HBLeXWQeZnH4JPoiOOT+MUvkQMogYMT7Jrsrq
gcp+QBHZahfEesGO+h/Jehgfe11izFC+/apH2Lc/N3JVtDpS1Qh0Iu0kpTgreYv1k7qC515a9N5a
DSnILbpefLrNiZ6OmenXFRb24n5tiJCrvZGAS4P/UoY4ZxekiwjI5ejdOiXKqFOy908mqyGVTrVJ
cslxb+A3Z25fYuMQep9Njq4owPo0MNY34fPwG4OPLUXWsc0VrW5lXJmvy/ZAUShdh1P4CtQ+Z8nf
0SCxPGbImljk1jg76zwKAM1Enmy3g6J1fAOEhsuBEZM8ckcaM6lBVOdHKS+eIC7smEKHCYZoYe07
jejjsw8uC0e3nCsxi7wy+77TTeenIv24vn7pn4YfP+Ut1TAFUykT02NSZpu+HKd16RwnEykb+NVD
rXLfoq1yQN0TmdqaDyyigAJoltvUorgiObYsapmk4YzrSHaYLChJ3RtrLGHc2Uo4lZrMJjW9c8IS
1wlNLxoNcrFzuQuO/NcVRFHKXd08tMN9adVFmDoESH5i6X8NX67GZXgxh3yroNRDfhRmoTZoPySe
jUtgeB9hNR1WACtxB2yB/mEcuTCQXy3fVfCpGZJJ673eDB7XB0JnYHQU7L6Cs6AlwtIJVLPGFsXc
M20XGdabo+x3eqa4RjThu3YTrwOwDj/QyMT7vG+2FwlTe7XNSv5RWjANEFHWZwXIZkz/ph7/cjiS
WbnFxUvSejwz0gfvFqkx4xGg2yJ0xrsccHgR5AjDadJSS3MW41At7UDLJhFuTI/B/Ch8jBoi0Xtb
KWIx701Ln5mITwZh3f0TECpkDJ8eOhQeLmyLHJJBsMhBYkp1fWJ1DxxChoPKgdtYvq04Q4aT4ONY
yEWLTy5Ha5ml1qvjy6fVW6lI4qsoyB0MV2uroYlExNK5uby8lMcBuHtjzcs2Mcum8HY8AkdDoEBy
+B14s8bgmFIVVLQE8wM81nv04lU6Pw6YVzENm96ixuWm0X4EgwXLkdTKKvUZxYSA9FPMKAksPUa5
tMRgGxMpwipJmIQdZ6bPlJpAkhIAn+N6A4AB3YF7phErtH4XHGPl6Eo1TDS5NsSffVMZLsa/iiEd
EO09Q8KMtZYqx8sJhvGIxaQa37Ohh8eO+QaGJWqXMI/ljsL/5XhupVaP4kDjK6/M0VkDaCTfe+ja
n8IBmWuQL4WMhDD1WzjdrK22jUjKo33tj66SZJAZy3KlcSerW3Psvf7rSxi99hgkKVaJ1H0yHPJQ
H3EhigZhADo0xwpVIGuATVoVL2gt3/OFJcDjd6aSJlB/JytIq74PTHJF9T3BY5VI0ugdMMVyvSUs
ZB/5o3wXZFz5MMG9sdip6vmhp3pbYQg3uGmWHYJUp8jwBco0zqfzBhUbW7qehHLueVp7AUnM3Yb6
SiAW8Xcyx4GGTq6sTNJFcFu1KVtDXb1+Jk+JosEaROIeO0TFG0vS23pr+mVtU0TIG4AzEBlKFwrv
5wPlG18HOggSOPvSOhbeOCWLDPulplB9Q5Ik46Jt6vPAlSNUowFnvuMZWzr2IiZbNSObgvSP4eFU
Onlm31eDvW0MhV+j3MHR1dRrgXNJ4e6dN83pBndl0vFChTuMsiWzE1ekv2fkzP8kRovQ03RgK/kA
eDLQqv7sW9BBx+b5ONCZ1WxWH8iJ4P3zJb7X3JmsnJeJinYHylpoGlb/YTOvgT8uZelLn9lnU0lZ
IQeszub6VCDG/rP/2vSuxIoA5R2aF1gwJApKZWfqz/vmKyzebXSMC/K+uruVKAf5NFIp+8PPtzZ8
4XrvBCz9wnMKvPpaJDRlSl1vMj6ApkWqNZmcpxyMSf3K1f7ul7wHcYwvXnaf55wiDasf+Aio8//P
w1wALYAZ7sqv1P/t76OMKAiTV4UNgPeewcK8XToAYPoZ4splCQGjmH7kD/uIA8Bg448JVCLpt+j3
EamfNzcrVO/Hr14xoKDPCLBAj9oVo/DXQLVc5VqdkKT5ZwZWmOiIAm0QfQhbhW7biaB6w+2kK1IP
H44aSCw8a2lL/pI9umurQnm4G2wKrEZjPyCmx2GUVRGXg3Y3fuevqybpFslB7/8CJJxz31RbXpue
x57OJzL51qacJll/lhE6OJV8H3TvMCjnLl2aa6/R5N80CDvOTUQPcXyf/z4hpcNGavMMemn+vZJm
2ffiw7fnrQJ0WdQiGzJcT72RYsEidGVIUZSOV8tSl1oAbkmhiopmWOtA4FcIJRJYqD0L0rBRJLk7
btUh91wAechOpVTTMXOHswartir5jYfVciHJggS1jesKNjlHlE7Z6kgqd0UosfergotVAPiTJT81
rsaccu579i7MnmP4Gy8lzvX36sBlfSdPRv/eWlI1vd18uVSOEQiSjQZwlPdhhGoigi03dh8ZyyC9
hiieyFXWJKYEVQWKEkI+vYx8FNkBLBt0Sb3uxsnFut9gbEEFW1koaVyPBrgTaL9iQpkhvKZV27Eq
VfHYlE9IREUe5nF2aWKPaAvD4J0yYt03CGqdralCtzd4c7UjA6Himkko/eghAR3is9eamWRfiL+/
dNANW4m56YxSTkW0BD2mAqwaaY0PWldbzmaYSek8SN8b76RR/13EyproNBi8lzGm3xz5PgECuv2O
ny+fWrN9QZ+hILKDpDT/1mKuhefx/l4upKxG3nTz7qd3OUM5z3+SN/Zongu1hPob0FcUBulkaUE8
Nx13e8J0+WQP9yyGBPd5CsGTou0f+1xne4RhKUTOTpHY5xIn5xpnf5SlxNwPe3VK116DfHgoscdz
/1slXWA0c7I0sv+yaReJrjxytY8NEwkPPQ7syPGWaDJaKrp88qkTVKiHukGGQAlNw4PSjLZTVCPM
6h+pGmqOmq3D8c05eMsY2H4ZFgljtJMzTLoaYx2etLebLGa8KpnuFXbA7sjeSrX0nseqyGWhfNzI
tPDT+tCz3nKxHXhjM5LV916QOcnm19Z7pf3FzhRwqo6jaBr5hu1PJbmJSl69oUhuuaZ/VCRfhHio
tpZe3deXk6z3SO97re6RzSoFZK9Drj9vp7H8e4lzVEmPVM8MiRi0cZ6u0Gm3tpz75E89R026yRoQ
HhQJgQgOtKl8goD19iSUBzcM1AXvWFe92jESoTYsljKltZXyR5VOUlVZSvDBiGSbF/xy7FmbdSvl
jNZMCEekLLfu0SQOpvO/2IuybEYZ6OrdlR2MDl2u18fkKfavb+7gYenaMrAZa5ALiWYZo/KNLMJ0
ARbnzOsNUJjcAcZO4c4ZkBoOIwSyGkceikFJeEtxSMW0+yawJAIyfd4hE6iWo5JiuDEfmPaOUVs9
cDfxXS1XpacbTicOH62sxYrF5LiECchcceUK/SoVIRmmSlgwZJRnCCkwqthzJGPePgBVsfSbh61W
6NO7DaeEu4NZi+QyVH0DeazRcK5YoD0ZzEFdLuTduIROc/boLOanxQk0Dnj4PYf5rG7YX7hX+vQl
G4yA3QjCllZTuWicXBKTZ4As+Phz4vUzyyGyPvj+k1Jw3vbl5H3pAG93J5MgFJHu/OgXlbZUE14t
hm+b4pWHaSuyyhsb/pNx7WeZwXnyL0n4dM3eK+Yxft+3E6S3WI0PiOmjL6q/ojJyeaXArbyiYnGO
ZfG/JBomzdHo3K81acsb0vYfLbq3BmaGshxiqNgm0xcat5dgqhkAwLj3zzu42unUb9xfskwe66FR
O3XMqxYonjF8x/POdWqyW31k4wKrJyWIeaGxMfir8Un6S0w4yR3hYvlvIYeeXUFOwg7X6542cnjx
qq7FatVecxSCuijmFbaoq7KAt9uJskR8lbUPOiOg0UjveG1fo7WBebgxX3UAscPG+UaM0qMi15+0
xQSFVJYYXBEkEBUpOEIuGQI1WhvPP2UqI4fWsNu6VN9QQ4BgJv+jHcc93bNMDC1BUhM/k5Exb0+W
VwOW60kgAFEPgOvpwOk2egdNX1fW9fKt3tI9Ljldhl+Gn3+BWilyhjh8XzTSAOHGdvkh+IB0E/8g
UKzbrtNbM0rLgkAIfxwALc4e5UEfRSEoabM0/5X+TXMteGp37tmDeRETYRNWww3bJnuRMp3rjD/d
ULb3CbGFfXYaYJH2CMGRPmk3xoMgMdf83LQ78/GGa/yIN9bFba++dLkeviVyi+WHOxsHLn7kUEXH
O5fDtzh2CpNebOIwIYk+41DajF6nTbmN5oHLMCsA9u2BbQYO+m95oMimQ4Ih3UytabODyRAJl+HR
45IPYf1hbYFPIIXteLfFwF8F/lRpR8uZlnW+3LY30VhmYJP7nYf69ysJXA7L3+HjKrqVidzBkLsh
YSYw6Yw3Z6tALrMGLpXLT9/K82phQbLCXU2XEG2jedRapGfvNNd82QzHG7cTxxay2fJb43uOCz3Y
hOAU/TS8dI0bjnS8130R8Md/8eNS6GwtrznFVAnVBWUeqcVlmVNC4zwSd6xoFGqp6tYX2wce6043
757yQztLPhQzOgx4c4Epx4A3zdwtTi1uiisTxKsj0Swuzd1LY83QGYrSVYbk6TgXCjuEGyTE/PzU
r52J8NEQO6Y/jReraRLXBK8bdSlmWcTHiYnWGE+yvScmJe3w/qTY7pSlM8pZgfFPqjgDA1KRk0eA
z5yy5VNAqA6EWEMb8LwqTcBfnPlvAma0Ky2gRowXf/uKWqqaF5+xGJl4jqeEKJXGMG5Q5r44ukTN
kZcyaQoYPl5a+1GpXlLrQHwu5ileTRajkqsrYJYE37fb5ys8ZmcdquY0KwQFCSlipEaxV/Voj3Aq
W/gp42CMbAp6q1WUphn6U/CNLQLY2rypKNhAa3LKIylEOjeeGGzmEPAhYBngs2mzF/YzJcOz2waK
QHw6iaqJkHurIGn44NlaHshsG2y1+x7nkJvOLMK9EMe972nZz9LO3rz3QQcqKakLqXeqOGnII+tG
uPF0Og9uVmunEEl9KNBsWdNBl/baCfBpe2f9Y3a9NX4HYYAKtUwYHwuL04cSFmBzAUKDWPI1k+h+
uDpdS+DGsc0gIccuP1SNtcRjb/5HsRd2DnOUIIqSL0WKy0wogDtZObEMWVtHeYmtckdXjxZUrMJs
Nj+fshybsmFMmWcDBbGKY43s20i4dSF8W1SKucnM/FH15+bApJ10A1UUezVz9HvJi7Rp727NTDMp
tBCk8N0ZxwNUMGnLyxKdZUfTQ5eT9JS84js4IAFx5Z9KbnhVg1moChkXX3/9GDh3yyO3/o2CEtjw
kz/fpdCSZmVDuI56ra55MlDEm1YUagobnsuu5ijb/FtpNAnFZMlX/tdk/aXceaugI/gYBMjZTty7
jdAD2ct9LoduU/A7d339A+UacK2LgqnDRzbwP9PFowLIXjoZdTSSf2J+l0nM4T53cZLC+xE518Zq
W5YNRgnh3CIBPgdW49KN9iBlC3JwWYrhhAA41ku/CC5R8OPMusDQiG6HYr1uxYus/Kl/yJkdbGkD
SvrtNc2WUe1FsEqeS+WI6P5vS6gQtK2r4v9Ajr7aK1Of/fchez61gOr+p6WeXkqKxzZhWDUqsB8M
zDckzMJ7T4/l9N43gXL5PttseOyHK6f1/6Xd2+I5pT+Rxy77fl8GjnBAXwdLrrIo1ZiTU8L+RV2x
Q3K3HPMIfDZ8df2t3DKB/ukRdINHQ4oBZPBg4qcZeuZKUggF+Ut/uokxh7yZLKwqwIIhN+AN/M2U
Qxd0Chmcwms5pFbwdtEvOTxzN4JU3BDa5cFJQQEu0j7lKW8Lk2FRmapRZBkySNnuazUVsXNUlh2x
Mi4z03mJE/2yITQ6YmWi3V5Z9oZx8mV17aEmwy5SXzs8PnOek8KpW1p7Ek0QH/M1lOYziKSoj9Rv
G8HsQDLRcLfS2PgHcfMe53sS9K+c9uWbR1MNhBT4to8O8M98R9grjbMJOnnR1Cphe2yzbV5SFIRT
Pu15ejKX/4xCkiGyqfvlQj6vn/1aOr/OxrF8Hr4faRGr30Ml7SMsndq/kkgRzaoqW831mmaVMlqh
nueII8sBI2PBUTSm82Ok1dfsRJcXnh9D6ix4SGIWRyRh+9EF/gfGUi3DtrJvMwN4bXb6rHniUu28
MpfIsvnz8cGFEDgwv99ioeaTIpPsr3V3VT2W/9/jEA0aqdsvXeExeWKKnbpOAg/Hn8oPA6IDmom5
WTwiPTY4Zm3JA7odg02jmLTTUHgPpckEqWG+IM0FOpJmr/zO7RoY1FqyRwx7eUtpzFj7A2fc7JBJ
+A4V51TYiwBDBCmO//3aJ2Y935JRS6YZFLIGDPMnCsrZ+lu9/zsYgm1n2nfrvHJ+sxwAAJhNspsD
4X5dxrRZDvzWvJDiKUp7nEqPvdWFxm4whY2jUA25oH/0VIbu6Rh0il6qVO/yvX/Bwg8xrJAby4NL
bnQ6gM8SIONnxDqrQn2wOGfMf6Jhb9CxEtvzG7Jb7kP6RXfYOWIFfaBynbYa9byOSS9ynA56rDvp
XesGlqouP8ZiCmBMhhOzNG/taCjoblZJmmW0JxJ9LQaneV9MxyDpUW6fLTFbab3OotVx8iZ1u4W9
Acv9rvr8AZqU0zP9GjusCAlVpbOAs0Gl3cDjl/8xXwJvyF8RpOPd2HedVwZ6pfgwSniwksjd6kZm
q2PmC31VhqjC+bpK4hoZKepna3dmQRNFW95fxaN6XG3QiQUZQOFsg5V0+mvbpqN75xMWy7ChXZTr
6bCQ0MzhdvzCxlFeJtTzbMsxsn6le3GXONvOUGYM0zCQlWNhHdSIv1n8Ahja719jOxSXiPRGknIv
WIpSAdP0mxkhZ2b07vVUtI23+1CeiGuvwrmeGsdEqPIx3roa1HLPaXvv7kdgxgMZGfJKtIMnaufC
rszhdsxy1jO0AEyzei1bIbil8FTACtUa1Rc8kGEsT7u1xc/Ipg3SeyozpwdNeasYtVjof7TeHP/u
u8RWAjdQJnWTiCrSx1bs69z+4h8xvxrFuLINu2pTwsAQgk8HmTIfHC8ZIPLXGQU3Ut9Z2wdmvrFe
xc5rqFTazAAvThcfJnJxaat4WmDt6wVOeMvEuTfMFN3q30aLq669DzNECQSeCgKUsFuC/bwaMbjw
TiEYf7dvsIRp3cTpUCUQFlkl0zpxQScuXG8kP5CkH94O3vMuXGlUPkgpCIVPtFEoWgHhgTTa1s50
hlgSKlbvF/cvN8Uv/UUYiP4jKVqX26K5jApi3WVUoAiFZX1qe+dpyOXzPjUMnwxbMNvGmsj0vKU+
5vldv4e0xyTPw018HqaATuzPajhledSKTCqLEkr2pu57GeCEOlxl06YIEsvYTijdszV3liBovHPc
EJyxF4wW8wEf1BQuP1Nm1CqKDg19Hov0vC1NOR0ipR6zT0IBgdQ0XuJyf2+0HRhNf0waWAA6qReB
QaribIFMKzmokoz6o6I+xEohGvqEKsuDMxfLAc9L/YXqPPKR7PLksqTzU9q5nbuqEU/tSVs1Z98L
7o+jZVxeUSbKOHOpI+XvbI4xQxbrCdmVd1p6YhICI4TXUX96nWUcd0BG+CbskW68vmHgorqxoL6S
yilM6ClfkEX7iibfj5a1xHHHDt6hB61Ya+UEuahUj3a43LdiOFo3do40NihoFwHktbJV9EuI6ECf
ikfWHbNg2SpPamO3s56MPCFL4hBezQ/x80no8KCbOQ6YiGUZMU7UcoiPZO2p3P5J42zPxj5icC4Z
0pb/vno/3vN3z5kEPXChS/PVLy5tGVtA/5pojqOvmgCUtm4Pqd2pTYmyavLLzBzyF37W5V62Kdux
NKA6X52PDF0IgKmt0D7PWWb4DoFkTTzTilzQAW3RLrotkHyjM1d9X1vxJdCeaUCc0aGxeyO0SV7y
BSLWNYCOcq5i/F6LtpQutIPoeZsDkOgU5W9Lq3/blI80O/wioigDJEzhcLfjvcHuIWtla5EwW65D
O+kZwf6DBQjd/8c6zJIU8MXg4gAqM+UPyGxOQu2XD4oqWpiAs6/xjqJPwVrzw2vl10NZCZJj91MM
z81MXbawE7HVYr7xFnuGfMOdGvHs8fr36HoCtqSDiV03DbtCaP1gorD5i/kB4xbgdorWG4L2nKyl
G6Jtsju3fGPDRG8c19DkzxGPfe6rEntBQeVDMK7piebgvLXdTIy16FL3YZtk2sB27eotmY0uiEQE
MUZ60uTpdoEif3dsALGlQtB+IuSpvDTwpNlB6uBwdpj1EvT2NlcGPnGpYnTBgrWXSVVIOTluUcV8
1zyglPFWnrhFsF09YbwIM8WZ9qbdWVXumuwb9wZqC1EHxu6pVKKt/b1MbPSb9dvYm1GhBJ0VO5A6
8avZK6QggMycppbRtpBysLR8HnF/czrxYo2nlxyHbI0sIiFI67NIFPL/sX31+6IdlKCnmTSXzN8x
gr2ZmUjBzqZ/aqz1nLgoXnVHKz0sAle8EIsdleK9V8bBPh6WHfxy6ecTZ8+JqFkHPBHnOlgy6Ohg
C5jVA7QoSRC41Ndj804PMjIuCyCkwlQSRMDlApCnWk2yrWXoBmCOCYUUlphOGFikMDbtkErCz5Xh
PtdZYJjDYm3LuHLE06GcAXpfTrYXqpt7dHBMMDukF4t5pCjGbWcf5WxXDXjZ+whiQilEJeRMYnL7
l7WidNLp5BKch3njpFviUr6Yr0aJhHH/LWrLxcDj+9qS1zljBuA/ogk1oKY4u4p2C8H2oaaE6Pk5
YuPILBgz6FrldzJ2GIMMtGtPFNvnN2kFfrXoW6AjXwRQWPpzlXK131ITayLv5ImMuEhy9k/l5WyM
5QIa8KdLSZ+RsTp/ahhQDQuje/7bcztozmNJQLT0UtiaWyBSTDbVw6baxAONfYWqUNWyENN69+3M
XoeCNdU4MnB2KRjQQfemAtpbEPbJdqF7vmzFjw3hgcgbUZ1SzxUwaQ6TaXM0z9fmiGI0U0q1Dgaa
wSDEeVSdbSfaCvPvhcauADEtSpfTL/kajGgTFhQdOIuuE20BXlZHn2dqPsd5I8mIi9rfbwX/C09H
8lWquKCQgigcId07bVjoYDuXK7eKJJlkXF0KqVwnm2cRI4+KIgXzSUGy0COy8Szeb9uUS70hpDi8
Yx3nOEs14QiB4BlSnlwmRz7It5VhT8rbLFEkTfoNWkRFKeaiG5zpa7we3fJbK0mDM5nrgFVQMCNO
D686b64GaWLgR2Aj7ur2zO/weD+l48cj2ZVqr41I3+J46MZd1YgNM2TBN9FeXVBG6MyglwOhKBf7
zY2Z2VUZr53WPiYDDXGwDL9xwfaBsDhN2xCrU3sY9ds/Qe8mDaaI0S8VlvecdkWdCQRRBjVLIi3P
9lbgdI+Tjb8dQkcuUAOnKmux1eByvDIqim/oai1zRLIIYBWssexSh7NX+hABWug/TtJdoTbrtL1q
5jgzQdkGSDEe633nSfLWewhLqlgpzfe2TEQNx7ohIe8Yu9S/iYeQJhZpkVIHTMRSbUliuJehCqzk
HiyBmvO3C5dCZzLp8/3RNU0xy888Et8oS7hSyvMWSM/q66oE5+//diNSCnRrnzvJe9UkqD3o+Gvf
Almwudw+PRd/9qN7HGrBnYZCH8ZyoDnUUg+bN493NHa27S0ht+Rqc3zad3DQS0eWH0bA0V69Nu6v
0FumSwjc6Da/ledM/z0mAFt/DlnyA/hUndA1ANOHDJNIiBdiN4DMGoDfwGV0sZXCLLHUvHTvVMkJ
tsTRs3+M6S10sgFeAXG7hvkJ4Ql98bf2QXtBMaBULrJdb9wprb9DRYiE2hkTij+olLWH90FOq45L
tgbuBGISdTJRcSHOaEkn7ZrhotQiq3OgRGxqgOomDXoEwMfcKSO4wMKuhPIzbmZ8hWV7DuQhkmK/
pW8eT08TV65T4gWIITCFPuhviqDIiDGOqz1KKsVh/UJavKUfzgvDycdga+ilVUFO0O1xeaNNDO9i
33fwB/7Opa8OH8zYar7FaEPzKDPaOvX0AD5kYX7zKtTuk9D1uRLbZHfbmE4fpIEpCSQu1YQ6TLbm
b6vYdgaaJECXGPKDHFs6mriGnLmuC03wC+cchJMRmOrGEU9kE124/HNS7V/VOsbDkQrB6I45j4DM
aXFJjQF4IOK+yNuWRFmteUE+Gftwmb5nqLOJwLenrF6jXlN01LWu5s0IQYkfuJ5Ey9AZF9CU96Xv
JIxiE5GDNPfN8oNn3Y3uS3HhZEra5lQMDZ1LdYDUXd53tk7aVyQjupUrJkGF60TEDhoATxzYykbC
7hOGXpbQHiQaiU9pMxHGxS/VhjSF93WJkqjUM0wqJ7FpPHJKUGSFcyLbAJwHmKcRgD0mhdaWFe6E
8y6NTyBN9MlFEzbDTzgVdF8cDBKhFs8ohUU9Z9z/ETlneT7TdeH3GIVY3+qcbNwmoTPpZtArY/Wl
DjRhdU3MuYQfUi59UhZd974Ty8e9POEWsk1H8SmnhU2b3d18G36HJby+Oe851TTh9y7ZUVYi53yB
k39eWd59+LuoaLRx4xc8oIDzQGvech+kjBtMs1Ffm8ReyXUzu2JMbJRXJ1SRjv1qx5aogyhCYaFS
oAWu9Z3mVLa6AK1Rx34f14v/Z94gyJn1fDTdym6C5/GVrYuekyTU7dIujOYcMxu7JKZE02/fnzUx
ryd05mw88rKOF4KuKQxdF9DLc/u9KPXxiOnR5cctRktqwMx08W/wIDACdYVuRxxNpS3vGE9XYRgB
Na5f417gOrzzQAgLbppY5goQbHGy7FPuRpF8yDoicKLVG1/+XYpd4nQIacKGXVzYGUnphPLIFXuZ
yOxNAuAj1d6cNwBE0jp3vCydx7cjAWI07NpZCPUZ70UXPYm6VaAlm7n/ty/JLWXogwN6xbWKnELt
Tj2GGhtKA99lrCp35/ghC0L19eNAcWl6UN3bBUg2bCsVhLGmh5ihSZ/BwWbPcSuwTjhW3tKNsDsI
3vy0IJ4VR1xQsFs2JSordD4sZ4pLU2xi5fEuE25KX6GZVXUNg9p8CQaZF6eaMQXWt/E2YcG3MfF6
eWENDqSDXpyTocRaL2KsnXCORo+wSUX9t9joznLK7Y44TxOY4yq4D90qMjDCejf7b0+nvRYt31Jb
HwBzm8PJE/5z1Bza3nD4OMuPov4u3tvEttEsGjoFm5FS/wmwRCaDwD89j1HGPnCDtX3J8FJM/FtP
KF8pYQFus6Odnyqcm1J7tv8vSVn2Im2tVu05fAfB8Op+DjooiTZ0O13LFYWaTcNtbS7z3ZiPR/1E
2MAnCuT24cmMgqNBmFa+yZsk31PAYqVI3FXQJT1D59hV/Jps2QHSjq3MHHA3pnYugkoBY2UhJUUe
RpBlfoPT0IE2ZuLU19JtJpiIHVZygJEIsN7rtydXrhJWxopFDH1XT/i6GTSg6plXytuWD6mqZBLi
zrkPz66IopLvUJsav5dbKZQjltGk8siZyHNGBO1C5Up6cQlp+G0tvX8UCnwf5YyGYyxMqUIi8qBj
Bm4EMIJ1p0dP0v0kJmqmdWa113bAe3TMB+OPgsV/ICAAyGbLioNp+ovvxS8fjp/UJOP2FPTV17xn
SspL0aF8021H9c8zHRvnzhngag6zphOlkf8H29bOoWuUS6yqMceLlhCnc7+0x/2lmLG+5INfoABv
ULIYD7XkTxcGBftvQDDkqDcUOR+dgICtKJAPWj1pncCFfA3I2raZhLzaInskmDJBaGjGEO1IswrG
vWtLfOTOFLNy44dkWffbcH0KdCNN/YOXL+U99BSmN92BWnGsdJWYnVB1bZ68ao7lNmPzihi+V3Gs
dFhgVf5wdCOoW1LaPGUBP/yjMyzCn75pXkOLLwJgLRMAq+IHk88m73H7HgPjk+0mpLUi3ynm1q64
dH1IJVA58DPEZBmufLdgWqXDLK10ePAxCOUrJaYTRJU7wPxQdUpmsBsCR3spUNTTliSDoNs/02I5
DBRulOg835a1G8a8q0Zq20Ysc2OT/u6EosmbfVvcgsi7RjY1IEu5kq0da0BsK13g8yA0U+LlsVOt
j+N0F28gguEXz7Ul4ihPXApDl7zB/IAYNQcMnKcabUC2cYCVm1GsV1FNcO6GP9a9Q34ImnQFFwke
XPa3M0u04Pz3ECwFvXnHHkoGGjuUEgOo74rOyz7BX3Qqj1w9FMrVdE5Ra40XskiGhW+qNbFsaTHK
uRcDsEW/1AXiyPLOsOBGQnWM+sYflhRtY9Ih5LRrlt3gVzv2KXHZD/3zPUbNev3a2CiiPYwK+RRM
N8WWC3oTeY/9UXXQixFJTLh3PFRE1RP5tD7Fc6xWnK65gGnrwhBLAKE4ADHHoebfI/zch5AIDwu4
8S2zZBGwF8gZ5ozjJ8QkrqumCfIjZefp1ABYq33aMMCj7ytXhR3vow7Et55u2QsejrjSRi3r9qtI
VpFBJj5OaZniuLwG9Uk5ArPbfmnnn7YtLdQ3kzlfw2oU47mSvrPjGXl16R+xq12Iqix5ND8aaBpt
b4CmUCROHf+fYZSSb2Lurh6flH9K/r7XY+QfZcPE3T/YnwQa04SfosckHstjAZx+TdwNWkkv/Qe7
IiWBXacq8lbmEQfVmBlAmJ0NxQ8kBd1784ZA6LpvryrtJmncM++qvJJQr/0N0KPlH+DwdLCDgrF9
CI9dxIvUGO+8unvaDx2MvO/84R3X1JWO3KqA4pBhYcewV8HEixlHtu1ho9e24U91aTZf50oX3fhl
GV/WyGNhZXsGWo9XU8XMN2SpmsvPaCL96CJJMrDy28qanrgESE2Ls1L80L5huk494tz8bIeTwAnf
2PAeuzs2kYhbSj9U2FZ7DcAQ1ps8SpA0odxEJWwYCK0pvb8apfMJV4TjFP7APdmF0QhM4sJOY/CZ
sUHWNcuIx229fOrsk+gPJU5NWkvoDkkWa26ILJwC+WoKBSQ3GTbAY19CKJmwr3LE3kj/bd6+9dex
Zd13VYsmUdt675b85vMTZOHGRJ0T/2fgKbmK9m5gD2yi9SMUnXnr011yRko63BxME8Uz+POI2DMa
fI706E6inCNVJp0g+T82VIRe8zf3/+9AZNA+BGrb9ce0qby5QDmsCCQgCBEfTil3RbLa/B9iFHpd
GjwQv+ANi5B56FXe3lFfATdsrmz0bF+GWkbguMbDwlyzF0hVejPHN9M6Jhzgu1hr+176ckpdNStH
C5YWReFGqWTNYX84fEHRsnL47JW4tuM1k0XzbiIZbknsQq4RLwydd+Jq+OgLfUji/iD7CogB0JCd
9PcFj7xJTNEflooLyoQ8NKNhxHFzG6I9DLQ/PExF9wqG/ihAwnJUMnMcyFd8ThxZAklz/IRfhdPs
SJHSRtmAPWqLhK7XUDZpUmLqxnw5euk3NYfuZkgzatHD/ZMIeNTSIW3/KkMQyU3nzeHd4eWwZIAX
u/Xn4BqTXdklTRthVe2S1SpSAC9W1TOf71lLSPXdl3l71J2zb3k5qEiS446a8t1DY577dklzqUQd
QUoeddb0mMaZwVxSfTT7AHeiTUC+befKrDLsX+faxhUNnBbwtIQplLKWC4EfdebomWvHLntC54M0
gb6pcojdmVywsOqet9lbWkhgISHOOtOWeosricg2SpPslE4UNP1zOjl5dSO4txFzgAYFpecxDs/Q
aE2quUtElapGeeMGZGlMBK4WGnTtEeX7hp1DJdSSMwvCVfpJR+cwentGCD23n/QLzligmzs6IxOv
+r/Oe1H7Rumz6/jdCZqJxV0V7SxS4by6EiEthXqcUT7I5X0EYVQ0pBM3IeBRPftYGAEmEizgH/co
xzthhwVPe5zJPNFA05TX2Cg3t2BbKjfKK83peLggBCzMk0YdKQn0OyXFfArm8Wq4r8E7zZ/JoKnH
HVj08pTxWZpuwOK8L8Xt5ul/NUXQqQo4TPXI6C97Ax1yhWG1caE+jG6o1ZMObp3iVLrC1kzyms1J
tE28EEKreBGJLJ24c3F9K+sXW5q8D7IjxOUPpmBinGankCxJSZgWJNnYvtYolnfMitE8+mqXM44Y
fIZxvmaaASPmgfR8UfrjC6Doct5AlZv4vsV5PXxMfDmThf2B7WHspvZvjsJrU62j2/Sp7fSty9T/
5hTjQyaAb0t+g3OL3o/Rw5kHe/Utr9p38HbpLEuhRo57v2NCGM6sGgR2DSm8mvV+7WKjhBqnEkwk
k2w4VmAuwGGZg3QH00Q1d1JSIYHl6vgrFDn4ipy97NWcTw+ndYlEwckfWiSNsZWJ4Do/+JsgIgMU
Miy4BHmlqWWodFngQ2P0Z2pfvOhvMAz0DDlgOCkKIiUUVEPoFF6uMxJwttYpsFXeWm5a+hLg3Vvc
v5VwHxtM8/zz6ujI7sltnqeofMiPfJ1qrTK3N2Dbz/+NEkATFY6bS2qkYia3M7PEHMF7+W9Trh86
k17FMW7Qi/+VMzVq3HzDKoUTtqEc90UhoxReBUQlr0qJRDA031DG7iH3sWEah+5drH2D4fBmZvgi
okTr2mqJ010WxcXwGVl+/zOiZFjddD/wS/kpMAAKCCel8vWeIUYV0BeaRgzHwn0/xTslwCyGsjTu
kt+QFigCfCM8anr3cKCOEGL9Av4X9dsrCE/HFVp53vVLGYP6/Mi+0FPciFeRMiqElF635BrwGbSB
BBF59km4itJjP57K7JP6LMtnFqlj/OQoQVrB7PVI+/X9dF4c+6um2IxgLL1q1NAEK2PA6hYV8iKN
2acpRT+qE0UpQCHS665KDSNOfKtrXdDvYyzFb3uvNZ7E21RScscnsXAij83dw1WB39r4gBzRTGk2
MSHRk9Iup7nRfCWtKmN+bc1wOy6k4GqzgZZHknZ4iQUoG4lqlNHfigMUIVs3Dx4FlDlpmdTkHoWh
OT29Pf2HeUtElA2vRfoBdrteTH4hhyQRe5ay6dFRHNmQOB/Jo/GTJm9fH6Er6tas6Hg5157izEw4
EPlZKqSRvctsW/n37Uxy+1AgebEp27UYP6A0XesRfrnM40lJqQlmHgo/PBU3uDlMLLv8pR/D6Otd
vYmCDXBbfydowjRXq/JPIFwylhRr6q4tmDblkcS+L/SkT4aRoxXz7/1qY0N+Tszrq7PPjt6DURgT
3hzndli7bea2hCY7+/qpAPe2oMKzvJ7yniIjps5Rrjka4k0O4fWoN2o7tourlUqspfO/fmRQtptQ
K0c5bscIdDmGY4T3cuwLNOwEVZsk74akgX/X1TOogNEd4Pipi9apGoscsqLysk7tXow1WuW6DeOy
/Op4/QsDXabbggq2ZMQhnXWPAZzaBayebKc88S8nnS+25WDc3Vw5T5AZM30dKrzSPf7GgscMk/Ya
U7LIfIO21+dxK8pPv2F6c2IyG8wwTevrrLKXToJO+g6vsQQVe9va9VKS8j2cd0LNvYe42HSofMnt
xD4F/2zk1aUXu4xsq6fLFabmCVN5Q6EAK1kACfTItfK0TLF82BTuIHnnmQyQAKjd07kp3WJTXERY
U67dZwonmyTzJjvx86ajX4ng4ZYnfIx/x6j/+O1vcPxeCZFPaidQVni3t6sTCVGj7ZRQg601RFb8
tlete+Py4FNWAK7k6rurowdRY6najU88E3uJvn6af2pi1NtCSUQSImmzgrgloiWBQGH/OGGEPFbB
27U47S2a+FEE6FIrFeuSyL0J2YL0FuTVTG6fnf+QOUBFRNSpwQdoHm9wC+7hIQgTwVGSGKaPr48l
eAZljWRKjCF+71wOp21mLN50e+F4tJ7a4yccJrmZLkI52JlorekVZRNimltbMaCzxIo8yz4Sg+Sf
G4tOznJZQVp/ZJiDL9GAW/dE7kI9k2mMgvB/Q1R1UZIKnBTgSMF6UN/2wqFIaI0EIzbOXYqjfKm9
kA7z6tEyIfITUCHt4i+TJeyLuG2dctt/I8R8mO/JDmfeX2hdxu9aaduIOXORelCIkrYv2x6LpCwZ
5lLV2rPmKeQdjndBTBFo/J4WEM7omqV0yzrIlwj6GYZj/zCHm3XkJgycEOMTpXAcbjSheDpeJIx9
y0am3gnVcPXiOuH8abD+PANy1A1iQCu5e9fZteX4g5W7mXwTg0UNTt0cdjeiSturzMCsE0fzsOTk
mOmnn2oi0rUdejJGDyDvW9DQC1optXu2Zo7L0vcC7IWx2Uk67qBkuk6tDFnPPdgssnIJkV9Hz9Sg
OJJB2PqeA/dZeQwVl7tDbVdHmh6uw2DBxlVH8Qere0d6rh+/cBbaBKWgb7JUWKCtyFCzHw9xqV44
CE+JZ21QDsHFRkK9Yo1yLYqTKygnMJkjcwXgv90F8gyocmuqISiOnF30omapln5AuDWJAKVvydnl
ZahvwrU77BNVgSv8MxeEf784j6j1tiukXZN67Iqi9o6giAfSYHpyOOT62qztfKglIj00qbBH+1+v
0ZlmovPuCv8ZcTIwzPh5IhV5XFYtxM8o58/k5YHX1x5qf7TMG7W6t3TnZT4E8YDE76LxlbuOziSY
h+Mq2fSkhiZq8JH451UUUS7XGz1HM506vv8pTytce3H/2zvqNWEbs/+sat/wB/XRvSrflT5BYkK3
+ry6DDONEsI19+xq+/KvYqqhI/oYIiMEwLzbSibWyrFOhhMbLsqeO198OBpkK3NX4y2rxsE7ONCO
E8tRfg6vOYuUAdqfNAUySDDI2bAW00QqXqI5woBsx6UHjW8MSiPXC1c/o8/MvIUZFV9Ui0Es4KiQ
xwdGH4otjH4X2yvKw0/CgylM/ifBIsJ9vw9xV5kgmapTDPHENuvcnGtvQ/zC6KznlmRXdUSBK2an
iJTFlkul3KYEwx4q0kVs4Ku7iKAzbhNRb1QkvAXwcnAS7al59xRSxMeCLbY5dW3MLtCFXtQKc32S
eqa22WppKKY5X5PdsDXKqYrxiJ6RRDhoEc/eOtuh3CI0xZv6kP06r3Yd15LoZKLbR+yMFq2Jqfbl
Qq6oGsUAdG9lmsQxVaxLO1NJoRnz68tbGdZoenSqAtEiCF/E3IEAht022YlyGPEXUeVj5fqNvbyA
TLCABn/0X8YM7wIXCX0ScFyfO/BgAIfBNwU1bQ+dkajqwRFRAuZt+LX94h5aLKUDYGyEHETUHaQF
XjX8sWrhhZZ+wppYr7yAERpEl+MG4RULUSCEL+vho7X58A2XMAubKsMHkD8vl3k/GA9eErUbYqdr
3AMZU55h0UuuBAm1MrZ+tPFKgcWRUyEQpda8KxWBkmSUPVd73a9RFRMwJYoF4Iy0QAd7gA3wtoip
8N5wek9IIGYWT48uuA2U+m8GkfrnR7Xznvjp1YOgrcZqhwQbuA605xw2by8Dy4issZ9g1r2OuJO3
mbCB47rnoCW4pZ/VhKPN+OvnK/Zp2qpnb7aSGDrJumtI0WZXDtaJ4FkMrdBjFlmYrODzbbaZaRYR
SHxBhtgedYJXXj2xAefSiG4VLSpGlfe6wpWkwxXSaavAZTQJNAp76KO/i6IH7rd5nvrjyNdL6idb
a5wKKWl9aPXmuYZs5SxX247GrBpkJePguy07qtaDioTueJxSNiOlRzkWQlpJDRrqbCFrI3qnRWJa
p6pniThTCEX0xyBRMsWCVq1p1LgTjTWBbp+xZmRdDZ7f05zIurOk1W+E8KxUqLYjKshFQFyyNM3I
ZLTTt/Ini5Bpq5OdgYKZrz2cObbuXne6cwKPhTUdRVf/8ROkQKxU4K5MSD3+Ye3OhBvl1ZRvqyhe
zXNOOPuNcdwRvdLUYxLi7fENm7zmsKXbD/Ig9yWMeGX0BJaXnQ+UrI1Dj8/qVhigvONbPNZy2WMr
jyclUL7qTjFMYn2gPHlJMZlSR5RPo8kVKFlcb5KGrAQja2UE4msiccnV8bzV+lNs3Ir1JmS2qeJq
FLpeI39MhIZ4ysw5AMZIQKWuHCPekBz14uHPgLI6KOrDV3gQz32HaO4H+alCHqMzq4GxfAZSlxZi
SWaGmTYddmDIbkxOjzqCswFpSa0ZOfAGvz0WZzvVNW3GL2Ri9Me42+8jLMyCYQEzx+PSnoMJNWMY
6wliSjF9OasqMvooXnVUe1ZE9NyB5eQ/EoztakgSrOIbTsq4/aT8NbB9hmrHI+72kJk3e28P1jpg
cB58mIwxszx05sZuByPFPOUyTmd7LQsFlPIAZWY7gb4tZV/VniPDOl9Y/K4zQTuZvdLAeutyp/u5
Be/yVN6ZR23uMOfi9O69zIlR46ly+gm946q2vbxtO9GwI8OvNVBQZs72ivF8IvXNYXFMK9Xh0P3z
Bgwt/2f3Pt7/oqJm70jG7FoxksjapakVOkR9ObJvJWdFqTY8HZS+fTHrxgpKNgKRYOjqNI7PSUZc
h06ewnU29mvVIN+qrFWtaZYEfLbSj1MbXWuHNDyRu9Q+pbDgeydBQry+vKuQzB78kygxAFZ2/mVx
1hWb7Qh3iGBoGQQUrthjXH6KjxAcPI6KLg3UNbL8gtVRDRECzfdq6F6P06ZoBu4SgLHGfpeiKHfW
YOoV0bf3wV4J7nEobxEVhwtxZ5NpzuIXPBWW1mWCh3ygNp8UpLB944/rFmFH4uC/TgBWedUzZS2n
b53042EfjqFD6TAnHAQasqLZm23ZJVTh0oUpf2IPhZmd9cX47DY/zT71OqBS4hJRknJoJJeD7+g5
nXG1c716ar8VRD77vBvknwpl9g7Vj3qx3b2CdxshA5TUJTc96rrY8mWHLJtS7dh1Vi5jXwFjXImd
jXIEyBzAZykebYFFezJz4oZxjoZC//rJvNlLUKwaYRoL1Tx1ha8Ulp1iIabgAG/OKpCiS/c6ztn3
0SpUaDDshlYLUrnhmr5qEj3aXGWNhbrGrsZkpMbNzue00rTZNPEKM9NJLSokS+NSxW7iZD01BzdU
LqvcvFkU9Lgb2OOC4xLQEDItrrCZiszNYGS02SDejoc6D3DENOdoTv7WUMb1kTbhMwKyx7Xvdmtp
Nb8/F0HD+bH+CO7m68ereaPuClzdxX9dRf95x0DamsqduPTq68/9iIkZqRSLVSx0YM7APJWwrbHg
Mlz+C28M/A1IknpoImTtyc7FIbusS2Bo4YGzYxaxmD3MNL0DAXXgDUON5w1froo7mmE90ZyLLgEX
lZbwL9vFPqRrbs0BG7i3duRdgtw60YprCpe7Bza6C+4L1lCYxIV/9mOM+7qpLoRVSqV8Z4FdPQTs
n6TGBDFitXYuLMzmKSXV+EDhw9GnXHDfqgmNypbXuTvz0ioaFfTCXANPZ2CbExKPDZdiwv+EJuSK
LS/yBovPYBR90iK2p+Hj79hYNNSsfkGWNAjSGe2I/NG6aB5SkGtlEwEhxfAe5tE9OXmKCj2ckR4K
pnNPqAzgwHP0es4QI/yg2FmKHJQpjqBXaOi0k2RPEjEKjwr5Vj3D9bk5zK8FLgfyAPwmnmrnke1x
GvdC+LAZMfcPGbACn7v+HcB+U3YO3gVRW0EuHteK2C5VUZUOgMFVN6Ysh/XTR/LM16mhTOthmIdW
vIDBdtexZRuTtgYxIieesHSbDyXs+Kl6iZk4XkIM3bE9b0964pv0KqTk6YAqf/6QAEuOBvqwSnAO
ylgbQX1KUj9Bv3sQDxHAu7MTR+dybwxdF1hSF7aXISdLQXSZ+0IJ1i+iZ7nKs0tQg1Q4ihVdR+0+
nzh+DghdyG+HFAex8HOCmaGdtRbHaX/Pel80h9VVxawQMyAB5HN+pU4GrBaYrwXh9daFYmuHP7qt
BTXPcPlLfBMN1hm4k/LA+dVwjsiFcLx/hVlp2WqDSPorXQsUFO0/QkPTFLlujkG4cjm6zu8WRQB6
NnoblN0/sYgUsqlmNBvFUfhbEeLXY9Uf0BLG3USPtjCIvLVKlid6CvsXFHzTMwcO9Q3Drf/jMOvh
LXOVM7BJKkMqTZpQMith4CPGh73GUri9WYk68pbESPUpHL7eP/uddTod6JTLwx6hq/ESEw5U7YKe
x+bD0qRpvHjIV82wsJZaxBV0xvpoqR4ThDai6Xrq50WUHmYZQgMRAdsa3WJgKJ7T3EFi2w/zk4xk
6Cy/xoOqkx6oq9KMhQXRiN0Y+iAHbnNXen8jv3OJmPBBXGODVF6GeJ4J6nK/fj1hFqM9DT/6rmvl
2jh5sfOOqIiACNOBNevCiFjjsGHWcBD9ZhCy/xL0RrTAYDBFnYpVsdLgSWm1nnIcAf/EKCVggBMj
XwXzuhsqD3CeE50MMYj92EEgeiwoMRV+GeiBFpr3hh18pohw11aLZu4X7MlvrJq70GQnWTt+cvz1
Ck521dX33pFprD/xVnVUOJG9am8p+8Ml+U7qUn4HOCaK2V3Q8it6jFs0Tmchiut+tzYStNCjQoVv
I1nkzhHwmqvXd23s0iSTVvqE8VT7UkfR+r891Z9FGAumDt8qY72qQEw1z23DJFeZZh3ZhW0DqSC4
ud9CuyZalUPQ9494p1w9nkFPrFHYvXmP2UNMqvJtiGEV/BgTT+sCr5wxspUAXuIblyKIfTZ5zwuC
7pyU6xeQ77QWBQIW5F9RXLa2LLBnyB8akZJGFjW4j1QW0CrG4LRUPJ/XfybQAONGHdoxC5R0rdMS
OPa9JMFUi5HzOY10+jcs0yruhMdi83PR0w+chQBlGlqs/1vp//0Go1LryP8mx9Whp2N7Rb6Q+rUW
jWvP8X/ZYrIeTRUUU7dyz4ewhZEI+0FVvDp6W+QZjlptslS2cJHcXNIw9z5wAzzx/vJueO4GnHed
W7+cttk7dVGvkxaJNHgP0XA/rosakxkby4N2Qyfb5g5k/kFCJ0zrGOSkcZcMnRur9HH+pm4ZZTVj
ZhoQmt+c/lC3IVstH/xcOF6FXjjWx6jukHm76AuT+k8FsMdHSSYZCRjAqhiPb2WVTMF2a08ke2e1
6gjMhWnsBNFTCBJj/y8k5aYIguY1ok+pG3E9lKpugb9+HilMxZgxOBtZs1i69r6SXnAg1/lD+F2A
SR7GgJdLS5Q7Y8G8ikd2iyUduQ34zjhTvA9jZynpu06YzFTN0s3vunv3ZaElzJfaBq13DyCE1Abi
FVkh8FvIqnjxTLqL6cvvcOyR+k7r40IDOSt3TOiVT1IFn8R9TP+PYPzwzfRJQJUgtqod/jpBmQvB
tJRyJ96RuHQQ4MHru8kH0IMxKOFyZ3+6KwaxkS9D3W8ipd8HaA5oolkNuh/LJoIMkpuNt4ZNCzk8
FXtg96IujoL811LSmgCDwoygrU37DxP3NMeali4fexMbDAeLlyO5P3sTyinyAMLy5heHzIYvI0yF
p1GDbkXdTSA414963KCnZGlLY+yqpRRVlwzE71mHw/krQ8yQASeHq29naRpbwfszDd3acMlSb3Ll
KmlToatjJTWzzcMuQeaQwcReCwVNfgw4jL+Tglszp9+mE3jjwtXZpv8I3yOQRjIj0hgayrUD5mtS
6QTb6ewUPMPRywGJai8fNkJlFrHY8PNfCRUgEB2sq3ALNzWyRKFD1uw2xwSgiWuzqC1B+6Ezewid
RPAQ9ALXFeqflUyOaYvPLESnTNB2kjDNOJ+8CgPePZe0M69dG6OgGv4SPpKYnp17/HGiqVicIJwV
qGBOa7vk2xYYp+wWI7EpQyX5LRKF3cFAH2KQws0iXD1pwaYeSebR4h2HaJcSsrosvZx9toyvZtC1
hE8bfah0h+JoNOVvt4qIFBkOIc4Yr/in0N34UoOV749M4bM5aoZe8CDTetKcET0FVBscNKrvamgi
fckVUxby30JHdXTqqZyTb9zpeNTJhpzHGrtvw7eBn1wTvs1rxvzZT2be1jrgGlw7qxKikhbsO9K8
8pRJBv8XxuQcNoH0phDZr1aHiXUcNAXSfq6aEFbm4DlBub2CPYWbnaP9B3RVUELlSzkBg/iQJni/
aaL2mh0si+3pusl+N8trrsgf3Cg01OTtz6mW3bXRBLfG1lQVwRmLOnxMT154ODmoRppdbmDprivJ
bM3XTdRxp5GfCkkpZCVaVX0t6vz7P1ngzK1ioe6zok9ixR5thyMQ0yxkSC48dSbLrKZ9v7EbzOT5
eGohNprIVt9YeXmHB/ywERFjJaWx3hYiSXrVXw1+EewLFR6cMamKPMQySGdXzjg7cjneWsD7cT7n
ikTEk8fnzHI9cEJF3DzxvtH3bF4PEPfnxG3SUtBT1tYFzmW5wis5LHiVz9iFVbK1BBE6LDGwnIqo
k/aBn4gbHI9phRiepxis2Zfb1p80700e/lfzQfhGnsHd9Vd6xwMjpWDXj0ChBPm9ftN0kc4/98Vs
Cxhzpy4hKjRiJjlW7Au/dnzRzHLM4+Kh8L4xXGII1eXpxlzBPvRGZT++h2ud5emx+EbuVy9qCMM5
7Gsxa4WtVG8ghP38I77YX/0SjF56sgb0PfEz/jyzeps+N3mas6oW9hGc0DV62zsQSBL+dpMNV5Wl
Yd3ZCWhFc+LIO2WpmY9eglZ1cjZGV8p2FjqCN5HICSFjVFBe0VCJ2wdsunM9unMk4lehGgiD5JCP
vbZRXPKfJQI5c0DO9aGS7ojt9qj0Ah/wMu/OqEOsl9DU8ACMn7o3GLsAhFNDunUL3BgNNYHSlY61
0KgIM67kfVbNr0AMxeF0OnJzpi3Kp8qIwfUgUVugxVs4HBr0+pM6cKZu+dCCUBmTUpDT1uPB8Bev
Nuf23mf6djIW0pWIgCaaNyYInNioFYM9oO5T1wRdIGFj/sLE/Wf4vnQ3DsUHuaXTj7Dhpcwdycg4
ytIG8NWEZUmQui4VOru7/9tnieTvzLaSfgrXiCrVfRWek69a0tNm6yUQdcg09WJFh1iYKLFjulf2
d3IFAmXpRbmNtJpi2JizZ2dKMuC/CvlahaqZLk7eC2JcpPoC2zTRc5wwqC7T5K+WiNs1QN0xZU0X
7MLF1PZuFNTeS76mFOMGHbbUsOrxdgBvZA+78cPzHv7fQWy6tUPvNTr3OJN01pNY17v3Gr0RtfWN
zhoy2s3aaMpx4AnyYF7WKB0hofPI6VV6yxu1h0a4GAPnQP7vnGvXKhiMBEjq97laaF/3o8+h+HDl
KqIghVGSEnuIBgQWqbL9PCfLX+uHVo6zQxR3pEVfqdUBHxGXMDewyX7wd4faFez9RHuq8g2HsdgH
MWJpBLoKLUbrxq6kfmu6u+lxUdKYPcQsN6+6H5Txw709BsOStqbf9kfkhx4nmNG0SG/bFItQbeN5
z/oUEo6PNkC2dXcunOctFyUBbc35H6PXnI+TFK2cN6pObJs4HZ/1RkgcB5tqFW0N5N1aihLnK0+s
qik8pUg6785cxxqEtxoXtHDuLCdrDJVtmCvJd2eBcKVykn9yVNql9S81fY0JnlCjqWPgGt1f82ls
pbjAx78L4YX+IT1Iw3Zk8fETI7H0F4WmLkApD9U1FbBtoNAeOdgUks7MkGKZJq2AFPjPCh/M0xhf
4KCv4mxFUCkukTPRjvp+kXOau3WNDW8vgeu+cktG/KzSRRVT9qHVpf+LGm/4m1NeNf62ok4b5b47
uc43qR5cnJBcNiCCvgcTvQI4l3o2wdB/V2iqgRTIM7/6tFNbB9i55pWmlCuyDG/IMZkAGoLa1qdE
5NUQTQu5yWdMUJ5O2IvaNvGzyXqZt89N/wY4swKrF1Ebq/2iWmP5mGR39y2+TtGYv6GMl/3dF0v3
EjuHes/8nnMOcHeyEblkivVBNFUHj2ninc+0Yi+jswr0rF5YDrTP52GUHviCMnYY4/M8aLdEgZ/S
4fEU
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25376)
`protect data_block
pE2kabUCbPKiccsE8bgtZdmXQrNNzOd4Anz15sPVrr1QWHvn+kp6v/0PxB3Lbczs3LLBZeUlQsal
sLwvvdb4sOGrg9yjMjv9Io0WK6jO5hW6hMXDmiScHienynN57ABWQ4HNFBLffdR+oNkpim+wgLob
ZpccMfTFBaNka6+7IVOoWnVJXOFs7R5RprYAY4rH1vBb7mNEuovsyZaqKMk9l+5J3Vo4wQhmnfCf
NysqawffyGiV8j+EdmIAN0yUzgekxoxW2c80mNHka6vcivUq0/pw0ZytAPVhmGVkPKA7GfFNq4ry
L4OeSDH4//nn1d1rKFVvQfAGyQjLjPJLPZfKKVqMhKpvw4hhr+DwkRRWDvubVkgH2hmZe5MT4vKB
qfdDPK7+U9gVu1dc6uAH0xiHCX091H7m7KJvJetg90kpoGUBkYha14exrIw+8zivKi+FdBF4YjHg
x9lBYNqbRg79bYhfw5bzmd8hnZv2SG8EsZFiEeukD3hZagXpc6eiKJnP/MxpJSPC0MXPjJn8nNxb
+G7FoFN6leycFmKAMlaJSStJOWSudSSYVJx6NXRy2RTY/fBzuSBz1r44kppt0mJCvRZf9ZS3oJFw
qXlbLxIfBo3KiXcv4PEvYTfVuPBbkdYMNVcp2m+rHJo+Q3r98AMMCv+e2hYh1nEek0I6pS42DrwY
ZY+M+EKWC1+Sw4+xgchXX1CHEK8rBibznqZ8i0pHgm6jHOnjUOVtdABmEZrpZeKsSe84DzEscBG/
b9lf4DRIWwe+btG7+HcUNYhQwu+LSAS3+1D3b5Np5TwZlDvvZYBuZVTXgDVZTBqh+9RyCwghblFP
BgLuqrnmJJitv7I79xLp9QpMJ7Koaw5p6t9fcRcg+jKkSMAtd4op7OKfxcb6P6i7w26EVhUonFXd
qn2dex5PqVHm7jEqAphf9mgG+ryDO1Yhz0nieFtV7OC0lQXEUOKd8Uli8Q69R90aYV4ybTC1rxkz
FTLqn8t/3RYZh6eUBnSXFthJ4yFcfGHAYWb8Qm2oYmmunU2sFQGO4ZbiR8aUnjfI0n9AtY9bgRi8
oF256iQ7irpQg0Nh694VlyVT8vE7w371czk3op/xDJ5SThEPFBkl69ADeoGACl5sxr7FQclM/zog
Sunr8XenzizEN7zsBypL0Aio3qFGox2rVE+6OfirNYEZi87C/GoDwWyYPVuSMm48kk/sv1T1P2FT
6AfkDSgtI8i9Fxh7DB7q0mNFmEa1FrWMjkIdIV9UbvvxJUo4Oyc+fJ69W5dbRnOgy+tU2OflOnk+
eWcFcdMQhaVFHWo1cKsdFolC2ItaDdMSu2wj8B1cCw4fKt425RqSzLQbdQ/j0p0COwcfci0kcLKq
JvyyWd5twOeSj9BBsan5Pa9IsnLLgy0IXhro2VgZWB8RGF1kKjzB2GHoya0Gvem5L+6RF+WEvT0G
G+3XsXbhQv0j1MC4ZZCDHS0gZOEFAuhkSWAY8eC+fBU66RIyMR5g3sTm2hYEFYnZN8CYSb6IoRzM
2lPQ5mK98Ytp/OP6014YlNi+Mwej2ONulGRaHaRyvRibHSMzppMSRu6XhIc4WcBXhfvfBu+pKqNn
jKelaaK+15u15AF+yiKrrXmDH/YRizsQgNTdUw5nAsqptT9nL8u1DbFQOj3YmJDD+Xh16MXvzZmc
YdZ4aLHxSHR5IbYwJTrhtocNJIBS3vaz+ZEYfK8VXT5WAmzzlXpqW7aQEbzAS9yCKaF8Gpr/K34K
lxCQpnNqwVT89FQgaP/M+YRANt4HovP2sMR/l+kjSmumffS5VQ8KxpYt/n1di+ZfC5dsNahGKba0
kGhqfC7MkrGdl5n9tgNX2MH9HI94mj1+S/WKtCzFcrcji3HXwvAGSEnubUG3PjUlltOX3raF6z1c
d59IrgrKn7tS17zjkxutU1i7bwUL1vTr677q+VC35ara7pLLwEizMSzkJKCxol5YZg/OsGDHH01a
I08JZ/thDWzIBC3ulFr9+8H+qdlLscyTugANTC5rSRCnUJYuyeBjj6B7ro3Qnh3ZrjUuh2z7VAmv
OWBMfaFHnep8QA4hN4OuI0m8tR/xlRogJg2JgV8fnu8cTj1LnnkTnL39EVzFjxuskMIyBGbTd7Wt
oHmzM9Ypj4xCLDimhe/97j4xoVUR7qZhMQzEcBdlDBVQhSPwznfNtpSyGexHR9LcAbtg3DFyqgVD
MMiGGRN5vpcJThqmTw65B+ezxhVdASWDAD0j7Iuf6qH4+/UeYQhA/UpkWG2PL8mv9czBWmE+JN/L
6nd9AHKp1szkgaZt1cxTVDP08AphWXIjUVhOWWr7I4EDqp5VZE8+In2UjNeGp0njL+pRcnsGHj9m
2oNrin+eJ+QhXrvzUmTrd6pELq+c0oo+RMM11gHkdKlwkS20sIBTLX/XGKFlkto//AdXTdfpiJnQ
PbZT4B8X20qkPyPbq4fbMfgbI3LZZw5WUkUrmFM8nhjkQy2ujM0AcNT7ODiwWD5fPVW5mTdXNoaZ
k3s061jRxBZU2xlh7FrxUj6yuedwIcfqu8Mbye+brj0N6LMnEXGjx3qyMtH+GeqebKK/jA6mafq0
qUbNhmTNMQQNm4kFJmTRYoOPk4tEoBG9LcILervvidu9RY5iVx/JpHK47VusPnUZgRAJrAzvgjzg
44qTUFshwPEYq6NW3U7DQMU1pv7NpdfKlf9kiQIKfEO8tJKuTYDKyczHqgvNRGzj0hQcghKP8cDG
Qvth/rQhcYeo1Km0mDr11TrEAKguGVMQ0P/2ruAFlOLIu7FyCIC/67CPLXU3SAt3RW/GvpLXa7fe
hvnhv8T4VVrqWyYH2My8ebtx1CizMjaK+9q1taz8aUBcGMMaGEf2g0+U1b+C/gWyEyJI+scpxe+u
8ekzAHmWWbiXEfKhIyxQhYAmgvaz8nFrK1v+nZuw+kI3rpoA5n4xjfkdg5eQ11VaWL40Eie8g7Kv
AGnS+ALPC6UlP/ol1rwtJCta8qW66TW8LvBlrf4qIzppJ+A/G5JxxT/czJS5yeH7sK+SwemqLt94
j7LNcQ8Lsi2ro7I5w+/0JgJBsajxuBoUlpM5E2yF5MvBxPFcmZVvrye1uw7TDau8giG0yasLOMUZ
Zk/OC2Q8HgPz60nIW4uCwize/s1gofDB/u7gIvD035wv46sqvhhdw2DPSyMKXb5fK7ls7F5gAF99
rVR5e5EHljiU6Wro8zUWkgZBq90N/IqqQz3YqFVQUcmhi6u5KBqi8AePT7lHcXuwAFmra0TBFC0V
YptnAYDUselKN6UM7OPpSrU5OpSdWj2ETGtV6w7x6U5AMHAvs/SBqTQxCF7wqKg6sFfDRPWMNk7q
ZNcqgoT5Q0fx6+YYkYcgogY1AYmEXNVLbIBa8yZEpRIvjU3nN23pk4Ml4oUjXl7fm3s9MeNra4IU
CBXtaS8IPvjr7kMibF+MxG5RQu9iBxVul9Le/o9A67h/EOxw6GHGYIqQ/axaNtVyxORO1b4/AXB7
ezIkYw3uacHUa+2ZmED/VyN9UTE6gaW29h34bLgAWwiCm2wKBe9qZm9ydVCcExF+2UBdz4np67al
Nf7QDodDo2EFZJHkFKlBc1nztSEw5RLs7BARQ8p8oSmOR39KsXpfCAsb1OZ6Nd/7Xqpdbay3Fvv6
gW8X3CfpVy0HfptYqV0qByASFrYNT+zeK9FpPnApHYFee+w3p5k9Q/UW15sgiBpUr1faN9hedQy9
oQohQG/iGfnwbFvwBzLRRvcGsVqUXuHKZG4ori14PrgR3qmN6U7hHwclUACUCzuresJM1hJ+1kOy
JmIbbnFgLL/PkuztNVleHdeJ38cUHfMVGe3Gbw/gFyrRaRpAROD55gOm2KSI/gUO6Y7tbg/PmI17
MPnNfGch8JPShh7RHL0h9k6dV3h+ojfAPkfpn6rvTVOfMDxCzXtpHSQeuRw2UAJer3w6SFDzNYXg
na6ayEfH8u55m6QGjNeicUt6CWtFxviZSl2etGiyyYOdwjjdKXxDgoj29EhN0BBHtQp4tsJPDyA1
A2NYPVcaxPR+5Xpw0p4gATG6HeCl3XqzTux3dcaAfbtWHe2sSUeCdFVcmwcpKtw1HjjFidzMIKnQ
bj/udjQfTQKWNgKFhBs55G2sh+6035U2yvXkTE0VM9fRQ8djaeb3wYfsoqsrfxnOwmpTSvcS+LD4
GgbQ6u59GMHiDC5KBUwwSgm3O5/gYg8mdJ9tr/NCpPb2odzvOS9o9T0lFTW8NPwQjQCjezO7wB+s
iV5UCBLn8xq8kiHNrt6++6ps1NHHQOvzdcpXhVcUzrjcHpZ2st3bdiBbvlT1x3GBQWZZfmZISTZF
WNJ9eiXVhX/UplsX0sOs558pas1MNiOXX7azHSs5aBJeCjpMPdeMFtkH4hCUUdcG612rhh3nOwnU
gsrBXJM5XZQwbUTg/QymLknn5ICbDbiGim6cKrb4+I6+JvLGvDTSQFdla+M1lSkbwFtkfcZ3Bgx2
/9QvNeSqvm3eu5EYV/vVl9Yc4vjym8Nr3bm2DaYXF7a8vFJDVl/FqqVM8XUZZsI500KPmS0oOPPA
gRFvnwVzqXcl/kaer2Y6Agi0uTazRlTNiOphIPCmpuiioUMteg63EOJ9STkikC4FlILAYXeXzCBR
o9NE0wlzUhJESab+iERjm6uO0OM11HNuwjuBRPPiacu1yEK1c09lkpCQK6j0aTLYHat/VgRoXvbG
6Nl6O1+hehXq1xXWw5RHNIjTWA0GV+DLCfuzX+38Z1/AmViigu9WOimZI/08SenlpTF69EQGMDNe
gphSpXErPr8/is7uIRCoIFd5IyeI/J2Ksi0D96+G6nmmHId3JiVpLhY7JVNisfTlWBeVGGPj9KmI
XSW0uZ9N7mIVcJPgW8mQxdP5mW2tuCwVMtNviHd25c8LHke7FiSKyigGNiQhAeMdf7EGsEMJ2HR8
u9JXj+NNwNR+5F/03Ic+tr0GZlxVNBd6jjBVWW0x210/cP6SqOMDVDGRq9+PxxvkI0OUtqlaoF0c
JZouMyU94mjZGSu3CZk0fScCU5ovK/NLzlWCA+v680GsH/T23FudEaA28HnaUuhCxkWPKmwJyh2Z
eMe/2I79r79kCli0MWiipQt15TeUBgC3k/YoaljVdWj5qaAmpCHprmZyyfy/LTzN37oc2sUIrGmV
KDFd8ONvhY5ezgUi3/i2a9l237VmZDOqfVmYkPL+eDSIQvk2jDwra17FyV/TBPNe4gVezvUqjGcN
B6Hr/rWUT20PtW0zfYo/JOAmRV22bN5HKHfJKJm8CY2vsTfqr22F/XBuG9MtOxOm4T+FKYEGEKDy
7oa/QtSJdGkfbJLdEs7AWLVaWfv1kf7NQApBt5COnZnv4ceDJAWQcMzjgjP9iC6Gs+e9wNccKtAo
aBNohIVTWHGJxVLmVmukSFYxjnAaJ1FOeSDq8i7B2CprleCTBDE38PqFxCnqOwuZCUmJA1KWvSDH
3DusDGbZj0hODxDTPMdJAGUBsDVtt2FiXVS4ypAv+Y/L1Q3S+cYR21uNOTSU/5uC3HomtFu38jyc
gQKiFNR/FduGtvag3Jit3KUFxQB8hX/b67ipNrr+6sDnsEWqxrI+aFMDtL2O4/gGF15BVVINYNJc
Kw/5SBGAae8VImIH/KgXilIbo1UFgPaSoijwCIUlvT1N+kVoFBYIDWQCBEX8zW5ohn9yOma6xWEl
auuMSMluzm265N3ALNcOL2h1lnxKlqi8rkIs1uhcBaBETVr/9CYxzqwFLTQDgHSCS5lqoFgrzIEt
KtnO9jbSMvmbqZm3Ugkvb+kHhjzpw2fpMbKyanxFh8oswx7omQ+3F7eIPytlLJ3Fih98ca0lbOz1
fsKXksC3quKAPueY1ZUawit0Y8K0/LvfcMNmBrob5qlsFGdSWnXskEeu2fkNA/q6Y6qBNu62OtJ6
VAm2aTvFz9JeUfno+KLfGJzDcsHIDXKpoKkkQXQypFCI2c0vhJ1TS28J5PEhH+lJg3s+FP3OvmxG
BgmJQedYI2uTgctdh3UFaS8PHI3Oc0X6JVPCrjlbIPSqwdqsVt4LOapJ8fD7KvFb1o7SrGGV6lLk
Z1zZ81qQ8MFBrkEiM/B5IMgQF0NcB81LW5uK6qnPFaIJcmWQOIZOUtQ/0VafD+Kw765mD7CZs6cL
WEf+C/z5QIeN8K0W4LCu6W7LpVRVkYfQKvalM7POTPxVS0dZbYCF6Xsiw72KOzVPexisbo5zZZOF
ZdLxZsBP6FzdT5nOfzRnfGEVWe9HmtTsl3K+iQrWN+8pHsfRfHjpwQOqyvsepTf1LJM+A6/sqFg0
4lwwPqGFpy5K3q7vnvYNyZkGXML5tlAIAZ75OPRewYvuyhLs0FPXtyaS4IZt3VjAkaTnJvRr3+1p
WQO7od+IP2sVCAfmz2YvhK0VKfBcdK1qtbUTl8gLQZfSSAiE4LBrkoVNZmreKK6AkkQDcdEyGcD7
c/KcGuYc5xaP09XmnaVWhZsfCk1u+usdg34f99mMx7enH+Bw89uRdZc88SIjbjE91tdNFfeCm6jf
ydwb0rlVC7ble1Czh9RwehNg9b271jMcS77dYCNj+mDR19594N3iVEhCI/YtduNG+Ztw4QrmKKNy
g5kyMrkdHwS+KKuNIyyi8neQWTM4WfognkHXfXWvvheXLE7nODWI2Jtximrbei0y1FQ3Wx/ft82q
0My3c8wpkW4a1xu4w3Wcttye0XFrIYl+qwrObtBQJp+YfWd0LFmB0/2IB5Z8VVkBNQdB3q3y12k0
iblIspRcZvO5oSDOCfNnHWTdtc1Qg2ZLGVHnNpGg1NL3QrosSRyyLRsWn5L7vuXf3aBJC9iJZrQn
JOygjeyjbeoR5FD90MGMyI1Dt0fkNmmA+eHWMAYbjwCGLEqSyoIUA/tI2gR7ADilJyBY15gI2GyD
UBMp16k7R2UQjUy2vyOyFYi+3G0EqGFsyMbz/w24cYbnkeIF6qlk5GyIu0Zbae8lyrF0cc8Wb9K6
OCuBlWiUyVz4pZsHeLSRCDRnnPoIOS2tsI62v0LRypp3oHayFHKQKUuq39nax5Fr3nrmWnOV3Uj3
kPLemijsNq1p6Zg8wZ0h7kPH+F9GB0uh9+xR/+InTjTs0RCip++2axHq5yrMppfA0rBcEKTIoxhv
R9LV7rgjgpCUlZEmPG9+tYFWIjDU3Ypxq9LSzwuV2a1bm6mk8C8Y8zPyTMDFCCeU34dVFh2ebwgm
S+2faK2RPcdyGFqOtPs33dPY1rCByeA3FcxnTXnMYqFuppWNlICUtOy2O6mQCq2Dg0xOq2yUcPUM
6jfKUdmAZhBIY5+QK4WEvvRBQx0J5Nx1P+sWWmkYW4QMkQYH9S9z3+8JvaIt2uZjSjPob6cyBr76
HENDAPBESFU2rRjWtR4IrGQNFVJ4kJ0WMZd66Y0mBvShfeTv/mPz7iUhB4GZ66d2WsWl0kb36CFJ
7WB15do9fi+BaTQG7N9lx50yaLidVgXLfFcGrwyo6Rgs/XvUE2scEjz1tnrM4uAj/RIl7JU8jtY8
2FkdIGhRAq6dkMc06Lz4gMxHkNcIDVdmxXWJLZIZL3dZxbXKa8MDbjZbwnjJpzRSF5wedJhMu7f+
p55/2fjsCDeR67EP4uxQaPRzOMfZdITjpWaAkBcLT5PwILzBkQ/k8/rLnKy00rI3Zs3nT54eL89w
p7h+FUHRMu84jeTSxVf/98o0hWN53nbd8OEE8uJZadNEOOzHgz7bdMGncyrVm7pUdsRYIvlbmRE7
9Hhox3TAWZY5cO7H9GI+lKze6LxZ9GrBGQ3IZM9cXQi6Vft7VGh8WEIM+gaQleJBtLFVQwg5Ve2N
uB9nLnk+MD4YjLoQG9MWLt9EhaffAZOqaDwbVzEY6E89HoeyivKJPtVp+hJzqV+UdpO5HFL8H8Zj
ldFGE5QLpgeQqEWt52ceqbhz+/yd1u6SdBlae5Gl5s/lyFabtM0reV55rNRy/Pb/shUgU8QUgMMV
/M7ihy0eJPnGkC5KYBBpyjBeuMoVm4Tz4pv0ZGTJ3KrRWmu+4TPHyeb/bcKwA+eD+3XA20lM75pK
XYG5OStQxGuX0n+DkjkSBPMNaK+aCGyhnIUZ/97TCmCqTL8mAGt8lV5nvgNsR95VB2HTVxp/CqW3
i1ghDTRSKwW6r6KjS9TYF7dei8Ngtb4a3Vo6/AtGu1YuX4Js3iKiaFMsDH9SUkeIDhJzIqBzHVWJ
ARI1n1epFpjrQU9LQ3+N7GFn8ymcSH+x+P7xcGTNDr/EsvUOpfPZmUvu6mcSEix5wo3nzXHukuSR
7wrTXtgSBjot41C26yJjgWy+AsbYj9HR09ous723xnOER5lAWaMAK+XTd6+GKiU9x/rE/hLQsVHQ
xoKk/OjviIEdrw58YsQl/ML+fLhM/BeBrDL7L1iNNEOmciSAmLOSJNGreRunXRnU8XSzwGfEfRhz
Ea6ubmvgev57rG3cfBkiVFu2ZVxLBMhA47/zzwA4oG+nZ/tn75edcwNZ8z4edhmaKOymmt/sph44
ifLWtPJ5RujZILqgysJz0s7+RvbFoAA+DA7MtFI+m8xzKlZA9CqyO3C4ypbReAZAU/ryvcB7Z88l
mQybci2kZfeFKCfT6kXcjuoVoAkvWc72ms8sTib9Yl+WnG9c24KY1qiGQf6Sc27IhiEt/TR2cBKb
AqZsVgZuLACP2b+sMXx5B5dTRkyDm/pG62LX9qtLIhvy/isBs3sMXqBlQO49+vZugfRCuh0rW63L
j3Y1PbmSfh9g4q1uC++RtFEm4iYt9h2yXSeLxfhZESesjISXuzwrOJ19lznerYldjB+jMkAeVKeV
CIDxI3hTAVpN6QjwuFb1si8EDrrpGfBjtRD49YFu/XDO6mDDBXc0LuHh1TU9ffMz24sE+UvV0cbS
07qbP9Qi1vKZrlodP1egBIjSpQM0SvwmcL03sAd7LkH0uiP2pdyp8X/7Su06HyFDMta7YP/Isgp4
Or/q2H7Zxz//Qgys8dDhdXZVLtvfB/lyCppTzDeGaaeKVXlbfYLBreG4knWO/TT4l7H/y9kb/1El
/JB896Vt6QjEqWWAaSa6N0aBUwYGLl0IsXqF7ISHAF0Zpkf5l9zozHOhiqg+O1osL712ePvsk8mm
vqSML8XvxV5cbY/j6CgdrlI9Zpz8mhTWEXEFxXsm4CQ9XpldAxBXS50tlzsPNLy4NKEuUOqIlaLh
KBzHDqvH0skxdj+KFV++KewdhHg4v5gwwtrHpnEJ0v9nyTN8dqHQwX1/zjO2gpWq7I6qno4JyBYO
jdOi/+5miDhDdzGHj7G58L+Ghg2gBxriHHnsP8rCpaOS2vW6Xr2uBa5GY+6sTrYH9sI9IDYr37LR
ZLsTgiDx9x2pOH30fVb/9JNLgPTCX4LeX2ESSLtBBcSmnuSvMK4s7+wGDRmTrBJHhj6vLIVxcWIs
iel4NDgyCYWfIPvh2AFDW5S523seD1hNAWNqoS3X7rkZTnzABBh/2baEa69GOVZ6gCu/gfmg13ar
BqtR1uUj0IL2OaJjwyghnm+xbU3gwhUQ7oSmC1CH4mPVLaXMPkiAc8ZS8e8oR4akcssktWEE7xDx
BbuDzs9JzHFdeQxTR+lPaF/Iep00mdVCyJE/WClJw2BNl0W0eeqGgqkQzGlF8oacnvNDrMcHIxTm
NVvvKzjbDCQFyTSjQjlnMarH3B5ZDd0i009A/FBJEqtdiagC1XuurSJQe8iQjQT7yklNy7RJj6HG
Wrji1jJCoWdN8jwsB4cCYsSTr/Jbhv8J9AeeGz3oalS4FvXVMUZ2dsBjInMlQo6YWMv4Y8fMSVzq
plDsIvmRSJto5/I6xUJplqEmGbGMjuH+eWnnUQw3JKWKEZ8DroFkcMvQxSrZDhMIqC87kGjBXWyU
B96EIDtwi/DQpf5YrYb9XeP5VgBoKZFtC0LEZhCP9ixzlFOPo1pSkw3kVDneSE3W7DQ4BRWgbnNi
YAO7htfYSHWM1c+T8ApExcMsZcXiNqvtzhvWApvVDNsv4DbIc6yteQeWPXScmohSxni+FtiVS6Ub
1gbEYhvV+v6i/m2X6Sp66ifcPEoKqmXnu+zdJxrH5hpoBz/5Ax2CDscr4B/AD7uOHgtxadW1wzeP
XNoaWm+h1JOiO+jOIzySbOlYHy2YaQwheEF/sRmRy6V7lqLa29U2CTVv7eSlrT4kjN6ivbvMcMF+
6knSDE4ufjoSx+Sl46VfrpsNPstCSCAyNuLOAsbWTmC+5SiYcIgYtW/jZ+qGZ0LysYoxx5gYHO5K
7zSjhL/JO+AxAW+sg061CNrd+1j+dH2WmNAVI+bYDD6d42Z2feyxLdRxQWBrQmHhDdAiUXC7rOaW
eJJ8EZE6eq5SfHj49o18M70Cqpk+yt5pPmKbakYCxZQTi6zs50Gg3iUqOL9jmUaDy5m+2iIZJd4X
qmI8mzNzSXnCTivrk7Ag1PMvZxktNmhUstSuKt1Uo1sOOzJjU4TEUjTeRZkeJze3oZyY7u/LpSRt
5N1HdBlikbP2MwiE8Z7vlV2Vl7V3fQMQuAF3CYs5gYTxn8g5gPCUhXqp4C2TQ9Pslku5R9mCqkLj
8V+ZdbqRuMHTOIydI84kz6b4lRB0NIaOmi02Ufmqi7Qj9+WissWL0bZB3Y6POzb2oxxbjbzIEmmz
aes49JIYB7KXt2f//h/gHs6AoL6Qs8LZtSpbuFHFyR8kix2CM6iJFlBWrG1o+JExydhPyalbplgy
rVEIizNnqE8LSsyoN33UXS0/DfUauYjZ3Kc2t4EFvoGFn1cz0Etqy0oMmWKAqsHI6pmRCFjSjCg5
F/6yV8LNu3MWIDgk3SBdE0JGOGiM7PtTYEtB7GbOyWg61whHxrjqP+60/tijyB7sUT8SX5m08wnj
2Gr2hQa7fX3Vo90UpVFwvk0VLnmtM9wUy0JvS17gDROROvidnTd7aFx5WiViG3oF6vljKBleCiL/
y6SlwCs1aeaVUWOMpikA8yqz/SNH7rqyIEyzjfiuBBjyaqnjWfw2o9YEEnbTGj+ckYknIFlAlZEe
v/IsZ4IyjtwSnYMvIU5+4AIiP1LVGckfeUMnbeDDl2t1AseizqhaDLNUUGss3BE32f5fmiKN29co
Suaq0gLgEbJlC1goKrzpVJClywDtsTiGvWaYvkP//XGnjuqBPXkFQ4WGL5oM6LuL9FxL/XZjKyZd
5fzMR5WDrhzteVxteawM89/Pvj4JvBURzk2baXz3p9ee8icGXyq9JTNPmkfkxHPeV+uwJjn5khWD
HbCRiCoQ9smKlC1m6BbFRad1fz61e7JmckDpQpN7A+p84T+y7Y034XG4lL1W/J+br54G8U1hRVJ8
GoM4TNYb2eU7q9C1BtKuh+6nE5ODUd5gsy+aHfZDnWN9WqkL7gpqBVR+ydkJ1PWPtULESofjT3g8
USHfzaqURXhN/mEO3hguC/et079AX27zF6v7A5FvtyAsjfNu65MZsb18LHT2oijbDs3pDLr0OO7b
QLi6qaUdjEszTzXUeMCk0vZQTf+e3NJhHG5tbfFBYm6T46Mjr32wHOu0oBeeFqcTvXFnWjQ1J7ih
QKy2TUsH0A0DPnqyyO4oXTavPq2OGY8hrx0hFMfNEoTIK4TM5QZYm2GeBlQX2Vc9+QPNJuCLHoAT
zOqr0VwY1kSsZCuVXro/KGpRMVQi7MtIyM15AwAZJoWc0waTMlTFhC5mAMvujVcjqQ2ycJJrD1Ki
r0H7JFyQnVS9vLG0unbEnwueSdNp+1T6KHOadiweBsm7SFdmFMMpdFRcAbU0FseQQS4zKtAFc4xD
RyfAJ8VQoZ6VIQtgbteJfzqbUGVoaskvcwn1KRiy3R2D6zCCWonO+xLwb0gOwHacRU/NQaKN5o69
AVF5ixWfUkiah3KuEi61yU3Va+hijb6zpohUSDqU6sL7FqOt+B8Bioks+4bjdSuqK5Dks39Vet/s
lOjJlloyAUM2GlK4PnpAcbx+K1pIGIh79z6srULkwyGhXsc+bXjKWKSs4LXbk2eJ0StYjXNHe4S3
f73y7wSDq5s8tDB7vgQS+I03xb4jNxhtbY/pEY3v52CeLrYwdheH1yy+6gloELFshoGtGOBn1LWj
48aKNhiWe5g2PxxbUKWL2ucbGaUG6fLebdA8iigG2pG9OMvm5bLn8o6RxN0Q6nMqooWCalxGgOy3
5LF0xCOSZtVOS4j4IW5MRaTNWaCnYAtxn2zVht95fiY/zteLcBErx3SiWJOS5igsD9SBg/YLTQwk
LxbKNE+VjCbO4gK2LtEDyPmAShXWHrla//9ZtHhmg843oPVq92Aox+JbRcLZjZp1FLi6/04DK4qs
8E8Zj7sDvqtTvUg5frX9IVdhyTynNjmUXs8xKgwcL/EJlkfs1DcvgpQgMcPk2heWO30kWmT6iWzP
j50Xv6CvwxJYOUtguVKrcO4DUA8JPgC2C2mezdIRF5OBOJmGzB0u0psg7FsVJpdLEAqIQutPv2zQ
h+5exwhLrVNZkXQ9h9zSJMmvOjmTPbLb8DVGhfrCVtIpGQsOob2/lctbha73+Z48vPssFo2gKqxI
UY0QbsOQ5pqmSeLUpNMVvsN0tpHWPncknOVQlze0BAMYV0BaJGlttCmBVLaIaxeDNj11sXU9yB8x
kguhGTlYHx/+c4nSMP8EjU16diwpbo1pOlvIkzA6TkURU+QY0ckR35lz8ifxd+zy3eOHZvT6Cw3N
EdJQrqVclMJvI1Uta2IcSweUn+hBha5SHAfePFq2nOlmGm5CJbSJ2d0Cu/Ovmb19FPQVMlGEXC67
yBndoI6icRA+COrfPswSV/WZepY1CLX9ezSA0vqUVGrlitGbvR1lShkCwCYJsODnJXQ91Rdo2XC0
C8PTDDlRlBcmiXUVURzcCvDAlwarDdX11u5zUGj+5Dv2MiqQ0dFD2Dsml7cJK9frT1bXpP98r+1J
UWHVr28TR8RD/5L+Lgph+MZQ0kHJvsUMTufqoq1i6eMrv34IdfhLk92MGF7P6Bf34YtH8wYcBj7c
wE0U7lMw2ppSfrTyAuDqK+NaR4IL50vw/cRsMxBv4Gugxn/WNHP2B6eFENT3zDOCK7t3Vq3c2b0J
wYUrGRC4NU0vGj15dEwoACMsb2aV8zwImomIrf58DeJ7ZhunoCzH519ix/ioDAZCCJW1rJQi1Zvr
S3Oj6TUQFcLwn1T+9osGu2fUuFhCRwm6PYAgCsGcEe5pQcNme0YwSA7PnTnJljpAAS6T/Z0w4Enq
E5aHZwsdmaMBa8+2TLfGwtEksH4mJ6+FsMZXP7nifTwL1eygxysqpVCbEE8SK7BtbmMoEFwMKvSE
DyQzzZzmQR1FbmqD9CgxeLtpP0hOl00h3KV+yloqaxDh1Amk1h2nFqgWwkR6WPppEuKDLcnzoU5P
LGW9+EJWSxp0/WomxTapbIaEDQNFPVKLavPQQvXZTv3diPnoduX91CFReAVdRMCnfv4pnugpspJ7
rYXlsGxisxltqISW0T8ZnLLTrgwCRUs/ShhOCS80v+VesZc/7A5iwOnc4IhAjqiWc27aw31508D2
NNyHZzK7OIPpqVvBLB698R2TMYlJ1XoT40TLjXkYx0fj99RVYMZT5Zue5h2y900kKOAEbPFjq805
TLxzuV2V+9w9lu63oLLZjawN2y7ITmvMOKlzHksDS5i9NkasOJ0tw15UHuZt+0b1LD8tSHS/teav
dTU/cmFQZFu8v5OWVBR4OG0T55utK1w0mitpx0j/WX45CZTXomre8qDQzv+x5KW5CXEVCb5jPdLe
bxiVXHQqSPv6PoKwQtgvN+JphUrxrQSLALpYHJlLWPGXJ5CIMLI+vUGhgTkD7a2typ5FIkSocZ+R
HqtkTV/DC1ILxYm0lr2/8htIVgqSo3LhpQ7e7NM5Si2zEgb2vtVQuu28DO7AuWUyEccm9b9fyISG
yHDS4eEL8/n0pXeNC8qnWDj/cGyK8tiMovX3NUSn+WDigVbr/mXl/5sdwlsvMgGEQ46klWgFH9xK
jSHOaHhfQabealpkLZb9k/nRr+1yK7bp/QNW6s+Blh1JAXILv/B87vlRWRfQAfbWoAxZ7p+O2P1U
FLGpjKV/y5vRS5F4AnIgGxNPvfFzM10amexVCLJKxPcJcObDU7J3Zimr36c7pz1NA88AdRyi2zDD
OPbCARJc0xxo4rw57mQi2PlWHM3jjblpgK6V/M2kqXrRsFhD/ioVo31rIiK37nqWIpckGb/T/+Or
IJGVEm5NDpxkNI0rRMbrzp5GFW4vZ49PTU53HaNXtpvhs5itxtPFzJynYO0hY8mDm/s+6PEDUCUV
B06VklOw+sel9QStmxPljLGIX5S3Hps3Ae/4ZbNdLiiMyIAOd13+UTL27p+nwoVEfmuYAa7L5655
jVRTq8kzPIx0HA6j4Ck7T4JYOavLTr+L7R17snzrfjct7TFZDabB7VcXZtBag6xrarXRmL51dc8C
PlKOXPIo+4c0UycYC1hepxzgLG5x3tZskKLkr1ohr3qdWaLdbgoksvKF6vQobeOImV/3sTPjLDSD
XJK9PpxqDB+PufJTTk0qwYvg14xeZ3vTx5sn+1+DidU61gljGmULsaBRlGimDyD5JnIQ02GvhDln
+Jpw4vc7h6Ss3d/h0EawuVl9K3BGYhmxWszU1qkrKYfEEVzD66O3S9bWq7zSkmNTOj5fshmxHy2d
sOr1IdC2wUtD+bsSuudBJjoXRkmsfGmXBCoFh+bdDdpllgnAiDpeF/Vdub5GPAE2n/BW9BMwJ1/J
z26GU8fl+NtL1dqjR83P0Lft7zf8B62/Joyx8osix/98ba8suzdZmTXV8vNfWT6zeEpfJwqbHdVJ
IxidcP/mm55pvLytr4AHpiB++oi06Fr0yrHCmHVfvwejqevuXq897JfLwZotwUjkI7C86fki/vCm
GRJueREvvz+0CmsqRc0AtciTa6YYs9bv1QtGQKB8kXj2r7RVjPD9ZY9ljgzxkGA58KGdQyQ39C4v
kHSLlcD4VzxkMGufD5Oivl9sxeYuHa0DtKq2Rm4P/59veoT5qO5dprZhM1eWb7nqvk3/3xdFKEyl
+c3eM8pzc7XzIPvn1+Hv91hxBfG1bX4iSnaeQ1FzgkEtdgEzaHzrYuqGFWMsj9SIp2p46nSILWyy
9JIhJk4yLwZ1Wu9vZSxcamAWX6RgrSzYWBQAQqJM3duHUojcmkFw0WRunEhIScUa+Wj5BhDFj0cw
MuOxKsrPrYpuvyD6WZ+p7Wg06o/ZQ005MJnqO1HWeyz8HNlaa8mZC8Gq7iC0TWa9hGbBRjegqo2v
kZX+AmHkP5JMdyHXqIi4PK6M3c07eWl7pB9nBLX3NFf31t+pdi31jzONKD4O/ct4kPwEypukfZS7
7jw6crVz9B5dQNQPeiaS3VD3O+E9SY4fzl40c9IBlJlXxUkNyFWu7yg959OCxoLVzER//CUvpvso
iJblw1e0nw7nvPHTaJhNOye+HOtQdIVQ2tqXVYsm55bYkBffLsbU/1xUYRxIutxUC8APITMcvDdQ
+FHgZFTA78KeIO2Byy6SZIZ59oD+Gk7UA4gXpeEwJccBrtwjYLGSSFOesA9yCHKkHIVYR7OSBfwc
jO7PWHO0PO8aOp1tOVSuF6xCGQhSt0mXCFjkHb+Dpvz9J+Yv9mIMF66oPBBEtE8OhEaSsdPLzaKm
MtOiDYoiddV8ttZdzX0Y8FQxA+26lgUfKnFcsqQoUCsRplJEN53Ssir5JQasXjjgLmREAHdbt+tq
hawR8oABdZ3CAVgv4J1YspmEbo8UD3f12BVk+4K8npeaFzADeN/1vov8IJb0LDWxxg8/NAKlY/HY
e8b8ILBus2c3lGS1R+Qnpe3KUpRfL6ivUFslcVlwfffJAXPyiNFEHwoYK0PTXgZ0Vl+H49jaZW50
bFnIYUwCi6eh/JjsxB78RRvyAiEUL+qYT+Oy83PlLviWZhpVHItRyTk1SpKp/PUJP/cd1tFRAv1C
042jGTwMolVTKsDxbMdB1MnIpxmT7Xa7d5oLsw9uIREvCQiQkkHEnRAGCI4RxYwAyZrUuEsM4hoe
w7WGLgRlAab+MWtdbX7m95g8kjApez+1bb/qZkgwToVNv99i368aSyhN/M3vAnLzcegJeArdIJ/X
IMdB4tBvkw/Hz7B42v5QNXOUqBP2cUKlNTDvRZF4eBaY43fga9+nr9uv3NMG6fL9LbPHlsAenTBX
mK1/n17VBsPmaGlqW8XNCfXqb42b6BUjk6XXkPDWqcPKsrhhXoCzs2GZWcs4UFjDRd+iDjyuV7/k
t9ka6RslsMaSazmDOqrzWotFIM6BN/PAOP6KYJr/cr28sU2w3F7+OD2IcsSMk+jVVTSGwzJaqEpN
cZFC5ZOb7rOuZnHU46qQRJZBq4p+zgI4cNHk1FhtDFO/XcoHZ12SuP/Nc7ESWTm0sTnx8ZdiKZkz
2bpAgY0qoX1xdrlIPo6DT63QDuj55gKBjczdYNY2aQHomfJlnNuT3uqq8rDx19r69Hh2OgFaHxn4
38H1nlVjy87QwyUI8CJYxNt5g8WZV34V5XHyeSmFzycGFiDNVIYfXMU0HpuD/QK3Fx9okVwj/2jI
LqB1UQuurB2v/cH8dHE6cka8Hr44a4Je7Xu/AaeDD3mxChAY0BKuxIYrw1855Chw9iD5kyOqsREe
GKyaVIUBrAyNoJmqUjILydPuajnJBRPKn2gT5s+9ciTkPDCQaQ5nzLdfG9GSu5TW3wkQQ8V/BgOL
A/F4TevyQXZUb4SXV1fFIJnvhRCjmWq7FyQoiSq5vpMtrcPkRMc8tndQHaVV2b93ToF0kI5Ms1f0
5GxEdv5oA1y764x80/UI3LQMpNlfP3P78nfy0BOrne7Sz8xaT/ORA7d4mnJn63prIxXc8BeprCXY
9fP0f2IQ5aMgW7/JXi/rE/bEwrdwBJzNjpHnVSNBeLFp8xB5S62l2m+qi2u6iViOftUmdX/mEiJr
MfSMVq+rgD9Kt0zEvSbUyz44Zhgy/vVDflousXPLKWjs70QQLKp2AuN1MciVBht6bDJfhO42qaKK
f80AaMqkx02Uhbxzy5ZLD7xPvWGPPqdsE+5GiQStx+iEjpEEm/UBTWaDvZrcZr7Bq+2gp/z+XJ8s
whCYu8536NzxFbSJdsYyAdjYwOVUnAb5fetbFkV+FHTBLyDaRGkQuUMGX0Bqmh/8HftkaJMC6DBo
rRAA+2dRjaNuzJwDP94gRhZ9tXdrcm1uvcZ8eZqnFFVfDSThaBgvmGhcsJgGpBNvPV7jZWKA77dP
/bhzTkUl8Ua1CUc1lw97+e745JCHZ+3M3TMrDUe7pekcJIi0aGu3cHJfEOS23kpIT8Ct3UpUr53u
+1ShmrAMjmBSvm9GrswIkLdsnwfgoKUoA0ThmC7wZk3JuNUb0Qhrr/twKMySqstARSCKtywwIkkj
iALxd9kyb010njHD1py2ZU4F+wjVw5E2TekA0cp2/huoLdQgg2Eo0T2k+30MGAg+1E6OYob+kfA3
lOBF93yPRJn+sQSnvu/6bcmps1DTP0Pag35CmU782gfpjIzYoIawdarB71I5KtL1VaO9Hg5Kl7u4
njxwCwgSvVOp9laMglT6OvDC+Egt61bn11U3cEx1uRjn6AtzVcKLxB5HCKDW+4p3l4os0Ve69ZqD
mrjPkHz7F2ej1yc96SQiah5FuBsR6mnV4Q7UZqxWq4t7TrWt7sEp3u6cKIjYl+fqe65NoNC/HVK6
JXhEIH/nuwhO/8pXVm8do9Qp5w7VG+zDEXz2yigNTrkdU3Ze0yawla6Rbn/m3GrLq4RYSuk0rghI
qmf4YmwsMNWbucATELDvPcjdGWx6EuX1f+E29sjWxAwSFq6jLG7X2cyEaWyvhlDmNa+HJaQXCan8
2p7AkDcUzUgH0EHORq74va6sVQKdDtaubInI9otJRmNLVog5lj7FC2D+1rA2tQGC0cwwGzJTrcsu
YucG4MjH+1oL+Kj1Lx6nxgWTkegD0qLeIIHufoylgu36kfUwNBC6aM26UYQgqWt161gtW5h1ScB8
RsVfepI1uXalXlSduDgmXF2MubmALNFAK+Z0o7p6c8bUMjhhpJwgRkNOHyS5sy+s+SCL6frZwyE4
8mt6I5Xu1mu7kDIlNES5dibftz9kqy5ijAhXWOKuy9WlpeO4sKtzimr5+8YUDXXyORZwa1haBpUZ
Yujh8aOCjxD4orIoiAzoyMWK7dHQKjmG0osDmCqRB/9wp21z/kJzMVMu0kh2Uxv9dMHS6jlaD3tN
NW94RgFKgCRqPlsUepyv86NpLUt6om/gyXVHOhrfib+9ouVCL/hvwvCdIgJZKlJS5cfgP0fB8QDI
et7CA4cMVi+azBcmNJqKs75H3rDIMZzwb1lrAXUhvGyzrCvZwJdv4StkloztAk9ou2bzw6CnM4ZV
YQ8ugzeFu8VW9jqOmagNc0U8YDYQTI008WK8Pta+C+RXjXP/AyE8ykgGMqV2MKxslpV4qq+wG9sz
GyIzfDarHj6N2YOOMcspDuzDWVhPtxOE+8jLZCKzBz/7DacCdhWrmucJ16CZGVoyTin+9WKn47yG
yyvmeIwuygUFP/Z27vaX0LJRRm9Ps5sJKYkAb3vRwDlNEOYHva/AAmNt5bsRWJNS5K3tHzhLt7A4
OjXa4MYTQHevL0fsyI9QnGq/I3OuEhPW/OrlcXK7pH+3+cbpJzklev6Pd7gGTk7Li8JmVHZkbCsq
T6eBzFfPqG25D1lbFeHyqtgaVOdoDidBdMuiy/fYc8EzZhebHnxKaceettsyoEBmifnBfkAxi6aS
dKckxpdKMf60WX/wxDpwxN4PFgbsAKJ/XpBUeZDpav9ysNKG3FBTGyX+s1PA9hHli7Znxb0L/b00
2ovjQXiyCNX41xdoSFbOGrsouihgQUEGqLBma9TrxZbC/IrEJu148E+BRhJqDLDvYzhSQ7LHuROe
0tkSuB0tkk+TKq3PMCp8vCG6xxiLyv8J2RKcYfXwSpqosRynloXuohxnG2zcXUjWpvyv8PnMwrtU
6bVopZUDtVtzqjmoVSK0nXWAJ2Z8SfQb5THhQprF50wCLXfpg2C45UaVVZh0asaww9F0h2E3igis
KHnBssfAlbhjnxtYK/NlgeSgWAe2GGHzh6ch0bqQLG2HhUZpAvMqYg90xRrDXwqAYtQR/8Lu2HE/
Gknqw1gvpTkExBDidBsQuxWl+5ewiUmCsB1PR8gDspwIo7kXplGQGrkkYLer/AQEGW/RPI4c5pRY
/b5VHf/xCGBVaJ/iYsDEIMO7jeU8JfStYhvY7Fs+ull2JyFV5vmZ95j2EbNY+OW0Zuj89Cg3Y5CM
KINe0QF61sFer0u7LMu2L3JoWqtcXp96p28Rs4vEBpDszIR07GfmvA4lcM70FmpEIFGm1/QKIx4Z
RvWa8f+1bMPZianXdElPLEipusy9XbL1GpYhKGtn6YX23F7kbyKfsAlNBrahQADzmM7xNxmxa9Gu
SefvXrGbu02G3bekzbEUw9eUEI/fkrNOnTe4h1POs0oVjZ7kEQmWP9L2tBXRbDWW6mQo/p8pCEjG
PrmnOWWUi/6r4oqPHKbLjpiNsRd1zUFI3U/fK8l8EMoq55zlt/Ifa/+uk4rLtDHmOQ5Ry0u28Kka
dAw4rbwrKmUaUEQ0+0wCz+gSKu+HQmel7y1etd1PE7te5PJtQbwjMCI96cNQqz69s9RE8YEGXyFQ
GqQzgbu1iLgveOBwBfX8XxShf5JhZOxRFtFuNEMrtktFahmlNwBFF7wcIKvszrGCQ68lujs7lxYc
UEg7Q2jJuRnB/k4Nptt9cMQeDKs4TF6z3GK0A3sK2QhCc/Ql/0sLC+mRHIzPUyiD/bAqmuGqkMlp
hDGTCSuKekrhPB6CJ0+pc1eBexJgSA2SEIFZU/ZlYJb/9rrfI6S+LZ09e7EeBxMws1qXWYEH5hJZ
oaTYuRoYI8tKuM0BFHH3GeSAgybfidh+ubdeAl1bpFtTf11J2LmzzBlcQe+qn8b0m49bFk00KgPz
Pij0xPCg7GzM2NHdlUAgsnUrLujZoOu10xT/mCDxZzhO96dIC0g4Af2Fakl1zlsouL7B6+kFP99B
amAC2+GzljMhjK0gdQYbR9K67Y+wZonbJqTpH17Qii/Q11iyKNCEae1MI7UvpGOxSiNjERdRLlKR
KzrlDtxrxAaFytEJ7xiHjJ1bBI82MkMjV0lWtpmzp1a3PIAiQkOgP9LAY2V8ZOFbXKzNHr+ZalF8
auz9bwiTamiwz7o8jl/0EmTNIdd5qhmRSpwaIodd5wjKAx+yuSfoMPs2ACdH0nbs0Pn5Q+YSf5s2
TPHibCOnxDyAy589+JnLSCbBGNSES9DXkSTIZlg29ZAbK3ngeLMs7thDojw96jm4L67QFIH9o8oZ
91A/1q/O8g6c3SHEoUcR0CTOCVK7X40JvwGsbsUSdS2bdGGRZ7jXe0vxZlKU7+DertWNb2CZUtDP
+gDoTliF6iBuhSfdMv3kJHul2gPUOhTUSQUbsrCpN6x3iRO/rX2BbGxxuaxV6vWpD/aFvyuk5VFf
hZtz1bBAQjhvrrwrp6zzNmmfM/q0NeiwNxTAca0lnLCRKeceKNzJbKN1vNOKmkeqXobdzF0cQjPu
caKKU8ee0eSToqR6eefBBX65FHZuLZLX6/bqkt8u3yqhKGodImUmbL15P84kXSYFAlVnAIt1spvf
MRUIeZOT6aCGTURxvSA8IuJp8OM6arPsl1N0q3sfgvxnyAGMdtQ5Fgsys/rGK3gC0Yxib/wYCwni
q2Kz78/h/hCo7O3ydcJhOkVqPOESWKtDxOEQbieVSqWeD3gMtdnmaIXGnoudIea917QKj4nkypQy
wKEINPI8Xl5Q2k3+daxBiUVq8U2kaTZu93VBgzsfvZ0htJoFwcaH0Feq/phJ96BE1QRyrpn6uIKu
W5YnVmYX/wIZbotgJGA3o/fxcDKkh2muyUSExsrutSaTtvuLyOIuBJYvMFefnqgbjhxyLrY7BKSw
BitVkBg8EEBd7ppDUrxNyOfaPC1cxVSlMnAl/ep71/36jIWvn8TIzgEW69t0HWXrNb8GT+ewXmB3
djHCLXNYGJ2CrKQkk5P7bSlDOYb+bbUtbPYBB5CrwPyh2lwH7WUd0eHTywGcZMLjsHGjkCnc4dWs
8n8XE2hI4aUkXkzzYF6fyKI1Q1gzz9JwrhVN8Iod1Pqa+Y+ACvWaW9vwhodbTJgVSlRn+fa63V4i
kwAymtCVy3EMtPKZJChUPbQRVH2kOn6/RNUoj/ROcQABDn5ZR9qUYRmhJELXR8crmiblQIFBFpQR
pbA1pzWNqatK3+a+aczV9LwR+E1Q0wG3uSX/+dQJgqz85xSc0gDOAWMUmh4jgs+P58W92ihbTgEp
hMn4GuSt4PkG98D1CnE2Z0USCeBefWRyCstSb+wSaUZRCF3zPkaWlL1MQ4kyxffI8Gon7VWZXwZE
XaBN/ickYTAXCOXdSNtKTRx88Orze5iAwAUWWI7RagSzJZaW1co1oMWLsa4+bKmBIg2aiPuPIFQg
isumhym271Zxoq4lQQ+Txz4ctI/9AnhFi6Ov6lPeiZ3+cLpPBdcERoKPx7uRCIZJQH2haz9czc/Q
Aem+dLNoLiLIVN0BgNHte9OdPQ6L20X1VkRVXII4njC18A7tRzjdIbW3ox66YrrQnS/GliKAJJzh
G6k/S23kTaxvBmIUC43HWyN0jet9CXXMsVHUSh1IIIPw5tSD0Xt9bSdcfQKu3sh0puWOuVpa1r85
OvX9GyYcpEQoLZPmCLACxTTKs/I57h8nD2S4yUHluD+93XKtRIrjduuA/nbAUIe+owjxyNNbBGG0
wq9wYeIfh8geTb83khK+OAa7Nrju3Els3NH92kkjK98gv1L1l36ZXXnN9Fv6sqVA/w4KEnh7pYPM
OsJeUdsHhyiAZhrOFx5GHwcz3iGdLhhQtybu/3uDdiZ/UQoqidJkFBLS8YrjM8RQOLDeV4V7EdBA
xoVWqlcTt7SXwdYylLd3kf2AweLUzYJy0en6wpjKQc2BjbgjG7otODYE4M1Fvkm9NbUtxlph0hDB
1okIZ+nEDPE2gyC3zE1BBiYRZsJQ8uZTuntg8UNqWCh454rHFUt09xTUw8LNZYQWNS8FenXr4VVf
nehWjmjGHDUJzzhobBMqgT3qTlTaeBPC4dFbRS3Lch/XFJUAEIjYdML7GBorCUcwBpmbNU2/wkcI
mfGmS+10GpjsSrszda8uT5fZaWkDggKIEswXHdyvw0xyvmJxODwTyBsbbYS518sKjUoSjnlvNy/s
t7YNJJg7F+dMsR76oerK4PqXJDUno8G2TLe0IgqWi8Op1gH/UdwQmOhft9tMGK+/nO1WTdbdLjsR
c88f44oHxH4cmDPKnlx3qk7B4oyoqO7Ss2BNi77aoKVggSAUuGoUAcAoUtaibFTzsJjecSnt9Lkx
PxOsHUFVqlXOS/3lDXO2H/48GpO4wVoGj93pGZm4GxzYXNH1j1W7Q9B1vYGsGohceBY6PCbfRD9v
YgNTpP+x0qG3H8I/56NX4SJgpHKOXB8z7BDC1bIc7XN+x+0WF611lhBSEoKWDzc6VHBnovatSMgE
hKPv+qof/GPyhWHZhaRPdoxC/b+K5GOgKH8mao0CzL9CC22Kt4E4vKA7J7sTyiSlviJmDzxc7oAN
8zqizFLAF4n5phDqc8wiWQu5zHTzZs5h7Y3s0N7ZrRBlnXz7QLA6PSW3vth5zcZxjTxESptB9t1A
Vr9piBYFWF2T8UmxYD6s+fCABRmqUJ4jcOPkNW8rCcmeeplWJUQu5VWGxz8fV1lkZfJvXvSCF08u
rUStxCwh0M52QEoibZp2L19+IyuOHLmJV29U+BP92SIxBf/uYWgBtffUt1PDwcW4oSwjIdMNnldN
px4KgRw9Y2hQpyGS8M13Wj9LTe0azlELvmXZVDPkHcQfFwMDYH4tVAX7yoUifGpxNz23mSo7k3AV
eYLUs1QKm4QyaSTico6A0ORvyo4EgmGiO0GvurgO5oPeSZETy4MGOOgxYPqs8/HXhxvXeU4J/ccl
OGsu8UeXhdkz48q8KCqzfivr2NppFrd23ymCrsWQIts0PQj1zI1A283ZUpCVFNIuPnZ8koyjIjDV
gN/M2bc+TYTGKe9pc+J/n+a0cb2euXOCBZhWVN6Y0TuzK33iNDVGwU6GVOrSui9PMAOIBP2lqOmq
Z4MUJ7H37ITjbIn9nFbwbjwoFmQCyZRmRZyQeprPlNQnK7vJXAVETjK1aCkdfelDfA8eKIsfq7+e
8kbCqJODt9abNKElmfbADMOUiJlpcHyPZR4hzcn+TglEaKa4IXjj/UDCokN72Dvku6vLAbvBSUV7
vuiRhpNAkNDrTS4ECJNZuBN8qlzUEbn1sgolUJHKygz8NNpnKZOElI9nAIQrUrH/egnX1h0yGTco
XFBczRlcxtBXRvlfOHpw945EJPYCGzmzCEEdhS6d06cKa+MHkWgohWk4NoH/An59wv9k/lWawPJ8
8ISTz6ZcNFK4LtSkmJeq+6YoTGXqwfGK2pQnx9o/ekUHKIT37HmedUCQ6eZxo2xeqXBstMn5OUbq
Rlj8X8xtiQIP2BiElIj5t5ZUDTWVt4e+s2h7mkglFFd+Vqr7B6BeuKr52mnBZ8PVhrVcU/qXXK2n
7jf30LI2e+GyYn9MHAXAjd48uK7CVROgJek07gPNjgucrxMinhFi4OODKMlGV4EyRMxG/657jfn2
zyW+YQ5QJJnWDprZbr/gQv0ASgf7Ts29FWeevfrSMGSHADZHgG3YsQOaVrOCQGiWc8iCe06gb2Mb
8Z7LYuO8MaLga/XOnK5YRJm9Oe56vU7tXliXWPiP77KRcxiYFHKkXpU2TRfGjhIYPBwADRpcGS/B
NvCINvMj37p+n0UGDLbQ9Kus/QViXaTu6W6QTs6Dezv2TxlbUp4+M1mqj46oCx6bBbb60cG1V8p2
a8pn5Wtj3ANRIorObIZmRkQPNZoMn6TgB2NMwBWuSlgeO8eW/27jiOnhtDYAREaDM08nW71qot9s
rVrmbHeaGu6NZjhn4J7dObktXg/9K+z8UPEN5EGTS8dKUUzv35GWlcj6Gd6HePwxAilNZV/UnV1C
J8PEJ3DPwRo+8dtDLi0PPLYqet3SfhAt+H0zSPbLZ/qcYuKrRWFERHiB66aCBHI18PyNR0WpEFWF
E59MraeYzKLI0L/YE2NsHOf/ChI/6TY9wIoPlQxCOLbG/h1gD74W54wxRsZfnMnG78cLjhcCfmcE
Kc4fHYklbgi8ATATRquvrXCuD4yYnr3h8tWvOO/DTY3nleCZgjPSM4vA1ndBroqbTgyN9A8gYSC7
cZy/+fDhsOpLA6oATE1WdGNAUai2k3UermDJ/FHXwdy0ryxB8Ll3UB11uwmbQ2hvWu/PwVMe5/M4
dKtaetxJD7Oz9IO8X3EY+Xe9fXrRPV3Y3Bo9q6cx/6/YUEoTkRObMkQxoYoO8pnRgzyMOLZ2LEJg
r/evFR/9M6dpJIN4bPS4BqeYbj8p3VL9nzK5sTPvEMMfNWhQj7bk9Mv+aBe/sRXkhRb7qIvmcUlc
xjplmDlOvU5tXmkJ7Jrw9Xu2SMG4JqamT4u3NUxsh+FQtrJrlpUGXASoicie5vuXdMCFlxbsiD0k
21SnS8dW1BxRri4uNHfOvw7my+/JvrRm/FggDomQYHmn2jI0oyvx1jNMi2SWw15//UVpWy6jSkNK
3ZOiU0dxzWIGNo4OM8eS52P37l+1Gd5jE40+GMtFGACi9bfyzAKx/VPbP9zF8sv75dlqP9et6McQ
fglt8teVRF5pjZIzYoiX+DQj4cyelOI5diwCGSPEKLr8fStTc6HN2KhUv+pTKWLv/eSbHKzG3g44
vLxVciVdjP5isXMiWBZ/qyucSQ147iUmGYixbh+/BVEc9tjBLfYInUyHTLcOVQFPCewJUp9d0C7H
hi1BGTPCo40C1tuFxvjrnPnxvG63lULgLwcfvbCG8YB63fIEIEjosfRUbIMAMe8RFO+imQfcAoT1
7Pzh24AuPPf/TFrcQf2+QgL0lVZA2YZY9kC0cwu848rI+NsD8EsW+dQXnFT6phPrTS+Qn7uWsua3
Xo78WhukbFZVoJkdMQlCez4tUx+8WEfveKhtNAUBZTw5jJdqpHLPLAK/0dELrdZ4XAWNwsTVFa+4
IlOG1Y6h5MwjhDJSEJSDYBgbcx5ArkhwWag+ZKhdWDPWDbw9rRMA8SKg7A8Hi0DZKh0V4w4AZNsj
Fv+R/X/j+oAd1COJjImqxXVjUkj0KtyvpozMgSjzffqpd5Cg1AsWncK6saUk3KIuxzh7P1jJjxDj
azlj+INTr1Mb8pjifHYfOL/z6cIq3CUT0/0ZDHNXmPsRZbigP66KD25WIESNCDkqsc/SUc28+2Um
y/9RYABWOJdNN5LPqR+eMyXqc+W17Ws15z1yw/sN0abjLB+isdfUZjr6S1jGRZ5UYUsqYym3ETYz
QjYzFVcdhBb88TDmT8lgofJn062BIzj7pof+6g8uA1xSoRwiRVPjFd15DJma5V8SLIRHuOH5PeVK
lNTqo6MhGaZOCtN+76t7T0Spm+2x4m/UoBQwyrLOnYh+wBIB8JsGZCNwZ0X7xMQ0rM9yEUUrXR0s
QcCLajp5NI62ObEuyHBSZthT9w1aRHqmebFWbHLrrRkk+OfqaqVtLJ3rY5PY8ykHGwyK+Z1UJ1ET
b9x4FkFnajfaIS/XBzk+QBQwMtCHXxFPBmuVJmPaIeMxlY25wYqSIylI3QjkI96cmyfmtsp+eU3/
6AE9O/DNkatLRfYjtv6MWfEo3tE9G/aDLI0KyyTmrM/MPsP/mi7iTfEgQrzPrZ9vH6aWGN1wrEan
aFUKx0U3fZtHvGCcJ7qjN4tQ7gdXE/v1Rk+ezYpRrbsG9LT2AyRJh2AFSRBhmwnXIRNDdcYCsSRv
Rj/Iv2vurW/ICZE6vNzkH3lC4DCMEaM9H97E3qKaLp6oEg1oUNKoemQjikT35Wut777xqy/gYivM
m/rrOvt5ouRAUT69IxV9zDUDz9IuuMFfNx0K71weLgmP6q7uT6C5h8t3wt5oGtDj3H/qHIt8Zxaw
hiZuWQDJm4xpCoZeMmmb88vbdA3mMt5z7mmP4NJiCWMLNNuWqY/hgWaB6ZoxnfvSq92NUw7anOw1
Hq0QsfXBHSqTCEIVqK4+vI3sQVZlWt8mrO7U91ioQsU137VX3LUxdy1F3Nwt+6jBGOnfq563sl6a
naz27EIn+TmKGyJhZoScKLHedV/lxwcMKqS2VZNJgWNNN3vXHjmBTrw/OflGa0hWxNLnQQcx9sE1
OUm3quBLXsDONdXzYbsUOp11y//X+EOudjfiosJQn0057REgvpIWgK5dUqMf0+gcL6yWg/hgG092
+J0OoVKVsicz+ksoqvw6w9ZGiUOdXNOp7z4s5HKoq3k2D1b+fieDuj5JfgR3/6EbJfofVs2a7liI
C4NXjFYH3MXTa3TqB+fq2jJOdH9M8rzNK/3jTG5qoQLG82cfmXYMYRtriji4laMnNZjBi3PgcEsP
LRqpgKkPfuvcN065A1/XQMY82owqqi3UeWrZu4eJFhMw6DK1DoG+q0PMGd6y7bF1ytgjzOv1WWoY
KEw+XtCwts+7uVCvALD4VRaz98t0YwI6hX+Oc+3Bogl9ElD9ZmWWdju/gf4TspzpVewTEC1zPY8u
Ypy8jHTFjK5Pdb+38eehGdQF+2bQziuMhfkXQE5UbhRgMwibA8ECfSukkDZW3jKvKB19chtGE2oP
t34lt2wycv2A9PpZt3Jq7LJ0jhHStLT2iQlpr4i6HiL+hBqEMgJ/VZNWn4ZL9NgblqPCS8cviRvl
9FHyCTbbc7UhkAmTg7WDT7+YEtd41kbcPjaH5uzCV4sbiBdz4Ngfe0iwmW8oDYZ38kksfgvBCTs6
1jix3VI868IA+71l5YAnoOdP7o+6OYa9goNk7ylLpa/5/sBg8g3i2vuvyxsrFBhQMjYwlsA+IsZr
+LHKhi6QTgXl8Ym8Bw5iZ2EHe8eD/8WD4Il0nrPQvVLEGNqbPogxB+mrKpTNgr+cnVcG0yjWPYt4
fn+6AwvraFxhyFotUO53jK+S21PMFl75jSfYmelvy7GN9reGJFHU+WVhqbahDnAR7GGSyoshR2uF
sGuU8XT+0SgTtfRVimGuFXE9aqCqzExVLkqmoysE65tCJ4eb6t6TmZMVUSC04zLLNSdDtqXvLV42
BPMKkAVQllIixQ088dfoOXrNPsN1DcWbCs/a+UTNmJ0TCF1aJZLxttXskWDSbBa9Ro5pS5UFjwZI
xUWfEobDrv82xxsx+Ji1NJ9VXTNrXT5yUvJwq04WG+gPUyWzgCvTNUbx0Eq72XcyC1LgM1Js48Eu
4jZeR+AamTh+9a9Q6T984giUHB/22uqK3lsWpjWYsjjQga6/n1A5t5wdUiMuyaF9tFsD1UukfES6
yZXnxXsKkZgVDrgtVN4cHyNo8xDKkQDTBLv0BKHpenKVPNa82/e9nZ45Zu9mhFJsMsbvLItQxziA
jp8FGkutWYHSU1yxGPWlKGWAoQPkDepWDEUkpm6fX2idn6MWypGgqfOtj79xSbSzHNt+JAF+UQym
hNWpyOiz8Nt5u2eMam6XK+DZBMhHO2oHtms3rbEqTY+kpSwAQT30uXO2ZpF90hNJY39ZyM4q1GIM
yKZj7JVyzJ4J48PmTpJF/IOzu59622zmA7H0zTxXgwk3LIaXa4q++Pr6Z+mrcSgkYAQZFERWCTwe
7KZXs7mUMe3vWII8W2PTRscpyHVDwLjZiY+pmFMjBRiDyTaJSVz8Ks2xz8DHzH3UUq8wx039N8EK
Uvq4hFsK2WzSVBW81+Kps6S6tVtN95j+KhPNPC2Cg4bSyWTNO1SyZCZfD7jTaGr1L2UHjmoJT5gJ
3GITEly8TgC2lZRfhQw+KBX5457duvrwYeQ0WvWk0wLFjMbAW8MShpcwIz4viY9Oh5gp13MKxnAb
SvE6nfDXLPJ0ODhyYPpZzCNUsETpADPG4Dt0nTm1dBjhHOnFx3OykmInej7ek9dxS7uhDmDzIdg0
2p+SAkcJPhmw6xXJ9guY8RvGFUQYx0DJR/mxTgZuXu2/MFaqlVkiwLAlj98mzPfS1LNEgNjgG5KY
MoYoNl2vaBXOzEdXxmEcePVfNE4x0SXUKa6ybm4kYgP0znfiYQ1k4I2nB+nNp6kuUsFUybt2DQOE
wa6lasvyLmrzAS6txF+k9BZiKZDBYvXlKZbuK8f4NqfN2sNTG/vlEovgoILjL3p0AKoyQPBWEs7w
x3LU2gO9IFfcxURU1c1XVeCROBduuj/9x5C5AVcHGwrDdEV3TSxpnLnneBlzIcIKH04vKfMb30EE
1cvbKxQjHyOL+C1WFsi6P39esw+Dz2fup+AFspnOwGXnYpJozyzJWZ3jGjVmn7JH2DJ+mQgvX/Ir
cXo2EuNFx+jBKO/1Vnl0q8n1Dlo6ya2MMONoG0qrtzVeO9s0tyva32KSX3sOYKIhKnbqpwb8CTcg
Soqb7rBcVZ3LvcJHTDvys4i1Ns6eWz11uG8mWi+2NtXStjQ0QGPvExHkOwm7aG3gpSDL+3M7zy7m
VKYcFe87rTS+LOUqrX2MAkEBvZa4V8pd4PYdW+mWPz2BdNJ1mDVb3HHF2OBujMJrHw0SHRNqwMFP
1LSvds9W1ACPx7LyW3ERrzpJYStB2i8R/s53LS9KsqG4SS/3JKZC2tlcdJd72khCQykeG02C1a2g
5zZJkP04Pmvzd9CRx2Qr8lLQQaz5+Q3xe+rs5WjlRgWND9RXpNHc7riml6WocFYUZ+/aqDDWMBHz
Dgziu5kJZhEAGr2kZIEgdngXdBQD/YCqFPpy2wSTC43104s1N5JDm0g1+BNMYJ+Xv0MrSZQ0a6/I
5IBCxQurHhsLWmRChk0nIdU0DWhap9O8EZsZzRQYpZul3gVAem8+2WhwSMBBzhxb7PPpGG0Kj2X1
J6TuIYj6pdoQjX4UEIO5Oq5UmRhUuuzmL+J4GD9MBKdc9m5/K6VguMyPa3SZPsKpOXhipaTn5a+M
ay4f3+gHGPdfvANRUeZ8fesdrTpK8WKN5FA2VZbN4DZPOjXCFGVZLKzOcitwoxTkirNrrEKxOYtB
cX9rPFszaCTwqSl7N5soUzTFpLFoeLOgDXTp5SktSIKBeUeJhZV2UjQs0FzNdcJod9zxffqh6ueh
1TJeKcT4ZUVTJqayc0qX9P6E7gG9BqYuxW+eCpDo5kUFCfJTLus6vHSskRpY9jjbojGQWG0gjEq9
BXsEOnJvVPmbGClZ8vP7ol74dICJz5lyYu+tAF9TnM7sm/4dt5GWJEter1w3yo7nvuUSJGWDjOfv
GB4ikCd8FcuvVmIIC4Ky9j3Y08mC7ZuMSo7PabW2K1Rj3tsxMfVTItlPFw7jL8Xu1xdVVFSdtHhN
VYWC0RiX3GqVC2Y7qhAJwMzig/9wL6Ali45U4o5k64ft/eBNKV4AULKcgYhtTJJ/strIV3czeMoR
K9yAbCf1oFVRbwaHHlA/iWabUmcf3O8ZSta/lpPLIJ29BI7WUi57LksDG140lyrdJZySV1j7zl3g
0cZ0QdTZ/I2XdkAvQ9WYldOsJ/quszfzbtY00fcM745wR/h7QPZa1XHroCQJt/QM66mWZSA9I6UQ
syvuVJQpqy7m6/nqpRhsMEg6i27ygT8LTxpzN2QYZJ2IS63Bqg1rLULK5SsbJeVAc4fKTiOxHIex
rDNHoZGC6e67zsBoVII5lAZvW2iGIAz0X09Jrlrc/+u/dE5mnidANE9rmgmibUAj+tLGq71dm36K
zAFiqoLKj5gZtaKV2lrDowPmela0alUAYBKkP31XTnLrWGgk0vlG05xxMmoZruIxmvuFOeQd5g8d
Uygen66cTyhFnB3iJ6lhOBhl6ZAoCRKymQGOnzOpqZ5shL8QMIBJOu9vQXTmiwu3PQMABIe4/4r2
puaxNlK5O3qZJNhsplZ3gnhhRxcRwNUYAKi/Shpes2H2wGKPrPwpwX25Dh54GFEwspPSF5mdzRxe
HPsMWA4YxZUSPXhI6Jvc/4VeSDvRDCihnUH9QhOGrDwxoXIJaUzOXgBC8c22MQOZbitzA7JUcZIe
lEOVSvuoucrL8BRjVePkm2gZOJKf23wJYZn221tANamIzzL/NhI+B7wJaH5zxPGy3RlgK1Y8zoiv
ygXUQTgJBunprCa9PcPwAxOC0/GNDn7FGandX/Y9V1DpNcZLezrn83RPdl92jYkeyGZUdIKO+XR8
k8Nf7fWIlOAupfbZA0FL13Yc9zyjESkYkOZE/RI9hnUw0rFbAs4GvAJbgVtOgM+Yb7cnpyCgftJr
cuzVvpLhi12xhew/nrv6Bg0lG2e/CwaGSm8+JSIw6Zo6dmFj/7XMlxDrF0gOzeGEdhzaOfYFNLOa
VT3eXUt/g2BwbhBvz7iZvMuHVXGIZRSVmVECG66eEoXpK1DeTR4LqJISiLuEXzldP/dips7eQ+ds
5xRbPAV9D71HpRqAxVafGt9f6/zLAXzQDclG/leu0gh4F21IYkHEEjpEEEubBcWr8bv+wNUObU03
xtfDOky3U99WoChUxQyLWa9yTEQ8mLLapkDegl8wS4cq4PD4VNqboGH5y6fl0D7/qk0ilj0plans
JNlVd2OOB9IHteF07n7iL5X/O77ujJBrf5mTD8MS/WRuPJ6ch/NYEsKHHRn6aBjrFRudCjeJ98xH
hjmgTv7fDsNwdk3/yp4HZ/TzHJbiBVbjDruQ3zUjmMpdpEb0rmluoYGt6hIfJloKIK6+2i+R0zGE
XD26NmbAwGaq1ztFJvtniI0oNSEuvkLQ/kbWDlCtpZS8vmstnuNDwKuRc5+ne337wGaqEmVfWfmH
VpIH8zGLBzNwF9Vyfqe5GlVPof6b7FJGM9d/BYVGOcRNBouvHdU4rRID7jYqhBPrujJUMlDgZpKV
BZTUt3rC8WyuQBGAukJCya8KH1ebcYb0qwOaJZcgJyP1Psz/2KAk+GP1paNRZnoSX1UM6f1Fqlmk
nuUJdqP31QGJ5fCNvEs7PhPPY44to38LIF4VG26n8o9ZKpCnqwarfxkTvH8mGahEisOcl28qb1t+
+0tBnWZlAPP75+Q23o4emkgVUyPfAqAKN+WT0SIjTkozH9V4DUrjrbVRpEevIWZ6Vr0Ul9U4FQBo
DpZ6ZnkpaGJAf49gkK1e3o9wR7bXxDthHwPf9Pnz8DSgA3m77IFz85jmbEk6bfXc7shOmWlI1K68
RzJ5TfIPiB1Buer6xysEZEYi2g9LTOy7BTPpYHsL/gNM31/jG0tMpWP327j7OW4rwr1P+mzlEJ6t
QeRp4sgHv/9joMr/0xsrESw5QCWosqmHau1meOnYOmWNfLCgO3XMdTRskWzWGz6P+hKz6UEAx3kq
kUbnM7qte0P0o8h4CRdhbLt7kYICGaF3GF+YNlCHEnWCLx/3gR2dJU12Fx65njb07KDwxHZCy5CN
uXAB4pfgL8OXxWjJbjMByBvq5dCxyQj2V4BJxqORrpZWrth/4CWKxqrBaeD5TsUeIhWoToRvak1d
7PjRwKMM3IoZqEHTXsLemZEUU3b3hVFe7HsT+7lxKdqMBWiCy5Y57zcYi7K56PfoSGPkn3EkExSw
5lbZ8NiZtbtOt5R7Ze+RRyqueEF6pI3y0NnDfvF36Sp/cDqh6JoIieL5LaE9afpaCf67vSa08AWO
jL1kajszYazDsDJHWz1uHxsyAAzshRjvZbIBp91W6NMLRL3QcmLUOiY09hbxNElLDkyvq0fQbIRl
RfUS4T+whhM4uUUntfxYRAbESuKgThd5njlic3H2Tl5VfiAlLIXYu7cjb9x5NWCLV/Ax7MPcvkn5
sksCa6MAt+AlCEwW8fZtb4XRnaawH3OvtG1RjCGclFiGaey79dbpDNhBAFhTW/I7D5h4V7KAH3SK
ECtkbtWqI0nQkcYNiX0T7oV66hslRHe3U0AFfXo4AuFWsaFH90AjGxycT+3sZ6D4DpSd4Miv/CuW
Y5XP0r4sBoCJUb2Ha6xM5dpOZKgQCJ+UE/FNZbY4r1CrgN24n/5fSKg6TD+ptGJnSidP73GLyNSx
OKbPUCJxssbAnnJns6uzHoiMBkXG4rmW1tCAL4U2vs+/en3NfsNqbbfTEVh1AohfemMFydNjjHaD
S5Eah8axGExSqN7cFyJAw/epX/pOevvg4mkp7cUL6SzS37vNnrovjCI/96LB43tec2g9nX4sYBXc
a7FzClCVT4iJhkfd/4FRpcx25QjXJixC/74mzYCR6yDKv7u1F8OSiH2skqC1A5kx7O0w1/2XDExO
rdJYNuH5hF6FsVRSVDXkPePfUcpUoBHr4oNPVshw6+N1kit8HODGQcc7jgWAsauHPd6Fqhwp4SV2
vM6UGoQ0eWG6WHQOrG1tcrP0EUedx6p3J0MWRsnumyotCyKo623U6hQat+mb3JlC77WnjcNUt38r
w96w825y5saolFAlkuSAOqkOR/2Eloe8MTg1MOmOXQLJty4nEOFwjvSvGHbD8a+bHAlfONw1V5by
Nn1FnK46j8X6301PA6LJ+vXKy2yk3MLKYOZCGNY/Odh1bfbBfbefInLXOIPlYP0sLFwYggAz+7kl
xXhnHUQwD2WtLzpkCIsM3FHQKY5p2l1nCMHCDbn9aI7Vx2ekQpXPpISM0V3qEgnY2CJJyVLclqzK
NFIeM4hKQVm14LbWQ+s0FE0wUc5HCbOprgjwFj+YDLcNkFp6A+gOebQrqg7qt9bCYfKAjP1+ZP4A
moxYlarOgX2OdPe9LKByhnAD1UBjNyWsw/riCmAKQhs7kh0lOD0jUzjNy8EYM26lfWoc+kMjBu+/
oWQ70zsvVkSmEi+BHle/e3WhLqRxp2axprHoSiI4HK1D/LfjgAdujQb+bkoIJVMOypU1wQZ9krnA
MA6bEDuF4ihay7YjIOJGxIQn6FTFVc207DEMqb8rD7s3hma6ThGr15NvUzhkn3fpruP9Sv9IhTWO
5q695o9/y/Z4N0IUdYTZ0FPvcLezDvLfv8NRDDBraLe+cPcYYkuAnLeh6aUeoVmFMGHql/lRlCfi
aWQsBi3MPRtW1D6eYxxrOS1DxNHcD8lnb1Orl9Cu2jR9Ebcsbm7rH47OP9+MWN/1ZQFv5Jk6hn4A
dF8cymhTDIN+f/zlzW+iZnudkqm6LKehMRBSRfS/4xph+RkCiaa10n6lkH0MiQo/2TgDiPraZBVT
itwhGCaWNDb3jX9jd93cy0MXwMoSJliEExvFevO0HT0J1QmFGAY5eQmla/c8meqs4ENEMMVp0rog
hk0/e0jV5LEnn4Uv6IoYXqlPbvUrWwGaHoP8RKYFl4GlCcD2/YDXUVo243nLGVmYO32VSBbtG6Fg
KVCqVosVlh5DqN9a6kBixQH0JKHn/4KLFUKBC0sWKUlEwgysSLvYe+5tsP5SbTIFSbypq6CPPZmu
qX6RtrQ9Y1nGk/zA3dP/uSfrxxMbnRc3FEi/BMmo6tJsn0FLoVZMKos9guDiHVZUZXeVa8wbNoZm
kd7oYCkUFqDZsJiGdEZnbJKX92FSToeweehGLRbQddDZA5TkeIwg72gcGJOWQkKhku+ak3P2vO3X
OAwaYkCVGMAtYOzoIx4sgW5uzc4HATqUxZ3WhdHOP4dEOcGA788jdhswc8UUajX+Nmpii/XVN2wO
ewUlx70h4bYerw5c+ms1uhrpFC1pudn/f4cQfpoVyUuYE2mFqtTbmIBQ5dQpVdaUKDIFCZLMuh1h
nd6sWY9UgaLUH7pz0NCC8yvertdr2gF//XDXdz027jRWlWH9WUScKrOoru457VSJrwk2wwzHsyBq
dYwEwJSWyZqjjCc=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]_0\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_10 : STD_LOGIC;
  signal write_n_11 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair90";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair78";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_14_n_0\
    );
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF0DFF0DFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[0]_i_6_n_0\,
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \^q\(4),
      I3 => \FSM_sequential_cState[0]_i_8_n_0\,
      I4 => rtc_wr_en_reg_n_0,
      I5 => \FSM_sequential_cState[0]_i_9_n_0\,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550D5555"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(3),
      I2 => rtc_rd_en_reg_n_0,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \FSM_sequential_cState[0]_i_14_n_0\,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => wr_ack,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \^q\(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => read_n_12,
      Q => \^q\(1)
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => \^q\(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => \^q\(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => \^q\(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => \^q\(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_2_0\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5_0\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[0]\(0) => read_n_12,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[1]_i_3_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => write_n_10,
      \FSM_sequential_cState_reg[1]_1\ => write_n_9,
      \FSM_sequential_cState_reg[1]_2\ => \FSM_sequential_cState[1]_i_7_n_0\,
      \FSM_sequential_cState_reg[1]_3\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_4\ => write_n_11,
      Q(5 downto 0) => \^q\(5 downto 0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      wr_ack => wr_ack,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => p_0_in(3)
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => p_0_in(4)
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => p_0_in(5)
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => p_0_in(6)
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => p_0_in(7)
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(3),
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(4),
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(5),
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(6),
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(7),
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => p_1_in(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_1_in(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \^q\(1),
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => p_1_in(2),
      I3 => \^q\(1),
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => p_1_in(7),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout_reg[13]_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(4) => write_n_4,
      D(3) => write_n_5,
      D(2) => write_n_6,
      D(1) => write_n_7,
      D(0) => write_n_8,
      \FSM_onehot_cState_reg[4]_0\ => write_n_10,
      \FSM_onehot_cState_reg[4]_1\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[1]_i_5\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[3]_i_2_0\ => \FSM_sequential_cState[3]_i_6_n_0\,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_10_n_0\,
      \FSM_sequential_cState_reg[1]\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_2\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[4]\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => write_n_9,
      \FSM_sequential_cState_reg[5]_0\(5 downto 0) => \^q\(5 downto 0),
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_2\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_3\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      rtc_rw_reg => write_n_11,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Abgc : out STD_LOGIC;
    Aas : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[8]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_data_exists_sgl : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_0 : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal \^abgc\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_29 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckDataState_i_3_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_3 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal detect_stop_reg_n_0 : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_4_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_3 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_7\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair29";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of stop_scl_reg_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair31";
begin
  Aas <= \^aas\;
  Abgc <= \^abgc\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[6]_0\(1 downto 0) <= \^fsm_onehot_scl_state_reg[6]_0\(1 downto 0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(0) <= \^srw_i_reg_0\(0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[8]\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState_reg => EarlyAckDataState_i_2_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_3_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_7_n_0\,
      \FSM_sequential_state_reg[0]_1\ => I2CHEADER_REG_n_3,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_1,
      \FSM_sequential_state_reg[1]_1\ => detect_stop_reg_n_0,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3_n_0\,
      \FSM_sequential_state_reg[2]_1\ => I2CHEADER_REG_n_4,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => BITCNT_n_1,
      \q_int_reg[0]_1\ => \q_int_reg[8]\,
      \q_int_reg[2]_0\ => BITCNT_n_0,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      state0 => state0,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => stop_start_wait1,
      D(1) => CLKCNT_n_17,
      D(0) => CLKCNT_n_18,
      DI(2) => CLKCNT_n_19,
      DI(1) => CLKCNT_n_20,
      DI(0) => CLKCNT_n_21,
      E(0) => CLKCNT_n_16,
      \FSM_onehot_scl_state_reg[0]\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \FSM_onehot_scl_state_reg[0]\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \FSM_onehot_scl_state_reg[0]\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \FSM_onehot_scl_state_reg[0]\(6) => \^fsm_onehot_scl_state_reg[6]_0\(1),
      \FSM_onehot_scl_state_reg[0]\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \FSM_onehot_scl_state_reg[0]\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \FSM_onehot_scl_state_reg[0]\(3) => \^fsm_onehot_scl_state_reg[6]_0\(0),
      \FSM_onehot_scl_state_reg[0]\(2) => detect_stop_b,
      \FSM_onehot_scl_state_reg[0]\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \FSM_onehot_scl_state_reg[0]\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \FSM_onehot_scl_state_reg[0]_0\ => \FSM_onehot_scl_state[9]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[1]\ => CLKCNT_n_15,
      \FSM_onehot_scl_state_reg[1]_0\ => \FSM_onehot_scl_state[2]_i_2_n_0\,
      \FSM_onehot_scl_state_reg[1]_1\ => detect_stop_b_reg_n_0,
      \FSM_onehot_scl_state_reg[1]_2\ => \FSM_onehot_scl_state[2]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[2]\ => \FSM_onehot_scl_state[2]_i_5_n_0\,
      \FSM_onehot_scl_state_reg[2]_0\ => \FSM_onehot_scl_state[2]_i_6_n_0\,
      \FSM_onehot_scl_state_reg[2]_1\(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \q_int_reg[0]_0\(2) => CLKCNT_n_12,
      \q_int_reg[0]_0\(1) => CLKCNT_n_13,
      \q_int_reg[0]_0\(0) => CLKCNT_n_14,
      \q_int_reg[0]_1\(0) => CLKCNT_n_26,
      \q_int_reg[0]_2\(0) => clk_cnt_en2,
      \q_int_reg[0]_3\(0) => clk_cnt_en1,
      \q_int_reg[0]_4\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_5\(0) => Q(3),
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[0]_7\ => \q_int_reg[8]\,
      \q_int_reg[1]_0\(3) => CLKCNT_n_22,
      \q_int_reg[1]_0\(2) => CLKCNT_n_23,
      \q_int_reg[1]_0\(1) => CLKCNT_n_24,
      \q_int_reg[1]_0\(0) => CLKCNT_n_25,
      \q_int_reg[2]_0\(2) => CLKCNT_n_27,
      \q_int_reg[2]_0\(1) => CLKCNT_n_28,
      \q_int_reg[2]_0\(0) => CLKCNT_n_29,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => EarlyAckDataState_i_3_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_0,
      Q => earlyAckDataState,
      R => \q_int_reg[8]\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => arb_lost,
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => \FSM_onehot_scl_state[2]_i_4_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_7_n_0\,
      I1 => Q(3),
      I2 => stop_start_wait1,
      I3 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I4 => \data_int_reg[0]\,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      O => \FSM_onehot_scl_state[2]_i_7_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \data_int_reg[0]\,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD0D0D0"
    )
        port map (
      I0 => clk_cnt_en2,
      I1 => scndry_out,
      I2 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I3 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I4 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I5 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scndry_out,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scndry_out,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \next_scl_state1_inferred__1/i__carry_n_1\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => arb_lost,
      I3 => stop_scl_reg,
      I4 => Q(3),
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => \data_int_reg[0]\,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      I3 => arb_lost,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => \FSM_onehot_scl_state[9]_i_7_n_0\,
      O => \FSM_onehot_scl_state[9]_i_4_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_7_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_18,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_17,
      Q => detect_stop_b,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(0),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(1),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state_reg[7]_0\(0),
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[8]\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => Ro_prev,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => Q(0),
      O => state0
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]_0\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[8]\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state[2]_i_4_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      \FSM_sequential_state_reg[1]\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state[1]_i_4_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      Ro_prev => Ro_prev,
      aas_i => aas_i,
      aas_i_reg => I2CHEADER_REG_n_6,
      aas_i_reg_0 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      abgc_i_reg_0 => \^abgc\,
      abgc_i_reg_1 => detect_stop_reg_n_0,
      arb_lost => arb_lost,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_1\ => \q_int_reg[8]\,
      \data_int_reg[0]_2\ => \data_int_reg[0]\,
      detect_start => detect_start,
      detect_start_reg => I2CHEADER_REG_n_3,
      detect_start_reg_0 => I2CHEADER_REG_n_5,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_1,
      s_axi_aclk => s_axi_aclk,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(0) => \^srw_i_reg_0\(0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[8]\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      CO(0) => \sda_setup0_inferred__0/i__carry_n_1\,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int_reg[8]_0\ => \data_int_reg[0]\,
      \q_int_reg[8]_1\ => \q_int_reg[8]\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      sda_setup_reg => \^tx_under_prev\,
      tx_under_prev_d1 => tx_under_prev_d1,
      tx_under_prev_i_reg => SETUP_CNT_n_3
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => aas_i
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_6,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_5,
      Q => \^abgc\,
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => Q(3),
      I1 => master_slave,
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => detect_stop_reg_n_0,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[8]\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => gen_stop,
      I2 => sm_stop_reg_n_0,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[8]\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => \data_int_reg[0]\,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[8]\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[8]\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => Q(0),
      I3 => detect_stop_reg_n_0,
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_27,
      S(1) => CLKCNT_n_28,
      S(0) => CLKCNT_n_29
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_5\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_19,
      DI(2) => CLKCNT_n_20,
      DI(1) => '0',
      DI(0) => CLKCNT_n_21,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_22,
      S(2) => CLKCNT_n_23,
      S(1) => CLKCNT_n_24,
      S(0) => CLKCNT_n_25
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_26
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => Tx_data_exists_sgl,
      I1 => dynamic_MSMS(0),
      I2 => \cr_i_reg[5]_0\,
      I3 => msms_rst_i,
      I4 => rxCntDone,
      I5 => sm_stop_reg_n_0,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Ro_prev,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[8]\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008000000000"
    )
        port map (
      I0 => detect_start_i_2_n_0,
      I1 => scndry_out,
      I2 => \^sda_rin_d1\,
      I3 => \data_int_reg[0]\,
      I4 => detect_start,
      I5 => Q(0),
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_0,
      I2 => detect_stop_b,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => detect_stop0,
      I2 => detect_stop_reg_0,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => detect_stop_reg_n_0,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[8]\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[8]\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[8]\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[8]\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[8]\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[8]\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[8]\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[8]\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[8]\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[8]\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => \data_int_reg[0]\,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[8]\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F2F20222020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => detect_start_i_2_n_0,
      I4 => Q(1),
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[8]\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[8]\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[8]\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[8]\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_4_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[8]\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[8]\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[8]\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[8]\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scndry_out,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[8]\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[8]\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => Ro_prev,
      I3 => sda_setup,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout,
      I5 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I2 => Q(3),
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[8]\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_int_reg[0]\,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[8]\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SETUP_CNT_n_3,
      Q => sda_setup,
      R => \q_int_reg[8]\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[8]\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[8]\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[8]\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[8]\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => detect_stop_reg_n_0,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFFFFFFFFFF"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(0),
      R => \q_int_reg[8]\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E00"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => CLKCNT_n_15,
      I4 => sda_cout,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"626262FF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => gen_stop,
      I4 => sm_stop_reg_n_0,
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => stop_scl_reg_i_4_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => detect_stop_b,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I5 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => sda_cout
    );
stop_scl_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => arb_lost,
      I1 => stop_scl_reg,
      I2 => Q(3),
      O => stop_scl_reg_i_4_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[8]\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[8]\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000800"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => scl_falling_edge,
      I2 => gen_stop,
      I3 => Dtre,
      I4 => \^aas\,
      I5 => \^srw_i_reg_0\(0),
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[8]\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF55C00000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => txer_edge_i_2_n_0,
      I3 => scl_falling_edge,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBFFFF28080000"
    )
        port map (
      I0 => sda_sample,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => scl_falling_edge,
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i_reg : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][0]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]\ : out STD_LOGIC;
    \data_reg[2][7]\ : out STD_LOGIC;
    \data_reg[2][6]\ : out STD_LOGIC;
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC;
    \data_reg[3][1]\ : out STD_LOGIC;
    \data_reg[3][0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    update_i_reg_0 : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \refresh_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][2]\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_5 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][0]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]_0\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][0]_1\ : in STD_LOGIC;
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][0]_1\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]_0\ : in STD_LOGIC;
    \data_reg[3][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]\ : in STD_LOGIC;
    \data_reg[6][0]\ : in STD_LOGIC;
    \data_reg[5][3]\ : in STD_LOGIC;
    \data_reg[4][2]\ : in STD_LOGIC;
    \data_reg[1][3]\ : in STD_LOGIC;
    \data_reg[4][1]\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[28][0]\ : in STD_LOGIC;
    \data_reg[6][7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]\ : in STD_LOGIC;
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[4][3]\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => \cnt_reg[2]\,
      \data_reg[0][0]_0\ => \data_reg[0][0]\(0),
      \data_reg[0][0]_1\ => \data_reg[0][0]_0\,
      \data_reg[0][0]_2\ => \data_reg[0][0]_1\,
      \data_reg[0][0]_3\ => \data_reg[0][0]_2\,
      \data_reg[0][3]_0\ => \data_reg[0][3]\,
      \data_reg[0][4]_0\ => \data_reg[0][4]\,
      \data_reg[0][4]_1\ => \data_reg[0][4]_0\,
      \data_reg[0][5]_0\ => \data_reg[0][5]\,
      \data_reg[0][6]_0\ => \data_reg[0][6]\,
      \data_reg[0][7]_0\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_1\ => \data_reg[0][7]_0\,
      \data_reg[10][0]_0\(0) => \data_reg[10][0]\(0),
      \data_reg[11][0]_0\(0) => \data_reg[11][0]\(0),
      \data_reg[12][0]_0\(0) => \data_reg[12][0]\(0),
      \data_reg[13][0]_0\(0) => \data_reg[13][0]\(0),
      \data_reg[14][0]_0\(0) => \data_reg[14][0]\(0),
      \data_reg[15][0]_0\(0) => \data_reg[15][0]\(0),
      \data_reg[16][0]_0\(0) => \data_reg[16][0]\(0),
      \data_reg[17][0]_0\(0) => \data_reg[17][0]\(0),
      \data_reg[18][0]_0\(0) => \data_reg[18][0]\(0),
      \data_reg[19][0]_0\(0) => \data_reg[19][0]\(0),
      \data_reg[1][0]_0\ => \data_reg[1][0]\(0),
      \data_reg[1][0]_1\ => \data_reg[1][0]_0\,
      \data_reg[1][0]_2\ => \data_reg[1][0]_1\,
      \data_reg[1][3]_0\ => \data_reg[1][3]\,
      \data_reg[1][4]_0\ => \data_reg[1][4]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]\,
      \data_reg[1][5]_1\ => \data_reg[1][5]_0\,
      \data_reg[1][6]_0\ => \data_reg[1][6]\,
      \data_reg[1][6]_1\ => \data_reg[1][6]_0\,
      \data_reg[1][7]_0\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_1\ => \data_reg[1][7]_0\,
      \data_reg[20][0]_0\(0) => \data_reg[20][0]\(0),
      \data_reg[21][0]_0\(0) => \data_reg[21][0]\(0),
      \data_reg[22][0]_0\(0) => \data_reg[22][0]\(0),
      \data_reg[23][0]_0\(0) => \data_reg[23][0]\(0),
      \data_reg[24][0]_0\(0) => \data_reg[24][0]\(0),
      \data_reg[25][0]_0\(0) => \data_reg[25][0]\(0),
      \data_reg[26][0]_0\ => \data_reg[26][0]\,
      \data_reg[27][0]_0\(0) => \data_reg[27][0]\(0),
      \data_reg[28][0]_0\ => \data_reg[28][0]\,
      \data_reg[29][0]_0\(0) => \data_reg[29][0]\(0),
      \data_reg[2][0]_0\ => \data_reg[2][0]\,
      \data_reg[2][0]_1\ => \data_reg[2][0]_0\,
      \data_reg[2][0]_2\ => \data_reg[2][0]_1\,
      \data_reg[2][1]_0\ => \data_reg[2][1]\,
      \data_reg[2][2]_0\ => \data_reg[2][2]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_2\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_3\ => \data_reg[2][4]_2\,
      \data_reg[2][5]_0\ => \data_reg[2][5]\,
      \data_reg[2][5]_1\ => \data_reg[2][5]_0\,
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][6]_1\ => \data_reg[2][6]_0\,
      \data_reg[2][7]_0\ => \data_reg[2][7]\,
      \data_reg[2][7]_1\ => \data_reg[2][7]_0\,
      \data_reg[30][0]_0\(0) => \data_reg[30][0]\(0),
      \data_reg[31][0]_0\(0) => \data_reg[31][0]\(0),
      \data_reg[32][0]_0\(0) => \data_reg[32][0]\(0),
      \data_reg[33][0]_0\(0) => \data_reg[33][0]\(0),
      \data_reg[34][0]_0\(0) => \data_reg[34][0]\(0),
      \data_reg[35][0]_0\(0) => \data_reg[35][0]\(0),
      \data_reg[36][0]_0\(0) => \data_reg[36][0]\(0),
      \data_reg[37][0]_0\(0) => \data_reg[37][0]\(0),
      \data_reg[38][0]_0\(0) => \data_reg[38][0]\(0),
      \data_reg[39][0]_0\(0) => \data_reg[39][0]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][0]_1\ => \data_reg[3][0]_0\,
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][1]_1\ => \data_reg[3][1]_0\,
      \data_reg[3][2]_0\ => \data_reg[3][2]\,
      \data_reg[3][2]_1\ => \data_reg[3][2]_0\,
      \data_reg[3][5]_0\ => \data_reg[3][5]\,
      \data_reg[40][0]_0\(0) => \data_reg[40][0]\(0),
      \data_reg[41][0]_0\(0) => \data_reg[41][0]\(0),
      \data_reg[42][0]_0\(0) => \data_reg[42][0]\(0),
      \data_reg[43][0]_0\(0) => \data_reg[43][0]\(0),
      \data_reg[44][0]_0\(0) => \data_reg[44][0]\(0),
      \data_reg[45][0]_0\(0) => \data_reg[45][0]\(0),
      \data_reg[46][0]_0\(0) => \data_reg[46][0]\(0),
      \data_reg[47][0]_0\(0) => \data_reg[47][0]\(0),
      \data_reg[48][0]_0\(0) => \data_reg[48][0]\(0),
      \data_reg[49][0]_0\(0) => \data_reg[49][0]\(0),
      \data_reg[4][0]_0\ => \data_reg[4][0]\,
      \data_reg[4][0]_1\ => \data_reg[4][0]_0\,
      \data_reg[4][1]_0\ => \data_reg[4][1]\,
      \data_reg[4][2]_0\ => \data_reg[4][2]\,
      \data_reg[4][3]_0\ => \data_reg[4][3]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]\,
      \data_reg[4][4]_1\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_2\ => \data_reg[4][4]_1\,
      \data_reg[4][5]_0\ => \data_reg[4][5]\,
      \data_reg[4][5]_1\ => \data_reg[4][5]_0\,
      \data_reg[4][6]_0\ => \data_reg[4][6]\,
      \data_reg[4][6]_1\ => \data_reg[4][6]_0\,
      \data_reg[4][7]_0\ => \data_reg[4][7]\,
      \data_reg[4][7]_1\ => \data_reg[4][7]_0\,
      \data_reg[50][0]_0\(0) => \data_reg[50][0]\(0),
      \data_reg[51][0]_0\(0) => \data_reg[51][0]\(0),
      \data_reg[52][0]_0\(0) => \data_reg[52][0]\(0),
      \data_reg[53][0]_0\(0) => \data_reg[53][0]\(0),
      \data_reg[54][0]_0\(0) => \data_reg[54][0]\(0),
      \data_reg[55][0]_0\(0) => \data_reg[55][0]\(0),
      \data_reg[56][0]_0\(0) => \data_reg[56][0]\(0),
      \data_reg[57][0]_0\(0) => \data_reg[57][0]\(0),
      \data_reg[58][0]_0\(0) => \data_reg[58][0]\(0),
      \data_reg[59][0]_0\(0) => \data_reg[59][0]\(0),
      \data_reg[5][0]_0\ => \data_reg[5][0]\,
      \data_reg[5][0]_1\ => \data_reg[5][0]_0\,
      \data_reg[5][0]_2\ => \data_reg[5][0]_1\,
      \data_reg[5][2]_0\ => \data_reg[5][2]\,
      \data_reg[5][3]_0\ => \data_reg[5][3]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_2\ => \data_reg[5][4]_1\,
      \data_reg[5][5]_0\ => \data_reg[5][5]\,
      \data_reg[5][5]_1\ => \data_reg[5][5]_0\,
      \data_reg[5][6]_0\ => \data_reg[5][6]\,
      \data_reg[5][6]_1\ => \data_reg[5][6]_0\,
      \data_reg[5][7]_0\ => \data_reg[5][7]\,
      \data_reg[5][7]_1\ => \data_reg[5][7]_0\,
      \data_reg[60][0]_0\(0) => \data_reg[60][0]\(0),
      \data_reg[61][0]_0\(0) => \data_reg[61][0]\(0),
      \data_reg[62][0]_0\(0) => \data_reg[62][0]\(0),
      \data_reg[6][0]_0\ => \data_reg[6][0]\,
      \data_reg[6][4]_0\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[6][4]_1\(1 downto 0) => \data_reg[6][4]_0\(1 downto 0),
      \data_reg[6][6]_0\ => \data_reg[6][6]\,
      \data_reg[6][6]_1\ => \data_reg[6][6]_0\,
      \data_reg[6][7]_0\(2 downto 0) => \data_reg[6][7]\(2 downto 0),
      \data_reg[7][0]_0\(0) => \data_reg[7][0]\(0),
      \data_reg[8][0]_0\(0) => \data_reg[8][0]\(0),
      \data_reg[9][0]_0\(0) => \data_reg[9][0]\(0),
      dout(9 downto 0) => dout(9 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[10]_0\ => \goreg_bm.dout_i_reg[10]_0\,
      \goreg_bm.dout_i_reg[10]_1\ => \goreg_bm.dout_i_reg[10]_1\,
      \goreg_bm.dout_i_reg[10]_2\ => \goreg_bm.dout_i_reg[10]_2\,
      \goreg_bm.dout_i_reg[10]_3\ => \goreg_bm.dout_i_reg[10]_3\,
      \goreg_bm.dout_i_reg[10]_4\ => \goreg_bm.dout_i_reg[10]_4\,
      \goreg_bm.dout_i_reg[10]_5\ => \goreg_bm.dout_i_reg[10]_5\,
      \goreg_bm.dout_i_reg[10]_6\ => \goreg_bm.dout_i_reg[10]_6\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => \goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_1\ => \goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[11]_2\ => \goreg_bm.dout_i_reg[11]_2\,
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[12]_1\ => \goreg_bm.dout_i_reg[12]_1\,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[12]_3\ => \goreg_bm.dout_i_reg[12]_3\,
      \goreg_bm.dout_i_reg[12]_4\ => \goreg_bm.dout_i_reg[12]_4\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[13]_0\ => \goreg_bm.dout_i_reg[13]_0\,
      \goreg_bm.dout_i_reg[13]_1\ => \goreg_bm.dout_i_reg[13]_1\,
      \goreg_bm.dout_i_reg[13]_2\ => \goreg_bm.dout_i_reg[13]_2\,
      \goreg_bm.dout_i_reg[3]\ => \goreg_bm.dout_i_reg[3]\,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[8]_1\ => \goreg_bm.dout_i_reg[8]_1\,
      \goreg_bm.dout_i_reg[8]_2\ => \goreg_bm.dout_i_reg[8]_2\,
      \goreg_bm.dout_i_reg[8]_3\ => \goreg_bm.dout_i_reg[8]_3\,
      \goreg_bm.dout_i_reg[8]_4\ => \goreg_bm.dout_i_reg[8]_4\,
      \goreg_bm.dout_i_reg[8]_5\ => \goreg_bm.dout_i_reg[8]_5\,
      \goreg_bm.dout_i_reg[8]_6\ => \goreg_bm.dout_i_reg[8]_6\,
      \goreg_bm.dout_i_reg[8]_7\ => \goreg_bm.dout_i_reg[8]_7\,
      \goreg_bm.dout_i_reg[8]_8\ => \goreg_bm.dout_i_reg[8]_8\,
      \goreg_bm.dout_i_reg[8]_9\ => \goreg_bm.dout_i_reg[8]_9\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \goreg_bm.dout_i_reg[9]_2\ => \goreg_bm.dout_i_reg[9]_2\,
      \goreg_bm.dout_i_reg[9]_3\ => \goreg_bm.dout_i_reg[9]_3\,
      \goreg_bm.dout_i_reg[9]_4\ => \goreg_bm.dout_i_reg[9]_4\,
      \goreg_bm.dout_i_reg[9]_5\ => \goreg_bm.dout_i_reg[9]_5\,
      \goreg_bm.dout_i_reg[9]_6\ => \goreg_bm.dout_i_reg[9]_6\,
      \guf.guf1.underflow_i_reg\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_0\ => \guf.guf1.underflow_i_reg_0\,
      \guf.guf1.underflow_i_reg_1\ => \guf.guf1.underflow_i_reg_1\,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg_2\,
      \guf.guf1.underflow_i_reg_3\ => \guf.guf1.underflow_i_reg_3\,
      \guf.guf1.underflow_i_reg_4\ => \guf.guf1.underflow_i_reg_4\,
      \refresh_reg[1]_0\ => \refresh_reg[1]\,
      \refresh_reg[3]_0\(0) => \refresh_reg[3]\(0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => sda_o_i_2(2 downto 0),
      underflow => underflow,
      update_i_reg_0 => update_i_reg,
      update_i_reg_1 => update_i_reg_0,
      update_i_reg_2 => update_i_reg_1,
      update_i_reg_3 => update_i_reg_2,
      update_i_reg_4 => update_i_reg_3,
      update_i_reg_5 => update_i_reg_4,
      update_i_reg_6 => update_i_reg_5,
      update_t_reg => update_t_reg,
      update_t_reg_0 => update_t_reg_0,
      update_t_reg_1 => update_t_reg_1,
      \wr_data_reg[11]_0\(10 downto 0) => \wr_data_reg[11]\(10 downto 0),
      \wr_data_reg[13]_0\(2 downto 0) => Q(2 downto 0),
      \wr_data_reg[14]_0\(14 downto 0) => \wr_data_reg[14]\(14 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    rtc_0_rd_reg_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[3]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    \data_o_reg[0]\ : out STD_LOGIC;
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_reg_o_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \data_o_reg[3]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      D(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ack14_out => ack14_out,
      ack_reg_0 => ack_reg,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_1\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_1\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]_0\ => \cnt_reg[0]\,
      \cnt_reg[1]_0\ => \cnt_reg[1]\,
      \cnt_reg[2]_0\(2 downto 0) => \cnt_reg[2]\(2 downto 0),
      \data_o_reg[0]_0\ => \data_o_reg[0]\,
      \data_o_reg[0]_1\ => \data_o_reg[0]_0\,
      \data_o_reg[0]_2\ => \data_o_reg[0]_1\,
      \data_o_reg[0]_3\ => \data_o_reg[0]_2\,
      \data_o_reg[0]_4\ => \data_o_reg[0]_3\,
      \data_o_reg[3]_0\ => \data_o_reg[3]\,
      \data_o_reg[3]_1\ => \data_o_reg[3]_0\,
      \data_o_reg[4]_0\(1 downto 0) => \data_o_reg[4]\(1 downto 0),
      \data_o_reg[4]_1\ => \data_o_reg[4]_0\,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]_0\(7 downto 0),
      \data_o_reg[7]_1\(4 downto 0) => \data_o_reg[7]\(4 downto 0),
      \data_reg[0][0]\ => \data_reg[0][0]\,
      \data_reg[0][0]_0\(0) => \data_reg[0][0]_0\(0),
      \data_reg[0][3]\ => \data_reg[0][3]\,
      \data_reg[11][0]\ => \data_reg[11][0]\,
      \data_reg[12][0]\ => \data_reg[12][0]\,
      \data_reg[13][0]\ => \data_reg[13][0]\,
      \data_reg[14][0]\ => \data_reg[14][0]\,
      \data_reg[14][0]_0\ => \data_reg[14][0]_0\,
      \data_reg[15][0]\ => \data_reg[15][0]\,
      \data_reg[16][0]\ => \data_reg[16][0]\,
      \data_reg[17][0]\ => \data_reg[17][0]\,
      \data_reg[18][0]\ => \data_reg[18][0]\,
      \data_reg[19][0]\ => \data_reg[19][0]\,
      \data_reg[19][0]_0\ => \data_reg[19][0]_0\,
      \data_reg[1][0]\(0) => \data_reg[1][0]\(0),
      \data_reg[20][0]\ => \data_reg[20][0]\,
      \data_reg[21][0]\ => \data_reg[21][0]\,
      \data_reg[22][0]\ => \data_reg[22][0]\,
      \data_reg[27][0]\ => \data_reg[27][0]\,
      \data_reg[2][0]\ => \data_reg[2][0]\,
      \data_reg[2][0]_0\ => \data_reg[2][0]_0\,
      \data_reg[30][0]\ => \data_reg[30][0]\,
      \data_reg[32][0]\ => \data_reg[32][0]\,
      \data_reg[33][0]\ => \data_reg[33][0]\,
      \data_reg[33][0]_0\ => \data_reg[33][0]_0\,
      \data_reg[34][0]\ => \data_reg[34][0]\,
      \data_reg[35][0]\ => \data_reg[35][0]\,
      \data_reg[35][0]_0\ => \data_reg[35][0]_0\,
      \data_reg[36][0]\ => \data_reg[36][0]\,
      \data_reg[36][0]_0\ => \data_reg[36][0]_0\,
      \data_reg[37][0]\ => \data_reg[37][0]\,
      \data_reg[38][0]\ => \data_reg[38][0]\,
      \data_reg[39][0]\ => \data_reg[39][0]\,
      \data_reg[3][5]\ => \data_reg[3][5]\,
      \data_reg[3][5]_0\ => \data_reg[3][5]_0\,
      \data_reg[40][0]\ => \data_reg[40][0]\,
      \data_reg[42][0]\ => \data_reg[42][0]\,
      \data_reg[43][0]\ => \data_reg[43][0]\,
      \data_reg[45][0]\ => \data_reg[45][0]\,
      \data_reg[45][0]_0\ => \data_reg[45][0]_0\,
      \data_reg[46][0]\ => \data_reg[46][0]\,
      \data_reg[47][0]\ => \data_reg[47][0]\,
      \data_reg[47][0]_0\ => \data_reg[47][0]_0\,
      \data_reg[49][0]\ => \data_reg[49][0]\,
      \data_reg[4][0]\ => \data_reg[4][0]\,
      \data_reg[4][0]_0\ => \data_reg[4][0]_0\,
      \data_reg[50][0]\ => \data_reg[50][0]\,
      \data_reg[52][0]\ => \data_reg[52][0]\,
      \data_reg[53][0]\ => \data_reg[53][0]\,
      \data_reg[58][0]\ => \data_reg[58][0]\,
      \data_reg[59][0]\ => \data_reg[59][0]\,
      \data_reg[5][0]\ => \data_reg[5][0]\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[61][0]\ => \data_reg[61][0]\,
      \data_reg[62][0]\ => \data_reg[62][0]\,
      \data_reg[62][0]_0\ => \data_reg[62][0]_0\,
      \data_reg[63][0]\ => \data_reg[63][0]\,
      \data_reg[6][4]\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[8][0]\ => \data_reg[8][0]\,
      \data_reg[9][0]\ => \data_reg[9][0]\,
      dout(13 downto 0) => dout(13 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \goreg_bm.dout_i_reg[10]\(0),
      \goreg_bm.dout_i_reg[11]\(0) => \goreg_bm.dout_i_reg[11]\(0),
      \goreg_bm.dout_i_reg[11]_0\(0) => \goreg_bm.dout_i_reg[11]_0\(0),
      \goreg_bm.dout_i_reg[11]_1\(0) => \goreg_bm.dout_i_reg[11]_1\(0),
      \goreg_bm.dout_i_reg[11]_2\(0) => \goreg_bm.dout_i_reg[11]_2\(0),
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\(0) => \goreg_bm.dout_i_reg[12]\(0),
      \goreg_bm.dout_i_reg[12]_0\(0) => \goreg_bm.dout_i_reg[12]_0\(0),
      \goreg_bm.dout_i_reg[12]_1\(0) => \goreg_bm.dout_i_reg[12]_1\(0),
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      \goreg_bm.dout_i_reg[13]_0\(0) => \goreg_bm.dout_i_reg[13]_0\(0),
      \goreg_bm.dout_i_reg[13]_1\(0) => \goreg_bm.dout_i_reg[13]_1\(0),
      \goreg_bm.dout_i_reg[13]_2\(0) => \goreg_bm.dout_i_reg[13]_2\(0),
      \goreg_bm.dout_i_reg[13]_3\(0) => \goreg_bm.dout_i_reg[13]_3\(0),
      \goreg_bm.dout_i_reg[13]_4\(0) => \goreg_bm.dout_i_reg[13]_4\(0),
      \goreg_bm.dout_i_reg[1]\ => \goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \goreg_bm.dout_i_reg[8]\(0),
      \goreg_bm.dout_i_reg[9]\(0) => \goreg_bm.dout_i_reg[9]\(0),
      \guf.guf1.underflow_i_reg\(0) => \guf.guf1.underflow_i_reg\(0),
      i2c_rw_reg_0 => i2c_rw_reg,
      i2c_rw_reg_1 => i2c_rw_reg_0,
      old_scl_reg_0 => old_scl_reg,
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      scl_reg_1 => scl_reg_0,
      \scl_sr_reg[1]_0\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      sda_o_reg_1 => sda_o_reg_0,
      sda_reg_0 => D(0),
      sda_reg_1 => sda_reg,
      \sda_sr_reg[1]_0\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      \tmp_reg[0]_0\(0) => D(1),
      underflow => underflow,
      update_i_reg(0) => update_i_reg(0),
      update_t_reg_0 => update_t_reg,
      update_t_reg_1 => update_t_reg_0,
      update_t_reg_2(0) => update_t_reg_1(0),
      update_t_reg_3(0) => update_t_reg_2(0),
      update_t_reg_4 => update_t_reg_3,
      \wr_data_reg[11]\ => \wr_data_reg[11]\,
      \wr_data_reg[11]_0\(0) => \wr_data_reg[11]_0\(0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[0]_0\(0) => \wr_reg_o_reg[0]\(0),
      \wr_reg_o_reg[0]_1\(0) => \wr_reg_o_reg[0]_0\(0),
      \wr_reg_o_reg[1]_0\(0) => \wr_reg_o_reg[1]\(0),
      \wr_reg_o_reg[1]_1\ => \wr_reg_o_reg[1]_0\,
      \wr_reg_o_reg[2]_0\ => \wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_1\ => \wr_reg_o_reg[2]_0\,
      \wr_reg_o_reg[2]_2\ => \wr_reg_o_reg[2]_1\,
      \wr_reg_o_reg[3]_0\(10 downto 0) => \wr_reg_o_reg[3]\(10 downto 0),
      \wr_reg_o_reg[3]_1\(0) => \wr_reg_o_reg[3]_0\(0),
      \wr_reg_o_reg[3]_2\(0) => \wr_reg_o_reg[3]_1\(0),
      \wr_reg_o_reg[3]_3\(0) => \wr_reg_o_reg[3]_2\(0),
      \wr_reg_o_reg[3]_4\(0) => \wr_reg_o_reg[3]_3\(0),
      \wr_reg_o_reg[3]_5\(0) => \wr_reg_o_reg[3]_4\(0),
      \wr_reg_o_reg[3]_6\(0) => \wr_reg_o_reg[3]_5\(0),
      \wr_reg_o_reg[3]_7\(0) => \wr_reg_o_reg[3]_6\(0),
      \wr_reg_o_reg[3]_8\(0) => \wr_reg_o_reg[3]_7\(0),
      \wr_reg_o_reg[3]_9\(0) => \wr_reg_o_reg[3]_8\(0),
      \wr_reg_o_reg[4]_0\(0) => \wr_reg_o_reg[4]\(0),
      \wr_reg_o_reg[4]_1\(0) => \wr_reg_o_reg[4]_0\(0),
      \wr_reg_o_reg[4]_10\(0) => \wr_reg_o_reg[4]_9\(0),
      \wr_reg_o_reg[4]_11\ => \wr_reg_o_reg[4]_10\,
      \wr_reg_o_reg[4]_12\ => \wr_reg_o_reg[4]_11\,
      \wr_reg_o_reg[4]_2\(0) => \wr_reg_o_reg[4]_1\(0),
      \wr_reg_o_reg[4]_3\(0) => \wr_reg_o_reg[4]_2\(0),
      \wr_reg_o_reg[4]_4\(0) => \wr_reg_o_reg[4]_3\(0),
      \wr_reg_o_reg[4]_5\(0) => \wr_reg_o_reg[4]_4\(0),
      \wr_reg_o_reg[4]_6\(0) => \wr_reg_o_reg[4]_5\(0),
      \wr_reg_o_reg[4]_7\(0) => \wr_reg_o_reg[4]_6\(0),
      \wr_reg_o_reg[4]_8\(0) => \wr_reg_o_reg[4]_7\(0),
      \wr_reg_o_reg[4]_9\(0) => \wr_reg_o_reg[4]_8\(0),
      \wr_reg_o_reg[5]_0\(0) => \wr_reg_o_reg[5]\(0),
      \wr_reg_o_reg[5]_1\(0) => \wr_reg_o_reg[5]_0\(0),
      \wr_reg_o_reg[5]_10\(0) => \wr_reg_o_reg[5]_9\(0),
      \wr_reg_o_reg[5]_11\(0) => \wr_reg_o_reg[5]_10\(0),
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_11\,
      \wr_reg_o_reg[5]_13\ => \wr_reg_o_reg[5]_12\,
      \wr_reg_o_reg[5]_2\(0) => \wr_reg_o_reg[5]_1\(0),
      \wr_reg_o_reg[5]_3\(0) => \wr_reg_o_reg[5]_2\(0),
      \wr_reg_o_reg[5]_4\(0) => \wr_reg_o_reg[5]_3\(0),
      \wr_reg_o_reg[5]_5\(0) => \wr_reg_o_reg[5]_4\(0),
      \wr_reg_o_reg[5]_6\(0) => \wr_reg_o_reg[5]_5\(0),
      \wr_reg_o_reg[5]_7\ => \wr_reg_o_reg[5]_6\,
      \wr_reg_o_reg[5]_8\(0) => \wr_reg_o_reg[5]_7\(0),
      \wr_reg_o_reg[5]_9\(0) => \wr_reg_o_reg[5]_8\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2_0\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair55";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F888F888F88"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => s_axi_rresp_i,
      I3 => \^is_read_reg_0\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      AXI_IP2Bus_WrAck2_reg => bus2ip_rnw_i_reg_n_0,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\(1) => \s_axi_rdata_i[7]_i_6_0\(3),
      \cr_i_reg[2]_0\(0) => \s_axi_rdata_i[7]_i_6_0\(1),
      \cr_i_reg[2]_1\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[7]\(7 downto 0) => \s_axi_rdata_i_reg[7]_0\(7 downto 0),
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_0\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_1\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFEF"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \s_axi_rdata_i[7]_i_6_0\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[1]_0\(0),
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FA000C000A0"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \s_axi_rdata_i_reg[7]_i_2_0\(1),
      I2 => Bus2IIC_Addr(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i[7]_i_6_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22200020"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \^q\(1),
      I2 => Rc_fifo_data(6),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[7]_i_2_1\(1),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i[7]_i_7_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[6]_i_4_0\(0),
      I4 => \^q\(0),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_i_2_0\,
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[2]_i_6_n_0\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(1),
      O => \s_axi_rdata_i[2]_i_6_n_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => Bus2IIC_Addr(6),
      I3 => Tx_fifo_data_0(3),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i_reg[7]_i_2_0\(3),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(2),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_5_n_0\,
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(3),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(1),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(3),
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_6_n_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(2),
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(4),
      O => \s_axi_rdata_i[5]_i_6_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_5_n_0\,
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(1),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(3),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(5),
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => Dtre,
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(6),
      O => \s_axi_rdata_i[7]_i_10_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_9_n_0\,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(0),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_10_n_0\,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
\s_axi_rdata_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(4),
      O => \s_axi_rdata_i[7]_i_9_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_3_n_0\,
      I1 => \s_axi_rdata_i[0]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[2]_i_3_n_0\,
      I1 => \s_axi_rdata_i[2]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[4]_i_3_n_0\,
      I1 => \s_axi_rdata_i[4]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[5]_i_3_n_0\,
      I1 => \s_axi_rdata_i[5]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[6]_i_3_n_0\,
      I1 => \s_axi_rdata_i[6]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[7]_i_6_n_0\,
      I1 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => \state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBB3F88"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => s_axi_arvalid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFA3A30FFFA0A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6832)
`protect data_block
CStkFt0FCTk/3vKDvfVtVqb8mDater2LSGDwUYryeknsVTzUM0XymaUweokKbLLSBlpR2dfJw4r4
umR9HGXWyjiPbc4SnQLDSETluA6hjsAsFWa01KY+sauoGc5mO/dLMhapro+jZSm79DxbehfYqXyo
X2AZzDzyoYYRRPOc4uGr82I7Dt78Y9wAodtXZYeJ+WQZ1+EQbJg0/cPt6KG/3tNg/vgsstiV2uwQ
Ss9uRKfUJczbFLs20iCaCl+bHr6ltyV/U7QPkYGOQLThunp3nke06y/TeUTaMHoUNav9ctHF0a+f
qVCfDNyZaFlDzPv9v/5kpurPU0cVhi0S4p0rylF6EIuFslOZR4j6E5QTwT1bv6VauGzqzoWQgI8c
qd9GZwptsI3k6bNQaxCH4SBZ2gR17kPwsHNurnR3o/m+MzSiKvHEdaqSmT3cRXENMEZ1Goh86eNG
ZdjaOlDtE8NcV7JQ4mMwrd8vVEycxLGdghKvKqBs/XEksVhSUQ3yqUcSR20vWlBJ7S+sR1oRkkbj
T3mM32QsORIT+00fNy/61Wvu+vF2/FAGKWVWiP04ELdkBaBPzZNEZedWHxEFebRgEd4LjopLl11x
sOpUxxRX6ADZwvD1Ob9eZgkjQlONGg/J9iimioxFXyLYcedW8I202DFCaQWgC04wRhX8CPoN/Iyt
07jlya+xM1RZQ8p73LVAdohWD5KpoEvxLOoRenqruGnaPP6W2/zTLOoaHPB1ZNOK6sdCyVJC0Y57
HL9Gec/5shjsTnHo7Ct6UsvJJMAXLUUaCr673YFy7QNCHrVhIlq0IUxBA1F8UCxS4XJzEbMvR3zm
FvlO6eEonGXikF0nakTUS9jstmO9lNKkbG477qKyx7DlGuLSE+vtYVCEOmyj51KPvPeEca+V7I0X
VQBrigjewUkHO5gMUs6KTcHdq+Tjy5Jpo+BqOks+A1jQaH4hLb4ofxRjkU2rsxdckwrHMTdSTIEv
Yr/jfxMUh+7oMJ+E5OgR93Alwu6qfz9R7k2KdKuRb8eiZ7TbfTIBCZ39qzjwzK+W2ww17Z9x73Y9
jMyD2hNoI6A1vCZMjbIVonA/pLWeTvY/Q9aAs/XOCcS2QpYQJiiMdZpxrNJATfRTrmdTwvZLx0es
8FuYclLf79F5tbhpVtiHEIgwKmUwXP8hwNpSnG0CEFsq6LfrPwsnGzcc8OpilGg8QjraZ0C8g46o
IGCLdVbR+T3QTP6lVnMvvxrPFHRrjuZaqW76liakBV8koMgbQIvccisdNVnxrShMx9aq9RmH491c
YJ4olkDl9T3ay1p2WSOOlp3ZVrd2uRaku9rtoZSjjjAZ3Mm8yquip/QBAohwdDSH4dSoC8t3aRXC
z2wmezEPcLP9+fUljl2TkdO6p8aoFSiICvzklf8tVf0maBhUcpW1Qkku51Ns+fLQ3pAmymzrT4UY
GSTtUN41rhNyL3jnpi8yMwP1R9pbFt+7BDPgXQCk/ZwkHUxOKxrLBBqEVmNsFJ8B0waeYmzqs3TR
8ExQUDZAmRXrQ7dKmYwUEOHYS6zzLzjVr0JhYZd/4qFp2b+QoRMDgBaQml3MYnyDVX8k5++cJadS
a1GpY4v0MOj2UfBqa/cPIJMIcTNUrj5VzTy2bBqzbdoZyS975OCHCRi0PJVdaUxQMbXE/pQYI/Gq
0D7rePffUM4KYx8oYmCIgXoud0or5blnWVpPdkYmYAPIjGH+0nMtimVuZE0vsLrtAYj86MuH24TV
bIAAGIxLnc4OOnFS1R1RK0/Jzi6li0S9NE0BHfUagFUhINJecQkpO1swxts5/tEXg7KebRjV1zL4
R3vGdP4nxF/WYIMQfnNPuxjudkqtApZDtTUzyneMXezWWxVbR87uxcssOQGrLExtNRqZP73qJcin
8eNs1QAmVpKob9e473zNPPb7l54Qs+lyQFfQEcR6LCckfNvFXi9rqivH7CgpkNdxFDX7/jTew9pC
QslsK5P5dJSgQJx5mgHyzuVPm9Csb7Y5BPxGvG7/Oyx7dyhGtncEcCFZvf/QCCVJNu0x6tZWPCwL
PZRNewdxl/TRuGpEqu660cmJ3aEVKe30yFH5Qa4MWuGP7NT3rgRR9v0H5Uq73x28CyImYMee6IIp
iy+B4NMqLybFYsEUqZySfnyq6y4PbGuGp+iP0mEIiSqaCkvOTww8JytOYHelvGTkftzgep23Gdts
XXexF2PtdQMiYWYOeltnO6Be177h3cE1SG3ud1OCNnsHndQIhVCg8XTZD8ABClvAeMUONY35vcNa
71gO8jXLlj1sou+uCEstT8eVyDTker3WhGpffT/GDKF0aIx1F6WZf5rpcGM2yyV9KP0dR9WfdCo0
DlkbEc4osAZrma5hVLcKqs7YR1q/T5VXZ7kRQR/up/9L1pPshFM1UUnpcJxvZ8EiftvfHvgbqezK
fNpW3XcxbyfKhUVHtYApg9nFVbAyINz+HMIhAQuLCRAJhxW5mbYxYQ/QvKiEqJgqqApAz37Svtz+
zHh+zjycLR5qxKJlbMiTPeLabuMo+ajSfN2QHvukgZQ+C2MUv+I7F1icgMZuSrBEng15L9J+Xvzi
KRBAV7PIwsteCWcZRgtAOMQ8nkXmX527LWznVk1nqxZV4ABlrv2zCFGQh1b4JG7033+3dPCtx9CD
8wzMur2HJCXBiI7im9d58aKzBA6N49lQ1F5VEszVOur7tRxdTLOAYuqvGiY+5I0a3iwRtxW1Gp8F
BI82txHVUo0yyX/2Xlx6nWWQ0eyaS8iM66APeRlzlQUcV+ca4w3Pfa5B/2ZIa+NmQ8n3d/NU9D77
pLveGyikhykZ7giUMFU8E7o2fdVLedCk1lXTKvTwWvp0cmPYLmlnqp4Ht3y8rslp1nc6xqsNHRHh
11h5uc1savA8DgpN//TaAgaRhqfWq2GBfub4fpS5nssDdxpCJlciZBJEY5Ga6j491J27974vPI5v
oUu9ZcvwqCyOGfPvSru92UMmfxqhaHrdqUruHrntHjNhNRQprmMTmxhLu3ATW4oxAE7R3IJvPXs8
eChD9duUmAw0gUZ0pGMH11ADiMKLJP5ziAPrgNTNsygU6Q5SCgMYgtZapzrKD3CaQyJ3JZZveswy
HMXEtr1Q4V/YoM9spKAhrrA4VfdIAgsesFc1+swF3uZ86W4fXiTOajVYbXEx2ThaMRHBj0oBQmnu
A+XF/3UDGRj5awCVIq4OAQBeT9dm7rTEshIpCpJL9ytaj+66OOO+TZ7DyCCyfi59l24p9D1fa0r3
M1wy2DjHKuepGajB+QlvAHGycWxY3vY9ktlpmI0s43Pah+gcVisb794n0vEohAeKBblCPUM8FF4F
vuT7WyVeZUgzh7+VQlZAoNQ9wIMabXQpF5/9FbzV+kCeQ1gRuHqMdwWRnY78UJrxULzcohZY2eXF
ABBfVKy69fFs78YyMx3utDbHRbT9iFHnDeRh4g0HpiTJaz3/kJQMYYVEkdM45yF2HCv9OHr2fwGl
N0CmSu5aFAcKEW4tFfN7mFhCT9JUeN1XTrw00vGaBCSPDuiGVlZBr/tMcdmyd9xkTgh7IGLimmzH
QPY+K8a03bxU8K5kv1XxzG6TJOQdTD7DoIvZSc9cbbX+uD+d4M67y6cr9nNSjdtcf5mKbGbFVtRR
FKNe2JoLnIS43Ym+I59BxjQ4LZ8MxBz4eT+0jO2/XpJdQp7xXF4h+4Niv5PyFzrQE79ABHPqHaq6
ko2GDLnRajHcoqd2qBOCvhZqveKv91sjufyQQ+5PfU7w/ElJ3dxgrjrdv1VX0Z6+pvcsl8kS6I3w
kYzymNcsQTOzUQBWOd24X134BqygZ0owJ1UbLtWSSvw3TWXHFgHZkRPMlVsyQ1u4gQso+dsB75ew
+V6+owkdu9BXXt6oGST+32cJu9JLqnnBGa3uHjlxeGcnp9eW4BV864zmNy5po70xuBrdU1GdfzcA
lMSObB3tUqbp4LjWjUVT3huplH6BfvPJIPOTY6kM9yT6VjV3gwaYwecH8oDEJ9tLHdyxidPwGUVv
4jcTg+Z2VACbzzPEmWDJ8SkuG0620i4q3w2j7SVSLems3uYJ/CWTZilpQY5SauXelKE9QMt1I2Re
Kig58uKJQrIlUzE3MTgMGKUc50vQSuJxMd8DLzkC3c79B4S0BQNWW5LOG+/qWkCXnUERWujtRA3E
AUZR9Q6dIa3g8D2UviSNoYKh1+esyM28hMuWck+KKB84hNrt4vOWpvLMUe2swZKbUdCPycdP9v5n
ljVw1xCXcHylIC1bHsLRmUY22BmxEmsJQ19/QR0/ia4uB2FlhfJ0QarJ2Egqi2JupdUHVxVEM1vx
oJyR+B3DJ3vuhyffXzkV8zF/9WxMd58m6I0lVNWwS/8KrN1WgEQJiVk6foirXL6WuW+7ZXX7tmeF
v5jd7wZelrChR4X1QQZG9yCEJ2+ITK+/Fbyacu9CxAespj9X/NhyRD1sihfX8/0KFvkxbOOW356b
JD0gOIAAEl8/F3VXp6X5OzqvVM2zj6D/BHFac0pBUxz4+BMg5ysBO288QrHgCSLs8PSA0B/DfTxr
bDPQrsMuEPgpJ+uwdF9oLw9z6iLhrgOLDV13bBQ0om+Opjk8mZB89LDsdXujsB0lEccO36hsrb+8
sXgBNTjKjN16f6TwrDH+kPbWpcFpMak2+USTCiO3on5W2h5FJm2jRAgx7lGjA4AtJ9w/gsMl+eT1
YUqL8is4G+c1eUvmpz3Bay++sDEyj2YQaw/fkV454Y4StFgU6kxExQxMg3+ccQbJKCTwBVzjqi2N
LV9Vman+VG80M6CVCI4fmeKyww42CoEjxVmcq9cE8R23KlDwdkABqwaQTU765QwCCxOzEi2ofL8k
tvpczacasp4sgNP/UAItkM3vfHtxbSimzbiJG1PcAXp4uzFDFsvohXcuzxileq6CJ93gCmhI9n8G
QvcdCl+ONzKkr5eE3C9MW0fqfQkPk+fbpXZG5n+p+1X92i6B04phamYqfGAJojLhq9nrNdEwAoeI
6hfZJ4jg6raAPGRhcOxsFS1sXJHSKxPJkTn0SUn6FJ3KIFpcqGXW6B3K50gb4l0jhuc807F54Dni
pjiCYO0i+QSWsWnmrR/3AuJf/Ug7KFCeqxcO3Of4Jqz+9goWj8IcobfZucdlKwHUDBJRNy2V6taK
K2WtX2mni9G3DFZZKXqS7WNzyAOzYjl8Kw41qPE1l0vqxIz7RkLZlyYZnqHObxijWzDpWQdVDmRf
5Edt+WWEwwpqjPGIn60B68Oc/54/nNjDxGxbrXam04y/ArwUGrzUtyLhirYFhAxefneZzv0DnNC1
8e6GzLF1dwtYl+/BKFSc6qEbUfCPXIDXYmkZn/5N3FQqn/K/ETkqGm0XYHGTbQnI/9/wlhN/9Yjy
WwVx4Upl092+YSwfJF7Ank/cnFdPry9OY08wtk09CQ98/bXB3jxCyz0dqa6ZEUbHQM5OzWN5lzt5
KnzjcIUx9+NKqN0yCbng7HLv1i6cXNzIiEaW7ieDEYvm8DWHJvRPzzTaBfIDzdOtRqJ4BepNF1cq
Yr6+k/OTsYJUJxFlCI6GQdJ8SCDEKUMWChxO/hU+L84zEe8E1vTDCAdxjVOnL+YGZbw1tDvmaOMv
h6yzV3mB9oGIH6E4SEP4jUoxUQzFIiHgci4AgSdhghclvR7cqo/rSZHfIME7gbF9CEFozs7KGbag
2xxs3Yal/4MfOt48LMPYxQox4Sjq2kjMD1vLk9s00S7+CdrCYj3ffxYvs/IUgPGZwVN1P2ab1Kvq
lQoppKEXwbu0wL1NoAoFoCBXiQQkTY39Ohw3JWkSKKfbNbDW8wW8memjjf5FEj2u0+9EnrPPM2FN
N6A2VpnDT1jowAz8EW3l9ZpyeNM89GVtUlr8bYP+2oN5BmOu5ni6wsr9dJIiHehI2hW/cn3RBo7J
MelTiaOU5lhTokxXmfJIXe1KSEXyJyhpjAheVM/9CLQ3woR7Vd66x5etkX2Z7r0kyfVY2Nftdsce
xyHt56YCbxeG0wxHZ5ZqRHTqK7wWJ+lYkgYKPbXIKJPty/CDS7+7NWJIx1/GVBa/wx0cytJ8XHne
51X6dhJbJRecWSSDcczh3sgqFAz7Exfg5s82EDBQTLYpEMvmYn0usUkuQ9ttF6cW3R68MJpoJHo6
9Pc0fozBhCy7vx0iwFsc3aQkK8lkJGLXdohToFsydfflYmodOdrXpwXQXdGklfBd2Y4krGKHRUhT
ucTHk1Bg4y+122pLIqfjrJEX3/tM4QCKMT3tLn/64SKE4wvxl4F++SdEib2kqCPAtQMWxEYLT8C6
35q8CKsNfOGa9pFolex0rHHMSalBYcGHohrQNuSI4Bg3Wf7X99EhLME8fz7FMzvyeIYxhhaqxjG8
zvyVU4ZiCb4WVphLYwng38hC50OA6bqH3IAuWd1K+/SREtnrT2YfxjnGKuw+zg/gNzCrK81BqB3k
Xv6LCjgiMoSooiOdfw2gJXaeGa9lVqSkR75HtRhsfrIHjYAaziuAwRGhiTPlj702iZ7WX4btkWDb
BW2xLSOi4ta+UR+7LhloPP2QAmNHzm+/2Nk5t2ke59Ga2on6paN06p5gOfTMGwewt9HYvX6McjNd
XRyBW24x4C6TlbRrj9xDhB1+DFZHjTN9Z2DDSfYTlpJYpF6GhwoCRyAW/nisy+BZ2Entq2ZeLXfi
FNGztMccN3wWnEoczE0LPBj2pKyvjJOnH7yf+rc1jmgPJI5aAS9ZIoJL0cb5yruIBRCi7mRVuY5A
0sZNrbrMZh3VGwi2Jw9y5Pmv/7qA5mrGfEKAZNRLYZ1r1+Clzl1SnpJaGBmGInFfwJ/ju4rZhX+Y
XMHa8xOicdvJHTwvcMfHwaDm6KuP570eqd6aDhp90W7OHfPMRS/ri4bOmWeAyRVF9qM0wJMCpYzG
5+v9ew/Iaa1a8/GY8y1cOTuI/HdWjXMVcxD5OqvsO1nJqSIrSjEq7iFX+oEUtXBIXuwfDFLpZRho
A2Tv3YV2cmNBbW4u6Hwb11FNcaHTQY8G4cIU9KvJDXbUn8NLxPJvGZS9EoXv/QVeiDqQZv5NU3SM
MBMq1ELUyt6FOd0OhzXeA6qWfJmEKzoYpiYa4OFFOP0tRVj0tEBj7hIub32EqIneNpq6GkAnForJ
N2ocJdxm/skntrR6d5B4+pyiAQTxj9LXlHK7CcZPFfbScYbi/SAmWrEHS5aHzxS4SOdbWGltwPyi
RSyAtnCYAPmB20OHHZ7S/TaBhZnklcTSN/BY03N+4Xr6QYxHpmCmBQBalKLOaKqk2wFCJUn1vZer
GciE1troqTZYzSIPxG+oqptt+1YTtiWEKwJKUYBSv4AYG71RZC1BJ3ECRc4+afzItiExE37LZdsb
gkWNDFeJHLl0CGCSgr32t9UmjQeNYSf5vrUPNGJ53fxsw6oSmmMSntZvhPS3W3rzar1M8hJp/QbR
yAEHcBscub/4wTn3hiO8qipUFReX0DcgJuY4RE9KsO8pLSJ9QkIqOy0kFX/OwPNXSIQ3HcJAkCEp
Y1SMvbGL1jyb+aIunI4pbt+1Mpo7niff8Ilfd+fiMHrmZ37W6jg2wqbupKJ33QzRt5E5e4bPCYa+
r1hNb5f10ptLkL//xoSm3Cjqo7kpy8ODrxeGibIUmPS3eWx9NAN/nTo4nvDcO/N4V9bcdzJKF9o3
X9xgpX2731dyX3xtNSIqgAM3E+9R89h3xo/HCm/csjpphN/cGt81p6Lb9oOZr4qjSwyzpgFZR4Og
dqL+vYcAyEw3aRYnQ4euck0ocUUzOdYFvgRxeKwWF8A5Io9uvfgUIOUQUZMAA8fXN6UrHF2i8XBp
6vScW/BEonGUOTOfq/sHH8gXdQedqmKlIEdl0RuwOTkqrpkWd2opOdKir+NN2ek91I/7hqA05IFa
q47fEK88ByPuef7D6knuGmTRQ/yaQMYJ0i9UBHEgpG4aEuiB4WginmJq2I+o1A+uX2YPvZYjVLlF
S/9xOocTT3bYQltT/N+S5AeWMENwCDYT8F+9Omf4P9Wd5r1d3ufYDsC7w1wm+klCQO4iSu/Ek2wq
v/Q3aTZVPCHDfRruyMenTQcLW/TdP/27nMY5oaygdXRIhg5s80/4++3zqfdV3TGCPF8b49m5xBRv
SM8pelSNN16TB6NGOFGgsZQHjihFh9j/ZRYyutGplDTUCn91ahPS+E4xkuCO10v2fi4iQaPt5YCb
J5TqcB1TI6iouQWVJ5h+cWqgSPmvuwQ3EHA8KsNJpknR+94n/0E9876TICIi/uUkIiimSA7sscs4
MK9rSiNGEzo2LSjqcFBvM+hPKc7ofznXdfv3I27iaa7Pk2xcLOlbnW48Jpy/4xwD5pAlxVtuFF23
/Vjy7I5YNWR7i8oYP6h3UKdGZ0BeKy7OsKiWxS+7o7y11DxWwaZ06hrYWlshOX+aAph2SNlGPqVj
DWC4Wbdwtp/9UUEIkzH64RcW/AtSNhWr5la9/xuyClbReYC2XfsCZiUcTHb5oYETPhVgtRLjsb7k
snchQVXNBQcT7T/BsRjg86VW5D7QCv/RuV+oi2X6Q8wyfhYvg1J4efwYwIJH+7AFhRDQxfuxhyjL
ckYwscFd03O14ER0byX5Lx/jntYehB4uHmSIwxOXZvMKomGjuW4m6gS7UmGRFW+DsLpUcktyNMw2
+WehTcY8oVJXBlIrqEj8j/NjC7BM+nQQSddPbq3LGs7B1OVROt6lZS3EKEmQRaCj06kfybwrI5at
hNWx6zmCY6LqBRCmVTnMN7hg0MlRmWWhbipE5WiV4ABemItvtjIZJDYL73eUEMEarw3EH7OCwAua
VSa3kJk13X7gevKh2HbWLc1bSCcNgR+FG3pzwjqTmQfqNzSKjkBZ3OXTt/4++yo9rGJpv51vqwOT
g3JWGIwB3p/hglASVTeR7qHMEbDwwZvEYCmtSiMqZtAlVvg1Vo+0oKrVNWmBfOHBgGD++pRp58gI
ViDhWZwi128V6s88l3g8Scz5wiKAZ5n+7Y9U5nBAJkWWjFw9pHnMMXvf0RPpvjTG5aqAsa7CiK6R
l4lL4PA3S7yN5LoTpNNunC5YPwf2mVRGF0tnqQKCvThwrCm5okpGK3Ka/aHYUbtx/A==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
pE2kabUCbPKiccsE8bgtZdmXQrNNzOd4Anz15sPVrr1QWHvn+kp6v/0PxB3Lbczs3LLBZeUlQsal
sLwvvdb4sOGrg9yjMjv9Io0WK6jO5hW6hMXDmiScHienynN57ABWQ4HNFBLffdR+oNkpim+wgLob
ZpccMfTFBaNka6+7IVOoWnVJXOFs7R5RprYAY4rHB+MXckptSKCOaTUBUkFRdnfGTON1ajjkJtVZ
JRuU5WZWkgFxeQaxdHAu9ibC4z7K80T4oEjN/cuuxNXaOy72CVqrf0EVa9hzc0DPU3wHjOFr9YbO
A5G0U4HtqqnY4vCzrGPOQhKr3ZXBotIJvLGkp0NlH+8+KxppWUlDdX/jCQJwpgwuEElkhwlFp7sk
rYXrc1R9UskTXtInmcC1hWfyfoEA4B+Gg3X6PYPLuZAKZohcGfgxfFW48V2yiomtF6YPBCH6lnhJ
VTw7/UPrL6xqmWu0d9BlAxYKKxfOnmF6/eoXR99uwNR5o3tss6r0gaCX+t66BKQHi3zLpY0O74eE
N+PYBjUFfovXhogg81T2yhA+vRM1wKaHM622tM5E3tV4Ap+WFyk3FQiQ+nYkxTfL3/LJDqcZ6gY8
sUCCzoJUp4fdCHgC65LyLXhmgyQ6zvkv2YNShH5BG1or/oiQe8twnsAKb4f4ZFasZdG5PYBOJUnM
uQOO6r22mcIYlZM/xpk+MNPRNCySBxxauO5PXQ4zPTcYcPPf1I4jUgpEVUI2zlED35NXbr4X9yXS
nLla/qqsS0Lmywtor2TCyv13Yra7a5OvvLR+4DUeeyI6H8KGJ9qGgKx8DYvzXSV5dKCCYoAM/cvI
Fp7VQZikAp6x/nrkPw3gHOX0FVipn/c45eH3aZWs3zvsh9EyOOM3SvSNVJaeIthEzPEM4E/h8+Zl
OF8ZRL3X4bq3yDJ2Ae+5NLke70w4cCY9dmX719YF2EsnU1rEfyDT2GkuTQQF5YEAynG/DGhq310z
6gw5hnGQ8ei1ZszeAPz/SYLX60vJ6s4ehXhn++3vCh5+VHM7HygoAK4rR0erLLFO99SmrlrV9PKg
NWf4yx2l6+THXD8cs3Tje+6lltXmbMFmoiofe6299n0D6ChspIfyQyHJFfjAwGri4LXuZ3EYDWRd
r0/CS/ujTOYTwTIl9+cSyBEEInINlwzbRWDDcCcxz4usQ8BSq9NZIfRA51tiwUTMQg9GGag6yDtM
sPEiUkjCNH2lkpKmY+n7+Jo1hs220EAT0Pm+PULqLs1eRDmcNpK5XVfcg3pJUvrd9lwSdSbaB9yY
lEOvvIpr/xhrhS3ctyQWf1apG/ldEV7ZxQz3Cli3fppH+m+ltMK1oHtBFsTGho2ueD1/VDMG3THL
aL15JtZbBTqlUfPhiDsySILv/N4pNS9LVeBE6UZIGdTIKRT+o4C4B/xj5dHSwQtAKx+GRQG0dbSp
/Qi8bHZjELETt82MOJUsw5DqgEn24VMEMkHbcub/MpBa5ZrzaVfLVRW1/KC9XJee9PJzrcsoeuxz
d+TYlLsNeXPQrnTgXhn2D6kvUt3tn23KsPwSX1SQZ2TkRUsD8ZuRRsB1wVgkHhkJ+O6Bp/Swlwuz
X6C7NNaQnbaMIGX5dMTHUnFIKVVZHtjE0i8eWtu3YToXBxDeASQtZdwJwnlfGdtNYNb7Wf3mgGPT
6WSHKyfEhcQbFFFJi0Pu8j7FtLeZJZCeQ6Yo2blJ33+gS+M5L5L/MFQnh2qSB736PQU9tOzkmogR
NNyBx6kJutuLryDUxDttyQApGAsTLT7SNOf0zcy7GyNi0sYEHWtcFcNbkPsc0kT1rJiDbfwReKrK
UHa2RAFcnAf4TBKaSeDFmz5Yq7cqyoXSWMHDDiTJY5oRPJSX0WAITZE6Bc23KYtpD79SbKEFvOMm
VKW4QY9sLPb6ZDCkGtNDbO398ugXPkKFk+CO0OnDfOsrNFE4ZFiStWFpz/vdl0n0mmF0b+GtOdcT
AXeRCgf2kXREXAWgldgIP2w14/eZDzsU385VmWuhYYyy+JJ4GNjpMYvJFTOW97sizYu4hkSlgLUw
5r7YCRYJDHn3So91qYTO6hoQpQg9WnMuL81WjkZsbukMuyy1RVe/y50g8xcaOuwVwCs8BXASXYbr
OCXfuhCQboBhRDuttXqWIrOzbsOUl9ZSRbKhy/0vSHYRmwkOR6srGYKLtU1yDLEkNCbbar7D4ex2
0hd9v3Kt7AZ/xKSPAHvCEdZoZ3EKsrvnZWD9RZ0XfMiC8tCquUdQDanrufsUfl3f1mI8h58qdFRK
iD2ZKeCKZ5DbQaifytRx4SA1Qe/E0BxTU8GSIpmZUHs8qe7UfYlthKi/gwqGlbd1pM5Qf6Jl0XdN
zqbv6Su0PWJlXuPAwXJWdfvA8y+mv9LsFBRGXovjtiPoIofQooK0hfY1ktY2OiQMJXXygsVkeVQH
LUsrYrumx5706LAXg4hSG83JAlnvbfcXqWp/lVod5yf2PSeQSCRggRoJG8GUvQT7S7buq1LzoNWw
OWehFg4qriUWrODiYNY5Ily6T5a2vuwjFhEUnLJDugpqKZthWzovQZMd6yIXZ8bgtxIbSm8qKzO7
VDSQQgEodRwbQ8mjFbkubkxhp55+uw/w1GJzu0xDZCNSPUK82SkmJtQi8PP3MHHC+MxyFeaypRJ6
PsH5Q0xhjKSDM2baMzwDEZVOyJtNV12Oh2HT1EBAd9hmjT3dR5z2LDBaFcWIok/XioH1tS4QZ7ed
wDvyH/M8LS01LsToBCKN3yID1+Rmgb/X20B6oo6sDGt14KgXzmqh1ByyWSOOSVCfQTZBEQw21Ie0
YQI3I8NYSYn4huzs/JzjijCHp+K9bUzLRfT2YYWo+1JUZL8C1y7qRQOe6Wkx2EZ/iaKwJCGTKw0Z
eJzB8RDfixKdBI5tM1C3zFGoYyRcvBvWlSyNKJMfcFzlfDbcCXtnyhrlL+dk9uUamUM8vpUR0Xdo
1iTyjPiMRPAA8lXOomS+ZFnSHYOGA54ChQdhMxOjl4jnPgZBWOE5cfdoxmVpAfTPUeJR3h4LYY9s
IS/FxxLabSI=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      Dtre => Dtre,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4_0\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_1\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7_0\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2_0\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]_0\(7 downto 0) => \s_axi_rdata_i_reg[7]\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \timeout_reg[13]_0\ => \timeout_reg[13]\,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
pE2kabUCbPKiccsE8bgtZdmXQrNNzOd4Anz15sPVrr1QWHvn+kp6v/0PxB3Lbczs3LLBZeUlQsal
sLwvvdb4sOGrg9yjMjv9Io0WK6jO5hW6hMXDmiScHienynN57ABWQ4HNFBLffdR+oNkpim+wgLob
ZpccMfTFBaNka6+7IVOKZlrdrohw3yxTplpChNXsCy7beUz8I6NHfS3JT0vXs9Lg9nTEP68PCiUy
iV04CTWZiPb/d03zLd1CoMNfNLyJ7zeyrNN4ON7ad+Jrw/OuDwK0Ioa01cv1p0MzzZX/TlBfx+t4
L17MFzmrQmx87xkGa2qCeQw/JZG2/0vIGhaAwecb8hCeecaMyq47F7oszD2QkFlzDnwBYjAFXLdM
Jw2O4fulGV2EU+WlWFjjKivlBPkqgpFqUkiHa2myEBmgMbovB6uDiOqF6n/2We3OnjKlro+NNI4W
2J2Yix3g7GRX4W8sWgMtjGmbOhCGpTE00Fdi1+oS6jCcUoYw50RgZmwRaa5G+5JctdEIVQr2kCaJ
EqIYaTtmLCda0th1g/vHSeqV4syzzIvBrmnUurhG/vCVNmZ04xZ4eCn8n5Vzd8GRUZ5JJhEHqWJg
I6xJLhXF83VpMqdCxokfhsUPVi75AxxgoK8Tk+dxgExptUeulX7UPLpCkWG04DrBovBHcTsSBtXa
MrH8Wc0Jh3kpDPQDIkgnoh35FrdpiVXmTjwJuuphsTp/Ypw+0+HmVxpETxDhsOQj5ZfkjDjAwLNa
wYawK+AGchGQ6mbrVcSL3x6OICA9Xn9LxXaeCGn2Z6RBEJfEdbtjPK1GHXrLwxdlKqisUlHATISN
+//mlia9Ej1lMJ8Vl4AvbU+RjcvptvLOpNfR7CEGQIN+KmYhUbdu+ImxLqfWSphlQoAYBEE8WDER
kk5y5rwd2WY3TNZ7IMAT98QhO9346vaTs+rh5B8JzoNbMufmXWKGvMhWVgZXTBuimyXIvabuoydx
5JDjp32zQLLN74aJzwz7IB+Uqu7Xx3P40HAk74vvIDZQEezp0api3UW8p3K9rIxMj2zJW6cKZEEV
XAZ2pu5ETZX3xah5McPLSVRWT2E35GsU8/IqpWBrYL29KAb7rnz+oIni2gJhH2Gj6dsXZ5UL12Th
byEll5HzTEAodGdBp9g0H2/qWoz7LwKPuuCtKGW2MSnjja3WY+lGlTxqCCypzF+cYCjPeO+AMojr
7QBSzqej49+So+ACjcyiKVLhF6U/V6MljmsEhld9nUeSH2IGGMhhixsKKOY/h+9dOxv244PKgd1F
IBHV9QZvn4GKbasquFKWFHKpIKisOwJPO98Vr9H9R32qV7ZhmUpA+D2k+837RTywTEvgwukslUqE
j4hrtkJZ4GLQrgRYPfTM/0Sz4l0hXZTV6QUlY5Ehsn94ghx42BSlzMeqDUnFcsMqI2m02CnLmWp5
nN4g6c4MfOgXao6av7Ro+4ATx5quti+j/1FXEUivhDshP0xD29chLw0b3t70ByZxd0jrU/tzq/IH
ScvQhqWzyLEFTuDju5MuIMP0ZjgkTquhXvx89XsJUhBrnkDtxnnLCObKyUVrCZuacnmYyGfQIR00
QzprawMD5gsLE2YWw8G70dcfcAxRir6J7+4pL6kaVl4TYCBN0XiDy/ssxr+mRFPa+5KRRIhHll0U
iEtP56Dr3oO0aogl0ETYK5ZpJlUwWbDCH/dj8wbuYG7aWdoYgSRMTLM3oby+Ejx2oDWGQ+DwUepj
TaBRxxPXZ+Loh7SQ8SMrlAh0ajdgaPew1F38D91hfDOh+J8yk13UGNXx6muQkll6dOr8oYTdrdRX
JXPintx2YVa4rsheq1mu/3azjjN32t0yyBWR2WATED9xssUo/hshJIewYK/Hv9lxorJ6ffLKXCGY
4KVPD5H4j8IFWSi9wHoVksfAeFbAFolUzuW7qgDEU46H41e9npOnbG4z2Bh2nPz1TB6Eq5Ieospf
VsHtCZ8E906v52y4LvqlbDuGb2O7u5BDJxEURFhMFos0QLLqTXyrj7xBAqQ2rz2UVWmFwWimxnGs
W27jqQUDZYN0fvtkmXuLhXBGItuASqaz6ww8YOArbOif0qAlPO3jAjyU18k4hdZ7MszPkMqKMA8E
FwJoLM1iVhvwzyXT+f2XLRfQBoYSpgx9gzqsHR2qsIDk9crJONp3b9LeOqnI66ceLcS6a7mILlDG
3dolh8L/XlYioIjcyZoxBkIMphgjIkfgRoNF/HuU8iyX2MYPyDQqtdICjnPZOyEjJlSpXfqftYqi
jHjbnowpApIMaa3PiPXv6l4pg5ymsl7RqUe/h1lmHmcBhCz96azP8HU6OuezuPez+fvhDsGb2sDq
1T9L4x4zl36WZUAC/iCc4RWv+iKujuNm77sogyV3Jsy9ES7y6omRmEw16rm6NBD2Kg3hT2WtEaBT
7ajw6YrCyPOLd/DyURxZoGYZGYe1Y8/5S4JZZVvWcR1OeXOelnJb0AwN4qFlrszHo+WhrwR8NnhR
ATUlYtP+goC7KLeBD04nz9O80rSDy7aYpNt7WhC6gUsZUtq1+S3krdRKbu/IJG+wnfzW7J/yOEeS
IOeL92kJgygNu4gIc7IsUBkei1/mTzVN6Hyi78iAjpWBn6Rt3YF1mEPA0/hsvkYztmEIl5GOjPjY
TyXCmOIAe0kCOHumWncFTTfJvkwzTixGCmcQvQ+yejT0uuk2Avsuj0m4aX0YTKvoCvs5uJ8LOnfK
m0bgKUN7TLvhyIRFwzgKHo+Yp5eXMFt2AerQT+86ZVbiUljmMBkg1aBlSyPoqLzEd1+ZLkuBeYxC
1M6sBTgv1AedY2KfckQwBEpnx9z/ubTx5WwCdzxN9dJL4OWrmLVz9IVAISTa8/11IYKpy6isiMJ/
MSeNj1UOwMKtm1eY9eIsDSQ02yhy5SlYcAFrdqkybUZWkJxZw5D3BINMJzM0kY8JqkvancT2Hwp/
wD7c+ycI4N9hqpJ+gKXtk/Gn2ha2poyEcwQXPEvB/JYmhTtJa7ITA5LJQhIQKjSZBGM1f5A2wcw+
Is+UvQ36dGnCOdDO6ZfA8LC9vAuKR5S8
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Dtre => Dtre,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i[6]_i_4\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      Msms_set => Msms_set,
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      \RESET_FLOPS[3].RST_FLOPS_1\ => \RESET_FLOPS[3].RST_FLOPS_0\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
pE2kabUCbPKiccsE8bgtZdmXQrNNzOd4Anz15sPVrr1QWHvn+kp6v/0PxB3Lbczs3LLBZeUlQsal
sLwvvdb4sOGrg9yjMjv9Io0WK6jO5hW6hMXDmiScHienynN57ABWQ4HNFBLffdR+oNkpim+wgLob
ZpccMfTFBaNka6+7IVMvu19dcEtnLLUqlon3sCz2CY+QzzBPWWXBHHRXXyNreAdoAgbrb1zLJmaG
NuoWe8ai1PSz3DPSUf9PbjADJ1lMGCyVP1Z+UESuRUY1M/SEjhVETs8svGkHfyBNp2HB86ss2AOH
XuCgRM1yYRg0dmbOvv0IGBRyDcGewYCgCcXFISQJjXp/cAFUd+rZvrRAC6ty09i25sEO5iZgQvs1
F+yFiBVMHVSTIr1Qc/VbD226Ag6y+jOVlI6SuzpAT5OjOG3VoArhOEMkXcdv/bv95HRNjcdcCH6S
k7pMp0qvOVD0/pdGBoaJbHOyTQ4TpUWAO93Ju096i9KaZlXjHO/72HuFNXa278PN+NmfKu6kK1Gk
1crtT1nXgHzbyDSpxlG0c2+rnTCyfk8PxIsoaW94qiQkZCsFH6+0sONJVxzj9+0PDfzs314LF1er
2bPlBCxjVykAT0g8E4ajaP3pPDGYf7ZDaVJsZenHZSwndhFPUvHT+1EixgWf2hV+WlVh+GiNnuh/
F85tv3xKPV1YrjrTFKSARTdd1JDsLh1Z03jpnGuY9jlv5IZRObzHo22HNyRSm7eUH6mRO0QlE12J
vlXxVPv5LfkBcVXBncogQxzEAbfvCQQhH37sXDmFvuU9K10Vrl5EMY0B3ruSSaW9eSKEE2Ot+/Z8
k5bm7uARsX0kv8XmoTccQn7/heZT+a4LlSxW6NRspISrhdt6WZjZtFHZX2BFAp+w7E7I6LeaK6/y
hQ2fGLvah59OxrU6I/ZYKI49a5Tjv0RYxTv8o8VTtnyzeRClvpji28EswY5Wm+3eSLXTVIKbVRiE
y4VjfakxEMCGwifD/L6w0DZnU7uGGOdcgoPpFAZg8Yz07rK4rD7dAAgKf6Vp1lssofcmyKLe//Sp
N4BAjVCVQtWIgqk8uoaArpupMCNbfIznGO7rwZDlUTCqi2odOHqswz3qYyx/b51ZLf/kCaRsT398
TU+4NgfdrX5NyAnKIXE5jP+QqyRWUZOS0gI79877HFMsd81QPEAOohKJhuwlX1ADjZSYGOq19R9/
sDpXbOU6RRgpJ641Wx+wXNuxCffHMwitRYrPSHb4rehpu0w0WGMnvAGOTpzsJcC03RipT6ZauX1/
R6+tAd+HzxFA+v2dnrwfzpwAZN7c6KejUpU2DN/yGPmNSbNn6YhwIqe3r4OdZdpIz2IikqplwQxy
2u/NjntENtpEChqLRsGelb4QYNu8D6HRE5R7i+X/mC63dl1o6r/rYBiOfeK4Dft5F1Xk4PoozpQh
mdL1TQ+JfsG0M8bacsAA+ffyA51YMgcY9LJP+utTRctueiIyCWR8Et+BdYAFEriBFU608J8+ThIH
z/XHgzEvK0+kLLP1PF5uTocrH2WA4jIGtA1t9UOnlfLw6wTEzI9xmiTZhUzph7nweGwlOy18UF4e
jL1ZyL+/fyVx8rf9HlB84HDqU4ZqlVoJQevpaaCTpCk4erU4f37O8Wz96n5sULfk6oKNNWBoRbdz
D+MlpIVsFh2QQJv+ELe8hzgQJDNgrH01rGcQiWjYpOXt/KoUYcJCrebPsYmV2H4S+S27HntYCHZG
3EdGWqXcaMDAzhtlSzxMoc0vNwlUsmCEqFyqfpi45n8EHt/i/Kd2kI7HKG/I9tcfqZLDa53Wm32E
19fCEYcz3g0uHrJCvRKfJyaD3KJrLuNOnMgz7k/5M/bZ8NR78UwDrWyNq9J2T9UgBUJtVuxXj1wm
F7Sdqz4fw/YuszUgoYyTV7ZFHrcFvf2PSjwz/Cq3wPdETEuQyMewuOgxTEZPJNNCO1HuIz5RejZn
YXyC/IWHLQIMqIao+BDOuaGl7UJ/uteJy6MOhAnn0ceDkpRvcak24KploEnO71Ga7FQEQGngW6PA
/pvISyVMzIdcwe7yO1/NI7MteGEFk1fj0X7JP5xNX46eQ5Y0Y0fNdRzYS38ymVMlRAnJT0HIKPXl
x8lZ9A70O9HnVozLrMU9RZPPTtR3O/ARn0cVkl4Y+lNZ7A2TzApIM3O6ma+LCXpoqti8v5ogTrju
K13Z8bHOzNoS+CMgo9/pRQ6FcRZyP0EtYCkDzuLpqok5lNlbTkcRs8mb6oyJeo5N+KPcJzSQpUsv
CQfo8CB/aLjmRDjglCEhBaIuNvm289aqkxeB+uxS9bccAD8qIX1GfmbPi0uHpue1A7hr91EMlDUR
y0H0u7Odknb2rYQ2vwMPxrmLrKN0fmTtX0rVRWUxOvhihL9TR31bHEpiCLnhszETiqqla3A4uuTR
KTv4ASmVm2Ps9FJqj1J60katpUn4CwzVRAzC8yXkD+CvSqSwUX4zGx/CNUTBZGbHGUC6ESI29xoB
g+Sr0Dnw8OSw1HKPX+IZzCud09aG+xVm7VBdGkOfS8RWVH85SKAt+c7lSUMDRgzIrp3GSGQWu9xk
kjtrJewxb6pritpRaXsvO88k58PlUjf3RLgiZQ4QY/LVHNrA0kcpMMLJqzQBw5nAn3/P9gd5lS/X
66czVR7K16hc8DcfbPCtYd7mfRIdJWJ1iAej+V7xJdg9dRVs54abzzySrzYyclyhuy9hA7eVimvU
U+PaZ243U2d0xF/EOpWSeQW+FbQ3cKc6tBee7mg/JrFqCosTHlRkmm62pdDzezF+wfux+JwG1O8q
v5dQMF1/X6RVhTEULC0lkfuplNfi5fWayPuqfMx1IFcNSO12/dkrw1AMFgeC5Vb3XuUtnYUlJNvk
wf7KhTCjpg9cse7t/PDoidCE3Bqyy1TqW8Uv8TCwqMWLyMJUK4R3zgtN
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_2 : STD_LOGIC;
  signal FILTER_I_n_4 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_26 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_11 : STD_LOGIC;
  signal READ_FIFO_I_n_12 : STD_LOGIC;
  signal REG_INTERFACE_I_n_28 : STD_LOGIC;
  signal REG_INTERFACE_I_n_32 : STD_LOGIC;
  signal REG_INTERFACE_I_n_33 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_39 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_17 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      callingReadAccess_reg_0 => DYN_MASTER_I_n_7,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_33,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_6,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      D(0) => FILTER_I_n_4,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_2,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => sda_clean,
      Q(0) => IIC_CONTROL_I_n_27,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scl_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Abgc => Abgc,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_5\(2) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_5\(1) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state[9]_i_5\(0) => REG_INTERFACE_I_n_50,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_61,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_69,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_70,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_71,
      \FSM_onehot_scl_state_reg[6]_0\(1) => IIC_CONTROL_I_n_27,
      \FSM_onehot_scl_state_reg[6]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[7]_0\(0) => FILTER_I_n_4,
      \LEVEL_1_GEN.master_sda_reg_0\ => REG_INTERFACE_I_n_36,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_26,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_77,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\ => sda_clean,
      \data_int_reg[0]_0\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => FILTER_I_n_2,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[8]\ => REG_INTERFACE_I_n_35,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => scl_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(0) => Srw
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_89,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_88,
      \Addr_Counters[1].FDRE_I_0\ => READ_FIFO_I_n_12,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_11,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Q(3) => p_1_in3_in,
      Q(2) => p_1_in2_in,
      Q(1) => p_1_in_0,
      Q(0) => REG_INTERFACE_I_n_82,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => X_AXI_IPIF_SSP1_n_3,
      Data_Exists_DFF_2 => READ_FIFO_I_n_12,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_77,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_86,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => WRITE_FIFO_I_n_12,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_28,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_84,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      \LEVEL_1_GEN.master_sda_reg\ => DYN_MASTER_I_n_7,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_89,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_88,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3) => p_1_in3_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(2) => p_1_in2_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(1) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(0) => REG_INTERFACE_I_n_82,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_85,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_32,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_26,
      \cr_i_reg[3]_0\ => REG_INTERFACE_I_n_36,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      earlyAckDataState => earlyAckDataState,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_33,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i[0]_i_3\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i[0]_i_3\(0) => Bus2IIC_Addr(3),
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(5) => sr_i(1),
      \sr_i_reg[1]_0\(4) => sr_i(2),
      \sr_i_reg[1]_0\(3) => sr_i(3),
      \sr_i_reg[1]_0\(2) => sr_i(4),
      \sr_i_reg[1]_0\(1) => sr_i(5),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_60,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_61,
      \timing_param_thddat_i_reg[7]_1\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_69,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_70,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_71,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_50,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_32,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_86,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\(0) => Tx_fifo_full,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      \data_int_reg[0]\ => sda_clean,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      Dtre => Dtre,
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_28,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Msms_set => Msms_set,
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => READ_FIFO_I_n_11,
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      \RESET_FLOPS[3].RST_FLOPS_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]\(0) => IIC_CONTROL_I_n_28,
      \cr_i_reg[2]_0\ => WRITE_FIFO_CTRL_I_n_3,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5) => sr_i(1),
      \s_axi_rdata_i[6]_i_4\(4) => sr_i(2),
      \s_axi_rdata_i[6]_i_4\(3) => sr_i(3),
      \s_axi_rdata_i[6]_i_4\(2) => sr_i(4),
      \s_axi_rdata_i[6]_i_4\(1) => sr_i(5),
      \s_axi_rdata_i[6]_i_4\(0) => sr_i(6),
      \s_axi_rdata_i[7]_i_6\(5) => Cr(0),
      \s_axi_rdata_i[7]_i_6\(4) => Cr(1),
      \s_axi_rdata_i[7]_i_6\(3) => Cr(2),
      \s_axi_rdata_i[7]_i_6\(2) => Cr(3),
      \s_axi_rdata_i[7]_i_6\(1) => Cr(4),
      \s_axi_rdata_i[7]_i_6\(0) => Cr(6),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i[7]_i_6_0\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_84,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_85,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]_i_2\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_83,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
pE2kabUCbPKiccsE8bgtZdmXQrNNzOd4Anz15sPVrr1QWHvn+kp6v/0PxB3Lbczs3LLBZeUlQsal
sLwvvdb4sOGrg9yjMjv9Io0WK6jO5hW6hMXDmiScHienynN57ABWQ4HNFBLffdR+oNkpim+wgLob
ZpccMfTFBaNka6+7IVOu0z+HTuAuAWI/xgLhE9yVBi7W8fy/tJZEk+ZU64D3AecH7lafL9zgd8dX
xYMuJawVZhmdEvwKS3nAANkYrP/GPAUG2VHt0QiXXWn2JGvCCb97kwf88i58UldgkbiWwmnf05IG
EUe4EIZFu3ykuLAygoUXgwU6tkOgtI7G3DLjEUkhd9VpblvRjJvAvvv1zucxGBlE1yZnOtr60Ssd
KMUY7Bvk8YU8SvjxjMPNgNfoC0Hnaa5uZuRC+JFDURaUxKnWefdPmtlCozIQixx9VBmtCYys3HQW
aEx0QWvZ9FIw74bCbWmF2d5YUjHzJbdkmTYN4WcXNqUq7E2Z+B689NfClOh88W87S8Vist9oX+cx
sxFEXT7W4UEBeFHXu/EsvB/N+3VtQTj0bvyvXY+toFy1nlq1Dded0s+kCHhfhLBzY8Lw/aigLbJx
D0D+Hfy3cS0P0uPsdsbBqQpirKG9CErYBTwvV7QYQddYX3+F/0kDZIKcW5KoASEVie2glkp+BFuh
ZOlhHim9XOGbFjAp5ydN+IFz2Kcfc7WBNXoZ50PgLbOpfrPQ5r5ThP6ldIiHJ1RWl0mjZoCyKCyN
1FcfhSH2zfjA9pf9ULlEDLyU+utdwqkOb1lufeHCjyLcIT/T16Sai4R7/pDI3GpfSlMB2Tb18Br4
I56B7ke3zGa+M9Xi7Np0U5DL2Fj4gUZOq4iz2ADnoud5r8v6R23OZq/ACk8ovqKZSTMv47XGU8in
sdbnshOAU28duSo9CRQ0Q3dbJn/70taIenm5Xc2uqvsYGpQ/3hDvZKV9gft9SwokGhaicwQkBWyg
JU+WQ3EIl4JPznatTlRGJpNcRUdhvkW3U9Vt7Evjt/2LH7vQNb8+jEUVgwgIy2IxxzbdICT9I5c5
oVXPkOpYErRpBa9IOEQ5nyufsvefZmcbC0A9Cz7GcLvMnyr718iiCrDUNRBdL9ym+HoEAMpNnnXx
8nwhsfz/CA2VTr4gGYCm6u0xdRsJYq7ZL7uQYPGDUgGDnFph2TMRAuhaSk0YkSGWa95sOGQL8XbH
Nqhyblbw7Vxuhixb3oP02+jQGFTMO9+JgEQuLY3ofaGcUmKygz/4+kZyPPATTzq5NqSVp0t4GpkD
LczFQDN3rdPAoc4VDgbriIMDXCOxfueaZxOaq0dmjZcAhb2GRXLu5sOUT/tUoyQaDYHiqCpHpBGA
+2vm9s84wNZoXv0+msNb6EhaK1JI+duIBZKHRhUerqg5g6vEyayITVS6dtkdkoUPd4XwtPJmOBWH
/sauVXjX5cQUGrJBg7NbKBRrUfbXLynzDB95lP2EyRmhJeI2F0f7BUfiixoE7GzBre5cuT6gzkGa
p1n0D4PsAXLgW3qhHSX35KByJDfvSSIQ37+6n58f+mqOhD0ymBMMvIVOLEi1j7A7nJ+4fEju5Hm7
nJMX6TNVM8Q/F9ciiiuM8HGzgVDun3rqOoVYYIpvmMZlhytOZ9PE7XtGKSeFnhkH8j+suz+RsAVr
GCaG3JpJBeoTeS3mamVpJVBZEwh9B7GwE1SkxynVQmK3Ka3jLqhdoUmGZAd3Zwh6HgYStCukUUil
fFqGQzypDC5/2niq1I6B9BbViz87ylyokb4UH2RWxHOhNJPSggaXIFVNZtP9Ztywz6C5aeNB4mlX
wF9ItiKez58bmubEVOkIOlSf8fhtJ/rThZ45PTMKRcejG/HcI68ANCkuPmlWA3gl1mWW6MXHTmfL
cKPA7npQ95/lO9MaU+XpsyauEWmMngjyj8qBYp/vzKTt627cN4aGGCqwJW1zoBjkNiDmyMtIsdYb
4Yif5WWDz1zF/qoNkX3g/E5Gg0yoaq25eugwSWXl0tyWY6wo5MYIO8DLSReRwdlFjAVF73oFr8uS
fyu4r5YRrzW+f5mXFgIn0K3eNDjyMAyCLKdr7zzngGW2eWKFlcm40gSZ096pYVJmrtBMPqY9ANTq
KFFT/XfatkWCuq5cjjgPl5LIu3C5i2YUUDMowbCRJgY8QvQpLOGGjb5jtVha9wgrdTRSQT1J1Azb
hhgu5YwfXfGQ5D+BV562JUVLwM5ZJUqaKXfY7pSQlidQUTYESBeUQyGVVOb/JxtIrvDW0XIiLmt2
J9f7peAQ+GS56yNbwHJ8juJl8/bGU2A7RG0eIBpG4Usk3oCmjjiaR3oxFVqunUNksdSXhixg1qfl
Ihrg3KjHOyhqUzuIEVudZP4LYou+wK+69S8slz7jNh0IUYfcATfdnUGKbQ0DMgRlpdfcuXByeCmu
RppEMUkljb+FwzEh3agDDWbO53XN7eCdj618xR5AlR5IjcWM7agDAffQPter/ANj3CoUF/bpwXho
f8IBH/1QRKSOPKY34R7bHHczlaZcqojF3eisfR9x78K0IK8u8u/QlkQXgZBj6wkicg8hs8IFFwcD
68mVgVvICS2cdItFY0jhAHRXHTEkmqGZaJcwrlUXBr6Ze2N0jkporQq+Eld8gmMnjz65XRuxIHh/
AmyE2pUVOMqhlWhaLE96PAB2iENvIzOXPjU4JoafJkwfi5b/zz2G5HfhCvNg5Din/6sKPma7J0iV
aWJesKYhKV/cW0Bo1jzyCJLvZXd/Y0ECccjLHYmmU2+EWHFCTeNqTv2bnEoDEL4WOkcyPjoFTbQ8
Xniat+LIR54HvxeVYMQjljf7BjXm1FzuLs37c96bK6yoTnDxS5dgikXGLjbpOyC2v3ptpv0M4Dx1
t0ziecvnMqR/03ZWr6+yiE10ibOv0M7X6O0Qe06R4ieX15MKLN5k7Y6JhshU/CqsChfSsPW7tTFw
IhyuiVH1SRadrSyfhzoCUepHGfOwuHN3NMgFsxd/deI4WIA6mXdtl+N12PeXq1UKxHwDfegPMj3u
ORQOgSmHxMaU7k4JJKi6qQXR/H9CkcSzw0viYRziyqgFk/8Sb36E2A==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31312)
`protect data_block
pE2kabUCbPKiccsE8bgtZdmXQrNNzOd4Anz15sPVrr1QWHvn+kp6v/0PxB3Lbczs3LLBZeUlQsal
sLwvvdb4sOGrg9yjMjv9Io0WK6jO5hW6hMXDmiScHienynN57ABWQ4HNFBLffdR+oNkpim+wgLob
ZpccMfTFBaNka6+7IVOu0z+HTuAuAWI/xgLhE9yVLUiuPZ4rjyDzVMMgKWRXT5ls6PRoosKKGYAi
pia9X1RPt72J/GzfQGMUrvVRnXWYLSux0AsUS8D9BqVggHEe4HeBBzBKmYdV/bXhBvSkcJuWoJeN
tJF7txzO63TI56v1AZ3LleQ652bzR3r4RLhuI1nU4LSCo2HfekZNtd79Hw4w+PeoFI9gCHqogAFi
0Lp3tskE344GppmiWMcCp03S9AuLMg0zkUnjUThp2Qk9A05DMmmUHbmwupjLWjbNJCPfAd8rLGUV
XE3z89NHC9KXAonRoWeygoQunWGEMs0X3yBjSgEaqPKjFP3MAtkqMpNPA8bJlOwYgiQ1+L4JxZHs
rsFf3Vg8wrnDQXDphZOD0lCS5Y+m5Ute8jbf18LDXKWS4PE3Wz1FHa2ReRP3GrmL6vhqcW7urrtM
tNVQzpNXXs+NxOtyyypNyhO1MAbJGbgIUE1xzHfq+qiDPZEnNQhdDE1o4Dz6CmUTsdIAoCZAi1gb
n0ymKSNtH5wO9xHiJc3e8IvqVdaBEC114P+IG0qAk1lJhhb7Rr9oCPHX/nCFDiAg98l0DKghv694
rCWSePZxKNsqITLjVVIeIPwC4D2G/y4qLpX3SdCCThKAmKTI9ddGV0nd+yeSV3xVQz1R1kPa070G
TByqT/vK8Ps7aQ5dKeHjfK/WsXN4Os6YBD0Uo9KHPJz+n6rH3FbPbrIKhFa+TQ0b1lat6Zw+ysEj
mIt2S1NBwJ2HO7Dwvhm2ARULUlWCpv6tEVulwCv9lvefiBu5wu1F/NwW4zSKXt+lf8ThLIerqc+6
KlpIKl8S/RONlz+tdaYoLo3zv4nu5kelx+8D3r6fwG819l5wSiKCns/8V1SD8TUWU2CWC/5y+ufC
Jj+HJsHHqtxgGLCWKeeWfrIgU3KtIUf3iuIm6URuxO81WQL4fxPAMZParT+xTB4jycLVtnPS5de8
m9gi/I+sCzWkAMSfuJvCoTlZRhCjWathlS//E/GCUpYoRAeMxArqMwpffqEs0U2XBCUdZhgXXEfe
v4Awx1mWsyITWaY034bvhfxkazQ3sXJ4/Ymcd4OEY8gTXGQSb0K+YOeOc9yYhaBqjS7U7Dj57jml
eQCmeR0j8voGwosS56jeFvBmRnMIl1OnCdgBvyTAvkjXImwcmC8rIl6gFms7qLksLgqSVJx0zmi/
F1XP44cFjNm+Uw/DHt0xu6LNyvKPzsTQOOvEH2ylhbe8huDQgP2uGE2Jrsv1+5KkmCDmHck5KnbM
8uviG76UGBu5SeKBUNGYyi3n/TidXIpcCShIeWB2Ivr88J1jBT06eIN0l7mfFY7NLnoTTSu7IKxU
Ygd8MXtWnVG6EY4lJohWsCGkER0oRRUMVkrn6htKE9BTBoe0il/i8jWeWj5VqSwE4QOVfC3dq33W
95f0MJ1/02y4uRszPPosGzxWaSx6ki+jbti6xBcVOezKkcZ4ZmXIGQa2b7MuvugvLWmJHHGb/hDG
q2KGEIrc3suDl99c923ytsR/t0R6zS7O2bdSHRb6MUQ3BoCVAZI7oX7jhmP2c2MzQ1pErl6BwfHk
8aUWSxzF3tQQ7qbTQtfvdNKAnzTDYootsPLtdbC/4sr80L4kJ0x6xF/T9ybFnskMFnRhzpFW3yfi
pa79lqShUDQhIe5RV+9mNDDzntZH2gxC+Ao6FI1w6ZdI36iL9IpS9m/aDocqsy+qg5EJYHxcQzsW
HJDEY8MbIx8q6Cn71OTYaV3VF0yhsRinsRVL/UGTzMbHk914HsibzZqok97aFnqhNcf3DcmXlNf8
DnQKOiHQGmA0MOkP2Az9KdA74HUqdJ9bwT4egpEWxEiMcueMQuMavmOH/BG7BCK1+ysZL0c+aMYZ
mth8VjMuCtAz7LABN+xwusMHia759ltrxLUKwsNaE3Km9vdnUx1LEhhNbQcUDL4TAWFVmJ0bb7Od
L/fIEClhgWDUtyHZif2v4PlwIrAhvKQsyezloh+Wp6ahujFKtZQo9PSyMiDKvOJ/Uxqd9ck+MmER
UcrwVufxMGYxBSgm0kL+XAj3fRbdsAbr/U3TuPbXh5bObhVBFwHleSAXvIPatUe0s70SlMevzEiP
V7Wp4og/hbzz5WV7w4Xz6cao4zOyiXqCg9/raA8zL/3ggd4jc4M9ex4KaCCHWMAyVkyx+f0GdPZw
ueerWKqdg7C6RTd63QhM1AeZ4++BH+avCoFdwam+oiKOAqexkfsxTfhlezygpCbeAO7c7ZrI1sUl
X2DWUsV0h1/hQhsuSZnZmlYJpRuIFk/8/xKrZ0X/HGKgkEBLagPFyYSFmqtQ+0O9vAe6aUrqUq1O
lLqc/Ejn8oQPljT3oLoEZXNEbUh0+Jz7KMMGAa26niMDoAgqMde+80wXIGmI0Fy3CmxUp33/UBzm
V/2NBv14kScN9Q96BFf3Mmt4/eBb32oORJWAM8Jw92H5KTK8bY/VOCvjyx8dn0a4eMUWeZnF4/yg
NJoQzlO2eC57xHRxUFUTT62BJHteGAC415QMryVHA3/FRU8vX07ieeYBtssbewkfPIRguM980ZN0
RVrTQuPhyk6uCajmHvmJ7tqgTNlnyxJsidD0HePYf3jHw7ZK7JTAUFGD9uue3pU+sBZSI4MVwolP
9SYuROV5/95Q3yD78HkWMaqeiJhRa8UTTKgVFl8BwKA2RIEl7cJe7N+GDw7IyIUm9WzC41aFcpne
FgxtcF1pbebb8FjDZnP2R2zqDMzHau1bDVJq5Bd8UJXD1h2qEaE0UvDVAbAx/O0cXzqxBzQCtUqQ
1V7rTC/zrJdhvSO5PsI4qGHNwTZDqsBVAKgXh1iln0IZ1iSJesnbx30t455DY2T7ECB5rK7K7Ykh
Opq2iPsZEKRxrB3zz6b5WBvG4kvEt8ToAxR+MMNTUwWQfL/YKFk1yhOst48zh5UHgWb4/hbpa7ik
8Mt3a/knAYm1EBwtt/UkaTjL4FPf8s9CbJeVaT4e8I/fPFnZzuBxNg93z6NJh/GwGgvb32coVRE6
DveoLEJzoXr6NUHgl0kXJewOsRCdMEV4ofSHWCcG17z+SvaLOhP57dq6/DC2nhNQ3l6x30Os62SM
qTECpazu0NZzPIoyuQUc2UBdebflO1Dh7o8wPfYY3iVM0WNs9t5c+nJhxyyXSYxI4UvryeQUTb5L
75SpNP5ckumbuqUmSgpXEiSDXKZcNKwcXZ4UftYPueXM6OOdlDS++dmGQp6VK4jnbOnJrd6m4YHG
UsTQ84jiNylaPcjEZnKszxmOj6k2Gi1r/AfCIYrT5zHjuQYiAT6kz1qWZcoGr/KN5DwvhLUzJi+p
VrEH0vXvhrLG6Q+AXs1alqybpwUjah+F9ViII5AaXIRsIf96BHz1rhUYa6j8kxo//0ZzBHgh0bRB
2BlroTqvxp1t+DepyY2sktK7XCpuyzL3YoephlnAZ7J3auovPHhIbKfwJkJJ+2utKAukxTc/gSFU
MltvTYnWjMxOhy3ubmikKVibqVOqNccBdwpRjQ0+RCnu0qUz6/aLeG8mgYG3eY7Puv4XPrQPGGxz
kXK3A71A7yIfgaIn2jrlzS9IeAsulPxka/JX2MTmxtXwfMiI6qQaNhKD3aQvKRcgVvPptUp1OCDt
Fd9Xz0NZKyQuI67BKkGPMktNgKkNbBNyK5pw2UcfFmMzkaCRdfWF8At7S5q03VNgpyKSCOsKv+CE
lEfHOqamkHDUvucrKwBNn7xLhx3JYwmX+R1QetsfsloiBcIq2mq6klPI1xpzn97/YF96HsMYBP3I
dtHnsJhnw+HYK6em3Ii4amlmnIPXXyJcDQQXHUEJtTwKJJ2jgiIJ+L5HSh8QMhrO4A+yeiriMFjq
RbXXRvig49MVq6sSBN3dLMBFSNorzBiurei2St82+CDnIsrmIKk3c4fk5bIh+pCDKr93o+VMvpxm
n5KRhET0teZzTelfsZZnRz0e3b1/1lVEECR8ah/oh4MdTc+YZbU3IAdG4Wjko+RPdwecuG/n9VAv
f1UcFAYn+MxSDWSUilPRmD1ASfg1myFSQovWK/wVzFaszKUXZ7SiCjx4aDvdmb6BInpiBwwXvL15
6HczNN6dzeDmAxZv4Xw1HQnQPI8CO+NkcqnMt7+1MXbblP6bbPnDMq5tfETS/tTDylakJlruPWsb
fHsijMBjUMTc6e6ZaSYKgRnuK2xL/XBTtiMiMZe9W78vMXjrzDV1ymHQw4/WkcH5hUWY0VyhYRBI
qMvL8wPUzJPMy6Vro2UELwH/WlLWvxatu1scDoBovi5s/ndjvpQF2yIvh8mqows1uAZIH8tjZTta
sg+jHttZ2D0WclRMWhWajPE8T4aPXt6fdw2ImlcCNfb7Wli/JiTaJNkRzug6Buj5/HSYdEyFy83G
zUecN+GdMGSkuIWD10z8OTzF22jLjOtvXptnUVQQdfmsZ15FCrEpx50EXro/lv0w9zctEi7oMHMQ
gnkMQiGmRJyXsu9Tt4t3zj5SSh46hGYLAnqUMwTEli7oY+LvmWyyb2KQ0K3j5fv9UAw/UQ+IzI0d
igEYuzUwik0lIPoN7wLhaI8Th+wb/lAVTAaO2i+MzVnoyvdhTclhVuAjVQ6dAkVhRSuS4hUI98Z8
RK7stDpKfkGhy10ac5SwLamXsCA35Zlovzkod4BD/kibh+VjlreUNK7M58nlzbW5v/17sy3NlL2c
GL5+CEpWSG/joD80Gdej5sVWYLcHQ2a6S5CQTsed9pEX7uMkM0Kf2TAI9Esg9LxQrQmnQ3p3xEub
wszT0hR2hkG0Qlm6WIeXkj9Oq4htkninyvp61eJJzILkvuOMxbOZfwwDStgGvEIaNLjczdRT2rv+
jjm+aFTkirlADb4vzxoTpxM+0Xc2euVLTlnmtuglpI3nOvcCP+10bY8vTw4IoGlJnvfj27cONC9p
hY8wnqXXn8icTSlMYnZyjU3vzr9AbEBlwiXPaGIilbUge5Q9KBHLF5KT8rrbF5i9SdHucrASbzV6
sP4ihKV5q7g67xV82AIkmuv87ak7u0OUqxKSP3CXl5OEjWNyPWpo0oS8VO3wElzB0tLTSHNBqUUT
qbTFUEpJ4iJD3URVuH+j0JPML9iHmJ2ZS+eFvluz8pB6AMQSfu3jOo7ldNk9kldZpdzX4i0eK2p3
SL/a7o8l7rkczf754MirXpoDzgt33A2RzyKEtSqoXljXhtyr1oexxiQwmcHpDG8F3qEjp/YmhDTS
teBJJG4shuWbfEV9Q1eNM9x4twm1xhE7BUIKo9+nyG+oA2fReBHDIc1IduHwqEhxTJv2t+7RWDiE
aUvHlblwou/Tob4MVasEKOa/hY4gyfUsFqKho3NAXlMydj4i5Nn3nS81+ahuExX/oxvK1APOThfR
65MocVWu1gpOmvLibdn913NRcnZnJW4QizKEP/fw6T2FTTJQ61Lrqh7sF2BoWbZmarkavcbcNyA/
AmsK12Lj9llvuRPQ3wRZX04HAhMiNm4GM7UyYR8uMhcIqd723vlK7K1YyzF3vkmym25aqUDuA2oM
iUQIF+YtHr6Zqn7adez0AaVCIMh9rcCo6v7N1RFv/KI5cfZ3IU75auDq74B3Ed78+c8auK9yNMxH
WUr73wXY15ZARmNFAEh6BUyWaXiM8g4C/pcL5gxwdAAlol2j0e6RMIJmNtGEgDXbWNHmBM0xFoV4
+qYES+F6JDErsjTBg/9zHS0ZN5V5+UkZpFal5LeIpklmEYxvuIAX03OzZAmmpM8dtVkN5bs1G76D
UvnfECfL236wbDslDb1z4utfVv/9B36D16v/mb8cs4IY4dulQ6Fu2sEncouln0BtxOB/NxPTo0U5
GOvp47RFOZfTCJNSoKUHR6vopf9ANZ+o0PNwPuukkdQ+Y3tJ1YDALMJ/tRQxt4IKIrbCTHeB4gYE
wi1rXNIqMLdkJBEQl6eoSchHcy4zL7xtJgYqjzcfXBIs3ieLoAPrUzZgLodY7/oZRZMPoCzGOiNY
pG1XDW9HUlTPjfvWb2qCo2RUXIcnpedpI88BRvTGhZS26Fj3kmEXaxU4tpwpIIZxG/QXHGeshZwf
V8Jrqc9STBzeUWMyAwj3mbxD+bh0vlIOqC3BusKLrwi+1XdqUsdJAP8KQ+C8EXYQB0HSwjvhNZG7
7jJLBcgWyHWE2YgPdIlqLPxp/Yqe2yLHaBkdEPl5QKgeoBew4e0k4IOwXxRtcmpqUBSlokZAOS0m
nxpLHfDXH2vkB8lyuxWncNmSXBZn40nUbAkCoTrSwDJ76RvTafuyPbFLxrgJHbO7nejhq6m7qdBn
q3b2kFMWolc57PWcQ0g3jCXtPx5iMUs4eNSx+Jdbuf2LhBvI2SlSEyGvDqqcvWaCTrNuDd76M175
LAj992KCrU1zQ5bge21ypKwRasT4/djuXz/HKOEDp6hQTpubPf7MICc+XXsefXw7meCyroohxc3d
MrY3xpDDY2SoP5ieRYzhTHMezEVxY3SM5G1ccWuemqLl96wznFjTWZlT5MK7XUbiBGIZPcJ3q85c
11Fnv3+KZyqrVqWTU8k/wFne41p27ek7hBEK4Amrjr8CHt5Hb1AvwwL3GxPN7L3sphQvcMSccsCD
C+y9GTBYMT2SyNS1bXIMpB04umy5D34UfXuHOjmpN+TsOkN69DYJOqmXCSF0wslbnRFnz4pOYDWi
Y6jgXL33ON9UAK6LWHcUitXaJNYpvxBtv4bQu9sTqeRuI2bJsM7Z8WjnTvP1oFtU9T/cM2OFkut6
r1iRQUOXSpmtklTuLnORtb9ABvdStigOMJ1V/3Gios1CAb+gqAbAp7pSQV4st8GCsQf6Si88s/EB
LJrpo9qc8XHhmwyhPs+IpOlrpMt4PKXYgMFfA7GAA1S0lTfgHdpQsEioYNj0hOm++fAYLfjB+HPY
DXsjzj5mMQo5Eybu/0PS5fpf2d0Vh32ic8N3B/d0EN4SVORlq9RmLmME+WGIohhGbPQqEClyJjH+
G3bjFjotns+0NOFQBvag29oEm4jysAZSAKuXqIr3La6AcniwR1Tl2HpJ3sLzCtoMG7063QgHFPB3
Pra5bhJtH+s2lTwPtb5gy53Tj9V+o9HOdH7Y4caEPJRmCZZIpnA5Wg70GHuyZ0pjX67YpWRcFApa
ONTTjXfI37q+2/KZInjQmpdCwAqzqmg4B/IubpmRTX7r6BIIDNxvkNEjXvxupGEAv5jDT5J7Kotl
gjMMene9PQL/k2HotWU/UkUNfYonlGNgY+RU6Cg+XOaodpNS+avfk5LhsIksEnYbrHtHJi5Zzt0e
ewdbj4cQiFwCoavsP9Tq7xdOetHIKKfo4dUYPtbGvCuO4aIOzWT6td7iKaj1AQReJ4T3MqzyW8vP
3AS0FftK16MimjeQFgqIMIi6m5RpyRNP1GGyUcv6dNk4f59vQzESAZ1hk2PY7hPRGpFSAl6TJ5Jt
ATP1eLNUCzTlRJ9PiI/xvzFKu5GzQ3JhaZIVRnE/bWQlX5EZ7PXqgumhI7iH5DTOtkIX7M63fdY4
SypKL5NFl3rZCCw86J8/W1/SLD19CgTgYLdnmwEqkbh5Y0ScSHGZGmRZXHyJbDS7MxGjsPbB5LTG
pMVFkWx1xOHsEMOQj8mJVO7T7dvOYcNBqIr776a6uSmDnMOD35zDZP+lyZe6fi9FbRPBiuIusj0a
zc3FhGY7oQQ4JkNtTj3+tcNlJNMS+kVj25DVLF2VpcDuGq+o8hnHQRxT7hO0IcbM4u0ImQGHyqOt
lt8O5NeBIelT8lQH/b4ZnwvhYcZPQjH7cL7nRcFSJAsAOcJFE5e6wJ4kxUiFSw8ghvUDJ4HQZ/jS
cMu9AuFpOU0OV8kbQsJu85exVu+/uTxDWzPphap2LUKztYvJup2TCh/BxcUnTNtV04If585uEa4s
+EfGlzAQPEDIToRnxh3IoYckOJKotHseuAVDr2K3diFHjbCZJOkll7WVyYVXBfc3BF66Kmkdnazf
RhtXQWp5in8PmPxuu9Zi7KapLcSuVxzy1D9aIoTtiXbya5kpHNI2niGXJU07gMzWhWYaMyvIW8l9
/Iw7vfjIFJO944VMzF79YtTUWkUROP8zj0zfXwrMf4QTHQeqxyTZWCWiUDJLnzAExW8Q7M0LQ0rJ
/gf4M0DGc+9nOKDJnGP2G5tKP3yFO2/lN2ar/MmnNrXBUkqUEBazvmD8Lv5MPAbhBy8qZnWpaUS9
LNtUSIE1qil/W6bUPk3OigsXAaus6E5M3qQ3b/R8ld6WxRZDWnPN0mkms7xwJBMeUP9y5Y3ODpCn
PqyE7eGDT4AgNAwM0yDH7fAl6hPTzxztOPZyHvX5BPEp8uoFIC2EYivUbooOYLe2AZdm5hjCGGa1
AJBe2iTmU/uEDazdr+qfjPZDTDFllZSbfUPjwU5gOMmD8cbRTFFhMZb1Sl77B+pWl7liUkgcaAlp
EY5KPleRetqQWYmZ7xL1KQt4+CRr0x08I0x2mdGVxMBxh1ssSP7wpbHk3gyXJZuVSDkx+ihWeG0H
AvC0GZViyIrUq/021BhUvKYcYH+EicfOxXyoVTCihWt5z5WXynU18gBReg3QSXQDSHk8EGzyr4o2
XiG9+hRAEr9KeFIWpPAxWTXh5R2dfJ3lwoerV9VNRrLzHfyIqe1raf7q0Det6vxDKIWVQ7ITg/DS
AzStef/GspUYwsz4k5Z2FmmIdK1aDaEZMubf+/LGShVXzX6mUo1Z0sy10h3xrCdYMTbzBD8v5kBr
yo8FHnSzowDkmDk3de1wXQhS4/zIahKeO9/IF6aFkSPlkgCGSAFAAsf5pAXzRdlNIdaJ04Q5lv0q
uF5fKnxZijVHb9sW9nlwUI0bWB8Li81IN21dvuve1fbewdsCJOeaUksyeiCHegFSw8nluIK7j28i
fMO0i+/vA6MgjfxjRcnOgvS+MOgphShynrmnLYptS7LrWynZvgIn2dOj21mKq9+5BFsNKa13NWQk
/yh8KG6ZoodboB4UUz90uNWuwX6TPZQ54dATwg+TJKBI7IKb8Wfcvouhd8dLFR2IkZxbtUGy3ick
5eyzwnXvWwbhfO0HgDqZJl8cKn17rJhIZfMVw4zzNz5Zykc09b6jM57W/DoIg6ViY4RuDoGyn657
vzi9eakD3Y5DzRAXklTR7v+4UYlQcxGbq8NV8bJoPbtjbyrZQvhqQNDHIPVjGvDAE1y3kJKweSt8
43qVwxUpC41WyoIjZK/a/WVjmjTIki69Zdqyr8KX12ydIE6TSqfSaKYsyEW3BHgeI6QWB3AqP3t9
LdhmrNfQh1AzS+7iwIp0BXy8/kx8idNEk0yawXi0HiVTGa9yVN3D3YVrKmMbRX7kkin5SLMlWqhD
US2qiNoQqdkgVQHxSWIUFwGo4r0G+6/hRHnbcbwKWg9bBmmxfzh3tLiDP7hLR8gimBs1hZ5uTLek
OBbqYUsh98jwZu+pBI1qD2us8fv95/aPGM3FzAdtpNXaQlZ5pHZjM0bK52EoGQqq39UAK43svPqP
ggCMPFriHGMoQBco2aWh7fI7iFAqb1f4G/+C8cphSXkJE3hwH5b20olssMOBwGKUL8WdrQzeYzCu
d6vKCPpQ5hsWlxm1sFAimTZWceoCfjhzrQYLd2DJQYTWnVdo3chlbhZaSVqrmrMOE0dIvSktB5ec
/h2rttUVOlQUhZqiOiB/09kVwBvKnNe9/V3ijMZTBVlS5PpBX3014xyWQxUfUQ02icvu3PocAnlx
E3T+m9NzM4sEhXHwD9bQnbeKLtZOPJsAInNuNyE4hvP2t/5V6veKsSj01oigy3y7BuYG3JFcH0MQ
risVMdqQHxSxhRz/YgjkCKL4gciaoGlB/3RxjDoCldgMrPPkQIgAblGBAI6DzA0OpPgy6BlVT6qO
6TibHrU0nsvGF4UfJMv1v2eAsXOunMEIH73+GweF0SO6Qj2jHLW02uxU1DmplTMttAiUIY0GmN2g
TFtwh87I/UfoA8DfJOmYGxg+wdEXQbWTYpBM14LbKkFEsoyXitPeOV1MVK8i6KA2gNYFkP6bIixR
CyszbfLCMwpvqNNJwxYCTbR5A6avfBTif1HwyPqMr1jvRqIK8VT+qzNy63FLRi453iRRAfBKJi3O
Hv7eheWi9ohD5QpAHJm0ju3Ezv7MR6y5YJViFr6F61e6f5v+9qCOfSxkOq/F7TO8G51/JCPlBOZR
Dy4GdhlYdhInuv2iM2drO9l5WDarWkJSTq2cPauYNyOhpYSkmf3DOyMP585Hc3rpyEnadWmkVk/f
ZcRrDY0MMcLROICoA3WG0v6biVKbvlx8qyhNN98Yo2pdgNClSvVFjo3U3VvZs+nhjcjE9rmMMOpj
/0NEIzf3xvCkzMcdoNYnc2tfyw8WezS/r+VVxnd/CIgN7OfE7jtjZ2m3viSsm1BHXcJ4LtMaEEkk
uiWINEJpnvSsHTiqTvPAVY5NMhABc5gmA7Yx1UgRq7ljY3SfVZ7q/NCIsJ3Td51eMXBdB5dZa0Jg
Mw7yxk5r05qwUseuDTlccNzAKDE8xi5wIku9CH76gwyEaGJE7c5WCOZ7l4+pYtDrFH4AdlRKkAd3
eNEtcGvQaxELD6HqT53A0Dna6XlZz1/brovCLtbdU/lVTfHaNYKo/yOBvX/Xy4exrA1NNOWlS6y9
HPG33d1oxIrBjqku/+CCrn72I1K9qacks/1AEesr36dDtZgzgvk1ov8vtl/B+qUSmuqJpN9rVfiX
34ALB9NTkHaDVRbuYe3AdDi9+NYVjCWEwlSZq2/JwthAxKNW1PhJqdLZFc6VzlChOU6UIquz5lli
0LPKVgEl4qxvwYBstz2nN2RWGJ6anUiVaK1IpEPRc0uy0lKT4FJ1DEa/c/j+C0x8x42M+idK2xla
8WRS1EKs97ZMLilzFmniHKwErHJoR83HpjO7+p4c1ERGB8u8OL4y3jJnoWeTQIdS8bcb8O3NM0rp
pBn80DIA2HgArbJ5G0sHAocUlCCa12QlA/fEOjfN5r7Oa2ku6UBvt3C48gWJXnhRFpHGzvJYhlMu
3u4Yhp/g40n2/uQ27/lmhL8AaacnYZIDmuf+bFCacF6wODZEk0syH10GKapKgiyt59u8ZN5iVZvy
Eg3U7PbIdCEUzI7PHKQt/zF2FO600jnxl6czLJBGVAX5gEPLL8nu1+qtU7+E/pi9d1mO13+nEB4D
kGbptl9/AQOCxqe5BEkdD67oA7GsFOZdwmXGpvB1fvQmtvjJpYWo8ZSo5XoVxqnEMcgRKP4D9rFB
AZFiOJYoyqyyKe0us+cv8xxdCARE1F7GTmRRiXy3iUMMTpRK7Ij56o59eysRHbUlpqc5Zpx1fzl9
B3bIUcPALkYtvk7Dc1oHhVaS7qluTlNmCKzlBDjkfnEGeKKvC7IJZgBG5EE8JbKxu2BzzVwp4qTq
LsZIgu5pmUUvLIk66UWj9FiVJXLgW2FucHNb9kuu4VDoC84k3yuuNQ42Q5mF+i//VevEorEIWoXx
UwMziJe58e0tcoXd5r5V7NN+2B+gEi4gtcBzvN5NwFokWzUn3rlg5D8NtjHb64KwJihoj4xNY1UY
4BF7blTtFffy0lCrYg318gAp5f0z8lroQstKfmQhzDWEOMjEk4yNBq28tBy+RJGgktFS4rGH2BoC
tQp5iH+guoJKPbuD4Bz8fQhGI66W91OLTZjkE+H/MHSPkz9SpKcUxKzGZ0ONX3WyAnziMjSRdBlc
rkytFrAOOBTHES0gk84RGHCBklBZ17jZ9reR7Re9nHU6DTMTL/caXITNmBpCcuAiMjKO4/EYQi0j
kzfw+ybtBBfETosi8sZgiNlpfS/1F1zwlWaWAhV/i732/CsGa/vtJzeYgqnmKzXc1XuV0wyNBo0P
3/E3RTYAp7p0bJh2eS0fjrZjeotGNgnEGO5acL5LYEo4oFflA7fb6M/BVzvEG5bPLacKDhDzbFqg
I3n1aJIyFCDA0gl0ht+z/7URlGWXXz9J6Hlfky69A+Nz0dUJYBRJovSOn4hOyJ75/nALqSKhf/Yn
0DNU2i558hMjfh1dDaCee1KDTw0KlcM74hBn4z150GbxaiOm+HTszPx9e24/sY0+YDIMYu9SlWOn
Dtrg6mg/WpsS9ccgS3zgQ8QEwEN6PlwCvZ2cvWo0oAGCLCW/c3BloIZi7vFd+6LNLEDEz7IRotjN
zn75O/P9atSOiexRwr+RiQXNaL78N/gTk0ZsYeOukg3zrqz0x5EbHgh8hHTm9A2IDZuN7iOqK04k
P9Oyyi6bou80M4ihFyQHmmuSpJSUufIlFJd8Q2mgStY6GsoRlS5fQyP6/RQ2LLc2yYfpKfXrTnFv
fWSKc0lwP4qu3WenhAuP0x5crbQAiGc53A2yUXABo6wIHYwy2Y7lpKxi/2ZRAYyRwlNWNdMS+5kh
36Jih4YMgxuViliEQqK+iC2WyOW9Cd2CNI6KhHgd70PBZaZTGd+mGgWAe5ssFOdpr3hlvrexjPDY
604n8XVOO/qDVbDnnwZtoDqZDCwNKcFlQRqLu69Mxu922LYYx+iGp926XQEuXxEzFc8oiECN2ovw
AvQGgMrmxeoYK+6ZODknNgiiNG+hPjvovEwZYnxxDzIXP3JgTHzBCM/UYFkwXH7UeR6vgmDg/rlT
b//SUcPHy1nge1URM3/F28TiqIxDW1npgXKtdBPoUOQnZkpgFqo/f1He6759YO7kzAl4U5XuQ5zH
XVGiKkEk0XDAvANvujJNMKvx53wbqlXmo6CJMbsI9+3RoCuTvpKcpg4eWMLXjgt7wfXZITsAXJbY
g1Tj+NjEtMeNcUKY4kkZKtKg27McFfDk6q6ng49qBu4256DVlLQNS4oXt6ZFtRBCuCcGyp+KMjS5
neAYCGFd8iI1PQDsNqs7/6xssYIKdsKzcwJCzd0j5++7Iz587X2pr6LaJZOztSg4aPqsKTdwkRdx
Gq+8Oom9lguDpfOn08QAhbk0UQ/ImasPeXEBjvIwDQxI0fw3Tc7FLSkUOu0IafMm4Tc16pLA8twm
ff+tAjlwRRuFCbov6G80m55cier2BpecwEeTKPb3vTgipZJYHVdB9xReKoCIqUVSUVsERt8da0nA
ZFO5NxTv/FajNGuJzOHNOE3R12Uj/encI5+YrKHXRCeg+twkc9AuLCzZL1/E+p8EMA/kuDtwVhLf
4uL8OWHCyr/UJqberzny1qr7PyxqP4XDrdCyZ5LRbV63gsPfgCWZtDz6XyMtKy2CWFZZQ9hKERhh
x6zsI8yYTrLMnCfxvHTyHQnigF+pAHioYvq2b7A2afKCr3+7X+ONb3vDPwLeIf+bnxEI4Bb9JMM6
6HVVZ0HTeKGW3eLvqEAY656WdTnWb88KP8/mCGOyFfO1l4cRG8CwAPUnSaoi4H06TVBViCTFhrpc
zr7FLtXpMGS8LuFfsic971yxjPD2pT1LFRfhnlXSVdeS3efBfE/Y3CBE95RzHw7mM03Z7+izs6BD
0YzsvE28LzWLeDHRyWHMri7sshagGc7geZsZEfT7gwI64OFXZE6uqI1k7r7iAGeAcg3HIB06nulm
5IFG3jrGMK3RxJbAm80AlFydNUKGY/lH053dm02V8dI0GEErMK7PU8hECdpSxvI77ATmlOrJV3rc
O1N2qUI6aTxwAS9RJa0F8ndPm8YG4l91zZtLmtZQSN2rZ/Ikhvu7ryT89K58xHqaxqbWmk2hKuM1
XYu3J8D3jMnRR/RrK8kamYNkePgW59Iv0ZRvjGqHYr/jVWf9D22TZDSNPX03U9hT3nQP6cIqi/1G
1SZPwbMZedGhdld+GQ7UHV6J8tOo9ajLrASfHZxOVlN0j/zLe14A44NpfbgwEE+9zko+NmebVvIn
m0mauSg3s7VlQcwaDaQHOgAoRvTCxCV63hbQ6n8JswzHWKStJgg+GAG814Q6/K8qqlmgBvLhGxJm
d5GTXipklqvzTwkOI9vuI9XX+XUqRwDt/V7bxEwU8Sjvldg7dpK9/NsBG6m6l02G/a8MyXVf13ni
I5KWdMSRWYeenqF1fRrln1wVXZSwxntXevVUmPH6i6LNOw9lOYkGl+/6LDwu16BjjcQcoAoNUn4P
KNcPx77S/A2IaPhazYok4GkAECSuXE5mVs6u1zPfXBxz1kheZ/cgRXoKLVODM1lzB6BAYfTupxYh
469f36jxnJHncHdWNOK3RnFdVkrLsmSVzXztoSa8nG+3B4Ns+K37QC0X9kYw+32fdUQIoFJ7Mm7G
4saH2nyHvXbonTdI6d92yNAg5tuUo+Mv69LtOmZAIl8S7eIAk6mXocCTvKzW3HjzjsstIYS9H5Qu
RA+PzDWZn4YjEMdNffCSG4A7Q4ahXkGlL6Ld4b4OJvriD3mTf7hMYONY6eXsDbnct0Wr1r84lhhz
V0fpI08CigL1kyLzHeHL5M7GZuukUESsV1TucgUEXXPtwZTAilr8FoPvT66Ka6GWS7RQLUUKb/3M
AuJRUYnVCiBiuHF6vaUcWUjLLcsYXm1wTIwrYtu14LOIV/Pdr39r+wwtEInh4hHFw7DmqdeksAmG
ceT5iywva5ceM2yyhwVma4cBXeMXMuvb0X3RBFNC3Orm7dpa/C6Bs7oQn3vj/vp1TwTjLKPt7Ass
m1UI9OHG8OlEQmLjicTlUdRwvChSCQpnuYNQsx1xl/ZGmONzU8ArFhlYW5y9sIuQeYsX1cCTGR7M
1zVR+V+XzBKxHH/LBcwS1ZBDnzH6JTDJopBAzRagl50oWPuUVkAbKdieCK38/XiNeWRchuNrNFNQ
dcxgelNxsApjWhAHxBrnaKwWup/NallD8JywP3Y2KyoExql0/yq3LqHTrFV0wXUTwYD3/Mm5qNdM
65UVvBd5A7KxrM6LLcXO9ap2XROPa/c14lLjir9WX0Z6tEMySwmP46lDqnLI16axt4nXz+aIkLEv
AKBPy7cAyKB01mev4bB3zUYcVV4SoYCdakATM2YxH8MwAcH5rALZ/As+C6BAc6v+Z3gk2sfdyeod
hj9Cv3Ds3WgRl6f3r8q8J0UAsJy/e2Fh0ejrC9/9gQ7JrMNPWZ5sWimJkZYL9XhSc/OU20A9tHt0
nPBG1kmuU9NPYIYpNcdIr9homiz3ZipxBEMqyZ6Y+HK2tT3BolUD9xmHQhbBNz5QxCXEBcKW1RVu
pYFiE52jSoAVzxAuspJOIvQSmVIUeXzYyN8Yg6h7YJrT/67e5uehQmF8jB6ZpAmmEtdSFMWLkBMG
wfM+pavGY4+eU2ci3xlIoWq1mwbgyeq5WAkDHk6V2YouWFqGsG22AULuQlRDDVMEljHtMrpdtdei
IKRRYq3MwlsQAkpVQk/elvTC1pGogdTLSOyoaaSSuKv5u9XhGs2LNc6dFuCI0apenxmFuLCTmq0g
JuTjgIu0j/SOQWHpS/1EaKSG8vOAePb57ue/BGhEloZpXXG7VzolLzZJ+uM7fo9YUIeI/VwkJ1SS
E/Piohzv3gDYb4M1zR4lpA3esYza1u9TtUEReU88PSPXcHKNFzuZ+ueVvP2rs0QUyEiCBsDk4OJc
tiB9ECPRvyWsTCgJnLH21cwGWF0RgBe1iwz/rsxWcGd0zuEn4hr0t/GaT2LAjqEyWqIYPMs9HEEy
Hw9ZGJl4x20H+YsRZ+E3aGag9Xv1JD5vc2xVUf1k1J/pVU/8p+x0NLsQqbRyd6ShAp8HEymNHTCu
dbLW0pjhTlOCfsDIKOrvJbc4pd8cO1UWuq1o7S1iIkQqCac8zUVvHGCCbStOc69XALXDyS6aFyIr
2FhL4Rf0ZZl3TIal0nEM9G54Dz2aRHhCUJaKqMNA16Ca+2Z09yaerf0FxmCRWFNo7oKUsB8rQXhi
NAk0QG+t6yTQknReofyl5m4M40urhWGJ69VhYOsCvIOmLBMbKeuVe6flkEcvEoOOtweSV18QYmDb
6bOavLU6JKlLpul39hDtCBw/mFxfCmfrD/547gzn1l1nF9oI6KcsPOaFfI9QwQzjlgimWLJBsM/0
gCDgTuDU5vWg96scfQz7YMvgepGOMaQv8wmaDcCU1sPR61VhQRW3kIL8BI0C6hg/kE7L4YnL4zgP
pk91t95ydjII6xL9B8RbCpiaFAI1seP/U4EGlXYTPa+A55NySJtQOvAQP8pC3qSOsa2wZN87jiHw
n57KNhzxI8PaZW5aj4hPrSQ0fDxitT5Fj3Kwls6wBCmY+QStQptRrR/CcDlaO2aGxr40ALhSVCFe
9wjxY6XR+UNabGenBtmhodg+3eLrbe7Nlaq8ipvkmEgTfzoWadWAbZ/A1FyPftbfJSR1Jq0LkBxU
jdrIruMJSxKwbvJXCdK9acKWnJtGo7i5R0hW2mGfzcE7Uc1rUbycffEJeGbMdC0ZYb1bG1LYe97d
cRUKEOhdI0bBskDfJ09zxTHGQZyu4DgW3vB8Gazg0Ln3DnCUdz1UMty+yb/9fjEbENOsoFG99a1+
VscpDRAnswNmuOwSeb2tF1Uti6ERUx34N+OEydxj69VOR+4oFA0308IJmRUg4c5dasuCnCj1YXBu
DOKWD8z9bBFDw8ACzu7qew5EgNxbemOQEIzgX152UAuZkhdoXJXD9EozXgjC9gyy+sye7TOIpkQJ
8O4grwTwt/OA2ZxvYBuwYf1W5TWHQYEmrFOhen2Cmd2+p3OG1nekHhZce8RxKRJ+BGr4mhYedxSU
e48x7BU+3vPCb1hsaIWpgHgxZMh6r7thHVAaDfCeNQ6mShzs48f7GNcwW4kcooToXVapCwnALWrw
G13WEnZWa6VKrfulNvySPjTNsrKzQykONgr+Vlz4fMMeoS7BrHEOmUZWrcwOb/K3qBSyb4tm1KgG
MdVmZDGu2lLzy5EcWzj9m2yxkHKa8yO+8rxTj0TtCJe/bC/HbJn8gdFiAfVjQfOMBFajku5C3gH4
Tr9mUyCygUqcndEnLUBAu9DH+BrQpQWgvCP0wT1nkv3k4hmx4T+y+YfJTcL51FuY73+g3VdUqwq2
FRc0IXnZ7El2NUkh83awUoeWFiqy2fyBlPSXV1SW/9kb3ketNyh5b6E+7cFAqPuz9FqzQzFBabpu
KMDARnRJmTJIxaJQV5kZ9x95avpB7OL1nJxjtGHSrSu+rXqaeuTu+ozwWNOqLwJ4jVS20zeMbsUj
8KQHfgEJzBMVBUap93/sVBdVerxWq6flkVmkDZzsCdRtSCx3Hw0kKQdH4ns9Ek9n98FpsawFCqgt
SekuyXmWFUgcHKjghxUxQfRlGWbtzAjVci8hSqrFNrk7AFkrt3WMN+rD/HWtIgmzHDlW0TUYSW8v
FTj6/EiZUtCG9Xj3jhQIh8NcfO04HQZ/5K+/dMiNExS5XVXwn1En7m+zuaj58IC8dk7ffNxdPGuP
MjoNWAyIe/uuLPoaCIhxuLZBY4N5gy9q7eZ5dodynLBQBbkIQQ+K5l6Vpmk34Jg5Me378PomOhyC
8nh0uO8ORXrF1nBE4t2wx0JSE9o6v/i3xuWOWl00iV85yXUbJ+TyUGR2+jufrf17HoAKdoVVnKI8
PJpEgAcVe68aLA4jL5KwyCZTO2TXIxc+rsoNu2hO3BNQaBmPCU5fv2WW8VQBSZ+KW42+BEQpv8Cy
cIoSKRL94zW4hU6P8XqVb08Kew6jJxLFa8NGxwr3abF8l+Ly8tnA6/mVfM6hTSATQYKEqcdvzj11
esLjV/eeTB/u0NNVlRWs/ZIWO7nmX8e0VRusSCc7rdAXxoR12OsrRjavplfcqEwRILTmJwiiHfKy
TNi1Y+7KbFYZqR1em8HrxqWfJ3q0Arhu0C+R99b8LrAOoxiRpOd7yS/PEZBUpgXc8YrjzzNHIIJN
uNiUrixfzJdzeXDzGI+s+11Mcydk5h9VmiW9VFJq0b+IBz70OTy/AUf1y3MNSdbbxINVKyWlLfWW
PNHB46I/RpkYW3ygX3CPNRHbxUb0yflcDGgWom4GIr/r1ExUx/dmi540l5AEjqwYYSt9e0xG/f+X
p1SusDwEtPN/kxLQmyOzYz6X2Cpu03Upfqai9NuM4QNTJp0QRTNu+ZnNAnL5jC9mYAgWDyMe+/05
aoc9GD8r9uOvW/lIiNdVOIHoLTUsrQBFhGftXKArJXzf6eKpMaYG7pkCLfki+ToneBsCljauOKs2
vNsVg6nao48hgCRexfRmKLTZESU6Bqzc77WKb0YOVTLWwHie0putSz7UPoHvneEqsCYAZ/Xug1J3
G2dTXTVzQyWXcPK409DI89T8N1oPMizNFdyBs4MjqiersjARTM6Vx8xegUotUeFFq49LkiT6QAe1
FHmRIYhv++eth0iARyv8kDg43riHLZ1u7UzibXU8+bcqE0YRxSfUOfZ+dFjHNPVzNr9gKiIP8x3S
3ULx0oO31oJm/T+vMWHfirR4IwLRvIPzGNIq9E7HpjnguUWPmfdb1E3Rt2/zHwQFa8SIFdn/zJ75
IMFLesKyj3K/Ob531Z7OEOFJ8HTvC7qGcz9TfPPLTynZz99qdLIhN8zmG9M1KxSoXQ9IhlVHT3mB
kV6sH6mN25RpoYk+NbFfDBZgn9PPmDiUdY9KSn3kZQeFaefEl8SjeysYy9cEG+bba1Eso+I5tscb
/AYBFgg2HzZVI6zqS/W1pykvA6iXNK9OfGeC2VUBfX+/jEPmYdXik8x/zl2x2GcouWmm7OXhBRB/
Wh8iqv8aQKXkqQZB7kwUrVSlGViGccNSWMEirXyS/qxkYVdXMG+/XIgbqpdC5ypAw99bawSO0xYx
6F4TuBcU8ZrD5CN55GhgOEVCbDoaXY+bRKgjDzavQG81IJTEhwjlQQ+f8BMjpKUODhZN3LyYQBFK
Cmlkgwdvf472pBZuXc5O3OzZSzBfM87Zi7YanySKCCizJHuGIwOrfY/0SewB+rttT4vwbvKotzZ0
Ihk0ubsZamDHc7JhompQ/drgKsoOY150N9ZxAVmjt7alPGg4J0ptNwJLYflsyk6shvPR4tlLQC7i
PoFOM50guLEsnPTgE5nqOKic4d053/uF6wUK9zLzQo1FvKXybF33FLTAFtG1vnxm8Pa73p2rF1XN
i9RhdValS/ARouqeQEmD8u2IeOwOxYp0WNYlK/FEIZ+RQYp6H/WD06FlpvpTzGTCf3zdpY48oS4t
WuIv6dsRIqN5jHGmjVa5/KywGtMlvsEhbP+NgNaRv56nvh0s7/rDDjsHSLtZL0MQBGWYbljeA9Ta
rlHCT38Z3B/pD/Wuha5sT1jviZGaogf6CcFz8H9NFICplYuF2s6/wsBUd6KVW/rs5zbHXFkguhYq
KTm37gbC46sWuXCf53KGi6rOb20P6SV9wzFOarLTdJWFixNpDvRhjhqhAJZwuDpZ1mu0Zh9ny4x8
LmZfPprSsGJY2BlTLcfecXVBmyHTHZCndywlAVf/nKw3Op1KHO7M8S9WFUPUsrOSLrj11xufLcWL
20PyEBkcXiS7AdR2WMJ7mvY5OZFv7G+w8lY+SwrbHiRSw9gYmuJulGznHnvFV0vgtGhhjyUILCJQ
M1VEhoUr8MNoXJZSp70ndwNlQ/LOG21FsJrPRdPO8p2raBDY50Rb6VlzGPwMTP8rFPGkP1n8z/W4
ucT+2viPbS57CFK6whwEwy6M2Ni0Z4KRjnVQMLvkOTLdONGHeVt4zxqcbVKx2Sc9vnyNMKz7uHlS
y0RVzVpVcIxGdisbeclC/3W2BolsDa9U5n+yvRnFUT7TEeaNZDnA7JkRCJLATy3ZAtjlxxfLPtfp
HqGOl3A0vkKYVS/zb/0BPy6ppywzrPVDk/JcpcklD5f4dMpfMb05iXsgr7Bca6goietTN91gpsJ0
s14Dn+vHWENmNBJmMTnNVRCoDQG6OYiJtnTyea32BVv5mtD8A/Jrd5UFXlkxnzPUFb14cxVhinP2
wIq/VYwCOHcE+ryvhNZnmc/8BeictxTH9mSlLCSljl9bUK06jubBet9POhriRtVbdwTUEr396juj
iUPmMNamgTGa+YT0zEHudQCcXVJ2wm4npkXj3iewnt6woLjtSBcSRJZ81SYvY1yop6auzZkB9TZg
Y5L4wZ9utKM9k2GzRkGSnFQ5OgtAsqhAsrUDI5A8ab7ypMjL4KNK21AH1pZvOolgX6hSyVkyc2yu
37dv5xGLI5CeieunAHoHEAL5A+CKOFYBHD0MRrdd2HWezTgIRC8SqXKLcpTTpQOxkdiYT9MHw5IH
5lRIzMPB67Y67IZjPxkeQuC+q4lT2UVk+KlCMV0TnmyeJNdTH1Po3Bocu5Hjtoha8aqzp8bZXJyT
DY0w7Up7AYtljPn0/35h274VvtGyuh9RAut9F7s7DiggKa3ovMDZRTo5zfyRvhCl2tj7BcJV5s9o
DtnVb9TPgxW8151i+4XHomMN1b4vUK4z9b8a08ynXaXZFbvMPodp0+SXawglTQc/OlAJDghNwPQM
0kF3KX38ayGeMoBVtjtVU1VFomwD4k1ttmqs0jRqajqLFttL6zQ6R/tkTTHhe6BogD5KkIDiIHVT
LqL/PW26s+dby7U5iFGzE36BemICXGRcL4A94yeDfDxXhzWJPCsoNKFuZMWhtZDeb4qTfjCvtkDO
O9d48ZlzjNMEnA+oXuszh/K7sAaWGpFd+GR5MwdffJHilhZYsmtYKwV9/DCzOxrn8UlC0Hcgwmwu
Jgd8w+JrO3MAYAg4h3D7OS5cwxQGELoJGd4cY2cpzhoeNG8pSR2EIkJffvumeglJZ/SjEPwNKdQt
ACz7hWMsd2qEV8Mu7tLsjtkQEyGawxzU0omYLVMvI8WIvjqW8e7m5kyYYcZR3kSTQtZonuj8Viug
PWi/BILRrQaUrSAx6hRrymmC7pu9uWc5GGbxYg9lGbBXfrTUJcqvMZ0sLVeHZ7SlSxCXhb1YVuQI
3k9f4BLx2Kg2C102XT/txD/o/gRkmouSoRkkoy3cMANRadnc42xrp0EN2H1LM4hPzwsoSPzvM6jt
Poq8KHqre/e/ObosYDraghSasa8wnRRM55kO3l1ETGc40ek+KyuIIjApbjR3XBWUOi+inl+xyZvP
Dbq7BRVQLvWf2J4kcgSlN0eckmS7T+SCim614hSlQhfKy+OGM0DyssqmSjb88H+KWMPLRSn5CyVF
CESKsUvHbXonsU2dgNUJ5uZgGkSz73hoB0MZUdcGatyySKyAPqlLhy7eAioIqzYdPAU2B+FU57PF
7l8ACDs/E9eF35d7QWeswyNwaZyJ1LeWEhAwkb/hXfRXjbDImnQZM/bAjkXNXkUqOAhN8MCwxGSm
4mFE0SuP6h+EeD4aJrfcRf4zOTC7dc899WNcnziZWKwWur8zVurM46kQfZrz0g5djDdkEfQr/J/P
yz3KC9Qh1AAdY24YMpBgak9dDBlWk/xxWjziQUT+LbHbW0RED8TH+BNJam9p9nIyC9An28qwSvJP
g472FhXsE7RdzRjytMbTuU4bWs4Z14NZH2dPN35A7tJwtHOLXs7Ne1eJ/5mmEoesMH3o6CJ/60/A
U2X5fpmwzU9DP433zwh6JJvYLH60AsVnN5DuoS1KEDAQYZ2OAqoFlmBRsoGwLhgGIC7yb0D9wdmV
geOuzBBqHvieu8vtJ0JdY0lmPXJ8yTVbDHBws5w0juI9KFpvLfqReqOWujgypB/Y11DH9XQcxWLD
zpCBfK884kIhTE/EziZj7PF2ftsACGRPjk8DHbeN+chXp0+asmW2YlbCJ6QCRq2fOAu4Bn/zIpSb
vvTOFGJRGEtgh0LC26KgDG8yamvgNodqK9i8DyFIxbh3jAYeZn+H0+uIOCMvQA4VM5ucb4I4hlek
qWXEwfLd2K8i4Yrhyezu0xrndn9sffQqk2v3hsc6rp+sSk9UxfXUj9sS1VrnOe133rBaRi1E+KoN
1obMmPcKylxpuUezXGU/VVqsYr2QiefuxafhJOZVwIiaMG88m1FkEEh7SplZFyOKaDhyIdkvXePT
ECG5+GFfgPpXDCIOnX1x95rayIzRaM3GIJsWMtIoJjWjTGrgIKW3WL8sAk4IIdp/u56Fa3T6TcZ2
2gLZDMnlk8hQx4aaG1lf/dWdKXOhpXBv9SGcRmKo22hDfOdDLMVn5hzzFQk/xHViNOkdMPvzzeTr
S0re9FOf62ZsE4oBA8Bvya/5ldL7RjQx5pLR3lUPzjaNadHnm7kf077XihtCtrIaktAjO52LVPhb
tkl+Eqihws6mlO5RqagRjAwyUhi0bBQXSj7qVjVMcH/a9wE+/E+RRcA0qChaerZBX2VwNxppuPKS
LacoCOGrWE/gm1Zby3B/6sJ+8zmevk+D+egAEea3afw8u038qjxnvr0HbrTw8OTU4YqieFiP02Zi
hzDHhuIu/Vhz2yV7peIFRQU67WITqBynleUFfrWJ4jUIZHKk7le8j/Cva25pQ/bFYeVnihTCMr8y
5aUQikpECGlYIh8NeXDq0TisxcGuA0b2rr1aQ7qmsNU4i+LCZaLv22i1AoslPEofXohhfaqAo2th
aPva4r22ZGhoVeFtqmTsX8DvgqE4/O0SISfEAnaQzAhdi096FSa8db9RsyEEKGrDPA62ZsqV3X35
goGso16R76dvyioSh1w/wsVjZdyzGVM7iIY0nL3Nwz2aRJPFy5FPA0MVU/EnxP1EFqFD6OuBE//r
VjXPYcthR+jAINesBdn2Szzf+qWKFZdMjI93uXE4CqpQQvRmiCrtVe0bpO7unV+hOTRw+CJydyNe
7G9wiuVkBr3PMUBo+WSbcftlT83zDFUH3tO1quW+1mahmUcqq/vodYGu5kBtp4/1stLaPEAFEZR2
UADEoGKq9EZC320OYnsSTosKYswc0wf012A9PYtCDa2MFlZrOStNawO8nSV3kwVL5BYQH1AIBEUb
I+EHNrFf11EcGRrnIe4IKtFV0Ozleg3G7F71QnlFVK6gsSPPiXmNV07aLTO7E55qmDKudh2HACy6
O1QKgIlYa1u6X0xJdJaokOZKDFb7vpDcg/Tv+r2fEX8TMBBZ/gaE+exaaO3RCh93hsgcKruIiOJc
hCgKaD8iASfpDEKXvo+9op+6FhtAeUGFbglBpTMwFZD+s/3nCeqlymSQYR0RRF9pTH3GVGptz1VZ
dVDhPQxBRFy6bsnfnOP40XvW/SfzxRguKPa//3+XYrFQaybSN9FD92DLz75gwbxiHKkJCKFbkiu9
Vx6Zlh97YmREFKZnEhmdCcdudkMDqIqh1U77y1Sje6yO9Ufr6l4vKnqyt6J81+svaqN4xLLKDdhF
aYVR1LBBgO/YBV3ct5Crx/trDQ19HO/cYw+J0dVYYsc9y/i07alFUQWJLLGLYA+PDogjaTaO5ExR
XILDsPhO9y+39xlv74luyD1gJFhPGKdZC+9UGW0neSDepNCc04g7yynYZdSi9yHi4uxNFhapUC0n
bKCSTxlQsc/yOqB5ifRdWVolC7c+w1vkE1NZhwwSeuJB2X/iFi7LMfOS1V7bgwsLxQOlSEy265CN
YxoHwdAGZk8FK45MNpvDJcbaMD+n7KrrRXq/3QfUBq4bBk1KSLEWaga52b82UcVEbkSZyY1MXcI+
MaC95chNj4PVYPQ7QG+Oppav02Ko96r71yLu0jav9NteUTKmPoAMFMTVwpmVSZfwUtbEViEl8wRS
pHXNjWrweKYQSvkTiU9w1wfVHf4mxG6C0xLcorwDfZuT59CPgz9sRlbNZX/gl6liw4HaFrpzqxrp
F3PUeyaDIMkmNClWCc0Njenw+XYVW2wTHT/DUmoBKBBgz3NRcV5Ym357kICKYVHANigB8QeB+rhJ
oUHRNDbLYMp07dDLKIK0dLzQXsWYV5Q/qXDlGyKXINSFTk/spdCeWCzSwOsoElXWOrTItL2/muRo
YIUhdEBjAjXj8NgmAXF1md+V+HYxTYqp/DuecVCd6i27PYiRrq8QuR7Hu54wF21tTWE3fzJA7pcZ
ILQknglObAdh0yWVNUFApHjuOhhCZCpxhjPHQBjbk+Ni8RHz4iIvqCEPM+zqmydiutFhhBLows5B
N5dvRnXXzH4qmcUn6FnQ67+6SaKs+M7Edk03A127c3KY7/1fmaKW5VTGdBGdhx/FaAvvZV/g5gDd
PVUBmWWNWlBQCB7ViLSeMt6AKa++d8kkRNMD4Fv5cFn/uGSRmLe7LW3x7FNCGUk4T84ngosSu4c5
1hQdVs6X2pxkW1fTpPRhSQRo/s1M7Z1KNYqECXGARWgl+oBuWuAZbfFDtt5oxlFJXRaltikJj4Lc
K04lhrzrlNVsZJhIx5YBaPukLeYgIfcLkSdn4F3XMiWiK64LsW9HyNEDLfG9E6Gez7Oj0ZzGryOW
T6TVm7bagRb+NmQOHHD0bWdckKqqyLvsTSrU+ZHdHGJbasuHDXy5/HoSIYUwgWl0rx+a7lBYs9LM
VDBNIVMJNk+UiNHHTFPa5hmpik6Ccrv/Kkjadmum8uY+0UoeIgiOkx9rHWOhBCsinkVOU7j2mD6W
+OspmYR8wP0qyMKPypPoK+9H0CPfaMejYsvvv9G87EhEUETPK86NeSI5QaFJ9BOT0PaynIGPTsNq
V1k+KKPFabJXKB8FkMTGmkrNfME1I3gUUJK6EbElRFev8J6ZiGcWSTRYte9p/zcot3o8okfAhfNz
53+3TRz/eLCgQgd5553dVtC0jI1xTQTGsm8JOhUVvbeEbwH9nUOXM6eWhXFnkpDmde0gfHtRlLFZ
KSgEjc6XsFhsG6eRRDV2OW7tA1Rz+M08Ji7rSzDx7FxraokQ1tZnaycU7dE4JC5euTiug2sbcg/B
4elPqg0zsHsQaLlp/csuqECF7oo3eo9s4G/ZTlvQVZVV7IKJjUvM350scrqp671qXFaV3c5AV24t
owwyYPBu7fKjy03K3x7xpIh/HFUSYOGgbTniUqfN8DzSCfMSp798qoL5fEE2KC/Y3dDVu3kjYJw9
HSY2egxrjhyYutPTng8bBEY8fdbftHfuF9Jfl8FzMvPpCQU5Is7Ni7ci8dTYjb6FPh7b9LVnpymY
bxylOZPQVh+bqVXi6tWCmzWnDswK7v6z1BDnhShthZgWvEQy0Ip9b+rk6lQw/itOEEGoGBS5fsGn
Z8kP+TTXpykjp1suWi4+lmRDzxXvlh6NBcmcfvfK+6UnVKZEMbOsXhagF0WmByO18fxhRalnHAxZ
TYEG/K3PN9ugv5rwqyBeXfBP5O35e0W9sSkTPEdjMp99Ad/RyS/wOMuZ08cOYMUp8mNOMmpfyJL1
zifn0DdwxyH8bnA3Rd4JZIszbpzzI8UazPKdqWY9ijtqCI5Zudx8qRgkvPmP0zplj8nUwi76hTOJ
mjFzYWxlF4iAZrS6lsgmaQw0Fw6cJpN6BTst14h5wLNJNUHK19KqPJurL4rpziP3Ae6a428jCPBH
Te1nYyQpxTxvsGUkWEYOjAqP9s7Jhb/pV+bdhG9UVzeoKEiEbkKTk+hJYWPUCrPCiUx3TfQpY0hT
YkbDS00UjmymWeA4UueeEo0pm6it2UnfbKviyxALBfXiuvW/MI7ly+WuUB9LYblamqYRq3p/ymy0
QFFVm/lt2fLjOo3AOgsKHRB0SFCR5VHofDIRrysL+aqUswg0YSWqBOYe2MCPcJY9kJ9y4sA0kc2i
FyU4ytS99GACMwU819wCyKkEyzVTe8D0Dmk3Gih5acIwCCGpOg7vwQe6mfS4Lg14oMkkIrmE5E3D
qW4WI2Q0dWzYUuShlK/EJwd8lBRzklsSbbJYUfLFPU1yEfJikditV7lfYfkqn+sxT7r1VruYRMKf
kBcqDkBAoXvIPMpKoyLCBrlAyUPvUWEtwIFSxWJa76C7AWAXBRPJ/pekbUkpV3HpW3W7xi4Y7Qqt
9Q93909xJIBx8Zhmxx6MSq9og/SIm26vhlbdybgagJfSloSpRy8mPcOcD4+r+ne1u54LVigdRITg
P8glp+QZxga2QcHYMakvmxul3GpwuV1Ybfl9R+pVVvvjfucOOdVNXx1XXBeYPcawtWcyRXDVJhIe
X3AabkwRracDwzKMUTxQgIrjSIMZ3WxN/DRLBiyXMMAvemV4vLLI9tQ2JnZ9JMc1/0pISwZ0WJIo
92Rev2msEhoO6dm67dvr2iITmNLjfBKvlctw4vypaRtnwUJXJtZgKMka6sJApvwqX2drnPCPYlO9
hKJSUuRU/sJZVsozvOAIP2TczLp5b6apMdjnRn6L1QTcVrO0of+cD9gqdXfjaOntzKI/MHBf9Hi+
WjynCf3+Zk0Bd254R2ooQwOHRIT/90bKpcbEu6AqlwTArIvxkCfST4d3hV5f0jqmwEG91sTRA9DM
GXP9BN4ZOEvjCWdWneEYpmoZDKm+usLU5kj5ZXVDDunP9vyNJ1BTArn++37i/pBjen0JivZi2/Oq
Tu5Cn8U709+NnBtlpgdgIE3vLVJeeqqv6EljJiGy64xG4//hcX/PSUlXYlN9gAempCyNHOGmQo0W
6gPlUAV0vL2czcTQXRBuNYKIdGngsuS3E4zkZLquMDmDS8ZNCEKA/46B/bvOpVIgHOERcYbpXLM7
Uf5ANCHjRtz+99S8J1QwfOvSyhfbX0NVC7Vhfa6xWyz6tAknsudz1BBix7x1W/rAk/V6l7x5C/Od
Aol0lMvya3kBFoS3VtqipeD4B61fS6S9rBAcKIqIsNiYK37yIBJYrhgUzD6hpCl7zAtXmgB6CNNP
pynVR0watwYwIdNp/Qpy7+Oz6K+SP0kCuaUJfr0KGceWe8sQPRvoq1/z+Qbd9oqA/UkGHWYeiYs9
uWiOBardswuoznx/1NHoYFGbAPN/z36sBT+WWLiT4+Uy2vx0OeTxPsOpwL4nyLqJEJ3uGYUawTXi
aa0t+2TMumjN6G+69EoLFg9h3ioQLLrhvcQbsolXBca7N3mK44GfFPFGCTUL8eo2NoU8I9nKDUNY
9DSe1g0fb5RdwI2CsRwfimRezVxiv49t0vrmSkVo8Il49BzWVPcGCo3BLXmcTAxwkrUF4xtYCzGk
KrkxUszo3a37EkQg5qmg1ghe8v9HAhhjmQOTvMTREnRyDDUXxQMWbLOVkhC6u54OzUIm5CIp5Onn
Toidd75TEHGmLhoHZIg4/2i71gu2+lTy7d8cR91uW9ZuJ9qUkw/+X0HclD3zQYwQNxULHV8BPHrE
RIIWSex1xEE9gkIiVW/2TyiJZGWn7rZ7figA+BGM7/nMtb/RqQWNrviEURu8nF07dlhAkLMQvLMj
+GIVKg93RpHJjwJYCip/Vj7rdj/G10uIk2eGzZLaJDYzRHRK68azETFjilpPUeJp2gaE7/1LrhfB
U0tJba5BppzZaRmDDvEdXRDdL0FekiLAyQTcPU8JxCqRf3z7u3zHK7p4jFfiY6w7U95Y+vV9qux8
hrj8oAq1LZJa1+r1dd3f7JxdcDHhnd1bsSqfacK9XdkhOQX72ZynEA+bIUqATHGsYMOckMN5kHV6
RoP5Nyimo/jJxsp0EZAC4VrNSnfbDx3RM9LkXI2CKuqW9LHVER7M4w2yjcOBoytO+61lIT2mpqkT
SXI863L4s6Pa6S6vUYVzFciCDkucdgO885NpkcYYFBn8A0ei+2vxumNOkNrZITA3nBhoqBm4AB9H
y2/yOz/nToxZcDDanr/H0wfhVBY6lkQ9G9WyFA4+O16Y9pr8suJ3W++urEiRkfpuUUnC57INBORT
R68mPWEBGcgEIGqw3eC3GuokWWkK3vsSdgV+cu6BLCXzZKgIDFmVeUcaPfp496/sRe8rhY+D0Tzo
niL00FxTI5t+z3lWYGVuC0DrhFHgMlYmqVOB3Ws3osydYNdAU6fVni/U8LubPvkSY1UjRHUenEWc
4BJQtRJuSuwaWYziH6W8HOmtlmkRXEyDwVwcVI64B+oih1dv9BAuf44j8Paik4R4QVBaZpsoqJww
fZYNQVMFopu5DcrtF0x4uvmXL7WSJm4u1xjyE4dGeTxZ0rUdII211fcWDd4MqKf4ij5uQwA7ZoZN
nqerVh14Z3qznjgXgYkrIuDd69f9EbTWD4kqUa5f6yx6riSnFqKzbp3UyNM9BGGcnyr7TtMrCMci
W39V6EoOvN0BPsNieCiCLJe8BLBAye4M657fpyrv/e36N+LZn5Br63oASl49r43RTAdZ6YrL6Fr8
Eyxw3hSVJa6wUUb9mAe05eFLA2U3Q8BpfcG4YfBQt9AZMfc4rmKMTvPZZr9CjRHAwcOBB0Ml3R3f
Tclvk7LTcbNlix2Y/IvA095ahNJk3kQamqen289pbGM3UVSIi3YUZiKkOxJlt3zofo+NJOGBGOnY
7TxP2TGW8JXIiQNJIK/f3b1/gd4rltaz6PifcsWq1mnamU3nbeeM51ah2WevXFqSt4CGsPqzUo+V
0zTGF1QgD6oNaTmZSIZJaXp5iZHV2GVlqGydZP11YnYDBFwHNxkN+9SJ0rFqA63y8J4rmHg2rMov
SJ+RMrvpeJveKrfhRjbCxMr1Ylx27bAq447uhBnQYUPn94c8fU0rV0WMpQuA0pRV44snyXaU21UJ
2ASc+1/Gbl5ZnFf/QQkLyyzv46lVv8aKSAIkTVtYYZMu34PTXXiad7UVdAcEjz5fQXjjx5mMxW2f
FHOUokNaCgqbT4ihfqNmypk2JdIp8BgUorIyLFKbRqIXnmL7tQU0h3/IVIiU9agm4P28wfnPXGXN
b50DGp80XKrr7bckajhg2KK17krE7/pZmMFBgTPGrlO+m26Y/44w5GhsUcbhEUt8SctVATBaroT9
VacPjRKC9vvdDt8FZTszcgxeOf33gGTXZr4B0GbINns/1r1NKCpOZ9EHl2B3MWgIysNbWyi0/G2X
+dwAPT47FA5dQ0HHspMgGIPNgjiULqHblhC9Nlov3fuPGA93RT06lYYNXqGpwJk4CUHdwaPXfGmm
Sv3dLXKcgnMvxI+Db0TGAigJ9pNJBTvOFN+10MY+fca9X+z7G4vxRRP0zUrST6VJXYHeGiJRPWaE
w9pOHPQxzDymHB9sbzGMbanBSiRNwahlWnXX1rjkDS6dJxS3KhfhodLr4os4iPkht6AeKFDGqXGw
bJyISlY2IPKjrhRSuCQl/Ax643kEBnJmWhRVaczph6QKbhUKV1pabnIyRpG6FMv8DmWScGcKvzaP
EJCWNtVcISrWMaBQtqvUcJU5SI5SnHateL0+4wqGOEih6oxB9qc7pZFwVXDR3rjGojgUIFmsg0kD
S5mWd0tTOC+iCYdsEb4izoaxZXrRV8iO5LrB+rj97ouzk1FSDGeOae4/9EVIeaFdds8i7czMnOpm
CYNUfzqNoGtEZkfrHNLi3TqrbLCA8TEtYYoNXb4UrA2gjUUp4NCtPbkTgWysTDVbhkhRTZg8u9+a
cKfPdZcPNZuvnegqL7lawkVrqgJn4jKWWtWxCNl2u/+LJC9Xqpbppd/ayLKTphRdKWSs2t2Icfcv
JS8AX6nCG68RNvwY2yvo8c6IV66Yx+FbKgG8l3B7R8zBDZS5cc4u3nrRFK54AJ/CEY47sQsUTtWm
jpSjRsLjpZZsoPiSfnUOOQ8Dip8f6VHMWQQqbbkLTP8l9bH3gQNmQNcvXHMw40S0fRst26f4k0AH
op6ogxq2gxxIq6VRrGnCUYoPn9VLBPLflCoKca5jXmeh82G4tsv36MC2oLr0vbh527GQdNuVN/F8
eX/BxDcGx4ORJxlpK4OufT+I71haQhtPzOmzyMm+IdJCucXZAI3jp3tpQlgLkSXlYN9CiR1AU2Lz
/bp3uvsEWXLk5kjoBLeoOlJCKHVyzubmfVxEXUke4y3YrTMP/QzXS4OXbyiqW8lmlY6ZzxVQ4YS+
pPHs+FtaKIb0WdJ/CrEgcZz6CLauUoIoFOu8EP1TugXXRj/Ve1X1q62Pzhm3jgolb3kOZG072IPy
okfaShXA73P3SRBdS5sJ8hAPQCXLrRfhZamJsu5MaCivbhRfC+X0wKeBhLgpsbtHv6lrYPXrU6dF
R7SLy1nfBRtfsHTikkEw+KnbT4a9SBjj14FIVxbZmSOCyv8a9dP56fUXn8CTG03jirpAmXAwjSgm
RwnjiO4vGXxKNdWE7yaXo/Yq6dDkCvYvkKGim1cIYrnWBNBmMX/CO81ahe9LSVYzHdXS/n1ZdSNl
l0vRS8fc/G9GLArCeAeTkrFctngF+P/DbN1YsSsA3dIx9pmAvK6w+okbD2MNAeEDTGeKIablzvnQ
puidXV5tx/ChnJvTbvcfAQHTD2zPRGTX33orbdsES99xPHgIxr1IM+CtED7IjnsPiGbQq/vXWVGs
XU9eKWgSDVALxGw9tsqMn26/xaTL7Qv7N+Q/+Vlv4YUXK5p+XJtkAgaNPF+IIUPiGCNB5Nu8uUlA
5W1pEm+JRT7vN8xtqZ43+YdpeQgFoTyT/Nj6tC9xn6oPdQH4Ep5oH1wv4w/4XMhaS3cwnSyTMhDA
FjzdCdSmt0iXvoc57jyyM3SrHl1wL2zUQtwmFmK71U18Vqf98GOERCW95+/fgx2UoST2ioQ4WjYK
EguJ9QBalcMMN1qvLOVjYrQzkkN+Y4OdQzOPErkU9OFdkSnLaAcs8C9rRy3Bjll6VboakXmG9Smx
08hXzt/Q9e3P41T72IA/H+TxmUp5v6Pdv73j1RbFJzlf71gQBcpCwx4NyqhEj/sjrubcO00yKwXV
ZHmAci0/gHew0R83Hs8pYW9lporcf76pvVNQU04MyhyRoAtTfJiq9i1CdVdh2QgamS2+le6Cc1gQ
N2M0bP/a0M3xKozPmQ+2pMkTRW12FnPxl9g7dFefKGyhtOMJ2iAUVSg9MlevDjYjdJbCiyATbQO/
OpJ3UmBqU/kuRN0y45wU/l/e5LdoYUS5VXtfeRAXasp756FQ+OGJIw9aJR3EXI6PaXeVWSVqt99G
nthNFBrxpYCyfGXhJG1DbH80es9oVmm/J2XeeK1jAYL9UbyZD/9AUoqNWncT2JN2mlzFeqNqH9FC
CD2W82qNNGArTLFMraVfKVLdBnrmwrHzy/Gpef0aMcnIUqnFCK17Fq5MM93jzORVyDxM1r1w4dpY
iRNqDS78CS858Rtq9zKyOB80iaCmYIW8SFMLhLfx8I9sFV9kyVUc1xvOJ9Y1z4aTDRRyypHdZPc4
AHPW7nosy6TgZr/KCXw/gOZG2Gu6PfDD2Y/f+P7kZlt8Lf9rrtcncLpcTITLWdV8kojpf6dOnO+u
Sb41cCz9SRVUBdtCequNtff35VBIzop35qIENEzlxfd8Ag79DauZMhurMQoc62b9euQBf7xwFrMW
HJ7+ey/cDlzOnTPiwt4GLASabT9oUc0Q/LGsZBviEFwEkpbcYCZ0wYnxJYl2orwjm6sD7mbAgAyB
uiKXdv8jqF2xugUW/w28+F8NQC/Rs+YDbt0DldEGpaTTrRIf1IoAwGx2n8fHV+tjZPkjHuwZfGg+
P1C/fk+7KG1vmsuEIUtuqq9nYiSHMgFw13eM8udRNuBz7BLFs9jkKs4cazxVKGfujkvM/qKB3cIk
tu+m0iLnp7Tb2wWKPW/YyWNiG38p9Ue9TND0mcWeE0eG0iGIdyVY6YOTr9UtcT1KGBMx1X8BmlYz
jOufqv4d0pmL5LXP7q2hLN7yklpYQiWn6xiBWShTTurQmnS9BtKO8EYEs2vcb1mr+rxmbuzsuwLc
JhV0SvWU1AS7eN7/1kIsFWccRMhs98stOUbQG3CsU9FTPHMRf/tzYJR6kbcxhMy2QjBndgqP0X55
4JuI9Am3k6Np6IK+1mIOL4wOUFlEYpXmOMNkhqznbVkWJfyGSHneAhrS9YF4fNZ/UmcrRsWfN/SN
kN/0CI3W083CjrqcLazcO6TBf0LphOAPMq12rDf3i1SKYG3KWIgrnKBZr9getehvfqbbgyiH2Tye
lXppJtMMJTpEvlfPvk1qGQkd4W8WlJc7wnQZ4N7RdlbjSS1bP8gabnLaNfELrsb/KKs4vHgZgXpb
n0O61momhLEpgkOmpvAxOiJqL3rd4lB1BM5W8aiGsWzmGBXoVLYXvdWpJu2kXoRQ48WX6UBN1EXB
qixMbS9k958BPQ4SVTA6PWTbwDT+mn+r38e/SKr8uFPCNESoJH3hYdOLfXB0pusKNgdUl+VNrLpY
SmaWclVk4njZXlud87JP8yV+s/3KNn0TLkOLToQ5PHzpse3AoUybv3YuK0ReZUuxMzDamnzKGP5G
9FDkNuBLm0QXZdD/HZee7n8PTjGT0pDjo1o/O9x3XLAjflwiPx0h696ym1B6tJVPW6MjomRbQlzY
vGr8bP2aWCvPcwcc2WQnND2ua8y1SECOj7DENkct4ITx156R//wyl7xU6N94OfePJM8a+Ph0tWA+
u1yyisL3gUuegbo08PatI5PozDvzQ4yc/U3sUJE1TwWm8cLjC0nKy2nTwFOmmR2K3nAFZ7Rp0G0h
TvSYLCiC4zHRwcFhIVlL6GZqsCQIRdcQUQ/5llURQttvboGKUYrgCCwt1BDsFkDLelX6hklUYE9p
J8nESfwno0lp1f2L2q3dL2qi/ygVJ/002cROjQ/WkEdlQ+UgI8dToK8loFpObKDbWuakr41KG6b3
9yyWDop1jB7Mb+2beaqU9m3K3C+rnqYlXnaEMn3SxjgiOwqvrYtRJ+D1Q0uJQSTG2Pc4I5EXx8+r
pWlScS82o0yWrRjK3Bv/6DXdgswnF5eBgO/rH5fnxZYFE4OZQqWkl/xyM+0H+WUUxOOX/iaQvOKM
1eZq6b95xmFgQzgndmYqvPFjuOg/l1G674xMatr4Tc9gAUffKFm0RSAfMU/eHgR8KgTOyIcGZGtc
XhUX8J9UEkdkGIJ7nnj5lbO3PW5ooAzPDH6nFzXLwMOU84S0XHZIGMmo+YvUulN4/AW/zS9h5sDx
zy6h7PARXSVgDWm/Q3EFwHf/GVtYJOqkbdLXrVtDZvq27SOfZNv1YJ3t5czrkkEhioYVIABcjPbV
odVAjFYWYHJKtHLo5+KXh+kYlt02Sqf2eh7PNLDvI685NrulttRseyaKj4obWQANiEYQj6v6QRdl
bzRDg9D4TWAFxbhnsbVSGRc/GkR4wg9rJWSYMWEuu+ckUVHn//s3bPpJ/SSlsIbEBHr+OiVUuBq9
53qhS83P1KrlpK487iN2feDAAjLCI1A6YqYKWsICAu2fOQpcy2QGP2b/xYaMSv3I6rwbsQHKReBw
HE78gDn8QYk3Aqu1rWKcndbad/uOvcRW0JRoY3+SNjyaUoXF+HLEozd1ygb0cIrbhVdPHasBEvaw
UJVqyHDrUPP4h8cax8fKI5TXaR5Js91VKhWB7Wue6nAFNLN2Ypv4M27xgwArJQMOygrq/KST8Mep
s2hs6yT2iSPdeKecvDbmPL7FZ1Yf8fR6iiix+n4lTAvAXhXY0CaXe95SZtDiFiVX0X+CMaofda4k
bYKmVJhJexR2wt843GM9GfS2r7zdJObIi9A4IfIiFCrURzctGJZyBWEFPcW2dryWCJSTPJgPTrtd
YXYZl7TAHc/qLwLx++AmKFx8zschAiUO2dZ843TceynODC2tVnY89t0e6+yostbEKrKWTifiooco
IK0J+g6c/tADPR4jDbha6MzOfJo+jAxJTn/BxrF7ljzQuyOwxP+X11qLhZt8SHuosdhYGo1rY8zT
YhdXC87xOkjOxS4DSI/GDxlkuaujrgRA0GusA1GwC1wFj99EUUfiO9REhFck33pUlREIUXtL1p2/
Vf0y6lhXGknNZGX3VlqFZ/sAV9YnJkd5j6CaCVllIT8ZBTcaaASBI/kQcXJEl36/aBIl7zUozSCK
KIvM8LRtjUvF8N5ICpVKm3357MhCqKqi+6srB7DTciPKUt9uNJ/gxXIZY2eUpb20ZRdV5qPkOFvO
IhjkCpTzM4blOFTWzWKrljjvNbSMHM3ZBP++C9IpHGWmRhnzMtc8M33K+DpVagN6djw2zAB6wSgF
Vn1uww2HDUgmTo7GDfQ5J6S/vIDPGGauA6fjSCZALJeIouMZ6IWKCm4hF5zAm7oi0NDWZkVdQx7D
Qgmx35PzdL7pv1rj8RgCsCpmdiSbacrMbsurr7017skl8p2JjjK+2XUthFAJBMEDV8xskdjYzt7+
mVqw2dBelWsdZgr1iTlpAUSGDw7Db0kPQdL+XMn+/BphyCuoCnwG25JhLzMPkSIItgzYXoTzKJbp
/Tvt652F38VnFiRt2v+GKyLOqH7Lphs99VpvGrUyEGNDh//uRcFw5sbyq/Lq33AZREblITmzFoYv
q0yxu3cP5EPE3qamLQBbY1ab8SQBjgnGD2fEJfEaIa4/SYYE9/8I2DgDDKdHgQgavHSGTv1p/S7w
9j+MsFMj0CmA1X2iG+s6sLY80Lt3oXFAKhBA2QguCuNniy44lyviKtW9o52iIsVTmPjOqXHgn9TA
25xvc4pPytLoMITjuU0V7QdsDu/KSrVKfnIBPRDMOp92QaCLXmxfT3rusTIW9LgvWSUv+beQnMJh
vUgP1Gbheb6bUT0XK/ZEqxudi+pqtiuBfusT1LDf+jcqQZewB3PC7QW6fkBRNV1w9eig5NU7BjoH
/RSJpRgc07q2u/Hxh4eX8xszOaNCRzPyHsOvsZ8gU3D9qAe1V2bZvPq3fZfZ0+c0paYY5oTM1G+U
CqsLxMGVh0NzOFp1EWDW6KsR9I498GB2dAM2ajuNaLjG+iTGrPW0gW94KMhU/huKy3PYXmuR4ggd
6aecjB9U4dcuyOEQSffFMQNQ7TMPPUfjPmL6W5+bKydnm342iTgDBOIO619YMOUJzzuy7teKVRU0
84Wn0mUJ8DZm25f6GNhBDb7GfAOhmxfbD8vEMrYC0WMPvHQF4qp0gJSf2Jh4k4kyERTFpwlzHR6b
cGjWpaWmq6U9WoGI7uCRxYhy5iNvjEJv0x6sCysPMKv7gwzaawtkdQShDOGBVb/Wo7srZ2q82bxL
pRS+Y5B2aT+5Z729/AkJMeSqvJkQgVhfZZuJceHpAMDEr2V/uWn53LcFKMf6dTg2kO1o2G2fca9G
yuSN3fV8BrB83MUxHQy/jrmzKMgOS6VNwZAFqZ6F6BOcs+X5gybs2GLhfUmskWWqEkL3oAfzXAAh
sYUqkGMC3SzDUxAxsiwTL9TxTsbOMUMe9TXegfBwSCeDCjh3fqTuP7CXQusHjXwNNE5QAg6aEO1/
IF3qZOYI42oIylPJTfBNT+U44B1rq6qNTTClojPXr+YlEHiEeT07kpkMFDeApu9EeuFiDG+90soo
2h3ICh09Ei8klCHE5l7biAd4uazEl7ZSwtLcM7F9nFQVBaMNu/xqxsL3qkGTjYPVkch3NMTwpC+V
b5wcdAcULf9fWdeBgb38RqCH1/vSALASX/bFnR3CdmqLyaPQiiPZH8cuu0SX9qV7eHVHE76srXv/
GUAShhcOPDpRhUyMUiqLJl7vffqi9XeF43tMtXhRKaqYBQKyBBRelphYD/l4uUVqSszJpDTjTLMz
CBHslxBH+qT4+n5AtSvE8dXlDHbDVkWuwFZhVx07dfmToXlyF5isTdpDcJLh/Pm6x2CX+zgYcBKZ
ydYBWEz959ZFFhhhaxJ0+143qflZ2h4dk6v/r3aPdjzCw3R4QPJ8PPkjHZe8oxrac+2Yj4OVFrze
BD43l420nBeEFyD1cFQbgKchYt07gXA4lCr1/+EG14JNAG0b14nwUjGPKXFk/VBEWr+Bszmv1Wzv
9DGRMvR983+srs3ZJZ7NyJVuQR2qAT3GUtvbAWiMaEfACGOjYIwJAx56R/o1cFmZzWzu0PMZPasR
pgM71+ZItgnYd82lMiPGxb1DG26WpbvxqhZ4wj0TuqgweQwhq642QMgDutoHzcae9P4xq4ybM5pP
lwwgiBeYXWhyxtAiXAj3UYDgxP0ZU+LgQ11t6uJsYlHNUhpawiy98sB8geKSYOhnUALveKOaMsN9
qn+xLkiQGZXhBqG9x8CV06OS77qzSVUNPti+2bTlpOLicQG3SGm6mluJ+c4LbtrFQ81MiEGtqHJ7
tX1EipTJMLOpSbYLYP2kF9XOcoPvqNCNiICffSvTF39+J1NLxWzusPwkcIATHb+nkU0C3UPHnBIZ
8SDxW17byvbbWVL/9W2jrKmvuM8P+JUGsDmkbZm0YaYOpRkVi+4RsYGppbG5NrmR0JJvMhQyZpvV
ZNNxZCz5jxcLv4K0tHTAaEdVY3f/hfR650dO/sUu3drpbIeiMpg10umhmM9BvWHFlrGVEjV080F5
PJPhOx5izOdZ16rr79oH9lClzwcCdbInWWTt0/bkhA5bv7ZqPeDNEa1ZUAKs5bk3R5PPejN9p5mt
doOGX/0FsrMMTWKiAp4Un5tM3vXHUsWjTWMbBuHJhTipzVL7IPXQ1l0jUFQWHdOWiHhMASdvpJc8
E8y1aH4Psg+penvvQbXKY69MlpyvaHSzqA8JRPDJsv45KEtNwBHFwF/XzWlP/YzoucVy3YIoXk91
ApVIhoZ8tDbbtmp/WbF68SzGG+KgHfHlrvg2TsrTZr+kn+fNdf95UaxMo8675jiGq3hPoTDtxUY5
sJI3w+z4ruM71/O6+ONAGYVzSFzsYlOV3mqpgcxLcbqTRY9ii1eerLkSWSeQpXiJP1b9OF3ZBe91
O5iB3Tuw8WB4gnlgFYnt9Enphr9Dc0LT8zCjGB+43PFReUAKrblhk3sOrJRqebuY79XdiwPh79jT
0jhvO5iCg4G0AlXzy0PlbaxgOzNtWp0sJLt2IHFK6AnvY0FoC2cp62/jOCsZXtcO0TGnvbCMtUEC
u2qog6+0f7GijBCjfeqJqkcC6RjbAuvha2SC5SOEtoqIIzh8pBPnlJNJBVS7A3lilvRhBdvz8nzp
qmbr55W2f2NjvvPzXbaf9ZBikbovW/+0Atw1v2n8QkvFK5xPUqeayqMf5XB/gA183LJX6iLKCQm5
VC6Wtw64asCma77yS8x/PeHzw4k+8Bl2AeEJHLZIn9q6Gs3qlHblUYGWjbQSlrReJ1jdehxW351Q
alPd3RjkPAXSxK1RHFQOKteUgIumjgYjZU7YXc0KEg1Rdno3z9ICu6nv3hRQcoLkjBHDB//0tzVM
5kJiKR7s5pl/07OPwSYFoSe/Qb0wNMDCNxTCddLpl+MumuptSbQKGShyroybDmyUZBxh3mQh4wwn
2IuTQGf7yRMlrUWVzfTscLSiqvYeOGkGCW3Kg4IyC1eFco9gS8/1ZdQGg89px38p6x8u69IVqnsi
BzR4nPaeepZplXSxti5caS0rUz2KF3xwm5d+MItN72psma72SH7VLJWKv0JL+WRyHmCEOzhdQETk
f68/QIZKiDWGMQHBWdpscnzqd7LbYsnUW2XftKw8Z4SKB00CyTD8sv7FkonbxiPoLylNlkE6LMlv
SWiW9LlyRbSF+2Qe3npOQAAgMjSggHAv7VOKeVf5tr2SoO1Hb7uESqxkvR+WHasVqmBLttnEbjOP
QuufAp3p7tW6eBLlNCAN4I7NSkp7uK/GM5pkrlmmDL//DCcvx37ZUj9CQaVmvrosMMkDIC566vd1
O4P54LyK9wYgNa3dgv/kzKz8oQ0QK78HI34d6Y5gbEIZ47Ll5VBDeqMRmcxKzd6u6QWXlDSBjsQ1
INRfxqE7lBf7EPEsxOgs5YpZnBOeOFXkdHf2Pm5dUjw1BHmskF9FpzSysuQ6FOlWlwL+SAdyaBwv
HgIL2HmShvfrJy1i9FTK4xd45ifdBpDW9k3ad/x6crBnzbNLMTUwzxBqbBnxn0KB04xAh3y2PVf/
BMyOCoVhwK+PICRfElCMizyvVoz2+iiriv0epK0ad4mgRSDkea3csQWCKOB/gYdHv/OTwJw5SWCR
CdzpC5AZ7fMV98eNpivUKCd6IMfEzKgrYjq04u9Og+i6tynFQ+O9/z3oLrqZ7SWn/baNVUrNhXO3
1oDU8M+MPUEoKV3V3dHthUEP2fIzu/m/kMMyPqp1mBwNpIqb5FDDs05owZsbHItwo4YkL+eeocpk
e4FllKQy35TKBlaO7NrZXU++UD8ThzkPX9wJHtLjGixH+mIJhXpYNIkGWvW3Ijxyzz4kcStZlvtN
fjNku/YQFqCZ/xBPG2SGZacqjWMZ+KD4TyjRj3vHTtsOtALAgLmHRU5Z3ET+Ad4D6rw8u4KAKHq4
E+IlloFjUFvuv2moW1xqUUGazJGAK/wd7BYIs6V3VhQG3wUcLxzJYAO8paMdkHt8h3WYDF7b49pU
4JaMRR8Y16RwIxv5JuicU62v03rPnQIkWYyODsiDS4dntvz/TpmmyABseg36mcbrW5jRsXPdExet
QQo2JKo5N3cDrBtl7ZYeNZ1Ix71rMdCCtOCPmOmyRuRQczys962tKPtRU5e7tybiRlcExUpFwAb6
GrVyV1ARKxpkBuzk90F2stW/qakHbamV2HZqnRL7ZtZrnzBr2O/0WQMFsoMDcDgfOYMRiewBCCd8
e5L002EFdn+rsJrK4Yxrs39mtk8hq/c/jmj7ujsLgOzdl5C2syp5tokPWXY4A6YKlFZzT6YIOuI8
45FCME+nvOTRuCNsi8LaynypH+7Ei62bzSNScfe0HFq2ty7KffX0QuGvDrFw8ehDnvyJT2IdxL3Y
TzEo7bZz8rsCLiroNwQtNX7rHVdY7cvmU8mydSmyfF9vm58bUt25b//4+m1NjyckakjRBj+5UMBf
v4UZyU828dXCrdM7Dh69pwVVGqUWCxWuyGj26X+07fhpjo+KJ/SigiLEkfMi/0B6DLlhaX9/m0ZF
jO60a6NISxHWFL3qAjycG2cZHx1bSDRgDNjrXzGcO49iNseswaYSYmR5RBQZH2JBHkL+ekQ7tIe2
xHHTwYrD7LSc98nL8J137yX5UKqy/0+0J7JxOtP8Ysis64EZEMuOQu9xl+rVkZ0wInMDFnz/Z+hK
ITsWKC9ag77GeMJEF+U9BZJukzrhY16w+eiSmEd8V2SPHLPvTAYexRrAk5nbhE5JUyHtk5D1HlH1
OPfuwY3X8LVWHkvxboCZMtxIDEdKUszKI9roPimvM5n+Cew3A5nnrJ9zjyw8uKkBYe6+VhtRXkAR
EfOKBvd2+sx0ncGrg+dSbmSYHCTteCK4RCIm2NAP03LbBtt6Mdr6hcY35bwoWeXve+F6N0eZMbzA
utNmkOZOTQZaXb31eOzjfEeX+gVhvgfdI9beSyWn8BTKJM48rSYUQ1QWawmWOlezPzMkU3jV+Vls
oK8VlOWtIes4oyLuRBwBFwA92OSxta5T5omq8jvOgWo1r1QIEbdH9u9TNyD9hwX93j+PfY5zgqsf
PfIcAXF5V10uNAUO/mR9pQUkmuWjTxHfvcuKiZxBAtfQwvCgurBU/S1Y2o0qhB1JxaTj5+e4iiZU
9RviES+g7IdegWWeMwsAlZMXxbpuRWHSUGdiFOdKK2IWRxx+wTvzP8nvJqpfrnAl4fWjrJWEJFN+
I/JNIvC078vsww2tAhnJ4v3WPYO2sBkVlZYq33xUiDf7OTCGM8ArJK6dSmMUEmD7TPFaw/jZHxmD
1PlHKY4QVOPrXbTjgpgUiY9TLGwf0GFNkUBVKCOdXV+i6/07G9MQSpv5M00vQN7wmH8rfSJfBCgd
Of4VU5FTGZA58c6ynDNW+xm2YANobciMlwu4SQsc/ywLHoQcDl2lEOUnHlr9u0fIctQfukdExUXr
rz9841F42SzpnGamnOQhlJkYeTBvnev5GL0icIm66Xcz+dnRcMulrsnjj856NJ5EqFjYL3kPbtFG
5HjQg85tiL59L89PZc5ZzksOHCP1py6Mi/gswMpvsrVWTTg4I4ptOZnVKWOEUgKuFqQTFKW1ZGIk
NA+JB5ZCHCu1KrUwfSYZDYW76wIAjvBmJ2VCb2UYv5epssYiHpafDYYMfLBA49rcmeQc/SI0JGHi
3Zz/VPhq0A1c48gaJYllefBhhHY1Ca86bVcKS7vdOrTShZMkw8XpMhetTNm1Z07WlQRm5Y7rwkkP
I9CUxuAR3wQz7z4rOihUCWy5+tU/volVJ3RpG4z0ejoNz0qukKvjbWK64MenJW+Hwx9Z0cEnkrMZ
8jtI7tPqO4XmaxeNI1KH1oAy6hr5qCp4jfxyOGKLh0WOia7ZRWR0/DTcmyI9Ozg4eBxJPHwkrze5
tOkSRbxpAKUqela62BPX9+wqpgVW4kK5RZg7Zng8jh2Wf1mu1pVRmhrhuGN/z2AbIumLhIMRMVYf
7cn+4RzyfkN/39pxuev0YTKg0OlyCEQRgPNv7cfkWWAh64rqLH4Mh8XLit/WagBdWQFdrS5cYo3/
rGXHrA7i1kVnJq68qRccT+cdr/vLYG/rlojdNLIrhZ4Tv7DOmVwG5Cg+U7p+b0vgwESdHt7QV65X
QAXngPO84pZ8t+IvZZxo7RQxrovhWQZzRk8/WLtZOgPMlm/kMETRrY+uSQ+5tP3I3T5+sgC8UmP8
6ReVFHLXdSNoPG7COWrG72q+/WrAAVdY8qXQMmE3J394MrJ4AKyZnzDj1pCksyggHJraB9fYifIA
KnIonFT7HOw26yjZ9O2Sj1bPMneCsBKhx0M7QEkVMwLlp69a5GOUUlSwUbTW9ZFHk8bvuMsPZNzL
UGWgw8aTjH5nBZQ71PBWC/G3bNQNvuaI2mzddy5F4C5N+IOqeWHiE0+MDGd1sx6D6n22H0XXBZfI
w2PVqgviPKxABTslEzZr3CsaZDne1vAj8FND+8CR4cEDBZ+HHiFe3iXs2q/Y2JaD27zpV8oYDi5j
wPuXrxI5Y3XYUdxdDEMToQA9dkmI6eEq+Hl/joRjPmd72aDgiVrN12rtFTBzVQi2IXen8FWgx4QF
wLKlfxSr9w3zZ/MmPtOw5wfltzKPxPSsm0zdM7JlljOIBkYur6yL+m12KDnF44glyjEBcm9eUomn
Gl0da1PWuc4dJuGcGWIkiOcSOrNMdCME7YoTuq72kW2nAWNRLbC8Q+8FUILwm/GfGmQSb6oMGTOa
KchiQyinI2xTl5AMOjwLmm7p6YBM5eAA4B24u8oehBWOvdf79VQ0h99c32WnRgQkJqmqsOFZIRGG
PWqizE9zmLwA79p42MBn5K/epikKsawp0VKluBGHgE/LwpWxPToF9z+XgE/TKM0WWyfVOpTU07G+
A7oe5SIhrY8+eJA+iGcGuYOKpza7hCaWwEJpEBntyyiW+m2l+wNmkJNAxhm+O118y4Y9n34YU11B
kRG97e+pMfOgLM2xgUaO8njhw2l6jz9bQpXbjpg01oS/iu1h5HSO8KWBDsS2AYapiuxkl+3nLPaf
oIDw0jj0ey6P8F7DRHm0mZyvy4ur0hZ7OmuKyVCJl2hBNr4mPeobjXFXiQ3F8Tzw/4i2kvK/5Z7E
iLmhn4Eg/14LM5cKoZeVzkxV+kYlVcrIKV/IeR/Zu7pnCBwiWl2CVMl5u0xTPfvxCpjO/FTD/vL5
2MDmYi4cqmNlU7i78kY/211lhCBvFTCPLPmdv8T4kQ758qKS5SkPvd5iyHQD3YZ341r7DyZGgKUu
T/pQ6+sWj6DVTfZ/qWf53MQm2aeN7hHeX4/8VenNBkM8C9eKldAIZNTPAnB0++/XWM9Qunk3AosX
15piaKl2SfcRCAtpJD4LlXyUHIfEKtqgAgWV73zMXJcbFPxsATdKLVC8pgBL7Mq1hAIuofevbrid
1oFMEV1JxJ8SNMz7tEZ05iHUMFWnScdYFKQNwZQoB2Dm+VSCRgRGCpHXzGmBGVHmIrZD/VXi/EIK
6ygtXIfYf+wDVfRXt4dh3MSXeA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 162496)
`protect data_block
CStkFt0FCTk/3vKDvfVtVqb8mDater2LSGDwUYryeknsVTzUM0XymaUweokKbLLSBlpR2dfJw4r4
umR9HGXWyjiPbc4SnQLDSETluA6hjsAsFWa01KY+sauoGc5mO/dLMhapro+jZSm79DxbehfYqXyo
X2AZzDzyoYYRRPOc4uHHHHxbMTl7ALlhdpjR77wm+8llcBHxhWFxLrbrU/z3v3NZePUufkp8WVZS
mNGTIqeb7nEVKtzdI8CpYH8ibiMvqv8sEf2PfdL+m6Ixe2blQ8EAXTKP6Ybz/mng12X/bYs66ZGP
FIDIlsJ58bPhyScZA4FGERYuc69/kdemiH55V+9HGrgNMk7mgOPZc0eNQKlnDG7wPLtkWyO12ixU
ERN8lJQNnn/Y5XJIagIDOcXXo0WjnyuATsFyXxsEZJvr8yiuVVVMyLhFtWF+0REB67BOONMHVjOX
BhsbzCzcPwdQzIB5LCuNO/QhMH08aihzEZCIIG90wZwrdxhDiKMAGypna0CedFpUMRjHG9XSuQ+7
HIQBT0VRmKju601D6sBfHzOU5b0YB4GPQDpvTb0Uf8y/U4E2vIpE3wIEgqd+b4c6dRGJHFSzPGDd
VP4LYX3r5sPiwuqrXkNZALJbZjl0pPy/oDCC02xyGyL+ytlbAPWfEq/SfDMdVYS0eLhXuYfNz16k
7MR9EqlA+iyG0MzvA2GRob0N3W+dgbxXMVQxiMQGQcxEQPmP3oaTpD9JCoUN7dOAKvt3qKhaTiHS
u4DF/dEhI2cRaKtUPH2EHQv7SIUEyqsnmBgwnfoiS4pzrcpl5bsmNWUYsfR6pBJSh9gnj75L1LUR
/s6UWxJWbOCkZtu5HMGhRJD9eb5s8px1dRPhV78Qpe0i0zPsDTZYEaftOkU8mmL4SDHmz0WivKpz
iCnZmGeNi9dKJQ1VOSr3DE+rkIVrES6yJkK6cmWDQZaPe2h23+R7GNzd09Y7rxgWkasxjZjQzBnJ
aOapfBxXoumBnuUfjUhJcNvplujE12CkcIC2XMko03/ejkt6ARWVJBNKT7bJPHOGZwkMNMqMnXtK
Fl36upFQIyg3Ydp8ZYAvXxhzHGWRUnvsGSG3WxULxsKTNi7SXoSdovB++EaYYwf/d49VFk3YdZCi
H8swTS5jt23L4jDTcl5U1IMoUCeTgoWMRqlyxIgkCj5tY7KrG+EiR0a1P3r+gIzK0GB8Bm09eAgn
zN2HR9+JZLdhFXOATibLwMd6NfwMwJ5+L+wT4bzi8LE/iz87FKsAJYHDSbYbg7JGl2Eot65+irbi
+ogHXoWb8QuwBfgxU/JXHEbg6x7LnBXpjuHBaCmvUseR9ZD3oHAmmlLksfHCa0fZQ9h/Nffap48M
CRW7TDgctVa9wWKHCPW0yPNlDMcarfbDiJaq2iByV5z9b/CcRgsLZF+wlFiUBctInsqGmoSR2Tk7
3R7aXpcl9jtgNkwgNZb/oEeRCfXSBJZO+mZfZhQAbYCZE0tcJ5m6Q9jpnVjOfHUl1OqlNCuH3zZ8
roafOpDIbnV7ySH0l9LQm5OHZJsZ1JHsNZLv97LwW5SbXZ/Qds0TeE8zbODb/rL9bznlVAeHShdl
VyZwOEwzeYvMgza3IziGHt6ZXUC2i9xkoIkPMmz3XmApQR2ZZA3hx5x0CZunwup8A5Cu4lA67TI+
9EGVnq39H7iAdR0kqNMg4TmAY5jBdxM4hJNmL7fFiT/morG78hYuU7vAtuTSa8CRc2KPu11VH2+h
R75JTN6q+UWUARPyDP0nv17HinUv7/cBZwZzx/8+yMqB/eEYN4K72QrI9m4NCVkcQFsuMD5+l4eh
eUD9GwNLi+w+ka04kreDRpnbyi88CoUKfhviBLcI43h+7UhVwxxGiebn9iPZU86WT1uwi71+8ZCp
21hT+tkxDLoMYhYnKRTKvzhsHWOr31I70tY5uLZp8Qf6+gQAhwEKEveD2IexhFHYVMwVrM+EImAQ
P4wvTdAg+TWkwtgiXBZ6vYUgtNbi0CJjaaHdIAQv4+e+a7l35zYYp22nUuctPg+kGc5ZO5frUaFC
QrevW9PiXmsooj0lOkC+9eWP9k3YW+G0nAGrrECsWPFKvMKJ7k97p/2XN8DKB4xT1pwnmu1F0Lop
KhB3jUXvBtRf7TkJdDA1WIKd3jEpQEX5K0MAOyBwqRi0+2RIIDdCEItJAettrkqgz/cSNZQpxuFx
R91rq+LQyRmfCRPpgot7sMDVoez/luVeAdRbsib5ZWpkWW0Xq+rPYDTel4CmIMujK60c357QQb7g
mLv8f/qQCfmfr59Pgv40bYN6tW+eeSQ7JB0jjvoDLfg7sg2+0VHdXirvgdyWgmTfSB20rBEBgdBA
S9Z6aWbV1B6jU/hrquKWmwEey3FXoG11m0Zw/c01LPYzK9r2hwZT8Jizq43v2Vwc+uORWqz+zZ27
cGMQ5RMTx/wkvrKjBYAX/voXzyFZD414wV1+DRlJ+Lm0LbJCf6iX3Q86h+RPca70hK6PvVNqQk69
VwhTFYiQBjcOukkS81gnJLz3P3kxrXfe2Jbm+CR+kbANLHABus6EgKVgmGW52o+Nbml7VdvmZXQv
cWYAbEwGIH+lVDakw74tUnBKNAuCMASHoQ8H5OdmhIrxfbBrWb6pVhfhj78LVNu7lXNftlLHEqwQ
JxNn3GTujxLjjzYGVmXi5YDqqhPnjQFWdDobdS4DAyNB/q7rcKPgQKBoQnQnEH1VyxSygi4KK/R5
cMru9yrUyu9yoeLIIEruti13qFVyUujnlfasEREs9kS1THBB4zVnI1v5/ce8xx2L6J54pYCcEoXq
RtVbfXYKxguf8O5wchiCf0h4NYBELzvXacVg2bUoGhqlM7rlM2kjSH2frbMB2HRbpKPUmeQTrGE0
BP9TyIe3rB9FcbX7yTZg6jQKUZ5q30MSOXxJ7HXYssGlqAhpBEoVze+OclDUiImk4uLvAGTI81dK
S6OvIfk8i9idUJVJVmZdDP/kN1QRYqymgsy6L3zh3WpmN0quyDzUXUz8pGc4VeVDk5/OXYw99l3f
ppaZSC5wUvMvwvIrzGlU/rJlLsLzeWg/GR3bzQMflGkBVlGO55sknXRGdjHPyt88LPFqo584fTcE
gR8xtUVzDJe3ZNIn+2GQ+lAQz7QfvCWavXoIUblwojXzlGcrOhVHJoS1grwUSr28rcvLxx2SpnoT
CMd7wqiTjHqLbCNy481A3nWRQLqsaFa3pfB/3KwRzir9NQ2jtFL6TwwLFNbWE4UsCEAJHeSh+eAw
s0ncNsyrMRyGY5XySADn1izslCVtKieRz+TgV0XgvdPqYDc9ZtqQBqaPAqbJ2g4FNJ1ESDnUaL/r
2zIR49n3r/USD6MRmqaY2O/llmMUH4ePslLh/+3Osl2w8joxcZqGWBSUx2YIsukeE5mEp9NX3tnF
QayBWlwFJEc8uSTaUmyCIrmlppXyBlWNaux2ITWjWUbrY9ixigJZxN7shx0x11yr7Hoe3SyHUz0l
mLoRwrwYqAgEGtlALpZq1HhzFG4kF2SG/3dqOFeh7rJf0UsFa4T+MeqkMhozC9P7IMs9+VdiyjV+
o0hgyabaWiMirwj5RltI5JnjWWfvXU8bU3+1opy4E8U5H+HqjeCVdgoMeex1/Gka4F9cHFgJgwV7
nRecuyLoOtGiSJ9nVMHIb5Agy+Txkv60i64QadtbGJulEFTz344qqC758wt+gaYVWLZtyByNfbGe
cupaOplwJe5HMKjt8rPFIOl+TMY5aOpgAPTNBmSK5vu0usUtSPfG1chH572jofnmYSHiFzmu9xc4
70YEnXDwCXpRKw12ehR0FW19xN613cWCOPuE+9B1/YdNX7x+uSGe/R4IHJmXb7eombKVwPgLuri6
kKmnAbnfu0n8MZWV5hmagehX/dbqV4PMZ8L3C94YTkqnmcRj639brryHjddO5Z+B+tandYeJo8gK
5E2xcyjIqsfZntcJV+V8IUwvgHQVXEbqc5lBUWQXgosq4TqQEFa8slyCkYbHF4Sy/AKlA8K5pyMY
JkCJsRfcdlkUBRzBgePMOmfnbK2+x+VTbyiFSX1aed8KL53lxDCcu8rzP+wLIlf5C6Ulu5d+IFaV
2u6h58p935xw+Z5ve4T7b61Jj3zNlqUusGjIpIweEulVD0n8EX98cDJOreQnyslk37ZwMxg27wT/
aFJVYBBhAHXFRnhZ/u6p+s2JMqDHws/VbI/sPIDaJlz7Y6OsvlVNEHQ2HsHi782pBUvxMv8yYDMl
aqmtx/Xb0CECt05ehIv9vzcxwRwpqWWPzBxZd8m27tJ3RPxsx5SU5N30BcfMfMfwcxSnYClMp0P7
Hratip4EZXPmbKT7sNHzTvGaCQWScgk8ZfAYTDDjjAl9n5B90+5Kr+vTpVErgAjKfvRZ2R3A4b+w
PmZ1Fs6bL46UjyXzJCd+MRlh9bBuPCdeIOf5MO5m5+YxyYR4Y2Ua6RhkL/fQNBWGKNdxqBjWxit6
y2CDkl96+grWX6oFcnMHH/U9ZPbgS/021VLaWej1vBTQJRjquu65qbXVeGiFlgQG1yJqR45cDpc1
wxhfd5UefTibF8ORVQVgfajIVeC9MX5YKliRslimGFH3ukHe8SNfNlBGDHWnm31UHNtLHvqCCgw9
M33dEyZ0fZJyu+pub3WCBzOoISFtAlp6uhUCZVS0+9x7yuyqNJWSmmfvnzHhZFYd3fK/SVgBhEJ0
FxMpm7K2Qb5kXyqF+3LXtZ8goD9/UlLEnset1Wvx4xQn59hBssijECgdz88RgmAbPW23DsDQBMRe
1f7rS/Px3s8p490G3R8NcTvkd0nZYIzFl4g8SumKrdDrWRxoNw6lHZza2rswSvCSmqmzKsKQ0vv2
ql9doaM2v7T0bqS6fF5HZBEfeDjjKiBfC76Hg7u+ZBMD1cF+XpJZkE8zwT4Vo3YzudFx2i0MY7QD
XtJL2aGkQlK44jPt+wQhrXp5PrrvrTwq0hdtk7U7OCjm86u4gXViVkzS1IQbdLZ4GTds+LoO2g3g
71kYd2tb7uSMUov2wi1rp67Fqs593dXbhcJ0+NsRqzQ4ivZW1WZ/E9F4qybme+v5KT6zAJG7xS1Q
En3bFE1YokVb4rxEokdVy0SDJZ5q5YR11CVzYhTtnICrNDiLI4l9zI6wRHgeURcaiWNRFraQirlQ
+Y1YD00rod14UqwNXdNI3FkeaqLi6qXy3gcn3r14SI+n9sOY8XAOmXlDh+NRT9j1ohIuhoc9qukr
HAG6IW3ljysubOY4Ktho0acygikr8hdH2tTZTPPA2LHiO2GROuV9RgR6DlWoAfY+qViNKHbuXmm4
2vmPY89tKrCknODjuo8JsazKjqp421nz3FmrtdiiFd4g6y5ISHgV/ZAawVJGB3kQZQa+bwIxOIIF
bORca6zsw2bmHxeNcvBDJ77JX3sqw3ZQxvnAj95IsEILIy+GbpRtiI6lrB2v4+uUc7KGSSz/80tq
Klv+VbAkjJWKiXwdjlC16fuFKMf1/sT5pPuazWm8DmZsgIRf3WCCFUypjQbpPghk7xenW3qBRh5j
SjkjYBWLPbiEwaoWY5atx/kUlj3RV7RE/rd0KbG+6TFrqgrLmZKZp8Z1dFmj+Ago+oBl1kojQMoV
5Fba9COHUQ9jao8SesolcKsDseA7NXWeoRZ7M7cd/MPV1XHDOhMeg9Ux6TUHzs4RRmawg8U8XzUa
8uc4lQ3tnlmJCV4xdiw9emTzjtEOITCA9vGc7CKJU4ZOubiI9veXozIcFgtEVcY7iJleEmWqHAJm
771H0+1MchU9XdNuA5mJgGWV4cd+dnbO3aDa0WOfWS1oVyxE2EtYNsgAaWHkDbCiq/mZiFfEj7B/
LgDXWD7L0zyRBbLld308xGU1h7Pc29XJSd0zwdhFgJXNWNJnxeEQWsw/3FKna2lUwkYWN9gWjSqZ
AJm+fPATBgddCBoelMdNgULFDT8sivNHpSPXrWSASJ/3zBYbQK4YxGbUPuCs26TXo+f2UCDz01OL
TynkFeD9bOMGA1brjX7He1tZ4jBXfxOCQAmUeHB37zZMd+crgaXcvy/ebaqTu7pfnb8HfxBq6WDq
h3G2CE1b1YMsTaW6rm4DoZumbjbfwbkm1CbCSRapdXIOJs6PKwYK38cGqybV656nnaQMuJpGA8VX
JSB/QPrwade2HYdPnvqkZUfKDkuju1pRps4y8QIt18n0AMBjnFXOBaI9PPE0mgx+WaLyocZH0gRL
9y1OEnApZkGJHqorbqFe22eSKbIDeingMzo85R5ACNTlieYNRQLQQB8946Z1If86zEA8F2Nlx9BM
S6VHH3fA9rDz86BW4kmd1Mq+PAzUBsLgEywNBbmacs2ieN8FDhFmodh42EDSanx3QDEpCgujVD1E
lL9IWcxXuUTeHuuqjX/s3ivWLfJ3odBROjGFIClIHVJN+DOHqBEo1g2B3kPtz7fQleIkkUpMLTvf
gcvnci998NF3/xV5/4a6JjN0tGwOCFe+do53Igd/9QUgF+q7DRvbdIWqeWSeN0rM7mt2v0TyLpbD
sA3uhJyPqITLRDJaOyIl5u7zBz/Yp42+2gI0zvBL70RWloO0CN1gm5TdZDuenNJRVZZlnl2a9Z0q
CaKILEXtfgZcKkSAExQ1jjzA9wFZey1UBXj6xnuBGvjw+XZepHMRd3ix1BGXbRcdLRf3NzulI4QW
+PGObkAF2ZHjJkhrzx88WjR8ubRLwLPbhRr9Ivv0VuMzXjyWOuFvjaM0PrP0IzQY2sy2azw9krVs
7zSn/MDZwiDk27USpnIya+A0cMiyzbtMcPriKpB4YtsnUpSBbsLjpwLL/tAEPIuvK39T2iRfnLIK
aaiUYf/Md5qHgn7vzQ2lK/sldXVc1y8kKlrxEwZFJDgIOh+hgGCP46ETHuWNHGJX71LcLiTSTewr
6CKTFl+aAfxTSxD0rQnqYVqXsoJ78/nSBumYzFeqPguQaC3buhYM72UKE7NivDGpQ0uV3cNEjPMt
3qulipUVBSSbxFUgZ4rBQ2YqeeEDC6xN52MBdBIKRJuaWeF3N2tQzZDZAkq+O0wx1cUjtCZ02ICZ
z36CUt3Uzxw/78ui1x4ktCAZoj7qNhohssoEBIxibmGvd51K9F2ePbnA+b6BIfZoQ3zhn36pjLfB
/E6YKIVMrBjD+/nDWtzMHBKVdFymimEzHo1+y+9ueROD7rzYvuQLeRBpnODkN2Bjw2tHdPZXu7CL
fRrnE0r4J9WPMdCg/QDvJUVbtcr2iXmqcVo8XVVW9Ke/VOPptaNHh2aG7QIpwBI+4RD0H5Xc/Ah7
nrfYkkiQh+Q6eS6+i5sjPFkG2Qg9gjbyCeYJ5+tnH+QNIGYG4L/9qnH4lxSl5k9AL845YAPdNgOD
5JcUs9CxWwHHBq1C4lylEA5sZk/qPkjqyIM8mL1srPf5kDxUGU2ASzeld8u3YFgajA1HMrYClaAW
6ZomX6G0Vg4qnO3N5wPTCM5uV2WNejQ329wCx7pC4dMIgXDJTh/hvHkek907/oNacvuch27oPdyl
lx9S4FX63IWsnR2asSYIDRR0+LZpkBt45HeoBUjXRF7lbl/+scxnp3JwhCLwhQ3WRIoyJqXvlCp7
HlHAKXYtuuqLGJC2aMfp0udVgKx1w+D7AK+sEdt9oH/kZqe0K0cXl2r9oc+9WxfiMUncw2hQ1vpz
CzBb+gHKBpW5EJ2ZCmhKlnkqR0e83jNAAG8awNcKpkRcMwjcSCsWoTiq1nAkWBmNpbYJhY61dpxR
9+idmDq/ER93CooIsUQ3mtj6/caR/FxacjHJJjExwc18/4dEXBnCR6I7de5bBS7JU/z80muFVhdS
Tg3a+VL7rTK1n34KGJpDbOhAZzMWylB5braifiDdxy8lOuTPuiJFIMf8rsO2G3aCSHr9LUAgv1Fs
6+jB1hl7QIit1C16lG9X2w2ArAt32cjSzskxZia2pDRRnJHWhN+WoN/15Dia7XjPU53w4SoyUXcn
TnevjKITQrvJNq4AX29lXuLEfsi4XfZKGdFpYR6snjRIFKJ5tWxJdbTinagMtP28f8clKyhSqznx
5S1Jn1Dq+jtoPn7HC9zeitSXWohscfogwqzgM8q32Q0gQhm+xC6ZE0dtrjj5+xXNpG2I3r1PwLAg
P1OSpP4tXI8td0O+fIeo6dJfcRwYCfMd+wlyEnV3y2Ajp2M+M8VqLpW/JWQK21RYulrzUpB98U86
cgehSiZUMM0oqWrIqkH/oEFY2MGeS9onQ8DoRfYBiMuAXWrQk9QAnzck5H9cqaFRx533ufeHl3Fa
X3Ac+0M3Q9x4m/BYzOSNETrn2L5OgOmXPGxeWDnxi08JfQxj6QcDcMQhT9YstTvJ29fge0VGGq+r
5XADZjex6hHFeptIcazlDEFg/0DTzfBAxrtXkNC7H4HGg4cxn1LaJwhsjBzqznjX4Sgsa636/yDG
h/3WviCFDch4t9W7BhEWzuWK+KPyI9olP/dU7Yk/RC9Mdy9oAtRjqzHAErk56cPwr1kUxr2U8H5S
Ks86r+7agAs3UEgf09eFg4A+yDZnRLc3QzgOpgn/HKDk37qqULM8xIGIB8MdXny0HIP3t2Si8lS9
VU8X7ldwt9KjIggjQ4BTVQF3ajeg0N6coDFo12Cam4265iyetjX5zuGNoWP8iK0LIteo6K2fVFlC
yBniypWmXbv8X8UeHWU7vAwBuVlJMhHp0+Rz79LGiwtqiUwfDXnhazG5K4Wsctf/bCPi1a4o3pFE
Wzm8P/u6smG0If4ADxjPcqAA8HX2PM38JgjAbDJfwCfp3vWEgypxMWZWWLD8YLJu9GZK0GttF+6o
aHdhmGsRFsDZ0RhdgHExU20iVsSH6W9HcjrfYXEE8yYMUQAl7s1Ebp1RAny1x2SKRuVUQF73v7P4
fcnZsPDBU/ZS/CkOJLXn/wMZT17Gy6HzdvpStHz6UavBthwbQ2lZuYtVeNJ3YZZKBdmAgM1D9WO9
9syBuXFyHgmByapY1WISOucqnN1W1swA+X/BZyi3AA3FmQFZPAO/Ij/38O6lGz2yKvi9bBxIZY4s
+yq+nh4IjfPt5EfKwycgnLSgOVs9PSX9NPjAsWvo4+9dX1m61NPBXnMtc4FXOeF5TE4fJMmMa+ot
WNOHLEP/5jHBK3t7A6c4ctO9rvgKuVJoiBALpZlPl60RXI+84oL2rAft+6TLnsKdBeh9vdTZgNaB
ELM3W/6OvDUFmVuEhRLvmb86hRSvrS5E77YCXR0dfhGVUMnZVJRZiCxm0pCwsp+cJNR1D3ek9X0+
aiK1I2o0oxngAW9cmLTUy7cpySi0rLTB/WJViXRl0n5H7Ah7+5o/2zcwTIT8zE1iRN8Rmf5gCtbC
H4vIepKVGFnlZMAeJOBVEnXQ5ONvZnI/qIt0skF2IOU4tHeNHLfDsdYjw+XDLkAJvDvj+8ZrtPvd
XVhyt35YHxrASEyZFdSKK+49DDZM0kVcEH/dexodZ759uCCZqVN7GQGBTc6Gh8VD68aeyJzNMrVl
N5bXNXPO6/fWIO7lfXhc9madSYvBp9Q1kIycMNc2bzyTMh/+7X+R9VH2GuMNFPP2qM78bvvTaHJB
T6uAS9Md9vwiZVK1DmNIiFKDn6H04XZgvuxXX6v2HAKFTAI8+fR8kZmr6MlWEfMiOf1MZtT2vL83
14d5NgnpQgR2AInC/eHtaek2+zFPkwdKt667iqdBmfWiDe0DN2kJbzNMxsTOpawvzBEJtMao47Ji
flIWlL59AUUs2K61QobGjg7I81vkrZLvXzEuPXCE+5kcoupy8ZrMPrlgQ8yPj9/4T7ugx+GjRWgH
Uu8XnlH5g4cNftLxLn6VaFKhnZQX4VB9ZnDXfxeGgW0v+oVy1G6CmRSw3+dsjiF0Oq/l4ua0V+tS
pfTSxJoejsQBON4/bYdYgRNVPjGN0KF8Lkgy6qb5wDs7qwGrgECFSUAikwbtIVN2EF6slfXri4oC
eQpLy/Gy4NKCet7IRWmlYy8vI6sWj/Fn6MDQXTqIEaaUKTPqsfem7KNa1c4gfJazQj7V2ECnF2Sy
wTTv/Ltpcxy8coIn06pYOROEYBDEEjszOMsQGDmCkVccDoXsqLHF15FNpqkKcxSAUhVcPGcai3Mh
HLjLUZjDcO91cYv2e3D9YFNoN8kuR1TFYR51wn7oDRvkatjCIFQ+O2toiSpXR2s3z3UhugyQoa3r
ifQVxcIPKXxUNz7qS+Thkwq7o8apHN8GfB8iLqTRGpu/rzEPyYldtEF6Du1gwtjO1AEIlT1HPKE/
tYJ3UpLHNf8FFin0zcbnmm7grGy0kcBciUzSYbo4R5A3Qneb9yDZ734o1ue47LEfAl91HX9slpL6
FPiWuA+zHbkAx9MCjBT0cJCBtX9nuB7i7PMhZ6GwTGmNA7LHbQBZ7jBVZO5Kudeiq5bIXtKBtlzH
NZxIamJS9zXYLE/AZDpWEFQzCIueNs/Rl9emyvNYPz8i9IUrAcsBd75g/3mddZq50fk+/bDgh3n5
74/edkoJHad/rTURYkHJ1uHsMOs6TxAjwb+U4kxQ1EW5JggOoVNsEs9VQa7unQEAxBv5SHFp/iMm
FL64g/h8MEtKHvQrY4Jrb+Ao7MkUJk09HOIDvAIsTYb/SPMDncBM9Q9vfAgXqVz+wly4R08KgT2X
BgizG2v9ZWVBzJcHxvH6l+nkwyXxymU9+THl45TQlTBYrDVWHmNX31UHpWGSVo/dhGNgWkBcWyS6
31AxkVht6aL5fbpZ5S9Sm+SxX4WTNY24V8b96pdQEubo6MTfobJnPiG1+g8nxtgWNKzPyrhbWsrq
LT3ZXYgBP7jqYOjUUNJzvInzAIpZa0l1bmu0A6SQhrMSQoIhLpU281cqC2+sCZPLKNWDTcbPLU1x
LwM+yPsT+qkgZ9s/jOWNObTnTcy3SbdKZvpYZIGS87l1NGIXZbv6XV0fmrNm2jEv9ndA1f1sWTek
peCqGjewUr0TILeL0c5T90lOKJtH4V7B0+tw4Hq28YJAkwfSd4qCdFptI+LVmNVWfBvYabgiLg+i
DzkXGQZqqlLU9KldWTjhDST1WqKb1c+LmYXcjFS81u/SrrHyuQ9k3zTfBg6TyphidnPXos4i6FB3
KewkW5BHxXHCMRRMIMkzryfCBXz4IliQq23AVd9IOcmhbdjV7Ie2blV2NovRKLPVdtcWqIBwxzkf
x6po86cnWMhQG4EHZ1dUXFwXZzZz5ncNoKMOgBuBBnaKuLrEpMihwo8B5+rke54VY0pisxjJkpjv
/2j0BmoOEGir0tsS0cPg8w+hPQS59gZJobVDbWCUdhANByZ8us9ks0c8vsYbaKOy7aZwhE+F1wL0
6iQH/hRo3RwIdjQu/nfT67M1Zbpc9AlMWSYC994r2evx0JOtW9uIitxhFqprLArXXjxFUfYrCU0x
yImSlyLVcyoTVUsdIdH/40hS8PTqIcHEzBA+mMyxHTnYwcHRqpPn97f+Y5v9DswfgA5xdhshJseY
G+Y9FrNG1Jc7TeIeTZV+RtCwF92WwJIycuhkfek8X+T6fS5aFZz6EGX0t7CYTl5R0fpEMjYYI90w
hVDzd9ORaVbdgYwYzi8lccJXtacwbmvTkeNp4sCi9NcfQ0D1KFZJrHgxAXtHop3pllFfr+XE2ou0
njAGBo/6P8rvhqolylg9cLcEJzNQr40yjewr7XxCl/ZyXaVagw7zpCY3bY8sXmjIF6aIx/utyzBh
o8VpncchyXmNA1QkmhcfrbjjDVdlfdY4lgA4Td7Jf9VXPhG42FHH08yq2QdeRpImEKkmVQ7MQGpV
/TY0vS36LRUbdQjdj8eeGJZcmLup+3Wn42l7qd/jlAPWQga6EEWDOTtnyPV8+rB4nZfjWnyBWxET
8onGMfDj5P+Wbl0XaWS/nu/ZDDWHYkAtjZvfIiRaMdXRAGr8dTl0QMZmPXlsLsdfV5Q0NJagzibp
F2NnDWEHAJTAM1eMT7GaAP6Xnr9TL7V/xgQmVgIUAmPRwWu8Esxo/iOP9mGaOqA7iM9YgBMOnZIH
TmpiNn9hh4FJmuFHb5ubAKrjLX9E5H1d0Kq7egxS0N8DtnGt/q68IRBqJwkbV/g5S/M3RPR279qx
DDIMIPgWPdvTCR757gH+cBAw8gW1CTfAyuCT7T60tcqaROjfXqSw/RoiZQVkfAi0zFeqPaX8vH/Z
nJvBter0MoQ3LUcIXNqR7Ea0sZoiIMw6VqydV4oDfCC80lDnaZ4NOeJa/Gi5wQzm28teMyK93MGm
sNAQUYVtBFryK6maSGPH5MeVLSYEcPLMO4bNKHySDjnwZZb+AXHjmDVFtj5o4FWgw50BP+dNHWDh
50iOusprj0ubpYHsStbdtChUxCgk3XDYd1MSBWOhHMRMVK9wzgCqoBoeWRTG1302Z0c4VMuiibo6
rHmJFebLEMocmeE9LVyVKX8G8rTqGwyS1fHL1VPgTwChKr5dhm7tIRP8uDlPu9JXT2r81CE3aTIH
MtLUUSJByrsgvNsWC4AOAiifpD7xudmWPDJKiaG+SWSNfrfBJ4SOUnmwbyFH7ysMNITypPYqEfVE
W1wTH3oQFDKBx82pWAXjffeL18jcAylim5qmb0wM8wTwbvFtzeE8N7JqLVPNlx6Lc4zhWgsMu7AP
gQMuu9qB7b58Pi8iX7t9jBp/xokuxbbYHmvdAjTK0q7+lugMS/sY8mI0c+i0H2AWNBYtvHA8x6nE
elYz/QFD9LHdRnUXIivaKBUJGJDNeTBwZFfnFKOc77iJYN9VVh/hGwv82LiP3M81Fh1A30YQOQLm
bacqCNtiGBPxLunyNaXVE1eU6qLo+6CZ4rkH3IseIAQE6g/NdRtX1ccKg5oZbatgzbEmVvHE8egs
bTcAahS7hjpRxO+GGUelInfCEIhl1Xjwqh+F/ULMsaPsypx0XElmhvgjMaBq6vTIPBFp9S6LkUQi
XHEXSk4K6IHXLsts5jn4VHm1JS2vaDuq11D1OfS1crmgzkON+Efz7sfduIpNwen67dB/IAv3oIix
oraVPws4f4aX/tZ0oRbNi4bgbSvxVD9z4TZe1OmN1ikl6NsScE+i4Yq9fm5hXcS9Vi8wJrwK4P5H
0cI5v5TimOqOD7CiFYYaIMJ9YO3va+HGy7Ea1MC2xhuF1FZglIc1lEbZ01hl6xUlAI+KtN8GgMSJ
9BW7Myc3x1E0VqjdJNrgze+TCfyYKYw0MhGPBBRLo/WfrdYPETB8NFEdOizODboQ0Dm6T7D1twta
t95CICIK1WGagJmpd4+gjDbaKtwWGIOexaaCa9IXdu5gskAZlsX0qFgd5lV1UOfmqFBsFY+Xh1r8
Xathx9C87JPX9zIvAremfYUmCNRw1ZjqSoBw8WzsDMLKcP6+XWKHvsS5wcGqM7RDVRbzlq6FWKSw
UJ11ydSvzk8ZreMJUR3kAQ9Ww3dvKVJ/omGOfBeZKDJgQ5P/fTDZa2NBKxqZ/CX8dPctXjSIMjIa
WsCmleqO7UwECgwAsxDTQHIqA3AyjajRCKn+GOUmrqvnrnRjqZBDlqTVKU/TW6uHNUdu94Qu87Ca
cuGRI8KMJ8tl6HL1Ya2LBswerHu4iY4yMjrVvlTKcsqczuYVwNK+Fj49yBHGOUBF1rFp5p3a2ioQ
rRkxraw/Ej67qA61eEUurNylDKWSK5gblxLhvnV3bVn72OEqwn1IP0KyEwJCBuYrLwRwQ2YqRXmN
YEwFtqhru+hXEFpYDvqRe5rbnRz5bWjXt/8KvLHO5SvEWpDmH1LzhBa6809abVXqhb1rvG1L2NzW
GmIzQoDEUeJC6GicsuXPsFsCNjAEe9wl21JSwfYW9AuCO5uRmOyWXqw2nDF26ipA01t8OsI3YiUR
LAcXwSriOEQDZ/i9GH9aOsf5HgOkwryEqcDIoQ2ym+iYd6voUj0tI3OgCkMiOLle9NQQKpwvgBDK
HAOq6+2BvgVOqLZaqzsA34Bj0m9HIstlgGWWn/BNhDZuYYggQc1na3j3HBzjYqfGelb0xRf9T4gW
JIVF3hXbs9gcwvAY8aOKS3oN/oeSgKLYqXF7Odf4CRUpuA81BXFc3XJ9BJ+6jVmYGZCAfiPAv8u7
i8yOBUEFJfkQrro0iNVAY69WwVm9TU7nPs0i+tD5HRmpKwPiDHA7UZlFNj7wggLwbspAScYnu+eZ
XInJVmQugwldSeGIXhBILVO29v/RYeuLH5821u2y6NVKx/J/Y4dWqcZXrWWGX+epbSpDcoCmAJ2X
R7vw+6gflogVHRbNlESSJyT/8wy2vLzO9vhSouT3C2Qbu58FSkvQVX+rpMmFLxM3pfTUOiVp4kWx
wYV87Qmv2w1kllDaSgbmiLRciN0y5C12NpD3fSYJjpxgBNIQG72IrSHjwdhpFlmrVNCThCVadnPB
0/hZCySavSisbCT/Bl8Oi5H/9vDzTZPf1hfup2f3LR7elJA39yi9M6CvA0JSws7s0LxcwCkP2jn8
atotSN1Hltv5rbWrCqNZU6mDZV+y0rim8GwgccaRIk9GIIbXHqS20lYO5w7QgRXX03+DXyUKVjia
BlVcLs5z7PM8boFioZbF8FqPmqpCb+Mta2lKfDFQUd6jUtSlhCvX6gRi0OOgbAC+7ItEpGOcy4/Z
obQkSAdf4ic7vYDDXrDl+SYf2paLNhy8XiFyOSfr7BlHD/oRc+erzw1M656A07poW5otTraO1zEx
pJBwUjk49ND1tN27l2TUfOv4X/qgL4WdWqgQq5nEkOE2abZmWgndnrJNB0ymluKuHDJBoT8GE02m
W0OGQmsQ4eMtwMGjd37i+ljT8VZBq3MwNJQSd/utZ9VEjrXiUtbwTuPxDX8xjw+2j/6r91rgbQmT
Aqp3UOYwkfrVFZF48aWOWZEELntNyKi76tqn3XVz1ppk0gACXrEgVhreWuMP1eSW/OIh7EtZabGd
ew/1E7nJRWezYY4Fhsg4gufsAFIr98zKxjSt3QsBJ9R49yjbhUuI7OrckdJ9Os8tJeVD9ALe4W2P
pzb8kNvkL4TiTiKWffz2+0K8la7Yw57Cy3YUTTUdt61eZQyx2akVp9jRRVmJ86/xEf3/GI/vGO9d
viAU7lSQHY/dzZYh2g7oc5LQW7tqw0pHGj18EDE+an6aOTl3Agjb+MxUU/qKELPLk3PgrSROCmSb
uS8co60a2J6Sdq8GcEF1Xh67b36vRe7x37aGKroVpo1gDEaQBhaUWqZAcAS1c7djK765MXHTL5fB
cjrdxhYjZ7vitxvM6f9oda2zBYHcwp1Rre4ot0ONLFDZ8YcKL8SuoWhBBQowzv4JVVS3GnsIOOWB
JjG+NaYjB9ZiLgoMTUWmXydFJG9BZmCnrnX4udSqzpDoJYFKvR8XG9jdvtQWfomlRrd0ubon3qEC
wqDYPKfpWGQ0Qc86+rrHv/ivECrwr71c9yArj1OTj3wOuWNbgVG5PzYRAflzylzaLhmqrHa1a4HF
WXQPjLJgWgc+6fpkkBkf2t2bWhHllQdZqWktT1rSG4tH6qTVtmjyQ8L92NzYRw2YLa3Xc1TCfwU+
ihywNgs9OMqEm0O+dIT+2YP41yMoTg3Oy+7z3YEjAh1wOSdvx5wHYoMhqJ6PbphDLV9TWuTedVkU
BZ4eb3UF+XQw7qfqG2KD0bAZdCisYUHT2oGF5v1D6mwalqkLmXhiX0SBuBbYcjQerbnvNnddblVf
mXAGiMGMTDE2a9mcSRbyuBwoENwtNXTXnFYR7Kq8Yw3mtUbUNBoGgKwECHveVjb4mA+QOkZEe0kG
9G4gXX/ZoAO5Myzv9tPpVNb7YgQUAwlDJdOnLcAP+Q1/AzQvP9QpSuB/GDQCCgi9pYvirHC+76Gk
n6qkaT7FPP4r7JTDXzx5xdAbbD2GKw+X+KlyUE1kfgxnI8PM3c4VL11q1AFQhzh0rW2+zYMzhzsg
wmWfD+APjrcANqu1X/mljbC7BqrBQh82LPncDexv0OPL+89PNuJexZYwFuTt9D0/GSyoE1uObSJx
EhhbUhHHirLe5pSdnK8D4KOe5Lao7mjK10xVGbbtz4AgFBqfuSyUK7ZATRjNGetx+CgsIsDEJYMA
NuGnXNSk0MP1Ld5In6VNO07W1/MajJQCi6XqcNMqH09+vJpON4atn3Uii6/sDfRaDvQjtCWe4Zyu
iM1YNG4XP7Zl3VWE5/mZR527ce2Gu/C5imVreiaicm9xpS9ebRshoaZfQAMcq37UyXV3FCJfk+mP
UX3/PWJRPS+vVwKDk3Jik0SadaFXLKffDNrxRQDpSJ6h2IwuLxAuNM/MBKKDDpH//w1vRpGuej4s
6/msxEfNVBQxbNWzXXiXp07xG/KWr2kBJoGqTH2FwM/lXm3iH/DuhOvk2qy0tQUaacFzHW90LFmz
tfDwVDxlwIfaCwpuYP1sp0H7eyMS4Xb8Zqy50ArX13w8sgApfl3QEWx6qM660ZjrHjSIOl9MoeWb
NAJVdL+Y7SI3yoPon8b8IAY5uDf7XVKdbjiQk0K1xiLvtoc9kQ9+1twnb/NZupXxRI4dZ4mEJRqp
5120hn+A9k1LlnPLwaz5BMsnd6nLQa8SH/AjveiU61TLTRAk3uv4G5wANpQYh626ICYlANV9s13G
vu94DruoBgkWSmY26NzM8Y/pKs2DKwscT9V2lMGMi24rmGdbo1awq2NJr1Por4VlfB3gpeP9cWUZ
d31g8QViZpr0yzi14sxRDaiUDvAc7mDrdiRJoB36LgsKcySFRkUyuwHY0EnGLKVV42WuXfIhrhPu
JDytL0FwvnQihSGErwvB2c00yebkzYmvLvvOOGPQHDbKTy1imv0UvrmqHQ3axaOJ0cijJ1C+KbGY
SC4cDkHc/CaUhDnwmRFvng3X0BMxis8arJZO1MeRwQEieldXxrUkPgba/q1sSOJMYamQ/qxWxLZ1
NBflZWxUaeLRNt75WEgge9l1a3Mdn/5JCI9VpEeMhzx/pveMl1hhOK+Ndnnuw4A+TI0ONyZRx9tI
4KdvuBPzMLTkADQD3Mtkmhi+YnKQpixsfskJyPU5Bt/J0GLd9dzqiEIqkavnXW2vYRWxYkU6Baf3
uYWfcn0V3JLGI0E9+NypBWiM5WWTwPjuPtWJmQP+YZ/gOsR0La8pgu2uYHGTKKU02A+wIROFPvyT
7oQMgWQoOHJ4FOaW/K3HSUqw5Cgr5oQbs/q5lPQcDZxHDxPUjYyscUFSsjQiaEFaLgc1R9Y6Rz9B
D/ej9TyfMsY9+NqwfEc06nSHGh44iHqfS0HXfW/Rc9+gaVexB21LlWQEgLuhP+eAxpsS8yHLPcrC
uVcST1nDmzBLmTpi+ih4PgRlpS4i5ioS3geVzLri2hw9PaaJ5eqkuUA9G0A1UFYozICsdW47ee9S
CDJXougghCmQdnNKO8kVEAz8aWI+jwGa6yK8wWf2mkVoIOsvf4ENZRwrzpdCZLwmqNDMqIxWVaWp
qR8iLBpkdXIPXjlR8iWYOxyfHON5DYUxZ+RwKfyVpUS+IJsp/LRnV5VtKdBfaiMbNGF9/1trP5L5
2qqtSmUM1KJxEVrcOUM+duuWIuHwf2q7av/0OLbNtsItAHolZZhYfCHQzwSb380E4SWVY0hVk3Ru
NfzWPudogswiWKGYWErxxxO0u/nxRmpJj33kEfQp9xwHBilAe0rJV4RPKviI+mKeWKoJh5uKZZhp
C1PlbU+m8KX7n+pKvHNzGvaf7PMGi49KcTOVWMjGkwN8LBZ95s0fwD/FC4PjNdC62bOn5IGsavDs
qKKhjdxmU6GExXITOtDaEuKSdeEpmNuFF0WlwVoZxtRuSY+jF5owJU3mBL8STXOpror25LUtjMGz
D6/IlTM9BNP0mg8TtMEgX/MWSWE2j0zPXHMYI3cDevwhOG0bIk6o2vuTlfLFRo7yG/ltsEkL2Mfw
OcCMMgUeUaFZ9fP7jkj89FlU0Mqv1pcwWclXCqWmkKerCye4nphgfJ15Hw2Iy0augB457rByFkCB
dOg8ePPLlelul+rdvnN40lTx3ZKDi2Ir7ZeQ6Jybqmzr1tySmqvv9lrBXFRE/zaipYzXUL21Ji48
QJt/Vfwzdn8YuS0xCYGgUPAMYhc2xCqZJtU2vJeKEJNEFAPuTwT4a6mQpJ5L2LmotW2FmNK4htZ3
T5z1rYTwHxk4asT71y4sveOROxK5Wr1MYSmlnRcNy93QVvAC7gmokgLvZo2tIghve84mvBK6/Cia
IK6wlS6OO2FlKU51gfSu6lj+yO/9w3ua1eMeGIuyD9o/bsLhmQYAYwigZ22nCOhDkFvnnemYqm3W
YUxEb05HuVSk80SENpcAL8ZBCXHHLri7EUa6oJPdfvPBS8V4pUi//6CGmFheEpuwJIgrswdTu8bO
SPl9vJfaQM/8/THZDzYIZ8H/tlMZeZUmWWAekeGbzTGCvKJMlXiDyLuhUGTa4ANhtlOvB/mGXqab
bq9SHbueFN6azDx2brrRYngl0NqilWFt/1iKMstVCZ8NTu4/iJVuyTg39AbQW7Dm3ne8OuLCMKvY
2ar9N5ZecbopojCUmLHF1bLxqMfPjl5KE76Nc2OPGXSj/IwjMsuqK/jLor12+/dLN0euqt8XAGnA
69Aq6Y7qFSdULJiqYXtnmhSUqSJZPDL4PLhTtTOaG6CqJH8ljPDxThf9DpKzkBurb/fzuh/Kkmj9
anipVNNmFiXmCWxGfF9/atpzk632C9WNZvVfC+7ycuPD/Er1gb8UOpbiiIICeIpfHdJhCgJ7/JBn
FUQjKncL3XIHZYyYPi5oVken0c+xE7R+R2aebm3N5hUayekzyYGcBC3/edAeaulLcdCkGFTBCGno
XdSfTYBS3PLyG538/KTBeZsslwibY5qqh8WrVPDexJ5HZ4mbbkXNTjHBsjzPafh8SkkZavE4FRqb
C+IBWewYyAdwICu4l4/f6HN3FX0+/kiqrbulJKrvzPSwcy+aiKm/MtYzOKQQmOM5ShXYsxN8qCPs
XMs3Lz4JHeqfJE1OREoV1tYHAhrzwPgxQDjKVC24rXz8NPKZ6QJP8AWH9SS83vNym6CSVaAyBaXr
x8KPlLFN8PORwZJXBD7ZDUd3o89oM75yXjo9qBVly5i5ty2LZo+5KT1JeWK8jVgOb3TQG1Kinjiy
L/+YflZK35UqJ59P8/mQWxxz/Q7U0ecz4jmDPDuP1JObIWJkM4OlDycBPAnFtkaaTlIfiEc+F/mK
PbSBDH8onaCvUNl30uL4wJSO8w9w4TGv4sC5V7ohXLFvdzq0G7K8fUScskrWhfU0jWlL1t+7eY37
5958ISULztAVUx8qS/fXGp7xrsU5Dv46s07ARhXDTBInRqGXPpc4wp6xRHNMIINDdv8psqD2xLTZ
6Idxx5Smr83WJNgxJSuYhSPA0WSw9ViZpIc8SjYht0ozyNY3NcnEQjvpiNIt1bZPFlP23Z+FZeZg
EuoqPflr36C5fGk/nBwIN8Pph38+76QLg6Ln0t/hZBdkQ0Bw+J9uI5fMj8ayAuyn2rlu06m5PMv5
Y9xI9vunx4L5Lcvv66Bk3quj8FrgytKqRt/aLfz9KDnH6pw9RJ5tGqWWW0d2h0u1+NnSML8LSc8W
h87O96vWjClN/uIDejr1v8P986pw8AdN1zizR3lcNKjR+Wwc5vmhoz8e0mdzzY9fJvJ2tMKMu+yg
9cTLIRN8btbHvplJ62LxNXMnuZtJ3+FWOOXXfeFFZXgtjD/yEJ4X/roDFJtyXTsSG8qPhHqaIIIc
inL1rMuLxPU39W//qDeBeC/3lWDIgTXsf/p+bpAU+xiedWec36i0216oi6naGK1pcIVN/S7VQyWA
dwiTlwSdKyc4Q/MExxpJ5v0SS5Jno4J9Gq2pPhxyy6zNXEXhjVOdrOkgmWQa3Bd5T/vz8Xvfr9h5
D94QMFuhb+Yh4y5ZLqmDXsCZu4jU3pufGa0FlIeyBsdJfWLfncnP8zIUHEG3+GY4kMoU64185iKh
+GKfNSVhTwGupNPNDhXs0oY1s9tTQAvVBJAHK8bPDqkAqtUaxFwGG4iSMbk+IbXtdmZMSDFDXg3V
b/tFb6n5BMZOcIUG8+DY2ABwGcuH+0CDBof+0/HRXp6AkWX9y/qT+mt8dxBLJM8aOmuJHCFEhc6o
fJkr3hEjasXpzJ5OT0gseV9DXsnKZQ2YZIkjJ5+7AYSh9lVLxDHg/p7UGBTrLl56EHeVb0QeSh6z
0dCQmqsapnUUYr4Dnp5zGg4qdKMLgkmOZn8/UBbNk/zpjWPYYryD6VutNb0N9aSWIq/QG42qvySR
jgbQE2oedyg0ybmz1jSkHmDsA26BA5sZW5XUjcEuFbWC4x7CCC0fXgZIjINgyuK1tx9P0F1MWejl
y1DDDmVP2hhBld3r/EIgXtCmlKOK7QxeJQSJYO2Xk5/d6I9DxNJBIkQ3qorI5Jy8DSM+yviRLCQi
MLSnPHqdZydZDJDCWA/QYNHLhO3+KJB1AJ7Q0czfaIIEzDoi8O+hJ6mJW5Oy6dwA6YhS+e2Rbbq3
aaXad7ZXg/8ao4BxC6/gq/fXjm97SUQyOcMANbTFPFnFlS6xUMetigQ/AaCG6FJF7QGAJISCXjR1
B4IjOS0oiVmMfDo2Ip7SGf6BJhnBksDFwNqVqtbT9SeKpHIk62nqIJ9m0wZTNhtvlryVz2hpG6e8
UTnSLpqf4vFh1MBh0FAjn2p/8t8mGEvnpEzfqTu5t7F8uQ/RptC9Y8jMgNTABcruO9/ZHfJqDcZK
xSbBw3AnlfXxKiX9yUJk4CHaydMkpkNI72ZEeo6aKqJDLbCJ+HplGfn2NTXkXGOUa5Ke0emxOecj
vwA6Uszl3nC9UqRvTk+AyfHgN3hd/Q5pkN3UywP3zbEgrol8anaiZf+cRQ7Peq9tcAzAk2zOhlM2
haOFRz6yiG0JMWw9iNRDScTclJeog6WnAiv18u3MOJzJT0bdkxd1ZSEqu8CDAaEk2HJ8FofW3YMV
vnH4Scah9V9u+gVzRhUP8INg3A2J68COMgfwJEYMZF2w8QHP/SjYWNDXcVWkjGtb3ZlifKvh/txu
5Eo42OqO1b1rzFYGY8mJ3+13ANxImKut4uavwodA1tCDCxGxE6/gmtzmwSGzxEdZ3wVQJYJAfSDx
8ktBwPpHUrfPg2Ui9G633ztLXsoV7f4bryIpKeNoy6PLuuQ0qzzofVMdKLNdlPqDi6Cs2mKF8tV5
neLCcdBfGs9y2WI4ji94j7VH68NgdDHJrgDHqSGRCxN/ja8RaITvKiSwmBa9z2B5MHSo8vN2JyGu
5f//pVRZhNvqNFVSKlqporfgxZ9Taccrd5/sQGyLBGwrbq5Y75DjPLv62484BLSbooSjWd2Sr/9l
UmEzbpER/0Nr368sKqGwcmJXGLwvow7A2s7GwfUXgBVT2YcgzzS7EhqZG5bF/KZheTlFnb6D/QUR
1C46iFTCcy7pRmc2MrAP0Lr2CGkqI63vTYW9BOO3xJbjblE/wPzpcmtFqGqb+F7OjswrS8OQ88hh
XPj6yiMqN6KwecOoJOm/UHnie9zB21dgQfGZMx9tqwNO15hUnNBuIjqVyauyR5c1tOcfH2zyk53c
HHGe6AqBrzs5Zwu6mQJNg6/cwD/h6fL0wOuGqr8HUqo6ZCFOTY7u1EJZwSmejDj6vh1z2uwYlMYo
EnplxBg6DUJzIbAebxLbgLXFI8YW4wX2wSQ3hYtoLbBAJ1ENLkdm0mPYhrxuky2PtUjikhySlr38
UcQqQvR2ymBQmDV73BaUZH6mflV6HcpUGyIEnzWGgNqZKCErzUTYFrHc9MSGG+Fc5K08yuL2gbbR
xf62EJDJqc/4srNIV2kWl6xAu2peTOoyTU9/h09o2TFBL8Jv6Uc/sqFOM8TMHGHGIOgBN405Bchq
Ur42TuhC+40wopa+pjU4KYVavMm99ZcIG5nGxC5WrS7EQR+F7g6nshgCktLz/qzrqo15/FrYQJ4L
euPK4fiQs3MDFMj/6zeK1PTWuMyhF5Xpxt5C1cnSemA/UuzYpoEF5k+EbqXKw4nBpyZaD/SgHy6y
z8FjSompSNLaD40LRAlKhzbD0SfGAGpfxxE4gjiUq4RVXEsDzZhByz/smarpmmnNJvxkqwOZgf8P
pcWf5ghMacrA4p6+MZQlUqnlNR1dQkVGNQmgMOQMRIVuOubWfk2pP5x0uypaXF2lKfzYt+ndm5HV
2Pw2lUQS6zNXc8u880RxNZCxSGLAb4lS/eiBsXQuBvInpcCHYcmNcaCc+5vGCh1Km+6O1pmNWlVC
4QqFN733mgYJNEBFVrEjuH2YjNdJ4XilvOIHo/D4UYNytyJpzVyK4EYCG3IxmgBWW08BP4exYCc8
v2J7MBL40d7kR9hXGKAoPTFcmU1jPLWkfaL2QoACAplBNm3tecdWdq8ipJCji2hBNdaaGBElWIuT
WusXcFExEOmuqcpjTsOnne68wWGqAf39m4jBqpN5sjiuioftJdAd2vMDfFSP4yv6/YcD0LjSpKG3
BkojtREQpmdAQr/1Zwpi6iT6RObvjw0NyDGT2dDJSnO4kZ1Xfvebdql4nYyVj8hZPxMhNATdjnHr
TVMKIKR9WsMdw1pur/D8v73essk9kI0dsSIlQhETODQwGd1vr6EeZilLKX/4z6Yl2ztWlPSU1CYm
sc0o1zuSj+jqsJYyGi78cwQRca7VDA3k2Rf2857XDggt2Ku0DvcNzpJmHIoEj8nCqHZLQHj4jUfz
lvZkRC8g4nW8pvtslrFKuh6L4oKxR+EOJaOD3eBpaM4nrF4Sc7TjBOwWirVyo4hMEnjOmKV2kkkt
mw2n0Mup2MT6WsX2aZxPsuJ4NKxjhQrPpg2muKnaXhb9SPSzqFgvJKJD1G9iDze7GmNe+sVqDWgb
ghCkNWwIXq8WP4AquH2rrKsp8zQpikG4yo5mGrWBnhOlfVCpzqt9uFVR93DV6+0M1Jtzod4n0gLK
qlRh4Ptr2wvVeSmRN3J1Nw9ENQOWODK+Emc8tgr+HT9QqOOgUjZA1lc5lWIbuCcRvmKWnmqi93rp
tUHgcgXWOuDBY03Gnjkg4VQOrREjAxPJZlg1dd6jSgztJUWU4EEMeRLDBUM3mp/eF9jYsMm26/Z5
lwDcOKCUQEzhkOKmOTcPF1XivwVHaLazcZqB3lItjAlSWHxcPVf1NvlhwZ2+tpkoKcRZA4P6r4Tq
AXzlM4awjlcL6vV7d07an4jpBFvVPPudmeGSCAWKxuJJiiaPAmi+XYVidsmI0Wve/oJhaV0JgIIr
AR1chyXoIlImX1KOYleKxeH+kU+m/WYKsqpC7bfIAMCLLbjqcOzUrboWLx/3yDWgEFsUhxJRt6mW
zsZpg22ZCvnWwvn0MVoIEkXMuj8bp7lirTB93fvcW4D13yO8TamafdOdwOc98b0FBc48cobi3jk0
1PCRgilFf9hqyhQc6wnfyNj/d1rQfNGL9/xcC1Dm8zwcG/CJKZEEGkuaHR3x7bDi/LykPdNPz3Kr
9mENbVj5JsPBPI4TBxQl4p3TSpWCnveyuEHajIO76YUTopolfaJsc+n7BYQWEzjTuN5rVaFOga9o
QLPnzdUn5Nqh7iXKxEgeij9kUy/NBLaepwZtpgvNrurfNPFleaL4NquL/uY1426tWctUaYAnFg6Y
9le4Cu5IE0SPHXeyDHKGGnuf/cxtVXcX86WknSyTOiGxp7c03WLumaSKrTIGaNO2PHFBrrKLiHDT
hJzDlT75L8xfurTt0X2fS81it/SHk7R+cmZf2fTogS+1X6VH0YjlqN2ZPnhjAu+fovMVd8fX+EcI
CwWyGTv/1Rwz5PzUUEFOrGPwcWBZl7d3Z4yEeXLAanZ3FJeq2ZPdekiY63Qf8BGnELdKi8Npbz/Z
vy1m2ruHFzOab6wlPsl1V1OrPwuh3e8h9LnhYE3QlhIfmlI6YfeH41i+iQs2f+GjFKWG83wRz/w3
+wkHMr6/uYh0YF+mvjSVwdl2eyWgGJ0WltrZ2NrJ2774oZ7Z+BE+dHqfY1xTvzIO9gBoTyFKjAKn
Qm6OfoWqjxPwlgro5c3FWOs2a746w3iId4Hgaz3kyWgyDBCyfq7rUafuAJEUkis/7ryt4Ot305Cn
VNspU/+MPT2Ysa8VhQFhuaSYFPCH2rewVX44kEj5+iQlcrk7h10lspKWyTnin8xMVlipFj9r+Y1p
GBS1ru1leeNs2ywF1Fqhl5EPhbOkKZSgOBAa4QuhoekqP815YoA4YYyjybLzkdYk8VNZMIJs+3Lu
BjptY/m6AoI883EJdaUmWDthhJHjI7SQpTnThHrmL0FyFdna+ZEmgw7oP+g0ceuqIMX+DI45oWNM
3xnB/pa4yiGLR8ZmFXmAUH1Ut71D30QLD9A5j4PNCRKRCHTwefR2kzRuleVcwrT4rDPrXiL9hjHr
Ezh/v0wnRVRmzx0TFEM+dxlMeJXMXYho0qfdZsI3DEwtKBZ3i2GPVapMEyAtuF8qJjq4mxNo4lNw
/SbBqen6ocDiHBlq4ZmwBclaTItQ6Ia2N+KM4knEmVseE3h9Z4+jWQrXx/olJGS2+gS1MXCN0rXx
n/HPYyZxJp4A8FtmFvNx7lm+U4vrRVBKkO5+eRkQ89DHhQMYPaS9CMEj8sZRL2RC9MKhRU5baJCP
iKkUCgPgDQcp0gSaj5iORNi9OR06GOF/5pGClhopQMEXnm8pp0aFNgQTMPjHyzM+BdPYVcCogn3p
Mi0LsdTpww9JROi8wzYmm3aqw6jFH2K/8uRnvD4cqHrvL9yxxmhkC7VrFQJHE6gcpGo2PYFeeezv
dkmanHny8pUq4gyvkk5O0kJ4I/CRGcHD0N+Qp+LItB6MEw+nFWcKILlPgAFzHR3SARESyWZw9mMI
j+4rPHvPXuahjQ7CFPcha6IkSF40EX5r8WZ60GKmm6P4x1CXj96XA3AAlLPJ57UKy+/LhaTT45Tg
g241ovQkrpOatQnj2w3zqVL0qFvtUgsCqm9V8+s9pewAuVzdjhD7PqXgO4hRJ17X03mAwKvGmwBC
1FfDg3roYcvwueWzU9TrVuMyDfLi4JkN801LASRXszY7qou5FQcag4R979AvY+ZthfffGXkCvSz0
xKK8AJ4NI/BQ0hTWMF6JeyQvy0oFEXGTQqpM1VLfmBixE3cryOZlsX3QT9Mri85NvqRLkrSQI6c1
6ua7v5EsKcaXHp/I7UmNxyb2spG7RSGhDMflGVMEHh2XUc6owOUU8aHLiBDQfYx/naITgfN6Xii4
3QKnxwkUNqdAZ4NFT+rtq0YJcxnRTi5KdI4cD7H7KPhLrtZefr4chx6ubKL5DdfYGiruhjTZI32e
hmg3DYrgoOfSIix0iHysboGnnefqjGri4bbUDkyzsgUnBdIsbfjM3kxKl2hTZvwcTSghUWBXTz8J
1xvk5FgHJGXUyNxeokU5tBMArv2UL6o+AAgS7fX6Fc4YqLOO5YJwbQ0PxrmITAZ9Kfjr157DQrW3
4kicB7081YkNVMJbB/5XV8Jy67M6xpPiTBTWJ/V9oEad3LuCM9tMOJ6HXJZg2ox3dg8LCtItsi2R
2Siaavc0mbBe0K5aVC/s+fM/0sAEFGOXx2P2z0n5peZdp/t/L3sgU7N2h8U+QgSCzoTn0eoC5tJX
7Dtzlzds93gMAvheFQKyphQkgmU35PXJQXi2j2JXiWW2HfqMTWc655DZecFgCT6NtHwQxXeNebQ9
q7L/YoiTGnDFtS+eBrVnTBDvAXeMn2OD/9azApA1yA116xWTbUaKHx2w9ibvgyJAT6lxyfQ+mkVm
YS2rGo2E4hQrBfCrJaEnwR84StTICzgNI05dttYFm2TFnGq2cJKK9W+kSnafjQ6k+uFKaY7lm1cE
hpMmOQOYD7L2e+eI9pFueH6hAZsJvPqCbc45bWA5yw5vs5Dfo2ytLfZV6jLUDxWjWDXFYltKU0HR
wWxkDWfm3MTWxpgH6q2nUZO4gykVn+9rx2N1Eab6QpR2RmNIB9SsqUDe3s0b1rSg2vvEu8c9GFOb
WagEoEBuXdDBZEaxf99FpOVR172mcMO5RZc7uQA32+3Bqh1A83BTyQZ8UT4puqUL7HriBPqUzybZ
1EFQoimpdWzT77kzMeRW5B2hQGR7+6Gxw0Zq6XIZnzKaFGX0DuG8+AnZgLyMsYe5SZijYn0y8yyT
UmUat1OP4oZidBZN+ECgfS9OvejhE1tK5cfr9dQNnrYhyp8Bw6dD3TOgPZid4NX4QxQ49ffytgNB
IsHRtO5a6jtKKopTmrAfuu5Sqh+YKc6PQKvFQ4p7bfzYWdLrVJu1dGbRmW0fWiofNwUPxgmGYZkU
jxExn/+u6vLWXzPpfLbam57UVTigEdNoGBEb+RUyzSxF95lf3+T1A6sebubFoZpl3Sg8pt5E5jpI
/zcmlsMgUd8r3KrXuEd63ml0JZnkQepQlrkawZhFLlc4dV9zFemnauK1qQXovC1yXIlSiry2Fvuf
O6+RlXlkdbq8VOOYb8OK16zuqHbVysIRcg+dvOrDU+49LsK2azR9080fTYuvEMf5tvTbXV3jKC9d
LZsKoZYq6XV7G8EQBL4pIZYV0wfUNHTk6j6LyXptNk6DmqjJI71ZYwW2VYVVR/W7q0Q1FfZmkR4O
GadWX/ThrtSDS673Yxe7AUMAB6LbV2jZVL/CHbaGq4NlosFLrTt+NzzLxGjrY7kOCLmAccLGGygW
smrCKCXRskzJ521BDqJKe5nEW38WSk0Cba0wgYCtEqd6T0PbHbsehtV5cgjNHWrxg+a8fKQ+gc4N
L808C8nsi1baKPeLY0UsMzjja5Iz8hpdm9R7IlbooJ6a5ZfwlJUasqn6qfUR5638y+uZfQzuRq/3
p13DSDARru8TY8xb6YERaz/v7iWbvnTHJ3ccED3qfllsgrzp73JJPOlvRfnFOeT4goydxzMR/tT3
yinVtLXhLioQJCY71ja1iGEfUAHeG2wK34mDzCRIm9lcb01kr8xo4uml9UrJ+D/KNhUCKiMPDspH
HqK/VM3I1x0woo9wz2i8b1qloBm73EU0SokFgiBuaEVDy8TeSictmsveOgsLVAsF2QMoJqFEAr9m
jXzllbguZ5ZILOdEvskFvvkcsgVaqyt47oINOS3Gf7ZBBz0YL3zMgpH59p26fSr+gB4PIgHLEMRL
RxCM7w7PvO+Hazux9DNWwPoUUo3aBPGqYg//PmeH4A9JcRKCI/tAh3XoVnsOZ3s/QWMNNEtrpXCx
yJsjgWOWxypqCYKky2bO+HzSuZ3Thavz9ML/X3DWBnzGkECy8wBEIpMRfuP09QUhZmNaArTzFI1E
Q9wwmgrR+VyRBDqgOp7a/1mFiN81ZPmHQ0YS8i5o7ZYlArBueVASI0+d7t8eYzFbdk9NNexi9aJ5
wy7TiK2X8uKnJ6w0wEZMihpgz9cvi98m3EwOnTXefir/jmoajMvw+5O3xTbbqGo8ORRkMKqPYmoK
JJq6XEyoA475yUW6eCgj3eU481j+DaxtmQCfeNXmWE56ONwWn/Ok6hwKqER9ac/cG4UC1sSNPhFc
gjxvnhGl09ZJ7zaMvis8X4HYUtrRYTLtxqqBnYDH2whGzJbRZJS3z9FI90+zJp9kXNlSUCnw+gua
ov/HudA0jLtuakJYb/6CQ1De/hOwrtLUWozvl6dlHFI6TLhUldYZ77no4zu6qTit7FfAYXlVSfuT
o+fHp/NcW3bnGfYsbjE0yjpsweIvf8GHx+af2KO9VTLqIHjSRyczsNg5FPmdrk1TITAuvmWVJRnC
tj9oqKVwDU4pSMlVIA+6eccZ5hlP6UicRdfdOJDpxXeLhR3Tf2zpROg2HzMup2ldMKnYPl+3iMXB
1wBO4K+GLPhMh9OepK5vapN6S2zhYpVhKZf5HC8gDzv7esixGk0NJNwguzjHu8pAXObEQ6bTb+Rh
i+lxecOVeLUw8poVYUSyaMWravHYlJ//984e3I8KLtXNk+Y0fzfSvZB3L1uOTlqQtwHtHG2VbxSK
BMqfWaAP03PjmrgnLAVBIZ3iArZRL1kJTFBllT94S+MuOw72qbcV0+4kDP3yvIDxvx42GIdLcTIL
NNsHJvGpYjRAvXCCFWi7kdkYcVxmoyIO9gzrWYUAeWgfOta0ULXxtfCJ2jZtW2hZ6USBQ5S89ZWw
8dMNmVlS5UyVIJgPakqyqXCEk54Dw05ESvjtmm9eST431QAGnDYxViDXqbOyWTHBhZ/cCx9dRjna
iO7PY0svL1eg2iRf+CawsfWFAhiRkV0vfZSQs12LZoJCvkYXd0CtKrgRz17b8uL4Xuy3M5jPs7y0
VqIEC0Qgd1znA+gsHUOQWxY6yG9MLawgTQW6QAYm+CDr6YWbwUhOPFBlMQuhl1M1hlrVG0SF9sAy
b4FMRn6mm9odMJsQNf00zl11BCxoP1cetlEs4w3WGp772xDaZEV2zTdSQ1J+hxJT9qAszalsmlHl
o7ZSM0g2F/QkGFpbGGVaYteEQAg4sWL8PMABPbSY4rq/mJLBL+hGepcQqntaWJTnM9S+b0+mbixf
W/BxIVfyv0AFD7b+Rnr3cedDtwKMU2Ol2DegZitZPont0UjOd5Y0yE2H1uWqnNFllqNzaXQ1hMxc
brkGCMddyhaLqUuetUaQqqZF8xe9tbf648qXMcr8WW4Gz2WYQ0neHJXQmm7ksLApWAYqw5lggqVU
dBaBk2M0ccARQjId+trh/WglxRiufWb4UKJqRCpRrPGNy2TAOOJ/6Zuo/eofNgf1ez0rNGdHR3vU
oRKaIC7kmG+G2chA6L+RDPODEejOBe+nvr/3vyOyLVkyAjLhJtdq9AEMUmt8uhtj9mSPa5lsRrrS
137uElO+pSkxJw8bIXuFjvAlFOM5r83qNvvVoDv5bCxYxnWneNtc8BJeiaQU4/rTYYqMg8BsdfDO
FzhUPWye/E/B0oZY/M6UlXDRryd/eZAyP2+3ZvYGXTum/Aa6Rp/+7pR6Or7qN+tB5OvfOiDlEYHs
3u7pcYCt7P1dzEvKyGzrk6qiU/Cw9AHT3Vn/i8v75tiXMOqTKQeSNaVudYUrY+dFAnxfQprYveTW
x2QJwcknzSkiQPy3qqSHB3kc5ApupC2CRGSi+LkH24gVz1S32CurAjmsakCA0V+V7jH5QQBsasJr
jYF5kD9swDGC5KkdZNvZNDnxCZdDkeXAi+tC3Cdy2sEA/CsMdm5Du79CRdJ3y5obYdYS3azBiw2D
qJ9+pSbBsMKSsOn0cbclTsqrve6pvwyLw1rimvZ9j0jRgKIot6fl+O4BYvNaaPPd7BgnFbCX1clp
DG0nV3YNXFy4LS3W+CSFSS0GmnpwEgrcqc/NE0haSuTqa20WmdywcNzzKBZmDpXfPv/ZE87kAO6c
BH1CNb7eTO3h2U68YhlXYD858TVnExPeCbP3H+LrXfjLajjhmmnurj6CmXjXZxNL2xpbsUAwFN8y
mjcAaIZK4baDSx8wjts2qJqti/h+DnYufwbhdXyS1Vdbh2moHMkIe0jeKK37wBrdGdr7r3sFRgRQ
CzF0C3EQ5AZPducuhdYhsazgK3ftbI6I7AVq8OOt/fvvDzsklKTNF13/wwYpRFWXNkOEAmSPFQs4
srF5J8Jb4IGlMm2IidbakEQp+99LHBQr2GkD5UR7kf6vMfYe5wIxVkaZ2Lqvp2C36zO6cLy3EbyF
kSfibNl1tuEcQ52AlYEezZrBXiqzLCXYSaRfwGiF6dREQZ9BhwZYxDZOOzb/jL7kvUfe4/YjYn1R
SO6DJT4Ulb0aSo55WssD5KV1P8WCtYrJLuLF9tXqKUtf6wGNS7/x8JftNhuga/9/gEttW8L/J9/d
sg3tGEJRMS8QYPID7oirHZJcRQtuOp80+fyvYno9SR/saMKRsmUb3P9j3mNesxC/zBkXO1SisOI2
m+O+uS45iyRDigcRN5Ahj/cnhHQ1bxUAoW5ZBG4dNa+oifMSnJXD+TQfAmHFoltfdPMDgv4A/A0l
FJISKA09h2r80OEKddXcSHZVWlERCD0ZQwU2DGY1K8DiCL25BavJJu9/zNxKTlCRaGzX4+PBW3eI
k2w5gy/tNCbhv+ClofUurDpK7IBhhVtE0LVtf50losU560CH3cruVfSuGipJghFFVnGwz7NJ79KA
c9K5fgL/yOCvoNSAdMvHTe7+ESBymMsSCAs2GREhAZ19WlkxjPmIYnq232XwCOWuzdiRt9N1tNde
Sdr/cUFKWdOmrJmqoCohAIvQOuwwUVGAP2ByAzanKIwRHpEK4EnKvzyTkmfQHZfmQt/c/n4vDPr0
Y+f2JkAJ1AdVbn6npher6Yq8W+EPlqZhH63m0pn2Dg/dGOvZCuxXtsvitX4wJXfysYZ8tZRmq8mo
weNqeal/9nS72R4v6/ITvUicrF63YLSjQc8ktdC3E78UE6DaJ0NMupif697OccKOED7ykAt4TgdQ
MSwFutnu8UTHii/rLopFxmXTSB0muLB9b2JxxESUJ7PX+2IlqDpT9j1JIa+XBi1+Sn8TDjLMwLxM
6TGt4fAtSfFNLwCsD2pmCMU0G7QPPp54Aq3Q8mZlg9eyB5oU+0xnfcMMwO+YP+YMwGylpBOTCgEe
fAz+BwVcZ/uYR9sjXh4jglg1qAC0MBp4Exym3oV5rUW20xo61WTD8ezU4lCCPMIT8+FD/aNWxCcw
kwHE+3ddYhHqULWh+q86WIoWrM3cgpGeS+NF8hlLr1Wsfs1Y2yerl6FNT69q9zJg0r6/vw/JdPuI
rs2FKSneOr9sM5BRZEeRpepjIYmy9q6zo41pcdlZi2K4yb4LUwc+YopRAwZfD3n7pLYTTgak3h3N
uTtzkM0OozD8RAsOjsNYNVcxpIuowCpeDWm7Z361Sl4XLRVdFy9NxONXuAEd0mMv+7vR8hIGt928
ZJJsV19cfBbLHWPkRaG+a5b5oFO5EaWEHwjittvOzY7HfkLwWruU+KUmbjN1ZQropaq1iGqGAgiD
EHA47YGi3Uv1HkqwC2mZ9X95dRd+2VicWWwWJwTuLGsS9D9J3sdFkCU3SKorMcazrsNPu96SRXHT
YKebUq9PzelMCuLC1lx88P42PFnDpob6K0hl9Bzz2SzvdoTJ603OaLvVZPH8ULvXuats3AbnwjB0
QaKKKQKLx5FK2dMuyRGk5TWam+iCQqh28U/f2IV9ux/z2Pbs/fkFAiZVawzy9XZi67ZDk+qcVims
sbrJOuPtPke4/Jiaf2v/Wwzbhlv+0s7+UOZyZGFvTAURh3M35TnAkRpEnfb+3m1zfoV2Z+smPvdU
vaVzKb/24ytokZF7hnf564OJeDPkqjAQ4IDRN8Fm8N4xbsjecBCN2EJgaBeel5NhoZwrMR26nTEL
y1WZvfAPlNW6Td8bcYCSP+xwKs/LyzI61E4zWZvIG67iHERecWIfy0WLSb0pcPq0OtSi0L20CwR5
C1tYujLGFcIvwXNPJSwwxD1vFm9PWWrQYXtArHWdzSdEbyzoM0HNEYCa+CmfcRXmfSdmdC76jxPO
p0LqMHbwFqUFp/309HgYNvne3W01YWlPeDd2mgeQ/vSI6Le71eeDschLS9ZbxGhKA+PBCsY54vIb
8r5vFbauSxDUcc04H2ZeziGWKvG6qNslhKCwwn+co33I26OekS3TEQLudALnMt8nQTGPXazCfesR
A4Gm4bkGNuKGJHFHTsAuRH3eer+VdgPCcO8ROTtx/ZmDtnTLKMvX8gR+1xI+arPu9BZqJ0JqQ92i
lXR+48v5bO4+o3q/VVsLFkkFJ5tr9LgzBjMGrNbvRR647A09+8XWQhkBAjJLdjRLWHU+aeFIUugS
8dZ2Am76YGoD7AOawRYIT9JDWOXL/gmizyJTYnkrh8Pnl/6Z0S7AdOs0Dspi0sdDasJcVk5UxxTo
oMfOwVYNfy2hLOWfpucIaJBdI7G/3Q9OAtf/TFyM4HNt4kG4UErDVtVdD01l5HQoouz5UjPsmYEM
pTfLhLOg7PWbe1coEYaFrDK44qC6XQzH6W8FTeX+knA9Nd3c/M1gUgRqI/mnAiKa+FZ/n0jJSvwy
H/E+3dt/mMtkE6YU/xfoROAobBr9iNmsM9m1fzmliHz2ekGpBH3d4Tol12N+DvPDQwp6hCUbnvJC
as/xrluV0sGNT86KccwVraMdFdYoARCQqy9F3sTN4t6eQWvALWzfX+Ka6m8ZgUlXX5unnvzyUJg3
ZCB7mjjpgbVIU8EX+gRTOxEULwJFs/+xW/6rbsUgrqNnp3tZydQgC3iu95Gy7LHnyOMVh03tqSbe
VofameKTb72o6GSywoyPQfO7pY6U9pKHFAkSj2M0kq3s9dP24xfZ8GygC/cKa7ooqvxaDdChm7gR
RGmPZmZwwHn5WjFmCQx7br03/88vWZJU265XF+FFw4rjaYPPodRS/9fXyMJmjV8Ds8Z2OtwAdFzX
MdOfl2nMMLTLJf2kclVL9HcETZLwsHN4JF+Ld18y/YYrMQPFgZttvoaNwvDg1h9xlLIWV2IbG70D
xfNxxSABEzo7FKnIX9tZOc3XiPfkgkVXyjYPK0jax7/MjkEA678V+KdGgwucZRlT1q0MDkYIiFIw
QUAIdTNs3ZwMNI3UMaQU1k9Cd7V1qKxBr93iAK0lI2gjoQhTGjHiF1XL8S1cB73Ma9rTO2CmAr/+
zhIvmp40/ZgtWE7mJIPfxoYBnJJ0SzWaJcw2O/vea8wRjblrag3GL8njILxK+msDJcJK9Buz2ybO
YHs1T3vcuzOOlqFuR1HJIVUXf8nqOAyX/MOgFx/mCd+OYXlHaJ797QfTZ8b9feFsiVAKcq54x96n
r2W2NHnV5I1bK4yaMQvaZy/i3+VpgEPDE0IAfoFMr+NT97stK2gMbD3lMKV59OHl5n0frdSqMHum
TEXXcGzaKmVPywrtCk+c/veHIUl2f4qniHOXASMenJK6tYnJugpdpXoj9vKzgovDndom5MPDNLUJ
F55Dd9KQFrd58aUyYA8C5nAjJ9edGXnYpnz4nnhKC3zXf8NfZ1kefVw4S1Q1TwYYuRHaIAtwrTZ0
KEDkZL6yLyca9yivwe+eNlC/NnbqFqnweAH97tEeeaxPkzJcmTI1kn5cG0MEPzn4pWIb/zjPleLj
VIPQ+5C31M1EE0JfaLVqG+4CcHcS3g5swJBrbe0xiHD1FihbbVKVuETFRYniZ8VYv5fqzlM7eAwo
/BP1ybqxxqM0Y6jgEsU17+MXy7ce7eFqH7Wa7+4qryNGJQ/qtKDRYRq4H2dMiwSxm2ESTHbM+wM1
LAXOveMRPdlpK/trJi3CwXerVJNVlVQNU7ECfEdKYvWw/f65PgSDVNkp+KcfcIBfbjoOP3XanKpZ
QXolB3xsBjZ6YoBkjGHh++odGiZ8SapDdpw9tizdPt9wtFjQ8aQ+KlNsl2jOmWb/0h5PjpgC98al
chTeRzcOO3hOo6K3JgEwxYnX68UZ3vijEPPkIYyz4AyiuiGssUjrqxNcSVgDKRJsVG2ZOa2iZz3q
aIwUEXgrSAoP3HAENoNmMjdj+nRtwONRMGgcwbYOBRz4GDFR+mvWSu1iBDpZGhqjulOg3F3TlH7R
Rgc4nZ9pXNJDEcdgRBzyqWUD/O2jOj4q0CJVKQ274ackFdHUaER3XRWohQzp+EqIzcGj0hKSxeH6
Gw8gQg7kMd18oKwCLvL0iQhVmXrj5Jz4fioc2PbnbVsi0JAVeFYYk7e69RhwVMaSoeuquFm6nMAm
IBk6pMHQW91Z05my2UCvelNtOLo4B1M1XFJlIY8FED0ILAWBw/FR/lmvTLAblu2LTM8+vh3FfVG9
FcoSimBw/iKm5dFIhMXf685Qf875duhEDJyjnzsfvRD0Ti38pZ0RJ6myxx6DXJWBm0BYC0FJ2M3I
ud2i+9stFrQdUEWhM+Ys21+3B8IL4QXbtQzNnMN9U/Abj3rWxB3kQkLX4oK9BzT7y99s3KrI634R
4wGN+i/f+R7cIl29XIhpFOHoBFqNnG75VJIv0Eu/Cj4tHMWb/fY/Jn23jX/hLhn82+eMbTSBLHO4
rtEf6RLCZDr7JtP5etsryjPoblN0VdEySoYLTjf2U4AmSfdzq2Y02w00r4o9BFGgtlwH+HS6eEiQ
yWqozq42GZBvf4HMycoBrB0w/9PDBHmBgHi8vw14iA0Hb2bsWH+z63j7Rjx/vNAgoKIb4kROPxUF
xJ4hFAoAUNalyo4H0+Oo6EFPY5FpbOzGOcFnoE+lCPJOPH/EvE4VrrWYAuOx3EeEIroMvRm8la60
sn3hsCX/xqe3ndJTRArHo4LcpGGzqJyPFPYNepy9ek7Cvvrm8Ej6EhoFsQndjmHbcDEUxYlAsNSG
aIpRrlXzonkmBnRcV5MJUemHc0J9FsFO4lLxxYK8S40yCsCM8WZ1WkE3CeR7aAKXf/bDRsTkqjAC
e1gUc7mELD+32ED1t1poYT4fkT+LmKTgFEZV7SVIJxk37kRa6+rHx+s2NAMtZ+npLm/7X2momnOj
67kflqh+EnCWpcTdEq8ABNueQSdKiV1g7uv54JsDV6Rgmx1L3kDPAOWPQeRZKfzqZWSBs6UQfZ1t
poJfkyLHFdx/98PgdsgaVQYVahxCwb9JQLwDrwSLejSKFEiNiYXZK7ZBon5RwdsoAZ+1rvff2mzY
lGCfEVqri+n+Zhw2LX9Scy1ZyU7TfpIFb9KYEsIQDjGGfZQOvcVGdkjj0oAkDPFDK108ftPmXe9g
A6oqhNl7OMMIXNGCO/gpLjX9JGfaijuEZGzH2cE7sjTH/kwXEf18r/pc+tYGNjlIWPH5j5D1sKrI
liV5lJsshlFf7ISfRW4QUrzjE2GaxL8msAKsbLqE5IQ7n4pcH3YfUi+m5CErgMdP+YoxL6gYDi+Z
Eigta5zL6AnDXKi55GPn10GXJuOXhlnMNgLwCzBznNM0qIxkUmhCmn9SJw5lXUs2TzcT+2QR1LZf
+xNwoCRhdDqbX42n3Df8eRBEET9hhtq2BT+NwX0PVsGAPBJVdG6Q/2rA0LFRWHmwPGjD4x4B2iXH
orvjE0WAmvtGxQGD17F9eC+c2nVDT7PvxlOAuSkBX/9kwfS3aY442WmpkCpwRXRM/eNqUw4qwZQF
gHANDhSQsrquUlVcpDIbcpYqzo+bfcUitbIBfNHqENeIxhj3+7qefLts4Jx6fORLYboMHktxZBwM
pGdH0Et2mhPMBA4ziqVCW4kJMFBqyg2xU08EIHNs581+7OP7Tl6ex6LI2UPv3gUCXeshSuFtKGa5
QVyqdtjkEUOGmK60l8VlQRb3OM+xRaiMoRLNnAgGC+/vmX2Xie+Er4YLfxSJpmbEsUABaQp+zJ/B
3sCbyz0e79pHtHuDTenIZWn1df+6KRSeCR4/as/9hJSnOHNBAzmfy2UP5uph/QjExqrN2VwQoyh5
9oXk1ZOtH4BX/nnmP00nddQxSvtFB+AgexoW4aSKfxgf4T1c6b1Viad95eOsiV5xMz3Q0rnV2W+X
x8bIVDO35Xlg7+HkrudjoYJgeT0lckhWPw/MSKM4/xBe2BDCBc0RnMceokGAnZrI5QpJUycTFDsO
IHQs30Hs52xXzzN6OF2swBrMgOe79LHNGyUZgvcI6I/DYyyehjCX27yhSRzVZOtTsxRzau+gMom+
B9WSIdF4D3dTkMNjPT4ouKMCfJ2NSgP4zfFXCa5PW7RbuFtDDI+l191cfpdYD++wbPOrGo64QnNo
+K8dDh59OEfWPcTk+Fcflz4xC2AO7HWSy4T7nhaL2uMX7uSz5PTSk76CWEaQNWco39qJVHLbaHs0
rMBLJCRdgArDZFoK7R+cDHFmXK7O/oNYmYjEDAtSyHcFzngBKN9gUadZ9MlUNx3mnEfzx3ir8yJz
w22DRZBpF6dfDLyWj41Lf6U+k05QI+B4ZXvghlUh6ajk2fhDZs5gd70UP3lhc3C84uT5zbJCtlv3
BGZONAf5YGR1CEmrFA/gSatQzVX8UZizksHl6Hfmth0qR0c6tHjqyr3LM6e4rfOJfEZyqIbJ7yAC
koV6mowHhPkRMYu05tu1phvJ04yQj4HDhxUFurCOXbZ148ZXkPS2ecnnlPaMf8VEqRjmSZBR4uOU
fnicez9eBtCrRNIsJ68IzA+lUciyYQVzN5VOSpsNLCrgugzvLTQeXmAsVDezOhmmI606j1cosT65
s3Vx0iHiaW3CiO5jhekihZ8V+DabiHwkNSIeQuUoVsqDHa0jkcz5lJpQvXnry8FJBtc8/he6dHcm
hjgwCihVe5E+C9RcjAsgkEfdPMCfApxkbL9uwwlBFsK6KTSkDhW71T04SIxgxIjdMLKDqKmjdwjn
A5jOcDB3BoAKfszNgoxmALE2kDerlmPb1w/DFyyYbHyxZiEidUkm+culjPRV9HNovksMu6KB4s0M
ZJbpyTE+HY2MDwAvRXSYG+rpokfJZqPqh+hfPyPSasPt6x+onvHDgL6/cBPd56WChgDHJIlBjqQO
VYaTiot/3n19eXwatiu6Gr76gO93u4GpLbe1WWwx+j82psubyc2S0OM2mX6hyv9wfcCGcVFgJlTK
mQafoXNBgxLxEwHz8uDo5YnAWw3ZS5UbgIR/PGj90IPb2aLluYiHbWL4jjBoK2k0EH8QIWQb3ayY
dtOCgVveGBBhjfEc8p5YgWfShjIr4QseIB6YEYOgkUPF9JjMqhShS4WhoQmvpo/TBJE9XEpU77Av
Ga4W4NoZDZtjfqa+ZDIyBt4U9TiNl1lxRXFgL2WTSbI66vghWZiGPvq6N4GDqrHbWdkMxijoE5yM
emLCbNcufODikzamDdwPbaKIgEJ7GnatESlKsPdAgGVDBQHLAgu7N36HiAtXul4g9TvJxlahzYw2
9UTQQvH/s83fV7owWyUmgFc1GGlSmy6GgBKhyAgLAfMBsfqdC6RfObkEvtVSdRWcS6mQu6w9jBRB
5CImbWs20jQ0TV5CalV0OysMLyMTm6MG/Yc/AFQ3MJllrSzedaZe7eTLryDq9+kDnV1OsfVOy6xt
EwiNKK0NxDo0f8yzKnD828haWmf/kKltzt7lZMi2EbGEa9TbFdeSy9PQGJDq5g67zCu3aAkS58tN
QET+7stQndxefTEDj2o3x7QPYIEeRulYU8UzEsvOmywI2J201VDajr4G22+1spON9+g58k+UObJK
Ug1k5mPco2rF4nY0JCRK6Ns+M6bYEeSrr6QZfqaja3EK5jQw6hgdi/QWfHgdf4Ols52OkBmbZGxw
geriKzcLp4eRODikG1WdKzLc63wjdcJEHom+47nRxBM9+yWrIF85cWjH0Z+61T3eKOEfkTKaIMvo
h3jy/61Lgz9bZEFf1EE7VpyvgNZxIdbJVCQvUSsacP/IgXxQZ5/hRzszCGVVej15jdvJIfGJfSLN
S8R851kdVbI2CKw+ridV72OCt0CVBkmUJE64httcyKWykhYND0CbGsXcUPhGKEFKAesPqyVhxRan
msJIeVhNPyyq2ojisFF+xt/B60WSOd1kTuUJJsbE/tU1dwooE3p2mFAMJM+iSg74rs0BTj19nXEl
I8asm13Uxq8O1RTj30Z6NDH/PE5mIHi+TlW4wzdIEU3D3hFkBYu9XldsI42tHGTrsHlVvrwfqqRQ
HYZVrx0/oTL/f2KukM/x0mRHHpmR5E5ZG5NCwNyMLudnM7Ek3LFCuyfgcKFSKLz+U3rJWlnVDIGf
L/RlCNZzVZOmJBlckicofF+o3b/Q9c5P7dbwJSva/4qcmN6LhnzzY9FvveJ5ZlQZwirNR1hMXNH5
2queyd45615jXuZy7P16WDFngSxnN/wPty8SxXbeujVrWq6X2If7r1R+JlGKWToS7z81HUb1aune
R/NMn4U5ZpoLWcmgwMRQnF8SDRq2+Gxw8iC4osx6d75mfpemQPk7nINReM4cc4B8VJp20V+IOxai
9/bcrQLsN8LuqMsIsFGTx0A8vw30MGAii6ua9LKXvZZNrYP+ppFpu00HfmVYzEaJ9VXNAa2xzdPd
/bw/0OC9BKbYdh79zbe1He+M+b4+hh8WYhfaqUUzzD7bqmuWxfb8KyTbT6LAaj6LsTzAijccvKMp
LNANAjXwQQFuqImByPF9LHHDC3PYCll++Ag67LpdwVgZymFvKlXvnFefDzvYhnRqOygE6GjGw51c
ud7g8pWZlZuGFEzjIcUDnToMV5R9pm+clTRzXkX3dBLoKPvcj0bxJK1XN630kw0JSbjLNq608KfS
NI+qeqIgQAxoyr5004TrCJLt7sEG+N+qxRoE6nkMTgi2ty2YC8/3YXFrzwR+i3fuK869tVhDIixq
cfKpJtPkQcHfgm3YM5oIePP56ohUrJJ3UM5kirJk72TLgv2AtUJE2+Yls5OK7B21Kg3tKGD2fiTm
TAYQbj3AXTRr32Be/JjoGITOPA6CK8sNU+QpADe0ugT6EOx6XL7Xp3/IHQL1VeObBJ1swgFxNGt8
uxqAmagPmUi8LRrQKlZiBJw/o7KFxfPmqisipidQXc8fUnqiLQJBYgTq3WOIhtroyZ1yidP/ZO+s
D9DvpH7yjWKbuB2GUGlbOFI8gjjxHaaiUzLUzk4+82BKWpQH8bTDWwqvezOaDlfHJFu/TJnMgaNS
c7bNgsE/BCxdeQmjAR4EqOLvTyWLa3PNwHRCtoo7Ss3XRxnWBVgAuTDZ7W7zym3bkGrUTkMb/nCj
yUmSrfj+g4umrGAr2dDfAm8hzp7xPHaM8170PPX80Y9Cglrv4Wbrd2eM3EVrmjFwLWadAfEWmmk1
jSTOwn3nyY2Rk4eNdWPkYBeJ/HRuMrUs4HwfKnha+N9Zu8bNipex/mzSLNbDdYUG0g6XKXHfhfQC
ford3xdfGRvIMv7mBd4I1a3Rw6f69uEYwb7/GG7IC+mo+kLFuU+FbeqBy+DRVvDbNwcDUjCxAiWP
1j4BH1mrS77HK0FNpzlMZjQFLnlThMxjabL+HtpTzFte+bWQpVEPLmKfb8aQ4NjVtCX0whQAXIhj
X0LV7yOMD9dffrINLIngKMhocj7vuw98h7yTBQ0a1g4h1QGpn/0Y0KZNmwPab95tOpdaukzZ9Va1
5IpyS8sMzFMQgsEYjwIajkpe8AtvuqkNmiMUMrRB/JwP4YXJviQg6foBzNpv3rKordG+nqN8eXId
XxZa1ySp5EAl0Bfkb+RkKyRjZapGxkdIlgatnAh0HDUlnt8TjMFm+ktfh/BCpdr2p8pxBrwimbau
Yk65NIzUfStBLZar8KPu1loh3S3uxSvIDUYwv/NKKr50xAO2VsGlYYdF3eVE3wWT2w6oEMR6Oidq
Sk9JBTidRZrRK5M3gxfS+5UAr4ZYZ4LfumIojUaKe6DqCVWlm/G2QvX8crFc1g8JIU/G2Ru9kZOT
OzZeG+tILBUZWm0rObBvp+2tiKf65LHcmIzrSNzxpmP6/W9l+nm3GASSO20g1D+s3HUsTWWSHoQy
GTMdfctM+lGHuKZ0oywjfW4hAUohWV8nxqikwAvMaYvlqIruLqMQyAKdXq7LmngmFB9+cyv96lwZ
X8mtXfBhDJWd6n4eod39dlYe74Ra9c7YF7DbrokCqJqfj3P3kkY35y+JqrNrhJ+LcKq+ajcKXljv
/oe028UixhBO2ev9fjGMjLiy0dfqwc8dxzpLDcXtnxfajGFRNmNUxL61hMpkJ5/usjIEJZNtG25y
pow0cfSKtGIAqr/B6/6cSqQQdmzcSZfLriLYaMtKWooXfpz3oAvvW64HeFw6jGsc4qXfUGivDWJj
/6n8J5vUmxOSY/39ORGnfkkxueRFORzbNMR6Qn0fU1s6yCQxILf/lR/2vRx2jBxDF8LEv8K+pzVJ
6tUzGZYl2Kpdi0Hs05K0ZS4q0vZ/LAsLdDrWTdhURvWCCLaVl/9/do0B2hvR14UBOdCqhzhC+fCh
x5dpKdO/Ik1CaZhI72t2t/CUHtmomP9T1262a2tOuXtaS1MsQA9tlHVNypM0cq4PrFbi94c5KrOK
zyAytUKPzx1dyxZopbag5ec3UblereY06ikMrxEWZOqHSXhfKVahFVo191STKdyLDem19OR1LmDI
Z8VyIaEH1jZdj3fsu/jOayKv3fKtE5PpF2MlvaETDV8rMGM0qKqdUITpL3bCm7B8ot9ZxFnfn3MP
5NnpZ2eTyvI/FABmn+O7yUfUUevknm7MrZaLFZwyMnbjLiD3ZV7PPQ5pfh362H1XUHt5wWBmagf1
uZWknecWh5gdQ0RquVrYPejyKvI6cPaq204OFjrxfvKRwj5IWTRUiInDrvymu9RNIxFRzq2pWuGa
6+5yGBjFRcRKs+xgb4lKbBvpBP6ss6l82oZ2javA1gpi0BU5d1wrnwo2TOnC21PCTWjbi3i+IgpW
iA2a5ZJisqJki+KyNX0BoehSnIsqF5L99MxKHx7JmGMq6BwN9Nn219UEV4/GKjMEwzZ/F+xw1r6X
IzoW8mts+x35cwLMjQo9lGbxq2pxK/qaWf9C5wcOR863IENKi9sA/shNb3+9z40yWqNlp9MycGOp
dTWTV3sRE16qrmQVnpJhrB4ww00QnfDZ3BF+cYBQch/ZJiIPLiSQXCMRvJLMrbqSeGtB+xHKjK+i
0t82jqTHZAdB7v6kjacYUkjmZxfcryKYOZFhBsefwehHYvIBpYPXBxX4RnwXOX3BchxXkae4CdfH
Lay2NrLs2j3IvpBYpx19iVn4h+hqJcMXsGDPP91sH4jHM3d/637fFBGU/NwaOWcCVd5d6j/LDRsA
trlPkbimZ10OvBV26hZyNGg91Ftv/TgS6oWihXvbBQzQC4W5iT0tVvtI2bZFh5ih/roF7CJm++tS
ujRmZRNStXbnveUOT5Jiqy7Y/TmkXHMUf1MIVWXYu8sBPbytQCcqvsIDZ7+Rn7lhBlXwVTUd5ntP
pKC1jVKiMQX6yXC7eXbB5UGwf+yb1dvV18EyvhpU4KK5T9XHEQywc+MADMvWqoBFuaaaxUb5Bjm9
ToD9QHrsN5TpmFGTBrVpKtXY9NICLDiKAKL0MrDQym49j/X8hnYWma+iTJQYT+fFjHLzh9KroymN
63/5OGvZtVBIw3I5lImxKmJ5mhMqjyqviPZG0JofLOc9VtQXRPhA817YydLErqOio9dky/pwfS6I
m00XV5DrRMzGW9hTT/GfJ07+DVUwPjSQsHZSQ5qqmGMk+hGGiPph/B7iCM9OPlwVfcsn8NW80ezD
NTUzkXVr/P9/Vqs3kE9kF52qHOyoKqkT2rL0T+FctRvKBqCYnlXmPMCk65flBG9D/ObF3e12kX4y
WYuUe9VfdSWJlXYFeWTdw3bijyepaL6Yy1xxzxb6ZlCXGqW5FQ3qc2nM0X3A5IId9LJXI6+bPHxX
nILyfRs0Qa7748cD3Q1N87dV6/ZZncwYa08xMZ2XXUPdRgNmqNCg9yMu+w1lB2oKfF0tKBFJ8aUd
b89yZKQ5oNx/N1OqeyYEu4wqvWx9D/fqkkUr5KLviFo2aEBIIJ9FJzbuUvqaaZ4/m2/Y9daedFqG
Ao4EGLTPqJ7bwBZSrqq3y1or+v8C26/tsc7X8zhQAXrTqvdlygC82E2tMXPPqxMtphGeKhOrBWuj
0rJr0UhTI31Nkco1JqHlm3U46h3iI1LJhUZ4Lv0mplU793Ui/x4X26ojIahH6gpuLjfdwXHVUMYi
bVlUCmDCan0VV7Jx+ZSIToDsl1/c127nIIkIIKOjeyvnF/EFw6v3oAt0p5hgutD6KR5YkvlqB1jf
/ws7C5f5HazXn0UPeK0DqTeRjo3LLUzkriynnn1QifbU3xdwcuuiTQ1ApJvhVWxJxYvsGSAzGnFk
CvSVgLePB+HnhSJVzvnwuEN/jVOOd1eofIu1r05uV3IYHAMxODm9nOj4ycF8wfZShycJ2Qc3Cn4n
Q8F7k5ktkxFYORYQsO1jBubFWKBz9BaBizbTQtcxTCwh2rw5+DAJ+DJe/9a9v0xE6MvjCTJm6zyU
aaOo8X3RuFfKXslYDjVXtHmcCwA4Pyhzg9XPq9INQj/YpOm5WFqbaE3lqfJq6o9YhwzJLlmrjk3K
8V4NUbGNAdcCev679FIZfugU/8fUnF2+8z2u64PJ41Fbyd8+rpk0Epq81NFSoBTDGLm88S2VgB5Z
LJPs7/4wEO4I8VR6P/AvV/MDGdcObb1osWKV7lR0l17ZGQtIP2dY6DSz/kwJlB8RLM/T/+v9u5Of
Od+LyoQvaj7lL4FVKD/Ru5DgWOBMIXRiHr8vYVmKu5mhsX8pAHOgKvDWzumKT2Gb04/uX+coAj1c
QFXvuLIlbGCZsoYo8dDvdDOx0d8bQkUDjESqeayYBh0IiPTy8U5U8DgC0q2yO9I9Uov0kX/rp0GS
mMt6Ft0YfiaBSpzInI7zOPV5vLNo8g3ctBsGd90hzNA0IjiOwQoroabqywKrlqKsjMw3efDW/RbL
IuAdBIULzrLRfzLafBf3SIRDqhf5CHbQBipW80wDZMT8K98Ty4gPym+srrSqfqeNYYuVE/QsNqFT
Lk0ITINx2VUZjKwpWnRT+SXHhYzL+rP60Ir+4ftvo9F0WmDCruTltThY+1KRtkCSGgXeftvCsFpd
N1qEirnKkKGrA/tFxuLOr4LX+HGiLo86wnWIK8C6BCLFiqSN7l0XDrp7MGRm7HdbLP2M/MbgboWN
t4sIyP89s5DKA1Bh6yLjm9+ehcYIjcMia09w+yFDR/EDRrd3BDW3GaCHd/sOLskOUux+yj4uU9On
xiC3iKB2GKPXsvp6yyD3tlSgRIW0RJaSOWodt/zarLwNdyCLKfw1HTG5wO4ljBRlxlOp+m+9akZQ
Dm6IGE2bRLgl0d5dhavLomjeKfUVFrIIqylTWum+LRCq3gszHbx252yjlPu9qIGEt25x+7q4HWOW
AScIazoaBlf4IR1FXF03w9Y76AQjsWLv6/LCdI5dV1tz28CQaCP3bEwqBmhmUYEfSr0gOsvY1WCG
2zF/ZX4YBL8XaQD7qdvwcaTUixqJLiUPYcNNcAEA+MwXx8P8fmqVjvrpRmwuyvG4zzuWZ09I0czi
TK6JcSv6V4bC9RNHaJVYsomXMUJWeWE4GMvkaIxqiiffnCBiXNEdfbWUKVNhEqgwIErTHlupFc8X
s5+4maxi+J7WQjt0AA+DNJsNnL6XbUTbmDyRf75B5wW7nQX6IwcQTVevqW0OeQduhrppAXnBgWiv
58nbQG9it2L+HNSR6t0v5YcfPJmCxY/4xskVxeJOcagbSpXG5bPCpuu2UJ/ScuTn4UTgB4szbRqd
9m0g0SEil8O63fxVHFmNYFk61NTwbKlNzSfDh3Y0fz6lEqNOrNNxgF5DP6AwDcU72IbZ6Xl3lrrs
qoysyk3McAbQaCKdo87xSPI6WljNaObv8UKkpK770nmbQ6F3FpqcanTGF05N4UMM55tccRzEb+Ql
qtuG3sVXlj1ssjgk81gFvocnlRdHYgSFzi9p0LHrSp381StuBU5fARFHC7SkHcq9uJ2lCiVCmk5D
34u7VmqwxoVaFR1KElEGa4ttZE8KrAwhXJRFC79u4+MhExAG971zL2cRVLzNm98/XqROBKjBTxG0
9kjMO4EJTDrwI0f8vopENTOlczdRkxW05A8MQeHKLdr9+hN+vsKkfUGNUnecpyPVO1nUAGT8S26r
6hIDTnKrm5FKVlHHC4e438HuDIDsJeDK2gsvH5IsbDHxI4lVLhZ/MsQx0WYCICa6nWuQhMBSfPaV
ctaSbXBuY6SovgIu2s3CXgh24gSQtLrJSw9A1CEsPvZB5laFvRSxQGEzk2wCSjj6fcqb0F/XaNUa
xvoL6EdBWM3AUGEdhZOWpgmyi8GtYTU0gCoDfP6pJVGo2nwWeya+V0/1ORNpksBvfZCwYwHEe96Y
JnefTxoRxSVNgnesbY1CL6wr7EFiLjQFqrjeL3+b1CHL05cFJ6kzgMWwEyxJ8/kqoRzfms9Zm2wd
p/Ibt5fSJ8pQNkfQjp7DDTdUnU6Rb+ODofVXHh7NIhLQ94ZeRmrlaGwWHGDmfZdqtgHhvVpspe0d
o6tQ5SMZG02SzXmg/x2qymIalsePrsJA32aOshBSMq3rTBxNpbr91XYOXyCVkfchvZPucBJXwS38
M83GD2+NjSG3MlgO+KzTYz9APX5RMtYoVvzP949g6/H51Mbc8fneMKOAx6Ql1rtBdq+8NkNFopZQ
UNvsY//oUwIPi6KtBSgKr99UgbYky27F2+IYgTSqPSYLIS9uNRpvbf8RYPt273Mvtr0EhkV5a6KW
X6pDTYP1oJdyHuYu2kzxfa9J731mkIsr9mLEjG1ssVyIGjBR5PtQ1enQkoE3+Bxdov8ipaICxg4m
CCY9YxQqVAjUr5O/ZJxH/bfJp5Wr4no0JYDtHAn7y6IKCNzANZX+S2/sg+iZWzcnPaGKxzmZN32k
qoF3b+vU3YKM8xHEaxJfH1PfQR/fFQgrzUOxSSy3ZyCWfEZyysZ0LW04ngYBQ9cY/kzy2fZEMlrr
+2I3/cELOZdmhj1rKwwwDD2EnOtd25fZl/Z2wLzOwOQYUnXjmfhi4lQSsbuGIk3nC+HZn9BnAZfs
SSTk0/YjvWvK+sxEWXWqMEY8e6S1aoSvis2HUcj0fEwZOEm3WufM2c4/Q93ZHO9ILzIe3R2ZZ+LF
dyYV3zBLI7RZbrJ9ozbMKmBGtJxxRz5xXB1j35r99r6xyCUHIiXJErYUQuxkt0EJgQEKyQuCFNKA
VLqXf8uOVwTrRB4wWI2Y3Q2s+3gppD4CKDihK1NrUl2EudBBwF1WH0kt/n9/Fq4rGQyqn169QxdW
nJWVPGVmgYxcTYmozkFvBhiQZXN6ddmeWQdD1fCgaDJNQ7BrtRSHhU40l3np7PlucyAuxARV75zm
7lVSDQVsPNkBPR1mjIWUZ07fQbQb4nVtqjg3HFJKJjt9JdPULHWa8cyla/TdQ4/JH3Iaqk8f5tV1
b/nDfaB2m05va3H56w+ZVupYR9ysZ7Rf+KlG+RyeXsZIEWzUOPp0TkZrLBcQ5VdPGCds/3QrMjJo
zRGG+g2tTaHGTj9t9fQpxdlJbR3SjjS1xiUgfq9D/D/9a8cpRSoJDWBvZnnUNhVymXEk0Ifs9gZP
w2APHqc/ZoGNcBjVcnJNT2g3PFimFzEcAhfQlyw5V5R7qbNOhXFq0RGKKimwU6ng9gH96+Td9YCm
YhC7tLbf6vtOFLDlyz62/je5Iwi5F+4gLCrfFrz713QJIeL/FEKzA117wyuFYGV/odsxGEh3kWn3
vLxahMGjj5b11w7vhw0jXVROhNvB6sEBhT/QtnKrgbV5Qd08+Nc9+hYnjGzrUnrKI8bvefG9eryt
jMpD/KotoOIEB2abtZ1x024WbpLEZD15/fiAF87G6rac26WJ/GpTqg0DFW+hyDYdNWzo8ajdTHhO
qlJcYRPjQyRXhcpCfAoJzH3YhDTN4AgDiik83hG80KjtGQJWhyjEEGOJQbKh//fFJ7orkFQJuQRt
tBKZtHBfqM4Y269/+B3pTb4ToCcMRENlgPZZKdLuVd1NbvQFuyO3PjTGfgKy1E7jXqOy+ZpVnPxb
KMNGGtxIdFg+5VBsmIwrKzNXZ9loPM0+z3c9/lrhbvMKQjjYlbu1Qj/rZhwxTPyv5Xo0yS0zghP6
hquFinb3FpBvaf3lMdmAQY+e4HWvuaV4CgsycwLsuUTpqYdh/yAukq5kiku7i+48q85xr+68aS1D
WfFiLKy4mJcdFm7m1rP8+JwzoERGpYgkrm6YGTrVok8YHvvDwWbzM6s0uXwrLCGITkADVnMWFWNo
7skzsWnrBlnDgxVMC3xPqWcqRfJ6w/EYCp45GS0VNpoCUm/9OZiX/9/3IhpYwOmiKPKgI61vsqzD
gcnyMbsKHr6FI26T0g9r2c0GD1mHU2vDjdMwxkv7m4hkJVOG0NPqXo62WUQPh2qOF/7jFcyW2kqp
achz1YR7lICqiUoJqhWwTW4S+N0ByxW5ZnOw1fAx1oTaadCGkGwAO0Qmz1UKNhsm7NvUTkIL+o6B
sPjkoaB5aOPx8kquqiwyLLfjLQhOl83BjHa5AmEfrboxYGZ4KFBQajaW3E12ocIgxuuFLauQ8Umj
WVr0nBWB97roH05KJVpURiitGSini+2x+deNbxRs1iiLE39PD3bjPEY3Use7O+bfogERUy+4zfYK
OvwugJsEZlzgL4sELAKj4zgGVou/qG8WhP+RVaMpJ56Wufc5SjYPLGpZ+HNHwz1gtB1fn8Mot81d
7EBt9Dfl3+3Rt2tgBgSXd5HUB65b0zbnGiw9qlW0vrbP+fDBc8MEpKKSUG5i+Jb5XyCi2dPwg4U6
sc4Adbdeb0zWmfV5LV15Ei/2dOodQJQ+0UPOHvnei9g/fi7p6uSNz/iZiP55PXMh5bpc/HNZHJX7
NxfVFbjVtgNPOcIQIoEhtYb1kp30EsPpTL2jRpYwx3Axd+vi8a6pwS1ibqO/VjrgM2h2pi96r60p
eIvaQG7/yZ/sLi/7OMCUJiOW7pbpxSwfW6xj1mHDhRAkCmqQ9snnsPPQfI1LXhMWABbfqlA9T7k1
7jMnPwctWBcwoMHiQp++Wd3FPv6enpMaiIjRBVn6LBegmdo4tUIS8tJkkQJSauR3rP1fn67Jo+rR
TyIlNgavQrbsnC9I0q0gNMmU2VGS0iPwBxwFq7XZLiyghfi/cocNTlp9OzU730PoqRfU22E4hE4c
U+VihPOdxSkcTXYvDyxnaroFg8mL/fm/nt+l0HC4zPiZnQVScEHTZ1xkzFPbXQ+1yrvjURPsOtFv
61DMPTWgVJJTRL79U7v3yyDA43Y6nAmVRW7zHIAbwEtsWA0ZQS03tEUVVUuxlDXxLwYYL+0FeASw
1Mb3jT/oOjJL1IAc54mOhL+tRJzgr0G4/LwUrSXmNej8PZYGqwK6EApFdIGoNHISdLXlEvhsl48H
PbaEPrTtwMsLe/EYCEIBMoNmCEVKEJ13DdkdSkb92JgvIESsDo/rrw+LaHDm/BCKB7Wtfggk3GRh
O5t2KGVVzXOG8jUd/P/N0wIS2HAbMuFZqVhWtVtZEDqhEmC+j0I2VvLcUk2ea36e3zUtuGJ/MfOB
V4c2KDhidqRLVWaR55F70RBJt1yIOHjoxJQ6nO0moJEhdrICYj8H801SSIRc80Tr156LAYOMh49a
N1MM2oI3LE1W3C1gkAPp4PJZ3BPB5ea4U/oe8UN3rEeBwvmodGUGVaG+En3vEh9Omox6oVt0rdvR
h0vEc2MWQnRq6d6hZ/6gbNSniP67FGuKXx+E4ljjuH8Segpk/h/s8r2SeWe4WDk5uelmK3TlUUvB
BtZT7ko3Efyj+SceaiR6lj/C4J+MBRihfTVia9dZG2WxJIsPw47kr00sEgHHOW99zNfIkSDYVdln
VRUSKP1rL+6gZAmuRFbm1gZNFhoSQMxpQXwR66SU5gdH6WgD+sY+WeJa5enQ2+qWLCj7/H23QDhT
xeq6FYm8VY4gG+tsFNWpgnHMpoho3+7kh0dIKjl1fjWHZZM1/REoifgsD3avFxaOhB8Qs6+1RZ3x
D4AoYbI+W0BYXDGXJtCjrs0m0eodeZ8b+KGZpoRTXO1LVxFxHbEhmtf6BqaUWYThAMUOrmXnHWSD
JrugIcGUYQGOsvpVsXRx+cg1PS1lMFTc2FzsG5o3Dfe00vhEZogtCip0KtAhuIuOW8P+s7WfEgmz
nY6P+Si6kSp1k8C9mBM1pFsNLolRbIgn+7TJPLv/yplbwUaqfKCOVYqcINULnWLoLWJAUBJzMlY/
OFGVpPiI/G9SxFI6+kFbQxsAsWbpmGNeRqH15c5SMvmeOKMqgmleZOPyqPV6tisflLX1tsDjsDG4
PuBO9QBgBHMp5+ieyzrzj0HQ47lh2ovKDXBCKqYEcQFmZG+ly7tf4Sp91ng+FDShFCeAWDDrM6PK
bm70++PVmPuFsALTadZ3evDwP7kz4N/a5Hr46V0QCst7JJIOmUV6RC+zvG67kV06jwf98ABYVMA/
iXAO6S4ImJuXHMOK5VPqYLANyLSxWyjlxbQXEP6L/cCXr/boNOPxD9XEZOGzXR/xr3qdGbOPwDTa
+H5YLfq/ZiwEUAaehcMpdpo7CMEPbWRqBffR51g6zcd1SvwYCyIBcVZ9/7CKGdIe+pvKg+/pBGtP
Hf3jz6kGbl9/MCb86Y6Pq3i1HVjLrNNJiL+GMNbvFrXsMlxPelk/GPKL7gDNQHJQklgL6QeZnGUk
BzcehWU8W1nY+Bc65JuvZiHYtgaKMuo3LlQSOLJ0xadI9zxdEwonkvGrGyCpICFe1SXRoUJyoBkn
RiHbVdVHi3g6915l87jL2aXhUgTDlPoUBG7fJQ9P54lTiLiei4RddJxju7WBBUDW5LnSei7+uWSu
4/DZHw/Jl/itn/U9BejOlhQqJ8QzFCy4uJ1L475XQihklhWDyX7wx7IpOPssm5K4RziTJOXtvJsH
mXlVsTuWJHgS4n51sRJjeVs7iBELkxpBHMf8KAfj6W+6wZ+ak43MY3Y9gDn6m1CjgBDxMRBdFLzF
4Dnrb8QET+7loNxS2PCBo64Jhx0eH5XW4W0/82ceGakeDSLymPFjb9pB+5jOzJoZTSLGFqlAZNV+
hEgv6AgtK+7HdOXH63pkR+DtFhjxNNozNI1HsIchYzVbIE+jVy2a50pzOwhFdtroZhZuA4oyQbR2
9y4FF5Z/7j50tspRP1n1g1NSTjrItQjFCBSEqmhU1gd7xc1xswvFyBYds8KkMSPrnkpV5QyQ3iza
W9An6v0yIOyWXSho3xdP7eD3k+TBMHkmZqSuCKHDUn8jI5qctr8NKOMTkOTk+SSSknEX66GmjDAg
4Grq1pray8rQdtFMN6TswjAv04vnuB3Rx4lQQQPcz0g4F4vwzgHHo4JKdp3K28TvWQti0cRxiAsb
QRgL7CzDvGdPEARAPxirH3kNHUyYgs3hklWBzb1DZFv34s7zKQJydWdKwh7yvQ/6ukoAVJjTqYEA
XGwQesR7Hz+JYoOQQW6ww7qxB79PuOr181jodtFL6y+s535QErciKyk1bwOq5DR0pYAp0dhjpUMO
DhJZAzvvrpHoQAwCge0K+rGx1uNCf94hNGax0ybSM+dyaQAR7kmYgc3wsf7IjowpswrgWCA8j6pO
B6d/G/xcIP5D/ymrqN8Z21CY1MQQk0uWgd9Yi80qFRAe//yb1UUe+fjacJSBj+wkA5OyJXf+D/b7
z8zJzkaxzxUwJx+UDVj+NtvVxVbG6IOXjU5Ldgn/rG5UAIbvPyF9k4iHr71eHkc8ix7drclI3cN+
tDgXpnG02kjVjv94letpJu1aEsKvT6aAu3Z6UjrcMUNBxZa70rKRC1aWtXsWhAild6pKEAm0MHIo
MVXxDrgIGQfvqj0B+r1d9Fsj6rXwOlbjwWRVcZQwhm/NTrPj4wdCpjch41mcQoVUaJxSy5oFKrFI
YobzU11ilR8ZWj2wr+thfSMU3g6Djs6dY/JprdRy4F4A823VtEP7bcOGze0uuT3xjV07ytQbosjI
Pm0/3qc1gdk7KY1NTHs5DR67FfWP5X+Lf5+U7QYurdoqkh5SKjsh3mPaunMJJ8EcJXTXzCNKYMAD
8hopY/R4Xxv9VrK9ISkdW4zfjY8UhmZnFGSsGSAHfEukHw0vbPCT3OVx+sQ8UKdtbGjGc66x0gVs
AqdOpiFGVadGaWL5ntYCBQUXiqdHI4uUDU9+XOhaQMiAA1sW8T4wUDRS5CZ1HHlpwRj9X1TrLfLz
t91nCtzcmPhRR1BAbTtCsx1KpKNTqDsV4OMozd1BSi4AJXkPHARIQiGG6lAMmLg0+iZh6TSC7msG
+SO+lRZ4fT7tNdVGvCIumHCiplTYT/jsw4YxqPd4GMkU1idGjKto0H/QBTWfNmz3oYJtUv6yxZud
84WZDoZxQEZ7NHWXohIIOzYBjZurFZbfUfws0rPheuEBFVBJH3lCnRrMRplwKNPXvBByT95RBGZx
1nKFDD9tC8gl8r1ABO2RrKIM0TEFyAbFZBpnykSQlWCdm+cOe8NeViZgJdA2kwT20uLMS6PZOB5k
70uu6uO+ndF7u/Jbf2SAg8x/BcvoYbAgK7Li/YOGUT1i+ugWYHTcF745eUd6Kc37Tlp2aXx35KjC
M+0hh6oqRT2OikCT7FLfjY6MYTFfPKhKpQZbpeeJz/uV2emJ+tZgQKulYO91xxutktMJJA2RC5Qw
5IZs5/1dgpUai2hugFf5venjRGrHha7FLUtkH0WVt89D4hW+lybx5EPOoTK8f6jRgUoUBcA113rS
ItlG1SFTeXE3MLgTfNZQ1xIwl383iYck9v7zufli8IwGnsEzla/QILcdduq7f4M2FpIO+64DVCBh
NNv2u8yYCKXfHxehRD6a7jJ54EQyBDHGEbW5D/ny2ps1SnIEsQBiIFuqx2WTALO/ES3X56EUSCun
uwwq54LsuAHpHFh+PCN9Y5UgjhoZ+QJKgyIcvIgkXF1lQF4+SVDzmICLeUIW3XFKeUGpA/5wg3rD
xY4ZjDjLrI8UTx5+/HkiejAS3cJdyibxZTPEWNq842v1KGft2MTg6KSCREz87DN5RCUz4O+5GqRh
WCfuVNrbpTY5Yc5C2dtVNC2o5G33Hdw+NDZcR9YorE81ytgiiqq6wxZits/oanhdzwyQluiKuTXU
GslZ63qES4hzWoGpxKaIrBtT/44YGxUnWHZwmLmiiHK12EFyt3S0a/ghRtFH6DOTPPOLVsS0xyrY
745C35D7fL2aJ4dJVStDuCMNLvKWjP60yODm5zagIo3vKwqDqrtNmMH9tF80gg1PhxJPchCTAcr0
4j8f4fQj4N8KF/9boQzCJtesBCtb9eo++TTSUi7lrFkhgqPlXwrjp2PJPe+BovoI6nhDh4JgfMV4
/qYVF6xqkTABznmcn9oPApLDtCP9yitBYe/IQI/Xe4qtqkEuWGIaKQI7WWqmvd89pJc9wl2rnXtW
SDlKD/PGe48Rx4TOAcF0TfX9FMgJLXgdOk6dnL4sdUatWnRvB4/Xg3OG5Xbbk8LsnfhUS+pWraEP
ynoxDTmThUGEZtpZPdiDEOh2pKU4q/7yAYFuyiqmD/Jbiwk0k9+oMiduIRZmWnZvy6++uL3KSHjN
+Ou4p7WgUlufSQg0R3ibF47i09dXV3wE6n2hlDhjcy5xr5d/stHRs7pSSWRA26LKe2t61IjQdOt/
WgSNSjUH33kbFWmGszX1uzcdxu56iWnAC9ZRKhpVhFmAxjhCEnBLeSLQFyV8zIWAcM3inJcYglEc
TQTPnwlyri8fFg48Mbg/8r9hAXuqGVO5W2aRDhc2Jw2cbK4bTX2nKbe/5sgpJsm9pbRkW7+sr6nf
05bGJ9HMJNzPdJHAnFmGelkRdOXi6IEOIpRyG35h5iaXV6TOjHTEM5WUTN2PdzpX7j9XaquCtyEh
9olIUVH38iJ3rlQTV9QsrBCb2fhQRndS2+1E3Pf8PZ1BdSR6YCm9b1uWbnj+aQOVR8cUXcgAZaRb
HjtwjoKqvrUeVgf2iLqaXsc/Alg9E/8DNv9gfBbvldlkOZv5JalnsZv1AAc1TsIsRUWFYV4t81Hy
hA+ZmIhVa2SGj04yrlFCxPhVppmzzWBM7zb6ACod2cPP46QVQCnqsPpneHP99Ab3ptd5v8pVVx+g
lqT39PeVrjhft0h1wRXRo/oLvDiEEVn37BoS2kuKz8KZlB9V2ggSVuG7YClxBJXu2hii7XQcjWCa
0FMjSnichBMW3Xn2HmLyWIn3wC7Rqh53QQ5SV2H1Aawm9I4K/rJoRc+JV7khAYZ/sNGvS1bcakZ0
EguynQjUJkomaKKW/enUWjAwHjw/hIDR1eBqnrjNl+l9OZx8lbqd6+A4jAOHWQJU7iWFFFEGpVQz
YuaYys47Zb1NO7hWClQcL1aFy/QLHc7LcjnRBbUWw2NJn7vMN+7BISAYl0vuEJx6zoiyszlL5VX/
mb0SrfU+QYM127vEQDAJicCGsBCw3hGzc+EzJ9SHJUGnKoE3DPruNmLlpsB8qJ4flcJzkeTy2mOR
HaaaTLyKdGnClUzNZH9YWbnxTJ2QjNM40QSxSoc+67sSmDXVBorKT6DBj4v1Yw0N7fYaPpMwGQlE
vYZG5GB2M445nZPI2OiRxE0GWDqESW++Fvr+3XCJ/Q0twUc2xiu5XgLHKTZTVM7aEt6yGPD5w94T
8Rkxz1dvLt90gDySpK6lyG/SKMyTF3ZYgra3Lmw9pFQ5H+Ces7Q+QC4wxx0m1nVN8/z7uWgLKnPj
94RzT9pmGuAwhrJay0Om0cL8XBbuEe+DA2UUIouHZGJbqqqTr1A+MtI9Yp3GzQm5IMzKX8INKTVB
mdbVPxURWDUomzwleyVuWbxxzncAYCmnQPwVRnmND5C6kpmL/aNvlDBuKWqsp3ujS7xBlSoHe+IU
+MgZjsREzRvSFtAygLh5r+BzO/9n2hcU/yZlfpg4zpB76NxnUIC3GVNvt0mnCQ82LaiowEVTChLk
dvo5ShKAn8CxjGcrHanOZtJtpOeigvM7nF+vs2SV2S/ssv5W4EKMB7ZlJNplJIEPNXdiww+HSvXT
izIfdwN6JkErkfjmrztKsAU5BLQFGYJ5lfv+kEKE/zGKMls4ULOHejtbLhFQN6elhB+BA38g6nAI
D27RxK5zOkCDrQCbpSc7ZmUA1b6fYr1LhLjskkzW3cdvGAx/On3OU5H7zljhbFy9fuiu/bwdRSfP
pKTPaTijd6hF4FvrDQbEHjMmrf8/NSOZT4eIrsw0inNJK5twu9kcAXSIVyC910i2dZj7MPiDyMBw
qnWY6ZE46oofX3VDpi2qHPXht20suulwyS3pkNpIw7Ez1LhY37ngpBmiS7tHnQ+H00xxFNxwwBu4
bcdRFqln6+PYWfb9YuRvLClo5AlGA6zlAVaUQJK9aSHuHRSpODqTXu5bLnd04oLaSrgNIvq2Exei
5NmFvcg7Dn+HtZLXzl3Z3BTqHlmAjGUVeBOEsjbn9shpW24S4x8xu4xRGiADIEm/7ARuH6917rxs
RCOdgyVdKecfuvuED5+YpuXpqhY+TvQZNVJLKY7tedBFyn3FihO9mIPaHZ8w835M7YOrMLbdDjqp
Cem7gnq5Wx6egOvB2fqEqdpeyDCzATyabUkXutjenWx9s40cTuUYHULImUdIGhTPb1275VqN3z3R
VCfPPX9F2yfccJGfJGNqxiRPm7FuzjYOQOpjvHLTWnXH9JsKsdxoNZMCjFpLelLqVy9iI9BWdm74
l/NdwYTTSrjK0Vw5hOIfFhhymKto154vPH22oQBE/4vFvX1TvemV0L6geSnsU1qUT7gF4sJDAG5W
QhRDLg5It/P9VCCPXyhASoRGdk0zdtRfgmA5yKvSeA5GDhQb1IDLJ5KIGhZiQuPFVh2HdvBMTRi7
BLbV4+8BpRcsMS9AP0bn/WyRU/nIylzsg87VjRKzKR1px7QTAUAGPNKodcsKnjh8YC/TZKdZ+JbB
rKUQRMIupudnfaUJt2YldC0KYJwM4OmHeKAOvYMK+ts7sB3X8XdbBz87DaKzkn+yA53IgANcJzEq
1LyoPDTXLWnZgUuadhZjMm2YqfU78pydw4BJw5JcZdMLC5Sm8FxBV0RS6Po6Jsz5zc5sKHP8o7EP
ib1AGR8pbJWXw4eOtEvRJ82/4BlWkroEB3Bx8zFQBkP/92SOGBRBfr2//+IH5bGC1CbQAz3KOlr8
0FdUssV4nDM7UFoHk7CEyUMEvybSZwLRqq/1rBq/CEsznQytA4gX8XWLFURkcpDhAqyF+Qqloy22
KDMDsEWwqdId7pnwQSHfVYliR4GRNNlG4e+sq478AMDBmmL14pbRBub4r27Fvz9mgfbM+GQdqFy5
ofwaFVWnk04IHfkaZwJ8E1nEouq+hP6SFxBJwsmNnKTeGxi8fu5QgMJFO3zvHfhekQc/jYYkJP8D
g2C2fOsFRbpeDJlYpPccbuPKUV1c1wQR7V9pQThtY6u0d+/LmwTJuVCa1al90LaBRRii0BsYKRwE
R84r2GZJEbGRrHx/wsGHr8kIFfjCxabzmwo6E/QvBn+YGIqiG0RiqPtdYoT4GHZpk8Vl1JhkLDsy
M93r7jXozxflqdV26NeFABhg4ov/5VYCmArhD/cCFS24kVCAWmPGnmWygJHRBHMTJ1yAGgye0k7H
Gz+nDUQ4PlgLp7t2K2maVOPW7+9z864AUX1DK53aJ+jUajdy5u5YRnSc07wkqvv2kChEtxLwlh8S
5gLJF2j5nUvYEMpHOsm8DleCbxtDk89AFwnbz4/BfSdzxZ697SSP8VKFDz+dKtmp7KWjjsBu6UG8
QEhuViCBobf/fx0Y1v7Y/dAsxUYoxHzdBzKFPfeFnkT0bZWJy7APexxBd05AhCuPSXo97Dj9DWwe
HbeES7xWhIaKF76G7cbwAK0E5n5RaZt7IIsREG799xgzmTue+S1aG5T4OpMrLYI+keKx9UepDkKm
vMUA08ENzg1kGoTHKuOGerwaHeu9/KjhcMiU8iVqpU4FeIa5xfGSai70VugShMYH04V5ND0G9U1g
AL4fFUKAmEHBbaj40FWkZ3O6hQPtsq21MVViCm3oWCsTpEiuAIKTY9KLsK53QUHp88wMOAeMe4o1
lbCtrBQcWmDWToxoxx7zETq/TNDK0aeYY8HwhZXenr+/R6XQeHLafK3Q0KjHyEDwjejYVQY9T0B/
iR9RDDHUroXid+VBfgnm/xKn7v1CY40jAxL8ZhqGBH2rYgGbMf+rPze+n7JvPGQgHeQ3FFQQFcDx
eZrTgIDpGKCuqHTYjD38zzy3eBva6e0mpYy06nEKO+q0FnwFn2ngF3fEPOP7M1PxPs079ccAAIo3
ykV22sONP6aKZcLWLjTErY7gyAonwWS/sayiiLNcKV5dLSTqk9VcjPErC+fRN78sjK2MmomltZQM
E27xgAFuKfqaTWJYx/a5TgI+nHsgzNPZ0cDXoMyx3S9PAioUxJjLHDPWI7/ogPHXFah2Jw8HKta+
G+m9MfYWjrhqJWcRgf3zIZCz3QUQxR2nbosAHvhE2fgimyImMbNOmK/Q1I3VM7VYehbvsPDjUexQ
j/w6wzbqk44PbF+xbg3EA5x8RapU02JyAi3e8at773czcnU8Stz4NHgNxB3b+WLcBG29n7792aJs
i3Uw44GlP0pTGblIUcaIWB3+beiaqHFBQu0veGV1FB99CHxDjEFprZcZo6FvjiVvsbZdfHIJuOS+
OzqlzpUfzqn+BankkbW5W5J8x4QDqSWNy9Zd1s+hRHa3Rn3s5/rPCEJRyOZx7LpRJSFR1/iQPltE
8In+Cl6da+C0xB9qrTqIG/xrf9z+HjW8kYV3tbuxiMwF3c8GuUe1qlueDM6Bc2MbweYH7GxVllik
4k667IPFVCCQYlTi1XPUSo/xvD8UQw3IH4Qgf4VrPgTA2aVTfxEQr1wnGFMhg1KiNdO6U0x/Ovql
4+AIkqypoAQis10AlWk8WZw/Hqy+J4P42+JS4U49I3NX8hHeZe/QjNNkDg844jlgP5xDsupPtoKI
Ape9ncFUUhjJCoysLKMzAGiQCVJMxTDlyP8HeYq/0q35qjI8fN6oqSGnqj6qBNv9iw7bMDZB03jO
CFa/dGjEsrl51NFuMWqBptgkHM6lSpglVAB9QLGA2rCHMbUthhW/+S//U1RZRlKH65C9glAJZ6lL
lHn5pKzj+UZ9w0Rv6oXzq0JtGrdFh/glPlJAJxHu3utO1iubYzihzUfCroebclFIaDN8YMGzJRu0
maLr/gxR1fJAqCL4CTENxk4TpMvfnFkrK4a9++xIxexisp0AuWGr1myDgogmqtKxaxokCGuJ1Sch
2ln4S6zREgjVaU1mwNWHxoGJsqKPO38VG7wa2Qf9b7Jyqvx6f2ARUKSTdxV7lAUNfFNTQ9j+FZyU
byfFWVk38vU0wGX1dtaZR0FbchDBOeyqBRn4GeNno3DaTP65yzQcf9P1JIItYsQ09BZEsOGWW50G
h/WoP5SoxUd/01OpxQo7LifzAGLxOj5mE4RzEtz9L5mI0A57APcX+ETmaRsx39l9DjNf0ApGf/F5
/mU2jN/CLS3VzPVB6ypZijgPPokUiOxSnuRs2AzduFD7aRPhgWtdAXp+UL4Jvq6ab5el7FDOJxcv
lmwZt6WVQ31tqAbRF1gxYEl2NoSBzeQjY9nqTew0znJuU+dy3xljzbzepVxUDlIQEYaeXjn188l4
8w4w9JLF3RLwnlJI7/EDRIVDi/PXXfGkEcqlFC4pAhZ2eAPkPMI8hbZSIutXdG55+oAm88L5J513
gV6v0lFClxzDqcDTD5vPKEZuIDfy7HOt/OOUMe2T6UH5KELJpCCq5pnt35U82vaWtzm/sKHvJKKg
mmGyukiupJ5hbzYq1Jiuj8R87UfioSsi4+BI8+DKdrpNIFILuiT2oapkorg/FMSaoKmHJhZKPlxo
xnKJoNtw+CrgTE3ut/WI7OsP/SGF6Vlg/ImDt4oqhqvSwuCKBCcMMcadP0zeIUiyKRmpD7Mm4+fN
3+8L86ZWh/Egdg6wKABKR2FU1EdHGDsDnGkLOpV1CED5DWJeorz9Ctr0SRuHJ/KP/EXQZ2Fx9/Id
Od4d5qj0khVGj9O+b8oc97ZN8mPIXNEvfmgCNTHc8Qqiz3gtTElLMudZFM1Gbwpv45/O4Kkizb6q
rwJE7UNWGKsI/Bt2nem0v1ca4KMY/l1zSgxAtuUvaDM13oOmTMj/82+T+bTJCWAJodKK+/8fLZ5Y
SlTvvFcp1LY95CmFkVbf3WYAczwguE92PBZWKEJusX9OfysUNtrbT+LoUq9/t9bew7D0cuePYB1U
MVL1MP/AYbWQws43izDDaDK+Asgu+3shnYodsy0xJKXxKxSR0ScXGVPp1USq90OnpYjSHHG89mNs
yWyd/fdX9B0dyeuJ2GX9xqPyTaRELUvu+vU5CzACsLWhN1JMoiZnkje1Cvi6ZBmJ61OZLJCxaKXA
BcPriAi7aDYIJtjzxpP59jmbZ5ZJpE3n+TMlTvlUR2JLE0E2mRXpTKpLasBgf+Mr5c7OAIYUsjTn
TmJoXl1G7eF1aWTKQbgKu2O2U2sRSlgMCNQO6hASr3ZlczlYLEfj/9MMdG3dLpDRXeZpB1vm8tiK
sErVJ9qyXTWsze+yLUmfadEyPY7MB/hCwRIGesU7qauxPWlHaGn/nLEpR7wBjFY4Jxs/GBkUoD9x
mAXE4w6JNitELyv7gVvJTj5cS03d/HVLWAWS6G+DnKzbhKq7JGwR0PhOc7/d3k1f5Mf7/HaqB13u
fPj0DclTIwJTrZcVXnlIUNKNohFJxARkTfPq5F0HFkqW79N3rh9wkxPvaYmt1Nv0X9aphKRNRCqN
8kEhMrYCVpL8sIDAW1tmNPEga5Z6C+HtN91WbQjc64NhyWyQ8gvp8eFWKNFbLpPwA7lhaP/c2hqq
GP/hLMTKCrECLYtLrTVukHWunW0qdl0DQOZs6qF4bcmA/73jcvWmUIMQCzHWk+HDMHiXRlPkBzUR
G5Mph4ZceS0x6Zaoz8HvbNUcfN+Q/E5FdIoPqWYoQLrVxqU1OTZm9qDBDaDnOm3RVj2BWYqgaqc2
PvP5dpcJ29dkE/uVmROcMfSRTe/TpGc8qlQ891JzUl2oUGHqYQZJiEpxevUX2oBW4cFURClZDVh1
WlOkYiA29rMRJCwCSFSeMvGuSNPJ3JX1pyp44PgNWVMMBr1DSkLLr4PPy/rUXyNeY1x4UvTlPfaK
MVlPGpaVLTw93IGhy8kPWmUzkh7qN0Wh8F3kJVGNY/pa8/MX96ZcaTKLR1byA1fkvZtXwQvdftQx
hy425KbQcQHm/PXdVw+NmMT6Vrk4yAUG9AwdYgC/+8Eee+dywfAzIzOCEzrw9Yg4cptc45tLa21b
/ZXJ8M8GABs8RyOBj1pGCRJizTgG1YAhl+wrmwF3ap/PSB61+cxPv9Od84k6SAsbEn+PTf7m+E2n
t5EQYJ246GAPJGLEEaHzCdEArGJHOkvXeNkNybUCa24bWRxZR31EcVao25MXtpSpgNdefML2z5OP
wIdY4O0/K/5Llupd/u43/eSCvh04pNPeIsTi8Cxz4Q5gzWgQZOPB2R0Ha5H6HGw1H35lMizSydJG
JXmbjZ5+Z5Sua9ADPVVYFNBKFsW0v3kiivy0upCBLj+3+ZkdimmaHZGKjxIWwtH4TaWxPRntCmOZ
aKnsb6b52DaHousFKPrDi6YHmtM21lSqiZeL9SI/3Y+HnSZDCGum0tHHxcvaVXSCDKYzaVt1ABMh
JR4dwhhsg/qbTKxishbqOZhjSSsH33XnNBnfsbRG4KWGULOJb9J+NgFJLm09CTb7siaBm9byu51l
JjHfkvxbRD0SDARdyVZd8JJGOySVyGIBeNbcJhH8ibgG1q0OBz5YL+0v0lh5WUGuofPFFJDJgMOS
7O5I/xIQhTuPnBrmMOCcj7hk+CL0CWJ9NSs7sKWc1UAteXvi9+Y0qZI+hwmIVjkudmd3x1LU5tIE
jmXpx7zuy7ZUQ+99FTeGyZfLeupvmgt1Y7YcpzxFSTgonZk1ng8vPXwUNrv198zVVNpHi7mac3Oi
FXYmDLnnEz6KM+RkrwYRgzzWwkAV3kzAG1f7D7Q4NXXDXLOSYT53THdMaNHfkkVxBsVi5c/efV1G
UZhpusB/w3fT1XsUtAjYXfSGdARQ3MZ/SYHr8rs11gkyi2Mk+TrJ1V1PUFlNNvqAAKXERcSaLPj1
ftgd0J42FVE7WWhNCVuzKqQyXk0CYYQE8RxlZfyEoSTCZ8w/JQJVgyv+igRLwgHrm6lXPlKRcugQ
gay5RklTOOecbTa6VuxQiQWK9GFnUGRxQ9Vw6ZoGVPjXz3rURKWBvXI34HgzkQTyJef1XQDDLZsp
ITockOdjoYDwOyrUzjSt/i+7P8rtq3uvm2ObC7HN1T28eaSdjZLE1NoeoJ4seHvgsmLJmy/OVq3U
DEkyRqroOV6jrZF/EblonpKRZ/qQG0oQ5CTW2onD/jn0GHWkI6GyQYalGLA7cOqO0Fvka7by5CE2
LsXgBg1fGBPBGr4QUc1QsUtVjnr2vGTBop39r/vHNtxWPeqIRRcBVaREXlGGKklkPas+K/TlYH9g
fFQXK88QAJ99VTtc5zhx2Q0wRHnpVEzLGio3AZKnUTN5HV2YSjzSDDtypCiD/K5hmPIvr0+GnpIU
qwBVbqPwGHuvCsinLwKEHTW3dqwc7i9sQl7H9nz2+Pucxiyr3nEh1dUzfZh9z8pmn6ClSxtoK7Tf
e3BxbFAE1MM/KsWdw2ZZH8ikHlNqogd9cGpcLSZMpJPTBAlXgu9tHaFmESqEe4VOLQX/pYJRLe1y
5GKWjGWr7H7kl1npRB8BAJYNdY3NbmKKweEXJz9Tm8bWzWh+j1OX1GKKrNq4nhHtL6t05RqTTiMx
vUETOfkWChsWb/KYfkLt+cSBeUvSx3RyPFbmMUm72AfAZgJdP1AgCmgHQqn/s/h3NB2iIi1/m42B
VPDECDJwp+T61sNr4c6D4KzO2FgTvHGuAfl69+muZjeTaOypbKQ6s4e1F37QuWOA7ADBaO9nA9mS
UYqsbzTty0NIxyYM/9l3lKmVaavX6J7AUuuu/CsWvzm/XbMJwA5oaoaBh/6URxJT2DsH5M29Jmuh
0P1FB4Ki4fzBu62v2IYfzb1w1x2U5hqy3kGZz/thrzGT973eXvpSQYSTzFonRPBM0mHoXWPwKZjB
0vNcWveK4zYoMqm8eT213PPq4WgzW5DwcW9F65FzLlOTeEDoeC97veTYHJUlOXA2WqNYNzqju66Z
M/8r5b9kF2pWP1z32ZZEmLkD/YI73dnIDI/F35tjTJyhHbpmkV6HmLVMLwFjltkSqs2SKhXxrQNj
jM8Pl3mGyIRS1y4eRKGYoSEDIHoT7RUUrkaKPI5fGwTDiFBc4nAx9zynVEbA3nEZKqWyrVufz7Hz
dWPrRPd0R0lXTWRYd46fY9Spby+Bi79Q79BHKFkjeck99hcr0jef30lHRFVsneBYJ+N3POBqstv4
0LPsszDqtR1FYWkP61MHawjHMgGhYW/S2MUxlG01uCOANhq+VgZrbsxWeiH0w8U/bf2NVkUs8MvI
+lnkB5FCuVBbrP1jWESmdcl24szCi7QjEQWkppB46cds6libiYDjrIzxtZ6gB49iCnAvAl1jSp42
/PK10gI6Ipiq5Zfa0i739w4soSeu5AQMjvFj3FH1wMjRSTXQC7ofxeyDzyaUICZWuPDugzr+/ZfI
LmOyfPDcqx75ZOocVankHGfvqfynMKIo4MjCCL3zawrc8NRy+dvIUYe7cQX/0yS2f6hSUqte2eEA
fLDpiuvfgt1ynOC+83t8SC1evJPPo07eRTgYud9NZ1ePnPtXON4EknacR92RmoeI9jMAEwwQnrGB
ORkM5JN0FWnYILiED1WjAHzBveQFLFyaX9YLhthCHt7Y5sF2U5cI9dRGDzWpQwV+4GNDORCm2iGP
UVR00q1tQXp5ZlL3pOxLC55zocJiHQfRFnItvTkeQ4m8QQvxc5m5aaUO+O0md2XeUlhIRpD6alnB
2V4ItsDZrAWCJq9NoGiRs3MSwFy0BpAdhOJVA/dnB+X80xowXFGs4w0DLC8lxcz9yDp2/LUgu/Tg
bGtHCW/zBLgbWSselg/5sReuyhT3bM2ZrnrUxvtk46Gi/CjTVaeqxhr7aeYtLCXm61s4o5HRPmZm
8rrA3gaVChUtzIjEimXBSnRahd/1gDn7dpn9v9o63U/sU1uiTBGug1eC4e9QnWB5GuClWcEV7nIF
xrFKFCaXAhsjMBMnXra1Bzx5Yo3IdrIQQGjbsrFBHA+d5BvK9a79xaJdWygqMLSgm++0CCE/Xf6y
H4/1eOMVwBT9xH3wEKverrdR6vjE7wivXcEHfsIiomxWyvM0YixvAvqS9Y91vjiZ4iPSpypgz+Ze
4Gaq22eZzEGklUotV8MSEmkKI+5I9FP/7jdn40Ej6s7mmGhF4OT5MXaeJEdebhNzRHgVJ8DqcO0N
kCuo+GD6Q++RW1u2SCj4UMwiHPCfWHbXlKDOkSY6uOecHKLuLgC+mIJ6Z4KBvAfrbB8bEwtn9SZY
eQFZM4AODnKe74I9D0lVLpHIgHidjmrFICvNUicWl9P/+8PHR5PXSJN2VKoH38pBn/bwpWOQBSPb
JaCe1hlp7Huw5AfRbeKWuzNtEkGDzuJtDOWRx8vRkjHLQ2wIbzov1vGkkP3nZQacBti/z4lubVug
9wrfOFdt1yBuUTmkJcZBxyngkSbhGiafVqD9FXru2sgkoQMQoW74cADjB/u4M/EedVUIohQb5ml0
uN7VfbafEU8alq0hC4hEHRx1jrUFmtFr9Ib1M/qRDwZGHqliIwzWr9UWrMfELmNKU7BJ+gXfqlSA
SyC5zzXGVll/P1SyVS5mfqx4nSD9Le/WKl+pSfs+04h9wd15gUtQgdIiOIXxFQkKjZLXQc50jhwM
ZYb0S+V5ZAHnBAkXRxno/Jtnco7wKYau7lg4aZ62yzmSvPIUU8KkuNiECLN+YyWUb8NVDut9qOLM
D9xcgzcgkl6XTW/1Lktvw73ol3WP9IxJ7B8ftMnremunSwqeyDjGFBzZjNsRGN7+0rrjshyi11sx
H4s5VnUtF6FkG6nx+uhOAe8AJ8zTIDYbaNp4SSp8MRJqMEZtI7sT+XpaCFMgzv/5TuCdGkBVk9EM
2lvDDE4s5EtJo3EB3mpQ5HkDgjz1E7umozawfdfD1PlommT26fqFMk/97JVxbeBa6AHoppWDwmLc
EqRi/zDlTAGQ6VyfuX5dkT8myMC/oB8SVjZ1UcRuYRoILwmrCZ9z0+Ysyy1kYGifVec3Rf8ZrG97
pmuvxBAgr+Ht9jzrLMCOK8oioF+VOV1M+2u/ElwQodW04tcEoS22EbaVl8IwDhNwfjLagrzLsPXo
ar8MVxJ1LeyNef6pYkeS18I1B6atjDxY3ZlQ2TNWSYuYh6bkwqU2/KJG2xFdfiWZs7h/gCUrYDY4
0mF4FazxGOjwi0GgAzfV7hmkbb7hj6AXVmfpxwP7VpwOddnd10V52IR3ZMK5v+L2PfgWIyFo+5kc
VRbkr6ErIMwCCj2ILuNWPDLNClzytpoTQYIVZ1JaVDA03W2/TG+2kA3lfO36Im6i+o9SrtRsY45i
4hD2P8LfvS4yDcqwKOjq/EkoolDO++8SrpIVwDzcO3/K9JxsDZdSG4SnDoBMpK8Q/o7/+c4Nzn9/
5EwR0bqTmmW5ZhoDw25HZUQD43d+nVCSXzbOIEsudg6OKSwkHPPqwIPHdsmLz3CKNdpytcHBsDjq
+vI/dyRxFxU3+Z7D4v2ReCwZI4C2LYZaUnocdMJAVC/Ahn75LplHw1LMuM2APp8aMNTjmax3fJ3u
hl6MMe/eut6WMxxWaaZqPOy0uZPC1np6Mr5ZGx6yA2Ij5WxXgRp4OtGFJdxoHiKlX8fdc3XS0Cz5
dl8Ma5Ru7ve1s9iVQfTj9lFl74E0Nno6uFkUKL/1gsp9pauY2IGNuDxGszvbEYC1laKhjzx4poZG
E3jbDqXIDrUlfWX44lQJagzSPtpIRCQ4Yt5y8in/2b5wO8kWYSM21qNpY3LerLi8D2ZY29TEo32o
8/prrgQW3akCaaTIcdQnBmzJcodnRkUoBw7DBuaxuMfROVT2DYkJQv5AfT0HN8iQQ7vMe9LyyPbO
j8b0MrrgpjJ2QTr1mJWnebZgsjZ7QoasYs0EBWk0LV3q5YzAYtzRz2OGCg0q28hLh6qJmTLyngWB
M9mJyt6HG77V8fiCCczP+CC1darNA6xco/VZLqhAKZLWJJXed/1/MZTD9hH87b7kVIjzPv8UNtNs
qxvJ9frPyiJ6Rw3plUkv0WuasydJy5sZkKX0d7v+4Zn1fZ2Ti7izTR8iwW33tCqJDOTDReMwdTDF
qm2ovutFc/k0ze1cvQncwSWuaKQmt6TTL5XfVlG7i0ezqfnCmTPvYUTqITH5vylSGI0E/iPa71nI
ZHeqw9R499GMc0c05T7EcKH5EePjNwjmKf13XHDMsYgkWFE+3dKfLa5Dd3z/BZvWBi0igWMBTk3u
3wuCYlJrHPU8sNKdlauUVtEV2WlB9vvyFp1v2ueAxLkfQjoB9SOlpE4frM194R9buKqzuS7xOSKj
jjSB2ilpYkUwXdS7Ig40JMMounetVmVG+9eVo4GTKukZ1sDZCNimL07+u1oEJt3xMdaoZQyRccMJ
METyQVkDVMPCJxJNwskqMihgb4ZPrWzL15uCpgBg5zmRS32LlfnbaOVvxyg6w/Y95NaVZCgwzGgU
5T2a9+dHWECTBX6JQwHy9zn6ZS2c6AyjoA7Ey6MvVhnmNDqbptipmPNAytkkk6pkDYsxTen8VHhJ
dbEZiq3SRf9/GS3d9P+qDeUKVWhei51W7m4lOSmaDsS1/mx2fLONH3DFzmfCRBMGl9n29AZiJL1h
0NyKhxLH98Ti/lj/fYuC48XPVarOmiOTWNBZXCkyjFlZVI7/xRpP1+oH0Q81/z/qcblJfUHR+J6b
q8ZtTtDevtlPPQSZfWn95s8s9022hwv8ijwEa3PNc7oG5tM2QdPLUTSBVsHtktrtuNR6myJXjp78
6qxMoYFlYFzgw5IfLjVqTnRWpUI/dFPrVj0UTuSBgKB9OdQTbXvs0BPp0kBwfyxUdtHn/ZeNP/yG
o13d2xX1yLRt8XAu0EOIL29xzOImwT5yCyCMRpMeiQk8VTQJMdbFZ/lAhHxongEV/VbHAERmG/lz
bqgUYruNoZHX84jkrjXsb++/TT/DqasjzL/3K9rA1MXvKo/vFOqBlt4/HuiyGmepfpFd5FI8Krit
4iPSYYSy7QB8Efe0SiEAzAZYF5UZpt54HVLeYp3Y9tX/acDDq8pW+cTlkx7ljG/PLc4NkzmnNrcy
fTeefo5wf1r/+PsSjqxVcJlWDgkLNXz8REwqK2zru2Xez4u2AkkSgaLenr/fVtSdqwVwrLZ1tCFN
nxfZeyFUim9AutBHyMX1YmHdRgIC4RR/cBSgxO2+WfvXBOB4Q90Z94kWcx/j/9h8//2JI1Iz+L40
KdN38Fu90O2E95pnmZNyvE1uPLeiVmFmXhg4JhHZBxTEqPiNzjer3gVduT2Ceak5ddwBMQQbMpMm
KvcaSsaK85qoAnnurIcjDVJevoXOdgkxKJAktbZvaOISD9Cx535vFenzV5T5Fuk+EVPpJM4NwWgW
j3i9nzfiVh0xz76j00TWG3BPBOOo5kV0doD7mFU7kX80+Km6IgIz4QUP07U3ITWiuV7h2dWLw9so
wpGlemW2/RfSQQa3mjCFG6XNfkIxFYjNTGW19zLqntRHbbGLlw7BW9QplXLKrCvHPWDQGE7a2oa8
Z8sZtkMXHzSvtR3zfM+2PgYR0C/DRe5ylnVdFoVvYinWGcye5Fx9OccE3+BCFp7N0j0Im98+Xj2l
qM231fI1h85TojHDzvQFoQcBqyeC1fyYi08yCxQGfulJ0g9DIBwtA/5DPLCXMWTyzaec2nSkqiqD
z9naUkZWc1dWxVP0tMjhaITcj7CjLgjN6mAio3z0t5TaZyM1PpdNh8RJJqq99pMeeIwlVZYdO5O2
bd+CY+NCZlLg/1KH31rD1A97jlssXhjBJrOY54NJymw7yweMfr9NawdjEU2r6V1i3Cj1VY4DVPge
KBQMpsAyQPQGRc0v7a2ehlF65ccObWja0Jih9w+DK27gpI7yDE0txe46gomPE5RhWbEytFwLy4hp
9bf5ZhfYf+qgN5geF3tsz7sMNIlI3eRS4FdZGhEjFcHOjF/cClYJXOjVHjGV4pUp7pHAYE9v/Ch6
+tAEnG8Kb5ljav/y9jaNNOk8IEmRJsY2HtCzBcPEbODaqNRn7FWz/GfVRouLSUDuWY0c90hC0q9N
Z4X6AcUP4OHvMJ/if06QyHnhZAo+V/e2XFUODAaF6Y7nYJDEIv1Va6zPpQWEnE6ocNyq5zJVtJ1b
UbBF71OiPK5lzBawYgWOA++k1t7hzViEmskAuBOI0fXfFeoCvCXsOvhRJKHA5kYLQbuZjhD0ceGg
CUmk3Z4Oe6kroQjKj4wGGCQtZZQh+pua6e7WZyX6x0MWj2FzGE5OT3QCZbTrXh7IlU63GjmIfWPx
l/cVyw72+DSTPvUPhNRMYLeQJRMztlXHcU08RCiukOaCn/4VWY4kuZrcr+TwEtKiTuy93ECy7oQC
uo370zHqszctCod7En8XPMg+cNBokVBLHprEN0OrvNwZtVOkVv5RH0CxHrzVh8jK35OyawFHdorP
1tNlJ9zML1vTONDAvoxYevHwCfeNv5ysc7/48hGEkY2qWNzTKzlQBVYkFuSh03ISZY4nd+C0ksN/
O5OhoZRgGKQOkGnszzwI96shXp4bmRZ1s/2fssRaBQGZOxwDUfJArVOaTSQmG2Bwk6ewdkMhFThV
+pAKPsJWiEGnrznesCXGGsXrmzDnq1iDnrq0NZzYLEgFqhfW+kQZuMtertW+h1glXFaiCDvvreJh
j42uad89cEl92VLCejrqJTgTn58nlhL469AE8+rzZNf3WKoSPPQKAUxlRojinSEwmHMQqMAtGHXw
rEs8pn9xsn8Avh7qmWwsyNOQdFekqtIKJEWMYqavf8pIM8hW6Cs0NYh1bSz7naayzwwDzUjafUu9
dpDkYKdLWnjdHPCK7lSKWfZw35LE+/kRjUfyOyPL1lQ+Rm4ESI+JucEq9kilBk0lXW32l0Jwew1S
kdfj/8csr29DPuVZrclEB0t9NhGUgDUwPcePlbQ6Tx9WD0OmZd5/C3KPrY2vYV2Aee673/okaeJ8
P4JS6sLtELHVKQt7Zer4DT6Ho3flVTI+XNSWAd5xMTAA0xNWEzLKcMN0b6x7tq1vZvAG1vZRJcLe
WErwMSzu3grlyZ0usi8prERUke5Ofm2BxC/szqXuFwx+g55yJE0oPTsS+3HacGmFoohbHXnncmoy
M+Rff2tvMqPbcWkMWCjejSzhP+ttjixf5edKZhPCjHm8rhnGyWCCVcNLxzQeZ35axJRpSRlE1Oim
Xq75x/fljeBu+1s5xUKld/ZUjS+cgnbyOWZ3d/J1A7ByZhKQ23oOAbl13BEcX09mjcqQQ++VIyWu
1kWLevI+lg4VTm1Hjg1eHlPvWtdj/+2lgZoaiz/B1mGT0gR+xoeNRNmUtXGXuni16tWZZzuos0tR
Y9VxIHkhH/0sngcZCFDba2mET2hsK9lmxwUGDZ+phqkpOLHzZpSVL4mpJfW7UoUanqWJFUqzRzES
Pz2MzWQx2tS0Yr4wHxGqQ7wJN+PLFELy1FKj7uQ/LDPMIchxTYrugcgyb/f9S8WQXZ+uhGXdzat1
2/EOeg5lpVEggyEHA1QCFYLt+qFQ1D37watfrV8w2dgIQ5t/cwbXfz6rOa27eepLArGIvcC4bx3l
ae6jVrgNRvbxHjFl7vCFPNMyqIBbgj5oOdcbDAZLgNzTzB83WwJ+gfP9yWW0ezgAF8C8NtJysg8h
FPwEHlLGibbZ6+qEmKeKddJbnd7dPFcQw4QL8cutYoCLmOrpON10aFTfej9ddy0nqcOUekEu1lwY
vXxhZH2sdmS207x3+wEnwkQ1aZJwA956u3hCDFN4Gh5EAPlyziQi9fxLtwxelLJMpmMwvSOrmYVb
tinMo/LEhz7gRoOq2E5nNWfXrw4dNvGR9d4pvQYUiJKfh6FQP/uNwy9eOrUWUW84LxL3YX0MRA7E
8n2PVa4iZulPM1gDLklLoAvRnqgo8bJLn0XMFQcuQS8209VkmCOLiG/c8uDquavKX7ocGfCgNxIj
HUrrbzLeAjukokpfbPzUQD6u9yXzBzHo2fxtogf3vSxSt5zGihH+4hGw8UQy9vDjAXMgzVgU5TJg
JvZhFZyoR3AFVdMrAdqPjz6+06QF64eAyMwSiPuce/c83yt1g0vM5s3A33l3bsHoX9MkBIAYhUsD
Vf91nkbxTQ85EWeTuvKiZf6ysNBWK4wHTgt76qSpExjWBUVaVGbW/dGbQel1wegkHqYiIy0XbMWy
+8sNumBLmGqtBr3dv8OtAuNU57nugnMHJ3yedHjV4iUYZzmcHG2xZy73Hi/cT1LB2tushrdY4qHu
KlbFEEHJYfDv5cNPRTEDkmQ66TdhgQZKg719zNldzZb3H+FoW+gZtm5lFg3v6Vh4j8Nx1QKxYy6B
HH5myBjQd8kIOMEjtgi/OmFB/pHsIuzpb7CEUGzM/LYsU3HN0n+aRs0aGLbsyMAZSzq3Xp1s+jov
DQhh4ZnnmOYyVlzg1svWXJ62KJmizuSIIVLukSwNbXk55CLxsA4P6ob5CEFmHkL9DIJSCl7tji7T
Jq+6UgkeWU09+FWOd7El7RkVYLwoAndDYeKQVQItxm1IE5N/nFVFQusE95pKR87COnD8VkF1nrUa
jxdQBKGjfMm6Ur34abRavJG78hGDiq/mBsJK+EZjHwwtiTvKYzuTr0ZPjfb9Nkski0lIsDkLQXOi
ZVzj0LXdApxPk+9b7KxiZOjMVWAfXhxbXkqvJlXUsVeQOQF1R5tvc+WMTYpuyKwGO+Nihj1pPBsT
3Pd6NvbYPkjMwGonEHyy4q8i/jl1TsG1bZlaYJbuT86s+BdWB21TVPqPArM197VTbBhyNNfnOObU
ZXRIbWOc3H7lSHtyk2hM5idFVZmGbOCAJIl9aigc5i8C6aOo8P1Q6G+bCSLtslHCiPxvk57NhInk
YBXljGlFlqCY8Lbx+vzcSnhPIKhXK9iCUtcqx7ZKOPjXJgY5aTA4jzi8ZmT5zHPD6IEkX6L1+iIc
ZyE+evN1LrJektp/CM+BBJmrb7syEQDoWVHcGLF3EwjvfIvRYVYadbsoPCOfHNx2uwIIzf967li3
ycOPQGe2+zsEg68sP7Fa71WeGINmO5NDa5OrUCjtiONemaN6L0dUTyz+TnSYnj/wZLWmPdbAOwrF
xSls+t5TEVoo1BZQdcH+7Y1kFHUbBiN9gL8IAP16b9zx9ubOPPty0kGNjal/BIXgoNajQBZGmJxq
8AQ1oIGqsVyJs9KmPQihSRpxX2e/a/jAXy5Gr/YMRG5HZhmFCdjOSKO1rNRylz3i4QnHuy7kn3sB
A9nrYIkMRKz0TYQv3kgb7+kh/ucq113jtTgyEJdUoPIfEzVQMFKu5ZP0e16U6uIOIePK5SCjJxVr
D3CF2Fg1Vm3puzm5buoP25jHpVWpD2ySwnxIu72xBS80z8mntIUp3X9aLpfQtgsr1sXzjTLOebUj
tmXrBDUxU7cpxojKFk3qNfIElNrbiP2luUuOiAiIuLqQl2AUQru/Jt8F9TZnYQYSOqy5zZVqv7I/
npTdwaXM6vlm+C41/Rxorq5qbSyXx7ixxEJCfcZSDVFVIKl4KXxrZE6rmu1wkH87TsGehteQqFUW
yd7inztO/V9ICxdQr8ny+Bi86dHz0wEOGJMUBxp2biznBcyQc/+IpWoROAPZmpY11Tn0qRBLCov3
qzlCIafgESQ6TN49e/aqDZLHl6KokAbV6G71guteJUuk+Rs3PKkZIB2en3AJBkTap3MyrSlw5ka6
MUvPdxs6Z0NkQQKLZwfejEFfjo4tcCA4hc1WKBCkzEtr50kS0ttkaaIwNtoY9wL8i52lWnFRIX5q
g/qXHRL5FJuHP+B6mj5zH/CzK/U1mCq7WdanxSxFBun6OErRGxEZc2QxfOaWCr1Q60WQ2ZFbExV1
tBIl3oNb7KMEL/vVQ5kcH55max8MyjFmPgP3DVEKvZH4SX0X2SEspVNs0ZxkEI4AYHS0HZGGE8mh
dhE+izrs2shOOiZcwPkTH95UIEUtF7SsTRCaleR6+0Q6DcBLD6DnOjRtLOdacxKDpYwQDQxlilxB
lUC8OqwIQ93BEH9aOJ6MxVDztMxotiIxt7GDoOtogKXXHpag9mtIYftrXdHRz7u8FArM6lJH5E0H
dTl74FUNNm/kgqpJDPLvGUQkyO9GHzo5jDezcV6n+Nr1v+8/mr0WdUKCdwahT5dTUMLkZgviq96H
WvbEcSAkOIMquliA7U2ieFHQcBEnOY/SsMtb1nJXprMygFTlx/S2T5DfkV5jNisgREFOepKeJkMa
tFoXgjwVED7mpnUAHVk2exyKnA6WiwgJSP9CTVH3xkKx9uyot6gZjdec9yh46zivJ4hHrsgPLcor
DB+qLsaWyQ5O29IRSHOsqWH7/KdODcTK7b+KMo7jv0lK+3ZTSxOpGkIApGpW/431Qs7iRDPfnJTn
SnIt1t7ozRgfgJLjBOgX8GukVSS9dR1MaZBYVhxhM95gkbuglmslvBPvv4uu1hOIMtRJ3ogVqqEJ
/LVmE068409UEnOuougDvsCn9aO/xzKZ4Bub160yTTDQG00fWiFHBQ/N8MJqbhjTWBMqJvoQDbNd
8GpJIZC3Fxa4gKFggPTCT7nKPU5oZKA67tLxDtz91tFV+e0r8nTgfDcBaTTpjdBYnONDk4E32uSH
MdT7qe/tQ+k6SFhigJmy8GLDcckmYRWxywBwz/5GMlJBuV3SMMQwk2JRTbD9nhVrFhPjE7yzlp3x
qOH27aVYz3f08gVXdstm8fC7Kn4QNXLJqt3LSzQl2F3AyykOHkSu2pwlQOSOfDZvN7C4ssj6kUkG
Rf/mEBtSxnilvVxn+6GTFNU3ja5XHZdVVEdSKj9s1ZAjsU5JdlWOaNd9sOcr1dVPI9jk1QThPwo3
C4mrSYZ/z0FABAhjNiZPBnl7x/V2shIZdYdUO8ChWhEwsQoQasNjmrFeLIl7VQ+A5R5dK/GeTZev
UssodGF/dWet+0vYd3yyn5p0FJLj55hDC9eYkRZhQuHrdTyOQpK7nPHqT5kdYs9YnlDGxtk+hkY2
vatC/1oGjBERUUSEXTeYcHJsn4o+m5v8Sku7qw/nxnL6ieotrLmIt/ld0PN/sxZD//j4YlMQU5B/
z2DkDpvaVyibgIaVo2Zs6/ejcr7Y3wYJyMqCyvst1Ts6vhDyLaqe7PalR5yzaqyX7CaUd0AkpTX7
JkJt+GeT0svptdEacVEPvBQz1IqbucABpVRC1I3ziYHzIfH+p5HMMimM2ATPIaX/L9BPmrwWHoqq
cBstBZzRGpJIaHofB2MeN7xB6naR/PJCQSypPpq5aC7yl5Y2mobGlgF9EPoqeFofenjSE6HDtqbF
/YdGZSLYgCqvMNYcaqsORTIAuOP0oDCBy6bQHyzNChZ1CZI7Imkzb5KktZ6+5wZDQXEoev6ucy1b
lLJeBL2lG8M3Rx1PCdvllRSPPKTD4FsCvxSQlGGN14B7YYxzgXBoj/kB/kCNL3f7iQYf7NsX0LWm
xIf0Z8R8AxUdBKYpaDPxHTZeuY6AMQKZ1SyneRqBjZj10E0rHNTXAFUc9psxWy5YCO5bjU4RiS49
vpFZmhdM6qCNNpovOjKkIgv9hmIMXygLHzInE/b4u6qBD+dtaNRqXtCt3KRalhQDWwbhZQJj3VGl
9AuaJ7hmof9aV9squjxHcZi0x2zeANjaY2Ve+roNuZQObQXXERcJELQZBvKqSS9jAtGXebSOPwHT
LOi0PydRtmsV4dP6x7cIc1vGP5hM1QA594+/1ChJ8pvQq6Whv4/XibrmJL8NjFXeiTnQZZrshM7N
yLgXxV0JVlx7hafm6rxqz+qDSfvKI+1yd5eDmqvP3yNAinucjWxx+9DhcjsbPS0OVNLDKWT9ttvR
yJI5GDkLH/+/33rHClaQKylKsAiHa9/gfxDRA/hv6rp5xq4ygz8QS1ePnYT2XwFXZwSgraBdgnWp
LFcKZKXkDdy1t8kanXtnu5kJa0i/Wd66X52WQ8C6Bmeud2eF6S8an5g4kK7ZLUpwq+L2R1GBU4nu
uG3E+/m10zNDzZUmzMgF5eZu7v5P57SvQaokAkkDr9NRzYSmlIFOCZDyNBaMEyvL8CNp2t/WJNUq
YRTXSUQw3Dqxowt+/R6+oVupIEZ04bYXkJlNCPiBvquv49V57kxR8TW7aZXbCmbBwf4Z1Co6Cj9+
OQ0WeBL4Uj/QcCurHC8sg7QxurPPjYDKG/ktPbvdFhGxSgPddu9rN54MLqWKkr/4+xkL3lLD+xoW
FZ9SSYPTWlGZkAkHY2TosnR40LZZAdoucDgA8VZvpg+CVgs0ndxdZaB/QSSpFvHu19wcJ+fEL6hZ
dkn+Z1ydnmj3c6Rd366NmGC8bV14C0rMdEAOvRtAsCzU4j2ZuJERx0j+YZXEu8J36j13ke7tQHB7
XO9jfVjxIoRBQpJxcVB/Qjdn1Zz7tmxyd/61QwLw581jGOALCnfZ3ldiXzfb6nQ6QN+nxf35A0/Y
Ql/opvVzXrL6cDg/SguHk5G3TmbH8i+XvamrkNrp/UYAlGVlIdCyhR9+Bc2SILXMpr90+PpOO5rB
D12ObGXSDeYNsPk51J3fsWBVqBOdDGhUbFCsQUc9UolSQcnGt1Wuk+p44XR58VRe7AzO1C3sYdJt
ly1BYd8OHkmyUGjo8HAt5SL4RTQSdWpruyqFvt/2xfDwlUjqwXHPD7AMsP+aGYtvrfsfPimnER85
06DTZjqu5nTenZHLpTLH0E16olvoSGXXxCSx5eNS/Szkb7Z7GXpZRYBGmmZ3Eb5++F7ILQPbO973
gyEf7FiiRWuWPNht5vf16irfdmg8UYhqkuDlk3sj/rsVR3la2S2UPluDmhaTpcrwMNAttu11S6N0
FEu7TBWnyEyvx+Hl0eWeTMyqsrhJfzd0fe1gW20TOeJly+1Sk7Bz0mxgtBFOwyRIQE6bNiKIfJ8N
b2LudJcB3zN2EjUYiwZt54/whtJ8b+96ZM6x/EymfClq8C91hIyJjqcV91XxeCUa89QQSoRxzhKF
i/vaeww3Gl8CzxoZyhm7ZnHy6N72Ij4viTHpBIhXH8UU37QD8aomQTMTjwMaeOM30CjKSLTGZlxs
lQ1rbRIJSE5qVMmkWARMTzpPm66WDum+hKkAngF+Y9/uo1nn8vbHoHr5fsFbo3OuhQWlReIPQ0HN
xKaSEHnHxQ7jgg9yp9Qzxq9CpTU14Oxe8bOUk9G8IGkvzR4nZjgEbfsuuGlT9YFtG4PkEER84NbD
6vFq7f5plsq+bWiKjo9s3GaSVw7rzduTbHc2bO3/VQbUOfoAJJIkNBLsutuYuzwZmmP8N7Qzu8k0
oTsiQ4mUgnJ6cpFwzwLXdNhDDZ4XRmRpGzsjr9xAmtelnQu2dvwOIIqde+y0Bvn0YjP/U3FZK2Qf
a5gzLp0XL0kAhczrNuUn2QJvZbJHHu4ZRXHKuzkcqKEty/QDj74yXPABnt1kxW95f9EccemNTalG
geb3R2YpMwkZ1/cVXs3DCcB/XpAu3AoBq5WaGrNFyLPzs4dNTY5dZ6eS01EJeejHOLSZO9GYXeC7
naobWcDWdfiBeHiQ+mFWbcOw4hyecz8FKpHt18lK41/wA9OEkTk/n2hiiDYfzedI7y4l6WY97HBp
CaBVGUhuzwaYzNg8InHTAtuxB9BKhqG0nu3JbQYQ4XC24t2qnBqksoZLl5GX3pHTtGosPRfQQ972
qRPHXtVOJ86m8mySm++5Lf7EaCMD9ajAiA6vny/oYgGu79roF5vr/qabTRA6qYrpwqOwcdcbmCMk
HEIUAwzOIntvdqxeBygxl0Zfcb7b26CD/YxXZZ6nnc7tIhV+grrwEEfFLzRbAEdjH4pYa1FqyAD9
m3++m/FSiOUWGSe/0yL//VkcSG8ZIy+xjobGXTMZVUsP+eyOEwD03CDHSdxIg4Iq025TQzyyw5Ug
OeObtBZ/a107RvRfCZWZj12GDLH0JoYmivoUcBjZLULgtREDysAn2XvcN+RZpFmhHVoiuv6OmTKX
mxEOsMV31XIdrWjxesNQeTp20RbGHRJXWKbMcfXOi1CudPOxhJJnIB142ZTvkk3HChQf7bpBwdmr
hqcQ+nanWx+hQsz6zxy+owuGF+pqrkt9SrnKL+nJyT9dglMF4b3cY2webrof19qViLoDvSSdknjf
IbUHQeAnOpGPaw4qTryERAOX4W4HLIth0I1l13TC0ExZ+YHgbjg/bwBWSJTzeeLpFXgYqGv82tpI
9HRcbBsDVFlrClgXFC1PDFNEuwLSyxEWuna8E1ZLuO6gI1wpAmNDWTa8QzAcRHG+3mwj+DQIbTVk
HEjq2cdFQZyQlMienTs/CYX1B6/ADrckXcuC+6zQKmWC/4K1LLkyzN5nzpj7m1ZRiA5pu3s1TfLn
oRGaEDbKv09vnA6JHDQbeToQtMKI9T5nUM1/YQzbKsF+CwYE0ZVYu32wFc0FDiFYYxrRwRQkEq8A
GzURDTVqsXGg4o5FXI1CvNu89Vgn4Op1wWVAuUWuapQGuZj+pTHH4N6WEpl4aA2ERXmv34lbliEM
l3osxzIQb/ceeNchjUKecj+zRLaQGBN9XEFBXwwNWURBgsHV+zzQdXOUafyiDDfiuR4018d4VeQB
kV+ibF0I/zcdmoBngt5wQoMshznUklNmCAio80NotNrX/W94A0/bxAwRHNVBbdU5LwOHs957ASqB
XizvpXYZ1VFU+kCbRTgsOLioQp/5E/YmPbOF8KgvXsoEXpekZWmclz0Lw6bjlm9aVSQezNucv0FB
nk7R+Ypd/GYe7zE78IXetU+oa02SOsLcgJWl58UaBEYrKnkY1dPhOMaPBhYgp7PQ88h2+MKrIIWL
uMR/e8W5JEKn/3r0/IcsHRG+huwffnZ6JjC2yIayu9TT557CTRs7puLZuauAZP2qHbIAsMjI8PZK
tjHkTAaw7RW/mB8xtml7OndHLUlRRtUW+tOMmhnNayyybgojBV8J63jnOUYeV20FS5j7+tgnd1HS
1ZAF4olAm492v6fmHMMF9OqsGULADJVgOhTUj9hdTl1yTiklUVVOPe8UJ3gQDs2hj/Xk57cjW43k
WtBVrNppbEWleL69i/F7h9f+nSTwp1FQl/YFQABF0SYd/8SpV8AAWPV5F0SP+v4iIZE4Qwvwzlmn
O6/mHYnK/XYd7mOqmiS206LIX/H7QUXZ+NvjSMOhu7YbF/qVAvBMj9DDgIFPc06wQ5TfMaQ2bzkp
Skyi3pU5sG04COWOOHmCXxjBtIwUXXmTOBFoLixxJUGL36TGSoWcizAmeF3ZU3m1sBYRcRaIRWn9
lymNnq/osRU/ZVep5/WeTDclBmlbMK5AyDueU/V8G58dGKGjHhlzqod/auMYIuyuG+6tovpVBMSR
0/jMEdcvCr4iw2AYS4UXrjNiQV6kgpysXID44Qccpa3x1moiWPoR5nJ4l0Uhvw9EOQ+uIdWVUOUI
Z9xwo1Zq2gi8xsq7JfkP01QkMjdeh7pgljuWtFTyP7MSxbbGaRDc3vqGtyn6P1tSku9Zo7e2oxmV
DrVCI9LaNYkZSVAXZJ20OxdEYSGP7p15ByAqy6zqFrYFMSAEBVl3JVT9nLZudk3uQhl7XRAxdsxY
r1Zc2W4QpMLNhSXY0nJ4Vyqmox9Gf6ZMxFIF0tJ/l3T2LjHH/JNVAemIUh6mw3Y8DX02pGgUiG+R
lKCIEWXeajHxlYQ3R8Wjf9x00qAuHK/Ym82D2quxM3mMgZBrSmbsLRwao7BNDGwPhedNm8pJuN2/
MWZ5mlHvx1xh46WhYp6rHvff7pb6QQdR86/iFeX0+GTdWJjtdRxN/lCszfnt1/54bnUnpVdY+tSO
ZeVyV+e7x4e7ZFJP+jGA3Mh8vUP24viSvODHpTCU1pTa4/fZfxp4AWjZ8vU0vGjPSb+0PBGiWQlJ
HfPIttnvJI9h+SLGfKdVreu+rN/R0y7WwaIkDZY6Qy8s7Vv0Lw2tkbQ3g7XPthL/w7EDdTqNlddA
1RdWFG7GL3mElt7hWyyYU4uuP4aTQ53gIgZpFWb0J1aFKXE6i3nksjjAO1BPTiEbk0Y2howTtfIq
FZkQGlfUbQd0VaJVzOyGq/CuuUQDxINdAEMZJ7PLhrWUueVNenaO8QgaKHCuyWenQiSvN5hlCI/V
n1INPvueUF1ai/76NBgCS5LsuxiD2LEbvqu0jwMBoj7KF2odcAzg7dUymGlcIsSFZ4Sk0cPeEmrb
G7ZLXVn17wVg1pKSuJX/3c8dH/GtFCZdbo99hDfHR+l9pQT6FZJYQz81eCo9c6XM4YqOLKzdKQIl
l37HOXIZYfepxFXLIzNsPmalDIZiTP8cCbaXpaRYmS9IqDrClW/HvFMuszW5FOpVunBOh/B7Pfxi
ThZyR/mYuEaWkUIIL8gfTH6cN+oxKB7zmLH9L/sLES+0okJfVoblcQYnnuVKnCBoSgMurWh/1vAw
uYBSOilCXogAlG+9SRWLyWJaRkljFT1b2XntmUjgYMV+izYwS0deJltzwDshCCPhlCIVp0Dqy1WQ
3sXospCxrTa76dCuTGDBaI/63ACmi5m5LP7iIWCv19eM0QFShgWAsBmNeOJEoEZNaGfoX0nUK9jW
M6+TCWbiS/ZmMoFY4JEORWQsthCnJS6fMInyummhnhp2IhzraA8jsOeBe+lfR67EGro+SewYnI1O
sy9MGORdd7yi1CbAgy0N6n0WouO/3Nb98thwxfbXsbRBU/Lohrfch/Bc40PahERpxkWYyd/LilIG
5Le4bJPTBzmAE14y9m1FR+h+fUhNrdKIsoWCPdlTz8XBWOwNWCODwHObJr+9eSctxriR1mZlVxGU
/w2Lr5Ut/lzb2HXL/6i0Yd2a/uH1XwPfIuUTXfTMWm/DSHeC2VATPjS8Z8kNrmYLMh+PqtXaW4wn
XVQtXx+RHJWpzSw/st8LNOyllDg5sZmz1h8f8jjsaVormjwegU3u+kw/v1q+SgVuJkaismMTEtFm
8JBaOdy9LW6GTnwl2NBJAk4nZdCX8C+jzBdedKpg8ZI7c4SV4ixPQJLC96NcOrrLNAuB8qUxmTsG
Mb0XnC7Ep8bafE/UZ026vO1WeHrbp7J9s1UycPKHIvHj6bObqKVIxGuCIury7peZpCIFZk2C0zVo
bCxXCUGQeS4GdsjPx+n9X4a9FvS2Il8LuSrXKvqLrgqtLddMM50/8BaZwBwN1rCY9HciDkshDyxB
Pw8zUdWG99Lg6fwpnjk3YdjrmidyCYUn07fbQsrr+48MtvFaqRINgIUr8cWFxhr9kM1iIJy2J/1D
vwhSoILBaP55PWXj1ThV4r4MB4tN+Ha2ALzkIa690P6IFHqIfuwKV+wIKCSHIHlexku3lnEgPpDt
zs4aJQR2YhaZ006ePDvTT4sV2ZLF/v84Tep8x52bWSMX52Yt1l42pzSvvomTvWUmOoKdP5w5iv+m
UFrnrWEQDrk4ZKKvpDvsGRAHufGS6zA0Mo1Bz1stdtj6LPgh79V3rNQenOn/ncgqw5fEIRipnq8j
wVbrhlH1kHR/JFolcirgQEjC1CeizHt7AlHVR+WYFr+epqPkIHPkww13GvmVyOt+SlQfuv1MLKTC
oXQiUaBh+U6zVVp49r5YHbJwOmtn5h4G+uirtc6CFljeL53/6o0YOEs9XKsZOZmzsIgEH5fFumhE
OdoIIX33FWmT9dFFAffDVMYnhYcuW4E9cJvgQlyG4bpKW5hvGsB3H84n3FHOGvGGc2b4b+BU0ZIf
e5F7ioIjCZZvuOkRjOOfHlYTgDGJzKoMZ5zhmYLbz0o+GmmLQlbX+g2jHcE6DG6fCOGYLBT7jWpu
0pXDgTgEbmmVC4nYLAWhu0gMpJt5dPdXeaz+R8GLgxAa+Gs/SfAosZsFXMJBWOt7DDqTMsowIpab
HKrQu5m9x9dVNSVoKrjXZB7ENjNXp0Q6D+jiJneJej8fessiVtPjxSvXMNeH3n3F83Re8MHi9w9p
1M/VrqP0OMmE6Q6PnmEJPr+tZN2gVKW4ps3BjIjm/xv+6sBnReVPn8cugcfrxzrrHLLbmTp0PDmH
gDaXcdDIMJT7hanb6KaEAAQ7fzcAf4UEBTumb+DPWKOGmUByYeSeMSltWgdBzIMYFfyl7wcL8+3j
o1jqIdOjQCM6sOUFsvUunurzW1cAQmmgvQnEReKhruunjklqzeyh05amKzMT7QYkRJ8Rnp26FgOs
IQWs80AMEW5ov6gqP4yQPvV1o6zCKYae1y6ewmN3+7uFF8337AHoLtXsvQZ1y2GtTShyUVCmXyZV
56JmbW+EjNOUWK5wpEykvgiCt/pxF0dbHYdgil2pnR5HN3RjU//TCTfspXvBhpaFD4vW0Vd2jZ0F
fbbs8qm/bXS4akhioittExXRIvz6ZVBOD4IIwQbqZ8Zi2ZgPM1hXhWnmse1pFKE5HwdGBwxuLbCj
aOIJDBkofkX69VByPD50Za6xuuXulnv/ZHDl31XHbBl3k8zGKfl47mlhUQTng+ND5OnOtr2Pa3zE
mxbWi9Xra6WSMAtcxeBBzyjevu9FLN1NUeJPVL8Vps0KdEAV5uia9WumTNGAIWHgxTr443a8DvbI
Gj64a5dIBLYi9esIWplpfnO+h0y/R51KCuLYgfPLqyNqKLBiyO7b60e8J4Eum+J2UB9v810lg5bx
L0thsfr2at5EJQqZwFnaIAagJtcuidFRfdpBDMAbyzRWNr2xG/7COYcGf6MXbOoeVgmgATiCBcHO
yv5dWpVIl4xbIapoodqw3VvxJQUpj0nSleydacZDAtLmAx7SybVPq6YxWI9v28khn6+6lqJvUVad
vBXotTS16orszZaqGUAJyQwVJrcyTwjff8Lyzx6wQF5VUswHGSTBdumBNDhPskMvRtdLvvly3dnX
vrvQtxyj4mDYkPXqCkkfGtHeRmszpBnkFOKS+PmdlLQu77XAhWkPGUOsV9V6llbW8gfrZ5dTc2sh
OyT/pOtk30mjG5RHk69woIirf+mfAnvWC5CdYlqkG714oPrLQrAiBgf/RA9ha8rRyOv5d4pfSzFc
kOdpueO/2hQAjJm9UA1sKG94gN5erLYyoADCWSZuzOSNC09Sz83Xa0ooH3XLM4K4d3fMjnS5/Z1l
yLKfTgAuBkcP+6mvQOt0lNBzvLO8OiPYPQq2yEWw/1T+ys1DDs2g0LjyeTWIbjA+A/sj2/Sr0Qvn
qzUMP+6gbfVLL+Uym5ks8Wqg/DHg1/Ki02w/OtpeWokASZ5wKtLuPIfErb5NyN4OLJzDM+gS17MH
ixGxA5aR7VI2JFxRlNLGnbwTpBWaQKtBEPkxAOhoplIxu3MsZuccO0xt/drKEunAPYW31sxy/fyV
vVZCgstR7QUORBLoYh3pfQKPh8FH3F65o/m1D/6JVk9vfMg2b7fDYmAThb+qDejBcPgjxWanX7hr
+HfIBtRV9kG0LiuPcrz5fDcdTUaqZgipM1/sj0A0edxM8Gk7pcrTQyMtOkd2LxpEtqIFXbov9gAR
WiCwPKHM01YuzaEHv3NwsraGU4JL2aDzdYUG4AwducpjlmvalAMjYGX4d3L2gdu/2mq53Kt1ftBq
oahT6awXhVYGWkFTTs3/lo87z0x2XqWUPK5GXalIfOzZufSmBDKYU0y+0z5mSs+2H5M7vcTM8UFJ
c2kW3enfB+Ltetj8xzQwc/hRaoX712fGOf0yqLcjNyRN8lSlIRkujuT2YyAKNsmNRammSZJVPchf
NaZjFOLX4JFfAcCYJs/+oaxXrTLByBo4DaHlhdgO2AUBjWdxrZAc7mQd89vd2oxRRGEwexpll2Gp
z1XbiVuCYtp7H1eZft3b2KvYZ6ykzgCVEsiSp0aNV+A0p5JfQphbYwlOsnAJ+L5uvyMeN7ercRmy
VnkvN1JdAqirXMWnFxO1ofJfF0QOwDZ4MaBRVa9b+MFciS3yZd/IHtkMN7bNzjvY2UsURyVx5szK
wAG+Xyu128KhkrqtcTnQJSTLCSI4nONhIxu9fP5AoNa6UFbg9+mJDRVaCTevmFdDBggEHnbX9h3d
ZL8k0ip6Hx37hvCOzQ7MBn63W+LTuI48OiN7s0ypE1bNyCGiKzKZKn6QTtYjF4KvocyJFNPSKnmL
pPApvlerrZO3/ka7BNp7zFpBUJn1Jj1855gWBHsYFK218Qos4WJELDG1/T/AjM7jOcvugnshdqcF
xhYUOLlSF1gVuQh6KYLU+bxod2MPm36nAV98vrwFNpfaUxviRKnmAu459fUZHSV2UCYzuV/EnOEe
35TH5Eh4PKmkSCeULXUgv2lAWAqMBja3H5UgdGI+/n9pLOi3BEmFb+DIhxksisv/G4RdCWG00YeX
WPlN+S6gCyRDeic7CnZ1ASADbwfSJBhADxOIvtmaHq9EWlvEq5gtX5OymIDLOCRrfOiTLNyNf2SQ
Eb7h2/K1aquLqzIt9a4brEmDvUClwNgnZ/GKlyVqfXtg3SrarLTmkVLt6NifEllk0uqcNyQt2GzF
rbyRCP6PZKBEDPE2zv1ObO9sq54aey/gLxDKg2kK1YOvOafhDSYdKp2eeAi+qwjxI8DXGFNbQcNs
FXPRfzCtDINE/+OCU3a2dRZ7WSD+5xIuRHW7HKlrFmvsHD/hN8iqWcp+oVMUlDF3raJ1OjLMZ+8S
IS356VN6HYC0cm1hYBpQ9olhNp3Cr6MRHP0Cfxy9BKGUgdudAppe2GaCp/AEHMur7CdWqS3Jh3UU
GVRBgnXuSU/hKJ8c+DN2NqQNBBch9FdHFIgseRvBv9UMVHQUuEYGwkjaXgwjtVbEvSeMOkepDkOs
8/W3uq5hf96H17+UOA9+DAXT20vyVxhsyOUoOEc4m3Rk7rAu+zo25Vc8934cot0g62dhmuqJKCJH
B6XdXZoar5CY6JFn8VARpOj39tS7WtkBBrDUImUPq7KRASqvZnQePIsNJJoEtfIQexjeZVHnndfB
Lxzmdw6IH7tOqB+AciP7F2IcX9bYci33C4CqMjym5UGWr3+rK49RXo2iajGkdN5Xf9NPeNgk2JL1
AxynDDDynVKK1NzCdKGLF6QjkhiqiYSAnm3sWUp+wm6rs+duQNMXCXB9JO26YXSpgVbwzYUUv1Ge
DOlaE0OSgE+vxtcSQ71xCZsZJ2qBCMsHWfurT045IRRnpl/4umHy5Uicww8FN478MszNJKFNOLjm
knD2ZrcXUi36fmAJgtzlLl4j5esYx7BFPtnWT5L3RnEncMMvAK2yTHM/W32KaBquZB5vWAQVjFZm
CYVxBRcEtjFX0yTH5h+RkhVJ9gJnO1TECuFmNNfvXaAk+/hPq1hCxKANpN1kdf8pkafOI7ASKW5Z
KVgqC6eBXxY8ajWsbtZewAeCB1yKxKVd/YrlRcc37+VLSH9hlUctfOyygYVRmMTpe/hSU/KEihwg
eVWQmMooRZXPzwElVVscJNrxRp7iYUxZk/HgeF67vsCbb40nErN0T9EaLGRH67THJ/AmdiPiRyzl
qQaGdmDDH7eI0mr+TP/+80IGpFVGShk61Zfic3pOsDLtqpVf8J0y6NOGwe6baIAx5zfyWmkIpPZu
yjsQ6fdeDlQkBOa0eVpovEMnHTQ7Qx74kvH7ez1gEELschPun3Poq5w2PrOSElMYu3pfowgdOvkE
1zIAyhNy65NKD9m3T1MdGS7kV2gjYkTMyFaYhsR9YA9SbVr0aU37PWH9GMK4q/Ble9ZPxQ3SKpr7
aAy5LHTRCphcco2/MOcomQMk79TMF8DHm5w6zsMr/eoAsVmYJLwzcADaX1ZINQBu4hB2zLp/l2gF
70/Cn+d/sDKbfTKeTsqZSA3ZomzSTz2QufTNtGYD6N+syZX1DOHkHf48fzaiNf3hR+bQGwQAAi+W
m42vBARPjmczSiL7KEPpAwXWte8uaXgX1c94+r7P/QcGwuCKxp0/e45RMF7SB2bz/xJD6s9q1u1v
4nBfv9zzlCu2Lk2dFGP31cjL5CvLwPbSPaYNyCrGDjeZ55sWLcSgliSxYjpDSCOfGbEqvdm6AJ+s
HO7Hb349fsODESZbqEyQAY9giWNEj14owo1Ak4woIQ61WLNWts6OBwWidHHgFgRQE6tqIbI/LvXm
HL9spQHE8yEmALwhgAfEBvmgOzqumQzz/aXl9BP175Psbk5TW+4mT1M3h15zAq4Vv1+fQe5vUKxG
7kIWKLwZxwcdAZikhNhTQMCwa34bHaxj3L2CfHeImZ0jB+ElOfxHQOhFxzU2pa5it7TqHE0nqDeR
bBlv7CkO3BnSJWsChw4HhMJFV0/gLlLXKf9VnvHQNyYG1K+JunhkUsQa5AMoPeZD1yZ/jOeD2b+U
CEumOzXsMEhRtqFljqYybOgnZtkl3s8TsZ3EcvGvnT0bWYSA/PQxImdkItogGaoc/7/Axqq+Ngbd
bj07Brvs+o8Bsc5UH+i0cFzliviSaeTpbq2jK6J7em822fxI9z4PHYAkFROlzhCZrbw60D7dNK3I
WaKTcMd5SibXrbgN5CnRmrwgi/i3xvZqA323LcM04DgC/LTtXo+vxiH+bgbAyXc1prtjv9izLklc
Acug0fdsTWIuZxBmK9LR1a6toDYk/vx4vS8odvQOygQQIL391BPGgd5pB5dx/CsLv5XMyIWobOeo
3HeAcxqN/FoIm2O/OdqOnfVyuUspRGPYcE75SPcSpwla1n6xGgGmQ/hL+KXpuhVwnIFyw86ff6Dx
yOgRDWG3Y2rIP05rhPd91LbOokUA6ohJjnKCHKOnYx1Qlg/NhFfpP795scBxsXWttnCZ/Ok60T9V
hbpIHq5tyMFLhicNfabh5ap1ZE5dtZinUDbgdARxQIL/kpVIdpetuAV4kAhmdloxolPtrmGlPaJi
QgGCXUwGfk9BuMehbOC66ZOrTJIHFIFwZF7zyTjWWb2Y+koBpicgj7Bi35uiIzfAwXHonr30T+xl
Eq7SrR6aiTgvxHsQHo/KBkdppdsTJvXxufn9o/vqTTzhPqGTuJ7tXDRhiidG8rtepoblyHH9BsK2
mSzJeYgIYRW2QlLx20WeoxCHEF/VhsFtA8pepQ8ihyBGQ2XMZLDriGmfiaReHu2hiKs22JijiKm1
JPbU28YYMzJV+zaDaRz6r2P1Kv3inMFpwlmqE3KDtoPiEWybCb0OPqtCSXFLuXIxERRc5becxeoj
rKknZoEWnTiI5ZeiCQUMymgXvyjSAU5h4wwYvthTTchTJ22kkV9MRc9wQIUga1zIms63QvuQTBUi
Vt9dTbdiNniLg2iPyHtLs7m7ibnfbeEEKOFohhTpw/lf9RPb7MeDqljTmv3aPamaGNX4xycFP0Cb
B2ZNNX7KS/8KijClX16qZOlpMqLL9WLI74a2LOn30NLyRuww31cF4ZARaK0Dqg33qlzrQdzO8rtE
YOeb5S5dsAxJrFnwFqkbBFFRkLd1MbmP9dXRB7UvAcDhBPbrFGNeOwSZMU1WXXCf+VJuJfoCcSmn
CdsmFpEEWJaFO0MgqU/3/dmCeQCjRmottgqXkoDxGcBhFxQaS/KjuoRCBupA1f4D4q3a8yjYATKn
jK/xDJRHS5n/fJU8lPmHRGbtcrhMqni//v2j3iFP9SPG75hyNxyVvCp7gfJ/L4nPWBYH7hbLksis
hOS7Gz8uo39DIhIHJ1STvHz2G1tPnDy0mzK6J+caxP2SPnCbKPeIJtVK9nRp/505EtBeLnWtgpC7
Jaqr6vTl5zFzPddfhkzFwwG6w61SDMXg2m8HIrZTacYYCZIEX4mD/+iwSNQb8NRba2FEOVB7gF45
4eNZzMlgI5QEbRu36JssXsudw7LcyrYtLht/KZ08RJ2cDM7VJeNZLFAioLoikM0ioyqXznI4pOgA
uduz3ZrTb6vwCQdExpgU5nYHbgut6vEwwM2KXVfMNrhq81cyNDGs3hl1dTqrfsLAAdLI+Id1xvB3
1qrHcZxK3RjFNiCv+G3V5WMAqpZCvj4AXJJbgJADKNvATQ8WKeN7ivcAq5lTOBVyiD2w814DdrHt
BhqlbtUpIxiVfWlXvir7f0ve3HD/YPqIRNecUeoQteBBIbVCjPLgcV0B2C+g7BTL7r0/b4+jZRs5
arQYpyD9KyBCyB1QEOsx1KYCb+9GpNHTEMHs/3zi2zkkhFYEEyuXCkUcFxLFg1owJwC+UtzSNXCz
DWZbVibxrnUpvnOr2oh4bTlOK9bgB89oPDfVxf1pFQ3xsw2Xf8Yud7r4/ia6ORrK8W/QmvsSe0k9
37ixVU9R3/TgCh8ZcbJMqbyDMQZX64SB63o5XjO2BM6nnv9cOIz+vXV1etcChtIy/W//XqRZqrCf
vY0FT5FCeqaqQjcWy2WdjcgRwNCVirugJTTI+ZXC/LA6siIe7IHUfQeBkgPwxpTMlDeRAr0t9YCZ
rXvPZP54pG+fL0ZYem+TZgDxQeea+85LpdSRVzKNn0vPixyP45YMbXyB/DtzHk7nGTpVMn1ffRmr
0wPV47eT2AcnBXFcUvzs1v5hc8PdKaWLQVE8vf7h1zl+WIqNysThD8tI7MdF89qXmvKPAUYEbwXp
fsNY4Jb7Np6LDECjeT4SDvaFlsNiZ5IdxouHKeXL/GdLA/lhX0eC+Cxs7N4Vjz6oyOOFEpyuDmhK
ejm/28aswIXXOOJyc30MOc5LDjryzRf4sHLThApUNsZmDmLh7YFGe01eIGl106eMyzzq/t2on4Bn
1krxhQp7cC4p4vfaMj6bkbl+jX8NQCJF6qoefkxotN9u469XR0t6WR4culXNQzG4qgRrkY2ztDK6
ib9Euvhy4dC8+KFPsEER/DPwder46tYzcLgDHHK1MG0ZNkDSd6m4bMFNwLclEB9XszFvi7PUUmkS
I7ZImZSVhVdkCxeGLbYkOWtp1j7RZZWo5Jr9hhCZNVRI3DOAY3d2ccYhOcNR1MCMUp6ch7rJ1U9b
DII5OH4RQiSnIPBpgyf3lOIJGWLh88C9O5paqkUFqtkE4sO+IPZgf23O4/fZdmorx/8R7ykqvQJF
0ZzXl0dJUz8IDFYcdfR+dn9X3Eqz7fWYQTr8sfhcCu/RzbBrrtmv/d5tMJGDvJawtG2lMlashp5M
eVuAWYKsJS0F8ZNGubk1Ya5tzWqSuanQ9LNoV6EMzxQp32hoOmyWlgM1V/fn5TaNyIG05HKROvVC
LojJQNjhui7sRbF9rBAM5V4KClcHxoAOg6EVlUy3XqK+nheE4XAG0A64vO8nEVzok3hqmnTrGzhT
fq3+hidbrFp1Yp2dscZRgDnCxUz2lNNnGIX7HB+C6pK3yxtt4xacshNi3YnPe9YKyq3DJkxBINSa
WerCXuayHtKhRq+fqvgXMo0Gs091fZlp59EGDpRW63EpwBJhc6YrUUpxJ8JU4ay95kUm3tldHCsC
vtRkc3mvE3uA04XlidROaWWLa5ogYIJX0GWsE6/N9pVZzx3vItxYpthRN+u/ZpP5FgBMXqCsvdvf
i3xYo8ZPd3a/UmHTbVOoF9i31PbC4v4cL5M4V0dXthbvYCEhULN6TJRZIc6uQjmk2oQFBzpv6vsh
7UApuW8bgrL3artAfZg3TttmWJ0DhPyFOo+K5KDuFm1/0tDYFPb3Ydxc5/AE1twsS/4zDoGtSSbx
7f50iNgHVJREUXtJhsVpolARpgGjESW26vdKTg03GGkCbqJZmmWd0dqZQ7G1TqqqiSx96X8R+tth
xDXy0wzoir5DnOF+FxBvcaqH/yd2wRbKp+3EDcAq3hvZ2S9pag/7NxXzFqAWzfX5hXiseZJPOBA/
hlEG1gvVl8gXneJW6FsihM/bvfA/myrhBQL30RxEghS9RrZYbO4UIqTOsLH0LoDeCWUaHfzeDQWY
xI2/X1C9VeaiR+3eU/xmC29LwNTtsn7jJ8oF/WZU1o3Arpy/6q8pBH4YtA2iuJBhMCbsUk8i/pYE
w5XbqmLCne/AyF4vRx1PfuaZLsfvmpMuz2XsCuHDgZHoUi2VkcrwcCzUisOaNlAKHeaqwlOTo92u
rLlBhW2X7XBXimAMHPuiKo6tls4v/gp0hVXzXJpvYeOWgFS0B2B/9zlaZJePkHZRAMI3L0EnmUAo
hdM0z1jII81BbJCMDljt1+mqT80IeCxnmPOtgLU1urh5t2df6KvT1PiFHZnM5ED2tvznLsFIoo8T
TvMRz0qy4UqTco6dusANfZMt3bPIkDNBttx5sut0D+yznpXt8serxaYLvPux30piSnzjDKIYqXlH
f1zEe2GkvwPMUvswL86hgL6ozwLaqOPYu5kaD2ijvcUx7z+d3C1kXKfGfmyRDsyq7ohkrBSrg7Jw
VP2rcbM2aKczYFVVIzvYgpc2Sg4AxPlkiOQgFi2nS1QGLst7w9hioQanrqosWP9ki+TV/blzfVSk
Rb5iCpZk58nZ4AehiNj1h8g/QmuhpyQywYWtheN073cuc8QG1spM/cVdJ95z4ikOHOyK2wbSzTB+
7TDeVIJI7RXyxtAr0qIEUgTy8AA0UoUK3BIQh95dGbaS3XMa85EICJYFMSy7BoULnIc5JuOf0/py
bnPd59U5eHkg8KH1QqP6ojYxIHRv4GIB/6GSKCvnJXN2bFMvhhx5SJJdyJWZCX3hS5Nh6pEgcouc
C78sEw34v4gZSeM28ISanllNrHueKmJ6XDc346dBFuBVfp66DFIihHXITZ3myV9RdtWAsyMyBSCc
XoLkg6bQKn61B46Ysn/vNRsCjtm7K+Sd1R8KV4ooCNarWADVBIwdiK6n7V9tw5xRjIQDSnPhX6BP
lfc8SBiAdquTgMWEHdYt26+/Nranx5P8kjq6gqpy3Nd+ZupzO07Ju6l6/mp2yJTZ6vcbNRTl2+uU
sY00MsSgMl4G6zM8i9xg4l+smI6TsUYzl91XIhqhRR7Z8RqREU064hkKBd3fBMS5X8TXaefZl8Gw
w1E6qvb9ox90/3TI/sR6P5EshI8Bhcictbg7XX1S70SawRIaPPanGlRCLYqDxLZL5tQG8m+E1Wnm
6KnMAhOkCF0g6b+UB76AnOypRwvnlk4zz2s9wwIL7uR+s6F0rPCFWI3ePVeT8c1U2MmP5sKsPKUA
cDo3jAZsRAMOrUWj2zdhGNrFKZKmDPxQChZKqKyP6/0bwk2Xm1ZEs7W0MA1UkqcyV/Rdrl6zS9r8
dMXfX1w3nQimsoTHi59j3piiap5riQne2r6UV+hahqUK4vGyOOmUo8BDVADSpm4BWdDVASPcYyyt
CTu6MaWmmjHsGS3JIuyINcNH3BJ+W1wvi87PmTExpmgzQWileVuZtfciiE7KhX0oMpKJ+wYDVf06
4YQnANnHuj0XOL1h0yaSmca89ATD4J4aIOJFaNjTHtWSYlsSNOvCFfDRtYcQ27wgZHtDjsbMfK70
cxBveR6gLWh5GXTStd78DYKfZxLRepzBE/Ixc1bJcsTByMtBZKIa91uzOok7etaRTpgAFr8liH5N
FDYbGQqtL7LBz4ViwxREwWEczgHCKmoHb428r9Cpoavqd/+1FGI1m9umYKz1MT1pLRG8A+YJ/cTB
q6zd5+jVbnnT3Z1n9C3grBlteMud/BCTe4HKndkyP631XxmJxt9no1DfyHT6dP4JMVfAhoSfOi68
05s74B4MxfGBvF09WsOYS9XQUaBGkHMMfbgrduzoP60+hOAuqbbPsobcUTwZXEWtlCLMXR3DCGyz
ljXUUFnR8guohOX/tOzf4uXW4UgVwnUlCBgn6wx6kmZ59X4o0sh2i5ZecbNxO653fKoHDve12UvT
LU93NFWqsQiaBmIZfyKEmJL2DQvIQqgmaLXpiZ5ALuy3l9yrXRxC6Ror1G2+FGLecIzEPc3sbT7Q
vqoYGoFX4EPIthsvNlkKcKtYd5POTfQkrJT4Y1lG5JQBhtWK2OpGImnJaSd1Sk8r34TSa2hDJ1uj
ckHmQkb7ooPjtNJHk6/Y7JOCuRqb6jJGTbD8VCyRdlb8LBYczRvE393S/yQqu2b3UPl9bfjevX9U
Bb+ufZjYayqD2B/0rRtnU2Nlc3DGE0wCmjctpVkEl6tP2xVFIucPJsMDQMs7aR6e0/Njb4U9RawX
lJd6xyFxwFCE8l1Zr43ExLp5wDsjxNA+HGkX+ETLC7ja1iyWCIrqdL3L2Qrs2jpKeg0zDEXhFlmU
o654iuw1ZfsCZNGyBwcNX5ozfIJ92CkTHVdkFZO7WxB29c7ghlqe4oPo+a8K3whCmPLX9qiliCcZ
rM8izI0qTyKtj5F+WDqrCf1AIgoqh3E+o3Ja89/+5HG3IBuSpm+rkFw7cHH8uxikUQhV37Hduf1y
eytPIkvcEkWxwMyUDC784nUP6fy3Es/0xtuiTT7I03QQafmMx+PWo295llcZqSxJY/AM0viA41EC
UzGfhjjQLt4Rpe0XxsV0RmHwU448zJRQ7P7MGGjHaIMQU9J+UiFN+SrVt1KvL0FXjKgXBwWAcZcO
+zXBp8ScsjPlj8eVlHcDlzvNc+fQUhyXkHrM0LlfDc+MLf0hR5jU5SL95G3umM9WZZyXsXQUjbsA
LH5BIxocPyN9sCUuSCpMhWF9J4UX69TwoVg120wfh6E/j584eQ2aX+R2dws2oV5IycCRO5nwxrfG
AoTYHfwYovFQTwFoFSbNZ3vVNw9yhwppe2+AZZ0sBL4WJHoaLVsRmmoyurSWsiBT2qu+zgj5Ewdq
Oouhm2WNviT5U5L0Muxv51oLGXewE6cvwBTVQoBmF3lNWuwqFzDiyfKwd2lxF6GvxDOk1vZ9w6ee
OEVmr5iHvAbpIdlr09duHZjEl5UyKZSFwLhcpqr5UAfKjFPtuODL8m/qU3GaBqgaC4651aBwRt2K
omi38p09dg5Q0WmxaXLRok6xRJ7LuMHU9NozwflyTc8/Y321wr5P6SZZ8pfZjEggAYbTvd4fgBz8
CPn3GjG7WPe0FrvKxsyzRXv6pXKupkU/CSZ8VULiZ9wUrKkO4Hp3+nacQrUUOAUxxOJ01gLAJJEr
yk9GLbicdE+q7WG3QI2CRCm41yBFHY6xuhHGv1DICZhZibxWQmfD5udV5sQ8dSzF0onf5xzDNl8N
8M38Kl4e/gBS7YmvmEOumYrULFMZUGtUsj9WKRUdCZkH83BJtq64mo+3+9OtP6Fd8K8xog+nxfv7
GKgFpTaUQSIxmEsHVSouLtqp2HhT9ZqtocyyIaZYJubsCCkAjhZgJyxdcvSMmAVZjfOug9NmjfJQ
nRyl7YvQlS0dfr33v+F+ZaKS1whlvMyidGbndQzK3N8uPuCnHGPvbAdhHRx3dWLEc4lljT1p0VJB
beu6LhtB68XQ0c4tmxg22j/EAG76VcIcnbpXsz4ReE657BwBq1yVEIJx3tqIm0vPe49mFaijUfSP
B9zpNjhn9ImXB0Eg7PPJfF+e86vgyt41ZcKT0u2v5ZAXa3KkxfrS18bMwx6MneAAk0dXdGkZQJQK
+I5hBIcxlA3NsZzpCoN0Pczsc7LU0K8+3pXC+sLroxjv4UcOOlpnB41lqkcO/efJH/EHn8RDzLSm
KEhACb3H4YNQXnz6yXyRZevXz6osuaXZF8nnfY5w/MS9aO1pSOEUtrpI55FIAwpYxSodatr1MqTM
pP0WjKRDnsy0H+AJcV36/PhPRHDYUTuqPvUTfJ9AVtwypnk97IlDdZcOVkZlWe+lW6UJsdprzoHW
4e6k8MWeJ2Lr+fTOrUpFnMsyvmkYm7VxfeS7zar+50Pi4VBHI+US0w8wcN8hrI6t99+cFfD1NOw8
KPhMYHltKac1UWYjbygWPp1zMGMz16V8C/argOMf2WAlX2O12/Cp/dHGtg/i1sQNuZo7wmGu8BV+
QHLBqXuB6Edi40IJ9SsB9p1yGP0trBSNf/w0sxSJdHBbJ26jy/UKTejJcMO6D6X3fR3GmpHzauxC
O2zr88F/LmcH8tWGvJZORzCWgLmAiSigtywr17rkwyIzmNfpuHIxDjtpHJiwgkgn9bifp8RXF/Ty
yVzPZI2tX2HzeJi5pNpCBFskAANK7U4inC+n9/W4evHIn/ptnPWyG7PfO76UPcKcuIqom9YMRGG1
8BOG3OA5ZmVSGqWKC+RxdDCvNaznM1l/8hALrcaVRE715KRB2A3YtD2Xa8DfMH8E1aMkVq73czbq
qmpX/OmWM0KDmKu85bhjKp8DaQiRhgCgQFMta4b+f0KvI+7SUWTM2HV6RRKbJHSVBAQ7d8kcPIfD
PTolT98j+CO6G/HZKU5HKRmncJaIFZIgM20+HW/jFHIhILaYchNj77kGeaDNhDIOjqFAitJbxdMD
RTiM3oEityjFtUI0kmHkHnimzNE1xlfGxYKHlrYxl0yOhckKI6PJCbEjXQzFivVcTQJeqsBCl5yu
qlHlMIBimMi+W+dCRHp7lcgkxaEJ4QCbxY3vn61lZzDXjBQIu+6f+LYYV50+BLlBCbuRm+C/l40e
oN1gqZdmktC4YeHw86F3D02qcwjCDMo48EnKREOilptT3jZ3SyjpKDayCDuBf0VjcQo07ARu9YBS
zm4fsYhtI0iDpQAq4mLzqFdiMy9zO/zHW+izrdkSR8X0mfpWoaupz51nP9PA219LQAJrHO9diVoO
/Q9Xwu08s/P8fs8LVXo+nkRDgTRPLr2ki4tgMYHBCCD2MF0tAibtPnazf9DaDyt2OL++VD/s53Co
eX8ehPUINYESzfBeQd59mXG1JIhV+k4PqMu8pGs48pX3gJCdTa+HhR6/xI2oM6QsvqO/g2chOSHH
ONIRjxd9lfEt7WGgtfCerWreR0/b/pq9bcn8NUoYIOlDFmKVCw+76K4EwR0xPM4zH9/vBK18kSkm
mJIPDD26ocVKwiR2dIuzzHvA4AgTjDP18F5E+Nf4CJld+lk/S7yzFtusQC7cryAubrtwzSGQEiv6
kpJ0rMhiDrhzotxbGGYGqfnrTGYPkiYru4Mt0LQ22FXJpmOBnQZDZfaxZ+3mx7TcXekhyjXUlZ2B
EibmxmFCxCvZY4khNFPcqXzJiB+6y4w/T0YwcsdjLjlFUDQX8MFNBNgt/SYHT1qYKo/XQepZxX4m
csk6yzbrMHZCiKHfHaie3Zp9BibV6LsCuplMsJsad14gKkC7ZOn+sW5H0QXkacqcunoSxj8vqiUf
tenLT6ncJttmLp8RShPlzHm0pFm5DnRtBZtUE/VFLfEvAFlTAQSydeN5Bj8oXyC6/T+9Eo4IWXOR
krwA7BNeDaKzRm2QrBqEmERKEUUjUN+/Zi2JDZk7tSXgSEv2+Kt7YKaLKsHH7fd0D+sZ6LA1icbY
Sv5chx77DDJoHUzgfmeiG4rStOObiaWBzAeZbZQy4oZUvPDJNfVdxDIZHwqZhUE3rWsU4kYXOhXJ
neRZIpguD0bXELIOOe9DNuN2Xj5Inwuw0V3X/aOy95oUomq/gbbS8JO2EF02qBQDiyujyiGsROqx
MgSYkAhcXBNbx4nR9QxoyUa9wybyOE44/sGLg2X4dmN2Dqbsb3CmX3zVrjuFcnfcViC5qM2BC7Qr
H453Oye0LbJJTk7tKd7ED7neuCQBbESnASDpElOjNo1DNdyNXPrrQ/qU19DuIdEfTCXzFRHMXglx
oewXxQzT1lbikYXrRggVJcyQbwoSvMaubaWSId6S/lrs7JbcOpcm86+ZziSsOXFodLH95AXPzjAF
44M1NezYUGXZ4NGjPvkf4B9aaAlpbBZxg6tsXdgmKfcnHHvxGVtNCPFDsASdZTlScZwLeEUb5r6I
YQVD5N09pGefhRjGfJ2LbQj/iC5FlUZTWqlCYFKe5Wu8B7Yag9YMyC3bZ4ciIJEPxK+LeY3Hr/PO
4NKVctdXhbuyyv3IvUJRJA9bhj8LmExYWyGArhP60HUA4W9afMufEfp9iv3dFn3BolgXQYQSKT++
VBc7ZDiR3MjCRGYUd1eh7/euifnh9e9d9Vc3VxlqhHGPdFOrrf96+FM0KICnRTL+ABbywjQiP1Zs
dgJfTYZsCxVhBuH5UtJD/J295E0WAUS4zIOroahuPlc/uCDB6znulSLnbcPB/ReUUsgKyOPRzpT0
QVXWz1SENaRbm4smANKxagRhXoLY9VAp9GTwOrGe3GeKtWvP9FHellzbC3nSTsG8qxJe7zdf5NqA
DEMLRD3RHLNcWU/DbsoEDJzxsJxcexRT4tIwHBO0dkCBjArUuANAPTkBLG0gY65HaTDhceD2aXyj
iVtpMIgmfeBOkSHSjWarJGGx+/BjLbAl8yeeoCiyuINp8wXbhHyXv3307ms7vnqcjeME5FqNfvos
prXk27MUGYKQFMstU7RQlayAkeJya0rdrNthOq7KCXYAKeuVPEaWqeNtE8tB95YtTjuyEJhjZRVt
kps+T5JymNwdUzUVcvCXRUGHZk2Z9DYYPNhWxxfssaWbAhnyuJhTDKieZNgSMbb5Wi5gc/Zat+5F
PYX/9cVjcmmHzvIXFPt2YaVhGvNH0zVfpfyz1qMa2JtUCE8+DpZQpa+dG/ugFCWlcjcrUqume7Gh
vaF+XTtPDKQ76ZGm4DFiL3BZ/nFYQDZolOl/orQDX5L2aiP4erPRSex4xbw2+cPhb6HsJ8c7t++U
TU2F/v3hMvOCS9kAKW2bu+abQ6zvUc5+rejRCsBm/EfCZm816Tp+r0NDGhcR1LPC4VX3gyvYn032
vtPqaKW8PLzWKKdQlVJZVCdcYsPSUQ0iokfykJe7piNCOVnwUhEyTiUaOirS06/BS5YvNNPhyaEe
2bMrZg9PcXGsr0H7OSC24Rj6yqDKQX5894jcIJXnwz/Xl6s3pQjkHepWm/qUX+vnOiqUl6xEVp9o
w8g3unQeC2Z3gkgAGdodQGIsxUvPyywxxbiX5icWASBCtXUD9bYHkDKq0Sc6HJRNnNw6Q0487gNk
oUu0oEJyp4pGdFIgfLM4kGhrX6QDO0FlJtYHL0q4BiefBkOv5ba/cCzw0OrwNkHddOjisENMfd0h
t+0dfBdosT95utoFlO+/ZKpG4BwHRzeh3nWclVAai4QE3iQssxydnXr8x5EzwCRkg2AJgU5rAmO/
/HVG9/wvTATGsBdvY60Mk1Bl9UXh8/fPZPAzHDLblKf0SxrW7IMXJKPkSiRpBxo9aIMca9L0lANn
oo1BX0nKqGZmaYYN8RHml34vdVul6DGDgZ4jXfsKFTnrC90Qs26GmxORP7J3lQZFu7l0TlNzxi62
cXzfgb6FYbejHxTTXa7vUoY1/F1QzrdV9w9XyrrozYIZoDUDtoRKKF3I2SrF0oisBBvl8qW0n1iG
CPkM5Rb6MFl8IQkDtHp2sSRaxpgnVfnHb1KObZrM7L4CMcTXKwYpDBQ8dVzzAUj2ZXDg6jbdw004
kFjSljIhFnm15GHUTUu7D/iSWzFiMYELZbkoxDQ/KdAGYZgwEhgN+CDcoXeQiHe7RP1OUBN3bXfC
Z+56SEHNh9rZKnDMEFzi+JBuHQuDqoErq03oMFwcpq7/3BSsVC7GQidDi7d1WWAA2TQ62Sx9r/ah
PNPsZM85o9Rl0U4XctwMVh4hiqZSL+Rr4KVTC2fd9IqdAt+X2Fubm05F9GKKZ3gLkj+uDVWeHSR/
5zpNOx2VCQgu8NrzyeNpAlLlYkNt2DNlegkHBJ7NE137sJvQVmyuOaJLS1P4m8MzTUexlYxz+DlV
3VLxP5AVrVcQnsHhkGYWtnLiA05vPeueLVXcpjqz5EFq0ZbMS3YZcVNKCPt/oRCV9Us6/VlnimIf
qKaataMsWhkNCVumejhADkujZmDJEaUBuaFPDDfAk0TCa+7ApeFyXtGzEik7DWZEfl224tBfj3RG
3/iCGuHHXIum4hZsXI9+DxtyZoHpCkxNLgqE0kwTH7T7scrwora4+2jWYjRX3n4w9J2qnd7C5WAl
N5bGwyhMG6jyWOt2oN1m1Pk42hqcCy+DncvSZpIgnJ1t04EDDk2NjfHOHRB3TCQi5u30loO76ObX
+NT7AYQVqZReVNMslowCCFUho5WxmcwCd0D4Bp0Pxt7Zblgo5NTSrgY/WZq4ZbonoeUJG0R/4kC4
wIKpnlzJuBKGdly7mDhmvSb5rjnYiiVnQ9pfMIHiLd398RniY6AIjUSszp8sKDDeQJeKOwdKwVWT
C5XsUYpCXG6nXJfVvfH7cOsUWdltyBczkXQSdviisaXWiBdMMeda+PSpt3CSSohdOK1tHu3poaAu
XtegqzPNbpuyO1LRgCbgIZ1pZ8qJlsstRIy3XcmtfudfWPlApO82f5mm5/wL3/QiV0dNNcLlx3f9
fhmi+OB+k69YZT1VgemV+9fqXObJo2i1znSM9sFlblJpVbZrMoAF/25ci1F48YGR0nGrzpHkw7sk
T3m0S2aKIu0yH7DT3R3xLbI7KM0Rq2C29xNniEpbIg8TAIKQEVZwrv56XNpeeksplc+wxEo4H6qL
liwcjO+CPEdYN+lN6IBkmc23f3kXKEZ6pLcKVt2aQp2OJU/N1MFcO9d5Rf2ALI5D8cWSjp+99y0M
ndENK5AxPMycIGIsiuOaSZz5W3WJxtyTQ/0XPQCCh+D6jgFAhszYk7CMlWa5syl8k/wC1fCWvsR4
Njc3Ti+cctxJDQC4yGBwTmHO1rw8Xp1Dr8Pvb1oSpljqPn5DxDPla1bH5caUerqhljp+r6shDwXc
FfhsFfLMzNzn8raVi6mjK4RYefuE1iXlPw/eQBq6XZXNSbDD22QE07hg+4gMIRzIaKNAaAIOKewG
h1uEt2AtlA2k4blEh7CXEEk6zZU/dy8AQK4wYys7jo9HOOm1b/qfnn5jVd/p3U0RABqOOkWyEHIe
Z2dD/jahSa2BhA16G08V1MERIPUFUhgSPeWB1qyf1KAv0jrfiOHkg24qnsLFmql/WtdFFhdcSf2e
nqQnkpLdgZ8361p8OdLAy+fGwe7DZqFLuFyLOyZOBBB8Ge7O0XDk0e6DVYOlw3H9myQKNdf5wR0v
FCxuEipk8uZijz5n0KfputNcBXrH6LA7R02qVMp6hHpK+r9b25BCbixKU4ZL4LYTvBbFP4bP/7vw
lwns/f0tQ+ylcyQK3n1ZJdoWXQbY8RSzUpduyqyYpe2z442VWufuviOCMd+hP1rUynszTaMo4MYb
Z65kOT6UvGaFVx0a6VkVTLnmFt4GatcdpHlR2/2LQu1WihcyLk6sbsMfsLdwbN3zYbp18WQtpAYA
BM+h3z4PZh/VvrzsRC//UpnAtXt8sPpT28cpRY1fFiWQ14iUP8pCTC72lQNrUuMMELGxv7jjVZY6
3eg0+uGcF7ne/g2vk89kF6t5tXNMEHywR7s0W5HZZe076aDyqVqDxEVYBSod6SlgTYmGqzRKJC4J
hkXGw+ovnODTQ3/K0vAl7kA8EhJH65EuovSKRwMXJTDCr/7dDvvH1xhkD2WjMivwVm2IRzY/ZzJQ
NQDcNJBgJu8fcA5RPAgxK4o8lTW3EaUSya9AxfVVrcQY09oqJW+09HCCOGE2VHZ4Mk4UDG5weOw9
EqgVr2kqVsnuLgaozUd6dq4+n7rY1JnpdYO7BFn5nl5+auuvOAT19R87Dkh63+UvbhwldhjUh8/i
z8C8FmU7aAAd7Kd4FXbD6+Kzk/GoosSteYDiGK10pnB1kVt/jbfVxO42UU7XPqZm8RA5DUjY/zZN
JqfvKi1dIR213oj9HyoyAabakLdY49X1EkqLIk5zDxHO2EXK2k0uYZhmr7a93m3SEp/DCDOo8gHC
NGt2AkbCVww1O7VngkrP6oHePpeg0l6DWz8T0Dhls6s30OTpxK7ObPTfIZKt/o+cOCKpZtRa5t5F
tC2QrCLyF0NZwWZ+B2hb4Yl17A3nxHR4CvwaCI2ppYrHaHkDG2G7enukiOv/l5HvCHnLjFkamiDa
VhnAwgV7DfrRpZmuw91TSVx6E20AW3ixcGqgPfRftA6DxI9Jc4/NwazTjjlkYhYhJZ3jSIgnwdIv
FTP9CZaFZB6/4DPrbWzJWzKMyHmqwchXkaSJRSGReMV0H2xChi/loKM07I+aNm5gY3YFCfAcmzfW
/zGpCB++x/KqMJ7D9C/zzUqBUyVsIcge643j7inaorAovRyNLnMfopoR4C7rjvusIjVmpmGPSLIH
NaEiloSEuNnVwZB//MI2OWxzVd+w2kAwf+BJ/xXdSRNGhGPGY95oMdK5rytJOGAPBHA3DyjYHDLJ
VsfK6qOy4m/cMigeMhmk3n9TNuqjd3WPyyJC6ySy08tORkNEM73gplQNHyKk/2bkt6rFLtpZ0WHo
921a8vKg1MTIVIS5FgkgA7FmUe0MNK2rahXdQNTY8WR6Rr0gXejayTfKlURlGNPXKmOL3n7XSIXV
DvIKrWHvqnFe0jrjgUtB1wLDi3Nyac4Esw2s/SBwqsOcm3wtmpZwr1tx90V/qUY5zPLZGLNWlfcf
78RktXp94eEzNCklZfLe/wz57GXErCSCTqyuXiE/TUZOLxunUiAviGTbBVm0weMFOi+DUDI2fBKr
v/T7ggDOis/wSt3VfYuF1p2rq67rzAkdCuFdi6S87DaCTZLDBmMnthI7tzFT4BCvEtg+NZ/zOsph
rExYs3qr+N69AeiCIqxcNoCbd+5BlM45W9KtP7Wtm2V2vgGuS2zv69ny7/RZNscjeO0mOru6uljn
QzE0TZ8xcmqQC1ckW32QcKeOfhu44Z2NSUaCCb9sQDBmtxMGh3vR1c27cEUVGP3i6UqTgbY3EbZB
8BYIw0p5jlE3yeQW8n/Tdry3a/DDFpantHXG4BqRDTFeKrb5nG3lcv3Ikos0+5MUwVro7upi1p2a
suz6cO8rdntHHJ0oUxeYltlp2/SU6Vwd6XV2/Mr68aaHIbhwq3tlGCQIkLdNLFGjBuo03H3S8xsj
0SB53tPR8G2VDk2aQO5edclCHypxX0LtILEWVTsubsr71EXApA/+oLZy5qnXaVme1WAxGyCaxCYF
XNLnlrjL+tRLwAad5TNiQwx2vkd0wekVUib0KGV/CotOmrkWgRd4covmJt0LlX1vDVseflxpxRdH
4b5hch6DW0ht087LEMYkcmnuDWVzwrViDNEwjiNe5dfXA+zJAPor/hUb1PyIbx3OG5GgVit95V+p
WiMCq0WVlLjRDsY6apY63uUFuK5EqP35KQeeO4sQzm1f2F+QAJh7T5STAvpItpeEGw3sWatAvJEm
+yQkRRyY+v8DtnDJQyjjpSvn1zAOooGB1AQ2pTBWEtGQO6PKdYkjxZ0F4+E4kAxJuFF1THY03KkJ
I7mgDaMmPqRYsvhiHbUozgHzkakvH9BzllqkNUOzN6W+2AsiDyl5i3apiVdzFRHTKJbfA7JceoCw
pSL14BGlMyqxz6uhHMxW8PhXZNvkeL7/BOfpvndS2jSWbNvd1HTuBrHreGQcPqLvZIRhKI9GFM6/
iBxspsMakBVqGV99/mS5Ehs2Kii8oE4CAGgznoQAv+o4Uf+OlyrqDZQiJs7xV6o8jQiOlDoiMzk9
ENmczuPbIJd+gqZ1aybtyutUlZQCQuFu73d2LenxSSA/TEvMrJR/iXwUfFu87btl3VwfI5XEj+z6
Aq4k2YMOvyQiOe18cVhPjam1Bh52ejYmqW+UXRb/CI+Waadlz+fRTeDPz43FyVMUcpkH06jG8K5v
8AVklSSReYi4Ax9Cu35sZJyo4nmVCvQMYL5blB7PU4e/ZpU9p7cVVfF2Uy6lQr9PsA2LfTvd12aB
+dS/Lj8Sp9+YNg1hK6SKCso/DRgaDh+hETjUY99Mfd41CXjXeVhoN2KPCjWO4kOzpBeaE+BIqkC7
fYYT8oT54id0UQhoKwqBYrubMl4X/HssTKKvwcx056lRRLypqonSHXuaqxSuT96fUU8ekSUOHc3T
+ejwYH2CKRoCgxTPSivsouNLMJ+dON7WwbkRUzSjWU/NXhx66MCKqK16UkSuoeq78gr2GV8BtIDh
paHx47YGUdxaLT+r0E2QdgX+kC88tZI6VULNko0hR3ebcyl/gRcl4JbUn1F0gb0d+fnkpAWZ+aMq
qvSU+HSRevRT8nd+AZejXLg3kh1zOCuC6CDYUxAYlsfaGgpYsVZkwIHeoFxsxX4uvNQ3YBrnZgCc
Ip+8dDiuLLl8iP+6Uw1SfW7AHyxz+IauieEEvwJw4aeIOSyRJdZn0TgkeMKT0fGLVapG+grCOM8h
kpIU8bzTmMhJboUt45griK1Qe4TPdKB+bp+wATjrwXNBKUNYE23PXKfAtbvw+ZgUZYK/9zGRuTvn
ue2kPYqJ4XBRFEkXX/2B6uQXZ335ChYcx8j0nLc4B6mYa5Owu8XJAZ5otaRQ8zZsFKV+tDDOZwg1
gr6QzIvBqrlG9+T5XbBidvHf994Y09QwNScgN7MeREhhRj/bqPrn3luZGG9fjBaqfbx1Js648dNp
FpeQ2G7bVcVMDIFMqK9dmgusC5GRChuP/EMu9VKjJGKMJkIaF1oOy6+IEebLTAczAT2hGzCr1vbo
a0Kodnu2RyZZWD7NaqehOVqG1he/V0o4cZ9NCTd4gqoQF0cPp5fMix2Vg2XjXFOD5COTS5bcPwri
1/swn5XungnVn+jQF8eJFgfxOahwLT66WielbIKXMb0C3qaJP0nmtNHzrUUjeqytut4EwZU4Sway
fW4HvksO/cCifepzAmT/4kusPORFQi5C2+dUj+9ZkmkPXGcm2tCl+uydjn9b128QnLXvZnd1aFkV
eHP3K7jSCFlpygMcc92gp+BQtprIQcll9nSwM8nz+lIKO6mfcR1ssHvze/KOOvbhkwpr8ixsCDmB
K9MS46zkNAJ4Bk6fbYbnr/lcxif9xHwx9ZBp3vLOBHt6m7zxcXsvrVXaH7kRGR6isRFpoQfisyja
hCSNmoINuKIrVZnihPa4p1cdUs4PREf1oSwLGcz81BAlrMypjqp/gGfp+ZOvQvdlBmk3I6AXc/gk
LEeLyD52updA59ezOWj/qCxcwynki2xX5Oscq/MqjHyT4lBYFpJTPzwYAeer/VbiqY2xlehlkKR1
SCUiY6cBzyV114ZDMAH630aiaE1gykvbgezXDALYRPxfzF6wuhd2YePW2UbuUEP+7TUT/J/ccYvW
yXcZPJRmkKYyPYNz4UgZwVFNSwAYbUnuUCMMzze5LHsh0A4rUAd2AOXi4xYXZWmyg/cnWgMXbNWb
YrXKwCaE8Gz85B50N6e+QCwDH/WrZoRFu4hEjOgZPUyJ8DTG1xkWrXrCuhlFh8KgR7wJ/fB0BiDC
M1UePUoqJBS2YEpmMlwY5KovCLrIKPV+iH7ZO7uJvYwi/Zh/KnJrwVK/RP5Mm502O7C6sYEHXeyt
vzdJqDNG3Qicdnq0dFfYVY6o7qm/C3dSgYGw4lREzA0mHAFc9fbUBorS9XSmdNeiLgzRaBHcjkmq
j1WrBA4xLSH+S+oNLJERTDARUm6M8nx5+Zwhn4iP2ECTxzmtILoMFTTORG+ADmi+6sQe7i0XgcA3
gNv4vEX83/smWwwGhJ6UDZ++vRBHl6KiiqHr35KsDlq05FDoBHuhNMZPyhLIo9MuUZdeoLWM0Tca
V+QeYaAZ5t2g2WDPdilL1iXJjaLGwMh3VDm1I3B/xkv9qP+5d7ITUNVql/hAkTRlq8Y7/EXjig4H
MRs2Ao+Ae8ZZ3cLgZOLEPP2DYdMrvUTkiXV/sAWW9u+2l8DQiF8cu/0ekq5gg0sKGMPurrmqIYoh
e/U5pJxHGwq3x0weNK6utNRXZo9q5YmwbdKOozDuJwp5eckX88uyiJNI7DXbAlb4YUXB6hlCKnNa
poDEysZVe6A8d8lqCwZMYvI1TNqI8QSMoTWqcGRVbsNKORtXGRpeU6/UshQIQhxNAISgPXnq7gHq
9ywOrMIOf78Rn90idhkt/GLWVySiX6XN0hbNY5oYiQT8H3F7qI92UqNBf4SXkl+Ul1WFWLWe46Rh
OJzXpvmH2dIvFkhpvRLGeh3obKDTl2qXXwisZEpCEopMeMcW1uHD+Q+gsgj6dc+rk5ULFDLtpJa3
NIGUeuSr10IJVjXhm6vgQ/UmPMXVwUmnC3efjtd3ztmRJRt3VxJzrEnVCgXLygHYtI7/PaPba8l+
f2L1h2e5KA7J+ZbqS4WzO8X+04K61/jeU9AIeK3pT/aLyhhkDaMPVKzuLTlZCpLGhekFTn72WfDj
B3fFeqBrcSl8PaHXCBSk0Ep4fbAW9SpyDbyeDQoElmxRMchRCegoUVyELGePv15d0QAacYpyRl79
p32Dh/8ACrmFdRzYCFnVWCCngqyHSbi+17P35wo3mBokQJoxXpbCO9HZt/BTIDJ0XyRYmN1igWQ2
iAiGAby3lxf2/MRgGpKDU1SP63SSgfwtlvA7BSmIJePpfdJVsawaSy6Stk7nrmUBNCsRMcBatJr3
ESfGZrpboL+1G9BSvbvNNc3JWijSHPBww5w91dAt7WJSWLd98rfhHh6MWLUr+jhhxe1Sedgc1gRI
ri4wOvPMUZjvTfU+xN+N9MesI0fgHPZQ8LUZnp97rdIch20ZosXEZ7wXdssi1/zx8Wbh3LW6ADgq
cm57x8SvwMDCb2AGviVfu1rATrXGEgiKKfcMCG3SO0aW3zpdEii8u2+7xoiK9FExDpFsbD9gFr1t
kARtGTxSjb0o36r5XjxskjLQwWOgOYM1BrveGSNbF36a7bX2sh079oftWCcpiwBMm+XcGfA0rq/k
L6DVlPWQD/2Mz9VOzWyuuV47B2Ju2hPRTpa6IA5LuCYUEdoK9/IfnFrESS5zbFvYxOwWdqXg9qSd
knfwezY5D3auEop+q07KA7AQbeT/e1SY+8BFrrFggIH/HehuT/40nV736W+Hhx3Z63yd2CgUs+GX
9NfCHjFIuYiJkY5yjFRPIEOMuS5rxH/JBQByAL7OrC52npB1M8j6P9Jg6RukyC95plRn2hychzJ0
oIQ+b8KYoP6LKc9/u7dmBfx8H5xXu+8b8kUa3c5LEkVDzxUDkDaB9ceJ9ShfG5lh3aUJnAeq3hod
ELULHLwJ7deFpOKrOr6pQ4H4TuGX76zjzPlN1EgTZ8Aiw9pNbq7wdlHMdUbNaIKZDrJwQpLsrFcO
MMIEJb6SGrDXbf2EvSeDosvjJJY4yor7sySpMcLDEQc/IpP615DIjgTfcyMEhzg2rfnU5WugqQJG
1lEXa3Ur/yk+aF86tYPm2q1yab6sEgB6cLn35Cvq995CyRSYLau043cw0jiTiEvU0letUa/ROgsu
834yLdnOD9rmlNP3HLYiBNkPlcDnLuDZO2pm9b21xgbwcwfr4Dj9vNQ8p3r0GPfXEGCfyu+HmkeN
XLTor5+1esld3s92MyCyuj7q79OFfwB9k6D5JiWQ73/h1wmZpdqdhmZOtOtVrOtoXfQzSCpek6Yu
9aDPqoslR88a5v7YLg/R+zDR70WJbyF8k5T9Q8iTqsFQncYnFPN6NJzsI4yFon/3IpS8bZcRrglN
oP+OPtvPVpxlVgmtSmDlqu9JWQMMttsViC67JXA59+LHxJCFogv3JtlWY2AerkaB0rwIXptfgBd2
T+gWGzWVz7CkfUlYWxS2CTnWkFS82OljdTqPRF/9VKNSmrJ9NAPOkm+dtP7x7GiZZ6XfuvON+l/N
TrgKIMF3ASMEw7yN6bJeXc0YeUuMC/mM/PvYBc4gJHqx5NUduhqFJgcVbG1MgPR3cRq88OMNxgk4
NSRPLdsy+esyqwNo4B8zOev2kVFRi3epbccZt7foCCXhZ6BWUtesaoL6NVRZPjFVL11//+PjOXMY
yfWyzlNQo6Oyxd7J5Tiidy4BNCJqBDV1ulxwUPg1QURS5YAl30QNAvxdpAVi4a1ruTMqEp7gIfIv
JaNw5f/DtFFmqePjsuDggKhjy7wHqYnuqN9WUrPbW4z2ZlBSw3OuDpVctgs9FU1JakyOG9Gm26Ik
6vNmwsJlaNPsZlKSNXv0Ro150o3O5In+kjRTDIdA6USbcuAenbMU8x4i5tgkl4ofy296piFnMeE1
18Z4ZvZ5fAXEY4JVI5fPzIxH+TqP+z2Wxb03IyaJavqUlThAscDU9BA2hvsupkAQ0PD6B1MSSoYM
uPP6YKFOcVEBRt1ltRHRK8ZSpOq2I+l9Xv3QtS/EKVLwQdudUGuOm8e+/6CTI6yE+TKOC7bF4DVx
4lcqsMSnOn+v3o2/Wk5oIDc3W5C+fDULnPhFNngJx+EIlA4pQE2+1ot8U1cAlq/+cO9LbnwkZQ7h
m+r6FLUdptKrZTrChHyzhEU5750YGdFqg40pMuwCBQOzr/WEMAJuP5jAAP0bxaxisPkwRw8rVsWN
qDLYKbCL/cH9Z9+0XvYnoMqmdrqrivkpOHc0IykpNPuISEKS2JWHhRcXCyo/oqXPWJ7TAfeFIadx
Z1tKndZiGfjRl1HM8dJ5VyNlv6dtV9yp0oVdI9r/P9UJZmFqWFnRwFMQiH2Oe/MgdgNU1lANEdSO
SU5duIHgQ6IKkzJ+xF8gPXkcHMivkqzLNP7vEhcIw6cYWjOeIpdtMSsdn7b2rRy+ZakYfPCKKHOM
2foVuOOZdpEVFKHAGt/XMl4T0tdtDFpCIKooCHPxcPdHVlyFhsLzY4/0G//g1RBaP+toBINVVidx
cZNi4N1Mn/MAJ+l9TpV0sh2H/5OAuwv1qO7qDSqjWeJfdc8TR7hqoKnp5yPFPtfqL1M+dy8FwD+A
c4y7TjLsQU4fqKvtUgCmG6Utv9l/v8J+0nusSoQAcPN72rhlGrPzyAwejQDY3kuUWAazf2RQJ4PV
KhFbdk+qVbJEdi7ED8WAk0sID+nSOweDFBPh6SRzeaaJlOl/QyiALD0iOtJEz0KzV8GAmkdspHO3
0/mxvIcxLhn08cCCrM2h+4n4gvfV/q9bSJLzA2iolYX6XmZyZYipkmM7jYNDb3fA7+RfeQWFZh9M
afvM3em0Erv0Q/VGXuXElyKn7hOQ2YlSPwXqdIdKrLddyb1r1pfIAPcjsWqQRBVkcdtq4FHHUDhx
xrGk/fjEinB6hwaiyeJeFamkfhgAMewVQ8iEE17NUzBaBf1uv/DBaT842OLCquA1AGi8JtOyNyxo
0YmBiA2fvRXlmJJcKxYqUwqkq9/t0Hz2HojobGb5lUvurpwtYIERKqXB2ckpVGXj/tke+xAzEW1w
7l1XTBcXXP/b67Q+FfffnSXzhh6nw+kw76z36uJnSr02Peo6sK0IUUNGBEkcnlWF+VPXADjMzhsa
FeY1vtUBDvb+JQkLj5p1hNNZDdG3BLisckKsyx/rSajq79KyJLqewK2oR1jB6jBygtBvmjssOYY8
dRrh4IuwgFgMGpQ/m6ldGkrOtyx5NtnFC59ojBmSptcn3aFlyxeFq8PiJhILHkHfOjCVVxyRp54l
VejW4T1qogvZtliicf1XB/2Ex8vT96I05hb0y9Uv4XUsZr+6f/qFsfWhy6Rgm/EdQC1yyAEANL0F
v5/z6S+imhYE8kqyNp/L/mOyJG7q1/C/Lam7jACdEy9R68TGevw2srhMpdX/Spdml0rjdidBHsoP
J9TuFOyHMDHQue4R80ZyYVgJ4sjoLDSO1tR5YvaikUj2xNtVHxPMTix56lBOFhQlv98w8VPNhxs0
k413FkqLEuIGCitGJtXnqiJWrSbgOpWod75hlYXpe8Pg8njqdL0BqV2tAo1gw46QkWqvRvm8Ktug
RiKhpwDsnkgPS79YgeTbIBtU3clV1ACndouC48fVzt6wbLBxiC9Zc87mVx2y+VZiyyq8agb/Nb/u
TyCBAoUhq8EbV9pzk0TIIX4rdExFGGM1P3gZ3k9ugCu8he5S4wl0/oqaGbpvWvaLdb6Jo2UKr2mA
YTmfS9TKriNdWkmKQihjHVAXcrLpYwZ/EcXagc9WxNMRYpekuhgGislb/vdKGoKIrxbwY1nPhD+Z
3jv3/tSt1U3MDOR1HoC0jlVqMCcGZm28c2A7p2s4LwkfEJb83ScRi0yqLdcCxnJUOi4y5sQoa8Kx
/a3EUg2WhYUak12PNFwmzlPPEzjZeStbT0Rnz9Pv3JWVoR3CRYcTDHfTf6gANEqHuFnquNkYarw1
wFkSYf6N03z6ZLA6afnzekb43l9DOK5Xis97ROb4BqrWslM/vhKOIa7ibFUOmHk9edMIeZ7SDA92
QBnMYuV55ZCe5YJii7UcJ1JT7lkFZM7LI/ZYD3DaA8mK5eTm3ASpF9+FaDpO9MkKq9gkXqAxJY9Z
MgnSKKY29VKJEpeQ59ui3aFtxASwkD7xC4b2h5uEcJ6CDxaq2dCQzMQrebWDRar6x02bHx6K8h/9
uMy0fQIPqxA1vstVYfYrMXYQ113MTpANc1yTkx3mgQFe2rP1iNjiSi7d761ZUFw0z6rO4BDlprYP
VUz5kSvGjxtH10YAEA1mwlmQ2cawj/r5UlNH5Qsm+oz5WaC3OCFAIb+HKamCpPHqfoJifmf093zq
1MJLMtnJdr5bmdktRzL+2Jw1/DXr8IusPYxVprpFQ3fCo7dmCClctwwCHlOQTc+Kpr86d//YQu+a
RCJAojb+/do4P2qhh3OyzA+7vtlf0EDl/WWg1osS3rJlcpf7rtLOh3nXVK8LweLXuo/LV142TUr5
BinX/4ElnC9l7nrQEn/fX90DHlPY1LMJqdta1Lvl2PL+7tIyjU8o9RzcyjjaJvyXpMYzkDsisl4V
g0vs+DenbtEtrIX2JW3JhyeQyWpuL1ZExyMVvvviuS0A4teawMVqKOZ7dXr/T542ZADOj0NZX1lT
uMjlsV+BoA71SOMLixze0BYmZPbHvj+DPKZ4bEA5pbSAp5y5/OR/g1UQipyBAIN0511/Jj5lMsA5
9BYlO/nyu04iqpWUlT+O10OUWR8/VqE/waSOmcs1BlRA5aZvP7ETqlFYi2Cd07VKhVqmy4hdftAq
4LwkWHJyPBd/wRrGSBT1kwBClvNYeq7V14pXFlAxeCAJ71ziy7bD4RwltehLPGWml0iZvldAhE/b
61fq14h7dpara88XTEVFBlzpnNnSizuKf5DNQr6SgQGSxpLbc+wfDPHdtTCR6X3ENHiZrpeWEbEe
EAZyx9EJ2+P0aemhk+iRUXllmM3lyY1UXwzR29JzAGbq07x3HjKroNsWS/3nx1HVE6/4+jn8bGmn
RKr4AnHNHH3fY6xR/cS6hLOsr3TfkO+qcyw9jpwbpVngynR1tlkljvQZrQhddjMunffkJT6hL6qW
lKqH3fuwYvuKs2RyMPDm8YNpi3wFD2E+r6nkVPVO5vJdxh2DQFYAHlx+urlU3anx0gsvfF9D8u8n
tPkxss3RSo1jcqf/GLC95dojWoE5aRCzx3BtWF5DYqMUvPBV3v7vFptzfTWM6+OsgugAP5Jeut4f
aCZcFcPSIonrpkpVMMTdzgMJnvxn5zw3EUXvi6rtevq31czCWmowQh1eOy4OrxfnaqDtBEiERMQI
ByidF+yvI868SF2czxBZM4iXyhKaZ47iJez4i7Us2rdXRb1I+FcCm5MBBZxxCOaCIgchYqifalGz
AXu1VkDiN5QA46K/fXpthmkG+Dnp7O0YqLsInK7njxCe+n2wwbWVwqNg7vi6MewvpFnTWWDtk2pP
YID+Qn13dfs3R2MjRYqGG6+AREyyDpwL26A5xIlEDGYfPuw8aCdH9zOACG9boHVpk46gRpotojhN
4rIEqjjWrO/E2VDTrFicsZ179p1m/Lce0myY/utTZugOhjqAdJGeCV9iSs26UwtasTU6puxWyNQo
GeoYL1PhW2Hp+8Kv5u5LAPY75h1Wf8DNTXgJq4idPfKv/6NVvXtAz0RowPKUeXWwhk/bAoUzrjyB
Dh1Z0U0ffX7epJLBUFtJ7xmwOnLx7krsFxq2laCJgx1VVrR/Xy+8vPZdCDhctdXX8X9sloOJ87ii
AoVDKEijk4Ve4yUmuqCBb29B+6zGEIV3EENHIbyhhiG2Qc99BudGk/afiK/FaH1sODo7jQwZJSe9
+Nd7aABY5jn2sSHggCZX1eufHsVuPUPPvfNXUqRdL1E/ytwYBlXaZ1K04azy1fvG8aQTPIJgcFVc
TKquiaxy7SMFGcqP7VewQ1BM1Aa09CznmgiGwcIf2rZ3JqV7psHh3dNJOtBHikBy2wKq6njz1YOu
UEIoKxo1LoSkcFfrdF/e+5CXNrzek40kiYcK5jlOyeaJctUX6TiGjCAiZd7JIfCuc09AlZepKdAF
dn/qkgEa+A3WUjd8NyvTHGq7/HKiLitBB681WyFSfrcWjtx2xrTBHytxTtaF22q9eB+VwD4KrVoi
vve8zq7i72KZFobw3OaY+0aygzmjFlepJAJpLXGNqobQto74UmqaeYdQxnLMDUmLfHlNKMsfnTXf
CcifCO6f3nMcbdkXpdc9moKLspMX/F5pQDoa45dlFgLhWWZRcEUazXJagAl2daZs1XU6WikZHhoO
axEsXSZQEgye97qtkag3cfD9JrY0KJWkHFzg1WAStmCFX8Furuz+o7+wNGc8QZKIKDXe5G2jL8Bp
BMsEoXLwsJXKez1QztBeVGXlyJy9gU7zLsCZcAbK2W4zx9vX93KffJih+K2rGa4pK2k2pwmJhItT
zVSUFEZpujWhXibeUrb1EobufC8WHdYvb4pYMFo0EKxuUlvSJ8JROwtB5NvyjWmne+yXq788R6V5
bPBKEb4MQcH5rtld8O0qgTzZCflPoVlxyDrJsAYDzQlpCnzNAA8hACM09ne2UVQMwGwdaTJ558ti
rTjj8XGuomFqQIwx62cW8YXKrQczZkKGK4+uxzOZsOOEs0eiPHzfsqMyCb2uDb01YOtuHcFT45r7
wRwGoLwIjeTvfZZ9hQnjhs9fyj80YoK2OKHJX4SuNXfcQqQ7nJuejw5+JRkJblwHYmQOdXR5xYux
ZWhH9q36lpBzhHLzm6H+A7kvSyEl+dwaGBbUcQAzUW5VaxSwTGE6ApqRaiOylXB0TfqZD1irsVjG
7pR4MULy1rnybf6Fp6+yyFYNH4vUKyB2lvysQCClQJFLQPrektK2uGJMF666Zgeu94GJwcgXT4uW
SG7foG+P0tOZYZqkYzPOm7tuQ1aqtKaqASqVEWDUmuB5XDHqRKOa9AHngn6zkSXNzA2ZP0jS4QfK
VpwlMEYrpijiijrr8PSE+srT89yKwBmxeSJ2ae/16Ipo8pRD4ChR7DgdWdoBPxsjN9Z/I4qOMfZP
VkEo0uqLo1DAnswtgQVaYnrCyPVuLOoDWEZqiOqlggu30cd9MLVA3DC081l8bjEyJeqSkNgHdjtE
vmERP54cMEDBGzaSODnRkZZodgIhmLER+KQGulzkFzRVMcKhjN+bZFvb5nC6G5prLviwndpzj8nH
7Yx7kEmEX5Alks30L03sqKvJzZ3WGHGoOTQ6srYbrQXSL6jNBU3iDmjDKX3eLW0bHPQDNF8eHHs1
M/wGePpAmhYfk8qENhyfCdihFD3Um4l76nEANGj0DCK5/Vsq87lUtDTMo8NhYXXO5bKQjMjl92Aa
MHe3e3Exsh5m5PV/JViaYMNJFSsVibZfKV7cukAUA/jEU1wixgHAtvzW/ZcCqURdHqenbSe9KwQM
Xi7fgaGeAc2fRztq6k62xsBBtM1+d6GSAkweWfMKCjHm7zi/8M/Q7voQ0I6r/bmtJ3T/ozNWKKTb
N9TK2ilRoeCMwnZH9eqVhxSK/nmaMV0dAg9Bx6cLXFNc6YCiny72ZHFs9J59PlXs2XWS26RsmDOV
8JHRACxO1HRqVyt+i4TlUo/0+sDKWe0c+zvTewdbu2NeeAUkcHDghc38+iLBf/KyQ5ptmFUoem+0
KS7xs5XW3r8gbRAejJ56tX92RHwn7iAL0P7ZBu/GRS/rU+y1GZuwoq5ci1U5Q7gnU+HAYRdMVxTN
kAK459HQwCjZQeClyY0n3V99crBhc2jGAfGxFNZmdci9naYACt0ZK0xWiDnfmq847iCGLbuOGHAI
41lnDnjByTmR/HKG758ZbJPI5kvk1NsEvhZTk2zp+aAWzUR8bWjE9PbRRumv7jYpq8lyIKHLG2JO
BXUidMwvDNLRGh7nQYs3KXRKF1oHgHIsUcSm98jxpl9s0/vMbzW6kxWUX5UVx8478Zblo4wvKrQP
T9FXEODDgBVHyOlKuxIZc2HNWH0axb4ku2TbCK6hIkXrl1mgMEyxlYgfOZ8HE8KGR1Wqxw7LlcN8
Gum5wrxrILLKPXYujDg40tPj3xmA0n6AA4QEScYVr+qvaQIHfhAdkWEsdxdtbi4lIn7bhdV+jiyY
Xdmc7hMLtX0qZ3rAdlJrkS12IKjFQFRidYPOaBK/eLokFkxvRHQh9tnJ+xIbPfdL6bvt//nnHwJX
tsD2hRr19Ls+OiC0lkumuKr/5A0ylcNk6TtWUVlD8pTFFfYfWUVEjjwhsd1PY9ud0r9d0tJVf1Sf
Suknr3EcyvtVPbhp2wW1zHfAA+hLtsIRIHa6MxaiNgMQBPaDqQkdu4ThtUfdWFvkxlcGlSKIaVUN
3utgP2JQz7r+QeIIloyDTABfi3hYUkoB+HWF2EnpuvNpBLVPUrmulmpfo40MsqGhPxCwMsd8FB1Y
NKJpiQ77bDkAE2kcWUvR3Np4O8peCHqAVMAlouL+MZnfAKpTk62ga+PHRQD5vwSq2jrg3VXKzpn1
jwLN4OtOax/dz+J5LR7kV1PeQRn520+2uV63ma/F5NxG47ApmoaJMxTjeBh3DbdsMNIAqipt2lxi
nlIbId/xKi4kUF0QU/EkRPpjAlDtPVFL/fHGeh+UJtt7I5zhBCjn2nVyY0JXgY9QZ0fLzcOKeVx0
FuPLH0uHKQS1G8MBNzIAAIPs9LReK4RC7jpnbduIgqegT1fQBhZ0pE3ZFH8ydnC5D+fpeX7lGc5z
OWQqT4LEY1z9HDCAB0O5sTIprd/DWTaYWQavX7S934njW5A2x2K3WpMJ5VQ2S8dKBaz9TvjB73qZ
/1gYPiOxbvTZLy24qHn1Www7HJoi/c0+rlgfY1vYEiU1fusXSw/Ed3ZO+zsO6jvMQg2b51Gqkjwu
ZhsNZAsgMJepQtfQgXnbA3uX8uirDgvJttPANt6Kw11X8S2NB+cDKSzwrdW2GSHwp4vK9JpcXQm/
01Fg1AQoH+K0fMke3lw9E+2yBJcV+E3k7YrPkoieuvyCV5VG0XpEH95g64OIeLWktEdcdRCBJAx4
sKSP2wHmE9SQxgb6m6nyLhhKmGbKvaBjrctOAJ2b09VTrCRlceYH5sAEVecA2Q73ipH63gfmjxMo
6iNJj+d7nnz1/tN9n6Bf7HA4rM2oFX5NKQhwXBGavjX3DYdywQmASNt4X2wKoAHwo/QHlLKNSUM2
aD1iQufcGjxxfN/FysHMsGfiaIBUfcXxsNH1gzDyeQjZeCxsQuXYULw2jjFHdW2LOMI6pCbF9OJJ
od/iGBlexGLxq9dxib/eUODcCrelqcCDMNC4whqejDTT/N+6lNnF2WFxJpJBicaEYEFxDJxLQWyM
IrgBVQDhdfdYtoQmuTPn9FGmFY7L5NPVYk4z1bpLROzX9Z1Kjaorz+3B9CdazeiEU3UONcB9N2RL
lrjICeVMqKvemJRR2OuuV4OKENlTv+oPu8o+X6pVEv7uCHO5L8PbC2u3LRurFHSrfxPdbkpkiNoj
O5/gE+1i6qoqPY3xmbmblFGR+xHfNo40lZXnNnIrnzt46DirCiDi7gAfTs4LtBxvrLL0+SQhbW8l
6AQ3Bpeixn73UfHP/shEDj+S29xbpGXJlgIqe4UfANsnbc9YTsZa2Rpbeq+X3zEuYe4WPW0Yyis7
NsNhrY+iw5ZYAg5PeIRf3+92lDkgztPtt9wr/bGcXyge8Ga6TCL9l/YR4ea6T5cNJ4c6I6dIgT/G
wKEiSaLr02IEX+hCzEUcQTvfCcmevy9hr08M9uXvGdbfshjDbStJfUmjBQubGs/7UPOQUvsXtC5J
DPrwOtL2fm1CVpEW7HOAuUH/l7LMVaONbp0pXMceE62cXhyfWP87BWOJLr9aSc4TVzWuNYOPAYNz
HG0P9bIagx6QuZnTb2MybFQGivOh55t+qVLUKV0XOm+QjbMj1QgkI3Jq/0IMOWX/85fiZEJbXdKI
tF/IJQBzLW1umHaLZflDn5+zF3F8GpB8Y7WqHRPKgI6tX2cmPvJrFQ0PlFcDjjSNhiJrVDJbxrau
T5dw/swOlaL9pyT8Pxf2YzFPtHubPXq3vTai5PkEh9f7ZCvM9ZcYBl35o8PfGpMcI0mIaNz7pVQS
8aPdkHpnMykkJaff2t8pfzechUUxOF0SCwhl+LXsZkcbgXDqNANDuQHzTQQYt5ol0PpK9PIsN8Ee
8Z2m4t3Vj82wZqHIghFNqM/D/ibCvpTdHA3CgyuGfmqg/GgnndzRZIqyaWwND+yfBK2gGkd6oacY
BClwqxhjs3aGw09CO16KwM+EdtPN7Th3GQDPbgFgPQb2jtq7Qg4DHxJ5MySPl6kHfsCEBmyifGe1
+gAp45I/5HQWHNq7o/C2yWIOJbj1HF5xlNwYena07tG7vjK494wVeUQhNd3ufM0g3JlEWNefcTrx
xy50FjHnTHG5zxX8gly8i4MAcIfqZGq3e1n3HWEqgLOJfKzVid8HBhKzaRFb+RcxYSkAoHjO4Kgx
HiqKoQjnct+nFxCrbs0yOK66lRaWXqVDJQiBzOQ9PZMPiCXIy7lxXSrCoTzFR8o3sD8g51ngLvZT
2cQ0mhOW1SmvM6QWCrQkf3ohi4DJMBAgED2jLqVJvdzXkie3eepONUA7jMDuh/JrsUt6iSc7/ObH
fgB9SFjrNwAgDsqtpIELIXPZq/49NPN1pcNlQnG9LtQ/uM0MyThIsfD8gPGpyMu3nGH2TFBsKMvC
eCND5oHfeE5pME4zSLHeu4DYXw307LzeaQfxXrDAk3TjXhl/TRJ2M76qhGVOz+YRZwztr6dGw0Tg
+QhVFF7LYDQGpgOyPap8CLInSyrbaI3cPgHWzJ5iqOC53etKGZrzyT/K1asTwHfsVXSt2Rw+oa+5
mQYdnsWpA9xrd0cMRHuOh+xXGBOhs1Zj6tBmoz/gy6SO+j5hhxA7Eo8AmE2d26cNW0WGJU54cc3n
BfGPRwGFZTlWLBz1iTUyF7lFPf1jb/5RvdLRbdKJ8BaP/cCAl7QTVc88fXlVsIHTL0eSwKpvp5JT
TqSnnoD1KEbD02HdWxPB32UZPEf8P88J9+A0UurdNcZzsNfgJqgWxu3JpSrqgtIXCP85FVcXom0H
GKyVcvQKnJ5bO9uTto7Ky1Z5/AUAbjpxEN5fDurgWr3T6Wfs4n9zcnNU54r1pcXye7UY1ybq+A6z
SIr6il5tD/DW11ztz9X1Kdg+siVI7LhmTHZyKDJ4YFD5tGDcFNofO+NDmzY7cEvLb9B1UVswMEmz
Z161/xY5PtZ9AdIPP1VIGkYCctaDylbK9ePxfE9rV3eJ7P9hO+bxtGRTuGnsVMG2J8kcccy601uh
cGmzyqbJAmaUQTqHqEM8tgLkmTAwjtEdlOPEXoO+QdBwB7ZomeB0TaIsZN+Eu8IjInaG28BFsdT3
GyXGCdikTFhWRg4GZqstTrg+R0A4d4a3BlgDb/lG3lb3NtfDVD/l5zIuAwrAHkzvMGJr1K4cv+AT
rFExZZITUVZjIsb0/3C7W3kROzCEY0kUmtUPgwKQ5/EXZbsJxB6Do1Vr82fY8O5AYaC9WC0VCD9L
KvkZ02ns+EA94IZ/2hh3UwIaXGvr/QStwRqR0sZSjH1zKAJo7R7ht40fmHT3/u0aE4by8m02wIpq
2WonhWXX3Z+UIYoNBpA4KH6hLj1EjA8B0OxZkLrbwqLw+nMVaFImKoFfZEbge17AvSTphcwZLaQE
NYvTwFVviH69VVAAGTEcRPGVw9AjuqlbjTk+vVz0s5gYCGV1iaynm1mmxllzKBFOTLvPR749nH8A
czWnXjf2Xl9nKdPuzVDF+yayQTKWfiphrRvfeJ9hVBXJ1xv8u2erdPLQENWobMdQnJVh4DCE9UFW
7ChHZjlFFl8KJ+cJEdQNPi4+3/PTibY4pns3gMqBooDEMcaBZHiStUfPKIZSiOfTTsDXLw0sl8fp
i+aFh+RBcZ4ZNYkS8YFrbG+jkAQEi90qlJp7tairFtdvupV/UACFGyR3LxrCyIktMqdOzxJELLaU
gLIxj5F4hC3+g8nK3elNjsBZ0eymlXk/VRwrCfrpDyYHODAsv0FUsV7Mw5Yo7/0di6ovY+LHvp4I
KusnZ38G6qjgOxNbMITx0kff+aUrtvfXKjNMBWiq3TnN9gLH2rhu3CSVxwASOtskd/6mSHs1SSai
z7D0OPjwKDBTT1L7WzP429wQNVtVFdhsaPGGYgr+R+bOKBeyJu9vzWn0qrT1hObeLug4o6LXrXTj
OY5mdZxyAWut9fSTs4w+nQZ5tbQhzz2E0KS9fYei23QrBq9PnsWBUL++Ec7yDuCEMVnh2srteqZl
nmpbkhEiwITePuG/920r665Bts57SU94ZEzFp8Dmw9pCn3ALaCeuu9UfgNVymkOaXjI9Hq6tFKWk
Jtrmc9FZ6M2REuGrM5Zdz/cK5o1Z7da5p/NoAIYR/I/e6SC6EIZIg6HBCMaKSBPACF/9iRKaNTLJ
RZrDGOoqSo7b+OZvJ0SgGlzMZxdc7swZ6i3cMiktyy05C3PWi46CMMp0+DCm0eg4qxLkwH7ewOSb
4hHtnj/NsegSDl8zxX78vA4wlKTyzDVhK0XdZrW61YVSWrdBPr+4/qAjyYHlv03LbeQlcaLFNAmb
k42IvC3YtqFRtIuYJjDH3GV4Z+2N9JwG0L/NNXOsmi5mwnqeVE06RuAIFHo9CjnTjjTzX1R7AnRd
QBTtmGcP4eQWPVM90HUIawdIhC1mrAal3zRIGXN72NkNyQ61eTj5c0b8khjNlfUDKpX0hFAZxR7T
J2+OfSbMpGz7cf63e8u+gmkH1/0ZqSPuuz3lc3YH4f2yNrcXc736mH/wwVHVm2DTU2IV1q15vI5x
TpUafVHwvjZnFZ9y6nbxdqeDRFYdt9tMzabeKpUqjFF/+vnye4AJFovuy4uozIpYxYreC3pgFvUI
bzWbuwsSEPXBO0Hc0Cm48hSlkwibq1fm+nT39V+T3NmHl32QZ8M34hMbqAKztSnRxBmidBNuorig
ooHj8S9q8J00tGUxEWcw8AQ7E+PgF/1C0sUbSBmKOvp/aIcvfO4g0NWiyYNgj76ZxT7OIvWEgWzr
NCHqMoVikKivnBl9OHwT2Ka3NYtqex2huX7vdHO0bgVHTopzhvLlsiuVg8Vtb2/EgRGo1Njj3WVw
5SagJrJjwji78T8lF/Z2bavI5UPLJ5SJ7wKCM3NVNj4xEeunsYrglHFgFwJTMfjSJeCCeSWhHRkS
nPlCv7VMJqAUCLpK1ZslM6s8MFuVZ6hDH36kGhsbJnyDa4eA2mw7XG+YKAjzU/y7Rtaskj3BA+MV
kJzNASml0zGfbggLZIFzl2UNVsoq3pf0NrfD2sD8JJB5DAJeNpJ61RRT+r9YHxf2YqPJ6H5g4ocH
rxZcl88TJQgk78XJaZ6XVWjwb/NJVU8//kP2gVvGwrQ2j66xa5Aa6sAb1V33mx5fDU6/ho+jHCDc
TODHQkDSMdUzjRQB2oG+oGvCwkRUmTfxqzZ5dhbnuwdLC0ZACQMqzxLgf9IQcgcwMA26+06q+sKf
h63XMShVdZGKMErk19LrdNBQ2xBYzwIYyMdHxpD0LSaTohhUopCpin4nGc+FRj3mAT2dpPFFWF7m
fQU0gzpbBC2/wD3pwwzV+jutG/1fI9nSQB9D1aqV8XSrG42ykpCSAUSnRZJJuJ2ZfYxBotVZs/cq
oFtqlLSJWHE+qZ0pDZZ/beolS/+sY34BFS8yboFh55NKTLjr5W7iQ0T/ULJ6Cx+8xXlB+ODiY4Sj
sSd8U5t67EbY5NtSOXQfnlP72PV1B03g8g3Sx35mM68z+kCawngChh/nvZp0OP+wXMCOoTPlg5TZ
GQbqkVuwOa6EIUcdDG8m7H0/JvwvsiTkOZCJos4LYkNbGVI8KX/Zj+BP5te8ClU/BJBtyBAvPV/Q
iSAD4DpB/sOvZVZCMDC4nS1fcsuD20s/dQr/I1igpdEt07fjK0ma2r/wirpgBkTBAeouQU/XNgch
g/8Lh1TvCiD5ijAiwwpoPWbg9BiaytnkStCgPJmdqvByqUOiBCIWLMdp8In8s2amOh0CLP4Elqcd
4QEFNoMfNFXwUKbvx4uH2huMVbrU4kZC/aungFFzVu9xFNoeeXTjDnO5LSpFrxEXKY0hDKov/bNI
eZExDsT+TiwG2lmBaB8hf4w0vA4CGwHz/T0CgZgK9Sagq+mSU71/pPzHypBr3C6LBIQSSgiJF2M2
uvxLhKy4iueOYueAAOm0LrkTIj7aIdSatRCzRdKgVNKqN3g1Ah8cOJ+CIxbpU2zucJIlfRDsbXf8
OIM06xeSJ/2JuZPv43bPTPexygov/433wk+z+JovzGec+/jPS2nSNa5DCIvo4MhjjeyPNYmVLYyr
8nHtCggx+pY+SqR7sGftri4nkeY2JDyqJ9VJ2Fm7a097ryU69CLTvm8Sjzu7x+g5VqGpUYywlQu0
syP9hz1Y0zAeImjAAd82B3R4mIvH/xtlnEUt/NCXe1mZhcpAQ3IMKwljVAiiI7mt91NafxyY3PVj
yqjne2GdqOafPQRbuMDt43GpK45K6vfkbAXXeq2cUlfmK13PZTa5RL61pSL8glW2pyjoKIpm6oKQ
MoU7yn8YNwsfODT+ndp93P4dXTyCsDOZhDntLvAS1B6dIkcMkody3nQopvp8feo6hyFH8XSAa1Ao
TfK34F+2tBa2octX2dVCIJlfU82MjPd3g2mojGA7+uAT0ypE46p4jcYSMaed7Aw0dHOstvKSgrt6
VuTyKEjy1xz7geBdsbf9cRs2aFuY0IFAos54z5Pe13G6SzOPfJ/nozPXAYsFCt+CW6Eu/paGfF0x
6/TopUOKBI+V3XiL7lzMsQZYgF2r4OKjISK25CckS3/cKEqwvCIlfl7SQ/leZQyMF26toOjxlR98
j899AeGy0g5PxFlipgxHAx8I1LkKZt8h6oRdn+gEMpLfa66EL1LnXbkMxiGnvn2r0U31QhslVX7m
YstLo7qz1k/JfwlcnD8i9VbhVqJFrzT/ZczRH06XCto00B0TXW3i4gvnCD1C6fq7fJbDHLlzgMOo
CCHESFF+WJ7/LFuL7WvTn027EPmTuGiYn+ibYBofS3V62nM7J3y8+uTcK3npvFyYV/ur5meYA1aX
K+g3JBSZ7zhrfQBjVlhINTQIPatBw51TQXTUUXRrZlT5MWPSK089Hjty7qfGasvh7U6iC+ZhCDBz
HOJEACUuXz5MKl9ipU8SaGvGJ7IVcVXaL4pW+IFD0Y8G53ccnhcysBF942pr3ia/xCepbgvjzElK
h9T4yNjtPaHktbFKV8bF8lQfvLOd98Yzid16F/vPDqgdN31ck4jSH8yUaLil7hjQQ9CqiAC9k2XL
YkeDNpuS0SDt0hFBMvkT9O6NmmGaKyU9MFUtgIxV42bczosq1wWyfIPA5cxgoTC20riWU+tR9EgB
txGjoay7ky4SZ8vvWOENNxHM340TRQudabZlK1VGSffwtIO4nmLUi7XTZ3TxIAfnIeclIF/ynhos
5m/abFXFqW4v09SCfTa7feyT/fG3Xja0dFSSlF9o5B0RBIK/uuZBrqiigNMc2NGbwEpZLX5pO7i2
T9RKU0EzUUf43ARDllUrRrxWgFZy32dulleTyekiJhGhL1X2lomIZ6mazw1mJBnibZdmhftKCtEB
tSotbecYUfoJgUKuPsni8ICV9JWxnaMq5oZXVphPsCfXxbUvFbput1QSovpxdH0ovM9XuiTQHIPX
oytZT7qlgpoWZN/rMYtH+bYx35IRiNSL/ZtIQUZxGM4htowIpN/SJF/o8epLoy4Wh5XdmFL4mJl3
/ZsVsBQPivxVPcUARh+7o3iB5q81KxpRubLgw/revYtSP2W/8qMJK5SrgI1U3TTwNLwosQcTvqG5
FjBeB/2tLDTbeuo68BWCzp+kZgQgqMjPvbR9C4bcja1AMccYVQ4TQ9aBmsA6XDsqNRoxnwOaExVM
tRfZZtxnZQMJK0qubOkOU900y2gBz78dnjqc6Iqhvb/xuwmtMnkRWtunXfQj6XkXNQunhoZmgiNK
0lvrUuklEWdtl5Au3Ijsd/rKaAyz/C5tF73YqYZSVSrliCaRvccT3F+9YEcSzglDaWDnnRjxWAKY
GlARBt/RaV/7ZpLOyP/8Zo3OPi6B93bw6D2K9tnV/A6cNTdgr02+XnXJUL95P0YvBu3bnAdLPQOU
yp8LFjMOVsa1BfSvNjINHlEVpLTI4cTC70b19VFz4OYNnFYHwLSN+ow/BuVc5VdYVwmVVLVjEbif
bQl3ST08ExZuheY04tIoW3gQUG/KxFmHzv/8Rt1suuYdHGo9tZmr1DrrnT5tGrjtO98RxGxjw7ZH
kEOyS/oTjIoTvSWP9a+lKXvuBkaFrGki5L6dm/0REEi5FtqsmGqff8US7PLBelMF+lakhuVW0uSl
CtKkqvJhsUgE5o3SIYBlix85BvRROTkfK0Klj5W4wcTXzMu1PEjHF92KbPJrFg81Gim50jDzC8Tp
yt/t6DckrMX2R6kLgf2ARCmLiWYWICi9U4AHIvRNuPZ1OBihKz31dwI0loJs6dFc0fEkR7igKHTQ
hGWRv+vzPp82INuyzBLlqpdfXX2lOBrifP2K4+6xjmeNi4kTAe2eR7nfHcJcUGJVEYnNmdbHeem/
f4soDtdueVAQxeMDJSFFUkP5nsmPR7tbxPnONZTWM1gVGicZkEq/uarzhi38vzghoy/M6RhY235p
P5bUXwdMLTAVLJb81mV6fri6GJ8eK84oafk9gmdOTuMPmIpdMrSwDUNOk+b2OTtzSFAoA3ctZsBd
rn00GmkwlH5z3RGxFUeZvLmIybGgQe4DtDZfHOaCiWFVr7xBqjV/ixVN0y7XYzJ1SlxGBAap74Xk
2RSM22P32PlglbdDIVw6LScvgjcSHLBQzJBzH8ZgazRpE1pwHXaKbeRC299SX087sInJmARTfZga
PO8pEz/6WVpZDqJ3sdbrznA1h8kD9b/6kqPJ5LV9dDFsRHZiwu6UWHX3apryhZMffBrSLc/Nf5eX
DnvWUMRGEWJ6kUbXUqSl0mciWZr/OS6cWdxp+VYTCrXYVLA3z+ogJNn984NvTAt90p5A9fYAeJb/
5ciKkWG9/GAYtoDsHYYOAJIWvvibOLoqcupib4dP1IhqIzOQ7yyEzSoFwpq/WdpRe7odo9JKTc1J
9gOjXegIG8wdPaYBLTiGcE64KBSF5SlqzH/ZFF9nwIfPg/9VU8c4qoiTpvVaAm2tsIqFcM5KGT3S
QCnj5p1APvAI+tNjoV7GmHl2vUcdTa+wKpiWTVN5vXFjDOtRnsfuuuAH8NtiTcKyObWxpfl33uOK
K3vwtwrsO1DOQ0oB6EuNkveEwQYLcIg5c6FhC0zzPNHyeJ10F1s4EPNdWARQK6y5PAZ4j64cjKlC
o9FsIUFmMbmwRK9w3AgtUIn01/VW28240dhb2qqF89JpC3jQC5nsNP+BYXkSq1QFwqkRXNXKx2QP
U819ufXRz9iCBpkv4CJ1QtrKHNAQMLd70SOiHCGOb8xrOyDYYI9h1r9BwGnnO/WSUMQ61cBf2mQm
1AluC9AXH5GOnONfRJSP2qyXCcuiHMsemKCrYAihLkzSVz1fRKtr8UWxi173E9hGLPX/U6Av+M/3
rIT2JI2zpYCq5CFbgylSZhDziWDqwq45EtzK5ZLKeVLoDKcWEjcup04kHvDs5/Y1c+ILRwicvQGQ
bHX5kXPfNxb+I0XG7wLm9NzgZiU7Uy6Yodu5AmMYiS6AF+I9V8w+DczAh8UVwmn7RL/aTnMuNpkj
G5huQY/7Sa20g0VMjs42DTpvWv3/q2jjN3+jD4CV9oeKgBRc8QxKKMMaEBwdQ5nJQXiFy3x2S5lJ
c4oQuEH63t+RU/W0TzNOduKXvsqC94guA1Ubpf/lreeEChgEEvKfUAnZ5xKXmswggxUAh/25LeI3
XB0P1ONJsn0vKV5q+xxpLeIT1NXh+RLq25wAGCZscLdWhKgDRicqgWRl1bZDBII4Et18oO1DMD+G
zYXOWw4ybD9LvhRl5ciaASvs4LcgmgW1NGxLtditcUTZkwEKkMD52aNaK1a5RzgNldbsy+hmmuvN
rZj5RCQ6Z4zFULQuMDu5vhDhjUBOR4HOF/xh8c26tZQxkP054bI5CTaRJP80kR5PyxYFc+YBQ0vO
ujwA6O7t1tvBymZD5nLtsAKTAyBkaFPmIn9l6oDA0TvwtFJCnI5QJ1yVWO8HknxXlxa5LH1hBhJI
UGkeIY6zM/5KvskVWuPngIa7PaDrR3yAZ7ylzh41Ym0lLbZCbyH0w68kfcErM4QbvgUyVTjSXu8o
ZwEbiQOALdszTAka9knVyaahzjb4SslpfBQktXT2hz2vBZqWkcaC9ogGybJPnAyxY/9HSmAU1K7i
jI3SEeTTm16jyKgfDzY7KqmR5bXveurYnmqc+lMepHVccz06m2mQdOqYbRF1zUd/pgDVr7dPbbuc
wH8YPZb+KXFllSf7VEd7dsiSSnQK4NCPITzVB+//okDlElBIyHC58sZ8XyyJyLcWc2QRUAv4+Yz7
b5GwfavvReEApRznejdltLMka22sX2ag27Ghv22bQqFpIXDrgC1xpDvgXGjcNk9M3i+ouN1a2WC7
kT9Zl75EtZ2Wo+tUwJrfl/iBIhqLVjQs+k1MMJTO+TIhXL6uifAkIEHFJj6qP0pX43jIPIqy03S2
O9sdjYMVG7sOtZBKQHNTX5hl7uZ0SBvhf9ZoBYkrP2T6rF9Gng68fxfi1+DVwE117Kz3jMqS1LOq
S+x764rYkBrX3gtrspRXHGllwbPmtki75dEx+uFTkGYzn1JuL0Bx1B+mD9jGWGDClvGZy+xZ2mbB
lIN27uF+8CI2Xr9NdxtoPTFhdXVQz3UYIuxkXsbvSIqMyG1vfTHS5l7Va6uJVN22eIivD0NM/z50
wKIbAWmBRiC/ansHOSEfjOiGS7TQRdXdn1tY7NTKr5N70Sf+bWeDZQt2E3X2h2kXyKLo70VXTIg8
/wqPIv51kMWZQop61kpQbQol1UTyAdWgmg+CBuGdZMs1H5BAlWMOs5MsMrn765v/S5C2JA7g9Hl3
caPxYnO948In+zmvJ8A0i3WzgKnWuUmKjl8hLiEJGB5cNxi5swI4p5eHTF2KPSyy5dDpgWiELuXl
ClfCifGoRz2Zl4G3YNF9j6rNNNeiyiW0MX3a1tDHSLFUt79IsKX49011j0E7tT8RrlIIdnViFhFC
tPvCz/HK5hWJ6XcV+8LSS1scSHdXyfexmisrGisOsSBQzMBUcgduuj6X8jMKSK4dHdvOlwG6fKLv
AEv6OejZoSUC3jj2fjrSqGvZkarEPTZBhtHXDZFDN3q9e0Zc+D1eTNNDHKdosrnlPo44naWTPOz7
BIUA0/E5UZODz0KzXGNooMTfAdi6ckviPxKqqdWo+jnrCUQTCXA3xxhAlpLlMbUIu+zo6IdCVq4w
qhK+nH23l5VsfaL1aXGpAo7AFrH1NYtdk+LSyuUd+uBllp4orpcwB7/g9d/85w01m470n3ti9zMj
jDvN+Mgw0GHR64+Kmm1NTvzOjFZmxfKY2MXp5D5wk8D3loci00ZN44zjgu22KFyuCwKoLnVunY8X
M1ZDK4f1RaK8/H09I5PVf/Pf7b0HIWUerwHzp3m6/VzykMQtnvgw/7lzgZIshQIb2sT5J0VEQgwr
qoOTy5QB1rJac2xvRzvrpCrPLk3F9yfOYXb9HJUCW7aDf+FnTwMXPm4KyiBd2TY+9jk9zUep5qYG
iLsGyuh1ADbR2YMITZjNVyOg8aM38r0BO8XeTArzi4bXof3jLgiQvmwosuYupVJzAUtEzg/qy5i3
GDYfn7eu0A9vwecSiTaL7gxWg3mB1DaxVupWYUZ/juR5FovECq6iGr8wMy2Wj7wE1dVyAfyJ1JsB
8IVrY2M+SurVgZqz+A6r+ySwbs1IVLBmuWaXA/wDQHtVq1DCbE49gAarJsdWxo3uew5VjHvinOVp
f3EsxVK+YYovtY4vUMd/ibdgfiB46TkSBC4McoXxwwcT9biQGRaHheUcof/xtbiUKshXemRfug39
ZnWe3WSms98zpO2lXEfO8/aiEY/1fldZadLixCmK6184iCReYlNYnzhSA2XOWYdwuujOYZkCpWRF
HpXVs+F9Nwj8FITJOEUeQGbLm/SfOUYglA2jFgsKQKsoO/tJNf86ItKzNo1jYZZgNrxp4WF0vuak
vysZAjeb7FJ8OCoFqkHMSCP2zxlluAQxq+duAlBKju0df4GbOnHLUqnUgzVM5FEIldILZopKINXm
XNLTZ0Q0MS+AVpta2+1gVq09ij7eDJ36P7x0RwajFl4ob+TGJB4CKzRVt2zFcik+YROFpX/8JHv6
IJHUuxpP9uHwvfhFv0Cg1pdEAXHu64tBiFh3pm7aY9RN3pwDoB2VGP94He7aap/D2JrYj3GIKmjv
r6tnYa9MzPB2tNRsV54jHm88x9m7m61sRrk0QJyjwz/v4yK2DOx4xCRUM1Amup3Q89ZYWCm33KmZ
uKB/RYv1obT91qpN6cll8U9//DGSnG2BWgG33/zlG02ejYTNwNaigySQUZRHVXl2oxNtc2XeTL24
S7hr39z+Thg8OGIUCXs/1YCRmg82CVfYmonNL1WKBLZKXDomJmBZijPZdrMszk/IZQfTyDkSH5SV
ihEueGhUyxhyEHgIdU2eWnzNrK2zqHkrP1yPWdpYg8LBbxBA6z0DpUcdNInt9lbA9ZfVhSLOALac
VvCq5Y/eDW75KU4FB4T31nKmFzowKfUPZRz4CKbOebQGWyBD+3s4pwkebOa9P/E08Cbl9sNf541n
uruNIqpdH0j86Bd0DGfHmtFYC86qHmnqYTxcadHr1gddjnQOeHJ/EqIUfkVBSujKj8IydyvgLfhb
PdjvXVcMctLHXSnrRZJGGYAP8txF8lQUKuDS9njS58MZRPljxsq+NrjMO1bYr11TQ7eP2mUpbI3c
WsJ1V4J14Gurg2KM4+7ixkieRNwpAJFyVSBCjIjj7n5vjn4uGm+Z9YdZueB/7lNDV73w+M0gLaop
S5fXhIp3GNig1AC43HuU9OzMsbBaqYfiJ6HkKHBBz9p4EW8WIfYkcyaXOPoEPAahZp0JBolPTOgF
BnLdjsVOgvSUBo08pDbX+ChKnmsSw9AR0BuFCC193TIQEmVaxUCpV+4HgneJQ5J45tQQ7EzuzxRA
WtqrBjHv8eMo1rZJfVurpj6HoMeMSE+AcQIFgDyrzqfDFH/6iWmfF/BIsilGmndrQ0QsAU4H9rys
MNU9HBJhPUxIgMLDTR8SJcReP1dY1MzdafZjZ4eit2qlGsbE/YnlysPwTWF/ijf/uWyeyCbRdecX
w1nj6Crv78ogkfOdTwnEfJuu8oY5/d6L/BgRh8iUxugxGVNP5Z1qBrvq8gfKj9DYZFzsVdKJ3YNP
tpnJT16P5871SIqqJt96xjMU2qZcrracN1p6eeiHcOFbZBjh8LUtS8Eomj8vS9IPSycBHblq6bXJ
ky7LYT0niV0i4i6w/bX55KNvBfAaeUJCgJr8nKqFS0SNLIBpv4o2iw/oRtMXn2GwBv9fS1/Vip9U
JcHGeNQpEzLpuRpdvlUn9wq8fI3HKtjsl2KOURbC7axIlx8057wVAXRj5RGi/Cn4YiF/nXCvNjeU
jKLx5HUpyTNQLcEyFt2bxn2xFCu+4/mUHz0RReFIaP7ut//vVNT5+GB36ggBIwDMQXjsSZD6xLhM
Wi6RytExSdg6Id2uIpImprtdis+ByCTRrjRoG1qoH1qhGvuygWOKPybu0eO3DgXv7bz31OlLBydI
4ICfKvVKFwD52hyV7o0fAU2/a+XYANPEstFAOFcYwlVzTSIX1Xd93ogJ0oS4Xf8ysAQ6dZcRkab6
315KEXz1IunFyb4DNOng7wKTastzpYZvqj4FkFha9WRi/f1o7kkZczw4lyrTm48FQzJvAhbKDAOX
yuIEarHrZ8P0KNAF3zyReLbNj5VUtNpZX4j4a7/SotXrKjxrPV3LCVURYU0rYEElI50Pb/NKIEyC
vSGmekQ5nApfpcledWF3knydldOph7Mg8gffn+SpDLahbEcFq05L+PF98f/EtvBOEU1AV9H4T1uE
K5hM9GnNnvAkbJh8CncGXK/dR3+32UvQ/92ap5S9n9c+ta/ct9M8u1eSrNubll/dI5ILXWrohCPv
ANhlRH/ZZ0u/X4jcR31xYI3pX+05jkEKDsRp7KmadYFRFZKQ7ChI6H4PPd1zdI+DAFUvr5Kb/45P
CR0MxRS11qtJqIx1xycwSL9rWGhAZUBmdYbD+i/EMDLHCEPSPLSOLjbKdGVx4lCyEXIUVCjzjBWp
+aagpA9zRF20/IB51kW++36KDxOTNeQ98cWFsIxHWcclisV07C/5wRhAz7NPS/jgmxl8Ks5gewX1
9jm4xvK3O9cwduqzfH8YOiwfNPOSbxPUuRDiKKVbxMsS98163KwUWcB0qjmjg25qWHK/jkKKowdn
HtvfRShE5ecaRzZKSteKAhR5OghKS3uc+YTRYyFSgC9YFh2PkAFhKpGFKrhCYGt+dYDHlTCZnb5i
ZgsNVyU2NageOq5AyrQdVqDAN8bxcuIbAtS/YwCR2TaO7BMlVRH/6K0burGa2Zf9kFvO2evfKEko
c7xgbrHBKa770Yjq6Bo2y7vu2LZxN4d+e/4QwNrqPtbNEvimiP2uelzx64ZU46bLHLjPuagZWAKQ
0NDjI7yuWWyQ92tE9No2HtaVcAxSJ9Gl6VEUVKGZEMTKD6k01tH51Rv158oi4ZBCE78DxWR1qXrj
iYD5wSMEf6+Cdy7Gi71itFVEd4CYfiwkOubmJUMwEd0kPJM+P8ZafS9ViW3kZbQcuHOFFQMJ9RpW
vUnzBMQH/ASWQjAJ/Zo0KKr3l29aRNFG8m83++JTC3r0u6nCSg5TJ8f7YUIRtZOTVK0EKiEBXxYF
9rMbpT9HW6jy6hb2OcuTcbMg/X5dUQBEH6Wv4V+qUWwscYeSdpUuuxjeTjtCYlJPcC5OTKeSPXYQ
IBMga8Rm4fxPFy9BjE9wh/5iAd5lTJQSsMKcfDjf5goAYD7+akf3mdIjA8k5ZQ0MqzSRq62N2isN
Es/lsoz/232rcVjEpLaNqrNiGIGSSXkWSdyQ7qaLqqRtecCfS5tD99Kmyk0BrlrVG9MTyFVBbMq1
HjM/GpO14hDvedEwVhGxtJWFZdUW9B6ArSya77ZZjkxHfiAcj3r855zWji+3FSoP7yzJFP+b8LfR
LZ1jwJZhXLdDjeMyCsNOyTgVZ74LPuIhjZIvub/J50C5Tw7Idakyu9RuunhtSfPMroY7s1LH+O+I
o3A/q9+F2oM1crahTFPYCESCWqJIJJzYF6xZbpa0TQn5d1XJUNNSBM0085uGBm8r1uWfG9uEEvTG
twEe350EV80WRmGXRA1/UbglDzwQ8xNfJXkfVYfTKDN6+bObLv2CTuGCoQRn07+j2BIxM9np8835
NXhsad75yTPfYlBvodP465vuke2XGfLCtN5TC+2Pru+GcV3mKSpvcUnyo+HQM7Wgn5MOKH7PwHr0
A/hZCqEJGvUqpLoAC4i53xhTKbMfIGkXFj3KRkbq0lAq6zxb1OpgMUZhqaiBPrsuEpMXovABuwgX
Oblfp6Ammbo5N33yLciiP/Obvl4wnM04tKHRJeJ3m76Xo7Eo6j0AI2Gx2avR0j9sK/z7ChqlqXA8
nmDEwRr+CbjM1EoKsFmeBFungX91aJNf08afrfz4urO3pUke2jeXtI8lvSxWVlobNTMRVIWYSCER
PA+Nv6RtyJnV7P54ZR6U/LZmxaY6A/mDsofjJnAzi5xWcV1x+z/n0XagweTJIkF1nalq+iwdYhpp
apg8nwsfQMALOFsO1g304EEudR4cV1kgoUJ6M4H0L8kN0nNCvmQpfMMxZp48U+NpejE+JMhrZwUW
ngiq3uOkXpBPgMpjf9vhXmpO+PWY685nDU1gwB5oYqCI2pql9GBc+MOt5d1Mw4383sGy6Avjl8x1
C8HEcdJWtWLXJTCB0VKubUfIT0zhlGnpkwJuydNGKWyXdvJA7ShsaZ+u6km2ZajcAi6DfwwAQBk0
8vDqHri44/e74liiNACzsE2agROWeW8BY7izJ1hhV3bT6OUY6x8ZvRyiIx+fClUuDOoBSytHj5PI
wGUEFBgJT+hfKbt1RmTNI6QBq+FImaNmZidLk7hZyd9dsNPxu/tFv1DH4SATHENA9riWGaXe00G4
sY76o1aR3TvK5fPBCKax0hgeyntnrEAyl++NZh0WexqzaS4bIVb5xjMWgM+3oJrFiEVzEAULWo/C
k/v9fLeRewKeguatCtNOROyUPca0P0Y/pYeWzMVUhu/h3D8jgdx/Gsq5zBQoSVCWQcL2ACB+Spn2
3rGzEaG8bjBw1J5qZ0cNNtPjlYQfGPEsGxX82PJqVJlysgEzl42+CU3EI3154BemzSlfgdYZ2ZM3
DytYA0lbbRpuHFopCnX4byRE4wRam2VRy/5rVkKoEp07ruz60KFYy6PpFVZ8EMXVtXhnscQrEmi4
fCewF5MnM8HDwjgZIQp/Djj34v4FSvQoHFtN6yvuAytKDsewMn8SDuQbqFK3ykpySThizYUa6sWm
jHdWp94huvbQu2vkM/uP4wCSqGpQIH8IzMALWjhQRJTtAgh9/R5wLUClVnAMpsfvHOHXKO0nRghV
+h3kxaPPbNWWqY3ZiCOLJqItbK3Ti5atpjc+hPY/bMLpY3xBnQWy757jrLkzHCc9WZ7atRsI7HtV
R2lM65DQMtbsrKWCeZiFQtesVrlTKtx8jRpqJer9BOu1vURmpHrPBtRF0wsdU7dqPKkzLVNbF+w5
WEl1N4LWhavSNAdnkdU1W09eqVW25h+leeXb7Y+d7UktBpVx5fqJeVQgbrSkOCMnADtkB1YXzwGZ
6P/7rFpRKZslK7VT6sytHfdn/N9Aw517TCizvZDoRDmPW5rr/Q/y12eBG4/ZT5XVm7nae2RQ2CNT
fqN7Swbvs961gyiZ4yQI0/IGS5huBU6KhTKCA9BznLOM8/ObcdTQeFGQnprXZEfi+EJt12/vyBwC
pZZIHFtt79TXdqdif6O0KlqKXHKl4W8gnKTmcjKi23PuQ1i2ECpaVUwlAXX4C3TNurQULvohvM2f
64W5jYb8ckNenQTFAoirrS5bDXR346YH0Od5giMYAb3UYwRUuZuGpaEBCBpxwUKcATnsTmgAi5Hu
I/ima/0fStUPcX2CyIUndgyi5ZKepf0Q8NSmXUBLDKfqQMw/XqOxrA60lRdipZ9umw3paBHuDwZM
FHnB3PVboXwA6jM4E11y7nnFcrwBTFqDZGeqtUz5ZcDC7ndcDkaZevlbUFF9m6FbRuuFPLStr69l
7gRkS4ndzvS3UeUlzkYlk0hRTB0d7n8F405ElxdH2Ir01XIXbc6e6f3r7ZXrodyerfT2N9eSKhD8
lXER/S7QHzqgls6RSi88RTl3Liz9smPMtWbgSrcSiDUr/xuZl1JeZkLLD8BND1vLtCMldNYkqyrV
3IT/jQmjJvq5msVcgD//J2c1MHZEkx+L8R5hypud1xwuIhPCCA1TN0UgJWMDKYmlJv41Hmc16gec
gxQTQNfA62KrLnvmO6IDVE1AoejrRgNVlAor5y0er0VWFaYr7jnP/lQRJpDtf996RNVyayJA7JVo
MRO/khEP7REiRuw3CH+scHZljnhq2TnY0QrdTqOix85uhm8fD2xuUDK6yp72NIXaHnxaHUFxvBpY
VlJG8hEDbsJM1sW0d45b9ECecUbOcTRDt/1o2UrXood+5i63bUt9Ep+X+FjvKJM2bO9opoaxnvZ1
iRvb3LWjuQ0WDm1K1V4R51QnpdklAsZiaqm8ITxBqdJErnjm/R7goVOX8VPAtWXn3r7hRc6J4eKK
qu81TC2kwVWfL6l8qZ4+ysZr1WK95uSyIOddZrbmOOVtgjJkKOX2eGO5tsPZh3gxqbQPbfvlMNBC
UpPKHgS92LXEdU2V3ioCwIbXqEyhk/1DvBaC2DMmB0ISHrwdt8tbv63TwytjZ5mCtUM5M9MaCW9G
8K9aseltyCGUT9ZvuUYn2EL09S5ND8wiEJLIASuRafBBo+4B2B3Ir0kyr6Z6Z2BgdnVNCSTbKA7D
SVLhFaIV+PtZZ9jHgFtxI1oU35f1vB1QSfU5h7OtXJdSWlBc40j0pX6u9yhxrJTtxqpCk6V2ML8Q
kV2TUw/YPVBJQ6U6Sq8KUnotxhBLepdbtpG0ARqwffgW+vC6zN6mD/hsmASgl/DHSifhmVRdYHMX
8YLVmEsIBsyegO1voF77lUa39A44uP9UuXkizc4x5wLQvfhvqbKc2ThIn5MWtvR+VInhgnff3x3G
REZei86nWt4aXgx663z6tEQxariZAWSMBpMhQoMSugnjW+GouaiueiG0AujnzsH7M2SD/3dWiCY9
zslLqcNCKkS4Jog2K/akhNFKWRWhUNZay74E5AKfKI7sqDySZF79H3usaBzlzykoubRnTqK4EBnN
WKpwwWMHkKQAQ+z9MVB6QzrI5Amyw6VX+6byEaxqny/z9d/1CuFwuNFS+TektV2fVxOhV+4g/ewU
5FymP8LgkhN45bdNmrSz1zFdehxohmqOZbE0apF2zijKNEQpEZ4ePyyEHGRZHFm3rXb76NpK1eh2
tdMbKhBUi77AuBobOcC3SjrdcjUxrTN6ttkF73idXOsOrtJiKmeSgIG2qqZOEePWwkbdrbsXu2SY
7f+pSrXBH7EKy4NkPw1hy+I+zCovigjHfiX7DkjlFIpKU0+8/aSKzoVmX4+bfE61N+ZoUl0dib03
KNqtmHmnGedYprZBLFFTLxjxEjMSrIauh0i33utLQ3iH8iPnAgFvUN+BUqIt/a6ETSzRKCAqAV5j
dTLnxWw8+MiyZvjKwXMgkBkfLbOFx65aN2SLeto2BDICa3kyd7gNUDHVOYZ/4lSCNF9KidEt1H3J
U4k0a5JJP58rN5jz0oqYos8RlFFW6sV2NRNQ2tOg/aHFLdN+seSTvFjjQf1m2cZsftRdu+pkITBQ
sF9nLXVFZUBIDpLcdEp0MYL9xQQCoKWti/reF9hii1xXrLrRQSL/L3FROrZbafufJfOtvz0eZZH2
5m47WD33SStHTbBXEtpnm9thuUmVXgtwvlHBQYL6g08+OVWeIVtVry/0KXw+sKN09qB5eYQE69jk
AdQVhObi10RGGKe+Qo5co6BsIF3KZEjyYnrQPjIsFUSG9+lePKPO0JxwWoxxfREA/HmhOUlG+6df
OLyN1vZ9nGHl+zlvm3wqkX6uG4koHts8dmjQYjMEhOKT96LWD2ECY0ghQy+jELZY8XkyDH7p4/s4
OM6Qul/thpUCYaK1dLFl+mvnzWu9s9YmjVQiEhYD4q7DK9SiIFrlFoYgMFaIulxTXgdQBXsBwgP3
hbnf4WCVLoXaRntmKeExaIwKOYBPg/PgRYDs92WdsAt1xsYJRehSY2rm0eFlVHFMBQPxmaUtgiSp
wGYguxrlt/Ray8mzy2lItA0mta98IOoWJ/+/jR+WOzBB2t+k+y7AzxNBnUdCMwFhO7DvQ3N5J2m3
iGTpdHlxX9Q+e66H2z3q4KLFXPwAVOX+aBqR9MldXb7MqdnMDO+FthoqQVksMkModXVl7scSPEvf
1dGs7DpFVzpm4BgjUeA4ZDttYL6seeembL4yTNVVQYmKUUOWzZDyWe1XJMb4dPgN+KpjoO6/8pde
gZ1Fxl/mwSylRYWCUQI/maMkRq1I2Vo7BMG6iWEz+cxFCUsyh5MmHJ8FC6gsF4nNcbp9J7qdilx4
qMzruYdVOl6QiUpbHuAzEeaeLtYqqAfBhJIWByT5aWuOAcLOaeeGoGol5pjiqscTzhgtLd0XVCZV
uk0wvdQDO3h00grVgwG2t6II8cdEA/UNnRUy3o2Q9cwdcQDybb9MEft8M6LptujGRptC+FkfNJTn
E2uFiNxK0IEQA2Tolmqg/jS+Ey+V5cOQPEOGtDns4I2uhRU2VUnnN4a4qL4VprRmyvMauGo0C6fn
6JRKsdpXzp1MCAq427BoC6bwwUPed7c/o20xoRkEzhgSeQ81CMs2f56FJ8HTgg24CpOajR4Tl78q
x8XoYqOp0d5CraJgxYB2Da5pb6j8nHsebegOG3lr2iWMXLr0OQHXhz2bMBNkS8jiHFw+9LWUcDtc
Olx2j9ymfXLXIcgON727bm+cOD9Q8KeStNITS+ulK8PDduPN5a9uTebL29SKbQDQHBHlAhMoiClu
6aKnunCkBmehHlklOUMmyUuD0umvEfQBa3ZOJyDimy7YxJEFf9+sTD3NUORkrGonwUzEybRsBkFD
rmXonOvNaqrgbrXlrmNOY3JOfuTO4E7qHgu/obrCtngkT0vZHTkL1mp1fnhGOiwlSofmifhldokG
toEtfARbF4cvT5/QvkYTjalcYIXJzkZgdIbET93o1W2vR7XkgZXnlZJT5ZVRu/Mr6UgMIPdTjBns
yFwu8SiSLLyx0hYElL9KANOGrbkHpQf6oNJlcTBqvh/++nj6I6xUCAQ3jA4fBJwiWRvfabxXTQTp
Qyam5S3yKBP2oRPprdHPmGKiNvEgCaq7H1/oSwVm4cdWLU8ofIZjmE8FTUfXV5FXBneiiFFLAnCt
F1qoFX3lo7IJlHqKwGwnfmnr/R1u73BMR+ClPdEc9sv33YUNH8EXXUAkaxznWSViaAPqky77oNWu
E3/VebVZn/HJmMF/vXrrEdDyDQdedxYXYZkEFDwyqLmsp3G75KxTzKYLY6e+ggAOEHXgdg52ww8g
+xmCdZ9999naECZqchCHYJdrLeb2D6ADdsGonnhhz7DNaY5RNEHIGxSJqvEOWMFw+tuwT6q7ifWy
IoTs0VB+FqKtggafav1kqqOVbAuNWlAMjb6E7LZZc92EmALSf114woAUkDx1bm5n95QwEf+BPb5n
vcYWnifdYBSBGMUCuR3xnqp4QyEp4eeLDYuusImNKQvROqVc7vedBnQ5RBicOWrirGvrrrGK1dx2
0wavMLqbmnNURlbrBtj14UVw9XiG9NaOrP6vUfVkPNrmWeHG7xI8SyO7ow1H7aeCuEdrxk+yISSL
SMWjuvlT+GvYhFj7+xvBWDHPA/aTheGA/LYQQXrGV1nIj/GjHuZcRfRY8FAc5VP+TYIIqghLYA1u
HEKtCD9603frezMnYJwFOva4Mfj5xiu1PVpjakatJZ0KU2ej8CUDx+Vkm7RSayoZHV2ZmHpOaPjw
9p7hZTTQz8mY1W4MbSNQ5R4M9FhzYPw2hJuB3brijARgFCp4v3mC9uekXYCCMgq17nhaj4w2kJp+
lmMTEBwmcHz1HoW2GgOmzBHePGvWSUoV4rJ1FDbGio+y9EtaSgjYCLfAUUdhTdF68en8vdoDnmYP
G4/7J1JJo7XRqYDkiEXVads6xQZWnI4QFmMh5Jk4eczb/mTNJkzPj8DBX3thiNoTfg8y8LsHWmob
Ewh/8wMG36h5ycYML6TgifUJL0uwg6JwLMbASx1MLenGSzSOAA64vwduJO+9OtkakKQBd+4jHkyM
iZljKGbUdXvT+dtD1nQeSqmS/dT7q/2a612ORVkPMtcMXc5oF9qxnSPyHzepWxKbhjfvPjhWWQs1
jj/wf01TOeSoH4sBiRJT1xxTy6274qrAPOdDhc8eb74K5rzIxFAb+6ApSWEQtFKqN5WGho1g3ZSy
hYgNpue1DQzoQRzeDmMVBi2LRZvl9QVJ78wYSy43TQMlaF3RO3tCsouqMN8SaNGP+O4ybWwOJSVa
kEblpg173TLwsce0Dn7P3utqZ4d3DSRSN9LweFD+SLA1djF4v6gneQqtXEygGiKhCnNh237KNl5r
vU5+VSeg3sleTCHvARbRwK0YWGgYUK79Pz+VyDiHN0cccZwTUev0jL8ncJwsEuP02HP2L/jBmu8A
Mhq+yKFEAbN99Hy2mt44qtqGqpL0l/r0y0cg5JKgJhRtcnZ6OIieVJ3kQEDTv+nZdxzGxBKlGOvr
ip0VO7nuiYrrvHqasI9zPQ/DNLRTAxWlMP9ZKjE715sn6GFoi6FPLCvm9Og9kt6Vhfoe2W6ba0w9
YK9RB23vexeu+EMxyEl3hZ8tPFw8B/f0qnidFDtwr7P9VfAnc+NhDmyKuhQB80tMMTx/666NbtZY
EgsJEnJMEyYNcI6FPMQYFM9C2tQz8abWKNmucsNSTA0pufH0nLACNFIt2eStq/CJcezM1qQPXhCT
UveYMfs29i7Ro4YTnFpHeBZJyq6iuuwaXNycpZEvXZRP7WLKLj3GqOqHVRZif/GST+Kh0r1sjanv
am2wEjQjkmX6tOvDdrVd0cIn7WZBCtWb1mmBQ1n4mtDgB4k8nGm8VtgIDhVM2pk/mxdXz0tbjrBq
3m0eY7dsXpT1HEPBuq6uKMMe8oQjSywXHtmghBdDySST6hg98DZ1fEUKOVyiEYVmZ8rKxxFFuyPV
ody7omYmUml9sCWnSx2Ro5q4hVDh89yLofltWiyzCXc2oGlmzsbQNbZ5tzJGAdCITOuN65hXHb6h
FftEiH+LZi7wEWZCDJz9Hihjb//CQRC6mIav1DviDEyOYpRbyvR4GshCL+tkV1dim1rmiyHt2K99
0XBi5KFrVJ9dXtJpTdn6SATvzDOOwIiVMEFd5zSTCiXmwGEvjoIg+OPUK9qcMCwZPVVBryjA5/qA
4GeQ0iVFfA5raAA3FGN398xqqmCdtQpYufPXH7JcZMUpJex6CAanIqjX230wU+A6tAW/9VYkJ5YA
6/cfQAMsfB0VUVXfJFvtHGjCYH/Bur1go6S6dVcoCQ8apRqw58Y1QSgb2JsVKXOZ4mFF0GpyETs7
afcOW8XfVbeKmlPnH6k0GiD25mlNWa/oIbUY6tgYnNDZOPmSE73h2C0derJWTrfugZiy8fTFhruf
87Q1HLNj2IAFQfvMR5H8+5UQPBk4+BwaWXeVb+2u8eJ0kPJcDdCc5f38qbD8Yuxmi4zmq1LtDevB
UtVuXCIopRy8IuQaup6+1sPuUrdhqnY2hLHSKamZH9kUVuZqEHa1Rk1qDepGolzmXsS379h1OiIm
zQa+KEmo1CsCuh8SHpMUntLHgpm2D2w9ZjST/QnDIwltONq8T2hdPV9RhVwCGFwbRtsmXKWREt8X
WrSEmlHsOQJ+CSJNZXheEpj/GBIYtL0rF3jrvu7mJ0G4ZyWUReeCe+EzwUTjfIIRFO6ZzdDGdAMv
A0vCO2/JurOx34Oi4o6w1qHWzD/fceT80agE5CgKWqxK+5Aaw0kkVwyOsrnVOywMMFup/SMsa3w4
ssuFDPzmCRO1uyA1/C2BkZhodopdI4Wsn1JQPImDwozhuEpI2MbjF2bduq9UCNMr8/Jkd1ZwYobX
EW2ailksuJ9y+AKtFl4ViVICpV+ZEoUUaPttJ0FJ5ynySQ6O8iLG2P22Kvv+8eI7zzIcRw5mfk7y
8f/R171XX6aN98t1kiHhTKo6crx337LG7RRPZcZYi9Ne9bFLFByOAqY9Qf0CaHVoQPOJOPorDpix
/ppEdYcz+4g0jNMKt4xBh5wyK6EivsYGGsTyQ1QictBHAJU12sZtX6rYBQD1slYRoNdZ2LOtVHuV
FdaJTGhNQYNYuFhlrNG9P3xHWyP1urJMER7USVWgZ4/mzeW7WHGHyEwKQ8QyAH7vVoJP/cIxDdDV
c0UyseyWVqx3mwcNWcW7baqS3ng+Je83MGwJNJH/KotAiFNLp4Q/rvDwMrh87/Bwz4YPJu0ov3Ri
oG3YbJVwc65n9PmxQqEHlY2eJC9PaGrTt7SuyCG16PK0/TKfuLWrWCweaVXCLH7PO8M2fJKkc2Gz
DJziEHo2tvx3bbpoys7cZn2lLZBDaiJvOi7JjU1RpMGk8DZ+SQ9xU+/wy9xei78f35Uns8Gph8Y9
RZlha4mNVX3/r2u1adtG+T0kaWbLJ4AipC9R6+nR8vU6GHPqkSxmOCqGkxuuHWTaRe9Uwl3mGxDT
gQ/+EVlc3oIRSAKykljBdi/ruJiCpggNsPoWR0CS9bFOi7pyVtvODgu5NiXTjgP0gG6w2iMnY7dN
h+QqOq5vHHElc/cX3mwNgZyf57HnrDXloFwGmWwEMngerTfSk6XIaXVj9sQYkprnwhkuGxn0kdbI
DB8LlU6pVmbQE3SzxHSZL/HPuuoUBbbAwP2Fq2CKXG+XJm8hHnz+6tOLK9lbM1Rr/eqpWgW/ovCB
mLOTLPzRapeX1ALMHQEDmQk/p6AXkbp+xqK0YEXSd8CHR087HUdG6pt3bnqTsxBHujq5YPUYnAy1
preDr0JIs7D3JbqZ08nqhhf/wJhGo8uEuF3QH4+QVT5amEDkKpYm2wuDi38knvm2ZYTWWohyb5kD
pavpX6h+Y1idarlyI/8hryN/P51gOi5862n9l8w/EHGpPZxcCr5GRazaZhZx2iJQUai+oGm3P6Og
5bqn6YOjLhW1OPg5tGlgoh4bYsWQWkkFf9IzcRsoSYHsV/KDiefWrfODsOckx2Sdu+IJIABaMHtW
5gnA8ApP1Je14VOvipKC4cAuE4We79d+8koThpDdQSr6s8mJX6SmtnEWA9HwaQZX96llkF62c5L1
OXtQ0SOASeNbaiIH0hnO+Do9pnHGei3ZUJZuLC22dqXUTEYNgmGr/6zjFuDS3YUXClJlN69ySJ5R
5R0M2ZiRWDGuWoKcu3JOoWLJj1S6OHVcL3uXxcVgdCVOAUNtEQ4Pzr43UvNPHsgVsx92T4LPGdXj
cSykxk0TjoZyUEaX5rUZxwHwcoCnlQebB4MOyi8KYVeBeNvC3pFTVh3WGMh9RIvr9u+2rGilo0FU
11tggI9cGZeH5alIrHVY1sktN3bL55qStSj0lv8swogq5uGAo+bWsmVKD2B9XzJS/GBEKlhZGVVX
0tevAm6tWFoAt1N8+kW9iW7SkV1cImxOJLcykFAxRQ+rTXcc8Mm+DXntHER2n70wRiGjPiNasLp0
AEaePmJEE7g7prGwImbV4oPc+ZQ73ke1RWeKgg1Q/kCxc/gI3bnYyRrvMlSv1c7bjGjBDC/g2MrF
5TlVtZp6RvzYYh8TcoRSpRNJuU9Bfht+dz90U3UUF1x4CFehfAQeSaXAvUCSeGyHRrClvqXkPLHs
azFzyX3XJAVAvDHvWAGQ+v/oMihXNka84sEbQq/FHUtnsHEunc+WN3lZLgYSSABkqZv4mQWQ2ZHa
duHcWhMkVhle4g23WZGdK6V3OtqYT2wx2WHS3uGSTHhNgfTsLRNo9ymgnhr8ALoRy4G5G8v221TH
0E0wEx+jFqyxHqKhZ8sbSlbztgnDUvKn3YmXi7fz6HaNddz8K8KhoLO2mkmsdYk/dJQ3AVx2FK5h
41Ar4ka/szFouDk0q5qiTNekBSsPtUqMpOrlsDW/d5N54GfIB1PxHREI9i6bkx5Ud8ewowpSRylp
E7qYWJUZ3PW/fxyjvC45wWwGT13VqK/QqZswZkay7Jz+jtTkL4tfocR/goP4s7Ut3qL8D5LHjSM6
KVkRctUfwZXAP7pRks7svDu47cAs003S0F5+Jx4IIO+YuXqSQ/DxuovXzlfiJB4xNZwwrp9c8XUD
FBL91L5OPhcCnskEW0Hyqz8wHZhKs6V9KAkVNDq3iciDv0epS2iLKUPBDNeq2Xs47HCv70/zrcfY
pLy0rBH179H+MG4CZXurJg28xAA0KRV9U0EEYgR9W0MFCbhHUO54oYVbH0TXbg8SC5MFBVSYts3p
YiQjy0yoQQ8oYun+LQTppJAbegnnO9wd1aC99hVCAOcDZYIW/aXh+X3pEIE2mUlCZiB3QGEMGc01
8nX6hnncoWroJquGHZdakfG35eElTptJF8FlR7VEKA8yjpftH6n/qTEGsg/E4ybvcGYeLr2k4sU4
BhNW3uRV82bTwi5Ar4Mp6UrlLWrzYpVWtngzZaiqDz7DX7vX2qss4/KnT5n4MJMMAYZGYN3ms3Kx
mtej3+TguKKyqPxi/UlyKGSr7iF/E1ZDnXW/tDdcTGbtjAYh5B2bBZg8OSErexhybmTDtibEujI+
PQs4h7oKgoqaDTWiv5PI8UNdHRj0y3vM11XJP45iNxStGkh2us9H4MpOG8dorJbTXVUd3HuAN+OZ
cERuL3+wpiWKjuB5yx4yQGwm53LDR1q2Ch8NyfdaiwsXHWd//JVu+MT69c+Kdsutvw/4wQjtoZ4X
9C19SCEKbcBSxyfwzaEgmRde+vGJR6usgeUVz61a1WKtgB8pGw57KICM3aUenNz5Qp2Y9R54rpJ/
UbImpzKXqD3BZO+g7e1jkl2vjl8dbvZ7i47wc7/m6dUFSvm4cjCXtJGocbZ2da0VplMp4nr5R+KX
zfELaLXy6RCwHumCUVdA4ntIIaVOlGwjEd4YNP+iBqSFZowR1mHcFVksM7sGuY4+LsqZ4I6pm/Pm
zaiy0QRjIJFX8MH00/geOWSKBBVh03CL8f3uJfXJ3T+9MDtgS9SzmY9UurS8nHRW/TdaH8eskxJT
Fc13x16Wp4/qji3MQ8IXaAP3ud9R3kqLykWE7am0XjFeski+xWk6qxv2uwOlinjEFpJRlJ+CLYxO
JN5rnRfK+g/GhyD+cvMXHK+5+byzYN4ZY2gu7h2ldRH5PAjMkcl2GPKcRQx5AnIYS0eDx8kwu8Ja
kDWhhtCO6wKIV36gnttvUb+EI+euEcUtwzzVGRjPhgMVdE9dP+MLFquB5gho1NawYqew4qPWyZJn
8qh5BpSOwOymVViDtXKYcuN1HUPoUTUVkeUBW30nqhPt44Aqn3Ly2NQr4gc+zSpqxL1D7eox4TtP
amsswmlf9sB9iqJtcJdgwHo+wnrd6YISgvjCADzltLUXRVhau5wjXAHrfxauTNwzzVEMhoe75a3D
yXjIGGicPTx6m+ZIQoTKHuRt7ERX584hdCU0N5HYICcnkE69Sxsmzsv2hKMV9XKtHpPhsGEJd8oK
6M5X/YTfhLO4F3hRRnkN4qWhFYFQd+G5Ld5nGp/HoJNm2bhEzPAjV73UrVxeYo4qNz3urjKr87bY
oYGiGciHi+ViP+pBVmqaqzwfyJ0mVs4hwIe6tAtMigo0IndgkiJ/W6FvdEcFiETjaTmxR291W7ZU
3E0rUrYqurEADTxF0/xonV/NosD0MdEtTVY/y1aqHslDQgWSttW29l1wW1iMQubXQYsRoRiBt949
LdyLOyttMawN0LBAClvxmydFb93zeU7SNOjlDDUsqpqIU9Us/YO06zNcaHy0kuNEKtN3BF11kxNK
ngDQrDQ7wZbXrYGhGCmmo7YkEl9PjefVeFsRHdyAotWVP+DA8xFdYELv3BYItDTkkH6084ZFtlaC
YQ5tiRC5oPar/sfSmKVNq5h4SY0EUlMn3Br7n6DdRIZxBS0L8nKJ7SfpwRHqfH06PUdFS45CMYwd
l2+lqT0fzy7UInDdCvt7quRUznkjnPIRDloBETnHqq/cz3k7bp7vLWJKwxozMBDgf9M8FGFdEan9
MYLyF+INzpqR0Y+YnDKMCKi77+nnPrnsbt9YyFkK+60Bnc0/ya7jr26RW7kbr+aqqraDBIfIucc1
Bi3nA51UMRS5JqN4H04pBrqAzf7zhdMTFftmX/W7IGrVZrudrkY6DRFYQQ1EEVArsNdNJeJCz/VK
Xy+Vofe57dbXVFW59dkMDqzmm5Rqgzt87NLSBRkqMDbUIp0Wx/Qdv8OJpyCg8JQYoEAufEoIea13
he+3nwSOVRAebny/iuiQrOOt90sHQyCDJY5ybh23FN+RRChZZ2e9bQn5Ebx8eqThfo23IxhqroVk
yifMxnauzImiRYOdDBzVVtVSBMH+cNipssjKWSFpdtQKHAaKP+yNnQUklmYyhJMJJ1uOY4t90ae4
dium84SbyFK9S2qhQNF77VRdgCMJbr6WQlPlhAqhqLcRptv3m/iOp800jd4IRzmUOo0Mvvpl9srj
gboi3HZOvBlnTXTOEVYWXdbcRRhgyBfu0uYE+lQLnUwBpNMcUCZDaOlyQLZHKsWj7LunxXFFDXKN
JjR2dsvK4n80l3e32T2yYI6v4WL1IuVnLf9cRqwiZqpdNlhfEF+KUE/YAk8bGwW99lc32yGGdB4G
BlJRF5yrXz3gu3P6dFww8C/f3rvaKV4Jef9DeivG0UtFfMBepJUYKimZGfirbLbmSsU7tpgcVmBR
IL9S2keycqgJeHKKPMuUOSVpPpaQO2Hp/W+iTu3vDhdRxa3KeJxuEE9q3+PsXs++zToTzX3UjAn2
3R1Gi6AjCIOcA2ESHu9hTEkzQRxYxOSmYm57TYdWNMasBqVT5QCxkmG3HV19dteM7ZuD35fuqUDY
iVWvd8ljNndCiJ0TomngfmcyHRWnkVc684clnPQnHtOZd7RPrYouPZv+KMzFut5wol4ACW5y5Zwl
AjcHuCnA2mOcqW6j+XP4fW4y/p7sAlkzd3PMDO+pDYbtHLmV1FcVMHG09rcWIYRXdj8WNX0zffEU
SB1ND35knXaK5V5l/0NFQtNoAcMaDQoBFjAqVp2KBR+D7WMoCnoZdDz+BURHgdCko1sfLPcYAbm+
8L/3lgH/G2Z/QT49ETcAGCKTDgltLKH0I7+kW+pWZyfXplkcs9SgR5e2bK0gBxOMTDh/bqpTMfix
Ee9pLUif5gZecIDCWYcHleqabsDRmFprwIhvILX5Zny9dyzcSEL6L91kXSM6L2R1p9/FoSlC9SCc
PXKkcve8FYA5IXsFSU6eWfJ0/nMOd9OzIp5LigILHhHQnd8rjWMMEy8olAfsHOSHmF+pNFxsrud0
yusHVX9y6tEghDKuz1yzXkhsGLv/BAiyAxjZPbSQ7LWIpUGQMSpotlk1+luAChAED8jysl7b3gdF
0ODmc+48iCV5vXy72eNPeN2gGesnePJ374EQ5jVwAg7Twx+2Zq0Effk1juZiyJ1a+lBkB5dXH8tH
WtAkIBXK1iXN+HOSgLlT5kInIONnTQSi0t26BOVLNl/HNlvLQ4g5QB/3Xrgb9RA/kk+pGrX9n3DD
ThEZ9bsAv+h2QHfjYYH6Ev12eOaihmZKrs0sI11GAzFKdSpCbWdDg265BD1TZSkFyFhAW3Mn/04U
ueHd9feXi37ED2LyoGrkZywc1eW9oyQ1AkDXtY6iqzoBJ9ol2YUuufhVCctIeT8DypuV3A17OPma
66u5bnvlEEo9VlSLlRchYrbg90c3kuGCxxguatKmgm36GeMUMBX7fSCYef1j7+g+H6AymtV8gAqe
F4CzCKZnQ6vh+dcUitVivzEqykpWvWWGbDX0qkUaiOXaDhiiiw2ONYHr5mql+XHColrrAgfZ0kb+
0HWzLYEj6mvDgnVYBEVtgeGenMS7niZMzhoTkJgAi1xl98Er7ErZO5WQmG2tQGGXcMT49w67TWG6
O7Gdqq0FPE+Qke52lHRjvWw3c7ZpisHWb7loOXo4bGO3B9A0yljNDFyMOXkjCnK3cNfDFo3AKUCG
zNAYBYJZs61yVwekoq5A5J8/DjZCedfKf0cju9KyA3cL5vRSpit6J1cAOWj3Hq2hCw2EG94nNxgR
MAWm6aQBgioY9jKZE4hp7+JG6amy3paCYBUjHKWY/qiHsaLDNOykXa0Z2nCJdwzNzG7/w1ctfXr9
2PkoD61gnpzTHPPswC3XDg4dEdMyns6hK3VGtvH2QW+cwDPYsoC4RWMt+LzfOmJxLq0l9tX3KHQ/
neB2qg3BapLpi2f0Yjvau1c8syL014dcioTYFV4FAvIs/0JVP7S5p/PqJKeXsfK0U5PFyNsK6dHO
fbGZ/pp8WJmauH8YXlfs7BxvCarV2RnoUy9924BnWkZN/wCWFc6zgNurKA8Gb6h+yNpZ8enBoX5x
IkBW/3I3W6M9CLjnnEhBPiyfrx8XZm2yZplGRyAxpNSNihUaH0gh5cFjIOpYAxP1DQz3l8Lyn0pd
bUT2ybBylL0vyUF6chpL35gadChqHADEzEKaelqRl7oM25+g6PLQn+dPx08LB21lK1eclJzSPH7k
N9bw5FjLmaW/kuGGjb+KxMH2NczctLwfTQTB3Mr+wy2EnbaoKTXFLsqHPXpH67d+sGhWorYZc5hF
q7r705tf1CFYi0NAkwHFm313+fMT3dX1ucCUY+WrwxZCwTC9wxzVkGJX4HKG2sYEBwNFI1B77ukU
ba8LscirQbCvDa5ITlYozsix3okarh34YTHioR/yi87ucZZGFzK1k/kvwUwmH8WDNxDgxuyoG5zJ
00LFPH0Vi7i8FTHPgwNisoeditdjQa92nGKHHAMsHOGQQteMSySHUaCRjRKse6wx9yLw5J6Z22r9
HPWqhQD4TjIYaB3mgzB3lyALkYtUBYelsx68FQzoGI/82u+UKuZ58DpwQqFxIe5yBcSi7pkVM3hv
Ij4vVlLZaSVr1d4XY8bWc3ROeGISvrjGp+ZPnICLJAPTzb+s+gx6WExW/bZNj1K1cpe66CTrknUy
4QMWEFRMWXtJRPyhZO+gaGL4e4JrmbrXUkUJKzWZPtaDxtbiMx+CST0W3xSWpETlqFEn1FSEdYAg
t/i5mqG8YDEEkICVVxsYV8uFNMOhqO18s1AksWhkA+FgiUguFUFE6F8PIWH1Xtz4ML6pupeYOGrX
bJb7KQOYpxLd3Ul1WnwTjuAo0MRqISHuF9vvTzhGomOg0o/HT3jVYH0a9Ii1jUJcTnT3yCEjAP+l
OsZVUkFpeYvEwmrBRJLHnh/IOWuUV1Pv5Yu+8JJmmu1j6ln9LQEpG6dw5JPGivh7h10acfOiMgAi
zq9ypsPp0OW3bYiz+uMkrGI8EXvi0I+IcROdKQOjJQVIBhxx207xjgzNCWplwLhWCdp9a0N4Fs+O
6xhCSs1FD/NYGs1bFjX9HuM6FhQ9TkQH3VLL5ie30v1f1TWzoscbNkUppQtqiTTK+9A2DrpXC2+D
+pS6wBzUH8eMlBkS4mY12Bzou3+gTCGxgxoEaV9Myl7yyrF6RiYg6gO4SSYym7y3vMOQEKjMz/rQ
CMMoHU50E9xgClupUStV6nvdgEqoUI8Mc6YEFDR5bINrGOBEF5W9J5Ohyeo6PTx55GP2Y4JNz1Ha
chJX5gkWFMA2f2upFo7asHBJA/NhWcvB03CryO9CLPeoPNIaDDw78RWFEUKOyiLTHVCbUIejlLn/
H2mvtfoI+doNOiCtlRoycbtMlW4AZdbE7gMe8VUYf/SImWiCq5AanDvzbtbj9rpYuNZiCZM3GhmF
QMgmHx/oa9qdZflLTxieInUXyaXLK9X0ABRKSxo/Xn7u4yZx3Y64jjBqyJlGi7P14NKg8cbQjKEb
S31rnRdAU7A2HQCgISVq/0Z0F6f7IEX5ccKsPl5/PPxnX0EbVL4ezi9sJPp5reOGSy69bT4zDIk4
ifzyQlpM/6x7G+saKLUxmpeBUgCq68jt8elogXjzbsWN2JeKf8pzakIfpHOKXxd7a+OzcJCbMNEY
MeIG09L2py+m9WNuBdI6QYsZXM/fbWD/bEdRgarnNW3sdWFuAFj898ey4XoJNYrFNi6OeTxxc1xA
5TAHqPzYc5Qi/tUA8Pa/hAobCIQKftC0esIY1nIeuejMPJ1oRu1SjRi8TuPOttjDMmPcvrUH1F/R
zex9DLZTDKD+mrz2MY09ak61+qiHsGGN6k8JGMfmm7Dj+F5PiOHYalOYPFKSTZlATWZvexOnuybY
0/CJTHmFQ9YtBoTDwk9dapEpS5gNpMuBjfOgNEwITUY/fxTr8CC/q89WVh/1n6cg42PLeKlPdRA1
W2YLiR5NQp5gerLVdSnfSKTSfBU8Pu0b1phoP6GvyPHLqwnBqLxyEXN2ao6SxI/hW09efR9F/MVC
KU0Zcar7Q+hlOKvWnNwLry/k5VIRSoi9mFp1+sOaFV0L1t5E5+JmMtmMgE5+w6KmrgZAPDRb7M36
KQFZtowXyFeDkWQsiYlN2tjNMpyBRx4xwzHhzjt4Noq5HugxPImLILLZTx4v0nGatk5Hks+jK++l
in7oRtkMHXx5ev2BR1GmucmlEiwCtaSIkNJyofZJV6VScAuO8Tri3qRwEOj94zXxthCqVWKjLv9k
TraDMV4N3jtdQh3vQ9wYJLuUK/CKAmrRV+oNA2KW21KY1OAeAksfCyAf+kyR8Iuc0Y1I7BKwNMn4
Ym6b723fIDgo8R0PvuTsuSqRScV2kY3c1MZOC9rdIcgHu9/Qr57YXR5m9B1DkMdeJL/gD00aq8hv
lfajHhNRemjH8xDklnMFrSZulB+RgIqvEKVMt/w+WWeZN/xKEktVgK2EeARPG88m/RSyVkISegpQ
pfe7QXAOsVCVt2bgISk2EizvKmvz4xgtJKifNxQZRxPuMXQAzk/BRLDsQUBUBYKorzGHT7PjYCwn
ohp7YeyEI/h4p5yJ9hqMz9YvgVG6BNXiDZBLZA85Q3kSMjDzejInoH6vBBkQVRGQlAJmOLAkQEpG
SQ2GmV8kzNwzlSQQB+8/d4k7/gEQl56MDizhSVTR8FGKlrbPTwHdNtW0q/ZiaajEyXN8fB6hWsqs
Wj0Fv4BWPslSNtdpK7cNnZQWdmEOHj7kGRMsqxmRdyJ2AHT6uOYXD15yNXMBdMdv0z46aQ9jl/Pz
vxoOuI0W1TSZQk+0PNcY3CbVj1KKaGB9NQOq0g0nL/Qjkryz2WMQyinav+WOSXts0PHpaZQRvzCL
Sk76y+Z6UWCk2GNUWPyCsUj6aZ5PLZjq4sqmE8VbISNXwIpzq8KRsgsIfTZTR56wlrjp5Hpd6GFu
WFTQxP6UvuAoz+GIQP9nylaCLfxomlakM33ryoxy14xR8fpY+eQhLlLFQoQxQ7X2yw9CAE2oEV0a
Bz45raoPOwUh1U25kwRWUzzhxQdezOxKSwNV4dNxpBa0qQTt0hz/JRN+PLk95cyRBKN/YxPPAI4I
/SKRMdaPX1YcJ2J37WYwviMZiNy3lskpJ6CjTC+KnBmvUW3XxqYqgtEBYRee+4s0AUmYej4jq0wM
48IARojRzYROytKFEIlCCRBRge9GfvVATO6YUR2oPCh5kof3J0U71hDCuAAfYmLiF6bQ1G0GCuzo
nS+2rCH/SdAID4N0EFEhTACymqYIEnC1CfM5M6oK8x7lQajXBIBfs6E2cbTQF49x6CPOiIEr5by1
VczMqSJvuuaaX9y106e1QucpSayz6lc8UpkZL09bhqqAP/P1bE/zu9YfLYRM6SZ/hAUk9fJlSLTx
mU2WDT/Fs37+6ciCfscXLuoi8u+1MgcO/vS+8xE0wS25dnNO73l02B3AYEu0ZZP4f6RG+yv5ENf7
Qdgqm+HtqRkHEcHtvXMjeO5KMjH6PrGRb2E/aT0eKXnBOSZt8nMxls9JdTQz5a9wozOA8y7N8WqN
3NApXVO8Hs2SW1YW/IHDtvhbs3jeUryX1+doHxq6c5CoEoK2jtN0oUlDu6XaaxaerL+tabfR4gJf
6JAVC94XlW8AGqwz+nWi532BV1wdMEUmf5xIwyLjaDjMN54rJ3zGaYsFUG940zhMRZ3+tEK4hovj
VtZFab5oxajUSr5MftZzFEKc5ynPm4FEu9ADlrtZ23GWQTTHztviB7KQjKt3rKS82N7yeYV6yvw9
xJK/e+25zTL7SaSjGMJ7VwnxvthudmxcAeazaB4B/rol805k1RV+0d3m8EKKPdKIct+tZ3T8n9e0
TLY907YbJYM49rt2BAV5LWMRBAkXZUoSOYm3ZbP9lJjN/FGLUO62cMMn41nh3UjYpgoiXSm8BoCO
Vu9mSHBRi0csROuVVbhJeFxZSSnR5BB5DKjqTvpguX0pWkc/ENKsdTYTjKrEP1G51xEZaecwxWDS
L8YooeqIvCmn0vl/R9zhaI9D4bMo8ehXMcSTCUBT0RSmcV3VBOYWPxqR+/j1wH6ci5biidzuASmb
KYgNwLa5MCBoQ/MYEiCS2Ezm9HvEXfG+G0QW4CnAnNKfNinqmX8fXf5tArPBbb719XFz+Osrb4+Z
c3Zb8mq1K3rpc3s+a4RqNtYYEYqZZQunBy2i75C6IGnmpa5sYxicgNQSGwjWHPxuzUcq3iaaueIm
nebKb+dtaWcqEJVqOd7gshL7v4WXWhkKV5Vr8nKEhiha/kEmzHxDg0dAJLWvriSJGLrV5vPRB745
UX2zPNHdM8Z03BZlyouSEPYOnSpKgA52hyJHlLVbZtZ5fyXgdcRBBjJnlsiiSwFypJGCxn3ZPOOx
a4mxuruCcWNqy0+XrAdY0Yo8IttjJMFRXthzv7iRU9dN/m3brmXHai+5gjI+KDQjHFZVYAEBWwul
vFZ1yy5hveJ0qX15t7395ZWoCqCtrVLp0XHkNziV40ixU4JpoHbzTDKJ8czF4sqMDlLuz+NfmdtM
cOSw0d6PcApY2oO4GCN3SocI0Vknkal4IAuivWYACjvW2vrzfqKm3u78WKTUwQS8gzz5O06JdQXZ
r6l44bW1D7sSViyC6LsVv5VoWP7w07edwsa1VzJPx7l2fBX0KiBiV4pU2HohxSypM7kQaQLE9CNK
OXmHrnHV396AtlUKNTwQmV+RZdbnSYmzDsvZSXG+Jk9HR8awXi1eXOS5uIQ7LUIJcnJL4/3rIaAe
ujIKNMHAAlTaBMUPV5JSJPEFg0TnzpFgM3NZNpBjpdGHsIlopNBo40GGtu0GmProbHb41dV0C/L9
UF2StU5ZYG2Zs5/9j30rIGHy1y1/+KKZChJH3tY9fKsdG0w0pnWwKVc8SCEo1LeIvGKa/mQSupXA
sASQ0s9siav8GwTc2DuE10lkiL2zsbwTQKWKSFk8DMOcVHbZsUgY5p9MMCZuCmA+pVYENMIo8FCS
NhNpDdDdmBb5rvJ0qGiENtIGbEBqm4lInKRS7Ve3VtGQk5NHwMBT/6iIFJlvXndX2HPhbuGx4T6K
d9Cd3GjMFeXfh+qd56Yu8n4ZWUq7AHhzbSkZeDL6t2+KPyt90Fv5GyB+qmY5wBGCr3IUi0JSh+0T
gNH6JfhHsG45CwSDVDDUVDX21LZAmyaqjBvYZzrAOQ71jTMs3aGnyZ+HtddomnoszSWhdxrc5QOG
Lp4t7QzF8nW/1djy6T30Me2Ot4uTEREf9/teQqnUfcoFF/4rJa1HZk+PZ/5YVDTsBgZJBBMnt16M
GLErnN2YRBUaR1TG2BUoer6kfFUVtxEtnoB6689n23zM8yZobkXhi9dUSYH1r28bX4DTH99pedHL
ENxup8hKi6yOxvfGS8CFebaQK4WkapNys6SdX6mEk7Qv/n4yS56Neu8CtmSLXZGZl9NMZxUVc9xf
Qth9fqJqK08CxqsqE6+C6S1RNcKW5eNmqxgg4C0sbqJ3g0iv8bjROigM7pDUqeAntQDTV0vX6/iM
CXyxu/2weCBYuT3yQUzm3q9gaVkmO813kEQ2clJhPDL+nVxOajSWvo14wjW2wrH89zW7SLUpYZuT
/+yUJU6FJ0f4/6f/rfrofBzFqHKPvCer7xhUojL+XXyX0pjv2vvRn5xFf9Q/9D7nhKEpZEkLxuQ7
2VM4kuNJ0UAVt+JL2F27A1PfG6Z3hR876/SZAyTjEU5lQ1fMcV3HpMaHq77ZjikGn2TO+eYgcDso
k5Uxf3eJyLZK7S8Ew2oSxFdGO6EdvFe8LP96f+8mPnwE4I913LFkPLq63Lg9dydnjXP7xYQGVSIe
u3hPDZabjQIl8xDL/X5v7TaY2m4tgzmd8VV5KKLpebA9k+N0NjAvX2ti+WyaH6TW0L5Po3HLqRMo
7n10lRqduUCtxz+6PtQpaD+H7RzPxyDg3kIeFMpAr9XUZ0DazEGWhVBmheHFwcpqLhNtDXJkdiqC
PlTleab6Lrv5/pvraJDrSZuFhc6tBTtoJdJ8cUbx6idWKyERvIUwKmEQxCVKfy8XodhqG6mA6mPP
zwJ0D2LCfy5esNwsIt9A1jDEQJT+z4ts39fJ2PGDQ6ib7yNRJIwp2b0BPC5sJ7UbxE9xIlRb1JOC
xLFPLWc1+tuCbOBxqPwpV/UwN+kOqONxO3PcFN/PGKCshqrhEwowMVi/xgYhn5Mr3YFp8TtQmpYV
r+290QwsyQfCh/NpzU0UVReXJnf3b/EE546jjQDesPyv1maXt4YMLVk0mIIeCci3EvbcGsgYvV0P
wDegKynHBpHPPTcCC6KXBr2SvHioVZLcTrFVkDYdAYuXCnVyrbdQIyek7KWR8NCt6pQXANgxidqV
rspWrDW91Q93N3eCV8BT24r7cqPhkCy4hi6TIDJpFwlPl+SNolQt+L2GcMaER/avEwgV4AhXRdCU
WhcfVYKT5f6+4xbTBBgjHs0PevmqGjWh/MzLNYCcrDf6kR7pX4i0quLJgNZfXhNCd3UFVp2pgxAP
i1mT8PB4jIh2CVP8BK+q9X3J5d/9CYFwCGO6LZyU86CXaqIITKjrc3lDZd1UXDCjzn9V5C+BRlkW
ij/XTqMGNwQiWg6tV6ImZXVqfs0dIj4xIZxFWau9F60xSMWdlmTLb/9Hhrk+4yIH7bB2ZQZaFaYO
TS3HyNG02P6EynbWTJLAsXcGSIbQIozKhS9zM110WmAHCBHI+TpzXjsIBsM9AmRkmZJk4vnR+iFO
JirV1wJ69zvvKfkeRBd9beqQaJHWmqIXYA7JqUNiR6T7f5IBPY624F/EtTE7J4lUhAdE9NRR5fuJ
BsMhxCWQR5N+JXAuqU/wyiBGVHpCoc0LnHwsrkRABjHOLqnbPcNqHig3O1b7fy1btqW2EudLG2Nc
sQJydqlqayy1klITbzlxMU283f8ava8KHRKLvfO6L09ccQdk+RRIlvLTBvAGPqfLKxENLZV/WnQd
HNPjxCjDhCnISvuvuZLh7AtjDZh8y4jHs8oxueQGrSn2c0V+fHUgDeKueDcgUTsL2oxpMZA8MgDm
jxnd7X2FNv8EmiMo2XyWHzYoOEdD0jkyt7oJwYuyCJMQULHHngs8Rm+0E48fwP50dq9DcLkr66ch
HoO283MFF1RStzF3oyXZocDkPf9S/9JOEnTdfQ7Uyu5XnBFYuud0fIOHqH3/MQJBcNQB41SdYn9t
OY02NVGvuwG7ADUVXLstoZgWdcY1po0LNU24XibLET0xN47naorfeEchzYg4SyDq1cHBF08+ZdYN
uHR2/VGS5mHakNuypoiCcgGr8f5ALgOqPDnnIjS4NrqFiieQFqDv1HxXpNDua1bk2nEa5tsJQVQG
hO7zt2zYx8NvAaqoYjCjdoEAaRLC8X2N7D1ks9WB3QNJJFLC7ulC+eT7d2T0zLuxAxOPHjz1zfvk
r2id3hdT2mZl+qDowqBf/HaBC6q4M6LeC1hzI9URRZktFNUWWyDvv6OGixzQehwgLHDiRKvQc/xG
wVxDRIbrZ+RH9+dLCUNq0b/T92atvXbtEjLhXukaXO2XnsRCu4fPxDNsCgmZwvxUcHfX2RxU1txv
093v720Ny6lh4ygJ0b+mtSGBSjiZ0lySFMMnoXZ35HpE9uUr6B12HsoRamXk0vsePKyGvgeRRkyZ
OaPVe02C3yNBaA7lqoE7LiO9RgJGcFS02X6v3b0Z5tAFf3J2DJE2ho8qGyiV3YSShnoNrvnRoY04
fGGSU8O8sVjrEk+TVY8sLNDMMNF2KXDJAdimKY19c5KbsfLPHT6zebqtnubh3HAeUAOiKIUMmML3
iW2tEiiDJTaU7N0EbNR/yzVEryx3RiAHzgsH4qtihNCF1Fu9J81ekH/Uo0/AUktyOj8pRRBQpjKx
98TReXxe41rpARkJFBrYyYawIDw49J8T/osrAqx/lT5yfI4KZ/uXkDp3YWbBcAfnVevVMIS7jDaQ
n7NakQC0uWCrU329U/+XogA8yoToOHAmAQp8oPqxpNFmEZpU4PRqkMBNlUZto72JHztLFwQVu/2+
3ss6qo/l+9INQm0mB/sABLOxx9rTebVadFQS50K0y0XNm5mfsaELPYDnYMuYswJioRM9AxgYkPKJ
GL886tviKLRJWI+QF6IZ8BJSVygghh+jdyPNytoGZBhIGn+dWneIkIp9ckqj+WDC4rzudI8sm1rw
bU7BJCnFfPJlRJutu2rqcJ+BrHwiurtXOHzoUxliaFW4tCvEgMcoW6Ba4mDGA5jbFQOq51E36ZAd
PJ/UdZo0CFCfF73TTtcWofjgmLGLCHB+gcVOGFjRJpz71EsNJjy2TMdRtFLpWeqgHE09YhOVx6VE
x4btzy8efQevwZHM17g4V0MD+0ET+RgCtPXiXqxxM/uOnPOCVRKmm0+gDhcFU0kCOq6hAIWfgVfr
m4Pwou+pCFJYWuRNfoPKH4x2UJ+jtcHkdcOUTBPCdE+UyxVFIPVCL/teW3fdUL4dXauxVu8z2QcK
XbBPEGE+VWTXRMmxLgkdNzY//UCByfWmB34sbg5jrNOd6fbO+qw9DGbt3z8pgmpfAcdznicolJ/k
4Pd+P0Ypmn5DEPTljjo/tonWE26ZxhXo3PW9IX9BEruk5O+/1y35rc+iKRmY8B3lYWfqWeK2AjDO
GC5RGv4sFHx8koZezJY5p/cG5twttOXb6uuvse3qlH71mlI9pNOFQ24+rHq0zCAOxfliEW4eU3G7
YTnJv4iVzgLlirtbkCqibXmh4pgsczD4D+xR2LtOyC6QKDq8Lo31e+j7A1eyH1N8Kgl2uc9xgP6u
hMsa49QTyF1Ngyv4ikxDh8PIqj4nXl4eaB35MpMAz+fuRxIM4il/BTq4Agkz8Vmj9WBx/4tFrKz3
ueVobSrHjT47klB9/U4SSwgMPuwMmuIVXkUqhDtcFEt059cYWi5yUBxz1StOrzSRysZYVVVL9iKL
/Cv0fG5ZKgNnczimwEQXsOCBNO1VDY2KgCi+Wtb+HPAtqwdC5BZV7FkUN012EhIKaxvRGZZFoSpY
e3yVh8Z1/bqPYIDJ3V689Zi5U0zboMEPd6kA7W/imPOHCh15voIEZDebWazvx+iMUXZakB0LKc7A
rgYwY6IJeuaacGsCLY+1W4shlQxD1BjSpvG9QYIOPnDXHcRQoVDbJB1wd3hZICWkahhz3/U9xhtB
iLb5AXm3qkKcW+gYQFpF7UnhbsNJu04kb7uv4x4w9a4JxFjjyzMM2KzkrocjpJ9xrCch/S/8jd+6
/zsaG+KA1IDGd8gCynT3NQ/MghYVZ6pP6DHWugtHUnE0M5AqFX/qjtJxjg0yiQvT48sTEjy5C3Xc
BJy9FjE0/0pt9ipvsTF/iO+ylavTQfDUsGrKkTA/mUH6bvFzFrpjMOa+yOGaOzi+JfuYZX6Fw2iM
RXtlFdVnyw+i2RYq5PZrz8lUylYJAMcEq13VEeMLu/cK050o7mXYL/cDzpYPdDDOYHm0V2UCPETn
yTOSgWZewCelelvInuZUY08vOrb6bOWc2WChuVRaYsyE/i2VO+9JJPeI0VOhYFc36I94sJXjFaQ0
WatzBmPy4K1W3yW0MDOLl5Rs0MzAxHXd9pcCrX/wOZ1phRgk8mzaCflyvmrKRJeN4D9pBvbSaDC2
s4kwEMKwhpS4B+fsjQsdEQeMv/p7c8wP8283Kqk8ZEWQ3r+bEa/05neYau/rDpIOnTKqeycF15D+
276a6EZL1nf/nA2fCXgFq1MuZdauqMhExCxrDUi3ne3HvMzFM6nBDzl1nmhXAZ/pGOmp890sakNY
1pWtDrqzgwslVghRKaQ+H24MqVZu/j7C6ojsYVfc9c6QnRw1U27Lzff18xe+ypUK07Sp2/nqsyks
47o2gCETO5d2TLYtuSPzj3iPoh9pk54C9eEYZTNBoFvJzOfWqrhYiIjEsvNkbTroZkKa5PqZQAW5
OteJRW3NZ2DRrws+L8sRockAHG38F7lRsqutlGPz/pdl/o3hr4+/7ErPTxH63Zmjf0BI6tdeyWdT
q2NxfGaE3VX9yee7nQF2uUzL8aytfXRVgcB3OKQfnrRWKNJYb1Fmxpyqzq6IuMZcn+Aj7gOWdjlo
ab/2Wv3+pHL/OpbZkiYZpF5gOnO45NS/TjpHVrmhBapw1IekBwwJgIdNIZ+tqGaatLFPJYziihtH
+l+cN8t9/wcNMV/qZ3D5j/l2rnoKdPuL9XSbsgJXVbDskdw2oQ+5DjGY99Rzk9KW3oPTWAVkhsu9
G/nNi9kIp8MuckXIC09oATLpy43dRyZvYthhLEU679fgVi1BrFofAR9VSSInEvWaBOlYJF3WrZW7
U6u5kLhlHLBVFIQ6vvfgFHHyN4shBuNgtm7/WdZN62wpck0rXXHo6JdjM6CcD56d5eIbq9T/08St
goMzU7hiwqPZsmhqwMXwsf8lFBSGQUsVI67zdske2xpyeugaxCr079IR99dZ/lEhwmDQU/lxSxHX
Z4J/Ip0W6i5IY3HIgwzmhoiZSSXu7faGRAo7/sOWBzuwZilfg6sxQmJrS+1ZII21M19YW+huCWnC
Yx9ZE6FOckb7x32CYBcmWiPEECPQZuYpukUxiTjdVsAsbwPIytJ/l/MaSodv1+GVTITgMsdc0+hT
y+zPuDFCHXUvC7Fcoiq/6k7z4GtqsCdD2oaIe/9lgj25ttrUFzCykPbOzPtz7ArRgVil+O2e+j97
cN4FzAIMTyPiu+CA9HwDqLa4zhuwVw8jhFIUdgEN/KNzfz5jB2pWynFecAhRP1cERHMV58UbTJB7
yqUZbz2s7xP+yLZmz6kxQiOEECTQjldjp8tvwHURP87PnTFYQVqzsVD+tC48iM4kl5WjKgKJSiVR
zl6nLUrMLdqe2qvHENbcA60pnYbyAqLZ+sANkusUuAf+X9G2CQFkFDdafobwQN56owYJA9tU/aA4
AgXD1A6OUThsitSJZXbf9aIsA5EFOQj+9t9NZ06rVuUOH0CSMZjcU8Yz3VAqVY9QrJXlx67DBGzq
84byyoePprUtWE/5MeYB5g/lORdxqHqjgO2AJ2stxvO3mwUIKs2jYSoXxqvPQ4fqxqAT7VzICLIi
NF8/YhVQlgKGeX1cqmYqJOlAMGqjg5+sdtzq/P6LCFTnvywrQKEd+WXrC1OD4MTmCZr4KbL2H4Nt
eHbVuE+hS76RCI2BRBZsMFDVpDspsP/KLsp9w8e35AsqjnBKI6PBF0L0Y5YSSRBZOwo4yREDQBsx
vHCys9bf04DQNrHJpBWiLIDOI0z0iT49p9wRggkZtWDE+YyPJJo5zcsDPyfYSzQ6yRiso1wMBCmj
/pGaxRGhOLN3kv2w5ws280yqdvja2N6ZYZ+X92d2ncNREUZqdF1EQT/4Fr2EChxK6WcvaAxmIG4o
VynmkWcWZg7lRIZmTFxoxit0Jrhek5ZmRhB9T1wgHvnHVRGh50W4T80PNQPA4OYsJrc53s7lFZEL
fjcDMd44XmMna5AbOwhAhXIEXFJGpZQP0VqMOVru8OFFxfGuLtr/WX0jaeiABlEs3TBCgJdOJcZ4
GCe0x+aLkpUDb70I70F53fPiW6PLMd1ybKIx0Nab9PFLZFBVICdZ+HxTH7CcFoBkZhjbYNF2Ol0v
H82ESthll45oJMR/2Xj/RgdHk1S6ZVApyeBMYziXpB9v0lNEfNB6z/yIj+HgCUAIvsntQ2C1sdlc
M0LwLX0o/WmaR/5/5vOsnfRD+2OJE3EwYoIemC0h/DOkXzhb01GWNeQjRHe0mFnWkP3vaMcDGnSQ
n6gdoEiMi/xKAjbFvWjVMMTtXtW8vgbcuX1lSDwrVSbYgy38CQuLSIrcOC1BUwr7YYG8RdcJOIfg
he7RSBZwUHU/Zrfz3p+9LHcABWxElruA/yt390kGmj6UcWKbt/zJwCBIPE9UKYaZXJAmMvHw75ao
vj2HkT827zQC1JNGi4y+Letg7jAdpdYWEVmVzWCOTlUUghI48rmzDLBtytZFpgcZo+vQAtHIQFOF
5bmvY9FoPy1j58wcS7H5TZm9oqOYndj06TvkOk7tMJeTIzmhjjCtcugx9leA+soPh9r46zy6hE0o
KXGzXUy4o522wtiweqFf6xKFoVU6ZX4aA/qJY3wdyA2805VwjGFuSB4XRK8MG9zO6/x2TqZJgtbl
f5YjotYe3fs2ZQf7nKKk++7Z0JjoSckVv9Y1vRXe8SuD1tA4pdkkpVSI2AjG2MQjGl85o0KVzZPV
sa4KYqVRH+Opipn31umFyRKO1hWAurAMFZ52H0pnz9+ojBdKLCZf5f+0ZcPt+VBrf0eTqNmjqrWv
K/cdO/26ZpHwY7XAn67CcaiDLCvsI31o+2t/0PyD9pROJf+/KvQS/gdFAXlrOJyVPIqQDEAL6YfP
IIzkipLCUU2Nuv3jjyvELmoTlOlUJRuQ+J6+UtQSvTDrdJaMnu5ZymOkLRdjHpdakbZTKlHewlYO
9eMNIg8sn2GTtyv0ZOwtgdAvg51xsTGowZ4IsOVWUy723JQvOnlIFy6yN0Y+p9DFB++89D+BCRQq
j4s5B/v+Sdh8EzlxDMOTNJf8hu3vA4r1tTW9sc93uN8LLqXMKyWqPB/iGz4+fF/mx5TmcNasWNi/
yEdxuB4QzJ5yu8dGx+1xJ2sf3xPQBkzOaD1ScIIGRXaMlq8aV8trz349HLElb3j2VexKZ2PqMV6r
NVjSSSwy2FN5S/Q7rnfzxy83UmwSVYFcUpR6cJ0argyK5ehs0Aj05q7Ah5Y6H0N3QwXlW7cxTDqO
eUqAT43uPRO19vFaQ6LueXTwuIrmAtKu1Itla91SsSbCCJdPsShGrd7+s6BTobCGsNSbFGzE6hCP
Wb2RuEwcPc0yLT7ZSyKN9lF+JdrHrLq6jmAwuPy1Yd99jeqpbSp3OIc2/lxwdItq3wczUsuE9yc0
ANYWdmFHCMqL5Tm2a6sYlbMwtDraVdO/A8ArfyUvreRuMp6mBxAGmsdeHsq7lG9xPhFfyZDWVI2i
inbJdJp8F1kKBLfc0JXMBk3tvUETvTbKD7btEDfxTSzu9pNWI2TT6Fo0xqPPF3F9010+BMWuKGbd
Z2rsoutGdWpC+N/fuKGkBvW4gyQbgpuDBSSkNcx+lrrcu9K82s9fq0vXtOyGglbBLurd1pO+deqI
NIxHHuO9IgmP/HfxB6ZxI6fF1WrQPmWHhfgKO+3Q+f23IFJ5/nP8Qj7KL0ybb05xRZOsAE7iUxEG
sCtM+Moe3fWDnDLw0JNag23kx0b/XFB0hpMFLUHnM0jn50oIZEsdrEs8AFvxQNdqpvjbquYgcSOc
bQNXuKSJwqk+O//A/vVjbNmuWG+7X6Mnx4qutjowSGSykK0Jfx0sL5q0VurfH3FXqX5BP37SF/TN
VAaVqCcVQbSX2oVmRNhfY+KJKWTOdeIEgmtsuj/b7aMbjRWy6fk9j4MTQPvf7GfVEVxt3xzxeinp
KZT9sa34RbePfCFxJsFduOwa/Up90LltTuxqLoA8nq77sqWfOCLqgSC6mb58ipF1pai6l6I7hz8v
FKCTiq95PENJ6gcGe1RguUHrNlZg78denpmKeJ/23CpPX+XHnJ0ceocVKVNHH0+YM3lLmAHfV/Ab
jJ7ETK0wxA/c04vmlRLFrSGpUB9KaF5ks9LjmnZ4RV+rb4VlTfG0jWqnoPU6gDtzMUvgCqnFVjeC
wiB0CfkzXdSKpJCrmShGM7Mx7KvoXyJBwM2NVIojGmEccq5BI1fnURSS17ES67F8XKiw/RrBBbvh
g8hFYYKTxGmO+YZGCqZMfC+0dyXc63uMhP44W2xLXXj1/xA/x+X0P7KigsmBfHE8tPP7pPirxyU/
GRvSyeDn5IfGxIr/crD5+PNPyXdgvc0zr5dcm9BSnoOZc+7IQ5CfeUqz67dB0YdN0pNJlZl/whrq
Zr/fMGzuYRonbfT9lrqUA6G6zJIwjl7m5arDCakTzKeaskXKoR1Zei8KJLP0a68NJJFJo5lyvXDS
h5a1iRxzd4SknHFZpD4xIYvlwygnOVZIjMauVdCkcUqZC5hp01+NNY64z40T/DrkIOGXgtkx37j3
rCvwbA1pgz/zM2JhX9UK+wT0nzgmlJEva+RWP243XyhVoSlsVI5OvViUcvUNtqYahffjU4f5kekG
nSDgFqGVnY70VZUIF755WiUIZTflxq+KfkMMFrjkypP/RJe5+nQ+UM9uSqsxtuDWrdDKqHX8GIeo
GQ3GpHAi/i6+5V4vdR2dctd/icF3ZTazTX6OSdgv5PT3Q/mtciLYmqvVCwTk4WgxwAoi6eSG58rt
HUuIX2nY6DqoX6shhfDjvr570XHKWamULWldHFKwghMoCbDPSFN76f3rLdBMT/u0QKArKbFQM32v
3o8NmIAp4jkJSNa6huTvU+FjL6h8g65s/b5L44AjHBFPdLw6ai8ky1QjJMCeOSoZ9NrGrE/FfdeC
TPS+vdDWuZf/NZQnaBnMX8Mtfwa4/8U4SvKUlr04zma9kcL9fJEc0QTdfbg9vCQ9aoCIdUHTfToE
gjz13cW6SC8XnqK+IVSenhAduRHRqn9zukHSp+/7lWuTdoj8TcLE4AlHW0sIRvuYCPc80Y2g0Nfy
u+pm5B/cLpDF6yaOQLSj/X/m3gYgvGvtyg66OGwmyjyVzPMyBCCZ/SdqISVeRDegzQn1lGu8nBmc
frhO/CAyW60AkoCKJYjSigTR00e6Hs02hGZn6bsQmuIzsFai5LDUWQnBjN2ExPXfyTeDd9jaM6Vx
v8FBjHnB4PeoV0WHP7aB/7+8HfzP6Lf/JBH4YtpCG2OB2gmphJD6FgqwF8xfU9jfB8wwPGlHDzIj
797j9mUt0HrdE6d08jPbWj/AAUJKyhTUJQNDfZt/MlRJM7WdRovQFdg9mWD/un+64BjnYnFCGsFl
eUObuGOwbEE0he1BPIqbsi1rlXBB+gnna1CYWvm1Kxn1AWDvHsy7EVCmSSUP6zaW54jRKDsExnRi
H3DWYctBI/QqQip1XEK5CHJsJFulvkilJqCCLOcf8kcuP882K55XiGja/ADZO/OjVonNAmbnOwfr
u3r2/Vo3gm0BWWLBkvQEXGS+ecQ4h1ikOc+Q2wyuba8DS9bjDcqKpX/jeK4yx37cL0mBHmciwTwz
8pmXpnT/XL8siym7ME+5o478gx8knMLz5I2m8N7MqTQOpfGcGnCDWWt6DINmu7cfmIos5FQHon3L
FZzPhCGcvuo1NZtfhaY48F6h4zXtFEMDa82AdG2oTyEaJF6n44OHAun6+6/3gd3omlEYHIBEyXfe
Ev5FA/MK1khH0d9ez6egIsXhyY31znlB91kRxtPigp2X/epiI7t3foIgQwhOlx8HgqB8gss3Q+Tb
EWZOa73ln9r2jPXyA0UrktvGiYO/r1qeafP5PU/Sfqqc+KPQqHT5hVg1nRYeMo4kDaoogJscSNOr
m1dDgn5qBfphRtbInwQw/ocBo2qOeHWIRnOupYprO64pIoIbi2KrF1M/AwhuVjIwBDulTIzI5rK4
CVl/ZvLAvxXAyIORKzSNsrDOe6fIxHD/7TslgV29BkiohliyI6H8yrejRlbEtYd0fcI3z7cxeg9Z
PB76ZdAQllcqq98mDEEZtTl0GockHxHg7Y7OWd6WTj/1LW3PU6ruD7jt36V9ko/YvQcZiZs+Dh8e
hUJwcdRuEzf+P1OWZjTqoQQwmombu2sZxIQ/RjFX+Dzx0o3ZXaeBc9wX4pOEtjYzWDLt225eRBWW
wPe8pXW+r8F/uettF4TVrvxGALAx8N/sLMs6MQIwx/9Oau6Ye6qOXfiJzQYwlEe3NjUqVgAaKzBJ
tuUMIeGLiXb5FsY+dk6T0Kn9Wq18yss7ZtOikbfx25XPxn9qwrncj3m1cQHsbzfNanm7dWVkn+R/
TWVgdQeKaA/JpN32llrOz33kQhda7kwZDewGVbrTmfKhami/Oq6NHCpP/u4Llx4hG1UPMKWS8V3x
W8/86A/0AUy7SV3M3nw1Y/vQHRRhbBh22THlpcuF/4iHgHaEyDruohk3I5AoVLifZCw0xuYsy2ZK
Fur82il3fMhWsBQtMacZWaAWNZ+HSziuPYr6IolHqpLqh0kAEPTOAPCix+vzy0DyxpzfJ5eudFKz
S7cPZ05OZVeSOEBJ5RiSBq7/Uog5Pu+JJPjZf5fZqXvgs1xuNLb/Mkbu6UPTNEwVDBFTV6SHBjKx
xyo78YGw78FED7W8O/LKaYW0/wPVd8RmY1Kku4LYuUeKhNU6XnhZJnchzq5ylkWH1RbKa/J+tRMw
9XrpkuJiOymZ/csjinP3YpM87yCEdllqdd6+C4v6TDL5qsCmh64yh/9pSDyVJUmb0i2IkRqb9GyR
RHnh8BVBBgcf4u+8rVSxLq2UqR8F050OB2kuKze5AijL3/7scs3vfVe7HwwB3TKkD896Ld2Mk5Lx
VVU/kOeVpKnzZ0BsRdiTN+iBWSoWq1RMAaUMoOCGQYNH0IemMWFc5W246XJ4TnZrLBi88x/sen3m
toPNBqWjME8JFBCFXTRuHWqTisKO4coMUFqSddpCpwftquPlub3sYUd0ahAdbUXYsM+nZUHpdJMQ
0L3bFoNlWKT987t1DI9kMjGx6LOBSyQNqKBAUaGWK43fnBPs0hRbsX0a8m5IQL0wq/t/xl8WTR/z
Snj0cXrtJCN9K/Fmy3SnL9OkvHkxtn73sXQDvUO+Lo31qNJ4+a2ytM1ZhMCiEkV5UpFJse8YSBNP
oso99JQxQlqf0YDxqHrA5St0PiUQ2hfo4DPY0QSr3XpRZ6HII+BrNeuQAHD4FlbhoOUt+vkOcdHt
097YA0IAkj/wk4OET1zrmhHXFKoq1n+T6z5sZUvRNf47S279/tc5YJvNCY5tOLmoFdF1uY287Zjw
v7aXejQsiMOn5e2RX5avKjjX3INZ7yr+vezV8kCSijOLEsc6ZndKmwaLB6uy6QaNcu2a+rfTvj56
RWP+vn15rkfuXJ+cgNunmg4C9UaiSUoHAmqf5Dg/o0vlW5Eq03O6Gu9sA1rqlSU71hx68Bnn8Cne
a/NwUfIHVyq1KLyWV6EEbZ6BMObSv1g1qjFGvE6NmkpXD5OSpua1KaOPNb3fgbVs5QHn2/i7aceF
gda3BUGg2bAoUFp7EbxZrzUD2V9oCeYFT9D4fputisCsxBbs4glGi5I9XTRea6Ysy3+ocdfQvaV1
PXxfpzdhd6fBv2ArrjZddardhoPMVeqjrZYeI1mh9A5eCbe8GFjADWnkepIjquozDkFFSi8Blla5
NF3mILsDluM/GPw1Htyt2NtYamD/apYjwevfhDqsRGUxgvMNzYgIWH9hWurJ1tknkApyPXQMB6IN
rRMTs8xomPwoypXSSvDk8Mp+KM58DcAivP7If8k0Zc4gaRkRkzaIgeLJWoQJDNIgx3/9kOog4+pF
iqX8UVkpCHuvC5LPLazQKl+2LxOwD07z7Zpu+OJyVJUtbUQc0/JMy6wuYNyxj46L03cYS3FrqquM
cRX76gEq2utRXkquFY7M+Pxsl8l+261/LAUqHSYFy35zg2dmDy1ql8bfczcenhmPcft6jn6AMYgU
yredW4d0o2WUMG4Fcmutgbqq2tXaWqgfyppNq40xAyGj/QBh9pgoYtGstAJULUKHOF8PHf4S1aVw
ilRKMLzKZs8esCPL7KRAiG2A9S0cxkLNui0BidDovbH1LQxLvduiH/KaRMUciQNfN5Q03nTokTz1
EUp2in2RHUFvLQsMAQIFK3s9JUoeMbn9Cb16hyU8P5AumxKKbf2BmsRbRJ4ElRSDRtKkRhworcfW
LY+eAmaJxetVhoLs0uJEWZHJFXjh5vnbK01Xe4BudMjg7GBGg23bDNG2yLj+Wick7Q04KWyWD8ku
LAUxHQiEr62Ww4Zs32sGlC2jP2n/dW2NxqzYV9oQppO/H9Vd68s5e7GAEzq3LOItLBW2eEnLTE9j
uppUPPdAvy26rws56zrRl0Xyacv0at8IYa036MsgpVRqepDIDI8AVYynSq815VzQIk1Tf5NueavF
jnxYH1WbZuRSEcsiiUTC7RscdvF7bCgdZgG3Axds04dVns0n1tmZ62bBuOdXsQhqmyvvi77JVWYw
B+bfDT32Oocd2wvAqtuvMl35X0IEJ7E8d4njvc3EwytH29AuGc8CWkZvQzD6vIe5Y/JGWP4z57gk
wqs8a4PQE5FsIVIis8kBVjwmhsjc8rBsP3CbSYa6BEMTEaocqorNexkKT+TT0wpvP71xcki49VHE
3A/FP8A9k+xvLAyNh6h128K62wo41ZKbph+7/gaHEuPqmcTUydHEzPomgRlZ5503r+Nex2A+huPt
900z8cmsDbEWaC5GzIqaopKLEgvT7+PCVFHetz+uRCg+I27oW2ZIK/K399NyzyLp0l1VU8/IHVx/
G90vnPjIeoFV73SsCKUnUfy8IrqqRxnWcOmeiN3KDI8KVB/pDslq0b6eIJ2c8wUgIDJ0w0yQYFzT
ZsTOgKhylxzNUqZ5n25dGMLSPHVfJvRHQ2m3psahdPFpk+jaCz5YSAuog9JCJ8ZS1Dqw/WSphD7V
m2yMTg3QuM+jSyaiDX7kZeLNXQ57e8v2DlQeSFIvHT0IRbPyFXuZP5iCuQ4aKwYSY4j9EszCG9z4
uc8S9e/LcLDHNQTvtifcuBrx4+tjb+6mLCgG45v0qiM2MudBVxuQAp3pS3HG0MG7MZ1XXbS5TZKW
fJt2VLf/BFYeZtTg/V6CMKfIm17bBAfVTIVWBJOPLkBn0Q7F7d93NqZwg3p96TDuZ/jMLak2R2Aw
Ql/JIShCvEs4aAxFxai/LRHbidBJifENcj8Q1LDmJScXchJ4tpvt8/R7WZCb8jLNtsL/BOQozYuj
R6jMgQXp+2DyjPbkoro/a9m56INAcI5UBrkHknfIF0JwIUvPjMsitLndvK7eX1PxuylafdIDK+JL
dk8nVkzX4te1oAXic2HGSNNhYDazVqPazv1JX3jxg2UuhIGYCrzdqGBG6Ws05wRXYjt9k8x7B6Em
xzfPkkAhX8vEHXPV+qnxbBjBIGNkWCUBKW2mJCJqrVMxSZg3IBOxWSDOibOzWMW7naDzPxLoRXyN
RnyWzj5jblfZxvaH3JdGhsOtotpHU9DML6yTSGVxts1UjeunZGlFR7X7LLg+qHzZZ/j5Zg+wBRTV
MCJBGbETcPuX4N7uEEny0iu+3i8MIWRux4/V3uGQXQngqnpoFIV7pkamRqhCuJhR6K5mP4xzVWST
vwW/ovRlljn1qoi40JlL57sqYRqDH0ETg5PlHbdRTAzHGa5iFPeGAycJlaSzSAgs2smN27G47vLb
nGfBTHAwX+fYUb6Cu95w5cuV2y9oLoVwWxD7DwKGUrADXNKJdHF1XUXs05sk81g/d/J0pL8zW9+w
qDDDLlDwnqgbcRc9rZ/sNmtidugh7EUfrgcubMUYjkbQaI4+iu/NDpRXRXqo/2aSTNniw40LwBAm
3ABdNsOXnLn8U/R40QOesWLUtXOv+DRBP8fl8ryplILPwtjD0+7yU0Fl5gmL79T+j37qz1eH5ItK
IoEDMcUoyNSxUnpTYVXYnbdjRRBy+YL0y8CdMi/tDAUlFokqGelA4I6Ok4Fn2X7ONpxQOR9ti/6p
S09DZtd+5R9CrY+lBXEe0XMvlqlpX8oU41Z6rBlIAhiWza3zw8martwbBDYSbJAfU3sctB8I3tVL
1VRga9xThOw+A1mJlPXbwBefc6z0u2Ht/z5IxL6esE2LQS1xrR6Nj9N5oMnk5Vj8pxDIod25sTlQ
CJLGxGnbBqfq+mNzL4l1qKJDlsWz2/GATW3IYMyDvAgU2h/bKPAoHRGq+NP3wweMrRAUdBgl7FyQ
XG7Ed1MPlPbOvqLP308ohXLpYhqs5lWYHLNPGfCsn8RjlQCgbXUk/4y6uS+h9EAI3fl4o6QGlknr
sFFRK37XW2w7W6VUj1Wr4am6oIbOxbj2ulE1+4rJyIQt/avwubd8GQAZ91l8zCnKaZmIhV3nCfej
kYYfGpaMobzKoj1mWKPuCynSqfiLlyRaZ059MgLBgC0l8seEnCFdLDBfvj01OLPsDxE7qMuiQP9i
rBlJ8YWgnnNbpm3v3UUn5B4081ejIJXvTeMXQcEJIjItbqGNlHhlL0ZTYaPlj+MaPi6zZ16kUGjD
sX0WBZmX7GpSvQKidLqGEvJKOs9NlbM63eHFvlhaCSev9eFqw5JHDjN7sI4mtV74Li/G2DaXTMv6
GjtDzQPc2tFrj3Gu8PxBm5J6KBXmBnt49+rZ2IcJgfRUBOMb9l83KjRi+TvdAESNo7avAtuwQdmL
4JhGGIopdPBAgkqFq3vNYGY5PhK8P1jEduMoxk1JC79/CtozO7UYJ5fnn0IFqVO2xsrJyFzqXIdD
j7QvQo1mxSRHZ+inXgcFmKM8XOyRKE8kSbfgf9IhYWBeA4tr9EXRUqYdoW1TAVd6Ldw8fMObIyc3
mLwXM81uxw+XGEXbviyoGG9LsZvHMPhzrzJmEXFXVaVslcMLvwRyR19gp42/+lAcWYmKEnF8WiDo
/35UQRaQtXzZUZPzpM9PaYmeRL8GMUSnnutVYFJCP4b+ChmZKG22VXZ2VzngoL5mLbLq1fLl6+r/
OjofYCOVZ7ahLjMT3NBl8vE/Qbx3lyAuefDKKxxNSNHHK3aYnkJ6y+DHpJ7h53Ij1+bxFpED4+KE
erJ+HTE7sstudMce3/c6jgoYOAdxB/7zu14vDc4owRo0uSjL3RZkHqqChcZmluLvX9pWHjmF4aRh
vJeS9nP6es3zIefC+toPwaZZfxbBXW85TelnOCjJMuNHw/PPUcw3rbv0ynHXgR93jRFbdLN3qHe2
qHt+DtBa4AE2yOPzLUK/1J7SyVYJKDCX62UH1P2mTTwtwaxNUmVLTC2WzHLnZFkPwsdSg2QdFUNC
c5kM05UMBAGr5USt7Jil9N/dOzPob2hu56KY8wEB66qbbEhS73A8yHNxADm8/SbhE2CTXzywV6L+
NGxa69hh2J8qh1bjcn8Bb1ae5GryM9ge12ts6T9osKkoTNMrD9cAGZWtXTwihFauRcGBZD7y0LpF
FBEz6w7mTm5ZtUfDtBVyO55bCeqqp6hq/bDm1R6EPqKnMVPejxcmq1lFX7xGAZxkjMDWTX6jfLoq
hu1b4VKRvPPs27HEGS5D8TOUR0/93JidUtCkfb1vZyzpedSXgzwCpVxElQCjw5juWi6xC9WaUqY2
QqJhpUF4jKDYVQy9RCtuoKGp5HXTW58FbuURfoiXESreJAJF0nIDNAMloisQ105rU9BXYXo2Dp/6
CovR/dugN18MHEOHRDA9XdPK5SDmytG5y7xdJ7oCQibYBj7xld+yD8UvR5Dh0mQEUOIxYmWaW1NQ
ICVJ66nkFo23kmOA49StVGlCrp/K/GYQIR/gNUglo4XXnoVhih+CGx7yYYZHglMUpOl6XoFmK4L5
1PPphwphQsQKIJdDcHqmYP6D1yCNi2gI5T6PSy3mBkeial0UAHTJtlaf8bg3PSoacPN7//I0W+5r
dEIVocRoKxVzSRFZ374Jl61Z9VMKfaAhV6crDinS4ZOIxtPE566qD1BdKzJ+1WwClkHkGag9psa4
yZrz2ZaosaLvx57JbOEEQrF5RQFDx58SYkQ39WrpSwpygX53ok66hGnLehvDn1kvKSFGyaNDGBnv
ZM5b3GwDxQ/oY3ALgH6zdD9CPMu9g7nJVA3W1qaFaZ0uILhVvKIsGPR+kQ1/UghQn4GmxYVpIBg0
QRmd+65TlMjXCeGJnYmsGqpuM6aoGx9si1PJgPZYXpACROM2filAjbilFmpEhvpFYvP+SIaCRyJV
P1UeI2H4Tgi9tByuPmdobBDsCMlYpcGwv+BZswk5yh93yXv8LSK0lnFvHnxS+Rfx1rnUgHtXQ+Wn
7pSUm2WadbeHsgsLf9s2N0uG8l77Xi7yhA9vvHJnd+0W1iO4dA+prljXxn4vW2g5a86wRLgispYa
rz+3XXcYQBh3MSXgIVK+rxWi6RjPdjKL4LiD5ul0gKEm3ci4OgAGwTlop00NPp5GAkvyQ6tbZwE5
cgI0aJjFXaQIUycgMIuTwEVmy6tQvQRUXNqhIcYzTrK2yic4enkYspRn4Z/OBOkDMjdR63ckgnVM
cddjCpBz3VqsGp9QNkuWAudCcrgc7GJY+z/ZJ0Gpal820TopnJSB0J9avrlJE2AYxl12+XtZcE1S
qC8by0eEgg7qKNjyhNur34kP50X0Y5cmYVV5Wwyv5Byc42Q+x0vCDRbhD5p9UYP/JTwPdgK1FSM2
SyYG3mydiPbdZWzsOZQbjOa6xVW5kQvb/lYEjj8bA1LSIy/E9d4RYC5MS6c15HjHTEke1olN1WZb
A0mFfVocl2PCheQz+ln/oJEEFHMNFCGylbTgiAKI7YTWAzILGYaTnCLyTfCUKMVG65BCRhwCqNUW
50G3MHUv9ESFnTIsQyQwPsmprSgqiIR8fp1Rx1MYNxLkHmERvOL8/VjOw+VwumYIeD/UaoVytG7J
QIVLqGf4h9k27W5NVzgpoVuxZnjmlR9DyWB18rpN+IRMw64ZbT2Tqq9OGPkDOoYvyh64EXXW5wL2
2vufP9LV6t/6juTAfYoYjQxsEsp4gwTg3KVA9xQxdWM5RzrAuJLWAZSiNA+HRQ02sO93W/iBPdlU
J8czHMNdZBa6s0d6HqbKyc2dOdEVeSMbDg2kw6/U65kqRN5fEuEz9m4XXBHaHlSZjTiJTC48tLPP
yoFZjUyfErXIlgv05aHWmm3i6c6S1/B3knbWYMmupjUHgp9Q7hjUBcicov/jRwci1W+pSWA+8MTG
NVBu2m1ZXVj7c7KRwhDk75UiwHezHvwsozaYxt6WHIQYrzOmxF4YmN2h7b74Aiq5cLhRQOMpx+R7
Dz/DCGaX7MSD8yGFTNLlrh3sX9C/a93QzB2hiMrdfQSv02hptgwnCxTQHkbXDE6pOOttveSga7xf
CZ4FciaH8R3s+3zh8h1vGV5yy2AOLSeRJlMeF5ezj+Xxlssm8/7r/t4xlWXlWm/G1YFj5kJ+y1DR
C10YuDsrfaB2Kg/gltacR7KM4nQo7tPLVeM0CtshltceC9isC9fxUAcjqAUYe0OzN6BgZIYKxql4
6G//zC3l/KBce8yc9xSRuCQeaozqX1P89KFQMe+8rbs+wsXdgUMRkb/gBhSTtGQpnp4UobqMw2fR
QJtvwsIosLD9a+2W97xPI/FtzgJt0h4+TBjSof6eoJ1OJQBcXHgibZxNPee98GaLtm1lagp6RMsq
EWTbOw88ipHKHtfPeQxY99KZ7gwcTF5SpOQ/5WWsmXuK+BgFTG++mmJn8GJnWW7+h9kSMUXhQBxW
FZCUWrvYiLSpfSTF6Zh00UAu9dsKckF8jr1qpqBTV7wVwOhq/RL+xBLkNVYmzge6HmIDsynmxwaA
0enDu8pfzXI0ZBFpOv5zANCXQ6AP5gYFY9fOM7y+raKQ4oYMz98lq8NbX4p7512HDF6DRORPISBJ
CNPu6zKP/d6oPX9QzIhoYFBt2OClCHvy2Q4uWJgnDmQDKyIMzdbtbqWPw4od/6OTkItH6R8qMOnM
hDgCNX4DKrfZBdY7GwLcIOSS8fBPofFxj0JEHWMJHo1I3Ulj/duK/9JoF/4O1EC/MZdVHN3neJxq
ITN37tJFp+Xzi9J2toXfD0rXsSCdCwLQfDc11bfGTzIcYKR9RBHFNZGYYmHE34jbc7hQ367NYS2Y
bQkvP3ikDCw+wjsuuf+SKh7ypI+rs7ieuNpadQgcCbrHNGjQIkMJHFbDefzzCAkRW+e+X1VtyFNC
66fz5FGvSX+IFiKZd5dAEcDzFjfWont3+TwfRhwTQhEvwrpQBi1KtDlpZxN3picvfAGQd0BPECKX
wasU2rO5Bz64QbOAzbbxuUZYPciglYDp/j0zsElDuono8Jg+/TTuCygGwDluXAvCRllf8UtmrIQa
GGnpsZ8aVXjC36x9IcDJOZjPPC9DUrSqSpsM7uy6nOhCJdgOxWBcIheSR6yYzucOKAzCBbNcSwhJ
cydiBMHi/GN/8XlOORdZjLFR3lxye8MovQI3G2dxJSTf0AUW+HeP3gYysO0hNB6J87UoAK4dxXIa
eZsE2/k2mMrvr18bD9/zMRtJ8g2LORGg60OOV9j9/p3IcmTLrxU+XfYZi4MmW0l72GdzBWpc6Vmo
4J2rd7K0xva5viHqaLwymdVPrK5W8vb4hGvMnZDnv+Ey5vNTJFc7Eb2QCHLZxcO1U617Ran3JNt7
8lIR2a0CrPOpjZXur10rZakoLGVxP+prfApj5+hxsVgmbKfucSEoRa6dVEY7jRMxQzWrNz3alq38
Pj0c2VkpaBhjaudN7S9tVhVv0rc2qsc+PxUtRD2CRXm6chrXNomL6h8ZtpizDBk2bN9kDDodo90+
UyfwcT6PyEL9rAP9gDTEzU8vcBi/rsUq9zPwHP3Fs7OX2Tg/MOcZEywakvzZX0CjdyeIY/Q83zd7
NEseRJaCOij3M/uvr4S3sFB+jUfpOwOf5okubm8QO0JOSkCqmg2nN71MJ4AWVdCJ8rD6VH7WoW4X
AeN0+zeRRWzszqw/bWbJsg7kMO6r5EadCncyQrafesUz3ZlbbUPbPYsMjf4RwNWec4SWGZsQfaSv
AWXrm/LShEu4HYEFpA5ZdYncLR41eumS6NvpNF9svERkIakFchAv7HI4Uc59Cky/bfh8QysyEFUh
y5tERFBKtjkuGPHT2Dr8Jd4PKIvGejRjtqCKDhayWxXCNwBS2o4IVZAJYNE1qxTN8NAnxe/gXLlI
ArnMO876qfO4GGedSWIujtY7P4qqy/tcSlecoW3vfBCS3FTu5exG1rcMFP2m/MSozJYL4vQh9OGq
LMz0IuU+/2c+dRKQJfsIz4J6eAVjxyzg2OegDeOx8+oyV+ZlJISKYTOQxMADYkMO0bThepQ9PBeo
Vi8J/P5TkM2sgeLMOX37KYdC3D9H7L8UbUGxKX9PQXP80WTBGfe0X4hHWf9pwEMRKYUazI1d3Eal
VfaaKRhDrg4f3HaJ5zFOLE3QWt80gAT10afN0Blk+j4DAjsGZDqCpvtluoanFdT0tKb4L6/nF2LC
+Xgg3R4/95zkW4ue3XWLnfQkrpg89QxoMqMwycBDZRs0+NAjfzlIm3ANyqGXfwc7ES92/hpG2R8O
GnQeaoyIX+Q4S1uuGeYQGXIw9+NXmCXbmTyrA7MUoJWevfhhRT86uI8uRmgzfcxCJr3UN87t1JWI
lTx2G762p0khJ+QiKMZY0VmvFUwptrLgnttK74+lK0dBoxrtXna9/c13LXp9YCLlWy0gQUKK2EQN
eNa5qFPga9B8QNtCGKeXH3+OoVwPs6uzvh+pgkLABXp4IdeyGSxth65CH5AFf+Fya9cEtmroI8Lx
jKPxeHlKbCq/8KrBg+ft4Kk+ZNcDsB8yHKD/o/NPPrOiloE6aqajj73aSfzbF0UYJtaHB4RziIem
TdYIf/vgpVSr2+Eq64KSm+b1jf6s0ZD1TaHblU17dOQ3j5Ajn0zD9VzQYYDzm53HRExMGMFQWfLm
GYP1dznqYemrQ4MIE5P+hjq7g8+SClwzw7+fWCTnvBQd/YIVFo/l00Bw94tmZL+JVGlE4CrpLtpN
DvZFp4bwsE9haZTBH8h/cG1Fyk7UjXxV9eKDqEaQT6bAxtuKw9LAxTaOmOIyDnH+GZG45c0g/rTE
+94fxbA4BWwBED/i7HNPnyAz6/qMc37Tyir8ZRoo3CyxnLa1L9YNqAt3iGYQ83T1MZGxBHwcGlZR
1D/49U8WWu11DSZYlgOogJ9oSQNlV3swx3Pb/k13vmp68S9Sp5mK90xpPwKcsCJiV6Bi+sl9gwEr
inhfc7L15vo3vbzrS8jD4RspLNXpLsl7iJNful+U9gzzruj/4iUON+vhaBmrHfAu4sSyLO3I9Gv5
AiQ4kcFvLxE+dnctDk+j/NSSz8a1ndH9rECPP4m9QIJm48JaBsyiDcLDqLmq3unit4JFAy5/MS7a
sQ2iOyji+XFg4r/xHTWSd7t+zGSYNdF0hLhx+iMuoiSvag/iViBU6eQZjQWjPlXPgeFdl9+FlUL4
qm68wHEInqvBH5AUdYJ640PLI8zeYWOe+EJ6xNlgdVDgMpu112MxImps83T/WX+50fCO9UWkMNFh
8AuxqKMVApxV7/T75REolqp6GrBWjSVj9g/kvocBNtFvkpwEUSr1vSSZZFyqO4oJL6jufK8r8O4n
NcHc4mm36MEeNubccja3YUo24FKLkbEXTRuvLqpTk11ljaOSVcwBrgWDr28WDVtzSnDgvSGT0ZXt
9/W7+pANzfdIKnfkeb/ObV7i8YZsFFGwdRYtffyXsj47VwdctDExFAU7TAn7ktEEe0OSw5SCwKtC
GJmVDblsFoMPIseBWdE3U53JVGoPFztKZ7eXNStW0oURGyfQvqwB9K4u6TSgV9RqjItdFlATMpVs
LYMXX+9pb1ruu8QRmAtAG6hoG0eWT2071LifjQixNK+HgNrXdRaB31LsiO5SabkZxpHSI1gOBcMn
JC3HqIkjxauVHRhg7qBpxxOlN2fSJKOnAhf2pWqaUAF2jU3cdAWW9yPEMd3UuBkVghrfTn1+R/Fg
8QFrN7KX5YzFfigbcdS91fAmnJgw1PxPfjDkFqlYwyHZKFkuCrZ5HdtI2jZrm8075alGDIBteK0o
zVCvEdgX+b439GBBF8O6xE8JtcDcgCj1j5FcLslLEtOqQUQTSldbyetsJ+cYkDaatJ8tMMJnbrP+
xF8n45KfB9pMZsVyUqDC4NK4YufR0XsAG/c/i/MsUQ4toQyUixXgXTrWnNlbZ1issnUzMR/9MYqe
/ceyvnXISrKBmgq8g6u+up9c6aYaHDN2eYJpAsjv/tq99/ytGZmYlqP/fUKlsvXwVYZVneCzlqzp
X3GVuiCscfnx7VYIhDCXiJi9HGIE+eQpJ98brHZ/40lo3JHOcvCpUvdxVLeAUeZp+zlLdsrT90S/
+Hu9JB+wOkeysO6vJ43wn8raikGx/tMaoGWd6sLlqr3Tx+DH8uqed9GvXmvxJRQJUfcVqs91zW8J
1t3/6U44qlWAYpGgxPHWWr+lDCbrkhFQeMLewscu6+P9MMZjgo1ArRVAMNAxpkz/BtoEa5ZdQQ+5
CnVh7HYyEKArBpYuz4FnzlZ7/aVOaBYSq8iZhAs1soKtgGi1SJssQaWdE1xkl/tpbfuB/jv4FPBh
ST7oyOcmWMgOansHu5TkgB3OR0lMmVdZosg9+AYeV+cZVGD8TKjE1JbGHfPMaXzYy2KBihY04M1K
QuJ/pwzgdtL+0jVnCrvjDMd9PKKHP00XKal8Z7ViC84lAUorIGoVzDSbCskuJS8FOkos42HWqwX0
rDYo52XRt3ZrzAFxzVRJCVkPQX23R7+E7gOoPBsJ3YFZxfTJfDNmk9tdFiO1WTQraXYGkzLShW14
kEfmgxjhhT+IBOoXfNrrQhwCa65yUOD4xSH+tbpBtNSv8fQAhrjDHaWwTWeGTu0z5Rssk+NXIK5Q
m6EGEai82y/3xG3dDq1xhWL896PaaNfh4LohFdGGD5CB3lj6a9EveY/7aPuXzhOEM/JZUn7nhaEX
tOg8eISJC3AG8wRPKN+Pm5ECRsqMx2w1m2Sr2GN1VKtroTJzV02YsEvt+Q5SZfu11kQD/659coxg
o31YA5FNxrp5504vEHiqNA3vyQdzwwznbemr8p0k3eabFc5yswAhzFv92M7dx63xShxjO9C5LZx5
BhA6LQzX+083Y3h5Q8CxNeQLsnxVdZW0E1R8r4RFZKBY1OULDrkM5DRWGkPpAWj1XdlXnSTZFvav
mLCKPUPteD+6IzbikXpXEAyPEQbYVmX7QAVcmDRuMvE48T8S7mkkBPCQ31579e1tqanTYMHfSfEY
K6CrnjBVqi1u0/g7WfzRPrqc24o5PXUp8LxNqw0f4KegaeJpNmnDa7YO7OhBtTd7TY9F3QOXIM10
WjbqV8JX9Gcat2SnlW+bp4Z6YUHr+3daKDAfgeCtCyMWNHqDIc9nWw8bcAW6haagR0RbpXXSrtwt
lbT5DQkFz+DMZtZ2Q8iYBzw636kkv55cghcCPS/YafF/+KQ8M3CTbpFZbL05W5GRKZwsoVGaXuEd
gpyboWPSfrge+u0aHAVrOUWuP2lp3lcUBcr6tdGCBBdmP/KR9yv6O4oVt2aLwwdT1f1Wy3/h5+ic
kN0YtGRQwbIkCvov+EopcH9Y5vMhWs0oubd0q8fu5oGc09mPPrfR2SEMXWrd3COmYwrGTzHludJc
xrF9Tz0Ij8FGHSJIg4B2zxUy3KDIteQWcZAgLBmJU43h4agX+D6+AY9xSHBrPRtG5MEED/cuiNoi
w3mKHwyZ2Ya0lck5Uf7bIDDbRcPQ9S9dbZpQUsE4whE5eqygxvh7sNUVa0Zx8S9U/zrk7vZQCK8Z
BrgMDC33cUl2/CYi7bmyb+jwVfC0j1mrVxYGX1vt+KypuwF8sSLgCzARwGWEGYiyn4gdi8JonYc+
/Q2aDyo09xzPnHbXmAv4X0+MbCFuJlYWelEj5AZDdqYnFeEQfpnAht+P7RO8oTcsKBhyeijToje9
whn6O7dYlwa0y+3C+GduQ9lTDISh655P8imgpfCwGUEwKAhVvhSjmvl1TL3qP089oZOZE7e2tXit
CscKTUTvtmZEti0P0qUYRplohhnC5U7B2jlKi5NmZqxD8bdNUC9LphJqRsx2WXsHarnVpz3WMaV/
xAy+9xHnBVnYkSHVlRmtw372uwUkXao0XR0PJ4EnmGcl1slAtAe9H9y9njWbB6uLGRVVqfNUQ8gi
FiAqO+pYE8f2VwAYHDthDy7chhfAQ4oaT9fPTNKL139pORRdqCikN6zcmjYnN13NxPR9QUd3wTGi
FZZjZUYlYDezWuyNPWF7f1OQitNJybzz+5fkKbthTwvhMFvKjfB0/vQlmrz3LOv1U9NuwHvHyW2+
oV7f75Jz2RvhpADMVqAcMtm3OJ28rjpOgm7bQvCjMhIy4K2bIa1iEYs8Oa2RfrXY75cNgfuoNuBl
29hrvdkLpcMobeRzsW/DsmNzB+pj9WHfbjPQ1tfjKiUhJ4R5Q9g48G4EH8k5qlczQiyNaUh2kcUB
pOLGJJKS6uSP5ub6zhCWJsva9tMQP3WC0R41RiyMxLQJVvCWtsdYHQz5nXtG1Qa55EPn/2c5ql2Y
ysw06tB/ek1fX3470CXADN6eMNzpcCBweD6ftiopcRHT0kEaf2KfClxQbBjsP1iQHOD6/g4k5FmR
SWkNp390hz9LpNjsklz5srlSn8QZlfEkQBJNB9tPdas8pzGMCa9kg62cxkLwPp+kciKOlfMMaUAY
hJXsNvJzqnJqo0LrH/aAqGM8Iw0c8bQJowxfI/FnBQfSeJ8QcL9uiFPKVY5XkrUEcKSGsKJSSYvC
zx0XoM/J4kN4ArIxEM23jyf80F0vdpPqntZ0cesoB/4jVTI/jopUQq0HL6cES9smbugizyYIYRtp
xYdLfI0kdmdk6pe2Gp5A8WoWhiGZbkYZNBCLVn1mDJr6jf6xJppBHDonqzlcJm8rTtKYfccoz8pE
/VEZ+y8pSaQ9X10QCEVY5CcuVGDluAh0mQAwGcfB6gHpc3ixk/dR7+sXZxNUdRo7gXW1L/5PSyz9
tpm+EqG/M54ltb+P/jcAv/u0BFFL7k59H2U70B1waAV232Ldku609GzreAwqVIIvZ7ne5KN9vEFu
ygeBJJ8W6wjytnCz0MIy9Se1Nb0NiYkJv6Hkvr1XY+q4URFm+QhfYAHQ59OohOSUvdUi/6U5mMxs
PMQVuQW43edCZSSj0qW78ATioJHAQvXwdyUhuhlLWKNxTltD8i7MJIxSD60dumeaiENB8Ub8LIUj
yt5a8FmUGS+3bdFy9XuHLe7RXu+ie1KGncW0IvqvUf9qLaTlrTdcJAVYHsY6FUlk+SbHizISSx8T
mlWFjM/4PVyLKjCThn4U+FPhxo6U3CRjpgFsXF61nGyg5nw+GNl5vIl9qkLo3HA8g2jWYgw+fl8B
p8RyF5UJWkM+XpZvkGXGMkPlBWyQ/BjylGlC5aoEwFao8NhfELOYMK7mN9gjWiV0YC6gwFzG7wsG
N/N5OTnSoAplpaXiKWu8MOtG/ax9+2wGTxHXRsvQZcmasC6pGmnTW0vCaDZkraTw2s8rdZmMg1tX
IavpRwNGh1mWadYXPwy5y52J0lP2eqg4LLVbCRmaQoE2KxeayAMyWkl0MFzhP7GZYCy0ltlqsVIR
cBV/GtAITS3dr9ocQRh4kJKkLcWYP7+K3jhKBruJcTwVxF7Wulw+3a2ov1za6suvms049geve+vG
GHHnZXTZShiZa1l3OO7YAiNFZkoCmBEHkVd6khGsMC99VGBqw84HqqpRgZPm2QpbrdiUSua1ylCq
je8wO2azs8dlLWq+ZBiazBM4BQ6B8e0CiodO0IAGeJ6H+ddWrQKW/QOOus1VKsi86VdC1tBV3xvg
Q2K8OEPows14U1lhHxpGc/0D15YrsxKxf4gj8JvXFhKL/Ii4soBIK/ThpnB4/7JqhTtu1GrsbHoK
2FJ9xsiPRPRdb6hFkcPvQXm7Z+g8Y4TiqNP1Hr6EfzrfaNmcKp/A1xjdN8/qzNWkLSjd1T8lvUch
pmGesWKHqtoS4N81GMLIPZxZcpaWfJQ3aUWc59MqreL0kLMZ1z6oxU4LrJiIKOJ0VGM8ceCjlm32
FybXxv4EHS4R6s6r+xLFYwKsFhTh2u+MVFNX04CkN3T7fDPaio0uq7EsqQp2OO2jYesk1iQQBMpB
CcoD1H8WOLFd8QVew13AbM/TaeB6W3eZ+E8CH4ZfeAraeBdIpLlkwkjARgpjd4DvLk808E5sZssN
wWGHz1In/1Q5YKTacI8jtFlyekZBLwrxvsqfuVIXj1pHFpjPyPg4cRJz+AcoSJI/oYds61sHdNNu
oa0fFo66fV3LxbhvTll11B5pkbHAorNEdVX2c72WbteDx47FKNc1StfFFx/GBODAPTB0lHvG3xCZ
fK/Lp3bUVJjDsqM3U0QM/qnuTnPQUUiN43yIx6v/XuxBeKnZcSnIok03hbI02aoN6nXus4h7S/L4
TqnPOn0EGSwBFRcffpFM2M5Ump6OJd9HVHHsI3duWWRxuZ4e6cYi27tqPBYTQL76xM2ImN/tMrDL
Nx+Slz9YoCo9eTfgbSwwsOqgIYM4JFdNR+tjNXYQseabWu9y4n9H53l2riYsT1QLhQ9Fee+Qkr4I
Yp2K0Mp7rQTpQvJR7nXQEQnM6aVa0sYhYfxmQuf+1c6Q3fllnDBsisRdOksjChFU50FFmmf9EWv0
GnuoUnSrGKVVS3h0NFGhbM+P3mndJ7RhNFIMqbwBEg874wBQK/xyGRLi/XBiF91jvoC0yP5htG41
VEnGekm/rZLV9QuMMjNVYmfnqUhssaA17thPxRD7Rw3poNzgbo80gAVthwiKpAiCqWVWnBR6mxCu
6f/p9JC887xANjVFNWXtxHaH989IXFUnEvO4rodtjf4vqRfJQEfzGEdNmB9Gx0E3sNAahukxWFeE
tuqwyTgI6fm9NIWsysXptKZejBVgrOz+ScTiMpaGHyVq6bd0mC+b8y/8dePVFDrRClYVsy/05g+D
tBrH2NzYwS+1b7NeyYW10M2E59UKKsd7g3dxzde1JakSU6ypRuAj6YahtXj86ExapE7kiW9tO+d5
bK74ktSJxidj5xTWnqC8mayHZ4EWNgnUMmW2qYG/FB3ginf0WU2gH2tVkTB7lmZ7YCUb1q5yUj5o
LTmL5w6I1rHhj93RXUMuS3p0fk6F+eRoIxDcTpUCNSCJxNSGooVT0rsvT/1vxPhRAPoujILNRofm
p1sPqTS+aQDY37ZNMEqKKU/uxhT0AIWN8MRNPUM+soH8pBT6/CAOuEtVLrv28l9zHPO8gi108jSA
wkFgzYG2zDv6Ikptb9/L7O23v6RB+MtnhHtZGV2NgK2rQmm20A6tWrTeE96GmtUE2owm0HF8yvSH
S4gtvCf5R25QfL3FPf8oW5FDAKlOgDdW+HET6JyBaTff79yjY9J8b/aBBt58mbNVk/8o7gaUbqlE
lMpXK2lHcuv2+9TidfRMV9g246zfJV8XPzS1oLNEfLlcrpkl3OIqDNm10+Z4yoGaBzB8tOFwBgUv
g38fFqfgiVkSXzXkyP+uN7SzcJ5RiV69nZ2ekX3gXuveZfqaShDFIIq9dwtFIyY61ZEh0hVT/hZu
lDcjRrwQhcL9XeSdmCZUKPGAz6D9t1PAH4tlJkCbwzC9hlhIR6lTuauxfarcJL9MfqplNzmEcQb0
j11aPIqDUN8+XLlJesU3M+Oyaht0PEu6QDa1Ckstwl4k6+352wL7wB2fwhzX90Qc40UmHkbJ8gm9
nGRcjzHeVdjVK4vy0ee8YUtNiT9caXB+tAwr1ajX8cv3p3ot2kCZqIJytnwo40zq+NIYM0ybWOeX
OFo8OmT0l2LAGIB1wwlE8GIAABDf4gBWk0i3+jbJjIwjArubiKqFVNwP9/3Z+ixc7oLTOsyYOy/Z
MtYfABpDopcCU95w/MVp9b1B4a/oquRHA2IDQjTMg1YXymL2E1XWC3rR5u61Z5p1LmqXRykwvHUp
ZPSPcgiJjCRAWvm/Xg+dOut+B/8Pp9SY3sTvKw2lYc+0R9QRUXqoxtmtdHbtClSuNWX9txrvTSMA
egDd+RxnHbPMOoqnMJtFuUnM+gsjw3/46odx/DQv+dr/e+WoNkVYRD5b7kl/ZVpzjF0dWoe9p64c
0nEYmiaMPSDa8cC4iUXXmiXteXizFHPL8JrW7wOsnEMiN537WtjFhhf2BpZn/7aQo8gsxmRh+HQj
82UGX38FcdTvLidYd+gNnIVm0dZgwp41pfVxgiAG4vDIxZ+BDYGszU36EkpgtbEbx7n6KsdZz18t
k4QgcjaTbsuNRlkKf3gXRu1u0uzTeHCuh6fuo3LPAu5J3FT1XytWHvTQhRzvQxmGngQCgHNaSteN
nhpG6szmXVkiTvGj8uZK7ughkzDEpSu99HCgacZKaRenpDhb/uRjCNigYzU2PwvHAo6YOh+JqMKQ
Jn9O5M47Z+gTo+vszcoBYHA3ut+Gy955RwIuwqFKxD6mCiH78r1b8/l6JFo2j20eEf+jQ5G0EL+y
lpPUgm6cG+qvwHpEq6arAMt2scG7DgktQN8jzNTcElCoCPxIYEUGaQqJGSNojJ9gZih/mw9yD9DD
DcNNVI9wRrUtsbrsXOLCvA+A+JpPAlYck4OkaHOeqpi9/8wotD3s1JJar8fD+ObYw17mAPNf8XPQ
mCqrbYu0LQV5Dgd1NPH7FfL10fidkQiRha/PJOVZFq+Ab/JNR7KcUpxaanNc3gcu+HeKIq/+G3vT
7tu0ApZ9ljuaBy4e+nHqO93zDncg1OnjIoV8+18t5HkyN5ve8gtum97cxnqwPB3i3bszViG5Dq1u
zyqds/G5xuR2v7tpbVfcfpbUD9oxQ/RZ3rMX1uoxidb4cRIdiwvthL3sDtWs96pyQo00nG8Qrv/w
2ro3qFQ0Ia43/lv5rXXal5orltXsOpAF/rRuykKGjmaMx+0xcKEglxFhjCVGtdZAsEz41xmvyMJM
hRok1SLDm85IFJavuqU1SMBzttgIVepGgnTG75VaJg3HbZyfQbrEWEzqFjR3SePsuCRM6P7zxkSf
r04p3J0hQ1umnlpHJU+cmEWUc/LP7LNjyaxYGvvL8cn6JSeKkOXj0kTG9Ch/X7obDo3cbPX9q9Oi
t+wLFolCKEhKCbQsb/wzp37doBaKmArm4HgqdCLcSu99tHvIBossO+JIKhxWOKLK8Cjg+EAYErvn
aSF3Y7cCytwt5QCDq15VcO33uxvKPKRq9ZM2GAFClcpLqRxJO19hZSr1XSsojIyn22ONvFImuyX5
/U1I0B4LuPu5ZztwoOxDnRGtJVFZB3lFBklWDfE8Rmahnfg3pyuFMrGnzrs3HzG2TiElqHN9TcyV
XV/l0sLPMr1xZUVdQwB8XXfJtpPmgBaUg+s6OYryFn3NFSBwSiOTbUfrz49GOqZv4imrfxTS23sN
yLioqgPaGByP6KFILIdBSt9IMvtnFDOlK2vcWm+uRyncTXPJmeDaucZpJ8eiQ6BuETxY4i3NRM+A
GPKiXq9x4f1y5usLSnK8YvjMowUSo7hqR3wmeDPGLDWsrvNeZu98ELHsCMYA+il6JEtMrCF5bCRw
oDMxhTXjGOSh3ja8ucgbhgKgB1buzlW+YkNlnSGYxUL+bp54zqoZib5x1XFTSIk47SFnKgG/Ykbd
fcFehmODCTyu/3/9k/+F+k4kKZ7lMaQESXaVEPppNsLkFG3EyZDbyBIyFbyeF5YogY5fOw8JwUyo
bRnVQaNQzPyuWsJI8Ed1UpZ+XVaQhGHWF7JFlesnksQTXIC6Sbq7LhxYal8tVE3p90WgTGFogTXl
cR4+mj6HAjbxRCaBM2tQAw/6nWfBslmpMf0CEXFHTLPWUkddnLEZadCXpSmwNQ51RQ98Lya7b1hI
QNCsNdqijBWv8aihTcdlTU2Ins9sIbcOtSu3C2hRXR5b9fOuHC0uBF8DkxqMSDBAsphezGMvqJKt
0YAoWyD0d9dpIaPyAwUhoJ0QGXsWU6qOapkzhkMvomkURAuQBwtFVXZe4TATJ14E1w4f5lQEqatU
Dre4cRTvjATvADnRXjFt/YS6XLs8gDM5G0uV6+e5Mzugizxei8Xx3FTvigah5gfr/2CsjgKOXdKs
UVyZ6ZXHhk05ICe6qAJ0aZfqMxO8aM1RTJjyrnoLBNSHGvJgpwa+WDJ8pOfk67mNgYzgnaZ5qYGm
XCkQAH54uR9gn9kDdnqvaY/QwsW0Onf6U3wmspCV1bcfGN35egcHbNFK/teb69s3CJytpzZvvqRM
iwF6pi1pW6ajhkcjR4OGlH0doj2wvmM6qSPYH1y2KBQch3C5htm/GNxhxJPToke8vaeDMK27zgJh
r+zJnVxYvtWnIPEt3ZsngQQchbyQlICEq7fvfqkHtBi1dS2URLV0rtrt9nQbnqwZp3PEnz0Ye/5Q
YQU7RfUhGKbWpMA6yKW4gsFIX2QFaaZWLAFrmZX39DYomMrdK+gq0YDSF95J7pINLPPLKDEIjIxq
703XD8rFPj3y7EjPnaspi1Htsdv8XnivOFpAnvabnPqSwiIXyWpxMFfq5OCcAtctdGE42WQEsjip
J+yQmGCzyCcPwylSKBNgoMpDzl2IL32npt7p4QsaOZrapu/l5qJVjWG/5S6hKXxP9fK+gE+i3dDi
m2tesJhbmtm+5fjM5/aohLvsOkkY26evb6EgJy4vNGoUtj3A6Ylq3jlGpF8BlZ0BGCmDoPs7Uriq
QQv57TR7CaukcYrTQTyLLrkM0CXrJkdJDfycjVBX1McP1Q8R/jc14KAZNC7HWaVLOjkknsGA83Zx
8AjweU/Q7vlRrXl+4ck2R95I2Fltd0bnN2TQjKgqAWLxpe2t4WSaymi8xjOsR0UrGVeGJDgl3YKa
WQA6zzpUC+jXVeMZMFW5s1rwhrdLUV5WddVNmy62diCGP5f8UwTMOV9ZZsop4MWeHTyAIXbmTW8Z
oCok1/htfefOib9hTHbwnnC2ACnEqfvWSzu2fOlF+QQYSSqvi281BkRUakprMH3TmVaZhxoE7jgP
PB4kys6s/EmvFUa1wXDhxY81yPVnic+ArV048Cs77wfviCMKoDB1zbgrdRuFCrQEYIRqZvAL99sH
RyNsYAMePW4eTGMS3fmMraWUWpSfIccbyz1GJU4GTSKWC9dL/ciHDVJnYiUchqMX8V0Ka0COEJI2
gDVdJSUsJHCDAK24X/J1sfAcJdilgFjuOcb3/n+Tx4uq3yaRbKV7u+o3hRAG9khpaFbmr1teyJ1l
NkjtXeWZB111PA4opXFRYFXaFUoLq7L8wRglp389HAOhBkBXg/+TZNUcDGfXvvWIAwoNad1uOVjO
2uJ63qyYZcPjNFsGcu3OpFBM+8/+jZ5qYXt5NPQpMjJrW21MLsY2Rhpe/qqa/hZAIoE+X66SI5cU
IVbRaAk3OilbRZxgwHkUVFjuwZIAz3+fvHWksd+/PzXhfgFa05yaLTCuOYByJIjXOY3tJcm390Rb
AiNLSPDy2fyHiShOYTCVac4RfvHKGGMXX7xrforu/5BwWgVxcHQCcH0mbYYAe83qZ9VtBSvt6+Cx
aWgy/9lvUA6uD4NNfkLEuSuoU22zBkf//3yC/p7Vp03LDqQpMA2Z0zDwgZyHW8CZcJKgKSYE8LDn
A8sl94jXeoesoBkdol8QSSnYCzWz+BQYhCpaW5oP3pMYjP1O6AkGamBObqxkwDl3XjgreV1GQcU7
VBGpMATOedeAgcDvt/ZQprmbrJvK46cfX1VdX0mKo+aY2Kza1T7b8iklcGDxVL3MrbFrocm2CbDp
n1LADwAKjK+bjChkNFoVJE63nzZ64AhPdo9BtZ2xdEzru81M11qOJrEUvBMO4uwHGyGuSunCAw6D
h1X3bJ5YhK8g3bZ/DGAyrFxCgupZzQtWaoHHz73Z231/lhAsO7Y4Qk7LjT1dgtXZE2yAuZ8fPd27
t/qA0LO3WPZHjXcAE52bn0gV8st24HVnO9nhP4bkqVZWVhR1iWhN9yOevScfnGWMRdH/kR9NiPgd
KHy1mbcvfYywLJxGP6nx84XN94zqRRD0+U8jLrFccaUkIHw6IgIvzMLnM3EpsSN/thwoRmMUHMtJ
smMwlHtG/+2sKdW8rZCJZUp1YyUGkZB6Z4iokVn+8ujbAb/ENzxMSx+S0i7MiUhGs+aclTf6Wsut
6B+UsslmZ++/bEaI11BwEB39AAnk6z3jc4W9kTg6kYQB7f3NdGxV0L4pnjzJQaY85BJAmB57U/FQ
Y6HJmKv/U/+MpkSAAukBmJyT7Ur4IokgSlYgGyAtb8LjAXflW4JYpF4gSa4QksF7swyyjTmmptHd
DMEwZWw+dA48Hyf6OLXV4Gr/yfLNnY6kEdfeCykwz6LdTXfywhvV45jccRTohrY96HWXvPtyVgoa
pi9dgPqSKuHQHBfcFjObxBRT9B6QUo9eoi7T2h4+IypSKWdWvstzhdAnbISXfg6jniZRtI1KhRgO
1rs8SOEgvVh1QeGTncpxEpFdycfcWyZ9z4kYsA+BQNMnlCnw2a5fIG3EqXEVDZ8GGbNi5Dm7QqYz
pts/+Kuo3Ck7VRkmWUBWT5q7xh66slKypTkbe2mpxZs3hCckfvTqFODQUnWFHAVcPFdKHjtmOQdS
i5iFKF7soOKWFy/Pmchgq+mSfITkEBJekqbLxrIqm4XuM04MxpyPfSKALNCpKn3Ew+A7wT7pO6Rk
RdI+nhIKgVYNzT8ryZaAhc7i1JdtlnOUeDmoj0fdxbyfXNfAW1cN6LKzA0sG+SWk0Hd7EM8BlbBJ
VK3iLhvglk0KJI/Z24Vyp3poHHU3ATfCtMBDGy5J56YXyod3Qc/iO53VIuxMXSDlNeaJqarXGPr6
Oo+h73nQ4L7TYz9N93U+9yvonx3pLIv+hQqJ/k3I/Cak7RdPntRIcJCXNj0YI5Axp0ehpygXRWaF
BO6FF+PKTA2IBjY54B9Yps8IXEjm0agJq7VOg2Rtc3QKPCPDCTn8UsK1RN3vLD3gegFTcere/oZJ
lCaRhAxbH3ZIeEYpOiXQVtM20OTKjIsV56B2/ptL5W+I1D57GbxrN3nNqR3pY5SWUxqkC9KC7Yvv
bSyzy17HX1NolLwWl75azEKUlS0F4iNVVmeFR0WNtzClUuZ46NF1zywKVeH8Dnl3fnuwnM7xRywT
fe3d0NSVLmmaFJaNW+gdIl0V06vnpiRS5p5OvyYmFWcH3AsxpOzIOFol5HG/onX279hH7gGIfu6M
J2GmGxX3xQlDd/7+zuLcHZKZl93TwLPerk4h16U5ocNDJ3AogsTS3156L1gLML3S+0xT6kjpLf58
7N2DA/vvwaOfx/i9YsAAkE/jWceDZG6o3vZ/5J5GG8Y/7oxgj17OUeQUX8SWSJFWk35WKVhw8bSY
QHcIdvLCZvAvDBp4we+DCHQEHF/aeuiDvM4vR0bPAdSwW7sdG42YfD8Uj4VWc21WfqxFDPsjixfJ
Ie8VrnwKXNDE7XBJsaBp1auEpVlPaNxSJVNrqQav0bJprrUswM9ISW7bnjtmxK1t86cgmJ+eSURy
KOkl/uBITem+vR2Aj+/rFcgLkojgkNJKa41CaLST7RFjDayCXNNd75QP3HnwGpcVZkFEjsZILp3A
nMqrPJQ7oR2e72+WSu+lUlz2uLdBCkEy81p/Lrx6OpEHcMVahshl6k75o5f8uAcGGO5/hLi6oSAS
XFGHL2bFLedQRFwpqnUybQVy1qlYZDxMUZTqr+P7zGZb/geluPrAiBEwaiKpxZfEfYn3KpMXqqAc
NP7fgQj+Sg9tmthGIVpTM05Qwj4RX/92mpj8C4kdr1NDQb9p9+tMbRnKAlX41dxCzFS4K0txWT9X
Ywl5bqlgb6ghlNCmxEvxM7yiCSOU8VF21Y1baCAqXlwQ5hjXrNU9ZPhkgpS6MfPyDQ1pchqNFYi0
sliwuIngdoLVrSnPVtMjFGlzHDM1Gua2PB4RpzBe7nKB7rRuPrxgMKhfl2DF97RqHrzFqXd5nC3E
9rdkYMG7CZeyS1HfNF+nD39oulrxEBSf5Qflzvt6F3sMMdtD+Pn3CJevq3TpODRRqMkSdEe/0h/6
pupcCUYtOsI3kip3X5cqfSv36bCLRHsjIjCWrTs+PpEKI19tt53xdEQ19jGnHTxIMmY6we7QHc+p
tsHCwIlDDJyPx/jNgGywLjzSwg/DTP0l3a5nbca82yr2i6uJUomO4ItlpiUluCYwxQYUD9AdwWBf
veuFADmdH5+73Zu3Wmd4rFNZCBNgMheeUl24cRFpE2rR0Yf3x2B0f1QGle3z04iaJxCWfPfzPvPe
0e/mf5uxkxZg6VC6lICGNN0tvR/jjH70Gj4NOS4X/tLQ3Fu7Moshj5t/RbtL+dezmxqYGxVBmt6r
xziypc5qogcwIPMJOuNooymn9MG9pTrqM7qbPVFyHoKlrlwN/38dMBKoCXj2nHui6eabFauI9cfe
MGOroEtUaXRJtKkpJeQWKMpBbTFQKjfoFBbrQ1/jNvgdFM55iqTeT9cHTG7yA7P/2PN7gsJoAMeN
RjrOzFtQnZPIl/gfJSCMGldA1tahlPWPggETn1auJYmlp6uP7eicSInQvgWNI/tMy7xAKS7FPQSJ
Wp/iuojK3xq8ojFJwmtOXDO31Z3yjj6RiNK6TaJa2AzKkY2P29Pg7F9WIWTGiPkTLhUzA/VpEXQG
NsCnWqnFdjQyU6Qkw3ya67qZPt4y4grc01hQEyHNEbjywBGLlbSWLsuXZL2L+YOFnpQv5fcTMl51
V0oK9AN2cXa//sG0bKOFqp6esrSN8HL38twbr6doElK+/Hv8MQQfKJyhRX2oakcvaHG8BmX3WGnS
T9JwIQMb0BRbIxOX32QKT2VlYpX9fv3HcpJoHGly/00upRy+1HcAfwwNSQSXj4iEYGRWrBMmVFuS
TBNcUZvxc0AiqjLv5RIEmXn4qKx3dzEpJCGZj28wx7/3NvpSg+Q+eSVHmzpqYC7bT7GBEW4N40DV
vjaiDZha6sLPzLP0lYlgbGzwYm++lVOsYtIJthoAMDg37OIujEqQdr3gTPrwxs2zsrW/Uy2xFnOr
YOtrRYI1MMjWpOMi0dnKmffn+6y0dILbBN9VAkFTzzJVFPwcZ++q2nMYaFQ6+WwdXjqvQ/nRV8JH
kaY0yBea/5TyGeX+H3unDVGyTdjfdShiDajle+2akGCsJBp6DZdCwYeVgAPyrhODL6se/TuETTyD
jHhDbiZIKHriA8nox6wDick/W4ijqRDTERnZtoaEYSvtrOl/v0I7V8us2uYiJEQpvhblbHOaykAn
8bxybBA4K+W1O3w9R3GMjRUbLMuSt9oi/2Xnb5QPBHH8FTXbAj3mDsm/8Kn7i6isF1VhwvhBEuEI
3jzGAo/Nz749uzOcgMpCtmJnPW8CJqhhWOxuubbTTk5cqKPjRZL4F0iLInlm2dcQzZDfCXjKB6qN
TYwSK0UKkgz5v1rjoN5WWxbH1FSFXXptLI5QdlxT7llq0abyXsaoyP4hNV0QaT1j+/15UXTODnVX
tueHLEPFlRX6uLfWTuqnoyimW13rzkxF+Ej6luYnmaCCvk1FCC3pF/TG+MfYTXzDymxv1OHJreHD
0fpD52h4xmSGaWUkD7uDyHpiw2nxNn8y0dPU3zOPzH6i4XazA5Uw624TUZsO8afk5OOE7ZvVtcSg
4dSwPMTtNW6lpqVKUJQE3/7nUmKbhHP4znUuiayQ2ZpB2ZSfQM7yNauvNx8+33KY40AcsCcollj5
kM/Voc59P86whqbiRIvps1MUZPwP4hmzW59V6kDXkpLz5ijpqeTmKei3gFBG7t0exsru15PYeYiK
ZY7OAW/9Vl5CTDCzp8wlbUglHOiQCEva0sTfn+G8P7gHnT/eusZ1NgOKSk3BHRLPD5TIqiMBp9/F
X1sqGRabkrn+DiWAc4dEMIP6uHzDNaPDVKMQhtMdAhPnTKlsiipp6SU4RI9OwufNhCyMRvRWDlIs
RuxY4+J5IUQBSW4Yx6XEMv3KcTildU407+xYACR3Qe/bb4xIpXzQKiILyp9lgufWwwAb3bjIokI3
D/sh5wDFyzc6Oeg/AQpXClKd6sxaJEeQeZQq1B6xrpUP3kdAdy7eQYmSRWuyw8Cd7ehlZLTm8iaa
SHPfneBruv5gA0XfxXEPeQh9SZZ5TkBSas9F4IWx8+ZkLxglpr9CnnEiL1BqBDCUpdJrsl3fxcIf
CZ+XZpxKNDhcwylOtt35X/itdbLrCd+hu5dUAjRBVG2j7XXTOHUELsa19ymADrc/osBqYyLtMKrn
KHd/UAKUFAkvHZVLuJwFEG0HBEobEWO3I5YB2BS+4MmxPXiNzmLsy4bICn27vwkksfXiUmKZRQwu
sqIxryrvBvRZ0BaNUUh1d7FtaYpIavQtHQn9lSG0cCdbpqzYYobt18eZqNwJ6pgFXt9qQIfnhTeO
ZRrlk70dX7jnOVQFNb7HzeX4B+gQvkWDNbFVblM0QpmXxSZ3cgHQQQS/mMAIs6dbSnq///J+YeT9
IISyKdoPf66IZxSGFaVWZt8eaCFv32d97jZ7Mhrw8lm3kBj6GBh8/s6t4kMzdnBSFrUDuWC3uIyR
bfLPaHtdTs4e66agMoIdh5bCXAeQ3xx8DNDi+PzgL362YyRLFZyqiezHvrICG7PHRdR+csvTfQkU
oOTCHZgJa5bdxzJD/n5JDd0M+FyAO5ONXwyzPZq0V5FhhUNx/GASeWxspXu1EZzNg6oOlCXItkrw
00m07s+X1Ndp/0oXQUt+jE3t1OcMAMA4ImpHR6CmwiF+zBO/Hmdt140spkuT40QTtulJbut8+2mh
IXG/56IPw4yV4orJqKzDqXOpmigSk5hQzQ6sdb7tlZJfPYf9wlYfQyhmaTH2c4JOX6Me0ga/PllT
nn0hmgH7LxQ0+ieSdwAB+mF4lZRPvZVfiPRybEduqVsaRrFyu2pSg0/cxj7nJA0tfPz4X+jA2PP+
Ui7vcLNsZJyU7vhoo1wvCQh3Izb5cs8uB2zlifzvwG3I/3UCA84UY8go1Rqkt1dlrZnfy2LJRdJy
uIQawdLv9lYRidD9wVQK2KjxATluLWjkNoGvgK/D3pm73nUxZPNRJP6h2Py3Z5C4qwi97Nc8GHXq
/ZV15RdHEWaXjXjD01F2Ys9Eslon6utEB3m5/UCa3YvC1bfIeSJSGEbtP3Lcd72e8xDi5lhPfpdQ
c1TjKSfSpOBHoZZjgNOvbFhV/zqEOhtaunO5Yeev8+k6aRqTymmS6xII8KoRTZSBfry6Yd+m+EZT
IMmhXM5qNkCdJEAtqi7xISoM25qjG2EQzabSrZC4rQIct8HQu0SO8H6/Bow6EoVn3+mJzlL4gJ0I
V0+kz8kxcC0+KwdQMO0xro1k1+sFp2A0DcVfm6aD8bVpn10A8I7yr0LZ6A/Y06NQevsJ/g32bd8g
VfOd9lsBBmq/3rPNFqUWbTtnC1w5QtX57YK9ICYFHb+/TZwdn5QBeq+pB8lrwPHWMxVdgXC/hDqv
xdxmkWUPHVEfeo4EYjxL0KgH4crhY0D8RXzo3gKtHWlqx1KGF622LjJkxxxGwPsauziKDv8PXCdw
FNIBbkB7dM9P4b96dnW+7cNeGeud04VNhYp6DJlBLnYATR/V60lL1foyCMHiRgF0c3rngnyM6vlN
7GEXCbJL1c5I4AFQWE+Ko217YHOPHhTyVhMtx5k34h3CasjCcDs1Fiy+Y2Xvbd1wqRCAh2lH8MMa
XSB+tfpd+3Zx/c/jQLVttKrDvAc7FWMqQRYsZPq+hOarAT1ijRMyQ/gmsrVMMkc/KjCIizaqSTXx
W6+o/aUQ92Ue6n2BB0qO+HFLF4QybT84y66G37Ta8Jyn3CftQzVkka8qYYld7JkxG3OUwFYKOejk
lFYHAIMpYADo9/pET1CtrSveyAVzIfp3HiI2lf4l9e30egGjjTgMDSirV4dQ4U5pCgoR2FFHq304
EYulKgHhxK/w/zkKw1NVUmO6f5Y9VQOuXo+RMpjGdts96Qj1Z8Tk6BnlZICkl+NBW4BDnLgnKjLG
QxyqneV8Un2Q5kVi7aA6Ml8vdFZr4a1eSQuXi6agcHMAf0DAogya/qi44dxwoX4+nCdOd0EfU2o7
R2LKpuiJDWkze3TdwiOC6OL7mfpc5LbwaD4KF89MDD7zvMIkorkNsAhFj1a1FqRyNo+DeUMk6B5L
DuvkXme8eNB9uzzRQGjiJMo3XwEzkN0ABoOzKaVbeXy7fdXkgOyfZ0cHeWJtfwuEYbYwr1Z5GpmM
VzXMq5Ur4UZs17kSVgB2PrlJkr92eSCFwgUnOtK5yHTZxf9dn/1CrY/w00H4rapc+bpLyXp0i9uU
un1G/nbJMvnsOAGyZUoOePsnan4l2XfATBoYWo1Y+HLZIXagGtdlFahjAIuKivgB3zo1/iVuzMqX
34fFentfj8oGOOE7zQRb0R9a5XJj5mgWVRBKVvgsaq6I1QVxKyepqRuXr2dTyVbBV99gXQuaJHWE
y3xlfC+f1AGGaLTRIRE8w/Cx4RfdRY8cRPsXc5vlOLrrZwX3lgFyv+gI6uNxTdhwzGsYVOqNXvyp
cRD+0imBfatQMG6NjDTsw50r2jp49h0As4G5v4mkvUGLMjQGdcHXFacYpxd1jHNHZ19qoVGBwCD5
kSCC88jvUh1lejcH1A8+XgW695o4Dq+vlrc2rOfIUWHKZ/GENGXrtrUnr+vbpKoqPUp0D+F0yXzU
o0gVwwyD9cqrWNdAFi2Z99KIabheBcgS5ciXdAA9qq4wLVzNMtS7sbcxaDZxJjqH/n4hIPyzSZ01
n9aNJek1/AucHMgX4Ct8qx8AotOYXUsKZDOS3sI8lQp3T4iriFqhQIxUFzYybY2HU2wzpMYyD+d3
hP23JavsGC/xJHfO1q+34f9C+qRLG3/GCifDUmYfIfQ3lMSgv815VXn0dhw+TwJ5vMeYBibCXaXb
Iy2dkfCtllyrUZmc5Sbb/G4FypKwN2j6yai3WNZtGWqA8fbSVcD/RqalZLys2DqyVaMhoEh5lBrn
FkosUEBinyVT5QgJ+WPCHpto3ZDTYD3fA2As7nO3ss2Ks6wZIAy/Uc5ihhZFU+tb4Z0aXPML8WTA
viCan8JYDSIKr3W8cNTDSp5Z9GX4iHNqUfSE4guVoT/CuLc8BbBkXp96X1TLhjgh2G7cldT+HlLO
7lyZk19UDLzAalEBUVZjkGUcYom5/T1NH9e/Gb18V3LLUCauZYIYl3qaHsqQb9cwvQjL9QCgmjep
NJkA3s0PThkmIQO6meHLbOid9juF80Pm9zi3BX7DQHtF0lzpR+qThg2+XjphYs1ABNHe9z76PSO1
LiewDbEnQtkYLMoaLb6btX1I5OmnREet8jtPQtWCS6zabFQRZiqyoxEZhru26FCjwyWwHMd2iLEu
m4nzr+T137ZkNS3vqZlJ1biSFz/5avq4+AYqJxxaa2QxfYYpBMHWXYdTv3ostBfhbl/QAgus0YtJ
epH9TSGa7CLdMBDieh60xx4J2S9PQXuPoN4bCtvIsUBEJQXs6v7OrCBtAyGWfBwTnEglaN0Fs376
TCOmqiU1hmmjcvrUSa5XLdiC7+h4+/zVAm1g2bEZU8csKNZhkmLxcZJahYVg0bEEKyt7exYtjTDA
cCWyl6x9KTzkXU9T+v5dJN+LiLbcCk+C24NtagcXb9fadbzNvawwsCKxVSTKAkAxaBZyjZ7jefhj
5BkX3RnnsBH0eQez0cSaPS4hN13RJK6K18ndjhpngwRWXhzsh+CgnW5WDA5Yfccj+Go0N7FGDBGX
qjv+TXMXA7w0kYb9OATZgaf2vG2vAyacSf5JMajaBUaAPDwwArojVM6Wi0YvxoZPT1lEFy/CqEvD
oAfMB1dIczhlgKy5aBGeSg9ks0hTInpOhwSAk1wsPMdDN9Ptj4TVXFhsw9MlkjDwvRphyBNoZWaP
PCjYNm+zXLQvhh5iDJEbAyQCybQT31CmdoMKW9Rt8AkyDLRetnOIg1WuT8D1VsUEFkR6IEzP23Nj
wiGtRAfWUFLmslrzY+zRreMSxZjhWlK4iIfFl767X+JYYtMXlNxWzvT/vCCEqNVJJahENUMDMnqp
gdDtM9ieYjBxnQokjJjLZKmD/yzrrDzz089ivBrJNAGPNKtdxsIlrp2+4Jti5912atwCg6KZx/L3
1QrWQ61bCeR7YL+JUDZGyUs9XgZ3wN6nidXjybG99Jbfnv5WeCElvs5MY46oCeq6HatySqCpjnC2
JVbJe+Rb6gx4K5q64AjB0vS7//jOB8ihEtytbe5y2W20ByI4DoctV/rxYgOYugIsqKDfD9hF1Mfb
4wpZPyzJvWGV2LmpvU0AYHqN60JysuEKF/Q6GokrbQeR/R0hwVvoirRQblcL7eLsyhX/eMu0kAIw
PdvEpB3CWZDRpPsZvyl7e22ft5inLsmwCsAI3dEhy/MPQCMr2owOGxtGtoSW58H8klCsz3M4fwYV
eLphtZBOOdLWG8t+zNOyd/h7HqlcnUdSYIklIswdI5GxtFVQOwL24Xisae/A1rOvWRFXe17evQ5m
DEsfIa2IycVT7N9pvCfayTRLPKtO7w8BuLoScVp/1K+dMDNkPt+P73iYalbgE/XNiCYMZ4pDspNt
PpjQy1Ar2lSXukhx+yIF4UYWuKfL39PQn5BTj9qyEwXNJmsJDo13cT+RPFu3yiNb65dYozlJRbiG
d+H10TN2QpPND2/eiqzFvsgKvD9B4kV6vtqC4FGleSlPq0O9viEcRwg//izSurX/TBzfWiXboVDK
bpsOJoDBMBbZZf2Q+70YDyRryf3qTFftxM/yrPaqcNHmSDRQ4vFf9wT2h3R9VmUmWBx05QgjhHfT
4igQG2S7lcXxQWls4fcihAgTKgFa/0jJAmtZjsb5LK0vOW+hqvdf+3BIxxVTGGQ7TbO80nv2U0MC
JDWmehhISPgDHiQDYcbdNy5ls7GMy8GQXw0D1on6JvYjbJb95Ftpas/1pbbVT3xWEBa3IAOnObXT
eWIhN+ti2beSwktUj4F0tCVBAEGh8ubRNxR2d4bPVTSB7Zisk/vom3nfpVQiuimXzmspj5VqwcnC
x63zwmKEzFC/DFEPi4U3lQJ1MhAnVgMOMGFbBLKs593/nlGh2T4bIkzm7v9Mra6l9DuQzjogaUm/
eMMwDoZGbczG1oLn9a1ICx9f1X3whoijaN/ca1JsePtfE+t006BG88KDhA9/v3Oh2QzQzC+z+vIs
J9k3PjBnGNLocuhogybVRUgq0MvAKH8AM5NDRH+rN1irkarUHBP7Dlk1bVXd477N8y429ig6cOSQ
K+tDejhWHO8IlISzP/N27j9GRnEay/XEwkLp0ABbRhtsRR9ptJzr774YV/DZlswPJ1OgBdH5Pb5f
+2jfwFvRODQ+YJgJ+VqYj+weHGXcqeB89vICcjszGtDzNUJ0veBMOtTnELoOwjXpljgqF1yzwB38
3BUoiGzmpj2kRS6KqFZn4NAbCdxDukistUU816TxMEKulPFulJqNEGHIHsanEUFbG8h6BQa96xzj
JecVxtg8Tussgd/Uxuflrw2uYxrib2iz75JvMELQOR1wc24jZGj8C11ULr7wSignfkPJJom3lUR8
Q8DtAPW1BENePEuV6Jif6d4cyTqUB2DmJUvU9Q0e/baf/zXEHekRZBLmtCvbr+PH7xudlsyBHJ8G
xcz6D9YwF1Jc85+F2Y0Q5jmhGrJe/RPgGMeOy6WFlayQTc2nxviL0Xc9OpDWkfwyQjnKSN0+KA5R
OuJr8aRn03yuVsGzsF/73GGuDcC/OJl2s5p/gGu/5ftnVw8Xq0UJ9+mRYvpD//+kEx7TxeZjDRwa
hby7vZeYrIa4/6jF18veOh3b52/3b8rXriv9JyLyZyY4ufwBM8XfXokm1Xth2eFox0L9l3TSAtmk
Bb5bd6jWs3NMImpadMvVvXUNqn1KktBRqY+pfvO7mP3CG5GNdlOFiBPa/e2xBbZbAZEKmGJv0kAz
3OEpHUAfsweDFPGUDgYYkmy9kZPXO0bQ2WB6FWfrbljMlNnkMjFVEbELYy6z0i8SMgMGs9PPc7Bp
SGGo0qaJoci3AfQPIHzXWXoG6tFThq4j2GTah/QG30ILV/UAYsBe/+xtYrI+oGX6DQNvjZoVfYnA
p/A7Px9JLwifj7Agke/prkGArroXlQuTxbjGPAy0B0rPrnf4jZv/ZppjlvRWLH8KVX8lGGXwTNUw
M1UCZHzU+7//Aek8/edjS/u0MOgzW8aufpW1nb6viB+XvhuNmnCWBT57ScZqqouOJRfKceFJjujS
4l/e83S+tK+FpuDO2LfSjjvDeC79ITLpiT1azYAPu1vXjimJ5gt+l3s0hyhp7lS3+6gNl8ito0dT
u/ISweUNIk+vp4NWE2todZgN/4dpiwdvtbeF99S53wk+XmARnyBgkvSp6/Yomk/ihX45OQltdF1T
fzB70jmcwsUVDoFadXARsOeDrb+YcMTOR25/BlaIrVZLhtRR24ADBwDGQdo8b8XvIlRjiJ22EnnO
0WYVU0kAp9JCkUMPjMA+d1a49nMv7C7nwGiGk/0ohP++uGuwFmQBo8XrYc1yqUah4Q9CpTOEEEBz
zL3CEDj1YtFkhDdlg5XSnM2F5eaE0qs0/VJsamDj4dyAJtSjWSL355TtIXhZev2LCX8cpmKffh0u
OR5LcR8Rghh5PkjlUU4OqdXhpmzjh+5VkOMfGBGs0XU4jpoiNoGDEH4YxVDRo71hwLWWRZOnarIZ
aalJQNPh+OUbK8DNFUqpOt/UCTdJqGU2bTHXLs7+bKrEJqYOMqLrc9DgzmVJHVEHOgpxkFVkbQvR
vxyJHV1jMrFp6SZoaJouhjt4TS8l1s7WYxp0vKhiKJ/GqmO/FATN7ZSK7wAAPKSjn2/pIaUWqwWX
uXupXUSQJtnftHJbTieaGF+f5ci/EeuuKTYhV0cT4MSmhNR4AtUkxEUJH5sI3IGa/uGOF8k/3Exh
lp5rkFJmU+71b62+ylw6zv0fKKoS/OyPygoZg9UdRIjXnlx6V2DYzGIiSzzjpeDR78Rjtk+na/zZ
RIQBJ1pi/QvJrVFW2v6hWXvtTcBgAQ5tTUtTO3M8/TPJE9m6ERVM5gDzWjY2oJwNlAk4/lJifXQe
sv1UcZPcVZeipPxr/LBUHr3EzsXXG/VP81R9KCGwyiBovH+dErbXKADqy549gdyvP890jmqUd1Zz
wlHlgODayYSgbatnR11uQYEvzvRE/Uj7Rn+nS/dw5SJNe7Tq2M1DrOGR/mZbVyOztX7/395UhvzT
cXKHKlZJ1F+O1jdopz2V1ZFhGWfe339a0u1+ycoWvQgWp8QbEiNDl+NaeM5jVOzlOTEhOXuH0OWC
/Y31s52lPvuLQmEIHwd7Z6lt1cBnTwEhPVOmqq+mzumTxR8uZ0vlFBZGX6PB5rRn6GFy+NpKJaJ5
oegkoYoViOqvmi6I64KgM3R6sjvN6EGquvxvAZha6xsJnAdi8ev9MTxTvQf/jEN2HwLBoIMdYSvk
yxjKsy5mVhZFF49ZYKT4HcjPn+t2LkcXpQVEvIzylbwsxpsrQxzsq3HvSutDX25K013rDgQdw6DE
dttETohIA6ADS63cqkpF0BVujSHq6nBqTKJQ+1oDuUN1XX3dtRsePpkxOtoZnKpXaf7JNDhYBVgv
1Qa6lHzv1RA3rWeLj95oFjACSvWoWZxwPDABdHAQcHjhasCr57/UPXT0zZcMqNAK+Zf0NDTLCvFM
FqA+/xnmtTxUAYpq3TAQjxRAuNkrdn1wZdmF/xFgeINypnLQ3Qm2Gbi0c9k09jRl3zYOzmEV8FdH
MyiJi//ooDHbCRCG/NNQgJDywWYFKK06Qsqaaio+1hli748EwCaWuIZENgxua8WdEMJFgU2wYsDt
gAL6R6gG9lsnDOjTu255xUh5+/i5QPGxRCUl4D4CVTSTtBtNZ9wwDdb05whjmJGC0XqxYT3KcDxj
L0DoCh25kCmM/tU6kFYLhKmjeLFKkI9Xiv1KqsOytvu6aaW9W4RkQyc8ITd4aVe8MtMCedYwPEQk
l3BcTUKRmYQYV9AyuZTZvwfjbv9rgbfzSMHNCx+/Jfem777Fy82M+Bs8sUuHGy4JE+S9+tBYbvMH
CHdNJzdhUfie6U2wCcgIu98EYy0N+nU2TjheEMxxgKktuSdE9QMQYN2qry6lpOhJbBeVtMV2Rctf
uwdLJ+QVj1kHiN+P+kjIpDsfFHTzg9vwjjVwd0uZXFO4nvAvJ54k7NUewgc3PW2m91WHGA5M/J7T
Vh1PFK1bLiFbDcYKAqAubExUFtkILn9ow6if3o08WqAmTgEcJyNXbsIer/Jz0kwUsowhzEa1ru2w
/qquehJ7nUbK0niQRThQ7wvcFEzS0dcN90Qh4vvaE6B+Eo3KBjDeUM9G/lRolRBxyXlIA1llwTbz
AJx0M5cL35LA27s5kqGOvsk9za9MufVaR+BHEA5raw3TJCCMKbGkPHMzKT1O7jlXPIofh11QhRfA
iUDySbXDtEInCZuNg2TM5P0+yLOYxkTpiOWHa+ABd511RM6Gr4EFDcQ/ZZE39wReOQbhq3nAXkds
t3VlpI1vFuyXweaQf3fnAOvy/4zfrhNLBXCpMt2CrS+hfFF5pa17gZePr71iSuFxNd6x5hNE/4Xs
enKHQAzpVVaIT51xPQg1BaroOHFRwWI17R52N+DBG+OlHJgX8ToEf9lBeewMoO6AP1diKqvF4wpr
fzNUkuyJQcXLAXVH+5EswZVn5A4wQOROcTyUQgpQikcMbAHdvBKCUj6bV68kmuYaCIiB8VNLrqMS
kvEnYQ+/0ByxXvBxR7oy+g6CS7tKbl1HioeQ8ejY58a8TYNPeb3IfNMqjh6V6MXJ3B+eoAVCQhnt
1tfGILSxnlfQ8K0onb4YCRD4O1txUI2Q/LzhgnBFllMy24k7G9Mq2C2Z1YKr1OjvVAe63czwzJhj
OdfV0uZjXso946SpKlw/I16dNwfACwVcOfKzcupifXM/c3VtNFWOkmEos0HuxApVyPkrt5qReLwb
wPRsIDTxZizobaTVXjnQmuN/2rJJbFVGPD3xDZWUw1C91l5XeoT1g9hDAWKMCe9TL9EWPbaP4S0Z
K1B03bwdTxBhUY93s1k0BWU/PFfCG16IwOG59HZxfmCPzweqgM74uyNk3eZaM4K7LVI0P9n+0vgk
PSKz0D/gSwvQ/qNkklbjBTbawpVr3vzmzmGQtA0t3qRSgYHwt8Qu3Mq/nY822m5+q/FkeItuhwCx
NZ41DgJ0VPkLz/7utdrcCS3TcXUyNKSFyw8dR9i9QQVS0GRJFgBBGFbXkHyhl4hrC6c+sXKqTrbL
TEJT3DRKwd7w6/saG60TRLU2Xn4xYNUcXzTKDHdPhnMNrj8tyJhkMh3Np+SukSPG3l7BKm3ZIgt6
UtLXFce2Jej0dwlMRZQAWvGytzFEGQTEpPAs0X+3SzGM/1DmJfuYBLxFN72jXqA74GRpnhBE7gIf
/FFwoPDsuDAZ+u+VCyOQd5x1Q6pdUbSoVf8FEsAK8fHNHxFM6dGU+/xh5OG6qDGFCWV/fF8vD9ZB
vPiF5OV2WHVhgD2BcLfAzhUzp5N9QlIdFFqzW2ZpPmWP8R2nzfnT/BF0bP23p+i0dkpFDY4BpR0i
qwz0mtKyxMRBaBkzUEpuWFGOo/A6uQqpcYjrl5ISf7WDOKAGan0aOv0Y/VR21aNA4rT/N9dNwVZw
Ax+ex7gKOJYHQtAX6n1zvxLd1DoFe+SSjXlpnhTgc2Y23KEOQLeRrh2ShsxqdAo/KKsN23SxeVLn
or51OVrzWSJV1TJkN2wmmQZudpq+ksGXonC7hPIkcrgvIdvLQPbOTH5t7Tofn6qKoXbghlhi9dew
5iD1zyn1VIcn4cX1mBYTMOrBhSck+gNrXkBAQsvz+aaBulzVLvHpPcEbb3jUyGCyHnCh2nSMfpTP
BTSRmn6EbYMw46zWHlpiExKU3kBaHsCfR7OlcwJpLGHl1GJ7EH5CxJPaYjSue/7ffaBGsXbnuDMC
QHSQcjp/Ve99HzB7eayZhuOlM7QlV9Bz+ZcBY37XCHVodCl+j/hSHcNw3jE/06SyJYzo33/L6GWU
gYLRXNNrC1Zjh0fzeI2W51FIGGtjz8+NQBpAW72JkZKAEkHKEYzoYBLRy4vEZtHS6vU4YVDZH/4s
faaR51O4Fj+kvkzOrI03xovGU8yggkkBERXPZX8Ca5TSZh0y9DdyZbITxpORyvbp1Y1r8XkaE2Xn
chwp/EzuBhGZdR1+aIjBCAfWb6oB4JLa2xN+JN8TBrmrgJBo92SZImFUa0CG/IhCsWTnE4+Pfq0R
RDl9piGBs9EGTqtG/XTsli+11d2QpCwfOnxdAszE72hxK1aTJrHpa7DTPA+aiL26jiwVuxAVeZy3
ZVv2qCfn0Gf4Naez9yFY3yJWFauyxEqke0eVKH1TFViBuzChhtsu1s8MQfCoONMjHo1wJCOH9btU
e5RpVN30tpyu+F5DmgbedIs4E2Q1XMouGuQ+SOWqYJTVtp0OXMIxe7a1FrMocs/s9ZUWGGxQStGC
1W+GbNeQ0dkENfpNd9ikAhfIr5QfHnlzkOI9OacFsfvTCFPKJIcXaTRH+zqE7eZQgRWtzDzJxQ+Z
LZYh5bzAvRNNen6ohMouzmkPaTUbWsRHGJulYQGlcLIuylCdP+A2cDNvtZET++YQrcBRA8k49O8z
V4msJPAo9QHMtm5/vyvpc9wfyNL3XP7tNqagUiIelhzafFbq7aAT4xTIOoSuLIEyDl25ADFniRpe
Rj+GIbUd26HwQAr4dBvQD1qtZFIo5AFL2TGxt5cefbwbQdKHTlHqSDq23aUycSGVYkaHefMobYP4
af4GehOjmTk63S412iSDykFBC5LQxqyVXA3kEpxrV5lxVWzaIRGT4AChMHG93K3jrsLcus4oQJm0
ubSv8Pf6kfbPQDugYRuxUtvuuukSrGTLncPg6Io2VCodFgo08sVoTLfd8nuOVmTnXEnIQCvf2/gg
FrX65P+yeE50Q+yUSsO1YofS8CnaYACwIYQcE+F2W+8oDZ6vWK5E0Zai48nUHqqz27LglzKzqXjx
+bXoKw33t9VftV6HJgOG/EX9ijSlBJ/VAeBxVuxUqq/+hPEZIYdfNLXQsQSzhfQxmqGLOhD0K/s5
/3yQt2QvE++BxGXY7nJenUY+4QSNiiSyUL04ChbopSifI8S8x+PtiSShqbqZsF4cdTEpFoFwvQRk
c9vL3CeTzVuLRBI7lilP7GzRPKcCpHbrr3MsErAcUT41CmVFz+TEPr7MI/2cdhFQox1RKsT/nfpy
8abR4H7huMrITrucZwCb/ihBe/sJev0xpVtJn+2anuZ+UlV4y3ib4aRCs9tw9SbpPLgSkTx3e/xz
jtk+5lZlG2AVcrwOtTg0Wls4vKadZbcfYoxRdRuwIdwTCxX1HsqsNF6UfxKvU75anFgFoQZ71BZ8
vZ5/s64K6UfCAev5zjziHw4/N1xE47lAoaciFVpEO4eAGnj4rq0XXfvLoKLgK7gCMdVmQWcUVWZf
XpchVbkvSwvC+NTJ++bwddKDO/s0zM/rqwlzLedl4U1oIu33QUj/VQzrDcEGvMbUtdblrSbtW/5H
x+hky1haTAJyAWAgxtiLeOuErmVHwU8IHDVAr6Bv8OCGgtFsHnEl3BiVBNh3Gy0Q/GBrpIGI56Y/
fc2KNaMxKbCj7FCI9BUSqeqfEP/aUc1+uwjPL5DOw78cpZjQK25vD+cIaPQY1fH8KtcUTleJsTNH
TNq9EgOHrvigo2en16WOFl/ofukWTfvTpF0Nyd/BM1X1M4Ij6UvAisugKZ/E5xGeA4cDGKMk7Oxq
tCK+ZZs2V4TKBCPADQmBMD5IVmAyvORqBH/MABv6fNwO9LRVR0XtEGgnpcBeOsBSIGjZ3on85v/p
l9AOkjKq1chBgkRyU5EDPOpRN5ZzQwEAdVPUoW51RM5bDXyEy6cviEJAFEFsqzXUPjXde9L553dY
Y30j93bQEWfx0tfzCNcLtkeme7F8PSfgOovJX1sUEnIrlWOnZNuFOzgtfBbXLbKhH5JIOAIdbFoB
cs/EmvSttbeap/qDQxd88wgCBpk8kcdzRl75eLtdGm0/E2XeUfGEsWVxE9xV9MzhNVBifqlIMOkY
GEzBBGlxrgod9EB9rB9D3GTLi4PkPiXjBeNNIPD3G0zldp6yqnurMM12NyN2PNV4H5pICMNXIKw+
/YaN/jYrOr/12WqJkU0TBnEwliLBWWgF569LauiNRXVPlPPwB3r5KJBQwZpBVoMR+IRQIpUpeiPb
i7Fa7oOHTk74qHkVwK9Y+qiTWHv0Wnn+pJUmHED0nudcBOTRrkYGyMbI2z4p6tbaXNHLgJTxO0Dk
ReZ39rLUWrtYzsit6kQ6t9xMJ6ddj//AI6l0ksuoZArmqyTTcV18zTq8fLHEZhsoESe02fiwokcG
9sAymW+y3MqU9Tt98O46qyga1XGocbc/FCq5fkTef48OJ1BR/HlgBjNc+wpFGjmuhmuoHB8LcrQ5
+N4M7Y247MCPyt4CZ5cxb8HCYQI1uPwljhsJj7NXul2Q0x0fjfoN/ysHeiU67fBYd+wrxwpuUNjb
Dm8OX8hi29UoDt4lf2jisDL7NRaQ7GiJudvj/eNVZOkZc5sOesY//Dh0w5FJih7TmG7HXd3xwiJp
ZsjyF/e225q7XDRdVil5NRHp7DtepZ102SvpYdSFzh2IP16ZvIkmkKN764ULn5VJjVAHMWrilqJF
Ygf9OKrcINYrymThJFqZ9PmeC8Rvc77eaTTURNZBsDBibAPelwCaezJzW2ONF5rgHpp3ZyYD6ULZ
Um5RALWVMOL97tzlQctIyTnMobfX3YdMjVbU+EdYS5GzHGNeBMmzxmlaSueSY7YoxmC7DHgeyyR6
gkN8PUA/wfx7LIZHRE0oCHynjgylIggTuRBVTT1dX/aQ9m9wjkDc889dtY3o3vlaABl5gJUfbdB7
n15cYGNkZOFvDmPx+puMOPD4equzYt3FEVPvRaWfZZGXDkAAiCKoGyz+fb9BcJXa+dJ4va7u36L9
KatFKDpuHwa3AoePB1QpteJweVOws6wdABLohX8il2kbEDMb5APHwALpIIj/zfE+SSM+zIiZYkOD
C1vHtGBhOu/BIxTakcysyAOZ0RswlylUEFtKpA/9fFnbeq1LfskPM6xHuaZqkqd7U4gud0q8N0ix
J3WM2/w1P+XKBcNTazE5SehplJHiaNzOlm89VlMda7OPpkxdC1oRsC9/Co/9/3QPI7xPc1yk01NC
fVSA0WrwZNXRT0mj3S2XS5wnqSjjHybZdMM0llPS+kSNDsfOVTDYIpnGNjqmqjsQ/5z4LhauN6ug
jrvvsukT4BsLTx/0/kMxzGQB1nMZKs98EM8UcKTspSmvvE6rZPnsIVslKTUKfHvXF7bgx2n+JoVE
ogeyPNx/qHbEyJtI4/edAmB/kllSud2yOXN+yA4AacAGoFr7uvEmQ1biWEPUeOUDtPZ3JeC4vmhp
88aAIIkDIHCQDjqFwMlPdCzEvdB3DhXPLn+addo+8Hxkgn/K1u545bN0t5nKWz6YN/Hsl0kIdCuh
nI5WNBc6KT7Gqj54ByQa7jFnw7Kx8vMmEfVBfjY+MH2rIKS3hk/iHUqIq+HUWrjlTFizMbxK+82T
kEhyV7Dvmvtibc8PIrpUdbOwvLQw6CEobhHtzvTDowXG1DRC7GOcXmxU56GJ5bcKX0ATqS1V/1Vd
JJtZuYJnb1YmV4CCGS9hu5RCVxMW4ki8w8RxWuBAXLgXc40hTX75eknbzYAVsz7wzrjx4ESrH2s1
dOlVHgYmtJYSg+OHcmmCtcuq04EkYPvHdppKojUf+lGv1ORv7yAiKe8W36x6gvqNaawcaMppWdNy
Ex3U/TN4rRutK/L/YUzTYqwRGsF+UnvRme5+JrTilbvLgaUGbGC49MWqUGi/J2mYFjPrAvH1e8yB
5fjkqH+wjNYq94zKkyaTDckC09t+utdPYbNpeU3G9k4rEhW6S2hLuEes8DK8IFspA40mhTpFbu5n
dmT7J0PK1U4tbJKbvo/+Q5T2gMYfAlygwFzF8fXVata86gn/l3bb2EZ3BN2fLURuwJJr5utOq2rx
3BW7wALMJMLrLW3aKISWGevStNiQt861Jct6wAXcnGLaTNz1rlOnrXyRdN9gdcQP6fhx4Af9qx0w
JFTKpRQ4K4fYnoCyCPuWmV+VHVeSJcsREwKGBnSgwyXKSsNNJaCyLVGufYUEXB2sXIWJa6ag8Oox
CyOPT7ZTfab4wkWXf5/vR4ALYPlvJc8YyS90edjnoEbLZM11RZAm7Ge/vGU8YyaKo//WLXUAmZOG
S+Smqts7XQXGyr5txc4gc90IurlpMn9YWeB7m65CevfzY1J5M13Vx39O3jLXq42O8SOk8QiUc26M
i18LObXq+rnUgStFMaJ6CY90vH4ya2CJHEfpnvzdOCiE8T+jTC4f2PsyGJbzns7isABPSKIyY8J2
wHkBths3TKE/7uqWRCVf/63vN26ZxUlcEP/OwIPNPk0MFvseULLt94Vdu29Wiyb/l2UuRwTVX/5T
+ME6cdICeQkZeD1gcR/NyJI6YqrFELJ5WvV+2OGCqkPdwkbR70w9L/UozncxPq1nvs3qXiSJAHXR
amQIrMM8E7XbrfL5E79JtedC2pIJqnydpknShB24hVTMjtotGYPUh6Fy8xCDXeR4Axe0OiKB8Y7/
vwB/jKJB37qGQtOgiOS7Sp3BqZGNus/kZVZxrkfjSwcYE/joefUT4U9fwW1tSBrDIavzVj4Vbjy+
P9pkAAZrv/Q3yGAXWrJh0O2ZfjFAefU6xCuHvTsf9fVv+lNtcN1X0QjfnNg4phX/bWjoEKdYo1p+
8CrJUAlK7JEH+ZZ+R9VI3hBil7gOB63Qxk+k/pgYtjF4blbIexuFu4W/tln/Eix82tB/699vI5g4
tNjBrgHeZzLDfNGBgGDZcA01Rey0avWVNYoaxFjXflMoDAyGSfu0IVQl3NjPGmQ2G0NBWg6dvzZp
MAIa0pgKhRUGn9A22c1re+EjgGzejGnzho9v5ZZx96GuKpuRn5tlVdoAJOL3xKLZc9YZsQQ7UOWU
OD2fojOP7ywykI981ee1QEzhcoE2rdL20LOoD16mYAIdvOmDvTAf4un53Up/HWqJW45rb4iqhdJK
8AV/LZne02AdiXv28q+A0UUy29o7j0HMcuFscxzdYvQOBdo5exfaQx1uZBbl3QnFZavbWAsktcqU
7kjOg8z0BZ1Arf/hBM+MYxi8gSeJZB4bjGtvYpMgEan0sgvCG7ZKlf+tdpsynCR2HzPH8nv0tMUw
YgiaNePBkTAeeAiovlEokNGzsfC148pyASaPmZbRTEfqYV7v0k+8otXu9qLCl0CVUhZDvohK8ulP
Pz4hW9UAOszLKLaJkcksJgp1gy7RCZX12R/kY5AFed1NLJnyX2/SXsSVWCETZRsgPtj8ETzJmMDX
tRh0vpgXa8kMpRD63A1bYYBxhnUSV80WrSNUqF/C64h96aM+jLjoIsH0NNmuoj/rQpgAot53mN76
XFZeFLm08SX/3QlFRxZGs+MtdnHV2PZF5wokrkNdHcJCvZy++xZ1qE5Tajs84lL4tduZgfRfwLjl
VMVB3Gr9JMXA1sOZHF5yUGVkl4o8QjhujrDW54yiqLvn7vAeaMLBRA4CmjjfyZ5oOTG6gozCFZJL
Qv6xGJlQmUnljuBVdxxGpHXUl3ikIzJD5H/nWMCTT4tMZ5/EmLyQpswJ1kC8bglMRe7tSvClh96k
l2gPdGo7EFOnj/WcHIXITNiyWcTkUJp/BHATAvh3eONlFgWOIvg9KUrbNQRbRWBca1IyGAMb8Esk
cSgYkka8WaqbFvjGAdCejEr/0zr/cz91QInYMYsZiBE5CmuzEgPvxOMkH+VnRSS283Ayi+E5A3Ui
EknLblQTr7lWE6wVnQPJhShyVGVxOMybx/STj2Wt7deVsUOLHMcpCFOEw1eSaSiylv4lKyxy6K4e
W9h9XeZR6Lcd6vuK28vWtqxljoB5h0V3NtwBFzjDUdw+XwPFvz43AFW48Zh2DptTzPxB8nR6aKUe
NtrMLYPWStUqwes50dcGd2JIUpq1BQdoH5kzeLNgjcw//Zd6O6jKhN7G1F8/cYzz2QG46BCs0Qrc
RWNnk2/KtD8mA33JxQgCt2M+WiNUJl07zpMjBpaOCIiVV8pGLCpPxVBpM9kjNcXHYakCrWH2gSNn
1YLPX+qxuj4i9TyS874HtvPVTJisOEGeCQkMdh0yMI3TRLfRurfHwMQJ4bdalGxWZB4JrJlXxJ9z
55NjN07aP8YRx+qniDQ0izxaUPmEAjHD8V1ukyckDMHVK2k0vWVWLapEnqu9KxyNow6wsQOmDrJU
tuBTvbwo1LXRsAHajnkBeNJ20yBhtTICK/ahB+U8BAaATdqK+d6tAUMOSvyJJb5YpMteAK0qJSRI
jQG0Dq8vF3VArL5hARW3Lsu9k9Z4sciUnUQ4TbarJR8Wh5nzCliBvBcuB4zJ6WAXs+DK2xP1Ikc1
K4QMbI2n6ebqT8cN4Q6ksUVV2OQn9ylXfXzIviFZF9kollo3qwb8uxNhbGww+h2qb7a34tDlRflg
1txEIWaV91WHIfq1qS0R8ytSgQG497ZIVQ4J4bkMcmNbkfky552ddLpcHXOGJXPxSSu3GswjyZfw
OwvRtZm190UY511xyBIwh3DqYT7UpHgwSGvG4lq4t7ESFJ0QELjhSeBwszmzyi0Uvap1aWdiZdTh
Dje9DnGqyvNIm7xTjsSvJ3Y9yAR6lQ/JmB+e1vGbtFq2JAz0lthS57XYyN8+Au+SRr77HighkSKA
TMjob8g0d/pcm23HNqJ6SxCk5QUVuaVg846UOKdIChMU/YNhdrnOxRHsrn8rxo4Fart9MB/4Bpep
/0HY4gMVTBWQ6TvcNzaynbeQRx/tuwW99Zd0+N/ElRZWIJDeXIg8TCf3XynJ1Ro74QcrbL7A47SI
ZnPPi1eJ4FkA5wEzE/xwk28CGZePgLNU/y/P+NksT6pCdweIBYyI+WosU5K08dan0fgwI99wXNOV
iZc3Ay/ee1qFMa/+fNJ3DwSC6CuGE3U2LqcW7QAPyLYa9qtNlp8a+Q0ARYR22PoTX+YDgIISKWwO
jlNc5W4Q/y43RmwtmJtQobEaPUx3zM5LZsQWdnxcs+dBzeQnV9hBbZfYE+ow1EChcxodp3JUe9Cg
Pz/SZ2hEDkBcjSa80aGzGb3BUIzDAfU/uiT0BRfjD6mv74ulghwoz5SGqtEe14MrCS/+/m887Y0E
96cEZXZAUWS+7oWoB96JoMIHIpdocgyL7eLj413FxYZKCW4FHQi2+Yzyr0/7C5waYCQ45fRJsGzV
dZ4x3SGQSqzkrfmWd1WAK8CfNaKbl1pHo/nJj4ythwD+G2uDUx+NUPWyfSGbzV+lneIq2gAOriFX
P0iPx5nNJCFOeiw9FdKiDdCGUfCNF48xm0h4snhfcp4LJr+uSoyPfIbf/ildkKe+TCu9SmTFMTSh
0s4aU5X3KSvv0+I+plpLZhVvTeSncH03mheUWOXtdTdxYXQA75qFMwVLVb9cAmMC3UWYOkG3IFs+
ck2QFQS6W2f1RZ+IDH4cI0tCWrhnh6VGLw+bJkNCemAuf5LtF84Xir+ktBMhQFXcBReLM4UZFUN6
h9XfFV2B2PhCRBM2a+XVl3g8OMrzWu2OQMM+Uv9vooH6+6qkgbUb1jvsLwYGuUFuJqfeeZMW3Ju7
siwOzLVzg2aJKgiSrIfmjpg6XV+7DbxWv5I09t4LZdTnVDlNPlZF1x5ePah0Eb8hCg8Rqd71MTTY
XBCMkzIqWhVR/dVCosDA8l1KG8l2r0daaca1zUIifRisXIHI3lv9/syedFMhI6S/JKaULcsdBovH
fw3VjCpMEeVdj3XA+XmwxuEFaShrNL4FnuBU8EBPevwR62E35cF52zzShXrVWfwJ+XZZoY40hf7C
j5/MESma3CiaCOltBbuemawYOrQTGrTcj+q1O2nLjcFUMJT127fwaIuEHsRiczmy9YvAy3Ovx/Sb
Kbe9+BmsZbsw2dOUl5Vfzf99k2S+R7zKcy6Mof5D7rsMEjnTjF89zsh8rC7/1y0x8uczPanJF+yr
EQDPX/wUPAKTEm3yhb31vjVPrF2kGlejRpYxc64xAtSL34moFvxefAMsCYdTwQKJPueGtXOL4uLA
9XHLhFOVR95fJTS/BzANjN2dzRdlwtZFVrCVPO4mTXQJiNhiBPuytRO9UwvgjcamVyl1cfmAtHQ0
VRCwAyUmc55CTpX1yP7b7XmykM128ztAZ8Wrqf+N7I1JadgF/pgQrC633HS3wT14QgL0RycXVWMQ
B2zVC64P0mPLCyhAmrX91UZhD7CW40zlka8Zm1beabg/e6JoNTIvGI/YvERN3E0qvh1ndRvuW2vn
kq1ugDvWgoDIu5EiRm5bJhSNCdGd/RXcxuVn6nMJ/qMwU6RQWvepnuJD4mBkSms96Dt8xrgGRVB8
vCe7tp9WONgdVQXDTqIPXwWoHE+pKlI1cpPJkL+YsDlL40c/yCnHd3OwSMYKAGvhEcK5V3rmeemM
G2nTVab4A8CqDTIAY3RgGlbMJPw2G8hwfzRkAuOsM7aO0YQfFO84b5Dweb8mM0FnKmPbBYiiBzte
GHVr81fEHx0zf21bayF5UAIzU4pBXEykRZMNqFv92lNOaG7h9yCir4xzXLLBJICNN4IdNTwMcGmn
LpyaIl0Yp2FSFPevNrbe5+KmCLOyg1Ts0Fjp6L6YusJ7MHt4hvop0FwIeSgCiinD2whX58rjcCOG
isXlne7ZJtgdGPA/Gi/brNi7rY/uaKz+92lvcS/1moFiKcKR4CPrrmkoP+Fohe1jpoI/KqJcXKDd
RFOpIKKKpyplbs+tkDVUoGOX6MqGb1tK8FNhLXOKkBAQReijsmozCXdQ+4ZIdvi7tqHvSyz/MMTD
pXaHZCwtwAk9dQXteLIUSdIWhz9tdpFqWXlNrsaNDQkDZBLrUXw+YfB+NVg6iv+XoageZ4pEPYmv
kbN0I9g2I5KYz6ZoICsgU2lBlITTNqPrNOC0psT0aG22sfZJ0pCFttRHVVpZ5wqClGCY8mP0hgBO
dm7HGB6dKIu+YLspzBvWgZ2L84HI6HWErfIBhIyrL8GHZJX+7KyriA7wIUSBR9gm09vJXevugtvJ
NjoCnbsjUtt/M7gHY+e2xXvlMOqUfzaZM5C4o4TyHJp9/yev8hl+qxKxIOTHuWDF8SwPGARTXmSd
EJDz5e7mtnSjuXiyCkixDY3QVqJUaNYgrnaDDr1IKXxDiQq6khwNmGDc6QNbM3bk749OnjscYmJP
P3pXhBTNPq3W+GsG8rHk8SNkXL+V3KmcSJjInSy6SQ0ZqL7sjPV6iG8FkviVBqxMZTQVHcP6S/Kl
5T5qLyzhQtHqnqOXoQC+gdI1a61an5NFv3Ii4FwvOHUsbAwHAWrQGyxZVHBrJWIR5m29tc4t+5pd
Aip8a/acHw4OjAX4ipaSx6KQ5SHl/PwjfOcxD8XEycodMJBndVxpsg5K1pYa8J8XBC9FKpqOrWyw
INzXOTrvZ9HTu9iqr6HZIZ9lvRtWxD/wFhd7SA7pgBRK3WWJsLJZ5yaSTuc6/TxwGMwN8Zk9c9GA
5cIV5ZYKpdjrL0hgfxrDqYRHZzcJ20zinlspguBrp6UBq5BWFWKIMqZbqcn+STJUmmNJ3GqDTndJ
TlcLNorJOx/HZK4OlIZvV5uHFwTYFtzZ52ceY1FkgUXkZA3IhU+LcyrpAIfiZfYTaltek0OGTB3m
j3SV5lhtq+AIzEbFcTlD/wQkKhpHv35RJSEnDXy01OpIbcVNEGNdOCNPayHq2vvoPz+L1O7FuzvJ
HKKEcSStdRyw4efQQIW4JpWvfK6oDYaRodYgrw26nJbYv1B+d1u62wpmMx4xnGdBoN6GS7fHEkJr
xPsc7/Sn14c/XpXj79Z9SJP0y8rejDWkfVMzKwhflrHgF++sfVWDz5Bx5UWJOBtiWtl0cDIChmpv
cEgpAE7JJDkyUD3bcs3/V4raS/TzfYv1MbYLK4ubSFPE6nwqOHXJoJdQTJMCFsiUojNEP91Nkwah
ducmgjlJrqyCD4gInSkv8thqZHRlQ6PL3DbVxGo19xiTlpjyyonav3zk5UZHtkxiDZP5ppgFp6gt
rWbF9Sl9+MtOEy0be5WDzxvk54YBM3sjASnZrMXykyDIjWbzK82byiul6ElYvKjTZPpLvyb/F1Iu
vaQD89rQmkKeAlr5ABZe11f8RTuqiVeDmVqs+q+DoNYzJfkYP2JkoOYNiTc32A/uxm7KMxIQLl2Y
pVTmRSoQrpjmAxRqayfAtkYntpA9BaX6FKlGlL1fRDVd9NnvYp6vNe00EbENdm6ZHcH8gb9jkMY2
JlYWWODmttEc5aRDWS7JCaBVI6yHO6eH5XLa//20LQROWenq5azetPb+k8wtV6Y0xvIXr52UfH2i
orNpHjtgEe3RG2G25ytcsR5LUbVoo4MHbYGCg3zzM3nhEY/7urvnyXlOVzu2B6mwZCDHxEVVimSE
HZZHwKrPoFV7maQYBK6M+Jy7HPb1qIfnjBYtQ9Vg39WbJYdicPn0l059BePeIM0txCcAuLun8iWM
QnBK+Nwo1ylGWRTpWXbJhmlY6MUVwCz5aPSC0ItUxMbBGtXFaNm5yr/PL7m+pJwchz6uOUeSaLFh
S+sfnLbQzXNt0eYhDRyNAduA0zpHCe61EzGUu4NHoG1nC7n1+Cjw04pADbsHukZiP6Gf3uiQQgU+
T2oWgf01bOz0s2Mrr8AOja6GUbf4nXuJ5HRQyROc8+4lQO3iB3ZDO5iZ2pWm697KPg0Txjp9v8wg
JoZxPwY+SZtUuOmP6Ps7uQ3Y3LOViAYCa2D/jaubXXNy89yiAJLZW6FnxufDF/YNId+bZ4UhM/EF
+YzSkO2rYN7iiyhF/ZgQRceyQp5e7L7+YWHGIoWjG1CR8Kg/oCcOW239F0ACd3GnclpBZMuZjSi1
uZg0AahwewZPHunFXDigc7cALdMDvf3Is4invk4wys4VWs+Rd4ltxI6MjjZat3wBkGx2lvPndkJQ
F5c0HcHBxIH8zpj3ngEC/14FKAO1mzFcReVRr2Bro1AmFGcTO3xBCRVRu8/Nog3rs8sFlVXhg8xi
Xv4MCl3xJsrJvWYO0hS8O3c08w1leUJSlH5Dn9ioZFosKCgCLmzj1YKzBrcgeslB48wsIj8MXPVe
KzxmATkkAMKh+Oe5/BbxNYuRIZuux7P0nl4Ar+wIZmU+HotEJkejs8LahejdIWhNFkfhc11qjZ5d
ZCK42oI9NiNSAlUYiBqClhvkFPSQv8jkgZBKOQrpR1+N+l0InifumzNW8bSwBLVNg7UYVvT7EF8F
Yz3OtVM6kJ2lOcA9FGXPc6GW3c5M/OsfKVwNOwM41yw6/SawXnXf9nrRq5SeqpKGW9T684ha6rxk
Dw4IFZNssor3zgU3ut1+Avwe7D+y3VPww7lYejtjOmIXqwVsirbWn3L78djKqg7GG50PWMc5F1Hc
Fbul4ppYFXaA2+0X0y8AxaO44S2mP/wlvd39r4mnwA6QC0exwO7l6ghQqHqB+6i4rEj64PhnmhbY
H4BC7RvlPsi+E+qvInGF2l+6zDpnp7V4tpuJT6CddWafLZOIJLhYg9puWsBZqIs873VfBm3Pv+1v
/YUAabqUs2cWkqe1G15UG1VsXHHLj3Rza2qUd48qj4VH7sbBym5NjMu68kpfwVsOogmS8ODmDMsr
GRQwUtM3jX3KucQhVb1EIPFT+K6VIrHw8adB6IC25n9dkoj1Cuhc0J6GOcHDJEJS7vvCt1pI33B1
m/9x6Gaj0rK0d20YI/pVolnV0/FVYxRI4bfKYQ+W1kIraQsFxfcDktGDeACuG160eozC4uAfAQc7
SHH3sa+6aE+42dnjsJ4VKdflNnZcahvccnLs2Lp4D6b10FIoNsdsHi1LjZLIK+Q3tCuvHYa39OZN
vwmk+AQnNMuTFn+Z6TFX8eLr8G5qoZCQZvHkRfjsVhikvN94bnfL/vepqdU9lzsHUpA9myP2ZGcZ
CPvl1+mMTuKvy7gkAmdudI5yP0umVBbX5FlFRr6A6VoJoYlUnoRojKLNBDAO8JNnAYtD8vRQiPIz
iGb24NnmTqjCwYJQ+Hi6VG43QF8l0Rq1Tykxb9EeIXDUftHPozVMN6LQTOPANdB9DJDrtIZttGiY
ASkF7t4gFNpcCzdzVdsvkwdjQavFDe4QUi8S1BQAoR9TO4hE7Dgqgvcluy0NlsT3AcQwfzlug1Cs
T/3vfdbrCKI9dRLZj4CR8O6zXL3TUQGdq1Osqp2bnfKptp+75pdrtNWAKU8k/944iodV76xQqpUy
Qhze5lBM4fqSTvYmcYlUFI01G7vQsckgmy6Xqu1Z7bzU+frujSezO+OBT7Y/8jlKT18CvyUJDkTh
LKAMVdP4nAToJuRbAquiayZPUjob8cQys0u40hEbHJh4+Kzv0sGfFDnzKXPD/UzzHrCGH+O7zyCP
qKhWNQZA0QpCcIKalsRNqILaitUFyKaPqLsWDMZWpFcb3y7nJTynxXggpGjBAcEXAwEaiJrZM0vd
HmdNJI6xW1yWK4+U35LN9dnIgd8EHrlHzLm9aH/2scc863H8UqBpT4ps+om44RGQtRaNGy2EoR3t
gdVHqERPt3cvhLDvKw++Ajtg9Rdxm9BeczWn0yLEXgwyfQzKBUhTICgSrQ+MbKWXYXi7ia+3GA3e
OyrUzAXMXXXYysdmLbWcPLpMYZQcrXeZxMhCh/nXNUpWzSdn88NeCn9Ozx9nPhwVQ7CsaxX1IPDs
tiCpjIp8HozJOGySSmFo4Giqc5KPjaYAqpfUnNMD1pUesvCiTHAS9saxwbbEb5A7iPLnnsAPvMkH
rbl22jEydBuxlLLmLbAjhmYJpZPu5cmnzwp7I4T4Vm3sendYAbN+9d/NRXjBjhkhKpJg1yOAhDkA
1mYuSZn5nZxQArQFRAWmpY1A0eo7qp5i+qcPv5rELSGvChrtnJOasWjUfbtZOLt9ewDzLEMo7YL1
Rnf8VbzYp2ub+H4Eao9SFJP7vJgzRn3FIwmVA+7afZpDKyDAPInyWcN86EcjsTRiIN2wRaVTD16i
1KhWErft3qb7lvEnykD7S08N0Xj9cTgJPF5XFQML9zimB6G/Ovsu/PRo4zGlvxyWCSfpuUm1n7sO
E6jE9zo0hve1R5EzklApirYIvZBInIaJ+JWvwUk4VhWWSG2rYyVC/RQ4kpe+QcbdGQC8TU8/YJBI
LdehC+Tujq9z48YV1M1eCwCI/hyrMNi0U5rZGGE2c+4+2VryRnXq9neOFPXgyRIBuNJ6XM9wxCnu
QmA1VmxUndwz1C6A2MytYa8iyMXBkHxu4kRVf7xLxGpcpnZuiq8qu+Kfvj7yJr/6fhPUYcn2/Sdf
NfFrTy/M0O6dyirtDthOAeGQdH0rQ1GlFZFq6Uppu+c+6aOYZQ7K74VDwuEV/rWgAak6CqWTaciO
ayJB2NgaE/rdz5BN1SgBVVvILKTur//5prtN6M3pSUQi+rlgBu4K4rHiG7RCJGlye4BYFNU9GqWZ
P+pC4K5hdZQtHlfJGFzxp3BNkjWkQrokRC4bV1jE0YRo+d2kcO7tyvKi6eHwtePqHNJTozb7mxVR
g7yhnXvaZIgioWp2Tkan4r/TVR93LU94YSLaWcFlsLzjIyFFTP2GfD/tW0/ui6YuIMKw0/V+UdqR
GcYohn54JSUZxS58QPMrppkYsWSYsME2HyDIxpDVTnzmHuaeCzNv3/qllhfSVHWfhgREumD7Ar57
jwav3Gi2wqWIpihKCj83MSDd8eSqisAN51U0Dl9DyBdfalgK370zDqhi6UjYA4mSdaDYwEQotkVE
UAuHtg8IamSAWuJcJefRF2BzkGd77Nk7RpET0UOMei+DkIDtUUDQlXyUMkY+pUbet34N1yv6Q8Gc
ppGFN+Jc1S0h7HD55ZiShkyEzvJHZBbokOZZu+np9eyWaSJRvrA2pUUF3+kfn+7ZkhmCzwNmpJkz
2R+BFvVCLi5/By91lc1vjLgZK3PkN2KkncqP/n2R2C2Zhz5WsFxddC8LEnVoTjOIc+wNaGX2Mts/
hyD/C6XKuLQtMn2xkXT2U309aflEsqp8soJKMGrj4dgHr/X2IxEkgiyD/p+86HPPPZMAbOmwKp3z
6JQwXnEM6tPI0Bpebe8GdOeXt5IJFmkQ/Pf1tBGo39c8vFxDKfzrdQ9958rrX8yZDNN57m8xyi0i
ck4AqBX9wh5OES7HRV/ULZgWWe59uilWO01x6BH3ekTfR5cF73p0liMDVGF1pAt2xIJpgqamahfh
5zar0PgNDk2V8I89MwY9uMQnJUEQX5BJrCB8hnbASpFDRdBs7nvOnZ4JDGNBvB9bHqA+0BHMAPUO
0zoiri7IXakW6dr5XMc/9108F79toIkAkHsF7UO2zFBsWFqz/PJ+SK6GJ7aWt+JXB/oUNxLMJQKZ
bi/RZJ+pNivUzPXycRK06uvoiwfg0kvx69oFiylVYQTff5BCXz4kxWXrdW00IE7Xlu/oETn6WqqV
dP12zpSO16mWfigkuccN5cGFU3oKZDfGvye5gLQ6Dzn6OnfU5fu+X8w+8i1HRkQ1/LqpuIKV3U4n
mqIYRmhnDzg3SqzTQhXMkZ6xxGNv0V0KU27OmWFQlMo3SERu2yX1yE0jjUrORW+Ky0bOcnUiIa5Q
NqufadpwNR78+LLLobaCFVtseRxAW0/Nse5QsRVH9yC5O9AN9YgjyHNW7jqIuQBtdwDfKffZnBbq
4hYcF3YNDOYoCTv/wSNK4sxNgEP807zOg/hPdptSEqeMUoIwXRlNcz4zbNxoUZXcrySAs2lDldjX
vwp+qqyfJJ30wzGsel7GQdXSglitwSdjByyFS7quYuki5hVXDj1LiaPk+62z6bu7Oy0Tqke/Q51b
ITRs5AghPS4ERp+SUKJhlSwtb2/FErHo7SNHAkGV5G1TZDEa+uIPKdGgDFJOFQ3LAbIq9whvQSWz
lv56GUptZoNBreai0ZG5LOMU4/WKhVl6cv35RWWLKjdLRoqZk9PikF/zsRMRRuhFArW7OIU6x9dM
Cr/SN1qmmcRsaDnpR28P+e7kBYYhBGlIiYzI0Kh7iA0aTWfAndh4E3A1+0wEv6PtbspFFOPyoWbO
BNxFUJVn7OOjxUY69fQXWC9gO6w+MEa37AUZNVBYcyr8EjVkBZ68/Vp0SDldSDAkpxIhPibm5laW
6L04tZ7S1XuYMJ/6904RMrqMH/Cy1vSljcU8+lzctzUFrgmLkegvjw82V3NRjKOQDGRH8W2Af5BM
fDyiG4+MtodgLEBI6kDpB9i2jzh4DweysYU/2wMe6Oy7U7X+PDkkgMmWl/9kaeXe0w9QZXygo/Te
GJu8ItFDtt88Wr+DpCR8fjyw+GRVLI5CAP7qQH983GsGZNcqxdmNKqKNvEvti4TA53X5ZW0LVTi0
CIjXWDpojxAehFeTTs90bn7EgVhic3Zd9hfoTV1VT/fn16il3nmgXL6cxtTrb8nszp/f90qsyG80
8tj1HLKjFRW3jfZwE9QcjyBS+lqDUzMuE18aWL4wgwyESutOPJutm5tfSUZ4y/zuWR07N0tqkq3H
JrBsYzjDx4MVitud6BensYc5OKTN0iO4uIbPyzWbE6x1K/eFAfuA+u/B6d+y4pH/MoUeWJzXQ2Ha
nTuNsSYK7IXIaekpc+1EA/cWDMayNYO4np3+TTTUmFx1DaJ3QO7Rp9+TrugJjLCxrfc1wNdJMzMt
VTJhSZVj3YaYkCiLDeSVhTzd55Iadlv7fQ+Rg3bStsLvVt85vrlQ0QTMBfeXyVjKxU0DuRY2oO8i
whuO28rJ5BZIxr/YRcajBupAhhmHppLY3XrendEczExuaIISxqcHFqmeavqgnGSoaXQD2zpki2Xc
qjzE8MLuzWFfUbO09sXHO+P6CtsapQVc5pijVaWOISg0k1b+AcSs/d2dYI1aBavKwfkd0Rst4Hox
kdsMnB4VzLJ9Zn7qiP2jpw8DcoTZWYXUtnrW/ulpko+iaVChlRGzs5ZGxY1DK4/fkcIV7CfRMSgj
ZESTmNsyO7dlMYyp4Jy7ap1dBIIRfmivQfJcxbWV5PrcesD1dw6+Qmfz8MNkE9MAjdporhXsWo90
SKz3mJ8rte1+8gxMP67ntpY9+Rd6PeE5pyRO5ixGLJKCUgzmIW6h17DKDrEUPD3hCnZ2/+OHcU1L
Pu+rsvOf8G00dCnSNXM+cxKyNdAc2nyvDr6zBqMbI6y8xvBZiYVO4iuqnJlLRkhPrraIw6j7M6Ds
PCT14ErAsVmTw6SUb0+6lCgPHgE06zqLndI/I0SDaEU166+qKLXgWNv7/p4H6FGVmt3CO2BWyuIb
/mNvitZzsDG/Mpuch/UDUlqLtae1m1z/1/hqLg5M8vqXBYxI6y7VRmSQuaJg4STtEZhzzgNqC6mA
iu8vPJByHEINhZLZ3wAn7kdX3oFqsXTpxTrqxeMMD76VOhXiWirBrXNqxG+vlhrJKTqp16QvMgmy
Zv+xrN/aC9oNly/uUqjFQGkMrGx1Whrpf+EDXfArLSsqHpsLZMxZ/iazXEi2URr5toTmwM39HHxZ
IrDBCuB11yDQh/awYy94n9wMBVHdKBIG5MMpFcrHq+xXrkjZRnX3pWR9t5L8vjZ1B4rYU4inj6a0
xsHca+vuYdDW6zq87zVTMWVaD5buDTqYE1v0htJdX76LA7nSogKYNN2Ix541FPBMvRLNJupRZfuG
0N1xDbI5YjaMPGGfLF7rtH76oaCIyrxdKOvUbrRSY9cUwJMMt0UgqLdFRU78XNdDtJ6rmcZlP858
FnAVSbNrU7JN0ekLT57XJz6dpNbBh0ZWUHg7kOd80OEkqDAupKUigVlP2V2Z/6u0SuBOWzwer6t6
iHklyT9mh6qNVaGL0ckabDN0LFvn7RjBV4XR+eNlL/qzM8ZooXE5p9vOxSKGo201MTiWzE5UIzN5
Fn5991n/+EwBHEJFoBdkvjzJChS8hlUeRBcdwoObTKXv+49d6UUmS/2uePGoJh4B0otLhm3e6C1T
Hejse+d9d0MeEeVOXobXrKdHwBrU+/QOL5AtCeYF2negx4FUtWkuAlYQ738QBDnPdQnupl1QP25n
nQY33arpaAgECH7QpI8gxBbJO7N6VPk+uUCM7zAdvzDwlLdSxoYR3UpJdatawdk7EI3Z/4d8LPi/
Z3rD4jPMVK0ogc6w9aUfukZ8+A7oVyuH/mv8FuVGAzP4d7iAMFH2vNp59pWUcw5D4ExWF12aoHm6
MYhQdVRYokAJ+Ze2KJsYlHBNT82VRYNt9lOPVVwpqkWKxnHSveTBs/ZFN3vGhLGjGo88WlNSvsCF
rsLeuYIHd5eDRoG6ZUFGGspoyDU+tzETHgYK4SVKkDNJle43kSna1U2TCc54RhaqbOmTWGq94wiM
jJ95XHaEbuVxeSvC9+GATCcqXKnzs59PFyN3QwEOw/DzyXSdwUG/knuhWqlD1UpH8X36ASuu84mi
wy81l8qKCBzBnxN5ele2e+YD4YgZMXCTRu/cOybwK3iWBvZDJncddh5Rml9nq0VUFgvmcUrjVrj/
V+rzNOyRRD/wpVUpziaTQ9//uydT8opgZYM3K9msFK5iDEqfleFuL1VgNLH8ckZnmH/3mEHikIWC
Ny2O7xSVAgU9nqf8oj2AFi8NLSmOAKt8kHahNSqPlTtFYVlcuedzRq8yJgySVUkDQQzAsSnkqtVV
FBmnMZcKO8oP26y1L9fWhYwzFK+g9IffwaVEgYd7jGRtX7ufigSZM08gJDhq8HFVb6DWB4Ey7GM9
UkFtwqhKcJ3uD2wy62JU9CdWaRAAyxxEGmrSScYtwUjoLnAf7Coe3YfCFekvYL68WL8bGvaqcZZ8
O/7XEH+cpVggHhbAgRhDpXvnyXKtqQiD0/S/odyq5Zoly7Ht8Sga8WR77vFXnFx6yW1dBxvXbcc7
Amt0J6JPM2f3RRLGv/h4AFVAoNE69qpWumi+cwd64v/4CYjEvjM2+lC0y5u9pREcbTqN46CikkS3
ZSwn7gbpQkSV9oD99aw7Zorx3c3AeeI0bP65JVIxs86DoPFP0aJuG53MAy2gosELMJtiqDaVJ7hR
wXPtLTmIZF2h/5koCjjqT6iHLHmg3jhZ4NuSjMcT5XSOs4MsqL/HpzXZLUazpxl8gXAcUQvseCpu
n+kUS9//+ATuseowDTs0P4EXv2lVSi/VB/TLOR3qhi3/TOTTsETCRyyMPGIRNd/Z/elgSIP98EwI
4q0jB1InoGDkwnNURlRWP7wmC9qxcQHT4zz+2pZzR3hCoTSF1w6oXMYx0XEn2Hs3LjS9lY4mDGYE
c5x8WoUZ5ARbKULZ7zLdtew5HP4AG71UuERlVM3sfXLLvFXksWP/jaQJaGoC4MDlqIRLd+/kgOLg
hXfuoL4+kZq3hiV7ID1eeTyVg1cHnw0GteHNJFp5bCL2sPpQfovt3LScayYfMQynpT8N+aBOdB4G
Mr74OOBrUDpGaDFlCqlWRCndTa+c5Q/I85BXZypKbzcy5Bo8vDa2Vq3pa6t5NnSVQnNRILqGTPDG
f8LHc2/QB0V9uxaMD8AMSkZJKgJtTdaZGgRVTemQ3/uXKAkLFT/cYdHy94cDHvaN29MEr1POfAxW
20xNuQGKIAsj/ppSuF60EArzXJW8loHgVWJ3BhZCWPfnvDh9XYbDkL4CHhICj1R8fEJa6BVMa9QY
TNemHxBZEVNKAuJpBRTNRUdTiVoOe/IKJOBfrLo/6mIR1ayBQWPf1rf61F+K/nJK0fO6u9iiI9VN
WvtumrUKIxz0fK+frAviz3t4RmhzIDuYBkDO5301HdBm/94bl9Dgyk/mGWgTb708IraOeoGWaSfv
tg0eqkIAQt/k6J/nYlzQCnXrFF05FnmTQERMyKlyErwyw/mEZ5X+PdG/1REBmc+fWBSHUhS2fhpL
HDkq+R0L/f3htsZWe6B2IF+TLmxBcPzkknzrK4+KtNMZ3GsSYX+OAyYCBjWpKQMv3cB4vWNvOf1Z
VXuQBqqDDf6fZ/XNal/aAi94AhvbiNrOb6LZ+HMIQEVimoLmMG1G6GCGzeZBg+bgAFdg8LXFkKAU
brPL+H+f9m6zbpSTsQd5Cufu05HGY93FFyXeCAp/bBH6OuWv6ZQrd9S8yQtrgrktLtPsgRNY1CAa
3gYTnTANI+HB6DJ+QaHTAEVOEs/jgc/ehM7g5xfXSWsKAX2NID63NREC2S+2qTPvlQAfOOXYBmk3
FEQP2ypOw/18sHC+z2WcHwm+cev9ocV13rXItUZjBmypYDp4bEypD3yF7lKobAz6e7bMUhf39l5g
xeOiC/eDfOD3l5ezI7ZmoQWSqKXW/drFsO5O6dH9INwcoNh4ZvwZry0HtBksaruv8Qt8n4HwnkDj
1hQBEKi7nAstiOdyvzKMtzJ33H1W5x3EXp/c4iM+KN/qgqnvo1JJoxtzpqTg5QMM8OBFssT1as+u
dxZb4mScXmTZ3hfPNj/PdLOwOKrDMlRldLdv/3t7mXXDh2UmSsfVGc8nr7NmPmE6XEVVgOJ3STHz
y48m+k8+VnTBv/3BEFpi1otThjH1IER8fqENeYPR43jxv3JdWdGsA1lhkNMgq9FQu3cbDXE+s2su
UKghMZeGDGTTcMqC5Eh3tHmzRaRgqwDQsRgQWJauZ2psJcJnlTf9/P6JHJ2xPEaDdkc2n6mpgwOL
mDD0kJRs5FtiI984CNWyR0nM+c3eWs7A0hAdaYmP6h+6gnXenRwTvFOFYbw6aj77pXer/nWc0Hbi
zk7LInleIQ5Tu3YfNcpFPsead8CRTh+3yCoA/7UqlLPPZDQnRAKehT4WdLOycBVlyUIvYHnTLUug
xLrLd3SooBDKFjeWjX9NefExC55t6nY1Fc/5nAGLYir2eDiFGMX4hBUrFHs9dwI2kvCjEkuG+sZ1
0CqV2ezezNJqn7MxxEvDBDOhwgk9EcwwPsBgIZoL5MNBZI/IIqC3O3YVeVcJhk0DUi/1Z+VssgBV
Wx6yfWPkxhqaWVxrmnSKrS168FUTtUwc2tlouMpXuja/NlOl6WiGj7W7IhVNounReZKp8Bpu/G66
+ykkcQgMeaaS6q/7Hdp49qcIKl9dCvYzFzxL87SQypSnZkEIyJMwvXfesEgXoUokz3B9pt3DzdRQ
UiLtHOEaexfk6LffXaWTrkMe9HxKMteOwxrNfB8FAUk7ilkoOMLXzgURHDF5zDoNsu23vg/X95yN
Ki+HdF/SjwW1VdSUlM89jFZ6Zv79eZ7Ryf3S7zdS+F9THMOzhTmLwQaSmBCw7zNQx2WQHnXPEh5A
YUH18LgbQ5JfhoVf0sfAa3r+CJvjrlfETgnKsc9YfjvFP10MLO4Xg8PbNW3J4i8tCsQDJK7LtEn2
KBeVET5gJxkbG81JfyR6urfmiPh80BIvcVnpstvLnN12FFASWOWPdljxxs20m1CltClt/ICy3ibK
4+Kme0ezokCcr9v/T0odDmLq/4+fRL1asoQkgy1ltsQqPkuEEPfDNK7PAg04E+W7BlaETFj1vQZF
LgwVW0CN67FnPRIe59GkGx8DezqkQ2SltQo6tnDYGadiPlor8mMnrRGnc9EpTQfQEP6xL4bRrKpT
mvn61jtOuUZNu7FjX28IZMmrcy9Ww8OHmvx+yuoDDNeLcAvbKNG7x4gbBIWglJAlPMJG4HxtRUvE
bQ8kejB86qKj25or8eW5LyADPXApmQBmg82IzswRqGFNN1fJZlZJNQPEEPzPUT+tv0ztYV/i7bj9
PSn9YOox+OTaSuP49HlmHjYyEBX+cyOhF61eKrL3/KZS4I0yXyqFvP65NWP+I36c1vhh/Z3Zl1G+
iIHtjAKmJupdm69f2IF5l0CJbiJPgra75TWJLSqj6W+tgJ5kZ6R44LCWZq/mR7IL26FW+pv4z3uW
rzIKKQg3+4hnXAINk34Bmn9QHjOojQwOl0+y6iIKHXhfa7TcUafideCXwzbgn9YLqKohGF9Hwn5d
JcTDPZ95a0pH9Ir+D1vnOI+fHpUqBHDkE+KRoRVrXAkGuc/cWQOGhq1qB86r4s/JCF5a7bdjB6iz
evWsEJGqv+vdD8y0mK0R+4tsQNDlg7+eQB6jKg0rWQfkvy+//bDYz2o4Ar+0p0XkWOdJYpm+HI3y
nuANBD2kM3gp4gGGZSFTYa7B3/MW9Up2SwliF4ep+dHlnvJEbXeA8AXU9tK70FeeRlxD6h7mBfbl
kJCAvyg+r8lA63R6qIkEg/n+Sm5wyElPEMjOidaMImJ7YBRybfizR6NusJeaLm2u+8A8XBJJfYTv
pt/EGGnqGDS0lGxYbie8uNvqfYthKA6RTc70/tjhmbXDhZLOiq/J2SQSleiolQoIiky5mOUv5n3U
b/riLusiRrik4H+yI4yuqBXMuOviqXGPaOwYIZNAEJkqjP4DSl7BafTDwhKCTjmI1Nh5s/3BmBNm
2kHuMwrzLbk5qTC77Ikn10tIB+3YUozs6rY2napMApM1hx+nbBnQuC7MiQ+n05BONL1cUxdLAAo6
qNZva6E9y7G92eib8uKQEXkHx51fXTlrll58f25d5SRayJ6jcb/RY8xyReGWVZVtiKWJnnrbqZHw
a1ueAjFLBVzHS++Lov0msxxJpcOb00o2XVKCfRFnkBzl1hsf2nVtUm3baDiEjUt5qvI+5DLyvHVM
+KSG6szvZ6pRvk1jUbKDjJ7gThH6SjIMRCPxuYWidG03+gUpHV4KkLZNcpDOgEYp0asakOtpSwsF
cDBjLhczdu6Ui4VDFvXRitpnnIXQwg92XkcsvBN6kDIbzj70vp8O3ES1e4nR6g02CLh89QzfMr5p
QfAb7xlptLVDq6uXHMA3hrlQqvQM/eVesmmhVUU2k1JH+/3Bed0nTu9iigJedf7Wh8UQcumLXG+w
Q2BAzc0o9r2ysakRzE9Xqjd7R1a4f4SR+LZe3NxnOyRxiacI2Vm5BVbtLg1Gpg8PE+GjAdBmBAeK
/mjtsYw4aJiHvNkrpTi/t0b2BuIrT6HrYTp1jR3k0GCMwHHUD0cB9RN498KQQdG9z5/wFRWWwDOz
B/nFDI8BJ52QWgHesc0NGrHvpCPEDWfbke0HeLTZ5e6B3aLEDpZNX+bYm/aDj18RBIgyxt8V59cZ
IAsLPAk95Otze/bMIFU6P7Thxfvd84xZG3oLXbvqYmDYeAh6/xt2Q4k4fL/o2cde1HgXEXBDkKwp
6e5gbTfkgPSPHLsiob6fBGKgUA5Gl45dJUo6GUCj8Zglf9Fa5GQP5V8uDh98CLjWoIewXHQn4Swg
eXyJUU4EBNd4vv+7dlFBCEgH6b6WCeADqZlePdW03jkVFarGf3ZRee2IBlAohqFRJ5friaHZe+pL
K2XaR1h34LSR7YzkWWb6x2kdSNPWIh0fK01tc8ytMrNYiyUN+YX9lKVQFl3jJM6292veVFkPEe+Z
wYceJPq8y3yQG7iy6hSs2UEw5waQZZ2wV1bTAKXEHdDqnFqHn2Q7Gq4wuIatced2H1Xgo39C1kbI
Bvzj4c28l3SvnBKY64BGtKEbyeTuZs95whQ7PUC0Uv4ZZ8FbCo95PoBIY1ibuzI02UlLDF30AssV
Uvg6QZBTekVhEFmexQzZ6L1UENGA2p+gggaFB7PhG3tX8VelP/LB5Kl/KmM2gnO9+Ff+2dfGToTc
OW4qxKpMrhMXA5yF2hpYidrIUz7Zhn/yFC2N+d12kqbppqpl31hrNVUBL9VdqHrKl6ssPr4cix0U
sr8eVcSZY/FR0K6Qnx6MEZMpd8RovODKtEkVUXTew5sQm9dm3JOQlC3OnYmw2ov5O2Rwp7GRQJA0
ud7rSJd6W+cAlUSTTuz4stMgsmYZ/QKbO4p+vovoUtQ6mdcLuGaaQ7Pj7II6B2pags1lUx8qwf64
EzrDcoxQjkwyE6psu202zr0izYmbXPgoaqpJbQnlm6ewWUWMlXX+ZQ7LhLk7Qvzc/uwQe77mnevo
kgwiER8qO2dd8V4+G1MtQRWek7Ydt4PZTT9jPSUxvznYAVWvPZ/pb3OTK7rJgnLTt7jsebEICMjF
+BFxRg7duLxFtkGaR3x0bPT0rQoXXc7iYQDzGETcNljZ6GEGthwwXZCmCnb3T3hUbXy2WmJEyNf4
PjVchdK1ds+p0I3Is0+3OogPlq44rf0Ds/W+nmDtP0xdKLdsh3u2IhVmjj7DonZz6QP0Xh6U+dCs
fniTrIjihri8TvG6o8cSm8rlPH+u4WjfmBnbTNdtDdYRfAOTjQYvt/XmAtf1WngC0T88unkActSC
yDFq4J9a9kziszyU4PHCD55Ryr9lVRVH5JQ9VftYmKLn3gIYIgloYfGN21zZdNLGqgpm2vZ36knL
1kco0q3JJg9s/07QAp9gr14QhximaWfRPgmgTo1wmS1hElzxNr5wow4KgRYgM3+a3fyDI9hUtlkP
PE4Ds5RlcWejPDq2rK3BrMpR+JIHCKw63IOBDwwTqFUQSHpdJdyl6zPxr2z1FkGz7hy0gkcycoyH
kP8BBfZAtAbEg+9XV3Dbd4Te7uQ4Fg3MqIcw1lGVewBhBmcoNEP9xLSHUaoEaaEWg+WrpgHYygsN
XUsg93IvcUxl7M9QEKGPZ1UwYPuaNM0+e7skHWKcjLvBLcnQNki1O4fK7h4ypuoEQMasemst7bHV
Qrt8WMSlV1k4pD/6M336nKq5qYLlTU221WNUxpwCqohdP+HT7j2TyBIUQw8m+w91vs9GgZYQb5w7
SeeNe1ce6QTmbKCrdBwF7RgAG2epJFJJqmGJYavcsxUDTz9ioeMHfNjyVjUTXcmc6S27osm+SNcF
VLPsxYvzGo+VOfM/46q0yaQIGTnXs9d5LZPiP2rCztxps1iaz1ET/OS8mpGJYYHv1O2cRsR98hHG
MiRHsOGbkueFHxaQivC0XfxkBKmjT6yFueSzRaEDZUf4R0hly0kcr46jHxreYMp0nbtM4XkGVs3r
DDYYvCGdu8VJV4IL3m/agvh7pmw17L3aR+AeKLKF8Bq1HESt3CWQ1xptR9lCIctio2VVHImQNrnv
yIlv+cDRVPlOdA9VxEozwAFkVu6JxERC3m+v5nnr8jSADGV8ttBsRYhz+62dFCNPBrznb0IdPmFU
vSAUUynKII8CxVTryL/sz3H7jER/jqn4M77rLnlBgG17cXem6O7jqkXUhrBQgK1CtmyAJDu1HBU+
iQGabh38RFR44BHO4DAud2GogvyFDNftsghBki+yhVL4D7yGqEfgfT0mLX1DbkgkXF4kI9era3QX
6M+j+nSGibYDRV/ph5L0ZsxNSRLkveqhiyyMJYt+tkxJIBRknqBf4UVOjhsjdp77b0S4m59oqCXR
2ZK9llUgW+pwvlA4FBDLebgzjoWLVGzNXaQeKmM7YYDJnWyYgFsaJ6WE7F1Of8+ZDzTuVBCGuCa2
nXmtQ1j8LALs79+fdWCv/u+mUWVL588tp+DmnD2/CtROnyZOAH8fdFRCJAW650MHHYlHBHxoCjr0
hC2ynTZNR0nwUc97LDg0Epba2XnMCVNGNWu+z7vRXrhEy+7QmZHb6L/3s4l92yyj8lPw0mttjuyf
iW25+nEXYcmp5AsVGIAmj7Medqgnk2PoY9na8G+JVcmrFB9tYtqpunE6cegcObZZOwDgPt3pwHfj
6bvKppB7E2emyOLYingG6KnkSg8sTI70Yv1JteiMhy9Dsx3niRjRXIwwnaybtkZqCVjmEU4iQsOg
582ZpM8EgYuV71oa2R18wjjlvVbRgQr2nTkWUj1/KekWUQ7FlxAcuHa931BFkk+0E9xZRi0eFU0V
hJnu/ms1IlF8RVlrUr9nyeczXWoLoMi1rV7kecFJyOdT/ERA0xxOmGTOd3F9cK5jmZtRnWZGK1fM
v2aHpN1JpmEwumFVwdGvA7QtfZvBrS04j7pENR81qRClgb4OUcKTpyGshJQaEf/7so/beiQtufnV
pbcDNfqZJqAkBSa8UOEF4cHcAY0VrUH/E81QdvIi15BlPQjyq8pf9DsqNBmpHVQ26jf1e5qPlvKM
DFaYXdd9d2JS6lqPYkq+YmYv+9XGWXJnoXmg8F4qbIa+cZOhhiUdVWL4tM/iKPQBF3fZ+sGnDqmO
6MsMt4+2bsLkzWDjPHGQgTlSgjlznP8kXbdqpwsMKBWz9GxaR5BX+caUAB4sCTq7w1DmnQwlWSYK
W88aAGIZ4yZr8C2AMmQfQy8XQls27M7uV6h1Zoa1uuExpIy71iKkgL4rra2jMXXam3pDvzpgoUFe
FlJ+E0kY2XsE1HmKN+tcOBXnTysQsZi6lsNmKVXlTkHwB/Vx94dBfTcJPa0TP3HVfMI7uqQIRsAx
sFEsS21JlQoMd2oMPp8I9NEk3WTqawqoryBPOMwPB0RcBbOVYXMSQHhcEPMMKHQYyahj7BFB45KO
QmlSkU1LxDY1y/eoPwoDtpqlQPbCpULHgxKyZeK/DsvKifSELnLJksjuK3EWUlpCrkb2FNyjpCJ2
Az6lqJWD4hDhXkGiEpS6GCK2RRaTVN7lkWh9sdSLT0vGHFGYVlYZdd/j3jFjpLTzNLegWhGxbLVR
YiJFd0plgpq1ALZAl+BipqEEzHgekT6zRihcM655kWOwhib1a+83jAjIH1hum48TeWy7Lh+TKb6d
XIAFgqDoUt2Ju/ZMZuUYVgZPPWtiEbgUjlHJ4+j5k+gCuhrPyI4EzyqBpsQK1Sh6d1P0uShnnj7l
0jyALs7CAtutCcGGPYGaypd/VeVctYUYfvcVLWe1WRuzPF+6aGaI3HpKzlW0lU2wXQxQx7CLwp4k
zw8fKU/5VV12j7QYPdO5dBKI4qTd35y6AqJuLzeL/VtubZcJ/Qi9B6H/BhnQO2+btjeTC4GYdeid
QFDGnSp1L5M3CLtEZ0x3n2RUcwH/KKxpqcngfuJHXVCfxqy7cxfG+z3RonUPzFxIn2+4nIFmt7UC
sqmUiOIJfkHMXPHf7BdgrTVUKf79lendSX9waxOCMW2xwPbuUsBMIxIRBsBArph/MEOscb3sUsOT
GiPgSqV5VNasKTX42C1oOso52asNuvaQTJiqCEBPGRoUwmNXohJNa/JqQkdwCs4GQD/VPi7mW0YV
7RWAT4jwXUxqNr+O+Kl6H5oUA2//MmdLOs2JZ7esv1cT+UOw0zp7Ei6oAvxPu7O0iLtC8JFB5CtH
ieQKX5R1i7FwQi1tbKBpEBK1ZsUfHr63xSzwwX+CysJ5KX+nf4xopxljRq1NA+223+jxg0l4Fj/T
OqxW3OYxggsc/FhICMkSSYFHOUiZxjvm30Snjr+ZMzcNR07k7SsL7D0AVf1B+9nibCnHbckdo+dV
j361we7qUCz8EplR2iHQAyT10NsldWmhDxiVKi44Vc0rLkHJ7bQZDWPVDgmppQLA/8Fv9K9n5zo6
+xuKfZdAPJn8ul0T7H48AWMSxTMp8/ynwYMZEE+fr45pb/Ld/NISJlW4h1bftNeBfpukrLealXGV
XtPmXHfpTBA++fw8647w5QijKxzlmPBSBds7L8tyqKnl0SR5WPrg2lQ95Dl9nPeemT182LpyAcEk
EIBoI8059YzbF9SzXGT6hJ3b3PpWv9vRElzlWWFOBlfG95POaNI/jQTe8XlmiNgVsiZs+rtgD7iG
fq9AxQkLQWv+S0KJp2Veot9iq6XH//8j6WJD85i6T2LXI9ggqo8+LGOKPumWS5FFW91VJsPd/50V
CKUrVJCJsKZInEkm4n4SHe7G1t3TI5ktLf1hiTdNLZtJggE4IsaQ2kDG0/u70H/ySUvvSSnFMwJC
1FQQgsgD/rDCsVJmneUDUM5TeQM8BP5N5gj9KbElbAWW4ldisHN/ks8eflzas8pDgAK1JWsohYGk
hOtYjvWOsCMzau/D/sOSTb0AcBf2cCOj6s79Mb6l5G8QWNuPq5DmZYYy+HBMeVBBc4Mfxn0G6xGt
uKrFQTEu0nOY0xnf0hELPSDsc+dKduKF9erL6/mlk3FwqA7XMv8EtaN3YIn0jC4FbJoC1cnqJ1uv
y8vjivSdu4WlINC1dRn8mx78zojO4ReYkkqteG3+ApcSUfU/nIihU2w8SsM3UJXChmaU3zzSIIGD
8HvqxW17vn9EbuX+yRqJHx2Gnhg9CdcnGUxXY1HdXQzaFSVMQ9cm6O4nHHgL6iLbnpRWfx3/MYDN
F/KhSjf8Q5i3NdFfJj5OEjMQzVdDR7CRjYZ31OpDo18Gr+w7ub9+Y157eQSuVy6sctx5M6ucA/yo
mcGog+GTtW8hx1oZFOAQNAVnNwkasp/FubBkSN1OuR7f5zz+4DSU76Y45MVsQ0tcy6MELRyQ5X80
subiI3sJsUCFORvvG6yqDmjXbhzbdubYHI2nbrVqpu1JnMzyIMhab27pJlrpvbmLZ4jbmWnYRqsQ
BtwOcXr3I1fhucg67g1uDWZ4OOmMFqxruDg05r8+CnvsaSDaLBopzzImnWrSZ9VDxF2V2TquQJlt
RanuetML9SZ4n2+rVaSojGlKlUfuv4puUBsqNQpTflHCa/R8QYtvAkJxQLkzE3txlJAoX3vrvWvg
ia8owitLnv0V6gA1rO3CYVjgd6hC8WNsJysfEI6xJNzzoBjxz5bxPPTQISmK0gO8h2oLhGPzWnK3
PoHkYWBtqBcAPLdsuaxhGpidEKVpjLlhlGUxdQfib6hUEf+W/n9ZwXOdYPVMmvcum0aXKjBAu3P2
L70CleCIl/Q5d4nxv0QZdwbHCTS/kKWql/jlNt5oR/+bSxCWNNXZCoMz4GM8N3BCJK/4N+gR4yJg
5hkVyroc9yYWK00OLXs3/NKP1Yk7EQmyzOhwOOA3vv5FIxvP4rK8fS4/ov2C2dDJlVRKfGxCTZwm
kcwbYXo7IaAlF8li0rE/JSDrbfsbJ/GZ+dtnLHXozrnQEubF4SM2aSS7eqAhicLrwKsB/hVJh8N6
tW0ZeX9Lkbl50a6/NXCbZtdfdFT1vePuzdoCIVWJIhdTlm/d5LJCriwnQce/78qL4McMNnBP2nc1
209K13Q26/cFIqGdKPwlQQmXoA2ehZSOdCycpxJ9LF23k6g0xkJalNChM4ZxAKrHgKTT7a7ef5Zl
WgJrBT1bNTAOzZykQpdcUEgvbcrqmUETifLAqNq1ujn4Uk8zGr/pniQxJHwcTj7x9YKN9wBk6gSt
EdOoXOxhC4+kNA/9PJbcjKASuzQTPwC+xBpAaP08nJzDFOxAZlTyXlp/YJ0hVSICT9Dq5KIWgv8Z
42CL29GAtbyz+sS2E1bqBw5EJimXTUoz09jmd08K4GNduyj2XIHB2ro4IAmT94HoyeKXyFNTVRSa
ZiGoC8BBOCQ/GJek9ZEuyPenBaoDfs8zXubYU+MoQspN0VSPl5VlUlPVHjYlsbJsLy9WWk9TEnCM
ZjeByePdRQ6F71zQlZ4+egMV8u+eIr2VSrE81uNRwtup05lw2wZp9ClqhCTLUv1KgkdMOZpNvDTM
yYnZOEAmsQrhQB9cvnoK2x+xy9ISWB+PNdYsR2INtZ/GJ8On56Op3ziq93fcel6C/pngwmJZO8HD
YIAeFbqQBL08FtnEjCCLKGdJX8nOfazhiNidczlJtLRdIx4c74yYk+SWm7a8i/ou0ky2oG5yk7Av
WHXOiUOpjFWJKZnULQJa3xA6oap8RLvWJYYeztxOKWzdLas0LnGkzQCgt/YgBRQ+sEWvlvJS7ixu
Yu6sZYD4G4sQRB8JLsOBj++D31ZmXcU8fwPH9dwCue7nKkl9yDZ0JSAOD6OM07AM6ShwXLnsTBsb
xQmlQcZCpnqcf04YLixW1p7Lzn9fcgXs3zBD8GCpKAnNBRqhpE4dbkmbhukKgpCABm6tXm5mORrP
xEZQCFJRWPVFz3cAJSFj9uXtmZY7RE6tczz05hNhcU0bm1IoHqzbvSLy2vgORdInKP7y2orsrnyb
2ulnnP1xQbFdTL/Lq7ZBNeGTaAWkYDEEwidPtLZELDnmSEANb4o35Rte6PqjzNwdpCBWzmFZSo6v
oNoGXk3fUEa9jSezSA3uaBsYN7mbV1sPUfLPgrLjG0zF9ZTc9cBku+OoQX/XcrXmPzpTJ/v4ipPL
7dLUjJyZCOFb2SPEBH9LBy/SSIwfDJcy4RcErNWYXgVP+IFyn/9AmBOcXtSlHftGV3y9fKf+s4pc
eAGB90nybvvBSVN5RO4zAl7Dc4NDgErUU9/jMPcsJ1+nGdeFkooowXor3w5UsimfFbdAOLHMpBbN
eVG+yvh2wk9ZxdpvIJJeStRf3uBqwO8/kinWA9J11scC5WS9ER1ZekPUlE+0MEdAvlL001tNCn9a
9bEOfU3n0OPeL+DkxXCQb6cLNXTqRox0viwsTPvP3CDQM6HwY5lBNVvPGl8jzO0fcrW2R3oZRXta
MVwvw8oSHWRBlYV5yi6qMJrGjr2ZUP/l1uNvzHBMOV3kh2ptAofexQK2giCRv/nar4JNSg5Ud4u9
nFR9vRlgvJhnWWEsLpEcIG2OLLXtvjKca78zBGfddmP2VOaSow/mSnNfD1dSUHUNiqy/k3byq7v8
HlgLk1xdR/IYouVlqmQoDoD85z+ptGIzredrYDheR7G+JKRQXYmzbW0bmFt6a2OHL5qRvjKts/2c
99HW2fOHxPq2GNZ6yG5vFST95oTIU3SAqjEoxywNu7PFZdrCGXxP2q5lrgqahjylOkwtljkbIDsW
QwUtsniebUm/LFptbujLTMyjs2hXlTlp8KX08jRAcNVoMj7j8M0iSt5eVHz/mA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    update_i : out STD_LOGIC;
    rtc_0_update_t : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][7]\ : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC;
    sda_reg : out STD_LOGIC;
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_i_reg : out STD_LOGIC;
    update_i_reg_0 : out STD_LOGIC;
    \tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    update_t_reg_2 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    reset : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]\ : in STD_LOGIC;
    \data_reg[3][0]\ : in STD_LOGIC;
    sda_reg_0 : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal \^data_o_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[10]0\ : STD_LOGIC;
  signal \data_reg[11]0\ : STD_LOGIC;
  signal \data_reg[12]0\ : STD_LOGIC;
  signal \data_reg[13]0\ : STD_LOGIC;
  signal \data_reg[14]0\ : STD_LOGIC;
  signal \data_reg[15]0\ : STD_LOGIC;
  signal \data_reg[16]0\ : STD_LOGIC;
  signal \data_reg[17]0\ : STD_LOGIC;
  signal \data_reg[18]0\ : STD_LOGIC;
  signal \data_reg[19]0\ : STD_LOGIC;
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[20]0\ : STD_LOGIC;
  signal \data_reg[21]0\ : STD_LOGIC;
  signal \data_reg[22]0\ : STD_LOGIC;
  signal \data_reg[23]0\ : STD_LOGIC;
  signal \data_reg[24]0\ : STD_LOGIC;
  signal \data_reg[25]0\ : STD_LOGIC;
  signal \data_reg[27]0\ : STD_LOGIC;
  signal \data_reg[29]0\ : STD_LOGIC;
  signal \data_reg[30]0\ : STD_LOGIC;
  signal \data_reg[31]0\ : STD_LOGIC;
  signal \data_reg[32]0\ : STD_LOGIC;
  signal \data_reg[33]0\ : STD_LOGIC;
  signal \data_reg[34]0\ : STD_LOGIC;
  signal \data_reg[35]0\ : STD_LOGIC;
  signal \data_reg[36]0\ : STD_LOGIC;
  signal \data_reg[37]0\ : STD_LOGIC;
  signal \data_reg[38]0\ : STD_LOGIC;
  signal \data_reg[39]0\ : STD_LOGIC;
  signal \data_reg[40]0\ : STD_LOGIC;
  signal \data_reg[41]0\ : STD_LOGIC;
  signal \data_reg[42]0\ : STD_LOGIC;
  signal \data_reg[43]0\ : STD_LOGIC;
  signal \data_reg[44]0\ : STD_LOGIC;
  signal \data_reg[45]0\ : STD_LOGIC;
  signal \data_reg[46]0\ : STD_LOGIC;
  signal \data_reg[47]0\ : STD_LOGIC;
  signal \data_reg[48]0\ : STD_LOGIC;
  signal \data_reg[49]0\ : STD_LOGIC;
  signal \data_reg[50]0\ : STD_LOGIC;
  signal \data_reg[51]0\ : STD_LOGIC;
  signal \data_reg[52]0\ : STD_LOGIC;
  signal \data_reg[53]0\ : STD_LOGIC;
  signal \data_reg[54]0\ : STD_LOGIC;
  signal \data_reg[55]0\ : STD_LOGIC;
  signal \data_reg[56]0\ : STD_LOGIC;
  signal \data_reg[57]0\ : STD_LOGIC;
  signal \data_reg[58]0\ : STD_LOGIC;
  signal \data_reg[59]0\ : STD_LOGIC;
  signal \data_reg[60]0\ : STD_LOGIC;
  signal \data_reg[61]0\ : STD_LOGIC;
  signal \data_reg[62]0\ : STD_LOGIC;
  signal \data_reg[63]0\ : STD_LOGIC;
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_reg[7]0\ : STD_LOGIC;
  signal \data_reg[8]0\ : STD_LOGIC;
  signal \data_reg[9]0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[1]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[2]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[6]\ : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_100 : STD_LOGIC;
  signal registers_0_n_101 : STD_LOGIC;
  signal registers_0_n_102 : STD_LOGIC;
  signal registers_0_n_103 : STD_LOGIC;
  signal registers_0_n_104 : STD_LOGIC;
  signal registers_0_n_105 : STD_LOGIC;
  signal registers_0_n_106 : STD_LOGIC;
  signal registers_0_n_107 : STD_LOGIC;
  signal registers_0_n_108 : STD_LOGIC;
  signal registers_0_n_109 : STD_LOGIC;
  signal registers_0_n_110 : STD_LOGIC;
  signal registers_0_n_12 : STD_LOGIC;
  signal registers_0_n_2 : STD_LOGIC;
  signal registers_0_n_23 : STD_LOGIC;
  signal registers_0_n_35 : STD_LOGIC;
  signal registers_0_n_36 : STD_LOGIC;
  signal registers_0_n_39 : STD_LOGIC;
  signal registers_0_n_40 : STD_LOGIC;
  signal registers_0_n_41 : STD_LOGIC;
  signal registers_0_n_42 : STD_LOGIC;
  signal registers_0_n_43 : STD_LOGIC;
  signal registers_0_n_44 : STD_LOGIC;
  signal registers_0_n_46 : STD_LOGIC;
  signal registers_0_n_54 : STD_LOGIC;
  signal registers_0_n_55 : STD_LOGIC;
  signal registers_0_n_56 : STD_LOGIC;
  signal registers_0_n_57 : STD_LOGIC;
  signal registers_0_n_58 : STD_LOGIC;
  signal registers_0_n_59 : STD_LOGIC;
  signal registers_0_n_61 : STD_LOGIC;
  signal registers_0_n_62 : STD_LOGIC;
  signal registers_0_n_63 : STD_LOGIC;
  signal registers_0_n_65 : STD_LOGIC;
  signal registers_0_n_71 : STD_LOGIC;
  signal registers_0_n_74 : STD_LOGIC;
  signal registers_0_n_75 : STD_LOGIC;
  signal registers_0_n_78 : STD_LOGIC;
  signal registers_0_n_79 : STD_LOGIC;
  signal registers_0_n_80 : STD_LOGIC;
  signal registers_0_n_81 : STD_LOGIC;
  signal registers_0_n_82 : STD_LOGIC;
  signal registers_0_n_83 : STD_LOGIC;
  signal registers_0_n_84 : STD_LOGIC;
  signal registers_0_n_85 : STD_LOGIC;
  signal registers_0_n_86 : STD_LOGIC;
  signal registers_0_n_87 : STD_LOGIC;
  signal registers_0_n_88 : STD_LOGIC;
  signal registers_0_n_89 : STD_LOGIC;
  signal registers_0_n_90 : STD_LOGIC;
  signal registers_0_n_91 : STD_LOGIC;
  signal registers_0_n_92 : STD_LOGIC;
  signal registers_0_n_93 : STD_LOGIC;
  signal registers_0_n_94 : STD_LOGIC;
  signal registers_0_n_95 : STD_LOGIC;
  signal registers_0_n_96 : STD_LOGIC;
  signal registers_0_n_97 : STD_LOGIC;
  signal registers_0_n_98 : STD_LOGIC;
  signal registers_0_n_99 : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rtc_0_n_100 : STD_LOGIC;
  signal rtc_0_n_103 : STD_LOGIC;
  signal rtc_0_n_110 : STD_LOGIC;
  signal rtc_0_n_111 : STD_LOGIC;
  signal rtc_0_n_114 : STD_LOGIC;
  signal rtc_0_n_115 : STD_LOGIC;
  signal rtc_0_n_116 : STD_LOGIC;
  signal rtc_0_n_117 : STD_LOGIC;
  signal rtc_0_n_118 : STD_LOGIC;
  signal rtc_0_n_119 : STD_LOGIC;
  signal rtc_0_n_133 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_19 : STD_LOGIC;
  signal rtc_0_n_20 : STD_LOGIC;
  signal rtc_0_n_21 : STD_LOGIC;
  signal rtc_0_n_22 : STD_LOGIC;
  signal rtc_0_n_23 : STD_LOGIC;
  signal rtc_0_n_24 : STD_LOGIC;
  signal rtc_0_n_25 : STD_LOGIC;
  signal rtc_0_n_26 : STD_LOGIC;
  signal rtc_0_n_27 : STD_LOGIC;
  signal rtc_0_n_29 : STD_LOGIC;
  signal rtc_0_n_64 : STD_LOGIC;
  signal rtc_0_n_81 : STD_LOGIC;
  signal rtc_0_n_84 : STD_LOGIC;
  signal rtc_0_n_85 : STD_LOGIC;
  signal rtc_0_n_86 : STD_LOGIC;
  signal rtc_0_n_87 : STD_LOGIC;
  signal rtc_0_n_88 : STD_LOGIC;
  signal rtc_0_n_89 : STD_LOGIC;
  signal rtc_0_n_90 : STD_LOGIC;
  signal rtc_0_n_91 : STD_LOGIC;
  signal rtc_0_n_99 : STD_LOGIC;
  signal rtc_0_rd_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rtc_0_update_t\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal \^underflow\ : STD_LOGIC;
  signal \^update_i\ : STD_LOGIC;
  signal \^update_t_reg\ : STD_LOGIC;
  signal \^wr_reg_o_reg[2]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[4]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[5]\ : STD_LOGIC;
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
  \data_o_reg[7]\(3 downto 0) <= \^data_o_reg[7]\(3 downto 0);
  dout(3 downto 0) <= \^dout\(3 downto 0);
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[11]_1\ <= \^goreg_bm.dout_i_reg[11]_1\;
  \goreg_bm.dout_i_reg[12]_0\ <= \^goreg_bm.dout_i_reg[12]_0\;
  \goreg_bm.dout_i_reg[1]\ <= \^goreg_bm.dout_i_reg[1]\;
  \goreg_bm.dout_i_reg[2]\ <= \^goreg_bm.dout_i_reg[2]\;
  \goreg_bm.dout_i_reg[6]\ <= \^goreg_bm.dout_i_reg[6]\;
  rtc_0_update_t <= \^rtc_0_update_t\;
  underflow <= \^underflow\;
  update_i <= \^update_i\;
  update_t_reg <= \^update_t_reg\;
  \wr_reg_o_reg[2]\ <= \^wr_reg_o_reg[2]\;
  \wr_reg_o_reg[4]\ <= \^wr_reg_o_reg[4]\;
  \wr_reg_o_reg[5]\ <= \^wr_reg_o_reg[5]\;
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      \AWADDR_reg[8]\(4) => axi_controller_0_interface_aximm_AWADDR(8),
      \AWADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      \AWADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      \timeout_reg[13]\ => \timeout_reg[13]\,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => \^underflow\,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      D(7) => rtc_0_n_84,
      D(6) => rtc_0_n_85,
      D(5) => rtc_0_n_86,
      D(4) => rtc_0_n_87,
      D(3) => rtc_0_n_88,
      D(2) => rtc_0_n_89,
      D(1) => rtc_0_n_90,
      D(0) => rtc_0_n_91,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => registers_0_n_110,
      \data_reg[0][0]\(0) => \data_reg[0]_1\(0),
      \data_reg[0][0]_0\ => \data_reg[0][0]\,
      \data_reg[0][0]_1\ => rtc_0_n_103,
      \data_reg[0][0]_2\ => rtc_0_n_116,
      \data_reg[0][3]\ => rtc_0_n_117,
      \data_reg[0][4]\ => \data_reg[0][4]\,
      \data_reg[0][4]_0\ => \^goreg_bm.dout_i_reg[11]_1\,
      \data_reg[0][5]\ => \data_reg[0][5]\,
      \data_reg[0][6]\ => \data_reg[0][6]\,
      \data_reg[0][7]\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_0\ => \data_reg[0][7]_0\,
      \data_reg[10][0]\(0) => \data_reg[10]0\,
      \data_reg[11][0]\(0) => \data_reg[11]0\,
      \data_reg[12][0]\(0) => \data_reg[12]0\,
      \data_reg[13][0]\(0) => \data_reg[13]0\,
      \data_reg[14][0]\(0) => \data_reg[14]0\,
      \data_reg[15][0]\(0) => \data_reg[15]0\,
      \data_reg[16][0]\(0) => \data_reg[16]0\,
      \data_reg[17][0]\(0) => \data_reg[17]0\,
      \data_reg[18][0]\(0) => \data_reg[18]0\,
      \data_reg[19][0]\(0) => \data_reg[19]0\,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[1][0]_0\ => rtc_0_n_115,
      \data_reg[1][0]_1\ => \^goreg_bm.dout_i_reg[12]_0\,
      \data_reg[1][3]\ => rtc_0_n_111,
      \data_reg[1][4]\ => \data_reg[1][4]\,
      \data_reg[1][5]\ => \data_reg[1][5]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]_0\,
      \data_reg[1][6]\ => \data_reg[1][6]\,
      \data_reg[1][6]_0\ => \data_reg[1][6]_0\,
      \data_reg[1][7]\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_0\ => \data_reg[1][7]_0\,
      \data_reg[20][0]\(0) => \data_reg[20]0\,
      \data_reg[21][0]\(0) => \data_reg[21]0\,
      \data_reg[22][0]\(0) => \data_reg[22]0\,
      \data_reg[23][0]\(0) => \data_reg[23]0\,
      \data_reg[24][0]\(0) => \data_reg[24]0\,
      \data_reg[25][0]\(0) => \data_reg[25]0\,
      \data_reg[26][0]\ => rtc_0_n_64,
      \data_reg[27][0]\(0) => \data_reg[27]0\,
      \data_reg[28][0]\ => rtc_0_n_81,
      \data_reg[29][0]\(0) => \data_reg[29]0\,
      \data_reg[2][0]\ => registers_0_n_12,
      \data_reg[2][0]_0\ => rtc_0_n_119,
      \data_reg[2][0]_1\ => \^wr_reg_o_reg[4]\,
      \data_reg[2][1]\ => \data_reg[2][1]\,
      \data_reg[2][2]\ => registers_0_n_71,
      \data_reg[2][4]\ => \data_reg[2][4]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_2\ => rtc_0_n_110,
      \data_reg[2][5]\ => \data_reg[2][5]\,
      \data_reg[2][5]_0\ => \data_reg[2][5]_0\,
      \data_reg[2][6]\ => data3(0),
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][7]\ => \data_reg[2][7]\,
      \data_reg[2][7]_0\ => \data_reg[2][7]_0\,
      \data_reg[30][0]\(0) => \data_reg[30]0\,
      \data_reg[31][0]\(0) => \data_reg[31]0\,
      \data_reg[32][0]\(0) => \data_reg[32]0\,
      \data_reg[33][0]\(0) => \data_reg[33]0\,
      \data_reg[34][0]\(0) => \data_reg[34]0\,
      \data_reg[35][0]\(0) => \data_reg[35]0\,
      \data_reg[36][0]\(0) => \data_reg[36]0\,
      \data_reg[37][0]\(0) => \data_reg[37]0\,
      \data_reg[38][0]\(0) => \data_reg[38]0\,
      \data_reg[39][0]\(0) => \data_reg[39]0\,
      \data_reg[3][0]\ => \data_reg[3][2]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][1]\ => \data_reg[3][2]\(1),
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][2]\ => \data_reg[3][2]\(2),
      \data_reg[3][2]_0\ => \data_reg[3][2]_0\,
      \data_reg[3][5]\ => \^wr_reg_o_reg[5]\,
      \data_reg[40][0]\(0) => \data_reg[40]0\,
      \data_reg[41][0]\(0) => \data_reg[41]0\,
      \data_reg[42][0]\(0) => \data_reg[42]0\,
      \data_reg[43][0]\(0) => \data_reg[43]0\,
      \data_reg[44][0]\(0) => \data_reg[44]0\,
      \data_reg[45][0]\(0) => \data_reg[45]0\,
      \data_reg[46][0]\(0) => \data_reg[46]0\,
      \data_reg[47][0]\(0) => \data_reg[47]0\,
      \data_reg[48][0]\(0) => \data_reg[48]0\,
      \data_reg[49][0]\(0) => \data_reg[49]0\,
      \data_reg[4][0]\ => registers_0_n_2,
      \data_reg[4][0]_0\ => rtc_0_n_29,
      \data_reg[4][1]\ => \^goreg_bm.dout_i_reg[1]\,
      \data_reg[4][2]\ => \^goreg_bm.dout_i_reg[2]\,
      \data_reg[4][3]\ => \^wr_reg_o_reg[2]\,
      \data_reg[4][4]\ => \data_reg[4][4]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_1\ => rtc_0_n_118,
      \data_reg[4][5]\ => \data_reg[4][5]\,
      \data_reg[4][5]_0\ => \data_reg[4][5]_0\,
      \data_reg[4][6]\ => \data_reg[4][6]\,
      \data_reg[4][6]_0\ => \data_reg[4][6]_0\,
      \data_reg[4][7]\ => \data_reg[4][7]\,
      \data_reg[4][7]_0\ => \data_reg[4][7]_0\,
      \data_reg[50][0]\(0) => \data_reg[50]0\,
      \data_reg[51][0]\(0) => \data_reg[51]0\,
      \data_reg[52][0]\(0) => \data_reg[52]0\,
      \data_reg[53][0]\(0) => \data_reg[53]0\,
      \data_reg[54][0]\(0) => \data_reg[54]0\,
      \data_reg[55][0]\(0) => \data_reg[55]0\,
      \data_reg[56][0]\(0) => \data_reg[56]0\,
      \data_reg[57][0]\(0) => \data_reg[57]0\,
      \data_reg[58][0]\(0) => \data_reg[58]0\,
      \data_reg[59][0]\(0) => \data_reg[59]0\,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][0]_0\ => registers_0_n_75,
      \data_reg[5][0]_1\ => rtc_0_n_114,
      \data_reg[5][2]\ => registers_0_n_46,
      \data_reg[5][3]\ => \^goreg_bm.dout_i_reg[11]_0\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_1\,
      \data_reg[5][5]\ => \data_reg[5][5]\,
      \data_reg[5][5]_0\ => \data_reg[5][5]_0\,
      \data_reg[5][6]\ => \data_reg[5][6]\,
      \data_reg[5][6]_0\ => \data_reg[5][6]_0\,
      \data_reg[5][7]\ => \data_reg[5][7]\,
      \data_reg[5][7]_0\ => \data_reg[5][7]_0\,
      \data_reg[60][0]\(0) => \data_reg[60]0\,
      \data_reg[61][0]\(0) => \data_reg[61]0\,
      \data_reg[62][0]\(0) => \data_reg[62]0\,
      \data_reg[6][0]\ => \^update_t_reg\,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[6][4]_0\(1) => rtc_0_n_99,
      \data_reg[6][4]_0\(0) => rtc_0_n_100,
      \data_reg[6][6]\ => rtc_0_n_133,
      \data_reg[6][6]_0\ => \^goreg_bm.dout_i_reg[6]\,
      \data_reg[6][7]\(2) => \^data_o_reg[7]\(3),
      \data_reg[6][7]\(1) => \^data_o_reg[7]\(1),
      \data_reg[6][7]\(0) => rtc_0_data_o(3),
      \data_reg[7][0]\(0) => \data_reg[7]0\,
      \data_reg[8][0]\(0) => \data_reg[8]0\,
      \data_reg[9][0]\(0) => \data_reg[9]0\,
      dout(9 downto 4) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(3) => \^dout\(3),
      dout(2 downto 1) => \^dout\(1 downto 0),
      dout(0) => registers_0_fifo_read_RD_DATA(3),
      \goreg_bm.dout_i_reg[10]\ => registers_0_n_54,
      \goreg_bm.dout_i_reg[10]_0\ => registers_0_n_86,
      \goreg_bm.dout_i_reg[10]_1\ => registers_0_n_88,
      \goreg_bm.dout_i_reg[10]_2\ => registers_0_n_90,
      \goreg_bm.dout_i_reg[10]_3\ => registers_0_n_94,
      \goreg_bm.dout_i_reg[10]_4\ => registers_0_n_103,
      \goreg_bm.dout_i_reg[10]_5\ => registers_0_n_105,
      \goreg_bm.dout_i_reg[10]_6\ => registers_0_n_107,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => registers_0_n_55,
      \goreg_bm.dout_i_reg[11]_1\ => registers_0_n_83,
      \goreg_bm.dout_i_reg[11]_2\ => registers_0_n_89,
      \goreg_bm.dout_i_reg[11]_3\ => registers_0_n_91,
      \goreg_bm.dout_i_reg[11]_4\ => registers_0_n_104,
      \goreg_bm.dout_i_reg[11]_5\ => registers_0_n_108,
      \goreg_bm.dout_i_reg[12]\ => registers_0_n_43,
      \goreg_bm.dout_i_reg[12]_0\ => registers_0_n_59,
      \goreg_bm.dout_i_reg[12]_1\ => registers_0_n_63,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_3\ => registers_0_n_84,
      \goreg_bm.dout_i_reg[12]_4\ => registers_0_n_97,
      \goreg_bm.dout_i_reg[13]\ => registers_0_n_62,
      \goreg_bm.dout_i_reg[13]_0\ => registers_0_n_78,
      \goreg_bm.dout_i_reg[13]_1\ => registers_0_n_92,
      \goreg_bm.dout_i_reg[13]_2\ => registers_0_n_93,
      \goreg_bm.dout_i_reg[3]\ => registers_0_n_74,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => registers_0_n_41,
      \goreg_bm.dout_i_reg[8]_0\ => registers_0_n_42,
      \goreg_bm.dout_i_reg[8]_1\ => registers_0_n_56,
      \goreg_bm.dout_i_reg[8]_2\ => registers_0_n_58,
      \goreg_bm.dout_i_reg[8]_3\ => registers_0_n_79,
      \goreg_bm.dout_i_reg[8]_4\ => registers_0_n_85,
      \goreg_bm.dout_i_reg[8]_5\ => registers_0_n_87,
      \goreg_bm.dout_i_reg[8]_6\ => registers_0_n_96,
      \goreg_bm.dout_i_reg[8]_7\ => registers_0_n_101,
      \goreg_bm.dout_i_reg[8]_8\ => registers_0_n_102,
      \goreg_bm.dout_i_reg[8]_9\ => registers_0_n_106,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => registers_0_n_65,
      \goreg_bm.dout_i_reg[9]_1\ => registers_0_n_80,
      \goreg_bm.dout_i_reg[9]_2\ => registers_0_n_81,
      \goreg_bm.dout_i_reg[9]_3\ => registers_0_n_82,
      \goreg_bm.dout_i_reg[9]_4\ => registers_0_n_95,
      \goreg_bm.dout_i_reg[9]_5\ => registers_0_n_98,
      \goreg_bm.dout_i_reg[9]_6\ => registers_0_n_100,
      \guf.guf1.underflow_i_reg\ => registers_0_n_39,
      \guf.guf1.underflow_i_reg_0\ => registers_0_n_40,
      \guf.guf1.underflow_i_reg_1\ => registers_0_n_44,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_3\ => registers_0_n_99,
      \guf.guf1.underflow_i_reg_4\ => registers_0_n_109,
      \refresh_reg[1]\ => registers_0_n_61,
      \refresh_reg[3]\(0) => p_0_in(3),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => \inst/cnt\(2 downto 0),
      underflow => \^underflow\,
      update_i_reg => \^update_i\,
      update_i_reg_0 => registers_0_n_35,
      update_i_reg_1 => registers_0_n_36,
      update_i_reg_2 => update_i_reg,
      update_i_reg_3 => update_i_reg_0,
      update_i_reg_4 => registers_0_n_57,
      update_i_reg_5 => \^rtc_0_update_t\,
      update_t_reg => update_t_reg_0,
      update_t_reg_0 => update_t_reg_1,
      update_t_reg_1 => update_t_reg_2,
      \wr_data_reg[11]\(10) => rtc_0_n_17,
      \wr_data_reg[11]\(9) => rtc_0_n_18,
      \wr_data_reg[11]\(8) => rtc_0_n_19,
      \wr_data_reg[11]\(7) => rtc_0_n_20,
      \wr_data_reg[11]\(6) => rtc_0_n_21,
      \wr_data_reg[11]\(5) => rtc_0_n_22,
      \wr_data_reg[11]\(4) => rtc_0_n_23,
      \wr_data_reg[11]\(3) => rtc_0_n_24,
      \wr_data_reg[11]\(2) => rtc_0_n_25,
      \wr_data_reg[11]\(1) => rtc_0_n_26,
      \wr_data_reg[11]\(0) => rtc_0_n_27,
      \wr_data_reg[14]\(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      D(1) => \tmp_reg[0]\(0),
      D(0) => sda_reg,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      ack14_out => ack14_out,
      ack_reg => ack_reg,
      \bcnt_reg[0]\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => \cnt_reg[0]\,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      \cnt_reg[2]\(2 downto 0) => \inst/cnt\(2 downto 0),
      \data_o_reg[0]\ => rtc_0_n_29,
      \data_o_reg[0]_0\ => rtc_0_n_114,
      \data_o_reg[0]_1\ => rtc_0_n_115,
      \data_o_reg[0]_2\ => rtc_0_n_116,
      \data_o_reg[0]_3\ => rtc_0_n_119,
      \data_o_reg[3]\ => rtc_0_n_111,
      \data_o_reg[3]_0\ => rtc_0_n_117,
      \data_o_reg[4]\(1) => rtc_0_n_99,
      \data_o_reg[4]\(0) => rtc_0_n_100,
      \data_o_reg[4]_0\ => \data_o_reg[4]\,
      \data_o_reg[7]\(4 downto 1) => \^data_o_reg[7]\(3 downto 0),
      \data_o_reg[7]\(0) => rtc_0_data_o(3),
      \data_o_reg[7]_0\(7) => rtc_0_n_84,
      \data_o_reg[7]_0\(6) => rtc_0_n_85,
      \data_o_reg[7]_0\(5) => rtc_0_n_86,
      \data_o_reg[7]_0\(4) => rtc_0_n_87,
      \data_o_reg[7]_0\(3) => rtc_0_n_88,
      \data_o_reg[7]_0\(2) => rtc_0_n_89,
      \data_o_reg[7]_0\(1) => rtc_0_n_90,
      \data_o_reg[7]_0\(0) => rtc_0_n_91,
      \data_reg[0][0]\ => registers_0_n_61,
      \data_reg[0][0]_0\(0) => \data_reg[0]_1\(0),
      \data_reg[0][3]\ => registers_0_n_74,
      \data_reg[11][0]\ => registers_0_n_108,
      \data_reg[12][0]\ => registers_0_n_109,
      \data_reg[13][0]\ => registers_0_n_42,
      \data_reg[14][0]\ => registers_0_n_95,
      \data_reg[14][0]_0\ => registers_0_n_40,
      \data_reg[15][0]\ => registers_0_n_93,
      \data_reg[16][0]\ => registers_0_n_78,
      \data_reg[17][0]\ => registers_0_n_85,
      \data_reg[18][0]\ => registers_0_n_65,
      \data_reg[19][0]\ => registers_0_n_54,
      \data_reg[19][0]_0\ => registers_0_n_96,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[20][0]\ => registers_0_n_89,
      \data_reg[21][0]\ => registers_0_n_92,
      \data_reg[22][0]\ => registers_0_n_79,
      \data_reg[27][0]\ => registers_0_n_56,
      \data_reg[2][0]\ => registers_0_n_71,
      \data_reg[2][0]_0\ => registers_0_n_12,
      \data_reg[30][0]\ => registers_0_n_55,
      \data_reg[32][0]\ => registers_0_n_62,
      \data_reg[33][0]\ => registers_0_n_84,
      \data_reg[33][0]_0\ => registers_0_n_88,
      \data_reg[34][0]\ => registers_0_n_102,
      \data_reg[35][0]\ => registers_0_n_39,
      \data_reg[35][0]_0\ => registers_0_n_87,
      \data_reg[36][0]\ => registers_0_n_58,
      \data_reg[36][0]_0\ => registers_0_n_83,
      \data_reg[37][0]\ => registers_0_n_90,
      \data_reg[38][0]\ => registers_0_n_43,
      \data_reg[39][0]\ => registers_0_n_91,
      \data_reg[3][5]\ => registers_0_n_44,
      \data_reg[3][5]_0\ => registers_0_n_59,
      \data_reg[40][0]\ => registers_0_n_106,
      \data_reg[42][0]\ => registers_0_n_41,
      \data_reg[43][0]\ => registers_0_n_100,
      \data_reg[45][0]\ => registers_0_n_101,
      \data_reg[45][0]_0\ => registers_0_n_81,
      \data_reg[46][0]\ => registers_0_n_80,
      \data_reg[47][0]\ => registers_0_n_63,
      \data_reg[47][0]_0\ => registers_0_n_94,
      \data_reg[49][0]\ => registers_0_n_98,
      \data_reg[4][0]\ => registers_0_n_46,
      \data_reg[4][0]_0\ => registers_0_n_2,
      \data_reg[50][0]\ => registers_0_n_103,
      \data_reg[52][0]\ => registers_0_n_105,
      \data_reg[53][0]\ => registers_0_n_97,
      \data_reg[58][0]\ => registers_0_n_107,
      \data_reg[59][0]\ => registers_0_n_57,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][4]\ => registers_0_n_75,
      \data_reg[61][0]\ => registers_0_n_35,
      \data_reg[62][0]\ => registers_0_n_36,
      \data_reg[62][0]_0\ => registers_0_n_104,
      \data_reg[63][0]\ => registers_0_n_99,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[8][0]\ => registers_0_n_82,
      \data_reg[9][0]\ => registers_0_n_86,
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \data_reg[19]0\,
      \goreg_bm.dout_i_reg[11]\(0) => \data_reg[8]0\,
      \goreg_bm.dout_i_reg[11]_0\(0) => \data_reg[48]0\,
      \goreg_bm.dout_i_reg[11]_1\(0) => \data_reg[12]0\,
      \goreg_bm.dout_i_reg[11]_2\(0) => \data_reg[53]0\,
      \goreg_bm.dout_i_reg[11]_3\ => \^goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_4\ => rtc_0_n_103,
      \goreg_bm.dout_i_reg[11]_5\ => \^goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[12]\(0) => \data_reg[17]0\,
      \goreg_bm.dout_i_reg[12]_0\(0) => \data_reg[51]0\,
      \goreg_bm.dout_i_reg[12]_1\(0) => \data_reg[57]0\,
      \goreg_bm.dout_i_reg[12]_2\ => \^goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(0) => \data_reg[61]0\,
      \goreg_bm.dout_i_reg[13]_0\(0) => \data_reg[30]0\,
      \goreg_bm.dout_i_reg[13]_1\(0) => \data_reg[58]0\,
      \goreg_bm.dout_i_reg[13]_2\(0) => \data_reg[31]0\,
      \goreg_bm.dout_i_reg[13]_3\(0) => \data_reg[14]0\,
      \goreg_bm.dout_i_reg[13]_4\(0) => \data_reg[49]0\,
      \goreg_bm.dout_i_reg[1]\ => \^goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \^goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \^goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \data_reg[38]0\,
      \goreg_bm.dout_i_reg[9]\(0) => \data_reg[52]0\,
      \guf.guf1.underflow_i_reg\(0) => \data_reg[37]0\,
      i2c_rw_reg => i2c_rw_reg,
      i2c_rw_reg_0 => i2c_rw_reg_0,
      old_scl_reg => old_scl_reg,
      reset => reset,
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      scl_i => scl_i,
      scl_reg => scl_reg,
      scl_reg_0 => scl_reg_0,
      \scl_sr_reg[1]\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => sda_o_reg,
      sda_o_reg_0 => registers_0_n_110,
      sda_reg => sda_reg_0,
      \sda_sr_reg[1]\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      underflow => \^underflow\,
      update_i_reg(0) => \data_reg[23]0\,
      update_t_reg => \^rtc_0_update_t\,
      update_t_reg_0 => \^update_t_reg\,
      update_t_reg_1(0) => \data_reg[34]0\,
      update_t_reg_2(0) => \data_reg[46]0\,
      update_t_reg_3 => update_t_reg_3,
      \wr_data_reg[11]\ => \^update_i\,
      \wr_data_reg[11]_0\(0) => p_0_in(3),
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[0]\(0) => \data_reg[7]0\,
      \wr_reg_o_reg[0]_0\(0) => \data_reg[33]0\,
      \wr_reg_o_reg[1]\(0) => \data_reg[27]0\,
      \wr_reg_o_reg[1]_0\ => rtc_0_n_81,
      \wr_reg_o_reg[2]\ => \^wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_0\ => rtc_0_n_118,
      \wr_reg_o_reg[2]_1\ => rtc_0_n_133,
      \wr_reg_o_reg[3]\(10) => rtc_0_n_17,
      \wr_reg_o_reg[3]\(9) => rtc_0_n_18,
      \wr_reg_o_reg[3]\(8) => rtc_0_n_19,
      \wr_reg_o_reg[3]\(7) => rtc_0_n_20,
      \wr_reg_o_reg[3]\(6) => rtc_0_n_21,
      \wr_reg_o_reg[3]\(5) => rtc_0_n_22,
      \wr_reg_o_reg[3]\(4) => rtc_0_n_23,
      \wr_reg_o_reg[3]\(3) => rtc_0_n_24,
      \wr_reg_o_reg[3]\(2) => rtc_0_n_25,
      \wr_reg_o_reg[3]\(1) => rtc_0_n_26,
      \wr_reg_o_reg[3]\(0) => rtc_0_n_27,
      \wr_reg_o_reg[3]_0\(0) => \data_reg[20]0\,
      \wr_reg_o_reg[3]_1\(0) => \data_reg[39]0\,
      \wr_reg_o_reg[3]_2\(0) => \data_reg[11]0\,
      \wr_reg_o_reg[3]_3\(0) => \data_reg[10]0\,
      \wr_reg_o_reg[3]_4\(0) => \data_reg[13]0\,
      \wr_reg_o_reg[3]_5\(0) => \data_reg[42]0\,
      \wr_reg_o_reg[3]_6\(0) => \data_reg[50]0\,
      \wr_reg_o_reg[3]_7\(0) => \data_reg[9]0\,
      \wr_reg_o_reg[3]_8\(0) => \data_reg[43]0\,
      \wr_reg_o_reg[4]\(0) => \data_reg[54]0\,
      \wr_reg_o_reg[4]_0\(0) => \data_reg[62]0\,
      \wr_reg_o_reg[4]_1\(0) => \data_reg[56]0\,
      \wr_reg_o_reg[4]_10\ => \^wr_reg_o_reg[4]\,
      \wr_reg_o_reg[4]_11\ => rtc_0_n_110,
      \wr_reg_o_reg[4]_2\(0) => \data_reg[18]0\,
      \wr_reg_o_reg[4]_3\(0) => \data_reg[55]0\,
      \wr_reg_o_reg[4]_4\(0) => \data_reg[40]0\,
      \wr_reg_o_reg[4]_5\(0) => \data_reg[45]0\,
      \wr_reg_o_reg[4]_6\(0) => \data_reg[59]0\,
      \wr_reg_o_reg[4]_7\(0) => \data_reg[60]0\,
      \wr_reg_o_reg[4]_8\(0) => \data_reg[15]0\,
      \wr_reg_o_reg[4]_9\(0) => \data_reg[47]0\,
      \wr_reg_o_reg[5]\(0) => \data_reg[16]0\,
      \wr_reg_o_reg[5]_0\(0) => \data_reg[25]0\,
      \wr_reg_o_reg[5]_1\(0) => \data_reg[24]0\,
      \wr_reg_o_reg[5]_10\(0) => \data_reg[41]0\,
      \wr_reg_o_reg[5]_11\ => \^wr_reg_o_reg[5]\,
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_0\,
      \wr_reg_o_reg[5]_2\(0) => \data_reg[29]0\,
      \wr_reg_o_reg[5]_3\(0) => \data_reg[35]0\,
      \wr_reg_o_reg[5]_4\(0) => \data_reg[22]0\,
      \wr_reg_o_reg[5]_5\(0) => \data_reg[21]0\,
      \wr_reg_o_reg[5]_6\ => rtc_0_n_64,
      \wr_reg_o_reg[5]_7\(0) => \data_reg[32]0\,
      \wr_reg_o_reg[5]_8\(0) => \data_reg[44]0\,
      \wr_reg_o_reg[5]_9\(0) => \data_reg[36]0\
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
  signal \axi_controller_0/inst/cState\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][7]_i_1_n_0\ : STD_LOGIC;
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal \registers_0/data3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \registers_0/data_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[3]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \registers_0/inst/update_i\ : STD_LOGIC;
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \rtc_0/inst/ack14_out\ : STD_LOGIC;
  signal \rtc_0/p_0_in0_in\ : STD_LOGIC;
  signal \rtc_0/tmp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rtc_0_update_t : STD_LOGIC;
  signal rtcc_i_n_10 : STD_LOGIC;
  signal rtcc_i_n_11 : STD_LOGIC;
  signal rtcc_i_n_12 : STD_LOGIC;
  signal rtcc_i_n_13 : STD_LOGIC;
  signal rtcc_i_n_18 : STD_LOGIC;
  signal rtcc_i_n_20 : STD_LOGIC;
  signal rtcc_i_n_21 : STD_LOGIC;
  signal rtcc_i_n_26 : STD_LOGIC;
  signal rtcc_i_n_27 : STD_LOGIC;
  signal rtcc_i_n_28 : STD_LOGIC;
  signal rtcc_i_n_29 : STD_LOGIC;
  signal rtcc_i_n_30 : STD_LOGIC;
  signal rtcc_i_n_34 : STD_LOGIC;
  signal rtcc_i_n_35 : STD_LOGIC;
  signal rtcc_i_n_36 : STD_LOGIC;
  signal rtcc_i_n_37 : STD_LOGIC;
  signal rtcc_i_n_43 : STD_LOGIC;
  signal rtcc_i_n_45 : STD_LOGIC;
  signal rtcc_i_n_46 : STD_LOGIC;
  signal rtcc_i_n_48 : STD_LOGIC;
  signal rtcc_i_n_49 : STD_LOGIC;
  signal rtcc_i_n_51 : STD_LOGIC;
  signal rtcc_i_n_52 : STD_LOGIC;
  signal rtcc_i_n_53 : STD_LOGIC;
  signal rtcc_i_n_58 : STD_LOGIC;
  signal rtcc_i_n_59 : STD_LOGIC;
  signal rtcc_i_n_60 : STD_LOGIC;
  signal rtcc_i_n_61 : STD_LOGIC;
  signal rtcc_i_n_62 : STD_LOGIC;
  signal rtcc_i_n_63 : STD_LOGIC;
  signal rtcc_i_n_64 : STD_LOGIC;
  signal rtcc_i_n_65 : STD_LOGIC;
  signal rtcc_i_n_66 : STD_LOGIC;
  signal rtcc_i_n_67 : STD_LOGIC;
  signal rtcc_i_n_68 : STD_LOGIC;
  signal rtcc_i_n_69 : STD_LOGIC;
  signal rtcc_i_n_70 : STD_LOGIC;
  signal rtcc_i_n_71 : STD_LOGIC;
  signal rtcc_i_n_72 : STD_LOGIC;
  signal rtcc_i_n_73 : STD_LOGIC;
  signal rtcc_i_n_74 : STD_LOGIC;
  signal rtcc_i_n_75 : STD_LOGIC;
  signal rtcc_i_n_76 : STD_LOGIC;
  signal rtcc_i_n_77 : STD_LOGIC;
  signal rtcc_i_n_78 : STD_LOGIC;
  signal rtcc_i_n_79 : STD_LOGIC;
  signal rtcc_i_n_80 : STD_LOGIC;
  signal rtcc_i_n_81 : STD_LOGIC;
  signal rtcc_i_n_82 : STD_LOGIC;
  signal rtcc_i_n_83 : STD_LOGIC;
  signal rtcc_i_n_84 : STD_LOGIC;
  signal rtcc_i_n_86 : STD_LOGIC;
  signal rtcc_i_n_87 : STD_LOGIC;
  signal rtcc_i_n_88 : STD_LOGIC;
  signal rtcc_i_n_89 : STD_LOGIC;
  signal rtcc_i_n_9 : STD_LOGIC;
  signal rtcc_i_n_90 : STD_LOGIC;
  signal rtcc_i_n_91 : STD_LOGIC;
  signal rtcc_i_n_92 : STD_LOGIC;
  signal scl_i_1_n_0 : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
begin
  sda_o <= \^sda_o\;
\data[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(4),
      O => \data[0][4]_i_1_n_0\
    );
\data[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_91,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(5),
      O => \data[0][5]_i_1_n_0\
    );
\data[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_46,
      I1 => rtcc_i_n_67,
      I2 => rtcc_i_n_69,
      I3 => \registers_0/data_reg[0]_1\(6),
      O => \data[0][6]_i_1_n_0\
    );
\data[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_70,
      I5 => \registers_0/data_reg[0]_1\(7),
      O => \data[0][7]_i_1_n_0\
    );
\data[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(4),
      O => \data[1][4]_i_1_n_0\
    );
\data[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_92,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(5),
      O => \data[1][5]_i_1_n_0\
    );
\data[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_67,
      I1 => rtcc_i_n_45,
      I2 => rtcc_i_n_73,
      I3 => \registers_0/data_reg[1]_0\(6),
      O => \data[1][6]_i_1_n_0\
    );
\data[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_74,
      I5 => \registers_0/data_reg[1]_0\(7),
      O => \data[1][7]_i_1_n_0\
    );
\data[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_90,
      I3 => rtcc_i_n_89,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_21,
      O => \data[2][4]_i_1_n_0\
    );
\data[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_88,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_20,
      O => \data[2][5]_i_1_n_0\
    );
\data[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_72,
      I5 => \registers_0/data3\(0),
      O => \data[2][6]_i_1_n_0\
    );
\data[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_72,
      I5 => rtcc_i_n_18,
      O => \data[2][7]_i_1_n_0\
    );
\data[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_80,
      I1 => rtcc_i_n_78,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(0),
      O => \data[3][0]_i_1_n_0\
    );
\data[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFEAEAEA00"
    )
        port map (
      I0 => rtcc_i_n_64,
      I1 => \registers_0/data_reg[3]_3\(0),
      I2 => rtcc_i_n_61,
      I3 => rtcc_i_n_76,
      I4 => rtcc_i_n_34,
      I5 => \registers_0/data_reg[3]_3\(1),
      O => \data[3][1]_i_1_n_0\
    );
\data[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_60,
      I1 => rtcc_i_n_79,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(2),
      O => \data[3][2]_i_1_n_0\
    );
\data[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_62,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_13,
      O => \data[4][4]_i_1_n_0\
    );
\data[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_63,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_12,
      O => \data[4][5]_i_1_n_0\
    );
\data[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_11,
      O => \data[4][6]_i_1_n_0\
    );
\data[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_10,
      O => \data[4][7]_i_1_n_0\
    );
\data[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => rtcc_i_n_77,
      I1 => rtcc_i_n_26,
      I2 => rtcc_i_n_68,
      I3 => rtcc_i_n_66,
      I4 => rtcc_i_n_30,
      O => \data[5][4]_i_1_n_0\
    );
\data[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(5),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_29,
      O => \data[5][5]_i_1_n_0\
    );
\data[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_28,
      O => \data[5][6]_i_1_n_0\
    );
\data[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_27,
      O => \data[5][7]_i_1_n_0\
    );
i2c_rw_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA338A00"
    )
        port map (
      I0 => \rtc_0/tmp\(0),
      I1 => \rtc_0/inst/ack14_out\,
      I2 => reset,
      I3 => rtcc_i_n_81,
      I4 => rtcc_i_n_37,
      O => i2c_rw_i_1_n_0
    );
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      Q(5 downto 2) => \axi_controller_0/inst/cState\(5 downto 2),
      Q(1) => rtcc_i_n_43,
      Q(0) => \axi_controller_0/inst/cState\(0),
      ack14_out => \rtc_0/inst/ack14_out\,
      ack_reg => rtcc_i_n_48,
      \bcnt_reg[0]\ => rtcc_i_n_49,
      \bcnt_reg[0]_0\ => rtcc_i_n_86,
      \bcnt_reg[1]\ => rtcc_i_n_81,
      \bcnt_reg[1]_0\ => rtcc_i_n_84,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => rtcc_i_n_87,
      \cnt_reg[1]\ => rtcc_i_n_83,
      data3(0) => \registers_0/data3\(0),
      \data_o_reg[4]\ => rtcc_i_n_77,
      \data_o_reg[7]\(3 downto 0) => rtc_0_data_o(7 downto 4),
      \data_reg[0][0]\ => rtcc_i_n_69,
      \data_reg[0][4]\ => \data[0][4]_i_1_n_0\,
      \data_reg[0][5]\ => \data[0][5]_i_1_n_0\,
      \data_reg[0][6]\ => \data[0][6]_i_1_n_0\,
      \data_reg[0][7]\(3 downto 0) => \registers_0/data_reg[0]_1\(7 downto 4),
      \data_reg[0][7]_0\ => \data[0][7]_i_1_n_0\,
      \data_reg[1][4]\ => \data[1][4]_i_1_n_0\,
      \data_reg[1][5]\ => rtcc_i_n_76,
      \data_reg[1][5]_0\ => \data[1][5]_i_1_n_0\,
      \data_reg[1][6]\ => rtcc_i_n_9,
      \data_reg[1][6]_0\ => \data[1][6]_i_1_n_0\,
      \data_reg[1][7]\(3 downto 0) => \registers_0/data_reg[1]_0\(7 downto 4),
      \data_reg[1][7]_0\ => \data[1][7]_i_1_n_0\,
      \data_reg[2][1]\ => rtcc_i_n_89,
      \data_reg[2][4]\ => rtcc_i_n_21,
      \data_reg[2][4]_0\ => rtcc_i_n_88,
      \data_reg[2][4]_1\ => \data[2][4]_i_1_n_0\,
      \data_reg[2][5]\ => rtcc_i_n_20,
      \data_reg[2][5]_0\ => \data[2][5]_i_1_n_0\,
      \data_reg[2][6]\ => \data[2][6]_i_1_n_0\,
      \data_reg[2][7]\ => rtcc_i_n_18,
      \data_reg[2][7]_0\ => \data[2][7]_i_1_n_0\,
      \data_reg[3][0]\ => \data[3][0]_i_1_n_0\,
      \data_reg[3][1]\ => \data[3][1]_i_1_n_0\,
      \data_reg[3][2]\(2 downto 0) => \registers_0/data_reg[3]_3\(2 downto 0),
      \data_reg[3][2]_0\ => \data[3][2]_i_1_n_0\,
      \data_reg[4][4]\ => rtcc_i_n_13,
      \data_reg[4][4]_0\ => \data[4][4]_i_1_n_0\,
      \data_reg[4][5]\ => rtcc_i_n_12,
      \data_reg[4][5]_0\ => \data[4][5]_i_1_n_0\,
      \data_reg[4][6]\ => rtcc_i_n_11,
      \data_reg[4][6]_0\ => \data[4][6]_i_1_n_0\,
      \data_reg[4][7]\ => rtcc_i_n_10,
      \data_reg[4][7]_0\ => \data[4][7]_i_1_n_0\,
      \data_reg[5][4]\ => rtcc_i_n_30,
      \data_reg[5][4]_0\ => rtcc_i_n_66,
      \data_reg[5][4]_1\ => \data[5][4]_i_1_n_0\,
      \data_reg[5][5]\ => rtcc_i_n_29,
      \data_reg[5][5]_0\ => \data[5][5]_i_1_n_0\,
      \data_reg[5][6]\ => rtcc_i_n_28,
      \data_reg[5][6]_0\ => \data[5][6]_i_1_n_0\,
      \data_reg[5][7]\ => rtcc_i_n_27,
      \data_reg[5][7]_0\ => \data[5][7]_i_1_n_0\,
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(7 downto 4),
      \goreg_bm.dout_i_reg[0]\ => rtcc_i_n_80,
      \goreg_bm.dout_i_reg[11]\ => rtcc_i_n_26,
      \goreg_bm.dout_i_reg[11]_0\ => rtcc_i_n_59,
      \goreg_bm.dout_i_reg[11]_1\ => rtcc_i_n_70,
      \goreg_bm.dout_i_reg[12]\ => rtcc_i_n_73,
      \goreg_bm.dout_i_reg[12]_0\ => rtcc_i_n_74,
      \goreg_bm.dout_i_reg[1]\ => rtcc_i_n_64,
      \goreg_bm.dout_i_reg[2]\ => rtcc_i_n_60,
      \goreg_bm.dout_i_reg[4]\ => rtcc_i_n_62,
      \goreg_bm.dout_i_reg[4]_0\ => rtcc_i_n_90,
      \goreg_bm.dout_i_reg[5]\ => rtcc_i_n_63,
      \goreg_bm.dout_i_reg[5]_0\ => rtcc_i_n_91,
      \goreg_bm.dout_i_reg[5]_1\ => rtcc_i_n_92,
      \goreg_bm.dout_i_reg[6]\ => rtcc_i_n_67,
      \goreg_bm.dout_i_reg[9]\ => rtcc_i_n_65,
      \guf.guf1.underflow_i_reg\ => rtcc_i_n_61,
      i2c_rw_reg => rtcc_i_n_37,
      i2c_rw_reg_0 => i2c_rw_i_1_n_0,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      old_scl_reg => rtcc_i_n_82,
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtcc_i_n_36,
      scl_reg_0 => scl_i_1_n_0,
      \scl_sr_reg[1]\(1) => rtcc_i_n_52,
      \scl_sr_reg[1]\(0) => rtcc_i_n_53,
      sda_i => sda_i,
      sda_o => \^sda_o\,
      sda_o_reg => sda_o_i_1_n_0,
      sda_reg => rtcc_i_n_35,
      sda_reg_0 => sda_i_1_n_0,
      \sda_sr_reg[1]\(1) => \rtc_0/p_0_in0_in\,
      \sda_sr_reg[1]\(0) => rtcc_i_n_51,
      \timeout_reg[13]\ => \timeout[13]_i_1_n_0\,
      \tmp_reg[0]\(0) => \rtc_0/tmp\(0),
      underflow => fifo_generator_1_underflow,
      update_i => \registers_0/inst/update_i\,
      update_i_reg => rtcc_i_n_45,
      update_i_reg_0 => rtcc_i_n_46,
      update_t_reg => rtcc_i_n_58,
      update_t_reg_0 => rtcc_i_n_71,
      update_t_reg_1 => rtcc_i_n_78,
      update_t_reg_2 => rtcc_i_n_79,
      update_t_reg_3 => update_t_i_1_n_0,
      \wr_reg_o_reg[2]\ => rtcc_i_n_75,
      \wr_reg_o_reg[4]\ => rtcc_i_n_72,
      \wr_reg_o_reg[5]\ => rtcc_i_n_34,
      \wr_reg_o_reg[5]_0\ => rtcc_i_n_68
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => rtcc_i_n_52,
      I2 => rtcc_i_n_53,
      I3 => rtcc_i_n_36,
      O => scl_i_1_n_0
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \rtc_0/p_0_in0_in\,
      I2 => rtcc_i_n_51,
      I3 => rtcc_i_n_35,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFFFBABAFF00"
    )
        port map (
      I0 => rtcc_i_n_83,
      I1 => rtcc_i_n_84,
      I2 => rtcc_i_n_49,
      I3 => rtcc_i_n_87,
      I4 => rtcc_i_n_82,
      I5 => \^sda_o\,
      O => sda_o_i_1_n_0
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => rtcc_i_n_43,
      I1 => \axi_controller_0/inst/cState\(5),
      I2 => \axi_controller_0/inst/cState\(3),
      I3 => \axi_controller_0/inst/cState\(2),
      I4 => \axi_controller_0/inst/cState\(4),
      I5 => \axi_controller_0/inst/cState\(0),
      O => \timeout[13]_i_1_n_0\
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => rtcc_i_n_37,
      I1 => rtcc_i_n_86,
      I2 => rtcc_i_n_48,
      I3 => reset,
      I4 => rtc_0_update_t,
      O => update_t_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
