
Plant_movement_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000158  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00024a84  08000160  08000160  00001160  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000988c  08024be4  08024be4  00025be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802e470  0802e470  000302cc  2**0
                  CONTENTS
  4 .ARM          00000008  0802e470  0802e470  0002f470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802e478  0802e478  000302cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802e478  0802e478  0002f478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802e47c  0802e47c  0002f47c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0802e480  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013140  200002d0  0802e74c  000302d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20013410  0802e74c  00030410  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000302cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00051b5e  00000000  00000000  00030302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b43e  00000000  00000000  00081e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000036c0  00000000  00000000  0008d2a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002a27  00000000  00000000  00090960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001514d  00000000  00000000  00093387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000571d5  00000000  00000000  000a84d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113597  00000000  00000000  000ff6a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00212c40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000f344  00000000  00000000  00212c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00221fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000160 <__do_global_dtors_aux>:
 8000160:	b510      	push	{r4, lr}
 8000162:	4c05      	ldr	r4, [pc, #20]	@ (8000178 <__do_global_dtors_aux+0x18>)
 8000164:	7823      	ldrb	r3, [r4, #0]
 8000166:	b933      	cbnz	r3, 8000176 <__do_global_dtors_aux+0x16>
 8000168:	4b04      	ldr	r3, [pc, #16]	@ (800017c <__do_global_dtors_aux+0x1c>)
 800016a:	b113      	cbz	r3, 8000172 <__do_global_dtors_aux+0x12>
 800016c:	4804      	ldr	r0, [pc, #16]	@ (8000180 <__do_global_dtors_aux+0x20>)
 800016e:	f3af 8000 	nop.w
 8000172:	2301      	movs	r3, #1
 8000174:	7023      	strb	r3, [r4, #0]
 8000176:	bd10      	pop	{r4, pc}
 8000178:	200002d0 	.word	0x200002d0
 800017c:	00000000 	.word	0x00000000
 8000180:	08024bcc 	.word	0x08024bcc

08000184 <frame_dummy>:
 8000184:	b508      	push	{r3, lr}
 8000186:	4b03      	ldr	r3, [pc, #12]	@ (8000194 <frame_dummy+0x10>)
 8000188:	b11b      	cbz	r3, 8000192 <frame_dummy+0xe>
 800018a:	4903      	ldr	r1, [pc, #12]	@ (8000198 <frame_dummy+0x14>)
 800018c:	4803      	ldr	r0, [pc, #12]	@ (800019c <frame_dummy+0x18>)
 800018e:	f3af 8000 	nop.w
 8000192:	bd08      	pop	{r3, pc}
 8000194:	00000000 	.word	0x00000000
 8000198:	200002d4 	.word	0x200002d4
 800019c:	08024bcc 	.word	0x08024bcc

080001a0 <strlen>:
 80001a0:	4603      	mov	r3, r0
 80001a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001a6:	2a00      	cmp	r2, #0
 80001a8:	d1fb      	bne.n	80001a2 <strlen+0x2>
 80001aa:	1a18      	subs	r0, r3, r0
 80001ac:	3801      	subs	r0, #1
 80001ae:	4770      	bx	lr

080001b0 <__aeabi_drsub>:
 80001b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001b4:	e002      	b.n	80001bc <__adddf3>
 80001b6:	bf00      	nop

080001b8 <__aeabi_dsub>:
 80001b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001bc <__adddf3>:
 80001bc:	b530      	push	{r4, r5, lr}
 80001be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001c6:	ea94 0f05 	teq	r4, r5
 80001ca:	bf08      	it	eq
 80001cc:	ea90 0f02 	teqeq	r0, r2
 80001d0:	bf1f      	itttt	ne
 80001d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001e2:	f000 80e2 	beq.w	80003aa <__adddf3+0x1ee>
 80001e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ee:	bfb8      	it	lt
 80001f0:	426d      	neglt	r5, r5
 80001f2:	dd0c      	ble.n	800020e <__adddf3+0x52>
 80001f4:	442c      	add	r4, r5
 80001f6:	ea80 0202 	eor.w	r2, r0, r2
 80001fa:	ea81 0303 	eor.w	r3, r1, r3
 80001fe:	ea82 0000 	eor.w	r0, r2, r0
 8000202:	ea83 0101 	eor.w	r1, r3, r1
 8000206:	ea80 0202 	eor.w	r2, r0, r2
 800020a:	ea81 0303 	eor.w	r3, r1, r3
 800020e:	2d36      	cmp	r5, #54	@ 0x36
 8000210:	bf88      	it	hi
 8000212:	bd30      	pophi	{r4, r5, pc}
 8000214:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000218:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800021c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000220:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000224:	d002      	beq.n	800022c <__adddf3+0x70>
 8000226:	4240      	negs	r0, r0
 8000228:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800022c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000230:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000234:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000238:	d002      	beq.n	8000240 <__adddf3+0x84>
 800023a:	4252      	negs	r2, r2
 800023c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000240:	ea94 0f05 	teq	r4, r5
 8000244:	f000 80a7 	beq.w	8000396 <__adddf3+0x1da>
 8000248:	f1a4 0401 	sub.w	r4, r4, #1
 800024c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000250:	db0d      	blt.n	800026e <__adddf3+0xb2>
 8000252:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000256:	fa22 f205 	lsr.w	r2, r2, r5
 800025a:	1880      	adds	r0, r0, r2
 800025c:	f141 0100 	adc.w	r1, r1, #0
 8000260:	fa03 f20e 	lsl.w	r2, r3, lr
 8000264:	1880      	adds	r0, r0, r2
 8000266:	fa43 f305 	asr.w	r3, r3, r5
 800026a:	4159      	adcs	r1, r3
 800026c:	e00e      	b.n	800028c <__adddf3+0xd0>
 800026e:	f1a5 0520 	sub.w	r5, r5, #32
 8000272:	f10e 0e20 	add.w	lr, lr, #32
 8000276:	2a01      	cmp	r2, #1
 8000278:	fa03 fc0e 	lsl.w	ip, r3, lr
 800027c:	bf28      	it	cs
 800027e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000282:	fa43 f305 	asr.w	r3, r3, r5
 8000286:	18c0      	adds	r0, r0, r3
 8000288:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800028c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000290:	d507      	bpl.n	80002a2 <__adddf3+0xe6>
 8000292:	f04f 0e00 	mov.w	lr, #0
 8000296:	f1dc 0c00 	rsbs	ip, ip, #0
 800029a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800029e:	eb6e 0101 	sbc.w	r1, lr, r1
 80002a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002a6:	d31b      	bcc.n	80002e0 <__adddf3+0x124>
 80002a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ac:	d30c      	bcc.n	80002c8 <__adddf3+0x10c>
 80002ae:	0849      	lsrs	r1, r1, #1
 80002b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002b8:	f104 0401 	add.w	r4, r4, #1
 80002bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002c4:	f080 809a 	bcs.w	80003fc <__adddf3+0x240>
 80002c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002cc:	bf08      	it	eq
 80002ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002d2:	f150 0000 	adcs.w	r0, r0, #0
 80002d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002da:	ea41 0105 	orr.w	r1, r1, r5
 80002de:	bd30      	pop	{r4, r5, pc}
 80002e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002e4:	4140      	adcs	r0, r0
 80002e6:	eb41 0101 	adc.w	r1, r1, r1
 80002ea:	3c01      	subs	r4, #1
 80002ec:	bf28      	it	cs
 80002ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002f2:	d2e9      	bcs.n	80002c8 <__adddf3+0x10c>
 80002f4:	f091 0f00 	teq	r1, #0
 80002f8:	bf04      	itt	eq
 80002fa:	4601      	moveq	r1, r0
 80002fc:	2000      	moveq	r0, #0
 80002fe:	fab1 f381 	clz	r3, r1
 8000302:	bf08      	it	eq
 8000304:	3320      	addeq	r3, #32
 8000306:	f1a3 030b 	sub.w	r3, r3, #11
 800030a:	f1b3 0220 	subs.w	r2, r3, #32
 800030e:	da0c      	bge.n	800032a <__adddf3+0x16e>
 8000310:	320c      	adds	r2, #12
 8000312:	dd08      	ble.n	8000326 <__adddf3+0x16a>
 8000314:	f102 0c14 	add.w	ip, r2, #20
 8000318:	f1c2 020c 	rsb	r2, r2, #12
 800031c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000320:	fa21 f102 	lsr.w	r1, r1, r2
 8000324:	e00c      	b.n	8000340 <__adddf3+0x184>
 8000326:	f102 0214 	add.w	r2, r2, #20
 800032a:	bfd8      	it	le
 800032c:	f1c2 0c20 	rsble	ip, r2, #32
 8000330:	fa01 f102 	lsl.w	r1, r1, r2
 8000334:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000338:	bfdc      	itt	le
 800033a:	ea41 010c 	orrle.w	r1, r1, ip
 800033e:	4090      	lslle	r0, r2
 8000340:	1ae4      	subs	r4, r4, r3
 8000342:	bfa2      	ittt	ge
 8000344:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000348:	4329      	orrge	r1, r5
 800034a:	bd30      	popge	{r4, r5, pc}
 800034c:	ea6f 0404 	mvn.w	r4, r4
 8000350:	3c1f      	subs	r4, #31
 8000352:	da1c      	bge.n	800038e <__adddf3+0x1d2>
 8000354:	340c      	adds	r4, #12
 8000356:	dc0e      	bgt.n	8000376 <__adddf3+0x1ba>
 8000358:	f104 0414 	add.w	r4, r4, #20
 800035c:	f1c4 0220 	rsb	r2, r4, #32
 8000360:	fa20 f004 	lsr.w	r0, r0, r4
 8000364:	fa01 f302 	lsl.w	r3, r1, r2
 8000368:	ea40 0003 	orr.w	r0, r0, r3
 800036c:	fa21 f304 	lsr.w	r3, r1, r4
 8000370:	ea45 0103 	orr.w	r1, r5, r3
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f1c4 040c 	rsb	r4, r4, #12
 800037a:	f1c4 0220 	rsb	r2, r4, #32
 800037e:	fa20 f002 	lsr.w	r0, r0, r2
 8000382:	fa01 f304 	lsl.w	r3, r1, r4
 8000386:	ea40 0003 	orr.w	r0, r0, r3
 800038a:	4629      	mov	r1, r5
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	fa21 f004 	lsr.w	r0, r1, r4
 8000392:	4629      	mov	r1, r5
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f094 0f00 	teq	r4, #0
 800039a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800039e:	bf06      	itte	eq
 80003a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003a4:	3401      	addeq	r4, #1
 80003a6:	3d01      	subne	r5, #1
 80003a8:	e74e      	b.n	8000248 <__adddf3+0x8c>
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf18      	it	ne
 80003b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b4:	d029      	beq.n	800040a <__adddf3+0x24e>
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	d005      	beq.n	80003ce <__adddf3+0x212>
 80003c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003c6:	bf04      	itt	eq
 80003c8:	4619      	moveq	r1, r3
 80003ca:	4610      	moveq	r0, r2
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea91 0f03 	teq	r1, r3
 80003d2:	bf1e      	ittt	ne
 80003d4:	2100      	movne	r1, #0
 80003d6:	2000      	movne	r0, #0
 80003d8:	bd30      	popne	{r4, r5, pc}
 80003da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003de:	d105      	bne.n	80003ec <__adddf3+0x230>
 80003e0:	0040      	lsls	r0, r0, #1
 80003e2:	4149      	adcs	r1, r1
 80003e4:	bf28      	it	cs
 80003e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ea:	bd30      	pop	{r4, r5, pc}
 80003ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003f0:	bf3c      	itt	cc
 80003f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003f6:	bd30      	popcc	{r4, r5, pc}
 80003f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000400:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000404:	f04f 0000 	mov.w	r0, #0
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf1a      	itte	ne
 8000410:	4619      	movne	r1, r3
 8000412:	4610      	movne	r0, r2
 8000414:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000418:	bf1c      	itt	ne
 800041a:	460b      	movne	r3, r1
 800041c:	4602      	movne	r2, r0
 800041e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000422:	bf06      	itte	eq
 8000424:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000428:	ea91 0f03 	teqeq	r1, r3
 800042c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	bf00      	nop

08000434 <__aeabi_ui2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f04f 0500 	mov.w	r5, #0
 800044c:	f04f 0100 	mov.w	r1, #0
 8000450:	e750      	b.n	80002f4 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_i2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800046c:	bf48      	it	mi
 800046e:	4240      	negmi	r0, r0
 8000470:	f04f 0100 	mov.w	r1, #0
 8000474:	e73e      	b.n	80002f4 <__adddf3+0x138>
 8000476:	bf00      	nop

08000478 <__aeabi_f2d>:
 8000478:	0042      	lsls	r2, r0, #1
 800047a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800047e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000482:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000486:	bf1f      	itttt	ne
 8000488:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800048c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000490:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000494:	4770      	bxne	lr
 8000496:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800049a:	bf08      	it	eq
 800049c:	4770      	bxeq	lr
 800049e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004a2:	bf04      	itt	eq
 80004a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004b8:	e71c      	b.n	80002f4 <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_ul2d>:
 80004bc:	ea50 0201 	orrs.w	r2, r0, r1
 80004c0:	bf08      	it	eq
 80004c2:	4770      	bxeq	lr
 80004c4:	b530      	push	{r4, r5, lr}
 80004c6:	f04f 0500 	mov.w	r5, #0
 80004ca:	e00a      	b.n	80004e2 <__aeabi_l2d+0x16>

080004cc <__aeabi_l2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004da:	d502      	bpl.n	80004e2 <__aeabi_l2d+0x16>
 80004dc:	4240      	negs	r0, r0
 80004de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ee:	f43f aed8 	beq.w	80002a2 <__adddf3+0xe6>
 80004f2:	f04f 0203 	mov.w	r2, #3
 80004f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004fa:	bf18      	it	ne
 80004fc:	3203      	addne	r2, #3
 80004fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000502:	bf18      	it	ne
 8000504:	3203      	addne	r2, #3
 8000506:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000512:	fa20 f002 	lsr.w	r0, r0, r2
 8000516:	fa01 fe03 	lsl.w	lr, r1, r3
 800051a:	ea40 000e 	orr.w	r0, r0, lr
 800051e:	fa21 f102 	lsr.w	r1, r1, r2
 8000522:	4414      	add	r4, r2
 8000524:	e6bd      	b.n	80002a2 <__adddf3+0xe6>
 8000526:	bf00      	nop

08000528 <__aeabi_dmul>:
 8000528:	b570      	push	{r4, r5, r6, lr}
 800052a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800052e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000532:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000536:	bf1d      	ittte	ne
 8000538:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800053c:	ea94 0f0c 	teqne	r4, ip
 8000540:	ea95 0f0c 	teqne	r5, ip
 8000544:	f000 f8de 	bleq	8000704 <__aeabi_dmul+0x1dc>
 8000548:	442c      	add	r4, r5
 800054a:	ea81 0603 	eor.w	r6, r1, r3
 800054e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000552:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000556:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800055a:	bf18      	it	ne
 800055c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000560:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000564:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000568:	d038      	beq.n	80005dc <__aeabi_dmul+0xb4>
 800056a:	fba0 ce02 	umull	ip, lr, r0, r2
 800056e:	f04f 0500 	mov.w	r5, #0
 8000572:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000576:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800057a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800057e:	f04f 0600 	mov.w	r6, #0
 8000582:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000586:	f09c 0f00 	teq	ip, #0
 800058a:	bf18      	it	ne
 800058c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000590:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000594:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000598:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800059c:	d204      	bcs.n	80005a8 <__aeabi_dmul+0x80>
 800059e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005a2:	416d      	adcs	r5, r5
 80005a4:	eb46 0606 	adc.w	r6, r6, r6
 80005a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005c0:	bf88      	it	hi
 80005c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005c6:	d81e      	bhi.n	8000606 <__aeabi_dmul+0xde>
 80005c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005cc:	bf08      	it	eq
 80005ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005d2:	f150 0000 	adcs.w	r0, r0, #0
 80005d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005da:	bd70      	pop	{r4, r5, r6, pc}
 80005dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005e0:	ea46 0101 	orr.w	r1, r6, r1
 80005e4:	ea40 0002 	orr.w	r0, r0, r2
 80005e8:	ea81 0103 	eor.w	r1, r1, r3
 80005ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005f0:	bfc2      	ittt	gt
 80005f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	popgt	{r4, r5, r6, pc}
 80005fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000600:	f04f 0e00 	mov.w	lr, #0
 8000604:	3c01      	subs	r4, #1
 8000606:	f300 80ab 	bgt.w	8000760 <__aeabi_dmul+0x238>
 800060a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800060e:	bfde      	ittt	le
 8000610:	2000      	movle	r0, #0
 8000612:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000616:	bd70      	pople	{r4, r5, r6, pc}
 8000618:	f1c4 0400 	rsb	r4, r4, #0
 800061c:	3c20      	subs	r4, #32
 800061e:	da35      	bge.n	800068c <__aeabi_dmul+0x164>
 8000620:	340c      	adds	r4, #12
 8000622:	dc1b      	bgt.n	800065c <__aeabi_dmul+0x134>
 8000624:	f104 0414 	add.w	r4, r4, #20
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f305 	lsl.w	r3, r0, r5
 8000630:	fa20 f004 	lsr.w	r0, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000640:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000644:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000648:	fa21 f604 	lsr.w	r6, r1, r4
 800064c:	eb42 0106 	adc.w	r1, r2, r6
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 040c 	rsb	r4, r4, #12
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f304 	lsl.w	r3, r0, r4
 8000668:	fa20 f005 	lsr.w	r0, r0, r5
 800066c:	fa01 f204 	lsl.w	r2, r1, r4
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	f141 0100 	adc.w	r1, r1, #0
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 0520 	rsb	r5, r4, #32
 8000690:	fa00 f205 	lsl.w	r2, r0, r5
 8000694:	ea4e 0e02 	orr.w	lr, lr, r2
 8000698:	fa20 f304 	lsr.w	r3, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea43 0302 	orr.w	r3, r3, r2
 80006a4:	fa21 f004 	lsr.w	r0, r1, r4
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	fa21 f204 	lsr.w	r2, r1, r4
 80006b0:	ea20 0002 	bic.w	r0, r0, r2
 80006b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f094 0f00 	teq	r4, #0
 80006c8:	d10f      	bne.n	80006ea <__aeabi_dmul+0x1c2>
 80006ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ce:	0040      	lsls	r0, r0, #1
 80006d0:	eb41 0101 	adc.w	r1, r1, r1
 80006d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3c01      	subeq	r4, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1a6>
 80006de:	ea41 0106 	orr.w	r1, r1, r6
 80006e2:	f095 0f00 	teq	r5, #0
 80006e6:	bf18      	it	ne
 80006e8:	4770      	bxne	lr
 80006ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ee:	0052      	lsls	r2, r2, #1
 80006f0:	eb43 0303 	adc.w	r3, r3, r3
 80006f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3d01      	subeq	r5, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1c6>
 80006fe:	ea43 0306 	orr.w	r3, r3, r6
 8000702:	4770      	bx	lr
 8000704:	ea94 0f0c 	teq	r4, ip
 8000708:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800070c:	bf18      	it	ne
 800070e:	ea95 0f0c 	teqne	r5, ip
 8000712:	d00c      	beq.n	800072e <__aeabi_dmul+0x206>
 8000714:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000718:	bf18      	it	ne
 800071a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071e:	d1d1      	bne.n	80006c4 <__aeabi_dmul+0x19c>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd70      	pop	{r4, r5, r6, pc}
 800072e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000732:	bf06      	itte	eq
 8000734:	4610      	moveq	r0, r2
 8000736:	4619      	moveq	r1, r3
 8000738:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073c:	d019      	beq.n	8000772 <__aeabi_dmul+0x24a>
 800073e:	ea94 0f0c 	teq	r4, ip
 8000742:	d102      	bne.n	800074a <__aeabi_dmul+0x222>
 8000744:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000748:	d113      	bne.n	8000772 <__aeabi_dmul+0x24a>
 800074a:	ea95 0f0c 	teq	r5, ip
 800074e:	d105      	bne.n	800075c <__aeabi_dmul+0x234>
 8000750:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000754:	bf1c      	itt	ne
 8000756:	4610      	movne	r0, r2
 8000758:	4619      	movne	r1, r3
 800075a:	d10a      	bne.n	8000772 <__aeabi_dmul+0x24a>
 800075c:	ea81 0103 	eor.w	r1, r1, r3
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000768:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800076c:	f04f 0000 	mov.w	r0, #0
 8000770:	bd70      	pop	{r4, r5, r6, pc}
 8000772:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000776:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800077a:	bd70      	pop	{r4, r5, r6, pc}

0800077c <__aeabi_ddiv>:
 800077c:	b570      	push	{r4, r5, r6, lr}
 800077e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000782:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000786:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800078a:	bf1d      	ittte	ne
 800078c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000790:	ea94 0f0c 	teqne	r4, ip
 8000794:	ea95 0f0c 	teqne	r5, ip
 8000798:	f000 f8a7 	bleq	80008ea <__aeabi_ddiv+0x16e>
 800079c:	eba4 0405 	sub.w	r4, r4, r5
 80007a0:	ea81 0e03 	eor.w	lr, r1, r3
 80007a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ac:	f000 8088 	beq.w	80008c0 <__aeabi_ddiv+0x144>
 80007b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007d4:	429d      	cmp	r5, r3
 80007d6:	bf08      	it	eq
 80007d8:	4296      	cmpeq	r6, r2
 80007da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007e2:	d202      	bcs.n	80007ea <__aeabi_ddiv+0x6e>
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	1ab6      	subs	r6, r6, r2
 80007ec:	eb65 0503 	sbc.w	r5, r5, r3
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000858:	ea55 0e06 	orrs.w	lr, r5, r6
 800085c:	d018      	beq.n	8000890 <__aeabi_ddiv+0x114>
 800085e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000862:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000866:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800086a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800086e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000872:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000876:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800087a:	d1c0      	bne.n	80007fe <__aeabi_ddiv+0x82>
 800087c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000880:	d10b      	bne.n	800089a <__aeabi_ddiv+0x11e>
 8000882:	ea41 0100 	orr.w	r1, r1, r0
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800088e:	e7b6      	b.n	80007fe <__aeabi_ddiv+0x82>
 8000890:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000894:	bf04      	itt	eq
 8000896:	4301      	orreq	r1, r0
 8000898:	2000      	moveq	r0, #0
 800089a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800089e:	bf88      	it	hi
 80008a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008a4:	f63f aeaf 	bhi.w	8000606 <__aeabi_dmul+0xde>
 80008a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ac:	bf04      	itt	eq
 80008ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008b6:	f150 0000 	adcs.w	r0, r0, #0
 80008ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008be:	bd70      	pop	{r4, r5, r6, pc}
 80008c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008cc:	bfc2      	ittt	gt
 80008ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	popgt	{r4, r5, r6, pc}
 80008d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008dc:	f04f 0e00 	mov.w	lr, #0
 80008e0:	3c01      	subs	r4, #1
 80008e2:	e690      	b.n	8000606 <__aeabi_dmul+0xde>
 80008e4:	ea45 0e06 	orr.w	lr, r5, r6
 80008e8:	e68d      	b.n	8000606 <__aeabi_dmul+0xde>
 80008ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	bf08      	it	eq
 80008f4:	ea95 0f0c 	teqeq	r5, ip
 80008f8:	f43f af3b 	beq.w	8000772 <__aeabi_dmul+0x24a>
 80008fc:	ea94 0f0c 	teq	r4, ip
 8000900:	d10a      	bne.n	8000918 <__aeabi_ddiv+0x19c>
 8000902:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000906:	f47f af34 	bne.w	8000772 <__aeabi_dmul+0x24a>
 800090a:	ea95 0f0c 	teq	r5, ip
 800090e:	f47f af25 	bne.w	800075c <__aeabi_dmul+0x234>
 8000912:	4610      	mov	r0, r2
 8000914:	4619      	mov	r1, r3
 8000916:	e72c      	b.n	8000772 <__aeabi_dmul+0x24a>
 8000918:	ea95 0f0c 	teq	r5, ip
 800091c:	d106      	bne.n	800092c <__aeabi_ddiv+0x1b0>
 800091e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000922:	f43f aefd 	beq.w	8000720 <__aeabi_dmul+0x1f8>
 8000926:	4610      	mov	r0, r2
 8000928:	4619      	mov	r1, r3
 800092a:	e722      	b.n	8000772 <__aeabi_dmul+0x24a>
 800092c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000930:	bf18      	it	ne
 8000932:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000936:	f47f aec5 	bne.w	80006c4 <__aeabi_dmul+0x19c>
 800093a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800093e:	f47f af0d 	bne.w	800075c <__aeabi_dmul+0x234>
 8000942:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000946:	f47f aeeb 	bne.w	8000720 <__aeabi_dmul+0x1f8>
 800094a:	e712      	b.n	8000772 <__aeabi_dmul+0x24a>

0800094c <__gedf2>:
 800094c:	f04f 3cff 	mov.w	ip, #4294967295
 8000950:	e006      	b.n	8000960 <__cmpdf2+0x4>
 8000952:	bf00      	nop

08000954 <__ledf2>:
 8000954:	f04f 0c01 	mov.w	ip, #1
 8000958:	e002      	b.n	8000960 <__cmpdf2+0x4>
 800095a:	bf00      	nop

0800095c <__cmpdf2>:
 800095c:	f04f 0c01 	mov.w	ip, #1
 8000960:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000964:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000968:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800096c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000976:	d01b      	beq.n	80009b0 <__cmpdf2+0x54>
 8000978:	b001      	add	sp, #4
 800097a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800097e:	bf0c      	ite	eq
 8000980:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000984:	ea91 0f03 	teqne	r1, r3
 8000988:	bf02      	ittt	eq
 800098a:	ea90 0f02 	teqeq	r0, r2
 800098e:	2000      	moveq	r0, #0
 8000990:	4770      	bxeq	lr
 8000992:	f110 0f00 	cmn.w	r0, #0
 8000996:	ea91 0f03 	teq	r1, r3
 800099a:	bf58      	it	pl
 800099c:	4299      	cmppl	r1, r3
 800099e:	bf08      	it	eq
 80009a0:	4290      	cmpeq	r0, r2
 80009a2:	bf2c      	ite	cs
 80009a4:	17d8      	asrcs	r0, r3, #31
 80009a6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009aa:	f040 0001 	orr.w	r0, r0, #1
 80009ae:	4770      	bx	lr
 80009b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009b8:	d102      	bne.n	80009c0 <__cmpdf2+0x64>
 80009ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009be:	d107      	bne.n	80009d0 <__cmpdf2+0x74>
 80009c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d1d6      	bne.n	8000978 <__cmpdf2+0x1c>
 80009ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ce:	d0d3      	beq.n	8000978 <__cmpdf2+0x1c>
 80009d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <__aeabi_cdrcmple>:
 80009d8:	4684      	mov	ip, r0
 80009da:	4610      	mov	r0, r2
 80009dc:	4662      	mov	r2, ip
 80009de:	468c      	mov	ip, r1
 80009e0:	4619      	mov	r1, r3
 80009e2:	4663      	mov	r3, ip
 80009e4:	e000      	b.n	80009e8 <__aeabi_cdcmpeq>
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdcmpeq>:
 80009e8:	b501      	push	{r0, lr}
 80009ea:	f7ff ffb7 	bl	800095c <__cmpdf2>
 80009ee:	2800      	cmp	r0, #0
 80009f0:	bf48      	it	mi
 80009f2:	f110 0f00 	cmnmi.w	r0, #0
 80009f6:	bd01      	pop	{r0, pc}

080009f8 <__aeabi_dcmpeq>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff fff4 	bl	80009e8 <__aeabi_cdcmpeq>
 8000a00:	bf0c      	ite	eq
 8000a02:	2001      	moveq	r0, #1
 8000a04:	2000      	movne	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmplt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffea 	bl	80009e8 <__aeabi_cdcmpeq>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmple>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff ffe0 	bl	80009e8 <__aeabi_cdcmpeq>
 8000a28:	bf94      	ite	ls
 8000a2a:	2001      	movls	r0, #1
 8000a2c:	2000      	movhi	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmpge>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffce 	bl	80009d8 <__aeabi_cdrcmple>
 8000a3c:	bf94      	ite	ls
 8000a3e:	2001      	movls	r0, #1
 8000a40:	2000      	movhi	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmpgt>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffc4 	bl	80009d8 <__aeabi_cdrcmple>
 8000a50:	bf34      	ite	cc
 8000a52:	2001      	movcc	r0, #1
 8000a54:	2000      	movcs	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_ldivmod>:
 8000b3c:	b97b      	cbnz	r3, 8000b5e <__aeabi_ldivmod+0x22>
 8000b3e:	b972      	cbnz	r2, 8000b5e <__aeabi_ldivmod+0x22>
 8000b40:	2900      	cmp	r1, #0
 8000b42:	bfbe      	ittt	lt
 8000b44:	2000      	movlt	r0, #0
 8000b46:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b4a:	e006      	blt.n	8000b5a <__aeabi_ldivmod+0x1e>
 8000b4c:	bf08      	it	eq
 8000b4e:	2800      	cmpeq	r0, #0
 8000b50:	bf1c      	itt	ne
 8000b52:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000b56:	f04f 30ff 	movne.w	r0, #4294967295
 8000b5a:	f000 b9c9 	b.w	8000ef0 <__aeabi_idiv0>
 8000b5e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b62:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b66:	2900      	cmp	r1, #0
 8000b68:	db09      	blt.n	8000b7e <__aeabi_ldivmod+0x42>
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	db1a      	blt.n	8000ba4 <__aeabi_ldivmod+0x68>
 8000b6e:	f000 f84d 	bl	8000c0c <__udivmoddi4>
 8000b72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7a:	b004      	add	sp, #16
 8000b7c:	4770      	bx	lr
 8000b7e:	4240      	negs	r0, r0
 8000b80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	db1b      	blt.n	8000bc0 <__aeabi_ldivmod+0x84>
 8000b88:	f000 f840 	bl	8000c0c <__udivmoddi4>
 8000b8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b94:	b004      	add	sp, #16
 8000b96:	4240      	negs	r0, r0
 8000b98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b9c:	4252      	negs	r2, r2
 8000b9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ba2:	4770      	bx	lr
 8000ba4:	4252      	negs	r2, r2
 8000ba6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000baa:	f000 f82f 	bl	8000c0c <__udivmoddi4>
 8000bae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb6:	b004      	add	sp, #16
 8000bb8:	4240      	negs	r0, r0
 8000bba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bbe:	4770      	bx	lr
 8000bc0:	4252      	negs	r2, r2
 8000bc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bc6:	f000 f821 	bl	8000c0c <__udivmoddi4>
 8000bca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd2:	b004      	add	sp, #16
 8000bd4:	4252      	negs	r2, r2
 8000bd6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bda:	4770      	bx	lr

08000bdc <__aeabi_uldivmod>:
 8000bdc:	b953      	cbnz	r3, 8000bf4 <__aeabi_uldivmod+0x18>
 8000bde:	b94a      	cbnz	r2, 8000bf4 <__aeabi_uldivmod+0x18>
 8000be0:	2900      	cmp	r1, #0
 8000be2:	bf08      	it	eq
 8000be4:	2800      	cmpeq	r0, #0
 8000be6:	bf1c      	itt	ne
 8000be8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bec:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf0:	f000 b97e 	b.w	8000ef0 <__aeabi_idiv0>
 8000bf4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bfc:	f000 f806 	bl	8000c0c <__udivmoddi4>
 8000c00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c08:	b004      	add	sp, #16
 8000c0a:	4770      	bx	lr

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c10:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c12:	460c      	mov	r4, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14d      	bne.n	8000cb4 <__udivmoddi4+0xa8>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	460f      	mov	r7, r1
 8000c1c:	4684      	mov	ip, r0
 8000c1e:	4696      	mov	lr, r2
 8000c20:	fab2 f382 	clz	r3, r2
 8000c24:	d960      	bls.n	8000ce8 <__udivmoddi4+0xdc>
 8000c26:	b14b      	cbz	r3, 8000c3c <__udivmoddi4+0x30>
 8000c28:	fa02 fe03 	lsl.w	lr, r2, r3
 8000c2c:	f1c3 0220 	rsb	r2, r3, #32
 8000c30:	409f      	lsls	r7, r3
 8000c32:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c36:	fa20 f202 	lsr.w	r2, r0, r2
 8000c3a:	4317      	orrs	r7, r2
 8000c3c:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000c40:	fa1f f48e 	uxth.w	r4, lr
 8000c44:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c48:	fbb7 f1f6 	udiv	r1, r7, r6
 8000c4c:	fb06 7711 	mls	r7, r6, r1, r7
 8000c50:	fb01 f004 	mul.w	r0, r1, r4
 8000c54:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c58:	4290      	cmp	r0, r2
 8000c5a:	d908      	bls.n	8000c6e <__udivmoddi4+0x62>
 8000c5c:	eb1e 0202 	adds.w	r2, lr, r2
 8000c60:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c64:	d202      	bcs.n	8000c6c <__udivmoddi4+0x60>
 8000c66:	4290      	cmp	r0, r2
 8000c68:	f200 812d 	bhi.w	8000ec6 <__udivmoddi4+0x2ba>
 8000c6c:	4639      	mov	r1, r7
 8000c6e:	1a12      	subs	r2, r2, r0
 8000c70:	fa1f fc8c 	uxth.w	ip, ip
 8000c74:	fbb2 f0f6 	udiv	r0, r2, r6
 8000c78:	fb06 2210 	mls	r2, r6, r0, r2
 8000c7c:	fb00 f404 	mul.w	r4, r0, r4
 8000c80:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c84:	4564      	cmp	r4, ip
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x8e>
 8000c88:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c8c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c90:	d202      	bcs.n	8000c98 <__udivmoddi4+0x8c>
 8000c92:	4564      	cmp	r4, ip
 8000c94:	f200 811a 	bhi.w	8000ecc <__udivmoddi4+0x2c0>
 8000c98:	4610      	mov	r0, r2
 8000c9a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9e:	ebac 0c04 	sub.w	ip, ip, r4
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b125      	cbz	r5, 8000cb0 <__udivmoddi4+0xa4>
 8000ca6:	fa2c f303 	lsr.w	r3, ip, r3
 8000caa:	2200      	movs	r2, #0
 8000cac:	e9c5 3200 	strd	r3, r2, [r5]
 8000cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d905      	bls.n	8000cc4 <__udivmoddi4+0xb8>
 8000cb8:	b10d      	cbz	r5, 8000cbe <__udivmoddi4+0xb2>
 8000cba:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4608      	mov	r0, r1
 8000cc2:	e7f5      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d14d      	bne.n	8000d68 <__udivmoddi4+0x15c>
 8000ccc:	42a3      	cmp	r3, r4
 8000cce:	f0c0 80f2 	bcc.w	8000eb6 <__udivmoddi4+0x2aa>
 8000cd2:	4290      	cmp	r0, r2
 8000cd4:	f080 80ef 	bcs.w	8000eb6 <__udivmoddi4+0x2aa>
 8000cd8:	4606      	mov	r6, r0
 8000cda:	4623      	mov	r3, r4
 8000cdc:	4608      	mov	r0, r1
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d0e6      	beq.n	8000cb0 <__udivmoddi4+0xa4>
 8000ce2:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce6:	e7e3      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f040 80a2 	bne.w	8000e32 <__udivmoddi4+0x226>
 8000cee:	1a8a      	subs	r2, r1, r2
 8000cf0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000cf4:	fa1f f68e 	uxth.w	r6, lr
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb2 f4f7 	udiv	r4, r2, r7
 8000cfe:	fb07 2014 	mls	r0, r7, r4, r2
 8000d02:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d06:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d0a:	fb06 f004 	mul.w	r0, r6, r4
 8000d0e:	4290      	cmp	r0, r2
 8000d10:	d90f      	bls.n	8000d32 <__udivmoddi4+0x126>
 8000d12:	eb1e 0202 	adds.w	r2, lr, r2
 8000d16:	f104 38ff 	add.w	r8, r4, #4294967295
 8000d1a:	bf2c      	ite	cs
 8000d1c:	f04f 0901 	movcs.w	r9, #1
 8000d20:	f04f 0900 	movcc.w	r9, #0
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d903      	bls.n	8000d30 <__udivmoddi4+0x124>
 8000d28:	f1b9 0f00 	cmp.w	r9, #0
 8000d2c:	f000 80c8 	beq.w	8000ec0 <__udivmoddi4+0x2b4>
 8000d30:	4644      	mov	r4, r8
 8000d32:	1a12      	subs	r2, r2, r0
 8000d34:	fa1f fc8c 	uxth.w	ip, ip
 8000d38:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d3c:	fb07 2210 	mls	r2, r7, r0, r2
 8000d40:	fb00 f606 	mul.w	r6, r0, r6
 8000d44:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d48:	4566      	cmp	r6, ip
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x152>
 8000d4c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x150>
 8000d56:	4566      	cmp	r6, ip
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2c6>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	ebac 0c06 	sub.w	ip, ip, r6
 8000d62:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d66:	e79d      	b.n	8000ca4 <__udivmoddi4+0x98>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa04 fe01 	lsl.w	lr, r4, r1
 8000d72:	fa22 f706 	lsr.w	r7, r2, r6
 8000d76:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d7a:	40f4      	lsrs	r4, r6
 8000d7c:	408a      	lsls	r2, r1
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	ea4e 030c 	orr.w	r3, lr, ip
 8000d84:	fa00 fe01 	lsl.w	lr, r0, r1
 8000d88:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d98:	fb08 4410 	mls	r4, r8, r0, r4
 8000d9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da0:	fb00 f90c 	mul.w	r9, r0, ip
 8000da4:	45a1      	cmp	r9, r4
 8000da6:	d90e      	bls.n	8000dc6 <__udivmoddi4+0x1ba>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dae:	bf2c      	ite	cs
 8000db0:	f04f 0b01 	movcs.w	fp, #1
 8000db4:	f04f 0b00 	movcc.w	fp, #0
 8000db8:	45a1      	cmp	r9, r4
 8000dba:	d903      	bls.n	8000dc4 <__udivmoddi4+0x1b8>
 8000dbc:	f1bb 0f00 	cmp.w	fp, #0
 8000dc0:	f000 8093 	beq.w	8000eea <__udivmoddi4+0x2de>
 8000dc4:	4650      	mov	r0, sl
 8000dc6:	eba4 0409 	sub.w	r4, r4, r9
 8000dca:	fa1f f983 	uxth.w	r9, r3
 8000dce:	fbb4 f3f8 	udiv	r3, r4, r8
 8000dd2:	fb08 4413 	mls	r4, r8, r3, r4
 8000dd6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d906      	bls.n	8000df0 <__udivmoddi4+0x1e4>
 8000de2:	193c      	adds	r4, r7, r4
 8000de4:	f103 38ff 	add.w	r8, r3, #4294967295
 8000de8:	d201      	bcs.n	8000dee <__udivmoddi4+0x1e2>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d87a      	bhi.n	8000ee4 <__udivmoddi4+0x2d8>
 8000dee:	4643      	mov	r3, r8
 8000df0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df4:	eba4 040c 	sub.w	r4, r4, ip
 8000df8:	fba0 9802 	umull	r9, r8, r0, r2
 8000dfc:	4544      	cmp	r4, r8
 8000dfe:	46cc      	mov	ip, r9
 8000e00:	4643      	mov	r3, r8
 8000e02:	d302      	bcc.n	8000e0a <__udivmoddi4+0x1fe>
 8000e04:	d106      	bne.n	8000e14 <__udivmoddi4+0x208>
 8000e06:	45ce      	cmp	lr, r9
 8000e08:	d204      	bcs.n	8000e14 <__udivmoddi4+0x208>
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	ebb9 0c02 	subs.w	ip, r9, r2
 8000e10:	eb68 0307 	sbc.w	r3, r8, r7
 8000e14:	b15d      	cbz	r5, 8000e2e <__udivmoddi4+0x222>
 8000e16:	ebbe 020c 	subs.w	r2, lr, ip
 8000e1a:	eb64 0403 	sbc.w	r4, r4, r3
 8000e1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e22:	fa22 f301 	lsr.w	r3, r2, r1
 8000e26:	40cc      	lsrs	r4, r1
 8000e28:	431e      	orrs	r6, r3
 8000e2a:	e9c5 6400 	strd	r6, r4, [r5]
 8000e2e:	2100      	movs	r1, #0
 8000e30:	e73e      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000e32:	fa02 fe03 	lsl.w	lr, r2, r3
 8000e36:	f1c3 0120 	rsb	r1, r3, #32
 8000e3a:	fa04 f203 	lsl.w	r2, r4, r3
 8000e3e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000e42:	40cc      	lsrs	r4, r1
 8000e44:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e48:	fa20 f101 	lsr.w	r1, r0, r1
 8000e4c:	fa1f f68e 	uxth.w	r6, lr
 8000e50:	fbb4 f0f7 	udiv	r0, r4, r7
 8000e54:	430a      	orrs	r2, r1
 8000e56:	fb07 4410 	mls	r4, r7, r0, r4
 8000e5a:	0c11      	lsrs	r1, r2, #16
 8000e5c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000e60:	fb00 f406 	mul.w	r4, r0, r6
 8000e64:	428c      	cmp	r4, r1
 8000e66:	d90e      	bls.n	8000e86 <__udivmoddi4+0x27a>
 8000e68:	eb1e 0101 	adds.w	r1, lr, r1
 8000e6c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e70:	bf2c      	ite	cs
 8000e72:	f04f 0901 	movcs.w	r9, #1
 8000e76:	f04f 0900 	movcc.w	r9, #0
 8000e7a:	428c      	cmp	r4, r1
 8000e7c:	d902      	bls.n	8000e84 <__udivmoddi4+0x278>
 8000e7e:	f1b9 0f00 	cmp.w	r9, #0
 8000e82:	d02c      	beq.n	8000ede <__udivmoddi4+0x2d2>
 8000e84:	4640      	mov	r0, r8
 8000e86:	1b09      	subs	r1, r1, r4
 8000e88:	b292      	uxth	r2, r2
 8000e8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000e92:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e96:	fb04 f106 	mul.w	r1, r4, r6
 8000e9a:	4291      	cmp	r1, r2
 8000e9c:	d907      	bls.n	8000eae <__udivmoddi4+0x2a2>
 8000e9e:	eb1e 0202 	adds.w	r2, lr, r2
 8000ea2:	f104 38ff 	add.w	r8, r4, #4294967295
 8000ea6:	d201      	bcs.n	8000eac <__udivmoddi4+0x2a0>
 8000ea8:	4291      	cmp	r1, r2
 8000eaa:	d815      	bhi.n	8000ed8 <__udivmoddi4+0x2cc>
 8000eac:	4644      	mov	r4, r8
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000eb4:	e721      	b.n	8000cfa <__udivmoddi4+0xee>
 8000eb6:	1a86      	subs	r6, r0, r2
 8000eb8:	eb64 0303 	sbc.w	r3, r4, r3
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	e70e      	b.n	8000cde <__udivmoddi4+0xd2>
 8000ec0:	3c02      	subs	r4, #2
 8000ec2:	4472      	add	r2, lr
 8000ec4:	e735      	b.n	8000d32 <__udivmoddi4+0x126>
 8000ec6:	3902      	subs	r1, #2
 8000ec8:	4472      	add	r2, lr
 8000eca:	e6d0      	b.n	8000c6e <__udivmoddi4+0x62>
 8000ecc:	44f4      	add	ip, lr
 8000ece:	3802      	subs	r0, #2
 8000ed0:	e6e3      	b.n	8000c9a <__udivmoddi4+0x8e>
 8000ed2:	44f4      	add	ip, lr
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x152>
 8000ed8:	3c02      	subs	r4, #2
 8000eda:	4472      	add	r2, lr
 8000edc:	e7e7      	b.n	8000eae <__udivmoddi4+0x2a2>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	4471      	add	r1, lr
 8000ee2:	e7d0      	b.n	8000e86 <__udivmoddi4+0x27a>
 8000ee4:	3b02      	subs	r3, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e782      	b.n	8000df0 <__udivmoddi4+0x1e4>
 8000eea:	3802      	subs	r0, #2
 8000eec:	443c      	add	r4, r7
 8000eee:	e76a      	b.n	8000dc6 <__udivmoddi4+0x1ba>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <AdcThreadInit>:
//extern uint32_t               radioBusy;

TaskHandle_t adcThreadHandler;

void AdcThreadInit()
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af02      	add	r7, sp, #8
  if (xTaskCreate ((TaskFunction_t)StartAdcThread, "AdcThread", (configSTACK_DEPTH_TYPE)512, NULL, osPriorityHigh, &adcThreadHandler) != pdPASS)
 8000efa:	4b13      	ldr	r3, [pc, #76]	@ (8000f48 <AdcThreadInit+0x54>)
 8000efc:	9301      	str	r3, [sp, #4]
 8000efe:	2328      	movs	r3, #40	@ 0x28
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	2300      	movs	r3, #0
 8000f04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f08:	4910      	ldr	r1, [pc, #64]	@ (8000f4c <AdcThreadInit+0x58>)
 8000f0a:	4811      	ldr	r0, [pc, #68]	@ (8000f50 <AdcThreadInit+0x5c>)
 8000f0c:	f01f fc70 	bl	80207f0 <xTaskCreate>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d014      	beq.n	8000f40 <AdcThreadInit+0x4c>
  {
#if PRINTF_APP_ADC
    waitToPrint();
 8000f16:	f00a fa97 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_adc] [AdcThread] Could not be started.\n",(unsigned int) xTaskGetTickCount());
 8000f1a:	f020 f8a7 	bl	802106c <xTaskGetTickCount>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	460b      	mov	r3, r1
 8000f22:	4613      	mov	r3, r2
 8000f24:	4a0b      	ldr	r2, [pc, #44]	@ (8000f54 <AdcThreadInit+0x60>)
 8000f26:	21c8      	movs	r1, #200	@ 0xc8
 8000f28:	480b      	ldr	r0, [pc, #44]	@ (8000f58 <AdcThreadInit+0x64>)
 8000f2a:	f00a f987 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8000f2e:	480a      	ldr	r0, [pc, #40]	@ (8000f58 <AdcThreadInit+0x64>)
 8000f30:	f7ff f936 	bl	80001a0 <strlen>
 8000f34:	4603      	mov	r3, r0
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4807      	ldr	r0, [pc, #28]	@ (8000f58 <AdcThreadInit+0x64>)
 8000f3c:	f00a fa96 	bl	800b46c <huart2print>
#endif
  }
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	200002ec 	.word	0x200002ec
 8000f4c:	08024be4 	.word	0x08024be4
 8000f50:	08000f61 	.word	0x08000f61
 8000f54:	08024bf0 	.word	0x08024bf0
 8000f58:	200011d8 	.word	0x200011d8
 8000f5c:	00000000 	.word	0x00000000

08000f60 <StartAdcThread>:

void StartAdcThread(const void * params)
{
 8000f60:	b590      	push	{r4, r7, lr}
 8000f62:	b08f      	sub	sp, #60	@ 0x3c
 8000f64:	af04      	add	r7, sp, #16
 8000f66:	6078      	str	r0, [r7, #4]
  float wrongVoltageFactor               = 0;
 8000f68:	f04f 0300 	mov.w	r3, #0
 8000f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tempInstalledBatteryVoltage   = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	623b      	str	r3, [r7, #32]
  uint32_t finalBatteryVoltageLevelCount = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
  uint32_t whileIterations               = 0; // to prevent lock into while loop
 8000f76:	2300      	movs	r3, #0
 8000f78:	61bb      	str	r3, [r7, #24]

#if PRINTF_APP_ADC
  waitToPrint();
 8000f7a:	f00a fa65 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_adc] [AdcThread] Started.\n",(unsigned int) xTaskGetTickCount());
 8000f7e:	f020 f875 	bl	802106c <xTaskGetTickCount>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4613      	mov	r3, r2
 8000f88:	4a95      	ldr	r2, [pc, #596]	@ (80011e0 <StartAdcThread+0x280>)
 8000f8a:	21c8      	movs	r1, #200	@ 0xc8
 8000f8c:	4895      	ldr	r0, [pc, #596]	@ (80011e4 <StartAdcThread+0x284>)
 8000f8e:	f00a f955 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8000f92:	4894      	ldr	r0, [pc, #592]	@ (80011e4 <StartAdcThread+0x284>)
 8000f94:	f7ff f904 	bl	80001a0 <strlen>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4891      	ldr	r0, [pc, #580]	@ (80011e4 <StartAdcThread+0x284>)
 8000fa0:	f00a fa64 	bl	800b46c <huart2print>
#endif
  /* Perform ADC calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc4) != HAL_OK)
 8000fa4:	4890      	ldr	r0, [pc, #576]	@ (80011e8 <StartAdcThread+0x288>)
 8000fa6:	f018 fb9d 	bl	80196e4 <HAL_ADCEx_Calibration_Start>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d015      	beq.n	8000fdc <StartAdcThread+0x7c>
  { // Calibration Error
    waitToPrint();
 8000fb0:	f00a fa4a 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [main] ADC calibration error.\r\n",(unsigned int) xTaskGetTickCount());
 8000fb4:	f020 f85a 	bl	802106c <xTaskGetTickCount>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	4a8b      	ldr	r2, [pc, #556]	@ (80011ec <StartAdcThread+0x28c>)
 8000fc0:	21c8      	movs	r1, #200	@ 0xc8
 8000fc2:	4888      	ldr	r0, [pc, #544]	@ (80011e4 <StartAdcThread+0x284>)
 8000fc4:	f00a f93a 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8000fc8:	4886      	ldr	r0, [pc, #536]	@ (80011e4 <StartAdcThread+0x284>)
 8000fca:	f7ff f8e9 	bl	80001a0 <strlen>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4883      	ldr	r0, [pc, #524]	@ (80011e4 <StartAdcThread+0x284>)
 8000fd6:	f00a fa49 	bl	800b46c <huart2print>
 8000fda:	e014      	b.n	8001006 <StartAdcThread+0xa6>
  }
  else
  {
#if PRINTF_APP_ADC
    waitToPrint();
 8000fdc:	f00a fa34 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [main] ADC calibration done.\r\n",(unsigned int) xTaskGetTickCount());
 8000fe0:	f020 f844 	bl	802106c <xTaskGetTickCount>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	4613      	mov	r3, r2
 8000fea:	4a81      	ldr	r2, [pc, #516]	@ (80011f0 <StartAdcThread+0x290>)
 8000fec:	21c8      	movs	r1, #200	@ 0xc8
 8000fee:	487d      	ldr	r0, [pc, #500]	@ (80011e4 <StartAdcThread+0x284>)
 8000ff0:	f00a f924 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8000ff4:	487b      	ldr	r0, [pc, #492]	@ (80011e4 <StartAdcThread+0x284>)
 8000ff6:	f7ff f8d3 	bl	80001a0 <strlen>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	4619      	mov	r1, r3
 8001000:	4878      	ldr	r0, [pc, #480]	@ (80011e4 <StartAdcThread+0x284>)
 8001002:	f00a fa33 	bl	800b46c <huart2print>
#endif
  }
  uint32_t   notificationValue = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
  TickType_t xLastWakeTime     = xTaskGetTickCount();
 800100a:	f020 f82f 	bl	802106c <xTaskGetTickCount>
 800100e:	4602      	mov	r2, r0
 8001010:	460b      	mov	r3, r1
 8001012:	e9c7 2302 	strd	r2, r3, [r7, #8]
    //******************************************************
	// Configure ADC channel to measure V-CORE voltage level
	// This is to determine the supplied voltage level
    //******************************************************

    while (!supplyVoltageDetermined)
 8001016:	e219      	b.n	800144c <StartAdcThread+0x4ec>
    {
      configADC.Channel = ADC_CHANNEL_VCORE;
 8001018:	4b76      	ldr	r3, [pc, #472]	@ (80011f4 <StartAdcThread+0x294>)
 800101a:	4a77      	ldr	r2, [pc, #476]	@ (80011f8 <StartAdcThread+0x298>)
 800101c:	601a      	str	r2, [r3, #0]
      if (HAL_ADC_ConfigChannel(&hadc4, &configADC) != HAL_OK)
 800101e:	4975      	ldr	r1, [pc, #468]	@ (80011f4 <StartAdcThread+0x294>)
 8001020:	4871      	ldr	r0, [pc, #452]	@ (80011e8 <StartAdcThread+0x288>)
 8001022:	f018 f921 	bl	8019268 <HAL_ADC_ConfigChannel>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d014      	beq.n	8001056 <StartAdcThread+0xf6>
      {  // Error: ADC regular configuration could not be performed
        waitToPrint();
 800102c:	f00a fa0c 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_adc] Error: ADC regular configuration for V-Core could not be done.\r\n",(unsigned int) xTaskGetTickCount());
 8001030:	f020 f81c 	bl	802106c <xTaskGetTickCount>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4613      	mov	r3, r2
 800103a:	4a70      	ldr	r2, [pc, #448]	@ (80011fc <StartAdcThread+0x29c>)
 800103c:	21c8      	movs	r1, #200	@ 0xc8
 800103e:	4869      	ldr	r0, [pc, #420]	@ (80011e4 <StartAdcThread+0x284>)
 8001040:	f00a f8fc 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8001044:	4867      	ldr	r0, [pc, #412]	@ (80011e4 <StartAdcThread+0x284>)
 8001046:	f7ff f8ab 	bl	80001a0 <strlen>
 800104a:	4603      	mov	r3, r0
 800104c:	b2db      	uxtb	r3, r3
 800104e:	4619      	mov	r1, r3
 8001050:	4864      	ldr	r0, [pc, #400]	@ (80011e4 <StartAdcThread+0x284>)
 8001052:	f00a fa0b 	bl	800b46c <huart2print>
      }
      if (HAL_ADC_Start_IT(&hadc4) != HAL_OK)  // Start measure V-Core Voltage level
 8001056:	4864      	ldr	r0, [pc, #400]	@ (80011e8 <StartAdcThread+0x288>)
 8001058:	f017 ff5a 	bl	8018f10 <HAL_ADC_Start_IT>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d014      	beq.n	800108c <StartAdcThread+0x12c>
      { // Error: ADC conversion start could not be performed
        waitToPrint();
 8001062:	f00a f9f1 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_adc] Error: ADC conversion start for V-Core could not be performed.\r\n",(unsigned int) xTaskGetTickCount());
 8001066:	f020 f801 	bl	802106c <xTaskGetTickCount>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	4613      	mov	r3, r2
 8001070:	4a63      	ldr	r2, [pc, #396]	@ (8001200 <StartAdcThread+0x2a0>)
 8001072:	21c8      	movs	r1, #200	@ 0xc8
 8001074:	485b      	ldr	r0, [pc, #364]	@ (80011e4 <StartAdcThread+0x284>)
 8001076:	f00a f8e1 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 800107a:	485a      	ldr	r0, [pc, #360]	@ (80011e4 <StartAdcThread+0x284>)
 800107c:	f7ff f890 	bl	80001a0 <strlen>
 8001080:	4603      	mov	r3, r0
 8001082:	b2db      	uxtb	r3, r3
 8001084:	4619      	mov	r1, r3
 8001086:	4857      	ldr	r0, [pc, #348]	@ (80011e4 <StartAdcThread+0x284>)
 8001088:	f00a f9f0 	bl	800b46c <huart2print>
      }
      xTaskNotifyStateClear(adcThreadHandler);
 800108c:	4b5d      	ldr	r3, [pc, #372]	@ (8001204 <StartAdcThread+0x2a4>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f021 f8a0 	bl	80221d8 <xTaskGenericNotifyStateClear>
      notificationValue = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
      xTaskNotifyWait(0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(1000));  // Wait until ADC conversion is done
 800109c:	f107 0114 	add.w	r1, r7, #20
 80010a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	e9cd 2300 	strd	r2, r3, [sp]
 80010ac:	460b      	mov	r3, r1
 80010ae:	f04f 32ff 	mov.w	r2, #4294967295
 80010b2:	2100      	movs	r1, #0
 80010b4:	2000      	movs	r0, #0
 80010b6:	f020 fdd9 	bl	8021c6c <xTaskGenericNotifyWait>
      if ((notificationValue & NOTIFICATION_FROM_ADC) == NOTIFICATION_FROM_ADC)
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f000 818b 	beq.w	80013dc <StartAdcThread+0x47c>
      { // conversion notification received from ADC
        uhADCxConvertedData = HAL_ADC_GetValue(&hadc4);  // Retrieve ADC conversion data
 80010c6:	4848      	ldr	r0, [pc, #288]	@ (80011e8 <StartAdcThread+0x288>)
 80010c8:	f017 ff92 	bl	8018ff0 <HAL_ADC_GetValue>
 80010cc:	4603      	mov	r3, r0
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001208 <StartAdcThread+0x2a8>)
 80010d2:	801a      	strh	r2, [r3, #0]
        vCoreVoltageLevel = __LL_ADC_CALC_DATA_TO_VOLTAGE(installedBatteryVoltage, uhADCxConvertedData, LL_ADC_RESOLUTION_12B);  // from RAW to physical value
 80010d4:	4b4c      	ldr	r3, [pc, #304]	@ (8001208 <StartAdcThread+0x2a8>)
 80010d6:	881b      	ldrh	r3, [r3, #0]
 80010d8:	461a      	mov	r2, r3
 80010da:	4b4c      	ldr	r3, [pc, #304]	@ (800120c <StartAdcThread+0x2ac>)
 80010dc:	881b      	ldrh	r3, [r3, #0]
 80010de:	fb02 f303 	mul.w	r3, r2, r3
 80010e2:	461a      	mov	r2, r3
 80010e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001210 <StartAdcThread+0x2b0>)
 80010e6:	fba3 1302 	umull	r1, r3, r3, r2
 80010ea:	1ad2      	subs	r2, r2, r3
 80010ec:	0852      	lsrs	r2, r2, #1
 80010ee:	4413      	add	r3, r2
 80010f0:	0adb      	lsrs	r3, r3, #11
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	4b47      	ldr	r3, [pc, #284]	@ (8001214 <StartAdcThread+0x2b4>)
 80010f6:	801a      	strh	r2, [r3, #0]
#if PRINTF_APP_ADC
        waitToPrint();
 80010f8:	f00a f9a6 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_adc] Measured V_Core = %umV, reference voltage level = %umV.\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int) vCoreVoltageLevel, (unsigned int) installedBatteryVoltage);
 80010fc:	f01f ffb6 	bl	802106c <xTaskGetTickCount>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4611      	mov	r1, r2
 8001106:	4b43      	ldr	r3, [pc, #268]	@ (8001214 <StartAdcThread+0x2b4>)
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	461a      	mov	r2, r3
 800110c:	4b3f      	ldr	r3, [pc, #252]	@ (800120c <StartAdcThread+0x2ac>)
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	9301      	str	r3, [sp, #4]
 8001112:	9200      	str	r2, [sp, #0]
 8001114:	460b      	mov	r3, r1
 8001116:	4a40      	ldr	r2, [pc, #256]	@ (8001218 <StartAdcThread+0x2b8>)
 8001118:	21c8      	movs	r1, #200	@ 0xc8
 800111a:	4832      	ldr	r0, [pc, #200]	@ (80011e4 <StartAdcThread+0x284>)
 800111c:	f00a f88e 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8001120:	4830      	ldr	r0, [pc, #192]	@ (80011e4 <StartAdcThread+0x284>)
 8001122:	f7ff f83d 	bl	80001a0 <strlen>
 8001126:	4603      	mov	r3, r0
 8001128:	b2db      	uxtb	r3, r3
 800112a:	4619      	mov	r1, r3
 800112c:	482d      	ldr	r0, [pc, #180]	@ (80011e4 <StartAdcThread+0x284>)
 800112e:	f00a f99d 	bl	800b46c <huart2print>
#endif
        if (vCoreVoltageLevel == 900)
 8001132:	4b38      	ldr	r3, [pc, #224]	@ (8001214 <StartAdcThread+0x2b4>)
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800113a:	d103      	bne.n	8001144 <StartAdcThread+0x1e4>
        { // check if vCore Voltage is 900mV, if not, adapt the Battery voltage level
          finalBatteryVoltageLevelCount++;
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	3301      	adds	r3, #1
 8001140:	61fb      	str	r3, [r7, #28]
 8001142:	e0db      	b.n	80012fc <StartAdcThread+0x39c>
        }
        else
        {
          finalBatteryVoltageLevelCount = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
          if (vCoreVoltageLevel < 900)
 8001148:	4b32      	ldr	r3, [pc, #200]	@ (8001214 <StartAdcThread+0x2b4>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8001150:	d268      	bcs.n	8001224 <StartAdcThread+0x2c4>
          { // supplied voltage level is greater than 3300mV
            wrongVoltageFactor = (float) (((float) 900 - (float) vCoreVoltageLevel) / (float) 900);
 8001152:	4b30      	ldr	r3, [pc, #192]	@ (8001214 <StartAdcThread+0x2b4>)
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	ee07 3a90 	vmov	s15, r3
 800115a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800115e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800121c <StartAdcThread+0x2bc>
 8001162:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001166:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800121c <StartAdcThread+0x2bc>
 800116a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            tempInstalledBatteryVoltage = (unsigned int) ((float)installedBatteryVoltage * (1 + wrongVoltageFactor));
 8001172:	4b26      	ldr	r3, [pc, #152]	@ (800120c <StartAdcThread+0x2ac>)
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	ee07 3a90 	vmov	s15, r3
 800117a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800117e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001182:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800118a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001192:	ee17 3a90 	vmov	r3, s15
 8001196:	623b      	str	r3, [r7, #32]
#if PRINTF_APP_ADC
            waitToPrint();
 8001198:	f00a f956 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [app_adc] Vcore Voltage level too low, wrongVoltageFactor = %f, (%u * (1 + wrongVoltageFactor)) = %umV.\r\n",(unsigned int) xTaskGetTickCount(), wrongVoltageFactor, (unsigned int) installedBatteryVoltage, (unsigned int) tempInstalledBatteryVoltage);
 800119c:	f01f ff66 	bl	802106c <xTaskGetTickCount>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4614      	mov	r4, r2
 80011a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80011a8:	f7ff f966 	bl	8000478 <__aeabi_f2d>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4916      	ldr	r1, [pc, #88]	@ (800120c <StartAdcThread+0x2ac>)
 80011b2:	8809      	ldrh	r1, [r1, #0]
 80011b4:	4608      	mov	r0, r1
 80011b6:	6a39      	ldr	r1, [r7, #32]
 80011b8:	9103      	str	r1, [sp, #12]
 80011ba:	9002      	str	r0, [sp, #8]
 80011bc:	e9cd 2300 	strd	r2, r3, [sp]
 80011c0:	4623      	mov	r3, r4
 80011c2:	4a17      	ldr	r2, [pc, #92]	@ (8001220 <StartAdcThread+0x2c0>)
 80011c4:	21c8      	movs	r1, #200	@ 0xc8
 80011c6:	4807      	ldr	r0, [pc, #28]	@ (80011e4 <StartAdcThread+0x284>)
 80011c8:	f00a f838 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 80011cc:	4805      	ldr	r0, [pc, #20]	@ (80011e4 <StartAdcThread+0x284>)
 80011ce:	f7fe ffe7 	bl	80001a0 <strlen>
 80011d2:	4603      	mov	r3, r0
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	4619      	mov	r1, r3
 80011d8:	4802      	ldr	r0, [pc, #8]	@ (80011e4 <StartAdcThread+0x284>)
 80011da:	f00a f947 	bl	800b46c <huart2print>
 80011de:	e06b      	b.n	80012b8 <StartAdcThread+0x358>
 80011e0:	08024c20 	.word	0x08024c20
 80011e4:	200011d8 	.word	0x200011d8
 80011e8:	20000d44 	.word	0x20000d44
 80011ec:	08024c44 	.word	0x08024c44
 80011f0:	08024c68 	.word	0x08024c68
 80011f4:	200013a8 	.word	0x200013a8
 80011f8:	b0001000 	.word	0xb0001000
 80011fc:	08024c8c 	.word	0x08024c8c
 8001200:	08024cdc 	.word	0x08024cdc
 8001204:	200002ec 	.word	0x200002ec
 8001208:	2000003c 	.word	0x2000003c
 800120c:	20000034 	.word	0x20000034
 8001210:	00100101 	.word	0x00100101
 8001214:	200013bc 	.word	0x200013bc
 8001218:	08024d2c 	.word	0x08024d2c
 800121c:	44610000 	.word	0x44610000
 8001220:	08024d74 	.word	0x08024d74
#endif
          }
          else
          { // supplied voltage level is less then 3300mV
            wrongVoltageFactor = (float) (((float) vCoreVoltageLevel - (float) 900) / (float) vCoreVoltageLevel);
 8001224:	4b64      	ldr	r3, [pc, #400]	@ (80013b8 <StartAdcThread+0x458>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	ee07 3a90 	vmov	s15, r3
 800122c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001230:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80013bc <StartAdcThread+0x45c>
 8001234:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8001238:	4b5f      	ldr	r3, [pc, #380]	@ (80013b8 <StartAdcThread+0x458>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	ee07 3a90 	vmov	s15, r3
 8001240:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001244:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001248:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            tempInstalledBatteryVoltage = (unsigned int) ((float)installedBatteryVoltage / (1 + wrongVoltageFactor));
 800124c:	4b5c      	ldr	r3, [pc, #368]	@ (80013c0 <StartAdcThread+0x460>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	ee07 3a90 	vmov	s15, r3
 8001254:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001258:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800125c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001260:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001264:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001268:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800126c:	ee17 3a90 	vmov	r3, s15
 8001270:	623b      	str	r3, [r7, #32]
#if PRINTF_APP_ADC
            waitToPrint();
 8001272:	f00a f8e9 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [app_adc] Vcore Voltage level too high, wrongVoltageFactor = %f, (%u / (1 + wrongVoltageFactor)) = %umV.\r\n",(unsigned int) xTaskGetTickCount(), wrongVoltageFactor, (unsigned int) installedBatteryVoltage, (unsigned int) tempInstalledBatteryVoltage);
 8001276:	f01f fef9 	bl	802106c <xTaskGetTickCount>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4614      	mov	r4, r2
 8001280:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001282:	f7ff f8f9 	bl	8000478 <__aeabi_f2d>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	494d      	ldr	r1, [pc, #308]	@ (80013c0 <StartAdcThread+0x460>)
 800128c:	8809      	ldrh	r1, [r1, #0]
 800128e:	4608      	mov	r0, r1
 8001290:	6a39      	ldr	r1, [r7, #32]
 8001292:	9103      	str	r1, [sp, #12]
 8001294:	9002      	str	r0, [sp, #8]
 8001296:	e9cd 2300 	strd	r2, r3, [sp]
 800129a:	4623      	mov	r3, r4
 800129c:	4a49      	ldr	r2, [pc, #292]	@ (80013c4 <StartAdcThread+0x464>)
 800129e:	21c8      	movs	r1, #200	@ 0xc8
 80012a0:	4849      	ldr	r0, [pc, #292]	@ (80013c8 <StartAdcThread+0x468>)
 80012a2:	f009 ffcb 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 80012a6:	4848      	ldr	r0, [pc, #288]	@ (80013c8 <StartAdcThread+0x468>)
 80012a8:	f7fe ff7a 	bl	80001a0 <strlen>
 80012ac:	4603      	mov	r3, r0
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	4619      	mov	r1, r3
 80012b2:	4845      	ldr	r0, [pc, #276]	@ (80013c8 <StartAdcThread+0x468>)
 80012b4:	f00a f8da 	bl	800b46c <huart2print>
#endif
          }
          if (wrongVoltageFactor < 0.003)
 80012b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012ba:	f7ff f8dd 	bl	8000478 <__aeabi_f2d>
 80012be:	a33c      	add	r3, pc, #240	@ (adr r3, 80013b0 <StartAdcThread+0x450>)
 80012c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c4:	f7ff fba2 	bl	8000a0c <__aeabi_dcmplt>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d016      	beq.n	80012fc <StartAdcThread+0x39c>
          { // accuracy is good enough
#if PRINTF_APP_ADC
            waitToPrint();
 80012ce:	f00a f8bb 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [app_adc] Accuracy good enough to determine supplied voltage level.\r\n",(unsigned int) xTaskGetTickCount());
 80012d2:	f01f fecb 	bl	802106c <xTaskGetTickCount>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4613      	mov	r3, r2
 80012dc:	4a3b      	ldr	r2, [pc, #236]	@ (80013cc <StartAdcThread+0x46c>)
 80012de:	21c8      	movs	r1, #200	@ 0xc8
 80012e0:	4839      	ldr	r0, [pc, #228]	@ (80013c8 <StartAdcThread+0x468>)
 80012e2:	f009 ffab 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 80012e6:	4838      	ldr	r0, [pc, #224]	@ (80013c8 <StartAdcThread+0x468>)
 80012e8:	f7fe ff5a 	bl	80001a0 <strlen>
 80012ec:	4603      	mov	r3, r0
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4619      	mov	r1, r3
 80012f2:	4835      	ldr	r0, [pc, #212]	@ (80013c8 <StartAdcThread+0x468>)
 80012f4:	f00a f8ba 	bl	800b46c <huart2print>
#endif
            finalBatteryVoltageLevelCount = 4;
 80012f8:	2304      	movs	r3, #4
 80012fa:	61fb      	str	r3, [r7, #28]
          }

        }
        if (tempInstalledBatteryVoltage)
 80012fc:	6a3b      	ldr	r3, [r7, #32]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d004      	beq.n	800130c <StartAdcThread+0x3ac>
        {
          installedBatteryVoltage = tempInstalledBatteryVoltage;
 8001302:	6a3b      	ldr	r3, [r7, #32]
 8001304:	b29a      	uxth	r2, r3
 8001306:	4b2e      	ldr	r3, [pc, #184]	@ (80013c0 <StartAdcThread+0x460>)
 8001308:	801a      	strh	r2, [r3, #0]
 800130a:	e022      	b.n	8001352 <StartAdcThread+0x3f2>
        }
        else
        {
          waitToPrint();
 800130c:	f00a f89c 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_adc] Error on wrongVoltageFactor = %f, (%u / (1 + wrongVoltageFactor)) = %umV. This error did not take effect\r\n",(unsigned int) xTaskGetTickCount(), wrongVoltageFactor, (unsigned int) installedBatteryVoltage, (unsigned int) tempInstalledBatteryVoltage);
 8001310:	f01f feac 	bl	802106c <xTaskGetTickCount>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	4614      	mov	r4, r2
 800131a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800131c:	f7ff f8ac 	bl	8000478 <__aeabi_f2d>
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	4926      	ldr	r1, [pc, #152]	@ (80013c0 <StartAdcThread+0x460>)
 8001326:	8809      	ldrh	r1, [r1, #0]
 8001328:	4608      	mov	r0, r1
 800132a:	6a39      	ldr	r1, [r7, #32]
 800132c:	9103      	str	r1, [sp, #12]
 800132e:	9002      	str	r0, [sp, #8]
 8001330:	e9cd 2300 	strd	r2, r3, [sp]
 8001334:	4623      	mov	r3, r4
 8001336:	4a26      	ldr	r2, [pc, #152]	@ (80013d0 <StartAdcThread+0x470>)
 8001338:	21c8      	movs	r1, #200	@ 0xc8
 800133a:	4823      	ldr	r0, [pc, #140]	@ (80013c8 <StartAdcThread+0x468>)
 800133c:	f009 ff7e 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8001340:	4821      	ldr	r0, [pc, #132]	@ (80013c8 <StartAdcThread+0x468>)
 8001342:	f7fe ff2d 	bl	80001a0 <strlen>
 8001346:	4603      	mov	r3, r0
 8001348:	b2db      	uxtb	r3, r3
 800134a:	4619      	mov	r1, r3
 800134c:	481e      	ldr	r0, [pc, #120]	@ (80013c8 <StartAdcThread+0x468>)
 800134e:	f00a f88d 	bl	800b46c <huart2print>
        }
        if (finalBatteryVoltageLevelCount == 4)
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	2b04      	cmp	r3, #4
 8001356:	d15c      	bne.n	8001412 <StartAdcThread+0x4b2>
        {
          if ((installedBatteryVoltage > 3000) && (installedBatteryVoltage < 3400))
 8001358:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <StartAdcThread+0x460>)
 800135a:	881b      	ldrh	r3, [r3, #0]
 800135c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001360:	4293      	cmp	r3, r2
 8001362:	d909      	bls.n	8001378 <StartAdcThread+0x418>
 8001364:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <StartAdcThread+0x460>)
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	f640 5247 	movw	r2, #3399	@ 0xd47
 800136c:	4293      	cmp	r3, r2
 800136e:	d803      	bhi.n	8001378 <StartAdcThread+0x418>
          {
            installedBatteryVoltage = 3300;
 8001370:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <StartAdcThread+0x460>)
 8001372:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001376:	801a      	strh	r2, [r3, #0]
          }
          // todo include also other possible battery voltage levels!
#if PRINTF_APP_ADC
          waitToPrint();
 8001378:	f00a f866 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_adc] Battery voltage fixed to %umV.\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int) installedBatteryVoltage);
 800137c:	f01f fe76 	bl	802106c <xTaskGetTickCount>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <StartAdcThread+0x460>)
 8001386:	881b      	ldrh	r3, [r3, #0]
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	4613      	mov	r3, r2
 800138c:	4a11      	ldr	r2, [pc, #68]	@ (80013d4 <StartAdcThread+0x474>)
 800138e:	21c8      	movs	r1, #200	@ 0xc8
 8001390:	480d      	ldr	r0, [pc, #52]	@ (80013c8 <StartAdcThread+0x468>)
 8001392:	f009 ff53 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8001396:	480c      	ldr	r0, [pc, #48]	@ (80013c8 <StartAdcThread+0x468>)
 8001398:	f7fe ff02 	bl	80001a0 <strlen>
 800139c:	4603      	mov	r3, r0
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	4619      	mov	r1, r3
 80013a2:	4809      	ldr	r0, [pc, #36]	@ (80013c8 <StartAdcThread+0x468>)
 80013a4:	f00a f862 	bl	800b46c <huart2print>
#endif
          supplyVoltageDetermined = 1;
 80013a8:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <StartAdcThread+0x478>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	801a      	strh	r2, [r3, #0]
 80013ae:	e030      	b.n	8001412 <StartAdcThread+0x4b2>
 80013b0:	bc6a7efa 	.word	0xbc6a7efa
 80013b4:	3f689374 	.word	0x3f689374
 80013b8:	200013bc 	.word	0x200013bc
 80013bc:	44610000 	.word	0x44610000
 80013c0:	20000034 	.word	0x20000034
 80013c4:	08024de4 	.word	0x08024de4
 80013c8:	200011d8 	.word	0x200011d8
 80013cc:	08024e54 	.word	0x08024e54
 80013d0:	08024ea0 	.word	0x08024ea0
 80013d4:	08024f18 	.word	0x08024f18
 80013d8:	200013b4 	.word	0x200013b4
        }
      }
      else
      { // wrong notification value received
        waitToPrint();
 80013dc:	f00a f834 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during V-Core voltage measurement: %u. Raw ADC data = %u.\r\n",
       		 (unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue, (unsigned int) uhADCxConvertedData);
 80013e0:	f01f fe44 	bl	802106c <xTaskGetTickCount>
 80013e4:	4602      	mov	r2, r0
 80013e6:	460b      	mov	r3, r1
        npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during V-Core voltage measurement: %u. Raw ADC data = %u.\r\n",
 80013e8:	4611      	mov	r1, r2
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	4ab6      	ldr	r2, [pc, #728]	@ (80016c8 <StartAdcThread+0x768>)
 80013ee:	8812      	ldrh	r2, [r2, #0]
 80013f0:	9201      	str	r2, [sp, #4]
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	460b      	mov	r3, r1
 80013f6:	4ab5      	ldr	r2, [pc, #724]	@ (80016cc <StartAdcThread+0x76c>)
 80013f8:	21c8      	movs	r1, #200	@ 0xc8
 80013fa:	48b5      	ldr	r0, [pc, #724]	@ (80016d0 <StartAdcThread+0x770>)
 80013fc:	f009 ff1e 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8001400:	48b3      	ldr	r0, [pc, #716]	@ (80016d0 <StartAdcThread+0x770>)
 8001402:	f7fe fecd 	bl	80001a0 <strlen>
 8001406:	4603      	mov	r3, r0
 8001408:	b2db      	uxtb	r3, r3
 800140a:	4619      	mov	r1, r3
 800140c:	48b0      	ldr	r0, [pc, #704]	@ (80016d0 <StartAdcThread+0x770>)
 800140e:	f00a f82d 	bl	800b46c <huart2print>

      }
      if(whileIterations++ > 100)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	1c5a      	adds	r2, r3, #1
 8001416:	61ba      	str	r2, [r7, #24]
 8001418:	2b64      	cmp	r3, #100	@ 0x64
 800141a:	d917      	bls.n	800144c <StartAdcThread+0x4ec>
      {
        waitToPrint();
 800141c:	f00a f814 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Jump out of while loop to determine Battery Voltage after 100 iterations.\r\n",(unsigned int) xTaskGetTickCount());
 8001420:	f01f fe24 	bl	802106c <xTaskGetTickCount>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4613      	mov	r3, r2
 800142a:	4aaa      	ldr	r2, [pc, #680]	@ (80016d4 <StartAdcThread+0x774>)
 800142c:	21c8      	movs	r1, #200	@ 0xc8
 800142e:	48a8      	ldr	r0, [pc, #672]	@ (80016d0 <StartAdcThread+0x770>)
 8001430:	f009 ff04 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8001434:	48a6      	ldr	r0, [pc, #664]	@ (80016d0 <StartAdcThread+0x770>)
 8001436:	f7fe feb3 	bl	80001a0 <strlen>
 800143a:	4603      	mov	r3, r0
 800143c:	b2db      	uxtb	r3, r3
 800143e:	4619      	mov	r1, r3
 8001440:	48a3      	ldr	r0, [pc, #652]	@ (80016d0 <StartAdcThread+0x770>)
 8001442:	f00a f813 	bl	800b46c <huart2print>
        supplyVoltageDetermined = 1;
 8001446:	4ba4      	ldr	r3, [pc, #656]	@ (80016d8 <StartAdcThread+0x778>)
 8001448:	2201      	movs	r2, #1
 800144a:	801a      	strh	r2, [r3, #0]
    while (!supplyVoltageDetermined)
 800144c:	4ba2      	ldr	r3, [pc, #648]	@ (80016d8 <StartAdcThread+0x778>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	f43f ade1 	beq.w	8001018 <StartAdcThread+0xb8>
    }
	//**************************************************************************************
	// Configure ADC channel IN4 (Battery In voltage level)
    // PA5     ------> ADC4_IN4 ---> BATTIN_LEVEL, this is before the resistor
	//**************************************************************************************
    configADC.Channel = ADC_CHANNEL_4;
 8001456:	4ba1      	ldr	r3, [pc, #644]	@ (80016dc <StartAdcThread+0x77c>)
 8001458:	4aa1      	ldr	r2, [pc, #644]	@ (80016e0 <StartAdcThread+0x780>)
 800145a:	601a      	str	r2, [r3, #0]
    configADC.Rank = ADC_REGULAR_RANK_1;
 800145c:	4b9f      	ldr	r3, [pc, #636]	@ (80016dc <StartAdcThread+0x77c>)
 800145e:	2200      	movs	r2, #0
 8001460:	605a      	str	r2, [r3, #4]
    configADC.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001462:	4b9e      	ldr	r3, [pc, #632]	@ (80016dc <StartAdcThread+0x77c>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
    if (HAL_ADC_ConfigChannel(&hadc4, &configADC) != HAL_OK)
 8001468:	499c      	ldr	r1, [pc, #624]	@ (80016dc <StartAdcThread+0x77c>)
 800146a:	489e      	ldr	r0, [pc, #632]	@ (80016e4 <StartAdcThread+0x784>)
 800146c:	f017 fefc 	bl	8019268 <HAL_ADC_ConfigChannel>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d014      	beq.n	80014a0 <StartAdcThread+0x540>
    { // Error: ADC regular configuration could not be performed
      waitToPrint();
 8001476:	f009 ffe7 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: ADC regular configuration for channel 4 (BATTIN_LEVEL) could not be done.\r\n",(unsigned int) xTaskGetTickCount());
 800147a:	f01f fdf7 	bl	802106c <xTaskGetTickCount>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4613      	mov	r3, r2
 8001484:	4a98      	ldr	r2, [pc, #608]	@ (80016e8 <StartAdcThread+0x788>)
 8001486:	21c8      	movs	r1, #200	@ 0xc8
 8001488:	4891      	ldr	r0, [pc, #580]	@ (80016d0 <StartAdcThread+0x770>)
 800148a:	f009 fed7 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800148e:	4890      	ldr	r0, [pc, #576]	@ (80016d0 <StartAdcThread+0x770>)
 8001490:	f7fe fe86 	bl	80001a0 <strlen>
 8001494:	4603      	mov	r3, r0
 8001496:	b2db      	uxtb	r3, r3
 8001498:	4619      	mov	r1, r3
 800149a:	488d      	ldr	r0, [pc, #564]	@ (80016d0 <StartAdcThread+0x770>)
 800149c:	f009 ffe6 	bl	800b46c <huart2print>
    }
    xTaskNotifyStateClear(adcThreadHandler);
 80014a0:	4b92      	ldr	r3, [pc, #584]	@ (80016ec <StartAdcThread+0x78c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2100      	movs	r1, #0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f020 fe96 	bl	80221d8 <xTaskGenericNotifyStateClear>
    notificationValue = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_Start_IT(&hadc4) != HAL_OK) // Start measure Battery Voltage level
 80014b0:	488c      	ldr	r0, [pc, #560]	@ (80016e4 <StartAdcThread+0x784>)
 80014b2:	f017 fd2d 	bl	8018f10 <HAL_ADC_Start_IT>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d014      	beq.n	80014e6 <StartAdcThread+0x586>
    { // Error: ADC conversion start could not be performed
      waitToPrint();
 80014bc:	f009 ffc4 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: ADC conversion start for channel 4 (BATTIN_LEVEL) could not be performed.\r\n",(unsigned int) xTaskGetTickCount());
 80014c0:	f01f fdd4 	bl	802106c <xTaskGetTickCount>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4613      	mov	r3, r2
 80014ca:	4a89      	ldr	r2, [pc, #548]	@ (80016f0 <StartAdcThread+0x790>)
 80014cc:	21c8      	movs	r1, #200	@ 0xc8
 80014ce:	4880      	ldr	r0, [pc, #512]	@ (80016d0 <StartAdcThread+0x770>)
 80014d0:	f009 feb4 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80014d4:	487e      	ldr	r0, [pc, #504]	@ (80016d0 <StartAdcThread+0x770>)
 80014d6:	f7fe fe63 	bl	80001a0 <strlen>
 80014da:	4603      	mov	r3, r0
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	4619      	mov	r1, r3
 80014e0:	487b      	ldr	r0, [pc, #492]	@ (80016d0 <StartAdcThread+0x770>)
 80014e2:	f009 ffc3 	bl	800b46c <huart2print>
    }
    xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(1000)); // Wait until ADC conversion is done
 80014e6:	f107 0114 	add.w	r1, r7, #20
 80014ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014ee:	f04f 0300 	mov.w	r3, #0
 80014f2:	e9cd 2300 	strd	r2, r3, [sp]
 80014f6:	460b      	mov	r3, r1
 80014f8:	f04f 32ff 	mov.w	r2, #4294967295
 80014fc:	2100      	movs	r1, #0
 80014fe:	2000      	movs	r0, #0
 8001500:	f020 fbb4 	bl	8021c6c <xTaskGenericNotifyWait>
    if ((notificationValue & NOTIFICATION_FROM_ADC) == NOTIFICATION_FROM_ADC)
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d035      	beq.n	800157a <StartAdcThread+0x61a>
    { // conversion notification received from ADC
      uhADCxConvertedData = HAL_ADC_GetValue(&hadc4); // Retrieve ADC conversion data
 800150e:	4875      	ldr	r0, [pc, #468]	@ (80016e4 <StartAdcThread+0x784>)
 8001510:	f017 fd6e 	bl	8018ff0 <HAL_ADC_GetValue>
 8001514:	4603      	mov	r3, r0
 8001516:	b29a      	uxth	r2, r3
 8001518:	4b6b      	ldr	r3, [pc, #428]	@ (80016c8 <StartAdcThread+0x768>)
 800151a:	801a      	strh	r2, [r3, #0]
      batteryInVoltageLevel = __LL_ADC_CALC_DATA_TO_VOLTAGE(installedBatteryVoltage, uhADCxConvertedData, LL_ADC_RESOLUTION_12B); // from RAW to physical value
 800151c:	4b6a      	ldr	r3, [pc, #424]	@ (80016c8 <StartAdcThread+0x768>)
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	461a      	mov	r2, r3
 8001522:	4b74      	ldr	r3, [pc, #464]	@ (80016f4 <StartAdcThread+0x794>)
 8001524:	881b      	ldrh	r3, [r3, #0]
 8001526:	fb02 f303 	mul.w	r3, r2, r3
 800152a:	461a      	mov	r2, r3
 800152c:	4b72      	ldr	r3, [pc, #456]	@ (80016f8 <StartAdcThread+0x798>)
 800152e:	fba3 1302 	umull	r1, r3, r3, r2
 8001532:	1ad2      	subs	r2, r2, r3
 8001534:	0852      	lsrs	r2, r2, #1
 8001536:	4413      	add	r3, r2
 8001538:	0adb      	lsrs	r3, r3, #11
 800153a:	b29a      	uxth	r2, r3
 800153c:	4b6f      	ldr	r3, [pc, #444]	@ (80016fc <StartAdcThread+0x79c>)
 800153e:	801a      	strh	r2, [r3, #0]
      if (!batteryInVoltageLevel)
 8001540:	4b6e      	ldr	r3, [pc, #440]	@ (80016fc <StartAdcThread+0x79c>)
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d133      	bne.n	80015b0 <StartAdcThread+0x650>
      {
        waitToPrint();
 8001548:	f009 ff7e 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_adc] Error: BATTIN_LEVEL Voltage is zero. Raw ADC data = %u.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int) uhADCxConvertedData);
 800154c:	f01f fd8e 	bl	802106c <xTaskGetTickCount>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4b5c      	ldr	r3, [pc, #368]	@ (80016c8 <StartAdcThread+0x768>)
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	4613      	mov	r3, r2
 800155c:	4a68      	ldr	r2, [pc, #416]	@ (8001700 <StartAdcThread+0x7a0>)
 800155e:	21c8      	movs	r1, #200	@ 0xc8
 8001560:	485b      	ldr	r0, [pc, #364]	@ (80016d0 <StartAdcThread+0x770>)
 8001562:	f009 fe6b 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8001566:	485a      	ldr	r0, [pc, #360]	@ (80016d0 <StartAdcThread+0x770>)
 8001568:	f7fe fe1a 	bl	80001a0 <strlen>
 800156c:	4603      	mov	r3, r0
 800156e:	b2db      	uxtb	r3, r3
 8001570:	4619      	mov	r1, r3
 8001572:	4857      	ldr	r0, [pc, #348]	@ (80016d0 <StartAdcThread+0x770>)
 8001574:	f009 ff7a 	bl	800b46c <huart2print>
 8001578:	e01a      	b.n	80015b0 <StartAdcThread+0x650>
      }
    }
    else
    {
      waitToPrint();
 800157a:	f009 ff65 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during BATTIN_LEVEL voltage measurement: %u. Raw ADC data = %u.\r\n",
     		 (unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue, (unsigned int) uhADCxConvertedData);
 800157e:	f01f fd75 	bl	802106c <xTaskGetTickCount>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during BATTIN_LEVEL voltage measurement: %u. Raw ADC data = %u.\r\n",
 8001586:	4611      	mov	r1, r2
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	4a4f      	ldr	r2, [pc, #316]	@ (80016c8 <StartAdcThread+0x768>)
 800158c:	8812      	ldrh	r2, [r2, #0]
 800158e:	9201      	str	r2, [sp, #4]
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	460b      	mov	r3, r1
 8001594:	4a5b      	ldr	r2, [pc, #364]	@ (8001704 <StartAdcThread+0x7a4>)
 8001596:	21c8      	movs	r1, #200	@ 0xc8
 8001598:	484d      	ldr	r0, [pc, #308]	@ (80016d0 <StartAdcThread+0x770>)
 800159a:	f009 fe4f 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800159e:	484c      	ldr	r0, [pc, #304]	@ (80016d0 <StartAdcThread+0x770>)
 80015a0:	f7fe fdfe 	bl	80001a0 <strlen>
 80015a4:	4603      	mov	r3, r0
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	4619      	mov	r1, r3
 80015aa:	4849      	ldr	r0, [pc, #292]	@ (80016d0 <StartAdcThread+0x770>)
 80015ac:	f009 ff5e 	bl	800b46c <huart2print>
    }
    //********************************************************************************************************************************
	// Configure ADC channel IN6 (+BATT)
    // PA3     ------> ADC4_IN6 ---> BATTERY_LEVEL, this is voltage behind the resistor (resistor of 1R between BATTIN and +BATT)
    //********************************************************************************************************************************
    configADC.Channel = ADC_CHANNEL_6;
 80015b0:	4b4a      	ldr	r3, [pc, #296]	@ (80016dc <StartAdcThread+0x77c>)
 80015b2:	4a55      	ldr	r2, [pc, #340]	@ (8001708 <StartAdcThread+0x7a8>)
 80015b4:	601a      	str	r2, [r3, #0]
    if (HAL_ADC_ConfigChannel(&hadc4, &configADC) != HAL_OK)
 80015b6:	4949      	ldr	r1, [pc, #292]	@ (80016dc <StartAdcThread+0x77c>)
 80015b8:	484a      	ldr	r0, [pc, #296]	@ (80016e4 <StartAdcThread+0x784>)
 80015ba:	f017 fe55 	bl	8019268 <HAL_ADC_ConfigChannel>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d014      	beq.n	80015ee <StartAdcThread+0x68e>
    { // Error: ADC regular configuration could not be performed
      waitToPrint();
 80015c4:	f009 ff40 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: ADC regular configuration for channel 6 (+BATT) could not be done.\r\n",(unsigned int) xTaskGetTickCount());
 80015c8:	f01f fd50 	bl	802106c <xTaskGetTickCount>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4613      	mov	r3, r2
 80015d2:	4a4e      	ldr	r2, [pc, #312]	@ (800170c <StartAdcThread+0x7ac>)
 80015d4:	21c8      	movs	r1, #200	@ 0xc8
 80015d6:	483e      	ldr	r0, [pc, #248]	@ (80016d0 <StartAdcThread+0x770>)
 80015d8:	f009 fe30 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80015dc:	483c      	ldr	r0, [pc, #240]	@ (80016d0 <StartAdcThread+0x770>)
 80015de:	f7fe fddf 	bl	80001a0 <strlen>
 80015e2:	4603      	mov	r3, r0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	4619      	mov	r1, r3
 80015e8:	4839      	ldr	r0, [pc, #228]	@ (80016d0 <StartAdcThread+0x770>)
 80015ea:	f009 ff3f 	bl	800b46c <huart2print>
    }
    xTaskNotifyStateClear(adcThreadHandler);
 80015ee:	4b3f      	ldr	r3, [pc, #252]	@ (80016ec <StartAdcThread+0x78c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2100      	movs	r1, #0
 80015f4:	4618      	mov	r0, r3
 80015f6:	f020 fdef 	bl	80221d8 <xTaskGenericNotifyStateClear>
    notificationValue = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_Start_IT(&hadc4) != HAL_OK)  // Start measure Battery-in Voltage level
 80015fe:	4839      	ldr	r0, [pc, #228]	@ (80016e4 <StartAdcThread+0x784>)
 8001600:	f017 fc86 	bl	8018f10 <HAL_ADC_Start_IT>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d014      	beq.n	8001634 <StartAdcThread+0x6d4>
    { // Error: ADC regular configuration could not be performed
      waitToPrint();
 800160a:	f009 ff1d 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: ADC conversion start for channel 6 (+BATT) could not be performed.\r\n",(unsigned int) xTaskGetTickCount());
 800160e:	f01f fd2d 	bl	802106c <xTaskGetTickCount>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4613      	mov	r3, r2
 8001618:	4a3d      	ldr	r2, [pc, #244]	@ (8001710 <StartAdcThread+0x7b0>)
 800161a:	21c8      	movs	r1, #200	@ 0xc8
 800161c:	482c      	ldr	r0, [pc, #176]	@ (80016d0 <StartAdcThread+0x770>)
 800161e:	f009 fe0d 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8001622:	482b      	ldr	r0, [pc, #172]	@ (80016d0 <StartAdcThread+0x770>)
 8001624:	f7fe fdbc 	bl	80001a0 <strlen>
 8001628:	4603      	mov	r3, r0
 800162a:	b2db      	uxtb	r3, r3
 800162c:	4619      	mov	r1, r3
 800162e:	4828      	ldr	r0, [pc, #160]	@ (80016d0 <StartAdcThread+0x770>)
 8001630:	f009 ff1c 	bl	800b46c <huart2print>
    }
    xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(1000)); // Wait until ADC conversion is done
 8001634:	f107 0114 	add.w	r1, r7, #20
 8001638:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800163c:	f04f 0300 	mov.w	r3, #0
 8001640:	e9cd 2300 	strd	r2, r3, [sp]
 8001644:	460b      	mov	r3, r1
 8001646:	f04f 32ff 	mov.w	r2, #4294967295
 800164a:	2100      	movs	r1, #0
 800164c:	2000      	movs	r0, #0
 800164e:	f020 fb0d 	bl	8021c6c <xTaskGenericNotifyWait>
    if ((notificationValue & NOTIFICATION_FROM_ADC) == NOTIFICATION_FROM_ADC)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d05f      	beq.n	800171c <StartAdcThread+0x7bc>
    { // conversion notification received from ADC
      uhADCxConvertedData = HAL_ADC_GetValue(&hadc4); // Retrieve ADC conversion data
 800165c:	4821      	ldr	r0, [pc, #132]	@ (80016e4 <StartAdcThread+0x784>)
 800165e:	f017 fcc7 	bl	8018ff0 <HAL_ADC_GetValue>
 8001662:	4603      	mov	r3, r0
 8001664:	b29a      	uxth	r2, r3
 8001666:	4b18      	ldr	r3, [pc, #96]	@ (80016c8 <StartAdcThread+0x768>)
 8001668:	801a      	strh	r2, [r3, #0]
      batteryVoltageLevel = __LL_ADC_CALC_DATA_TO_VOLTAGE(installedBatteryVoltage, uhADCxConvertedData, LL_ADC_RESOLUTION_12B);  // from RAW to physical value
 800166a:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <StartAdcThread+0x768>)
 800166c:	881b      	ldrh	r3, [r3, #0]
 800166e:	461a      	mov	r2, r3
 8001670:	4b20      	ldr	r3, [pc, #128]	@ (80016f4 <StartAdcThread+0x794>)
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	fb02 f303 	mul.w	r3, r2, r3
 8001678:	461a      	mov	r2, r3
 800167a:	4b1f      	ldr	r3, [pc, #124]	@ (80016f8 <StartAdcThread+0x798>)
 800167c:	fba3 1302 	umull	r1, r3, r3, r2
 8001680:	1ad2      	subs	r2, r2, r3
 8001682:	0852      	lsrs	r2, r2, #1
 8001684:	4413      	add	r3, r2
 8001686:	0adb      	lsrs	r3, r3, #11
 8001688:	b29a      	uxth	r2, r3
 800168a:	4b22      	ldr	r3, [pc, #136]	@ (8001714 <StartAdcThread+0x7b4>)
 800168c:	801a      	strh	r2, [r3, #0]
      if (!batteryVoltageLevel)
 800168e:	4b21      	ldr	r3, [pc, #132]	@ (8001714 <StartAdcThread+0x7b4>)
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d15d      	bne.n	8001752 <StartAdcThread+0x7f2>
      {
        waitToPrint();
 8001696:	f009 fed7 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_adc] Error: BATT_LEVEL Voltage is zero. Raw ADC data = %u. This module does not measure BATT_LEVEL.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int) uhADCxConvertedData);
 800169a:	f01f fce7 	bl	802106c <xTaskGetTickCount>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <StartAdcThread+0x768>)
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	4613      	mov	r3, r2
 80016aa:	4a1b      	ldr	r2, [pc, #108]	@ (8001718 <StartAdcThread+0x7b8>)
 80016ac:	21c8      	movs	r1, #200	@ 0xc8
 80016ae:	4808      	ldr	r0, [pc, #32]	@ (80016d0 <StartAdcThread+0x770>)
 80016b0:	f009 fdc4 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80016b4:	4806      	ldr	r0, [pc, #24]	@ (80016d0 <StartAdcThread+0x770>)
 80016b6:	f7fe fd73 	bl	80001a0 <strlen>
 80016ba:	4603      	mov	r3, r0
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	4619      	mov	r1, r3
 80016c0:	4803      	ldr	r0, [pc, #12]	@ (80016d0 <StartAdcThread+0x770>)
 80016c2:	f009 fed3 	bl	800b46c <huart2print>
 80016c6:	e044      	b.n	8001752 <StartAdcThread+0x7f2>
 80016c8:	2000003c 	.word	0x2000003c
 80016cc:	08024f48 	.word	0x08024f48
 80016d0:	200011d8 	.word	0x200011d8
 80016d4:	08024fb4 	.word	0x08024fb4
 80016d8:	200013b4 	.word	0x200013b4
 80016dc:	200013a8 	.word	0x200013a8
 80016e0:	10000010 	.word	0x10000010
 80016e4:	20000d44 	.word	0x20000d44
 80016e8:	08025014 	.word	0x08025014
 80016ec:	200002ec 	.word	0x200002ec
 80016f0:	08025074 	.word	0x08025074
 80016f4:	20000034 	.word	0x20000034
 80016f8:	00100101 	.word	0x00100101
 80016fc:	200013b8 	.word	0x200013b8
 8001700:	080250d4 	.word	0x080250d4
 8001704:	0802511c 	.word	0x0802511c
 8001708:	18000040 	.word	0x18000040
 800170c:	08025190 	.word	0x08025190
 8001710:	080251ec 	.word	0x080251ec
 8001714:	200013b6 	.word	0x200013b6
 8001718:	08025248 	.word	0x08025248
      }
    }
    else
    {
      waitToPrint();
 800171c:	f009 fe94 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during Battery-in voltage measurement: %u. Raw ADC data = %u.\r\n",
   		 (unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue, (unsigned int) uhADCxConvertedData);
 8001720:	f01f fca4 	bl	802106c <xTaskGetTickCount>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during Battery-in voltage measurement: %u. Raw ADC data = %u.\r\n",
 8001728:	4611      	mov	r1, r2
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	4aab      	ldr	r2, [pc, #684]	@ (80019dc <StartAdcThread+0xa7c>)
 800172e:	8812      	ldrh	r2, [r2, #0]
 8001730:	9201      	str	r2, [sp, #4]
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	460b      	mov	r3, r1
 8001736:	4aaa      	ldr	r2, [pc, #680]	@ (80019e0 <StartAdcThread+0xa80>)
 8001738:	21c8      	movs	r1, #200	@ 0xc8
 800173a:	48aa      	ldr	r0, [pc, #680]	@ (80019e4 <StartAdcThread+0xa84>)
 800173c:	f009 fd7e 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8001740:	48a8      	ldr	r0, [pc, #672]	@ (80019e4 <StartAdcThread+0xa84>)
 8001742:	f7fe fd2d 	bl	80001a0 <strlen>
 8001746:	4603      	mov	r3, r0
 8001748:	b2db      	uxtb	r3, r3
 800174a:	4619      	mov	r1, r3
 800174c:	48a5      	ldr	r0, [pc, #660]	@ (80019e4 <StartAdcThread+0xa84>)
 800174e:	f009 fe8d 	bl	800b46c <huart2print>
    }
    //***************************************************************************************
	// Configure ADC channel IN1 (+VDC or super capacitor voltage level)
    // PA8     ------> ADC4_IN1 ---> SCAP_LEVEL     this is +VDC or voltage over the supercap
    //***************************************************************************************
    configADC.Channel = ADC_CHANNEL_1;
 8001752:	4ba5      	ldr	r3, [pc, #660]	@ (80019e8 <StartAdcThread+0xa88>)
 8001754:	4aa5      	ldr	r2, [pc, #660]	@ (80019ec <StartAdcThread+0xa8c>)
 8001756:	601a      	str	r2, [r3, #0]
    if (HAL_ADC_ConfigChannel(&hadc4, &configADC) != HAL_OK)
 8001758:	49a3      	ldr	r1, [pc, #652]	@ (80019e8 <StartAdcThread+0xa88>)
 800175a:	48a5      	ldr	r0, [pc, #660]	@ (80019f0 <StartAdcThread+0xa90>)
 800175c:	f017 fd84 	bl	8019268 <HAL_ADC_ConfigChannel>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d014      	beq.n	8001790 <StartAdcThread+0x830>
    {
      waitToPrint();
 8001766:	f009 fe6f 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [main] ADC regular configuration for channel 1 (+VDC) could not be done.\r\n",(unsigned int) xTaskGetTickCount());
 800176a:	f01f fc7f 	bl	802106c <xTaskGetTickCount>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4613      	mov	r3, r2
 8001774:	4a9f      	ldr	r2, [pc, #636]	@ (80019f4 <StartAdcThread+0xa94>)
 8001776:	21c8      	movs	r1, #200	@ 0xc8
 8001778:	489a      	ldr	r0, [pc, #616]	@ (80019e4 <StartAdcThread+0xa84>)
 800177a:	f009 fd5f 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800177e:	4899      	ldr	r0, [pc, #612]	@ (80019e4 <StartAdcThread+0xa84>)
 8001780:	f7fe fd0e 	bl	80001a0 <strlen>
 8001784:	4603      	mov	r3, r0
 8001786:	b2db      	uxtb	r3, r3
 8001788:	4619      	mov	r1, r3
 800178a:	4896      	ldr	r0, [pc, #600]	@ (80019e4 <StartAdcThread+0xa84>)
 800178c:	f009 fe6e 	bl	800b46c <huart2print>
    }
    xTaskNotifyStateClear(adcThreadHandler);
 8001790:	4b99      	ldr	r3, [pc, #612]	@ (80019f8 <StartAdcThread+0xa98>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2100      	movs	r1, #0
 8001796:	4618      	mov	r0, r3
 8001798:	f020 fd1e 	bl	80221d8 <xTaskGenericNotifyStateClear>
    notificationValue = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_Start_IT(&hadc4) != HAL_OK)
 80017a0:	4893      	ldr	r0, [pc, #588]	@ (80019f0 <StartAdcThread+0xa90>)
 80017a2:	f017 fbb5 	bl	8018f10 <HAL_ADC_Start_IT>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d014      	beq.n	80017d6 <StartAdcThread+0x876>
    {
      waitToPrint();
 80017ac:	f009 fe4c 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [main] ADC conversion start for channel 1 (+VDC) could not be performed.\r\n",(unsigned int) xTaskGetTickCount());
 80017b0:	f01f fc5c 	bl	802106c <xTaskGetTickCount>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4613      	mov	r3, r2
 80017ba:	4a90      	ldr	r2, [pc, #576]	@ (80019fc <StartAdcThread+0xa9c>)
 80017bc:	21c8      	movs	r1, #200	@ 0xc8
 80017be:	4889      	ldr	r0, [pc, #548]	@ (80019e4 <StartAdcThread+0xa84>)
 80017c0:	f009 fd3c 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80017c4:	4887      	ldr	r0, [pc, #540]	@ (80019e4 <StartAdcThread+0xa84>)
 80017c6:	f7fe fceb 	bl	80001a0 <strlen>
 80017ca:	4603      	mov	r3, r0
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	4619      	mov	r1, r3
 80017d0:	4884      	ldr	r0, [pc, #528]	@ (80019e4 <StartAdcThread+0xa84>)
 80017d2:	f009 fe4b 	bl	800b46c <huart2print>
    }
    xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(1000));
 80017d6:	f107 0114 	add.w	r1, r7, #20
 80017da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	e9cd 2300 	strd	r2, r3, [sp]
 80017e6:	460b      	mov	r3, r1
 80017e8:	f04f 32ff 	mov.w	r2, #4294967295
 80017ec:	2100      	movs	r1, #0
 80017ee:	2000      	movs	r0, #0
 80017f0:	f020 fa3c 	bl	8021c6c <xTaskGenericNotifyWait>
    if ((notificationValue & NOTIFICATION_FROM_ADC) == NOTIFICATION_FROM_ADC)
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d026      	beq.n	800184c <StartAdcThread+0x8ec>
    { // conversion notification received from ADC
      uhADCxConvertedData = HAL_ADC_GetValue(&hadc4);
 80017fe:	487c      	ldr	r0, [pc, #496]	@ (80019f0 <StartAdcThread+0xa90>)
 8001800:	f017 fbf6 	bl	8018ff0 <HAL_ADC_GetValue>
 8001804:	4603      	mov	r3, r0
 8001806:	b29a      	uxth	r2, r3
 8001808:	4b74      	ldr	r3, [pc, #464]	@ (80019dc <StartAdcThread+0xa7c>)
 800180a:	801a      	strh	r2, [r3, #0]
      supercapVoltageLevel = __LL_ADC_CALC_DATA_TO_VOLTAGE(installedBatteryVoltage, uhADCxConvertedData, LL_ADC_RESOLUTION_12B);
 800180c:	4b73      	ldr	r3, [pc, #460]	@ (80019dc <StartAdcThread+0xa7c>)
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b7b      	ldr	r3, [pc, #492]	@ (8001a00 <StartAdcThread+0xaa0>)
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	fb02 f303 	mul.w	r3, r2, r3
 800181a:	461a      	mov	r2, r3
 800181c:	4b79      	ldr	r3, [pc, #484]	@ (8001a04 <StartAdcThread+0xaa4>)
 800181e:	fba3 1302 	umull	r1, r3, r3, r2
 8001822:	1ad2      	subs	r2, r2, r3
 8001824:	0852      	lsrs	r2, r2, #1
 8001826:	4413      	add	r3, r2
 8001828:	0adb      	lsrs	r3, r3, #11
 800182a:	b29a      	uxth	r2, r3
 800182c:	4b76      	ldr	r3, [pc, #472]	@ (8001a08 <StartAdcThread+0xaa8>)
 800182e:	801a      	strh	r2, [r3, #0]
      if ((supercapVoltageLevel > 1840) && supplyVoltageDetermined)
 8001830:	4b75      	ldr	r3, [pc, #468]	@ (8001a08 <StartAdcThread+0xaa8>)
 8001832:	881b      	ldrh	r3, [r3, #0]
 8001834:	f5b3 6fe6 	cmp.w	r3, #1840	@ 0x730
 8001838:	d923      	bls.n	8001882 <StartAdcThread+0x922>
 800183a:	4b74      	ldr	r3, [pc, #464]	@ (8001a0c <StartAdcThread+0xaac>)
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d01f      	beq.n	8001882 <StartAdcThread+0x922>
      { // super capacitor loaded, notify app_init (needed at start-up) and app_gateway (during execution)
//        InitThreadNotify(NOTIFICATION_FROM_ADC_SUPERCAP_READY);
//        GatewayNotify(NOTIFICATION_FROM_ADC_SUPERCAP_READY);
        ScapThreadNotify(NOTIFICATION_FROM_ADC_SUPERCAP_READY);
 8001842:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001846:	f007 fd47 	bl	80092d8 <ScapThreadNotify>
 800184a:	e01a      	b.n	8001882 <StartAdcThread+0x922>
      }
    }
    else
    {
      waitToPrint();
 800184c:	f009 fdfc 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during SuperCap voltage measurement: %u. Raw ADC data = %u.\r\n",
   		 (unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue, (unsigned int) uhADCxConvertedData);
 8001850:	f01f fc0c 	bl	802106c <xTaskGetTickCount>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during SuperCap voltage measurement: %u. Raw ADC data = %u.\r\n",
 8001858:	4611      	mov	r1, r2
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	4a5f      	ldr	r2, [pc, #380]	@ (80019dc <StartAdcThread+0xa7c>)
 800185e:	8812      	ldrh	r2, [r2, #0]
 8001860:	9201      	str	r2, [sp, #4]
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	460b      	mov	r3, r1
 8001866:	4a6a      	ldr	r2, [pc, #424]	@ (8001a10 <StartAdcThread+0xab0>)
 8001868:	21c8      	movs	r1, #200	@ 0xc8
 800186a:	485e      	ldr	r0, [pc, #376]	@ (80019e4 <StartAdcThread+0xa84>)
 800186c:	f009 fce6 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8001870:	485c      	ldr	r0, [pc, #368]	@ (80019e4 <StartAdcThread+0xa84>)
 8001872:	f7fe fc95 	bl	80001a0 <strlen>
 8001876:	4603      	mov	r3, r0
 8001878:	b2db      	uxtb	r3, r3
 800187a:	4619      	mov	r1, r3
 800187c:	4859      	ldr	r0, [pc, #356]	@ (80019e4 <StartAdcThread+0xa84>)
 800187e:	f009 fdf5 	bl	800b46c <huart2print>
    }
    //*********************************
	// Configure ADC channel TEMPSENSOR
    //*********************************
    configADC.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001882:	4b59      	ldr	r3, [pc, #356]	@ (80019e8 <StartAdcThread+0xa88>)
 8001884:	4a63      	ldr	r2, [pc, #396]	@ (8001a14 <StartAdcThread+0xab4>)
 8001886:	601a      	str	r2, [r3, #0]
    if (HAL_ADC_ConfigChannel(&hadc4, &configADC) != HAL_OK)
 8001888:	4957      	ldr	r1, [pc, #348]	@ (80019e8 <StartAdcThread+0xa88>)
 800188a:	4859      	ldr	r0, [pc, #356]	@ (80019f0 <StartAdcThread+0xa90>)
 800188c:	f017 fcec 	bl	8019268 <HAL_ADC_ConfigChannel>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d014      	beq.n	80018c0 <StartAdcThread+0x960>
    {
      waitToPrint();
 8001896:	f009 fdd7 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [main] ADC regular configuration for V-Core could not be done.\r\n",(unsigned int) xTaskGetTickCount());
 800189a:	f01f fbe7 	bl	802106c <xTaskGetTickCount>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	4613      	mov	r3, r2
 80018a4:	4a5c      	ldr	r2, [pc, #368]	@ (8001a18 <StartAdcThread+0xab8>)
 80018a6:	21c8      	movs	r1, #200	@ 0xc8
 80018a8:	484e      	ldr	r0, [pc, #312]	@ (80019e4 <StartAdcThread+0xa84>)
 80018aa:	f009 fcc7 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80018ae:	484d      	ldr	r0, [pc, #308]	@ (80019e4 <StartAdcThread+0xa84>)
 80018b0:	f7fe fc76 	bl	80001a0 <strlen>
 80018b4:	4603      	mov	r3, r0
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	4619      	mov	r1, r3
 80018ba:	484a      	ldr	r0, [pc, #296]	@ (80019e4 <StartAdcThread+0xa84>)
 80018bc:	f009 fdd6 	bl	800b46c <huart2print>
    }
    if (HAL_ADC_Start_IT(&hadc4) != HAL_OK)
 80018c0:	484b      	ldr	r0, [pc, #300]	@ (80019f0 <StartAdcThread+0xa90>)
 80018c2:	f017 fb25 	bl	8018f10 <HAL_ADC_Start_IT>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d014      	beq.n	80018f6 <StartAdcThread+0x996>
    {
      waitToPrint();
 80018cc:	f009 fdbc 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [main] ADC conversion start for V-Core could not be performed.\r\n",(unsigned int) xTaskGetTickCount());
 80018d0:	f01f fbcc 	bl	802106c <xTaskGetTickCount>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4613      	mov	r3, r2
 80018da:	4a50      	ldr	r2, [pc, #320]	@ (8001a1c <StartAdcThread+0xabc>)
 80018dc:	21c8      	movs	r1, #200	@ 0xc8
 80018de:	4841      	ldr	r0, [pc, #260]	@ (80019e4 <StartAdcThread+0xa84>)
 80018e0:	f009 fcac 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80018e4:	483f      	ldr	r0, [pc, #252]	@ (80019e4 <StartAdcThread+0xa84>)
 80018e6:	f7fe fc5b 	bl	80001a0 <strlen>
 80018ea:	4603      	mov	r3, r0
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	4619      	mov	r1, r3
 80018f0:	483c      	ldr	r0, [pc, #240]	@ (80019e4 <StartAdcThread+0xa84>)
 80018f2:	f009 fdbb 	bl	800b46c <huart2print>
    }
    xTaskNotifyStateClear(adcThreadHandler);
 80018f6:	4b40      	ldr	r3, [pc, #256]	@ (80019f8 <StartAdcThread+0xa98>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2100      	movs	r1, #0
 80018fc:	4618      	mov	r0, r3
 80018fe:	f020 fc6b 	bl	80221d8 <xTaskGenericNotifyStateClear>
    notificationValue = 0;
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
    xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(1000));
 8001906:	f107 0114 	add.w	r1, r7, #20
 800190a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800190e:	f04f 0300 	mov.w	r3, #0
 8001912:	e9cd 2300 	strd	r2, r3, [sp]
 8001916:	460b      	mov	r3, r1
 8001918:	f04f 32ff 	mov.w	r2, #4294967295
 800191c:	2100      	movs	r1, #0
 800191e:	2000      	movs	r0, #0
 8001920:	f020 f9a4 	bl	8021c6c <xTaskGenericNotifyWait>
    if ((notificationValue & NOTIFICATION_FROM_ADC) == NOTIFICATION_FROM_ADC)
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d030      	beq.n	8001990 <StartAdcThread+0xa30>
    { // conversion notification received from ADC
      uhADCxConvertedData = HAL_ADC_GetValue(&hadc4);
 800192e:	4830      	ldr	r0, [pc, #192]	@ (80019f0 <StartAdcThread+0xa90>)
 8001930:	f017 fb5e 	bl	8018ff0 <HAL_ADC_GetValue>
 8001934:	4603      	mov	r3, r0
 8001936:	b29a      	uxth	r2, r3
 8001938:	4b28      	ldr	r3, [pc, #160]	@ (80019dc <StartAdcThread+0xa7c>)
 800193a:	801a      	strh	r2, [r3, #0]
      vCoreTemperature = __LL_ADC_CALC_TEMPERATURE(installedBatteryVoltage, uhADCxConvertedData, LL_ADC_RESOLUTION_12B);
 800193c:	4b38      	ldr	r3, [pc, #224]	@ (8001a20 <StartAdcThread+0xac0>)
 800193e:	881a      	ldrh	r2, [r3, #0]
 8001940:	4b38      	ldr	r3, [pc, #224]	@ (8001a24 <StartAdcThread+0xac4>)
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d01e      	beq.n	8001986 <StartAdcThread+0xa26>
 8001948:	4b24      	ldr	r3, [pc, #144]	@ (80019dc <StartAdcThread+0xa7c>)
 800194a:	881b      	ldrh	r3, [r3, #0]
 800194c:	461a      	mov	r2, r3
 800194e:	4b2c      	ldr	r3, [pc, #176]	@ (8001a00 <StartAdcThread+0xaa0>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	fb02 f303 	mul.w	r3, r2, r3
 8001956:	461a      	mov	r2, r3
 8001958:	4b33      	ldr	r3, [pc, #204]	@ (8001a28 <StartAdcThread+0xac8>)
 800195a:	fba3 2302 	umull	r2, r3, r3, r2
 800195e:	099b      	lsrs	r3, r3, #6
 8001960:	461a      	mov	r2, r3
 8001962:	4b30      	ldr	r3, [pc, #192]	@ (8001a24 <StartAdcThread+0xac4>)
 8001964:	881b      	ldrh	r3, [r3, #0]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2264      	movs	r2, #100	@ 0x64
 800196a:	fb03 f202 	mul.w	r2, r3, r2
 800196e:	4b2c      	ldr	r3, [pc, #176]	@ (8001a20 <StartAdcThread+0xac0>)
 8001970:	881b      	ldrh	r3, [r3, #0]
 8001972:	4619      	mov	r1, r3
 8001974:	4b2b      	ldr	r3, [pc, #172]	@ (8001a24 <StartAdcThread+0xac4>)
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	1acb      	subs	r3, r1, r3
 800197a:	fb92 f3f3 	sdiv	r3, r2, r3
 800197e:	b29b      	uxth	r3, r3
 8001980:	331e      	adds	r3, #30
 8001982:	b29b      	uxth	r3, r3
 8001984:	e001      	b.n	800198a <StartAdcThread+0xa2a>
 8001986:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800198a:	4a28      	ldr	r2, [pc, #160]	@ (8001a2c <StartAdcThread+0xacc>)
 800198c:	8013      	strh	r3, [r2, #0]
 800198e:	e01a      	b.n	80019c6 <StartAdcThread+0xa66>
    }
    else
    {
      waitToPrint();
 8001990:	f009 fd5a 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during V-Core voltage measurement: %u. Raw ADC data = %u.\r\n",
   		 (unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue, (unsigned int) uhADCxConvertedData);
 8001994:	f01f fb6a 	bl	802106c <xTaskGetTickCount>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_adc] Error: Wrong notification received during V-Core voltage measurement: %u. Raw ADC data = %u.\r\n",
 800199c:	4611      	mov	r1, r2
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	4a0e      	ldr	r2, [pc, #56]	@ (80019dc <StartAdcThread+0xa7c>)
 80019a2:	8812      	ldrh	r2, [r2, #0]
 80019a4:	9201      	str	r2, [sp, #4]
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	460b      	mov	r3, r1
 80019aa:	4a21      	ldr	r2, [pc, #132]	@ (8001a30 <StartAdcThread+0xad0>)
 80019ac:	21c8      	movs	r1, #200	@ 0xc8
 80019ae:	480d      	ldr	r0, [pc, #52]	@ (80019e4 <StartAdcThread+0xa84>)
 80019b0:	f009 fc44 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80019b4:	480b      	ldr	r0, [pc, #44]	@ (80019e4 <StartAdcThread+0xa84>)
 80019b6:	f7fe fbf3 	bl	80001a0 <strlen>
 80019ba:	4603      	mov	r3, r0
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	4619      	mov	r1, r3
 80019c0:	4808      	ldr	r0, [pc, #32]	@ (80019e4 <StartAdcThread+0xa84>)
 80019c2:	f009 fd53 	bl	800b46c <huart2print>
//    npf_snprintf(uart_buf, 200, "%u [main] ADC conversion done (mV): BATT %umV, BATTIN %umV, SCAP %umV, V-Core %umV, Core temp = %uC.\r\n",
//   		(unsigned int) xTaskGetTickCount(), (unsigned int) batteryVoltageLevel, (unsigned int) batteryInVoltageLevel,
//		(unsigned int) supercapVoltageLevel, (unsigned int) vCoreVoltageLevel, (unsigned int) vCoreTemperature);
//    huart2print(uart_buf, strlen(uart_buf));
//#endif
    vTaskDelayUntil(&xLastWakeTime, 200U);
 80019c6:	f107 0108 	add.w	r1, r7, #8
 80019ca:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 80019ce:	f04f 0300 	mov.w	r3, #0
 80019d2:	4608      	mov	r0, r1
 80019d4:	f01f f872 	bl	8020abc <xTaskDelayUntil>
    while (!supplyVoltageDetermined)
 80019d8:	e538      	b.n	800144c <StartAdcThread+0x4ec>
 80019da:	bf00      	nop
 80019dc:	2000003c 	.word	0x2000003c
 80019e0:	080252b8 	.word	0x080252b8
 80019e4:	200011d8 	.word	0x200011d8
 80019e8:	200013a8 	.word	0x200013a8
 80019ec:	04000002 	.word	0x04000002
 80019f0:	20000d44 	.word	0x20000d44
 80019f4:	08025328 	.word	0x08025328
 80019f8:	200002ec 	.word	0x200002ec
 80019fc:	08025378 	.word	0x08025378
 8001a00:	20000034 	.word	0x20000034
 8001a04:	00100101 	.word	0x00100101
 8001a08:	200013ba 	.word	0x200013ba
 8001a0c:	200013b4 	.word	0x200013b4
 8001a10:	080253c8 	.word	0x080253c8
 8001a14:	b4002000 	.word	0xb4002000
 8001a18:	08025438 	.word	0x08025438
 8001a1c:	0802547c 	.word	0x0802547c
 8001a20:	0bf90742 	.word	0x0bf90742
 8001a24:	0bf90710 	.word	0x0bf90710
 8001a28:	057619f1 	.word	0x057619f1
 8001a2c:	200013be 	.word	0x200013be
 8001a30:	08024f48 	.word	0x08024f48

08001a34 <AdcNotifyFromISR>:
  }
}

void AdcNotifyFromISR(uint32_t notValue)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af02      	add	r7, sp, #8
 8001a3a:	6078      	str	r0, [r7, #4]
  BaseType_t xHigherPriorityTaskWoken;
  xHigherPriorityTaskWoken = pdFALSE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60fb      	str	r3, [r7, #12]
  if (adcThreadHandler != NULL)
 8001a40:	4b0d      	ldr	r3, [pc, #52]	@ (8001a78 <AdcNotifyFromISR+0x44>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d00b      	beq.n	8001a60 <AdcNotifyFromISR+0x2c>
  {
    xTaskNotifyFromISR(adcThreadHandler, notValue, eSetBits, &xHigherPriorityTaskWoken);
 8001a48:	4b0b      	ldr	r3, [pc, #44]	@ (8001a78 <AdcNotifyFromISR+0x44>)
 8001a4a:	6818      	ldr	r0, [r3, #0]
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	2300      	movs	r3, #0
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2301      	movs	r3, #1
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	f020 fa84 	bl	8021f68 <xTaskGenericNotifyFromISR>
  }
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <AdcNotifyFromISR+0x3a>
 8001a66:	4b05      	ldr	r3, [pc, #20]	@ (8001a7c <AdcNotifyFromISR+0x48>)
 8001a68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a6c:	601a      	str	r2, [r3, #0]
}
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200002ec 	.word	0x200002ec
 8001a7c:	e000ed04 	.word	0xe000ed04

08001a80 <inv_device_get_sensor_config>:
 *                       INV_ERROR_SIZE provided buffer is not big enough
 *                       INV_ERROR if configuration has failed
 */
static inline int inv_device_get_sensor_config(const inv_device_t * dev, int sensor,
		int settings, void *value, uint16_t size)
{
 8001a80:	b590      	push	{r4, r7, lr}
 8001a82:	b087      	sub	sp, #28
 8001a84:	af02      	add	r7, sp, #8
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
 8001a8c:	603b      	str	r3, [r7, #0]
	assert(dev && dev->vt);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d003      	beq.n	8001a9c <inv_device_get_sensor_config+0x1c>
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d106      	bne.n	8001aaa <inv_device_get_sensor_config+0x2a>
 8001a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001adc <inv_device_get_sensor_config+0x5c>)
 8001a9e:	4a10      	ldr	r2, [pc, #64]	@ (8001ae0 <inv_device_get_sensor_config+0x60>)
 8001aa0:	f240 21aa 	movw	r1, #682	@ 0x2aa
 8001aa4:	480f      	ldr	r0, [pc, #60]	@ (8001ae4 <inv_device_get_sensor_config+0x64>)
 8001aa6:	f021 fb41 	bl	802312c <__assert_func>

	if(dev->vt->get_sensor_config)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d00c      	beq.n	8001ace <inv_device_get_sensor_config+0x4e>
		return dev->vt->get_sensor_config(dev->instance, sensor, settings, value, size);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	6818      	ldr	r0, [r3, #0]
 8001abe:	8c3b      	ldrh	r3, [r7, #32]
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	68b9      	ldr	r1, [r7, #8]
 8001ac8:	47a0      	blx	r4
 8001aca:	4603      	mov	r3, r0
 8001acc:	e001      	b.n	8001ad2 <inv_device_get_sensor_config+0x52>

	return INV_ERROR_NIMPL;
 8001ace:	f06f 0301 	mvn.w	r3, #1
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd90      	pop	{r4, r7, pc}
 8001ada:	bf00      	nop
 8001adc:	080254c0 	.word	0x080254c0
 8001ae0:	0802a068 	.word	0x0802a068
 8001ae4:	080254d0 	.word	0x080254d0

08001ae8 <inv_device_icm20948_get_base>:
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size);

/** @brief Helper function to get handle to base object
 */
static inline inv_device_t * inv_device_icm20948_get_base(inv_device_icm20948_t * self)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	if(self)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <inv_device_icm20948_get_base+0x12>
		return &self->base;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	e000      	b.n	8001afc <inv_device_icm20948_get_base+0x14>

	return 0;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <GatewayThreadInit>:
//void receive_message_from_gateway(lr1_stack_mac_t* lr1_mac);

// startOfTransmit

void GatewayThreadInit()
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af02      	add	r7, sp, #8
//  osThreadDef(gatewayThread, gateway_thread, osPriorityAboveNormal, 0, 128);
//  gatewayThreadHandler = osThreadCreate(osThread(gatewayThread), NULL);
  if (xTaskCreate ((TaskFunction_t)GatewayThreadStart, "GatewayThread", (configSTACK_DEPTH_TYPE)512, NULL, osPriorityHigh, &gatewayThreadHandler) != pdPASS)
 8001b0e:	4b13      	ldr	r3, [pc, #76]	@ (8001b5c <GatewayThreadInit+0x54>)
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	2328      	movs	r3, #40	@ 0x28
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2300      	movs	r3, #0
 8001b18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b1c:	4910      	ldr	r1, [pc, #64]	@ (8001b60 <GatewayThreadInit+0x58>)
 8001b1e:	4811      	ldr	r0, [pc, #68]	@ (8001b64 <GatewayThreadInit+0x5c>)
 8001b20:	f01e fe66 	bl	80207f0 <xTaskCreate>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d014      	beq.n	8001b54 <GatewayThreadInit+0x4c>
  {
#if PRINTF_APP_GATEWAY
    waitToPrint();
 8001b2a:	f009 fc8d 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_gateway] Could not be started.\n",(unsigned int) xTaskGetTickCount());
 8001b2e:	f01f fa9d 	bl	802106c <xTaskGetTickCount>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4613      	mov	r3, r2
 8001b38:	4a0b      	ldr	r2, [pc, #44]	@ (8001b68 <GatewayThreadInit+0x60>)
 8001b3a:	21c8      	movs	r1, #200	@ 0xc8
 8001b3c:	480b      	ldr	r0, [pc, #44]	@ (8001b6c <GatewayThreadInit+0x64>)
 8001b3e:	f009 fb7d 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8001b42:	480a      	ldr	r0, [pc, #40]	@ (8001b6c <GatewayThreadInit+0x64>)
 8001b44:	f7fe fb2c 	bl	80001a0 <strlen>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4807      	ldr	r0, [pc, #28]	@ (8001b6c <GatewayThreadInit+0x64>)
 8001b50:	f009 fc8c 	bl	800b46c <huart2print>
#endif
  }
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	2000045c 	.word	0x2000045c
 8001b60:	08025504 	.word	0x08025504
 8001b64:	08001b71 	.word	0x08001b71
 8001b68:	08025514 	.word	0x08025514
 8001b6c:	200011d8 	.word	0x200011d8

08001b70 <GatewayThreadStart>:

void GatewayThreadStart(const void * params)
{
 8001b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b74:	b0eb      	sub	sp, #428	@ 0x1ac
 8001b76:	af06      	add	r7, sp, #24
 8001b78:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001b7c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b80:	6018      	str	r0, [r3, #0]
//
//
//  vTaskDelayUntil(&xLastWakeTime, 500U);

#if PRINTF_APP_GATEWAY
  waitToPrint();
 8001b82:	f009 fc61 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_gateway] Started.\n",(unsigned int) xTaskGetTickCount());
 8001b86:	f01f fa71 	bl	802106c <xTaskGetTickCount>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	4613      	mov	r3, r2
 8001b90:	4a65      	ldr	r2, [pc, #404]	@ (8001d28 <GatewayThreadStart+0x1b8>)
 8001b92:	21c8      	movs	r1, #200	@ 0xc8
 8001b94:	4865      	ldr	r0, [pc, #404]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001b96:	f009 fb51 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8001b9a:	4864      	ldr	r0, [pc, #400]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001b9c:	f7fe fb00 	bl	80001a0 <strlen>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4861      	ldr	r0, [pc, #388]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001ba8:	f009 fc60 	bl	800b46c <huart2print>
  //uint8_t  AppEuiInit[]         = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
  uint8_t  DevEuiInit[]         = {0x70, 0xB3, 0xD5, 0x7E, 0xD0, 0x06, 0x09, 0x04};
  uint32_t LoRaDevAddrInit = 0x260B1B80; //from original file
#endif
#if plantSensor1
  uint8_t  LoRaMacNwkSKeyInit[] = {0x58, 0xD3, 0x8F, 0x45, 0x71, 0x57, 0x34, 0x8F, 0x56, 0xF2, 0x2B, 0x11, 0xA3, 0xC0, 0xD0, 0xE9}; //0x5D, 0x39, 0x6F, 0xF2, 0x7E, 0xA3, 0xAF, 0x43, 0xC4, 0x3A, 0x99, 0x41, 0xCD, 0x94, 0xCD, 0xDF};
 8001bac:	4b60      	ldr	r3, [pc, #384]	@ (8001d30 <GatewayThreadStart+0x1c0>)
 8001bae:	f507 7682 	add.w	r6, r7, #260	@ 0x104
 8001bb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bb4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  uint8_t  LoRaMacAppSKeyInit[] = {0xE5, 0xA4, 0x57, 0x52, 0x25, 0x7E, 0x47, 0x37, 0x5B, 0x9E, 0x7B, 0xEE, 0x28, 0x2E, 0x8A, 0xBB}; //0x6D, 0x86, 0x11, 0xEE, 0x20, 0x13, 0x73, 0x61, 0xC1, 0x56, 0xBB, 0x4D, 0x15, 0x65, 0xFF, 0x92};
 8001bb8:	4b5e      	ldr	r3, [pc, #376]	@ (8001d34 <GatewayThreadStart+0x1c4>)
 8001bba:	f107 06f4 	add.w	r6, r7, #244	@ 0xf4
 8001bbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bc0:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  uint8_t  DevEuiInit[]         = {0x70, 0xB3, 0xD5, 0x7E, 0xD0, 0x06, 0x30, 0xDD}; // 0x70, 0xB3, 0xD5, 0x7E, 0xD0, 0x06, 0x09, 0x04};
 8001bc4:	4a5c      	ldr	r2, [pc, #368]	@ (8001d38 <GatewayThreadStart+0x1c8>)
 8001bc6:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001bca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bce:	e883 0003 	stmia.w	r3, {r0, r1}
  uint32_t LoRaDevAddrInit = 0x260BAA00;
 8001bd2:	4b5a      	ldr	r3, [pc, #360]	@ (8001d3c <GatewayThreadStart+0x1cc>)
 8001bd4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
//   payload[ 2] = 0x73;
//   payload[ 3] = 0x74;



  devAddr[ 0] = (LoRaDevAddrInit >> 24) & 0xFF;
 8001bd8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001bdc:	0e1b      	lsrs	r3, r3, #24
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	4b57      	ldr	r3, [pc, #348]	@ (8001d40 <GatewayThreadStart+0x1d0>)
 8001be2:	701a      	strb	r2, [r3, #0]
  devAddr[ 1] = (LoRaDevAddrInit >> 16) & 0xFF;
 8001be4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001be8:	0c1b      	lsrs	r3, r3, #16
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	4b54      	ldr	r3, [pc, #336]	@ (8001d40 <GatewayThreadStart+0x1d0>)
 8001bee:	705a      	strb	r2, [r3, #1]
  devAddr[ 2] = (LoRaDevAddrInit >> 8) & 0xFF;
 8001bf0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001bf4:	0a1b      	lsrs	r3, r3, #8
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b51      	ldr	r3, [pc, #324]	@ (8001d40 <GatewayThreadStart+0x1d0>)
 8001bfa:	709a      	strb	r2, [r3, #2]
  devAddr[ 3] = LoRaDevAddrInit & 0xFF;
 8001bfc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	4b4f      	ldr	r3, [pc, #316]	@ (8001d40 <GatewayThreadStart+0x1d0>)
 8001c04:	70da      	strb	r2, [r3, #3]

  uint8_t    buf[5];
  uint8_t    rxbuf[5];

  uint32_t offTime        = 0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  uint32_t offTimeLptimer = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  uint64_t totalCycleTime = 0;
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	f04f 0300 	mov.w	r3, #0
 8001c1a:	e9c7 2362 	strd	r2, r3, [r7, #392]	@ 0x188
  uint64_t timeStampIMUCycleStart = 0;
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	f04f 0300 	mov.w	r3, #0
 8001c26:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
  int      j              = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

  uint32_t   notificationValue = 0;      // Used to identify where the notification is coming from.
 8001c30:	2300      	movs	r3, #0
 8001c32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint8_t    spreadingFactor   = LORA_SF12;
 8001c36:	23c0      	movs	r3, #192	@ 0xc0
 8001c38:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
  uint8_t    bandwidth         = LORA_BW_0800;
 8001c3c:	2318      	movs	r3, #24
 8001c3e:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
  uint8_t    codingRate        = LORA_CR_LI_4_8;
 8001c42:	2307      	movs	r3, #7
 8001c44:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
  uint8_t    bleChannelNr      = 2;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120

  uint32_t   pwrcr1            = 0;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

  PCF2131_time_t rtc_time;

  uint32_t   regVal            = 0; // contains a register value
 8001c54:	2300      	movs	r3, #0
 8001c56:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
//  SX1280SetSleep();
////  vTaskDelay(1000U);

  for(;;)
  { // Infinite loop
    timeStampIMUCycleStart = xTaskGetTickCount();
 8001c5a:	f01f fa07 	bl	802106c <xTaskGetTickCount>
 8001c5e:	e9c7 014a 	strd	r0, r1, [r7, #296]	@ 0x128
    //totalCycleTime = 0;
    imuMeasurementNr = 0;
 8001c62:	4b38      	ldr	r3, [pc, #224]	@ (8001d44 <GatewayThreadStart+0x1d4>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
    if (imuAvailable)
 8001c68:	4b37      	ldr	r3, [pc, #220]	@ (8001d48 <GatewayThreadStart+0x1d8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f001 807f 	beq.w	8002d70 <GatewayThreadStart+0x1200>
    {
#if !IMUTEST
      ICM_20948_sleepModeEnable(0, &device_icm20948); // wake-up IMU
 8001c72:	4936      	ldr	r1, [pc, #216]	@ (8001d4c <GatewayThreadStart+0x1dc>)
 8001c74:	2000      	movs	r0, #0
 8001c76:	f004 f991 	bl	8005f9c <ICM_20948_sleepModeEnable>
#endif
#if PRINTF_APP_GATEWAY
      waitToPrint();
 8001c7a:	f009 fbe5 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] IMU wake-up done.\r\n", (unsigned int) xTaskGetTickCount());
 8001c7e:	f01f f9f5 	bl	802106c <xTaskGetTickCount>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4613      	mov	r3, r2
 8001c88:	4a31      	ldr	r2, [pc, #196]	@ (8001d50 <GatewayThreadStart+0x1e0>)
 8001c8a:	21c8      	movs	r1, #200	@ 0xc8
 8001c8c:	4827      	ldr	r0, [pc, #156]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001c8e:	f009 fad5 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8001c92:	4826      	ldr	r0, [pc, #152]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001c94:	f7fe fa84 	bl	80001a0 <strlen>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4823      	ldr	r0, [pc, #140]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001ca0:	f009 fbe4 	bl	800b46c <huart2print>
#endif
      vTaskDelay(100U);
 8001ca4:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8001ca8:	f04f 0100 	mov.w	r1, #0
 8001cac:	f01e ff8e 	bl	8020bcc <vTaskDelay>
      pollIMU = 1; // now IMU can poll for new data
 8001cb0:	4b28      	ldr	r3, [pc, #160]	@ (8001d54 <GatewayThreadStart+0x1e4>)
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	701a      	strb	r2, [r3, #0]
      // Refreh the Watchdog
//      HAL_IWDG_Refresh(&hiwdg);

// alternative implementation. here the app_imu is suspended:

      while (imuMeasurementNr < 120)
 8001cb6:	e06a      	b.n	8001d8e <GatewayThreadStart+0x21e>
      { // to make sure that minimum 120 IMU measurements are done
          xTaskNotifyStateClear(gatewayThreadHandler);
 8001cb8:	4b27      	ldr	r3, [pc, #156]	@ (8001d58 <GatewayThreadStart+0x1e8>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f020 fa8a 	bl	80221d8 <xTaskGenericNotifyStateClear>
          if (xTaskNotifyWait(0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(200)))
 8001cc4:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 8001cc8:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 8001ccc:	f04f 0300 	mov.w	r3, #0
 8001cd0:	e9cd 2300 	strd	r2, r3, [sp]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8001cda:	2100      	movs	r1, #0
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f01f ffc5 	bl	8021c6c <xTaskGenericNotifyWait>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d03b      	beq.n	8001d60 <GatewayThreadStart+0x1f0>
          {// No time-out
            if ((notificationValue & NOTIFICATION_FROM_IMU) == NOTIFICATION_FROM_IMU)
 8001ce8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001cec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d002      	beq.n	8001cfa <GatewayThreadStart+0x18a>
            { // Interrupt from INT1_ICM20948_Pin (see main HAL_GPIO_EXTI_Rising_Callback())
              PollImuDevice();
 8001cf4:	f004 ff4e 	bl	8006b94 <PollImuDevice>
 8001cf8:	e049      	b.n	8001d8e <GatewayThreadStart+0x21e>
              //inv_device_poll(device); // Poll device for data
            }
            else
            {
#if PRINTF_APP_GATEWAY
              waitToPrint();
 8001cfa:	f009 fba5 	bl	800b448 <waitToPrint>
              npf_snprintf(uart_buf, 200, "%u [app_gateway] Wrong notification value from IMU!\r\n",(unsigned int) xTaskGetTickCount());
 8001cfe:	f01f f9b5 	bl	802106c <xTaskGetTickCount>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4613      	mov	r3, r2
 8001d08:	4a14      	ldr	r2, [pc, #80]	@ (8001d5c <GatewayThreadStart+0x1ec>)
 8001d0a:	21c8      	movs	r1, #200	@ 0xc8
 8001d0c:	4807      	ldr	r0, [pc, #28]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001d0e:	f009 fa95 	bl	800b23c <npf_snprintf>
              huart2print(uart_buf, strlen(uart_buf));
 8001d12:	4806      	ldr	r0, [pc, #24]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001d14:	f7fe fa44 	bl	80001a0 <strlen>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4803      	ldr	r0, [pc, #12]	@ (8001d2c <GatewayThreadStart+0x1bc>)
 8001d20:	f009 fba4 	bl	800b46c <huart2print>
 8001d24:	e033      	b.n	8001d8e <GatewayThreadStart+0x21e>
 8001d26:	bf00      	nop
 8001d28:	0802553c 	.word	0x0802553c
 8001d2c:	200011d8 	.word	0x200011d8
 8001d30:	080268a0 	.word	0x080268a0
 8001d34:	080268b0 	.word	0x080268b0
 8001d38:	080268c0 	.word	0x080268c0
 8001d3c:	260baa00 	.word	0x260baa00
 8001d40:	2000039c 	.word	0x2000039c
 8001d44:	200013a4 	.word	0x200013a4
 8001d48:	20000020 	.word	0x20000020
 8001d4c:	200013d8 	.word	0x200013d8
 8001d50:	08025558 	.word	0x08025558
 8001d54:	200013a0 	.word	0x200013a0
 8001d58:	2000045c 	.word	0x2000045c
 8001d5c:	08025580 	.word	0x08025580
            }
          }
          else
          {
#if PRINTF_APP_GATEWAY
            waitToPrint();
 8001d60:	f009 fb72 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [app_gateway] Time-out (>200ms) on interrupt from INT1_ICM20948_Pin!\r\n",(unsigned int) xTaskGetTickCount());
 8001d64:	f01f f982 	bl	802106c <xTaskGetTickCount>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	4ad9      	ldr	r2, [pc, #868]	@ (80020d4 <GatewayThreadStart+0x564>)
 8001d70:	21c8      	movs	r1, #200	@ 0xc8
 8001d72:	48d9      	ldr	r0, [pc, #868]	@ (80020d8 <GatewayThreadStart+0x568>)
 8001d74:	f009 fa62 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 8001d78:	48d7      	ldr	r0, [pc, #860]	@ (80020d8 <GatewayThreadStart+0x568>)
 8001d7a:	f7fe fa11 	bl	80001a0 <strlen>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	4619      	mov	r1, r3
 8001d84:	48d4      	ldr	r0, [pc, #848]	@ (80020d8 <GatewayThreadStart+0x568>)
 8001d86:	f009 fb71 	bl	800b46c <huart2print>
            PollImuDevice();
 8001d8a:	f004 ff03 	bl	8006b94 <PollImuDevice>
      while (imuMeasurementNr < 120)
 8001d8e:	4bd3      	ldr	r3, [pc, #844]	@ (80020dc <GatewayThreadStart+0x56c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2b77      	cmp	r3, #119	@ 0x77
 8001d94:	d990      	bls.n	8001cb8 <GatewayThreadStart+0x148>
//#endif


      // reading out directly the bias registers:

      uint8_t  userBank            = 0;
 8001d96:	2300      	movs	r3, #0
 8001d98:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      uint32_t dmpRegister         = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      uint8_t  dmpBias[4]          = {0};
 8001da2:	2300      	movs	r3, #0
 8001da4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      uint8_t  dmpRegRead          = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      uint32_t dmpBiasUint32_t[12] = {0};
 8001dae:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001db2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001db6:	4618      	mov	r0, r3
 8001db8:	2330      	movs	r3, #48	@ 0x30
 8001dba:	461a      	mov	r2, r3
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	f021 fe7d 	bl	8023abc <memset>
      uint32_t dmpBiasShifted[12]  = {0};
 8001dc2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001dc6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001dca:	4618      	mov	r0, r3
 8001dcc:	2330      	movs	r3, #48	@ 0x30
 8001dce:	461a      	mov	r2, r3
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	f021 fe73 	bl	8023abc <memset>

      select_userbank(ub_0);
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f007 feee 	bl	8009bb8 <select_userbank>
      dmpRegister = ACCEL_BIAS_X;
 8001ddc:	f240 63e4 	movw	r3, #1764	@ 0x6e4
 8001de0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8001de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001de8:	0a1b      	lsrs	r3, r3, #8
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 8001df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 8001dfa:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 8001dfe:	461a      	mov	r2, r3
 8001e00:	2101      	movs	r1, #1
 8001e02:	207e      	movs	r0, #126	@ 0x7e
 8001e04:	f007 fe0c 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 8001e08:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	2101      	movs	r1, #1
 8001e10:	207c      	movs	r0, #124	@ 0x7c
 8001e12:	f007 fe05 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 8001e16:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	2104      	movs	r1, #4
 8001e1e:	207d      	movs	r0, #125	@ 0x7d
 8001e20:	f007 fd46 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[0] = dmpBias[0];
 8001e24:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 8001e28:	4bad      	ldr	r3, [pc, #692]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001e2a:	701a      	strb	r2, [r3, #0]
      dmpBiasFlash[1] = dmpBias[1];
 8001e2c:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 8001e30:	4bab      	ldr	r3, [pc, #684]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001e32:	705a      	strb	r2, [r3, #1]
      dmpBiasFlash[2] = dmpBias[2];
 8001e34:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 8001e38:	4ba9      	ldr	r3, [pc, #676]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001e3a:	709a      	strb	r2, [r3, #2]
      dmpBiasFlash[3] = dmpBias[3];
 8001e3c:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8001e40:	4ba7      	ldr	r3, [pc, #668]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001e42:	70da      	strb	r2, [r3, #3]
      dmpBiasUint32_t[0] = (uint32_t)((int32_t)dmpBiasFlash[0] << 24) | ((int32_t)dmpBiasFlash[1] << 16) | ((int32_t)dmpBiasFlash[2] << 8) | ((int32_t)dmpBiasFlash[3]);
 8001e44:	4ba6      	ldr	r3, [pc, #664]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	061a      	lsls	r2, r3, #24
 8001e4a:	4ba5      	ldr	r3, [pc, #660]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001e4c:	785b      	ldrb	r3, [r3, #1]
 8001e4e:	041b      	lsls	r3, r3, #16
 8001e50:	431a      	orrs	r2, r3
 8001e52:	4ba3      	ldr	r3, [pc, #652]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001e54:	789b      	ldrb	r3, [r3, #2]
 8001e56:	021b      	lsls	r3, r3, #8
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	4aa1      	ldr	r2, [pc, #644]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001e5c:	78d2      	ldrb	r2, [r2, #3]
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001e64:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001e68:	601a      	str	r2, [r3, #0]
      dmpBiasShifted[0] = (dmpBiasUint32_t[0] >> 9);
 8001e6a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001e6e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	0a5a      	lsrs	r2, r3, #9
 8001e76:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001e7a:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001e7e:	601a      	str	r2, [r3, #0]
      vTaskDelay(100U);
 8001e80:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8001e84:	f04f 0100 	mov.w	r1, #0
 8001e88:	f01e fea0 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f007 fe93 	bl	8009bb8 <select_userbank>
      dmpRegister = ACCEL_BIAS_Y;
 8001e92:	f44f 63dd 	mov.w	r3, #1768	@ 0x6e8
 8001e96:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8001e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001e9e:	0a1b      	lsrs	r3, r3, #8
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 8001ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 8001eb0:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	207e      	movs	r0, #126	@ 0x7e
 8001eba:	f007 fdb1 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 8001ebe:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	2101      	movs	r1, #1
 8001ec6:	207c      	movs	r0, #124	@ 0x7c
 8001ec8:	f007 fdaa 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 8001ecc:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	2104      	movs	r1, #4
 8001ed4:	207d      	movs	r0, #125	@ 0x7d
 8001ed6:	f007 fceb 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[4] = dmpBias[0];
 8001eda:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 8001ede:	4b80      	ldr	r3, [pc, #512]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001ee0:	711a      	strb	r2, [r3, #4]
      dmpBiasFlash[5] = dmpBias[1];
 8001ee2:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 8001ee6:	4b7e      	ldr	r3, [pc, #504]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001ee8:	715a      	strb	r2, [r3, #5]
      dmpBiasFlash[6] = dmpBias[2];
 8001eea:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 8001eee:	4b7c      	ldr	r3, [pc, #496]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001ef0:	719a      	strb	r2, [r3, #6]
      dmpBiasFlash[7] = dmpBias[3];
 8001ef2:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8001ef6:	4b7a      	ldr	r3, [pc, #488]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001ef8:	71da      	strb	r2, [r3, #7]
      dmpBiasUint32_t[1] = (uint32_t)((int32_t)dmpBiasFlash[4] << 24) | ((int32_t)dmpBiasFlash[5] << 16) | ((int32_t)dmpBiasFlash[6] << 8) | ((int32_t)dmpBiasFlash[7]);
 8001efa:	4b79      	ldr	r3, [pc, #484]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001efc:	791b      	ldrb	r3, [r3, #4]
 8001efe:	061a      	lsls	r2, r3, #24
 8001f00:	4b77      	ldr	r3, [pc, #476]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001f02:	795b      	ldrb	r3, [r3, #5]
 8001f04:	041b      	lsls	r3, r3, #16
 8001f06:	431a      	orrs	r2, r3
 8001f08:	4b75      	ldr	r3, [pc, #468]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001f0a:	799b      	ldrb	r3, [r3, #6]
 8001f0c:	021b      	lsls	r3, r3, #8
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	4a73      	ldr	r2, [pc, #460]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001f12:	79d2      	ldrb	r2, [r2, #7]
 8001f14:	431a      	orrs	r2, r3
 8001f16:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f1a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001f1e:	605a      	str	r2, [r3, #4]
      dmpBiasShifted[1] = (dmpBiasUint32_t[1] >> 9);
 8001f20:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f24:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	0a5a      	lsrs	r2, r3, #9
 8001f2c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f30:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001f34:	605a      	str	r2, [r3, #4]
      vTaskDelay(100U);
 8001f36:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8001f3a:	f04f 0100 	mov.w	r1, #0
 8001f3e:	f01e fe45 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 8001f42:	2000      	movs	r0, #0
 8001f44:	f007 fe38 	bl	8009bb8 <select_userbank>
      dmpRegister = ACCEL_BIAS_Z;
 8001f48:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 8001f4c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8001f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001f54:	0a1b      	lsrs	r3, r3, #8
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 8001f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 8001f66:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	207e      	movs	r0, #126	@ 0x7e
 8001f70:	f007 fd56 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 8001f74:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 8001f78:	461a      	mov	r2, r3
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	207c      	movs	r0, #124	@ 0x7c
 8001f7e:	f007 fd4f 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 8001f82:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001f86:	461a      	mov	r2, r3
 8001f88:	2104      	movs	r1, #4
 8001f8a:	207d      	movs	r0, #125	@ 0x7d
 8001f8c:	f007 fc90 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[8] = dmpBias[0];
 8001f90:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 8001f94:	4b52      	ldr	r3, [pc, #328]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001f96:	721a      	strb	r2, [r3, #8]
      dmpBiasFlash[9] = dmpBias[1];
 8001f98:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 8001f9c:	4b50      	ldr	r3, [pc, #320]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001f9e:	725a      	strb	r2, [r3, #9]
      dmpBiasFlash[10] = dmpBias[2];
 8001fa0:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 8001fa4:	4b4e      	ldr	r3, [pc, #312]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001fa6:	729a      	strb	r2, [r3, #10]
      dmpBiasFlash[11] = dmpBias[3];
 8001fa8:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8001fac:	4b4c      	ldr	r3, [pc, #304]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001fae:	72da      	strb	r2, [r3, #11]
      dmpBiasUint32_t[2] = (uint32_t)((int32_t)dmpBiasFlash[8] << 24) | ((int32_t)dmpBiasFlash[9] << 16) | ((int32_t)dmpBiasFlash[10] << 8) | ((int32_t)dmpBiasFlash[11]);
 8001fb0:	4b4b      	ldr	r3, [pc, #300]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001fb2:	7a1b      	ldrb	r3, [r3, #8]
 8001fb4:	061a      	lsls	r2, r3, #24
 8001fb6:	4b4a      	ldr	r3, [pc, #296]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001fb8:	7a5b      	ldrb	r3, [r3, #9]
 8001fba:	041b      	lsls	r3, r3, #16
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	4b48      	ldr	r3, [pc, #288]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001fc0:	7a9b      	ldrb	r3, [r3, #10]
 8001fc2:	021b      	lsls	r3, r3, #8
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	4a46      	ldr	r2, [pc, #280]	@ (80020e0 <GatewayThreadStart+0x570>)
 8001fc8:	7ad2      	ldrb	r2, [r2, #11]
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001fd0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001fd4:	609a      	str	r2, [r3, #8]
      dmpBiasShifted[2] = (dmpBiasUint32_t[2] >> 9);
 8001fd6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001fda:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	0a5a      	lsrs	r2, r3, #9
 8001fe2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001fe6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001fea:	609a      	str	r2, [r3, #8]
      vTaskDelay(100U);
 8001fec:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8001ff0:	f04f 0100 	mov.w	r1, #0
 8001ff4:	f01e fdea 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f007 fddd 	bl	8009bb8 <select_userbank>
      dmpRegister = ACCEL_ACCURACY;
 8001ffe:	f44f 63c2 	mov.w	r3, #1552	@ 0x610
 8002002:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8002006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800200a:	0a1b      	lsrs	r3, r3, #8
 800200c:	b2db      	uxtb	r3, r3
 800200e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 8002012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002016:	b2db      	uxtb	r3, r3
 8002018:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 800201c:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 8002020:	461a      	mov	r2, r3
 8002022:	2101      	movs	r1, #1
 8002024:	207e      	movs	r0, #126	@ 0x7e
 8002026:	f007 fcfb 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 800202a:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 800202e:	461a      	mov	r2, r3
 8002030:	2101      	movs	r1, #1
 8002032:	207c      	movs	r0, #124	@ 0x7c
 8002034:	f007 fcf4 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 2, dmpBias);
 8002038:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800203c:	461a      	mov	r2, r3
 800203e:	2102      	movs	r1, #2
 8002040:	207d      	movs	r0, #125	@ 0x7d
 8002042:	f007 fc35 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[12] = dmpBias[0];
 8002046:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 800204a:	4b25      	ldr	r3, [pc, #148]	@ (80020e0 <GatewayThreadStart+0x570>)
 800204c:	731a      	strb	r2, [r3, #12]
      dmpBiasFlash[13] = dmpBias[1];
 800204e:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 8002052:	4b23      	ldr	r3, [pc, #140]	@ (80020e0 <GatewayThreadStart+0x570>)
 8002054:	735a      	strb	r2, [r3, #13]
      dmpBiasUint32_t[3] = (uint32_t)((int32_t)dmpBiasFlash[12] << 8) | ((int32_t)dmpBiasFlash[13]);
 8002056:	4b22      	ldr	r3, [pc, #136]	@ (80020e0 <GatewayThreadStart+0x570>)
 8002058:	7b1b      	ldrb	r3, [r3, #12]
 800205a:	021b      	lsls	r3, r3, #8
 800205c:	4a20      	ldr	r2, [pc, #128]	@ (80020e0 <GatewayThreadStart+0x570>)
 800205e:	7b52      	ldrb	r2, [r2, #13]
 8002060:	431a      	orrs	r2, r3
 8002062:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002066:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800206a:	60da      	str	r2, [r3, #12]
      vTaskDelay(100U);
 800206c:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8002070:	f04f 0100 	mov.w	r1, #0
 8002074:	f01e fdaa 	bl	8020bcc <vTaskDelay>

      select_userbank(ub_0);
 8002078:	2000      	movs	r0, #0
 800207a:	f007 fd9d 	bl	8009bb8 <select_userbank>
      dmpRegister = CPASS_BIAS_X;
 800207e:	f240 73e4 	movw	r3, #2020	@ 0x7e4
 8002082:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8002086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800208a:	0a1b      	lsrs	r3, r3, #8
 800208c:	b2db      	uxtb	r3, r3
 800208e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 8002092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002096:	b2db      	uxtb	r3, r3
 8002098:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 800209c:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 80020a0:	461a      	mov	r2, r3
 80020a2:	2101      	movs	r1, #1
 80020a4:	207e      	movs	r0, #126	@ 0x7e
 80020a6:	f007 fcbb 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 80020aa:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 80020ae:	461a      	mov	r2, r3
 80020b0:	2101      	movs	r1, #1
 80020b2:	207c      	movs	r0, #124	@ 0x7c
 80020b4:	f007 fcb4 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 80020b8:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80020bc:	461a      	mov	r2, r3
 80020be:	2104      	movs	r1, #4
 80020c0:	207d      	movs	r0, #125	@ 0x7d
 80020c2:	f007 fbf5 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[14] = dmpBias[0];
 80020c6:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 80020ca:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <GatewayThreadStart+0x570>)
 80020cc:	739a      	strb	r2, [r3, #14]
      dmpBiasFlash[15] = dmpBias[1];
 80020ce:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 80020d2:	e007      	b.n	80020e4 <GatewayThreadStart+0x574>
 80020d4:	080255b8 	.word	0x080255b8
 80020d8:	200011d8 	.word	0x200011d8
 80020dc:	200013a4 	.word	0x200013a4
 80020e0:	200012f8 	.word	0x200012f8
 80020e4:	4bd7      	ldr	r3, [pc, #860]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80020e6:	73da      	strb	r2, [r3, #15]
      dmpBiasFlash[16] = dmpBias[2];
 80020e8:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 80020ec:	4bd5      	ldr	r3, [pc, #852]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80020ee:	741a      	strb	r2, [r3, #16]
      dmpBiasFlash[17] = dmpBias[3];
 80020f0:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 80020f4:	4bd3      	ldr	r3, [pc, #844]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80020f6:	745a      	strb	r2, [r3, #17]
      dmpBiasUint32_t[4] = (uint32_t)((int32_t)dmpBiasFlash[14] << 24) | ((int32_t)dmpBiasFlash[15] << 16) | ((int32_t)dmpBiasFlash[16] << 8) | ((int32_t)dmpBiasFlash[17]);
 80020f8:	4bd2      	ldr	r3, [pc, #840]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80020fa:	7b9b      	ldrb	r3, [r3, #14]
 80020fc:	061a      	lsls	r2, r3, #24
 80020fe:	4bd1      	ldr	r3, [pc, #836]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002100:	7bdb      	ldrb	r3, [r3, #15]
 8002102:	041b      	lsls	r3, r3, #16
 8002104:	431a      	orrs	r2, r3
 8002106:	4bcf      	ldr	r3, [pc, #828]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002108:	7c1b      	ldrb	r3, [r3, #16]
 800210a:	021b      	lsls	r3, r3, #8
 800210c:	4313      	orrs	r3, r2
 800210e:	4acd      	ldr	r2, [pc, #820]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002110:	7c52      	ldrb	r2, [r2, #17]
 8002112:	431a      	orrs	r2, r3
 8002114:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002118:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800211c:	611a      	str	r2, [r3, #16]
      vTaskDelay(100U);
 800211e:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8002122:	f04f 0100 	mov.w	r1, #0
 8002126:	f01e fd51 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 800212a:	2000      	movs	r0, #0
 800212c:	f007 fd44 	bl	8009bb8 <select_userbank>
      dmpRegister = CPASS_BIAS_Y;
 8002130:	f44f 63fd 	mov.w	r3, #2024	@ 0x7e8
 8002134:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8002138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800213c:	0a1b      	lsrs	r3, r3, #8
 800213e:	b2db      	uxtb	r3, r3
 8002140:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 8002144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002148:	b2db      	uxtb	r3, r3
 800214a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 800214e:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 8002152:	461a      	mov	r2, r3
 8002154:	2101      	movs	r1, #1
 8002156:	207e      	movs	r0, #126	@ 0x7e
 8002158:	f007 fc62 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 800215c:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 8002160:	461a      	mov	r2, r3
 8002162:	2101      	movs	r1, #1
 8002164:	207c      	movs	r0, #124	@ 0x7c
 8002166:	f007 fc5b 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 800216a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800216e:	461a      	mov	r2, r3
 8002170:	2104      	movs	r1, #4
 8002172:	207d      	movs	r0, #125	@ 0x7d
 8002174:	f007 fb9c 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[18] = dmpBias[0];
 8002178:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 800217c:	4bb1      	ldr	r3, [pc, #708]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800217e:	749a      	strb	r2, [r3, #18]
      dmpBiasFlash[19] = dmpBias[1];
 8002180:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 8002184:	4baf      	ldr	r3, [pc, #700]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002186:	74da      	strb	r2, [r3, #19]
      dmpBiasFlash[20] = dmpBias[2];
 8002188:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 800218c:	4bad      	ldr	r3, [pc, #692]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800218e:	751a      	strb	r2, [r3, #20]
      dmpBiasFlash[21] = dmpBias[3];
 8002190:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002194:	4bab      	ldr	r3, [pc, #684]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002196:	755a      	strb	r2, [r3, #21]
      dmpBiasUint32_t[5] = (uint32_t)((int32_t)dmpBiasFlash[18] << 24) | ((int32_t)dmpBiasFlash[19] << 16) | ((int32_t)dmpBiasFlash[20] << 8) | ((int32_t)dmpBiasFlash[21]);
 8002198:	4baa      	ldr	r3, [pc, #680]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800219a:	7c9b      	ldrb	r3, [r3, #18]
 800219c:	061a      	lsls	r2, r3, #24
 800219e:	4ba9      	ldr	r3, [pc, #676]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80021a0:	7cdb      	ldrb	r3, [r3, #19]
 80021a2:	041b      	lsls	r3, r3, #16
 80021a4:	431a      	orrs	r2, r3
 80021a6:	4ba7      	ldr	r3, [pc, #668]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80021a8:	7d1b      	ldrb	r3, [r3, #20]
 80021aa:	021b      	lsls	r3, r3, #8
 80021ac:	4313      	orrs	r3, r2
 80021ae:	4aa5      	ldr	r2, [pc, #660]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80021b0:	7d52      	ldrb	r2, [r2, #21]
 80021b2:	431a      	orrs	r2, r3
 80021b4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80021b8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80021bc:	615a      	str	r2, [r3, #20]
      vTaskDelay(100U);
 80021be:	f04f 0064 	mov.w	r0, #100	@ 0x64
 80021c2:	f04f 0100 	mov.w	r1, #0
 80021c6:	f01e fd01 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 80021ca:	2000      	movs	r0, #0
 80021cc:	f007 fcf4 	bl	8009bb8 <select_userbank>
      dmpRegister = CPASS_BIAS_Z;
 80021d0:	f240 73ec 	movw	r3, #2028	@ 0x7ec
 80021d4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 80021d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80021dc:	0a1b      	lsrs	r3, r3, #8
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 80021e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 80021ee:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 80021f2:	461a      	mov	r2, r3
 80021f4:	2101      	movs	r1, #1
 80021f6:	207e      	movs	r0, #126	@ 0x7e
 80021f8:	f007 fc12 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 80021fc:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 8002200:	461a      	mov	r2, r3
 8002202:	2101      	movs	r1, #1
 8002204:	207c      	movs	r0, #124	@ 0x7c
 8002206:	f007 fc0b 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 800220a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800220e:	461a      	mov	r2, r3
 8002210:	2104      	movs	r1, #4
 8002212:	207d      	movs	r0, #125	@ 0x7d
 8002214:	f007 fb4c 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[22] = dmpBias[0];
 8002218:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 800221c:	4b89      	ldr	r3, [pc, #548]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800221e:	759a      	strb	r2, [r3, #22]
      dmpBiasFlash[23] = dmpBias[1];
 8002220:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 8002224:	4b87      	ldr	r3, [pc, #540]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002226:	75da      	strb	r2, [r3, #23]
      dmpBiasFlash[24] = dmpBias[2];
 8002228:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 800222c:	4b85      	ldr	r3, [pc, #532]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800222e:	761a      	strb	r2, [r3, #24]
      dmpBiasFlash[25] = dmpBias[3];
 8002230:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002234:	4b83      	ldr	r3, [pc, #524]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002236:	765a      	strb	r2, [r3, #25]
      dmpBiasUint32_t[6] = (uint32_t)((int32_t)dmpBiasFlash[22] << 24) | ((int32_t)dmpBiasFlash[23] << 16) | ((int32_t)dmpBiasFlash[24] << 8) | ((int32_t)dmpBiasFlash[25]);
 8002238:	4b82      	ldr	r3, [pc, #520]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800223a:	7d9b      	ldrb	r3, [r3, #22]
 800223c:	061a      	lsls	r2, r3, #24
 800223e:	4b81      	ldr	r3, [pc, #516]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002240:	7ddb      	ldrb	r3, [r3, #23]
 8002242:	041b      	lsls	r3, r3, #16
 8002244:	431a      	orrs	r2, r3
 8002246:	4b7f      	ldr	r3, [pc, #508]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002248:	7e1b      	ldrb	r3, [r3, #24]
 800224a:	021b      	lsls	r3, r3, #8
 800224c:	4313      	orrs	r3, r2
 800224e:	4a7d      	ldr	r2, [pc, #500]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002250:	7e52      	ldrb	r2, [r2, #25]
 8002252:	431a      	orrs	r2, r3
 8002254:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002258:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800225c:	619a      	str	r2, [r3, #24]
      vTaskDelay(100U);
 800225e:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8002262:	f04f 0100 	mov.w	r1, #0
 8002266:	f01e fcb1 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 800226a:	2000      	movs	r0, #0
 800226c:	f007 fca4 	bl	8009bb8 <select_userbank>
      dmpRegister = CPASS_ACCURACY;
 8002270:	f44f 7314 	mov.w	r3, #592	@ 0x250
 8002274:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8002278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800227c:	0a1b      	lsrs	r3, r3, #8
 800227e:	b2db      	uxtb	r3, r3
 8002280:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 8002284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002288:	b2db      	uxtb	r3, r3
 800228a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 800228e:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 8002292:	461a      	mov	r2, r3
 8002294:	2101      	movs	r1, #1
 8002296:	207e      	movs	r0, #126	@ 0x7e
 8002298:	f007 fbc2 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 800229c:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 80022a0:	461a      	mov	r2, r3
 80022a2:	2101      	movs	r1, #1
 80022a4:	207c      	movs	r0, #124	@ 0x7c
 80022a6:	f007 fbbb 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 2, dmpBias);
 80022aa:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80022ae:	461a      	mov	r2, r3
 80022b0:	2102      	movs	r1, #2
 80022b2:	207d      	movs	r0, #125	@ 0x7d
 80022b4:	f007 fafc 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[26] = dmpBias[0];
 80022b8:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 80022bc:	4b61      	ldr	r3, [pc, #388]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80022be:	769a      	strb	r2, [r3, #26]
      dmpBiasFlash[27] = dmpBias[1];
 80022c0:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 80022c4:	4b5f      	ldr	r3, [pc, #380]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80022c6:	76da      	strb	r2, [r3, #27]
      dmpBiasUint32_t[7] = (uint32_t)((int32_t)dmpBiasFlash[26] << 8) | ((int32_t)dmpBiasFlash[27]);
 80022c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80022ca:	7e9b      	ldrb	r3, [r3, #26]
 80022cc:	021b      	lsls	r3, r3, #8
 80022ce:	4a5d      	ldr	r2, [pc, #372]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80022d0:	7ed2      	ldrb	r2, [r2, #27]
 80022d2:	431a      	orrs	r2, r3
 80022d4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80022d8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80022dc:	61da      	str	r2, [r3, #28]
      vTaskDelay(100U);
 80022de:	f04f 0064 	mov.w	r0, #100	@ 0x64
 80022e2:	f04f 0100 	mov.w	r1, #0
 80022e6:	f01e fc71 	bl	8020bcc <vTaskDelay>

      select_userbank(ub_0);
 80022ea:	2000      	movs	r0, #0
 80022ec:	f007 fc64 	bl	8009bb8 <select_userbank>
      dmpRegister = GYRO_BIAS_X;
 80022f0:	f640 03b4 	movw	r3, #2228	@ 0x8b4
 80022f4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 80022f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 8002304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002308:	b2db      	uxtb	r3, r3
 800230a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 800230e:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 8002312:	461a      	mov	r2, r3
 8002314:	2101      	movs	r1, #1
 8002316:	207e      	movs	r0, #126	@ 0x7e
 8002318:	f007 fb82 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 800231c:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 8002320:	461a      	mov	r2, r3
 8002322:	2101      	movs	r1, #1
 8002324:	207c      	movs	r0, #124	@ 0x7c
 8002326:	f007 fb7b 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 800232a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800232e:	461a      	mov	r2, r3
 8002330:	2104      	movs	r1, #4
 8002332:	207d      	movs	r0, #125	@ 0x7d
 8002334:	f007 fabc 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[28] = dmpBias[0];
 8002338:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 800233c:	4b41      	ldr	r3, [pc, #260]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800233e:	771a      	strb	r2, [r3, #28]
      dmpBiasFlash[29] = dmpBias[1];
 8002340:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 8002344:	4b3f      	ldr	r3, [pc, #252]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002346:	775a      	strb	r2, [r3, #29]
      dmpBiasFlash[30] = dmpBias[2];
 8002348:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 800234c:	4b3d      	ldr	r3, [pc, #244]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800234e:	779a      	strb	r2, [r3, #30]
      dmpBiasFlash[31] = dmpBias[3];
 8002350:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002354:	4b3b      	ldr	r3, [pc, #236]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002356:	77da      	strb	r2, [r3, #31]
      dmpBiasUint32_t[8] = (uint32_t)((int32_t)dmpBiasFlash[28] << 24) | ((int32_t)dmpBiasFlash[29] << 16) | ((int32_t)dmpBiasFlash[30] << 8) | ((int32_t)dmpBiasFlash[31]);
 8002358:	4b3a      	ldr	r3, [pc, #232]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800235a:	7f1b      	ldrb	r3, [r3, #28]
 800235c:	061a      	lsls	r2, r3, #24
 800235e:	4b39      	ldr	r3, [pc, #228]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002360:	7f5b      	ldrb	r3, [r3, #29]
 8002362:	041b      	lsls	r3, r3, #16
 8002364:	431a      	orrs	r2, r3
 8002366:	4b37      	ldr	r3, [pc, #220]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002368:	7f9b      	ldrb	r3, [r3, #30]
 800236a:	021b      	lsls	r3, r3, #8
 800236c:	4313      	orrs	r3, r2
 800236e:	4a35      	ldr	r2, [pc, #212]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002370:	7fd2      	ldrb	r2, [r2, #31]
 8002372:	431a      	orrs	r2, r3
 8002374:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002378:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800237c:	621a      	str	r2, [r3, #32]
      vTaskDelay(100U);
 800237e:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8002382:	f04f 0100 	mov.w	r1, #0
 8002386:	f01e fc21 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 800238a:	2000      	movs	r0, #0
 800238c:	f007 fc14 	bl	8009bb8 <select_userbank>
      dmpRegister = GYRO_BIAS_Y;
 8002390:	f640 03b8 	movw	r3, #2232	@ 0x8b8
 8002394:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8002398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800239c:	0a1b      	lsrs	r3, r3, #8
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 80023a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 80023ae:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 80023b2:	461a      	mov	r2, r3
 80023b4:	2101      	movs	r1, #1
 80023b6:	207e      	movs	r0, #126	@ 0x7e
 80023b8:	f007 fb32 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 80023bc:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 80023c0:	461a      	mov	r2, r3
 80023c2:	2101      	movs	r1, #1
 80023c4:	207c      	movs	r0, #124	@ 0x7c
 80023c6:	f007 fb2b 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 80023ca:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80023ce:	461a      	mov	r2, r3
 80023d0:	2104      	movs	r1, #4
 80023d2:	207d      	movs	r0, #125	@ 0x7d
 80023d4:	f007 fa6c 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[32] = dmpBias[0];
 80023d8:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 80023dc:	4b19      	ldr	r3, [pc, #100]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80023de:	f883 2020 	strb.w	r2, [r3, #32]
      dmpBiasFlash[33] = dmpBias[1];
 80023e2:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 80023e6:	4b17      	ldr	r3, [pc, #92]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80023e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      dmpBiasFlash[34] = dmpBias[2];
 80023ec:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 80023f0:	4b14      	ldr	r3, [pc, #80]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80023f2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
      dmpBiasFlash[35] = dmpBias[3];
 80023f6:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 80023fa:	4b12      	ldr	r3, [pc, #72]	@ (8002444 <GatewayThreadStart+0x8d4>)
 80023fc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
      dmpBiasUint32_t[9] = (uint32_t)((int32_t)dmpBiasFlash[32] << 24) | ((int32_t)dmpBiasFlash[33] << 16) | ((int32_t)dmpBiasFlash[34] << 8) | ((int32_t)dmpBiasFlash[35]);
 8002400:	4b10      	ldr	r3, [pc, #64]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002402:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002406:	061a      	lsls	r2, r3, #24
 8002408:	4b0e      	ldr	r3, [pc, #56]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800240a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800240e:	041b      	lsls	r3, r3, #16
 8002410:	431a      	orrs	r2, r3
 8002412:	4b0c      	ldr	r3, [pc, #48]	@ (8002444 <GatewayThreadStart+0x8d4>)
 8002414:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	4313      	orrs	r3, r2
 800241c:	4a09      	ldr	r2, [pc, #36]	@ (8002444 <GatewayThreadStart+0x8d4>)
 800241e:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8002422:	431a      	orrs	r2, r3
 8002424:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002428:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800242c:	625a      	str	r2, [r3, #36]	@ 0x24
      vTaskDelay(100U);
 800242e:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8002432:	f04f 0100 	mov.w	r1, #0
 8002436:	f01e fbc9 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 800243a:	2000      	movs	r0, #0
 800243c:	f007 fbbc 	bl	8009bb8 <select_userbank>
 8002440:	e002      	b.n	8002448 <GatewayThreadStart+0x8d8>
 8002442:	bf00      	nop
 8002444:	200012f8 	.word	0x200012f8
      dmpRegister = GYRO_BIAS_Z;
 8002448:	f640 03bc 	movw	r3, #2236	@ 0x8bc
 800244c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8002450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002454:	0a1b      	lsrs	r3, r3, #8
 8002456:	b2db      	uxtb	r3, r3
 8002458:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 800245c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002460:	b2db      	uxtb	r3, r3
 8002462:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 8002466:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 800246a:	461a      	mov	r2, r3
 800246c:	2101      	movs	r1, #1
 800246e:	207e      	movs	r0, #126	@ 0x7e
 8002470:	f007 fad6 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 8002474:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 8002478:	461a      	mov	r2, r3
 800247a:	2101      	movs	r1, #1
 800247c:	207c      	movs	r0, #124	@ 0x7c
 800247e:	f007 facf 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 4, dmpBias);
 8002482:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8002486:	461a      	mov	r2, r3
 8002488:	2104      	movs	r1, #4
 800248a:	207d      	movs	r0, #125	@ 0x7d
 800248c:	f007 fa10 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[36] = dmpBias[0];
 8002490:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 8002494:	4bbb      	ldr	r3, [pc, #748]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002496:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      dmpBiasFlash[37] = dmpBias[1];
 800249a:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 800249e:	4bb9      	ldr	r3, [pc, #740]	@ (8002784 <GatewayThreadStart+0xc14>)
 80024a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      dmpBiasFlash[38] = dmpBias[2];
 80024a4:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 80024a8:	4bb6      	ldr	r3, [pc, #728]	@ (8002784 <GatewayThreadStart+0xc14>)
 80024aa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
      dmpBiasFlash[39] = dmpBias[3];
 80024ae:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 80024b2:	4bb4      	ldr	r3, [pc, #720]	@ (8002784 <GatewayThreadStart+0xc14>)
 80024b4:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
      dmpBiasUint32_t[10] = (uint32_t)((int32_t)dmpBiasFlash[36] << 24) | ((int32_t)dmpBiasFlash[37] << 16) | ((int32_t)dmpBiasFlash[38] << 8) | ((int32_t)dmpBiasFlash[39]);
 80024b8:	4bb2      	ldr	r3, [pc, #712]	@ (8002784 <GatewayThreadStart+0xc14>)
 80024ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024be:	061a      	lsls	r2, r3, #24
 80024c0:	4bb0      	ldr	r3, [pc, #704]	@ (8002784 <GatewayThreadStart+0xc14>)
 80024c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80024c6:	041b      	lsls	r3, r3, #16
 80024c8:	431a      	orrs	r2, r3
 80024ca:	4bae      	ldr	r3, [pc, #696]	@ (8002784 <GatewayThreadStart+0xc14>)
 80024cc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80024d0:	021b      	lsls	r3, r3, #8
 80024d2:	4313      	orrs	r3, r2
 80024d4:	4aab      	ldr	r2, [pc, #684]	@ (8002784 <GatewayThreadStart+0xc14>)
 80024d6:	f892 2027 	ldrb.w	r2, [r2, #39]	@ 0x27
 80024da:	431a      	orrs	r2, r3
 80024dc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80024e0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80024e4:	629a      	str	r2, [r3, #40]	@ 0x28
      vTaskDelay(100U);
 80024e6:	f04f 0064 	mov.w	r0, #100	@ 0x64
 80024ea:	f04f 0100 	mov.w	r1, #0
 80024ee:	f01e fb6d 	bl	8020bcc <vTaskDelay>
      select_userbank(ub_0);
 80024f2:	2000      	movs	r0, #0
 80024f4:	f007 fb60 	bl	8009bb8 <select_userbank>
      dmpRegister = GYRO_ACCURACY;
 80024f8:	f640 03a2 	movw	r3, #2210	@ 0x8a2
 80024fc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      userBank = (dmpRegister >> 8);
 8002500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002504:	0a1b      	lsrs	r3, r3, #8
 8002506:	b2db      	uxtb	r3, r3
 8002508:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      dmpRegRead = dmpRegister & 0xFF;
 800250c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002510:	b2db      	uxtb	r3, r3
 8002512:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      spi_master_write_register((uint8_t)REG_MEM_BANK_SEL, 1, &userBank);
 8002516:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 800251a:	461a      	mov	r2, r3
 800251c:	2101      	movs	r1, #1
 800251e:	207e      	movs	r0, #126	@ 0x7e
 8002520:	f007 fa7e 	bl	8009a20 <spi_master_write_register>
      spi_master_write_register((uint8_t)REG_MEM_START_ADDR, 1, &dmpRegRead);
 8002524:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 8002528:	461a      	mov	r2, r3
 800252a:	2101      	movs	r1, #1
 800252c:	207c      	movs	r0, #124	@ 0x7c
 800252e:	f007 fa77 	bl	8009a20 <spi_master_write_register>
      spi_master_read_register(REG_MEM_R_W, 2, dmpBias);
 8002532:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8002536:	461a      	mov	r2, r3
 8002538:	2102      	movs	r1, #2
 800253a:	207d      	movs	r0, #125	@ 0x7d
 800253c:	f007 f9b8 	bl	80098b0 <spi_master_read_register>
      dmpBiasFlash[40] = dmpBias[0];
 8002540:	f897 20a0 	ldrb.w	r2, [r7, #160]	@ 0xa0
 8002544:	4b8f      	ldr	r3, [pc, #572]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002546:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
      dmpBiasFlash[41] = dmpBias[1];
 800254a:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 800254e:	4b8d      	ldr	r3, [pc, #564]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002550:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      dmpBiasUint32_t[11] = (uint32_t)((int32_t)dmpBiasFlash[40] << 8) | ((int32_t)dmpBiasFlash[41]);
 8002554:	4b8b      	ldr	r3, [pc, #556]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002556:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800255a:	021b      	lsls	r3, r3, #8
 800255c:	4a89      	ldr	r2, [pc, #548]	@ (8002784 <GatewayThreadStart+0xc14>)
 800255e:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8002562:	431a      	orrs	r2, r3
 8002564:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002568:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800256c:	62da      	str	r2, [r3, #44]	@ 0x2c

      waitToPrint();
 800256e:	f008 ff6b 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3], (unsigned int)dmpBiasUint32_t[0], (unsigned int)dmpBiasShifted[0]);
 8002572:	f01e fd7b 	bl	802106c <xTaskGetTickCount>
 8002576:	4602      	mov	r2, r0
 8002578:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 800257a:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3], (unsigned int)dmpBiasUint32_t[0], (unsigned int)dmpBiasShifted[0]);
 800257c:	4b81      	ldr	r3, [pc, #516]	@ (8002784 <GatewayThreadStart+0xc14>)
 800257e:	781b      	ldrb	r3, [r3, #0]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 8002580:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3], (unsigned int)dmpBiasUint32_t[0], (unsigned int)dmpBiasShifted[0]);
 8002582:	4b80      	ldr	r3, [pc, #512]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002584:	785b      	ldrb	r3, [r3, #1]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 8002586:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3], (unsigned int)dmpBiasUint32_t[0], (unsigned int)dmpBiasShifted[0]);
 8002588:	4b7e      	ldr	r3, [pc, #504]	@ (8002784 <GatewayThreadStart+0xc14>)
 800258a:	789b      	ldrb	r3, [r3, #2]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 800258c:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3], (unsigned int)dmpBiasUint32_t[0], (unsigned int)dmpBiasShifted[0]);
 800258e:	4b7d      	ldr	r3, [pc, #500]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002590:	78db      	ldrb	r3, [r3, #3]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 8002592:	603b      	str	r3, [r7, #0]
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3], (unsigned int)dmpBiasUint32_t[0], (unsigned int)dmpBiasShifted[0]);
 8002594:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002598:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 80025a2:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80025a6:	6812      	ldr	r2, [r2, #0]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 80025a8:	9205      	str	r2, [sp, #20]
 80025aa:	9304      	str	r3, [sp, #16]
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	9303      	str	r3, [sp, #12]
 80025b0:	9602      	str	r6, [sp, #8]
 80025b2:	9001      	str	r0, [sp, #4]
 80025b4:	9100      	str	r1, [sp, #0]
 80025b6:	4663      	mov	r3, ip
 80025b8:	4a73      	ldr	r2, [pc, #460]	@ (8002788 <GatewayThreadStart+0xc18>)
 80025ba:	21c8      	movs	r1, #200	@ 0xc8
 80025bc:	4873      	ldr	r0, [pc, #460]	@ (800278c <GatewayThreadStart+0xc1c>)
 80025be:	f008 fe3d 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80025c2:	4872      	ldr	r0, [pc, #456]	@ (800278c <GatewayThreadStart+0xc1c>)
 80025c4:	f7fd fdec 	bl	80001a0 <strlen>
 80025c8:	4603      	mov	r3, r0
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	4619      	mov	r1, r3
 80025ce:	486f      	ldr	r0, [pc, #444]	@ (800278c <GatewayThreadStart+0xc1c>)
 80025d0:	f008 ff4c 	bl	800b46c <huart2print>
      waitToPrint();
 80025d4:	f008 ff38 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7], (unsigned int)dmpBiasUint32_t[1], (unsigned int)dmpBiasShifted[1]);
 80025d8:	f01e fd48 	bl	802106c <xTaskGetTickCount>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 80025e0:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7], (unsigned int)dmpBiasUint32_t[1], (unsigned int)dmpBiasShifted[1]);
 80025e2:	4b68      	ldr	r3, [pc, #416]	@ (8002784 <GatewayThreadStart+0xc14>)
 80025e4:	791b      	ldrb	r3, [r3, #4]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 80025e6:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7], (unsigned int)dmpBiasUint32_t[1], (unsigned int)dmpBiasShifted[1]);
 80025e8:	4b66      	ldr	r3, [pc, #408]	@ (8002784 <GatewayThreadStart+0xc14>)
 80025ea:	795b      	ldrb	r3, [r3, #5]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 80025ec:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7], (unsigned int)dmpBiasUint32_t[1], (unsigned int)dmpBiasShifted[1]);
 80025ee:	4b65      	ldr	r3, [pc, #404]	@ (8002784 <GatewayThreadStart+0xc14>)
 80025f0:	799b      	ldrb	r3, [r3, #6]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 80025f2:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7], (unsigned int)dmpBiasUint32_t[1], (unsigned int)dmpBiasShifted[1]);
 80025f4:	4b63      	ldr	r3, [pc, #396]	@ (8002784 <GatewayThreadStart+0xc14>)
 80025f6:	79db      	ldrb	r3, [r3, #7]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 80025f8:	603b      	str	r3, [r7, #0]
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7], (unsigned int)dmpBiasUint32_t[1], (unsigned int)dmpBiasShifted[1]);
 80025fa:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80025fe:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 8002608:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800260c:	6852      	ldr	r2, [r2, #4]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 800260e:	9205      	str	r2, [sp, #20]
 8002610:	9304      	str	r3, [sp, #16]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	9303      	str	r3, [sp, #12]
 8002616:	9602      	str	r6, [sp, #8]
 8002618:	9001      	str	r0, [sp, #4]
 800261a:	9100      	str	r1, [sp, #0]
 800261c:	4663      	mov	r3, ip
 800261e:	4a5c      	ldr	r2, [pc, #368]	@ (8002790 <GatewayThreadStart+0xc20>)
 8002620:	21c8      	movs	r1, #200	@ 0xc8
 8002622:	485a      	ldr	r0, [pc, #360]	@ (800278c <GatewayThreadStart+0xc1c>)
 8002624:	f008 fe0a 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002628:	4858      	ldr	r0, [pc, #352]	@ (800278c <GatewayThreadStart+0xc1c>)
 800262a:	f7fd fdb9 	bl	80001a0 <strlen>
 800262e:	4603      	mov	r3, r0
 8002630:	b2db      	uxtb	r3, r3
 8002632:	4619      	mov	r1, r3
 8002634:	4855      	ldr	r0, [pc, #340]	@ (800278c <GatewayThreadStart+0xc1c>)
 8002636:	f008 ff19 	bl	800b46c <huart2print>
      waitToPrint();
 800263a:	f008 ff05 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11], (unsigned int)dmpBiasUint32_t[2], (unsigned int)dmpBiasShifted[2]);
 800263e:	f01e fd15 	bl	802106c <xTaskGetTickCount>
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 8002646:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11], (unsigned int)dmpBiasUint32_t[2], (unsigned int)dmpBiasShifted[2]);
 8002648:	4b4e      	ldr	r3, [pc, #312]	@ (8002784 <GatewayThreadStart+0xc14>)
 800264a:	7a1b      	ldrb	r3, [r3, #8]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 800264c:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11], (unsigned int)dmpBiasUint32_t[2], (unsigned int)dmpBiasShifted[2]);
 800264e:	4b4d      	ldr	r3, [pc, #308]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002650:	7a5b      	ldrb	r3, [r3, #9]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 8002652:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11], (unsigned int)dmpBiasUint32_t[2], (unsigned int)dmpBiasShifted[2]);
 8002654:	4b4b      	ldr	r3, [pc, #300]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002656:	7a9b      	ldrb	r3, [r3, #10]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 8002658:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11], (unsigned int)dmpBiasUint32_t[2], (unsigned int)dmpBiasShifted[2]);
 800265a:	4b4a      	ldr	r3, [pc, #296]	@ (8002784 <GatewayThreadStart+0xc14>)
 800265c:	7adb      	ldrb	r3, [r3, #11]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 800265e:	603b      	str	r3, [r7, #0]
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11], (unsigned int)dmpBiasUint32_t[2], (unsigned int)dmpBiasShifted[2]);
 8002660:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002664:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 800266e:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002672:	6892      	ldr	r2, [r2, #8]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u, SHIFT --> %u.\r\n",
 8002674:	9205      	str	r2, [sp, #20]
 8002676:	9304      	str	r3, [sp, #16]
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	9303      	str	r3, [sp, #12]
 800267c:	9602      	str	r6, [sp, #8]
 800267e:	9001      	str	r0, [sp, #4]
 8002680:	9100      	str	r1, [sp, #0]
 8002682:	4663      	mov	r3, ip
 8002684:	4a43      	ldr	r2, [pc, #268]	@ (8002794 <GatewayThreadStart+0xc24>)
 8002686:	21c8      	movs	r1, #200	@ 0xc8
 8002688:	4840      	ldr	r0, [pc, #256]	@ (800278c <GatewayThreadStart+0xc1c>)
 800268a:	f008 fdd7 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800268e:	483f      	ldr	r0, [pc, #252]	@ (800278c <GatewayThreadStart+0xc1c>)
 8002690:	f7fd fd86 	bl	80001a0 <strlen>
 8002694:	4603      	mov	r3, r0
 8002696:	b2db      	uxtb	r3, r3
 8002698:	4619      	mov	r1, r3
 800269a:	483c      	ldr	r0, [pc, #240]	@ (800278c <GatewayThreadStart+0xc1c>)
 800269c:	f008 fee6 	bl	800b46c <huart2print>
      waitToPrint();
 80026a0:	f008 fed2 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[12], (unsigned int)dmpBiasFlash[13], (unsigned int)dmpBiasUint32_t[3]);
 80026a4:	f01e fce2 	bl	802106c <xTaskGetTickCount>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 80026ac:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[12], (unsigned int)dmpBiasFlash[13], (unsigned int)dmpBiasUint32_t[3]);
 80026ae:	4b35      	ldr	r3, [pc, #212]	@ (8002784 <GatewayThreadStart+0xc14>)
 80026b0:	7b1b      	ldrb	r3, [r3, #12]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 80026b2:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[12], (unsigned int)dmpBiasFlash[13], (unsigned int)dmpBiasUint32_t[3]);
 80026b4:	4b33      	ldr	r3, [pc, #204]	@ (8002784 <GatewayThreadStart+0xc14>)
 80026b6:	7b5b      	ldrb	r3, [r3, #13]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 80026b8:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[12], (unsigned int)dmpBiasFlash[13], (unsigned int)dmpBiasUint32_t[3]);
 80026ba:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80026be:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80026c2:	68db      	ldr	r3, [r3, #12]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 80026c4:	9302      	str	r3, [sp, #8]
 80026c6:	9101      	str	r1, [sp, #4]
 80026c8:	9200      	str	r2, [sp, #0]
 80026ca:	4603      	mov	r3, r0
 80026cc:	4a32      	ldr	r2, [pc, #200]	@ (8002798 <GatewayThreadStart+0xc28>)
 80026ce:	21c8      	movs	r1, #200	@ 0xc8
 80026d0:	482e      	ldr	r0, [pc, #184]	@ (800278c <GatewayThreadStart+0xc1c>)
 80026d2:	f008 fdb3 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80026d6:	482d      	ldr	r0, [pc, #180]	@ (800278c <GatewayThreadStart+0xc1c>)
 80026d8:	f7fd fd62 	bl	80001a0 <strlen>
 80026dc:	4603      	mov	r3, r0
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	4619      	mov	r1, r3
 80026e2:	482a      	ldr	r0, [pc, #168]	@ (800278c <GatewayThreadStart+0xc1c>)
 80026e4:	f008 fec2 	bl	800b46c <huart2print>
      waitToPrint();
 80026e8:	f008 feae 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17], (unsigned int)dmpBiasUint32_t[4]);
 80026ec:	f01e fcbe 	bl	802106c <xTaskGetTickCount>
 80026f0:	4602      	mov	r2, r0
 80026f2:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80026f4:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17], (unsigned int)dmpBiasUint32_t[4]);
 80026f6:	4b23      	ldr	r3, [pc, #140]	@ (8002784 <GatewayThreadStart+0xc14>)
 80026f8:	7b9b      	ldrb	r3, [r3, #14]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80026fa:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17], (unsigned int)dmpBiasUint32_t[4]);
 80026fc:	4b21      	ldr	r3, [pc, #132]	@ (8002784 <GatewayThreadStart+0xc14>)
 80026fe:	7bdb      	ldrb	r3, [r3, #15]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002700:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17], (unsigned int)dmpBiasUint32_t[4]);
 8002702:	4b20      	ldr	r3, [pc, #128]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002704:	7c1b      	ldrb	r3, [r3, #16]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002706:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17], (unsigned int)dmpBiasUint32_t[4]);
 8002708:	4b1e      	ldr	r3, [pc, #120]	@ (8002784 <GatewayThreadStart+0xc14>)
 800270a:	7c5b      	ldrb	r3, [r3, #17]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 800270c:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17], (unsigned int)dmpBiasUint32_t[4]);
 800270e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002712:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002716:	691b      	ldr	r3, [r3, #16]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002718:	9304      	str	r3, [sp, #16]
 800271a:	9603      	str	r6, [sp, #12]
 800271c:	9002      	str	r0, [sp, #8]
 800271e:	9101      	str	r1, [sp, #4]
 8002720:	9200      	str	r2, [sp, #0]
 8002722:	4663      	mov	r3, ip
 8002724:	4a1d      	ldr	r2, [pc, #116]	@ (800279c <GatewayThreadStart+0xc2c>)
 8002726:	21c8      	movs	r1, #200	@ 0xc8
 8002728:	4818      	ldr	r0, [pc, #96]	@ (800278c <GatewayThreadStart+0xc1c>)
 800272a:	f008 fd87 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800272e:	4817      	ldr	r0, [pc, #92]	@ (800278c <GatewayThreadStart+0xc1c>)
 8002730:	f7fd fd36 	bl	80001a0 <strlen>
 8002734:	4603      	mov	r3, r0
 8002736:	b2db      	uxtb	r3, r3
 8002738:	4619      	mov	r1, r3
 800273a:	4814      	ldr	r0, [pc, #80]	@ (800278c <GatewayThreadStart+0xc1c>)
 800273c:	f008 fe96 	bl	800b46c <huart2print>
      waitToPrint();
 8002740:	f008 fe82 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21], (unsigned int)dmpBiasUint32_t[5]);
 8002744:	f01e fc92 	bl	802106c <xTaskGetTickCount>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 800274c:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21], (unsigned int)dmpBiasUint32_t[5]);
 800274e:	4b0d      	ldr	r3, [pc, #52]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002750:	7c9b      	ldrb	r3, [r3, #18]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002752:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21], (unsigned int)dmpBiasUint32_t[5]);
 8002754:	4b0b      	ldr	r3, [pc, #44]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002756:	7cdb      	ldrb	r3, [r3, #19]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002758:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21], (unsigned int)dmpBiasUint32_t[5]);
 800275a:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <GatewayThreadStart+0xc14>)
 800275c:	7d1b      	ldrb	r3, [r3, #20]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 800275e:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21], (unsigned int)dmpBiasUint32_t[5]);
 8002760:	4b08      	ldr	r3, [pc, #32]	@ (8002784 <GatewayThreadStart+0xc14>)
 8002762:	7d5b      	ldrb	r3, [r3, #21]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002764:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21], (unsigned int)dmpBiasUint32_t[5]);
 8002766:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800276a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800276e:	695b      	ldr	r3, [r3, #20]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002770:	9304      	str	r3, [sp, #16]
 8002772:	9603      	str	r6, [sp, #12]
 8002774:	9002      	str	r0, [sp, #8]
 8002776:	9101      	str	r1, [sp, #4]
 8002778:	9200      	str	r2, [sp, #0]
 800277a:	4663      	mov	r3, ip
 800277c:	4a08      	ldr	r2, [pc, #32]	@ (80027a0 <GatewayThreadStart+0xc30>)
 800277e:	21c8      	movs	r1, #200	@ 0xc8
 8002780:	e010      	b.n	80027a4 <GatewayThreadStart+0xc34>
 8002782:	bf00      	nop
 8002784:	200012f8 	.word	0x200012f8
 8002788:	08025604 	.word	0x08025604
 800278c:	200011d8 	.word	0x200011d8
 8002790:	08025690 	.word	0x08025690
 8002794:	0802571c 	.word	0x0802571c
 8002798:	080257a8 	.word	0x080257a8
 800279c:	08025804 	.word	0x08025804
 80027a0:	08025880 	.word	0x08025880
 80027a4:	48c0      	ldr	r0, [pc, #768]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80027a6:	f008 fd49 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80027aa:	48bf      	ldr	r0, [pc, #764]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80027ac:	f7fd fcf8 	bl	80001a0 <strlen>
 80027b0:	4603      	mov	r3, r0
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	4619      	mov	r1, r3
 80027b6:	48bc      	ldr	r0, [pc, #752]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80027b8:	f008 fe58 	bl	800b46c <huart2print>
      waitToPrint();
 80027bc:	f008 fe44 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25], (unsigned int)dmpBiasUint32_t[6]);
 80027c0:	f01e fc54 	bl	802106c <xTaskGetTickCount>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80027c8:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25], (unsigned int)dmpBiasUint32_t[6]);
 80027ca:	4bb8      	ldr	r3, [pc, #736]	@ (8002aac <GatewayThreadStart+0xf3c>)
 80027cc:	7d9b      	ldrb	r3, [r3, #22]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80027ce:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25], (unsigned int)dmpBiasUint32_t[6]);
 80027d0:	4bb6      	ldr	r3, [pc, #728]	@ (8002aac <GatewayThreadStart+0xf3c>)
 80027d2:	7ddb      	ldrb	r3, [r3, #23]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80027d4:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25], (unsigned int)dmpBiasUint32_t[6]);
 80027d6:	4bb5      	ldr	r3, [pc, #724]	@ (8002aac <GatewayThreadStart+0xf3c>)
 80027d8:	7e1b      	ldrb	r3, [r3, #24]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80027da:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25], (unsigned int)dmpBiasUint32_t[6]);
 80027dc:	4bb3      	ldr	r3, [pc, #716]	@ (8002aac <GatewayThreadStart+0xf3c>)
 80027de:	7e5b      	ldrb	r3, [r3, #25]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80027e0:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25], (unsigned int)dmpBiasUint32_t[6]);
 80027e2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80027e6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80027ea:	699b      	ldr	r3, [r3, #24]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80027ec:	9304      	str	r3, [sp, #16]
 80027ee:	9603      	str	r6, [sp, #12]
 80027f0:	9002      	str	r0, [sp, #8]
 80027f2:	9101      	str	r1, [sp, #4]
 80027f4:	9200      	str	r2, [sp, #0]
 80027f6:	4663      	mov	r3, ip
 80027f8:	4aad      	ldr	r2, [pc, #692]	@ (8002ab0 <GatewayThreadStart+0xf40>)
 80027fa:	21c8      	movs	r1, #200	@ 0xc8
 80027fc:	48aa      	ldr	r0, [pc, #680]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80027fe:	f008 fd1d 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002802:	48a9      	ldr	r0, [pc, #676]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 8002804:	f7fd fccc 	bl	80001a0 <strlen>
 8002808:	4603      	mov	r3, r0
 800280a:	b2db      	uxtb	r3, r3
 800280c:	4619      	mov	r1, r3
 800280e:	48a6      	ldr	r0, [pc, #664]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 8002810:	f008 fe2c 	bl	800b46c <huart2print>
      waitToPrint();
 8002814:	f008 fe18 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[26], (unsigned int)dmpBiasFlash[27], (unsigned int)dmpBiasUint32_t[7]);
 8002818:	f01e fc28 	bl	802106c <xTaskGetTickCount>
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 8002820:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[26], (unsigned int)dmpBiasFlash[27], (unsigned int)dmpBiasUint32_t[7]);
 8002822:	4ba2      	ldr	r3, [pc, #648]	@ (8002aac <GatewayThreadStart+0xf3c>)
 8002824:	7e9b      	ldrb	r3, [r3, #26]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 8002826:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[26], (unsigned int)dmpBiasFlash[27], (unsigned int)dmpBiasUint32_t[7]);
 8002828:	4ba0      	ldr	r3, [pc, #640]	@ (8002aac <GatewayThreadStart+0xf3c>)
 800282a:	7edb      	ldrb	r3, [r3, #27]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 800282c:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[26], (unsigned int)dmpBiasFlash[27], (unsigned int)dmpBiasUint32_t[7]);
 800282e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002832:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002836:	69db      	ldr	r3, [r3, #28]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 8002838:	9302      	str	r3, [sp, #8]
 800283a:	9101      	str	r1, [sp, #4]
 800283c:	9200      	str	r2, [sp, #0]
 800283e:	4603      	mov	r3, r0
 8002840:	4a9c      	ldr	r2, [pc, #624]	@ (8002ab4 <GatewayThreadStart+0xf44>)
 8002842:	21c8      	movs	r1, #200	@ 0xc8
 8002844:	4898      	ldr	r0, [pc, #608]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 8002846:	f008 fcf9 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800284a:	4897      	ldr	r0, [pc, #604]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 800284c:	f7fd fca8 	bl	80001a0 <strlen>
 8002850:	4603      	mov	r3, r0
 8002852:	b2db      	uxtb	r3, r3
 8002854:	4619      	mov	r1, r3
 8002856:	4894      	ldr	r0, [pc, #592]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 8002858:	f008 fe08 	bl	800b46c <huart2print>
      waitToPrint();
 800285c:	f008 fdf4 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31], (unsigned int)dmpBiasUint32_t[8]);
 8002860:	f01e fc04 	bl	802106c <xTaskGetTickCount>
 8002864:	4602      	mov	r2, r0
 8002866:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002868:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31], (unsigned int)dmpBiasUint32_t[8]);
 800286a:	4b90      	ldr	r3, [pc, #576]	@ (8002aac <GatewayThreadStart+0xf3c>)
 800286c:	7f1b      	ldrb	r3, [r3, #28]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 800286e:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31], (unsigned int)dmpBiasUint32_t[8]);
 8002870:	4b8e      	ldr	r3, [pc, #568]	@ (8002aac <GatewayThreadStart+0xf3c>)
 8002872:	7f5b      	ldrb	r3, [r3, #29]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002874:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31], (unsigned int)dmpBiasUint32_t[8]);
 8002876:	4b8d      	ldr	r3, [pc, #564]	@ (8002aac <GatewayThreadStart+0xf3c>)
 8002878:	7f9b      	ldrb	r3, [r3, #30]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 800287a:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31], (unsigned int)dmpBiasUint32_t[8]);
 800287c:	4b8b      	ldr	r3, [pc, #556]	@ (8002aac <GatewayThreadStart+0xf3c>)
 800287e:	7fdb      	ldrb	r3, [r3, #31]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002880:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31], (unsigned int)dmpBiasUint32_t[8]);
 8002882:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002886:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800288a:	6a1b      	ldr	r3, [r3, #32]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 800288c:	9304      	str	r3, [sp, #16]
 800288e:	9603      	str	r6, [sp, #12]
 8002890:	9002      	str	r0, [sp, #8]
 8002892:	9101      	str	r1, [sp, #4]
 8002894:	9200      	str	r2, [sp, #0]
 8002896:	4663      	mov	r3, ip
 8002898:	4a87      	ldr	r2, [pc, #540]	@ (8002ab8 <GatewayThreadStart+0xf48>)
 800289a:	21c8      	movs	r1, #200	@ 0xc8
 800289c:	4882      	ldr	r0, [pc, #520]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 800289e:	f008 fccd 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80028a2:	4881      	ldr	r0, [pc, #516]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80028a4:	f7fd fc7c 	bl	80001a0 <strlen>
 80028a8:	4603      	mov	r3, r0
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	4619      	mov	r1, r3
 80028ae:	487e      	ldr	r0, [pc, #504]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80028b0:	f008 fddc 	bl	800b46c <huart2print>
      waitToPrint();
 80028b4:	f008 fdc8 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35], (unsigned int)dmpBiasUint32_t[9]);
 80028b8:	f01e fbd8 	bl	802106c <xTaskGetTickCount>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80028c0:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35], (unsigned int)dmpBiasUint32_t[9]);
 80028c2:	4b7a      	ldr	r3, [pc, #488]	@ (8002aac <GatewayThreadStart+0xf3c>)
 80028c4:	f893 3020 	ldrb.w	r3, [r3, #32]
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80028c8:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35], (unsigned int)dmpBiasUint32_t[9]);
 80028ca:	4b78      	ldr	r3, [pc, #480]	@ (8002aac <GatewayThreadStart+0xf3c>)
 80028cc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80028d0:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35], (unsigned int)dmpBiasUint32_t[9]);
 80028d2:	4b76      	ldr	r3, [pc, #472]	@ (8002aac <GatewayThreadStart+0xf3c>)
 80028d4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80028d8:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35], (unsigned int)dmpBiasUint32_t[9]);
 80028da:	4b74      	ldr	r3, [pc, #464]	@ (8002aac <GatewayThreadStart+0xf3c>)
 80028dc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80028e0:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35], (unsigned int)dmpBiasUint32_t[9]);
 80028e2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80028e6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80028ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 80028ec:	9304      	str	r3, [sp, #16]
 80028ee:	9603      	str	r6, [sp, #12]
 80028f0:	9002      	str	r0, [sp, #8]
 80028f2:	9101      	str	r1, [sp, #4]
 80028f4:	9200      	str	r2, [sp, #0]
 80028f6:	4663      	mov	r3, ip
 80028f8:	4a70      	ldr	r2, [pc, #448]	@ (8002abc <GatewayThreadStart+0xf4c>)
 80028fa:	21c8      	movs	r1, #200	@ 0xc8
 80028fc:	486a      	ldr	r0, [pc, #424]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80028fe:	f008 fc9d 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002902:	4869      	ldr	r0, [pc, #420]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 8002904:	f7fd fc4c 	bl	80001a0 <strlen>
 8002908:	4603      	mov	r3, r0
 800290a:	b2db      	uxtb	r3, r3
 800290c:	4619      	mov	r1, r3
 800290e:	4866      	ldr	r0, [pc, #408]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 8002910:	f008 fdac 	bl	800b46c <huart2print>
      waitToPrint();
 8002914:	f008 fd98 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39], (unsigned int)dmpBiasUint32_t[10]);
 8002918:	f01e fba8 	bl	802106c <xTaskGetTickCount>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002920:	4694      	mov	ip, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39], (unsigned int)dmpBiasUint32_t[10]);
 8002922:	4b62      	ldr	r3, [pc, #392]	@ (8002aac <GatewayThreadStart+0xf3c>)
 8002924:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002928:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39], (unsigned int)dmpBiasUint32_t[10]);
 800292a:	4b60      	ldr	r3, [pc, #384]	@ (8002aac <GatewayThreadStart+0xf3c>)
 800292c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002930:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39], (unsigned int)dmpBiasUint32_t[10]);
 8002932:	4b5e      	ldr	r3, [pc, #376]	@ (8002aac <GatewayThreadStart+0xf3c>)
 8002934:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002938:	4618      	mov	r0, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39], (unsigned int)dmpBiasUint32_t[10]);
 800293a:	4b5c      	ldr	r3, [pc, #368]	@ (8002aac <GatewayThreadStart+0xf3c>)
 800293c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 8002940:	461e      	mov	r6, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39], (unsigned int)dmpBiasUint32_t[10]);
 8002942:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002946:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800294a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u, --> INT32: %u.\r\n",
 800294c:	9304      	str	r3, [sp, #16]
 800294e:	9603      	str	r6, [sp, #12]
 8002950:	9002      	str	r0, [sp, #8]
 8002952:	9101      	str	r1, [sp, #4]
 8002954:	9200      	str	r2, [sp, #0]
 8002956:	4663      	mov	r3, ip
 8002958:	4a59      	ldr	r2, [pc, #356]	@ (8002ac0 <GatewayThreadStart+0xf50>)
 800295a:	21c8      	movs	r1, #200	@ 0xc8
 800295c:	4852      	ldr	r0, [pc, #328]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 800295e:	f008 fc6d 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002962:	4851      	ldr	r0, [pc, #324]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 8002964:	f7fd fc1c 	bl	80001a0 <strlen>
 8002968:	4603      	mov	r3, r0
 800296a:	b2db      	uxtb	r3, r3
 800296c:	4619      	mov	r1, r3
 800296e:	484e      	ldr	r0, [pc, #312]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 8002970:	f008 fd7c 	bl	800b46c <huart2print>
      waitToPrint();
 8002974:	f008 fd68 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[40], (unsigned int)dmpBiasFlash[41], (unsigned int)dmpBiasUint32_t[11]);
 8002978:	f01e fb78 	bl	802106c <xTaskGetTickCount>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 8002980:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[40], (unsigned int)dmpBiasFlash[41], (unsigned int)dmpBiasUint32_t[11]);
 8002982:	4b4a      	ldr	r3, [pc, #296]	@ (8002aac <GatewayThreadStart+0xf3c>)
 8002984:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 8002988:	461a      	mov	r2, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[40], (unsigned int)dmpBiasFlash[41], (unsigned int)dmpBiasUint32_t[11]);
 800298a:	4b48      	ldr	r3, [pc, #288]	@ (8002aac <GatewayThreadStart+0xf3c>)
 800298c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 8002990:	4619      	mov	r1, r3
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[40], (unsigned int)dmpBiasFlash[41], (unsigned int)dmpBiasUint32_t[11]);
 8002992:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002996:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800299a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u, --> INT32: %u.\r\n",
 800299c:	9302      	str	r3, [sp, #8]
 800299e:	9101      	str	r1, [sp, #4]
 80029a0:	9200      	str	r2, [sp, #0]
 80029a2:	4603      	mov	r3, r0
 80029a4:	4a47      	ldr	r2, [pc, #284]	@ (8002ac4 <GatewayThreadStart+0xf54>)
 80029a6:	21c8      	movs	r1, #200	@ 0xc8
 80029a8:	483f      	ldr	r0, [pc, #252]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80029aa:	f008 fc47 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80029ae:	483e      	ldr	r0, [pc, #248]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80029b0:	f7fd fbf6 	bl	80001a0 <strlen>
 80029b4:	4603      	mov	r3, r0
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	4619      	mov	r1, r3
 80029ba:	483b      	ldr	r0, [pc, #236]	@ (8002aa8 <GatewayThreadStart+0xf38>)
 80029bc:	f008 fd56 	bl	800b46c <huart2print>

      device = inv_device_icm20948_get_base(&device_icm20948); // Simply get generic device handle from icm20948 Device
 80029c0:	4841      	ldr	r0, [pc, #260]	@ (8002ac8 <GatewayThreadStart+0xf58>)
 80029c2:	f7ff f891 	bl	8001ae8 <inv_device_icm20948_get_base>
 80029c6:	4603      	mov	r3, r0
 80029c8:	4a40      	ldr	r2, [pc, #256]	@ (8002acc <GatewayThreadStart+0xf5c>)
 80029ca:	6013      	str	r3, [r2, #0]
      uint32_t accOffset[3] = {0,0,0};
 80029cc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80029d0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80029dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80029e0:	2200      	movs	r2, #0
 80029e2:	605a      	str	r2, [r3, #4]
 80029e4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80029e8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80029ec:	2200      	movs	r2, #0
 80029ee:	609a      	str	r2, [r3, #8]
      uint32_t magOffset[3] = {0,0,0};
 80029f0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80029f4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002a00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a04:	2200      	movs	r2, #0
 8002a06:	605a      	str	r2, [r3, #4]
 8002a08:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002a0c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a10:	2200      	movs	r2, #0
 8002a12:	609a      	str	r2, [r3, #8]
      uint32_t gyrOffset[3] = {0,0,0};
 8002a14:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002a18:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002a24:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a28:	2200      	movs	r2, #0
 8002a2a:	605a      	str	r2, [r3, #4]
 8002a2c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002a30:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a34:	2200      	movs	r2, #0
 8002a36:	609a      	str	r2, [r3, #8]

//      printReadMemsIMURegContent = 1;
      inv_device_get_sensor_config(device, INV_SENSOR_TYPE_ACCELEROMETER, INV_SENSOR_CONFIG_OFFSET, &accOffset, sizeof(accOffset));
 8002a38:	4b24      	ldr	r3, [pc, #144]	@ (8002acc <GatewayThreadStart+0xf5c>)
 8002a3a:	6818      	ldr	r0, [r3, #0]
 8002a3c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8002a40:	220c      	movs	r2, #12
 8002a42:	9200      	str	r2, [sp, #0]
 8002a44:	2203      	movs	r2, #3
 8002a46:	2101      	movs	r1, #1
 8002a48:	f7ff f81a 	bl	8001a80 <inv_device_get_sensor_config>
      inv_device_get_sensor_config(device, INV_SENSOR_TYPE_MAGNETOMETER,  INV_SENSOR_CONFIG_OFFSET, &magOffset, sizeof(magOffset));
 8002a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002acc <GatewayThreadStart+0xf5c>)
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002a54:	220c      	movs	r2, #12
 8002a56:	9200      	str	r2, [sp, #0]
 8002a58:	2203      	movs	r2, #3
 8002a5a:	2102      	movs	r1, #2
 8002a5c:	f7ff f810 	bl	8001a80 <inv_device_get_sensor_config>
      inv_device_get_sensor_config(device, INV_SENSOR_TYPE_GYROSCOPE,     INV_SENSOR_CONFIG_OFFSET, &gyrOffset, sizeof(gyrOffset));
 8002a60:	4b1a      	ldr	r3, [pc, #104]	@ (8002acc <GatewayThreadStart+0xf5c>)
 8002a62:	6818      	ldr	r0, [r3, #0]
 8002a64:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002a68:	220c      	movs	r2, #12
 8002a6a:	9200      	str	r2, [sp, #0]
 8002a6c:	2203      	movs	r2, #3
 8002a6e:	2104      	movs	r1, #4
 8002a70:	f7ff f806 	bl	8001a80 <inv_device_get_sensor_config>
//      printReadMemsIMURegContent = 0;

#if PRINTF_APP_GATEWAY
      waitToPrint();
 8002a74:	f008 fce8 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "\r\n%u [app_gateway] Accelerometer offsets x = %u, y = %u, z = %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)accOffset[0], (unsigned int)accOffset[1], (unsigned int)accOffset[2]);
 8002a78:	f01e faf8 	bl	802106c <xTaskGetTickCount>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "\r\n%u [app_gateway] Accelerometer offsets x = %u, y = %u, z = %u.\r\n",
 8002a80:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)accOffset[0], (unsigned int)accOffset[1], (unsigned int)accOffset[2]);
 8002a82:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002a86:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 8002a90:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8002a94:	6852      	ldr	r2, [r2, #4]
 8002a96:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 8002a9a:	f5a1 7180 	sub.w	r1, r1, #256	@ 0x100
 8002a9e:	6889      	ldr	r1, [r1, #8]
      npf_snprintf(uart_buf, 200, "\r\n%u [app_gateway] Accelerometer offsets x = %u, y = %u, z = %u.\r\n",
 8002aa0:	9102      	str	r1, [sp, #8]
 8002aa2:	9201      	str	r2, [sp, #4]
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	e013      	b.n	8002ad0 <GatewayThreadStart+0xf60>
 8002aa8:	200011d8 	.word	0x200011d8
 8002aac:	200012f8 	.word	0x200012f8
 8002ab0:	080258fc 	.word	0x080258fc
 8002ab4:	08025978 	.word	0x08025978
 8002ab8:	080259d0 	.word	0x080259d0
 8002abc:	08025a48 	.word	0x08025a48
 8002ac0:	08025ac0 	.word	0x08025ac0
 8002ac4:	08025b38 	.word	0x08025b38
 8002ac8:	200013d8 	.word	0x200013d8
 8002acc:	20000458 	.word	0x20000458
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	4a94      	ldr	r2, [pc, #592]	@ (8002d24 <GatewayThreadStart+0x11b4>)
 8002ad4:	21c8      	movs	r1, #200	@ 0xc8
 8002ad6:	4894      	ldr	r0, [pc, #592]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002ad8:	f008 fbb0 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002adc:	4892      	ldr	r0, [pc, #584]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002ade:	f7fd fb5f 	bl	80001a0 <strlen>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	488f      	ldr	r0, [pc, #572]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002aea:	f008 fcbf 	bl	800b46c <huart2print>
      waitToPrint();
 8002aee:	f008 fcab 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway]  Magnetometer offsets x = %u, y = %u, z = %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)magOffset[0], (unsigned int)magOffset[1], (unsigned int)magOffset[2]);
 8002af2:	f01e fabb 	bl	802106c <xTaskGetTickCount>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway]  Magnetometer offsets x = %u, y = %u, z = %u.\r\n",
 8002afa:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)magOffset[0], (unsigned int)magOffset[1], (unsigned int)magOffset[2]);
 8002afc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002b00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 8002b0a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002b0e:	6852      	ldr	r2, [r2, #4]
 8002b10:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 8002b14:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8002b18:	6889      	ldr	r1, [r1, #8]
      npf_snprintf(uart_buf, 200, "%u [app_gateway]  Magnetometer offsets x = %u, y = %u, z = %u.\r\n",
 8002b1a:	9102      	str	r1, [sp, #8]
 8002b1c:	9201      	str	r2, [sp, #4]
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	4603      	mov	r3, r0
 8002b22:	4a82      	ldr	r2, [pc, #520]	@ (8002d2c <GatewayThreadStart+0x11bc>)
 8002b24:	21c8      	movs	r1, #200	@ 0xc8
 8002b26:	4880      	ldr	r0, [pc, #512]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002b28:	f008 fb88 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002b2c:	487e      	ldr	r0, [pc, #504]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002b2e:	f7fd fb37 	bl	80001a0 <strlen>
 8002b32:	4603      	mov	r3, r0
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	4619      	mov	r1, r3
 8002b38:	487b      	ldr	r0, [pc, #492]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002b3a:	f008 fc97 	bl	800b46c <huart2print>
      waitToPrint();
 8002b3e:	f008 fc83 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway]   Gyroscope   offsets x = %u, y = %u, z = %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)gyrOffset[0], (unsigned int)gyrOffset[1], (unsigned int)gyrOffset[2]);
 8002b42:	f01e fa93 	bl	802106c <xTaskGetTickCount>
 8002b46:	4602      	mov	r2, r0
 8002b48:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_gateway]   Gyroscope   offsets x = %u, y = %u, z = %u.\r\n",
 8002b4a:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)gyrOffset[0], (unsigned int)gyrOffset[1], (unsigned int)gyrOffset[2]);
 8002b4c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002b50:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 8002b5a:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8002b5e:	6852      	ldr	r2, [r2, #4]
 8002b60:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 8002b64:	f5a1 718c 	sub.w	r1, r1, #280	@ 0x118
 8002b68:	6889      	ldr	r1, [r1, #8]
      npf_snprintf(uart_buf, 200, "%u [app_gateway]   Gyroscope   offsets x = %u, y = %u, z = %u.\r\n",
 8002b6a:	9102      	str	r1, [sp, #8]
 8002b6c:	9201      	str	r2, [sp, #4]
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	4603      	mov	r3, r0
 8002b72:	4a6f      	ldr	r2, [pc, #444]	@ (8002d30 <GatewayThreadStart+0x11c0>)
 8002b74:	21c8      	movs	r1, #200	@ 0xc8
 8002b76:	486c      	ldr	r0, [pc, #432]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002b78:	f008 fb60 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002b7c:	486a      	ldr	r0, [pc, #424]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002b7e:	f7fd fb0f 	bl	80001a0 <strlen>
 8002b82:	4603      	mov	r3, r0
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	4619      	mov	r1, r3
 8002b88:	4867      	ldr	r0, [pc, #412]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002b8a:	f008 fc6f 	bl	800b46c <huart2print>
#endif


      dmpBiasFlash[42] = 0xDA;
 8002b8e:	4b69      	ldr	r3, [pc, #420]	@ (8002d34 <GatewayThreadStart+0x11c4>)
 8002b90:	22da      	movs	r2, #218	@ 0xda
 8002b92:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
      dmpBiasFlash[43] = 0xDA;
 8002b96:	4b67      	ldr	r3, [pc, #412]	@ (8002d34 <GatewayThreadStart+0x11c4>)
 8002b98:	22da      	movs	r2, #218	@ 0xda
 8002b9a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
      // now save these values in FLASH:

      FLASH_EraseInitTypeDef flashEraseData;
      flashEraseData.TypeErase = FLASH_TYPEERASE_PAGES;
 8002b9e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002ba2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002ba6:	2202      	movs	r2, #2
 8002ba8:	601a      	str	r2, [r3, #0]
      flashEraseData.Page = 127;
 8002baa:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002bae:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002bb2:	227f      	movs	r2, #127	@ 0x7f
 8002bb4:	605a      	str	r2, [r3, #4]
      flashEraseData.NbPages = 1;
 8002bb6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002bba:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	609a      	str	r2, [r3, #8]
      uint32_t flashErasePageError = 0;
 8002bc2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002bc6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]

#if PRINTF_APP_GATEWAY
      waitToPrint();
 8002bce:	f008 fc3b 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Start to flash DMP values.\r\n", (unsigned int) xTaskGetTickCount());
 8002bd2:	f01e fa4b 	bl	802106c <xTaskGetTickCount>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4613      	mov	r3, r2
 8002bdc:	4a56      	ldr	r2, [pc, #344]	@ (8002d38 <GatewayThreadStart+0x11c8>)
 8002bde:	21c8      	movs	r1, #200	@ 0xc8
 8002be0:	4851      	ldr	r0, [pc, #324]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002be2:	f008 fb2b 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002be6:	4850      	ldr	r0, [pc, #320]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002be8:	f7fd fada 	bl	80001a0 <strlen>
 8002bec:	4603      	mov	r3, r0
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	484d      	ldr	r0, [pc, #308]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002bf4:	f008 fc3a 	bl	800b46c <huart2print>
#endif

      // write value(s) to this location:
      HAL_FLASH_Unlock();
 8002bf8:	f016 ffd4 	bl	8019ba4 <HAL_FLASH_Unlock>
      HAL_FLASHEx_Erase(&flashEraseData, &flashErasePageError);
 8002bfc:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8002c00:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002c04:	4611      	mov	r1, r2
 8002c06:	4618      	mov	r0, r3
 8002c08:	f017 f8ce 	bl	8019da8 <HAL_FLASHEx_Erase>
      HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 0x080FE000, (uint32_t) &dmpBiasFlash[0]); // QUADWORD = 16 bytes
 8002c0c:	4b49      	ldr	r3, [pc, #292]	@ (8002d34 <GatewayThreadStart+0x11c4>)
 8002c0e:	461a      	mov	r2, r3
 8002c10:	494a      	ldr	r1, [pc, #296]	@ (8002d3c <GatewayThreadStart+0x11cc>)
 8002c12:	2001      	movs	r0, #1
 8002c14:	f016 ff7c 	bl	8019b10 <HAL_FLASH_Program>
      HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 0x080FE010, (uint32_t) &dmpBiasFlash[16]);
 8002c18:	4b49      	ldr	r3, [pc, #292]	@ (8002d40 <GatewayThreadStart+0x11d0>)
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	4949      	ldr	r1, [pc, #292]	@ (8002d44 <GatewayThreadStart+0x11d4>)
 8002c1e:	2001      	movs	r0, #1
 8002c20:	f016 ff76 	bl	8019b10 <HAL_FLASH_Program>
      HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 0x080FE020, (uint32_t) &dmpBiasFlash[32]);
 8002c24:	4b48      	ldr	r3, [pc, #288]	@ (8002d48 <GatewayThreadStart+0x11d8>)
 8002c26:	461a      	mov	r2, r3
 8002c28:	4948      	ldr	r1, [pc, #288]	@ (8002d4c <GatewayThreadStart+0x11dc>)
 8002c2a:	2001      	movs	r0, #1
 8002c2c:	f016 ff70 	bl	8019b10 <HAL_FLASH_Program>
      HAL_FLASH_Lock();
 8002c30:	f016 ffda 	bl	8019be8 <HAL_FLASH_Lock>

#if PRINTF_APP_GATEWAY
      waitToPrint();
 8002c34:	f008 fc08 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Flash done.\r\n", (unsigned int) xTaskGetTickCount());
 8002c38:	f01e fa18 	bl	802106c <xTaskGetTickCount>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4613      	mov	r3, r2
 8002c42:	4a43      	ldr	r2, [pc, #268]	@ (8002d50 <GatewayThreadStart+0x11e0>)
 8002c44:	21c8      	movs	r1, #200	@ 0xc8
 8002c46:	4838      	ldr	r0, [pc, #224]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002c48:	f008 faf8 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002c4c:	4836      	ldr	r0, [pc, #216]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002c4e:	f7fd faa7 	bl	80001a0 <strlen>
 8002c52:	4603      	mov	r3, r0
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	4619      	mov	r1, r3
 8002c58:	4833      	ldr	r0, [pc, #204]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002c5a:	f008 fc07 	bl	800b46c <huart2print>
#endif

#if PRINTF_APP_GATEWAY
  waitToPrint();
 8002c5e:	f008 fbf3 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_lgateway] Data stored to Flash: 0x",(unsigned int) xTaskGetTickCount());
 8002c62:	f01e fa03 	bl	802106c <xTaskGetTickCount>
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	4a39      	ldr	r2, [pc, #228]	@ (8002d54 <GatewayThreadStart+0x11e4>)
 8002c6e:	21c8      	movs	r1, #200	@ 0xc8
 8002c70:	482d      	ldr	r0, [pc, #180]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002c72:	f008 fae3 	bl	800b23c <npf_snprintf>
  for (unsigned int i = 0; i < 48; i++)
 8002c76:	2300      	movs	r3, #0
 8002c78:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002c7c:	e012      	b.n	8002ca4 <GatewayThreadStart+0x1134>
  {
    npf_snprintf(byteString, 3, "%02X", dmpBiasFlash[i]);
 8002c7e:	4a2d      	ldr	r2, [pc, #180]	@ (8002d34 <GatewayThreadStart+0x11c4>)
 8002c80:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002c84:	4413      	add	r3, r2
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	4a33      	ldr	r2, [pc, #204]	@ (8002d58 <GatewayThreadStart+0x11e8>)
 8002c8a:	2103      	movs	r1, #3
 8002c8c:	4833      	ldr	r0, [pc, #204]	@ (8002d5c <GatewayThreadStart+0x11ec>)
 8002c8e:	f008 fad5 	bl	800b23c <npf_snprintf>
    strcat(uart_buf, byteString);
 8002c92:	4932      	ldr	r1, [pc, #200]	@ (8002d5c <GatewayThreadStart+0x11ec>)
 8002c94:	4824      	ldr	r0, [pc, #144]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002c96:	f020 ff19 	bl	8023acc <strcat>
  for (unsigned int i = 0; i < 48; i++)
 8002c9a:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002ca4:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002ca8:	2b2f      	cmp	r3, #47	@ 0x2f
 8002caa:	d9e8      	bls.n	8002c7e <GatewayThreadStart+0x110e>
  }
  strcat(uart_buf, ". \n");
 8002cac:	481e      	ldr	r0, [pc, #120]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002cae:	f7fd fa77 	bl	80001a0 <strlen>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002cb8:	4413      	add	r3, r2
 8002cba:	4a29      	ldr	r2, [pc, #164]	@ (8002d60 <GatewayThreadStart+0x11f0>)
 8002cbc:	6810      	ldr	r0, [r2, #0]
 8002cbe:	6018      	str	r0, [r3, #0]
  huart2print(uart_buf, strlen(uart_buf));
 8002cc0:	4819      	ldr	r0, [pc, #100]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002cc2:	f7fd fa6d 	bl	80001a0 <strlen>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4816      	ldr	r0, [pc, #88]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002cce:	f008 fbcd 	bl	800b46c <huart2print>
#endif
#if USE_ACC_MAG
      vTaskDelay(1000U);
#endif
#if PRINTF_APP_GATEWAY
      waitToPrint();
 8002cd2:	f008 fbb9 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "\r\n%u [app_gateway] Put IMU to sleep.\r\n", (unsigned int) xTaskGetTickCount());
 8002cd6:	f01e f9c9 	bl	802106c <xTaskGetTickCount>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4613      	mov	r3, r2
 8002ce0:	4a20      	ldr	r2, [pc, #128]	@ (8002d64 <GatewayThreadStart+0x11f4>)
 8002ce2:	21c8      	movs	r1, #200	@ 0xc8
 8002ce4:	4810      	ldr	r0, [pc, #64]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002ce6:	f008 faa9 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8002cea:	480f      	ldr	r0, [pc, #60]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002cec:	f7fd fa58 	bl	80001a0 <strlen>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	480c      	ldr	r0, [pc, #48]	@ (8002d28 <GatewayThreadStart+0x11b8>)
 8002cf8:	f008 fbb8 	bl	800b46c <huart2print>
#endif
      pollIMU = 0;
 8002cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d68 <GatewayThreadStart+0x11f8>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	701a      	strb	r2, [r3, #0]
      vTaskDelay(100U);
 8002d02:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8002d06:	f04f 0100 	mov.w	r1, #0
 8002d0a:	f01d ff5f 	bl	8020bcc <vTaskDelay>
#if !IMUTEST
      ICM_20948_sleepModeEnable(1, &device_icm20948); // put IMU to sleep again
 8002d0e:	4917      	ldr	r1, [pc, #92]	@ (8002d6c <GatewayThreadStart+0x11fc>)
 8002d10:	2001      	movs	r0, #1
 8002d12:	f003 f943 	bl	8005f9c <ICM_20948_sleepModeEnable>
#endif
      vTaskDelay(100U);
 8002d16:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8002d1a:	f04f 0100 	mov.w	r1, #0
 8002d1e:	f01d ff55 	bl	8020bcc <vTaskDelay>
 8002d22:	e031      	b.n	8002d88 <GatewayThreadStart+0x1218>
 8002d24:	08025b90 	.word	0x08025b90
 8002d28:	200011d8 	.word	0x200011d8
 8002d2c:	08025bd4 	.word	0x08025bd4
 8002d30:	08025c18 	.word	0x08025c18
 8002d34:	200012f8 	.word	0x200012f8
 8002d38:	08025c5c 	.word	0x08025c5c
 8002d3c:	080fe000 	.word	0x080fe000
 8002d40:	20001308 	.word	0x20001308
 8002d44:	080fe010 	.word	0x080fe010
 8002d48:	20001318 	.word	0x20001318
 8002d4c:	080fe020 	.word	0x080fe020
 8002d50:	08025c8c 	.word	0x08025c8c
 8002d54:	08025cac 	.word	0x08025cac
 8002d58:	08025cd8 	.word	0x08025cd8
 8002d5c:	200012a0 	.word	0x200012a0
 8002d60:	08025ce0 	.word	0x08025ce0
 8002d64:	08025ce4 	.word	0x08025ce4
 8002d68:	200013a0 	.word	0x200013a0
 8002d6c:	200013d8 	.word	0x200013d8
    }
    else
    {// create dummy data as there is no IMU on board
    	quatW = 1;
 8002d70:	4bae      	ldr	r3, [pc, #696]	@ (800302c <GatewayThreadStart+0x14bc>)
 8002d72:	2201      	movs	r2, #1
 8002d74:	801a      	strh	r2, [r3, #0]
    	quatX = 2;
 8002d76:	4bae      	ldr	r3, [pc, #696]	@ (8003030 <GatewayThreadStart+0x14c0>)
 8002d78:	2202      	movs	r2, #2
 8002d7a:	801a      	strh	r2, [r3, #0]
    	quatY = 3;
 8002d7c:	4bad      	ldr	r3, [pc, #692]	@ (8003034 <GatewayThreadStart+0x14c4>)
 8002d7e:	2203      	movs	r2, #3
 8002d80:	801a      	strh	r2, [r3, #0]
    	quatZ = 4;
 8002d82:	4bad      	ldr	r3, [pc, #692]	@ (8003038 <GatewayThreadStart+0x14c8>)
 8002d84:	2204      	movs	r2, #4
 8002d86:	801a      	strh	r2, [r3, #0]
#endif
#if USE_RV || USE_ACC_MAG


#if PRINTF_APP_GATEWAY
    waitToPrint();
 8002d88:	f008 fb5e 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_gateway] Mean value of IMU quaternions measurement: w = %d, x = %d, y = %d, z = %d.\r\n", (unsigned int) xTaskGetTickCount(), quatW, quatX, quatY, quatZ);
 8002d8c:	f01e f96e 	bl	802106c <xTaskGetTickCount>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4616      	mov	r6, r2
 8002d96:	4ba5      	ldr	r3, [pc, #660]	@ (800302c <GatewayThreadStart+0x14bc>)
 8002d98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4ba4      	ldr	r3, [pc, #656]	@ (8003030 <GatewayThreadStart+0x14c0>)
 8002da0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002da4:	4619      	mov	r1, r3
 8002da6:	4ba3      	ldr	r3, [pc, #652]	@ (8003034 <GatewayThreadStart+0x14c4>)
 8002da8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dac:	4618      	mov	r0, r3
 8002dae:	4ba2      	ldr	r3, [pc, #648]	@ (8003038 <GatewayThreadStart+0x14c8>)
 8002db0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002db4:	9303      	str	r3, [sp, #12]
 8002db6:	9002      	str	r0, [sp, #8]
 8002db8:	9101      	str	r1, [sp, #4]
 8002dba:	9200      	str	r2, [sp, #0]
 8002dbc:	4633      	mov	r3, r6
 8002dbe:	4a9f      	ldr	r2, [pc, #636]	@ (800303c <GatewayThreadStart+0x14cc>)
 8002dc0:	21c8      	movs	r1, #200	@ 0xc8
 8002dc2:	489f      	ldr	r0, [pc, #636]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002dc4:	f008 fa3a 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8002dc8:	489d      	ldr	r0, [pc, #628]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002dca:	f7fd f9e9 	bl	80001a0 <strlen>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	489a      	ldr	r0, [pc, #616]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002dd6:	f008 fb49 	bl	800b46c <huart2print>
#endif

    quatArray[ 0] = (((uint16_t) (totalCycleTime / 100)) >> 8) & 0xFF; //time 0x012C is dummy time exact 300 seconds
 8002dda:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 8002dde:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8002de2:	f04f 0300 	mov.w	r3, #0
 8002de6:	f7fd fef9 	bl	8000bdc <__aeabi_uldivmod>
 8002dea:	4602      	mov	r2, r0
 8002dec:	460b      	mov	r3, r1
 8002dee:	b293      	uxth	r3, r2
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	b21a      	sxth	r2, r3
 8002df6:	4b93      	ldr	r3, [pc, #588]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002df8:	801a      	strh	r2, [r3, #0]
    quatArray[ 1] =  ((uint16_t) (totalCycleTime / 100)) & 0xFF;
 8002dfa:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 8002dfe:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	f7fd fee9 	bl	8000bdc <__aeabi_uldivmod>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	b213      	sxth	r3, r2
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	b21a      	sxth	r2, r3
 8002e14:	4b8b      	ldr	r3, [pc, #556]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e16:	805a      	strh	r2, [r3, #2]
    quatArray[ 2] = (quatW >> 8) & 0xFF;
 8002e18:	4b84      	ldr	r3, [pc, #528]	@ (800302c <GatewayThreadStart+0x14bc>)
 8002e1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	0a1b      	lsrs	r3, r3, #8
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	b21a      	sxth	r2, r3
 8002e26:	4b87      	ldr	r3, [pc, #540]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e28:	809a      	strh	r2, [r3, #4]
    quatArray[ 3] =  quatW & 0xFF;
 8002e2a:	4b80      	ldr	r3, [pc, #512]	@ (800302c <GatewayThreadStart+0x14bc>)
 8002e2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	b21a      	sxth	r2, r3
 8002e34:	4b83      	ldr	r3, [pc, #524]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e36:	80da      	strh	r2, [r3, #6]
    quatArray[ 4] = (quatX >> 8) & 0xFF;
 8002e38:	4b7d      	ldr	r3, [pc, #500]	@ (8003030 <GatewayThreadStart+0x14c0>)
 8002e3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	0a1b      	lsrs	r3, r3, #8
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	b21a      	sxth	r2, r3
 8002e46:	4b7f      	ldr	r3, [pc, #508]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e48:	811a      	strh	r2, [r3, #8]
    quatArray[ 5] =  quatX & 0xFF;
 8002e4a:	4b79      	ldr	r3, [pc, #484]	@ (8003030 <GatewayThreadStart+0x14c0>)
 8002e4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	b21a      	sxth	r2, r3
 8002e54:	4b7b      	ldr	r3, [pc, #492]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e56:	815a      	strh	r2, [r3, #10]
    quatArray[ 6] = (quatY >> 8) & 0xFF;
 8002e58:	4b76      	ldr	r3, [pc, #472]	@ (8003034 <GatewayThreadStart+0x14c4>)
 8002e5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	0a1b      	lsrs	r3, r3, #8
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	b21a      	sxth	r2, r3
 8002e66:	4b77      	ldr	r3, [pc, #476]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e68:	819a      	strh	r2, [r3, #12]
    quatArray[ 7] =  quatY & 0xFF;
 8002e6a:	4b72      	ldr	r3, [pc, #456]	@ (8003034 <GatewayThreadStart+0x14c4>)
 8002e6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	b21a      	sxth	r2, r3
 8002e74:	4b73      	ldr	r3, [pc, #460]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e76:	81da      	strh	r2, [r3, #14]
    quatArray[ 8] = (quatZ >> 8) & 0xFF;
 8002e78:	4b6f      	ldr	r3, [pc, #444]	@ (8003038 <GatewayThreadStart+0x14c8>)
 8002e7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	0a1b      	lsrs	r3, r3, #8
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	b21a      	sxth	r2, r3
 8002e86:	4b6f      	ldr	r3, [pc, #444]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e88:	821a      	strh	r2, [r3, #16]
    quatArray[ 9] =  quatZ & 0xFF;
 8002e8a:	4b6b      	ldr	r3, [pc, #428]	@ (8003038 <GatewayThreadStart+0x14c8>)
 8002e8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	b21a      	sxth	r2, r3
 8002e94:	4b6b      	ldr	r3, [pc, #428]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002e96:	825a      	strh	r2, [r3, #18]

    j = numberOfMeas * 10; //Equals 0 if first measurement, equals 4 if second measurement, equals 8 if third measurement (numberOfMeas starts at 0)
 8002e98:	4b6b      	ldr	r3, [pc, #428]	@ (8003048 <GatewayThreadStart+0x14d8>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	4413      	add	r3, r2
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    for (int i = 0; i < 10; i++)
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002eae:	e011      	b.n	8002ed4 <GatewayThreadStart+0x1364>
    {
      imuData[i+j] = quatArray[i];
 8002eb0:	f8d7 2180 	ldr.w	r2, [r7, #384]	@ 0x180
 8002eb4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002eb8:	4413      	add	r3, r2
 8002eba:	4962      	ldr	r1, [pc, #392]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002ebc:	f8d7 2180 	ldr.w	r2, [r7, #384]	@ 0x180
 8002ec0:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8002ec4:	4a61      	ldr	r2, [pc, #388]	@ (800304c <GatewayThreadStart+0x14dc>)
 8002ec6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 10; i++)
 8002eca:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002ed4:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002ed8:	2b09      	cmp	r3, #9
 8002eda:	dde9      	ble.n	8002eb0 <GatewayThreadStart+0x1340>
    }
    numberOfMeas++;
 8002edc:	4b5a      	ldr	r3, [pc, #360]	@ (8003048 <GatewayThreadStart+0x14d8>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	4a59      	ldr	r2, [pc, #356]	@ (8003048 <GatewayThreadStart+0x14d8>)
 8002ee4:	6013      	str	r3, [r2, #0]
    payloadLength = numberOfMeas * 10 + 2; // for every measurement 2 bytes time info + 8 bytes quat data plus 2 bytes for battery info
 8002ee6:	4b58      	ldr	r3, [pc, #352]	@ (8003048 <GatewayThreadStart+0x14d8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	461a      	mov	r2, r3
 8002eee:	0092      	lsls	r2, r2, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	3302      	adds	r3, #2
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	4b55      	ldr	r3, [pc, #340]	@ (8003050 <GatewayThreadStart+0x14e0>)
 8002efc:	801a      	strh	r2, [r3, #0]
#if PRINTF_APP_GATEWAY
    waitToPrint();
 8002efe:	f008 faa3 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_gateway] quatArray: 0x",(unsigned int) xTaskGetTickCount());
 8002f02:	f01e f8b3 	bl	802106c <xTaskGetTickCount>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	4a51      	ldr	r2, [pc, #324]	@ (8003054 <GatewayThreadStart+0x14e4>)
 8002f0e:	21c8      	movs	r1, #200	@ 0xc8
 8002f10:	484b      	ldr	r0, [pc, #300]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002f12:	f008 f993 	bl	800b23c <npf_snprintf>
    for (unsigned int i = 0; i < 10; i++)
 8002f16:	2300      	movs	r3, #0
 8002f18:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002f1c:	e012      	b.n	8002f44 <GatewayThreadStart+0x13d4>
    {
      npf_snprintf(byteString, 3, "%02X", quatArray[i]);
 8002f1e:	4a49      	ldr	r2, [pc, #292]	@ (8003044 <GatewayThreadStart+0x14d4>)
 8002f20:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8002f24:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002f28:	4a4b      	ldr	r2, [pc, #300]	@ (8003058 <GatewayThreadStart+0x14e8>)
 8002f2a:	2103      	movs	r1, #3
 8002f2c:	484b      	ldr	r0, [pc, #300]	@ (800305c <GatewayThreadStart+0x14ec>)
 8002f2e:	f008 f985 	bl	800b23c <npf_snprintf>
      strcat(uart_buf, byteString);
 8002f32:	494a      	ldr	r1, [pc, #296]	@ (800305c <GatewayThreadStart+0x14ec>)
 8002f34:	4842      	ldr	r0, [pc, #264]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002f36:	f020 fdc9 	bl	8023acc <strcat>
    for (unsigned int i = 0; i < 10; i++)
 8002f3a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8002f3e:	3301      	adds	r3, #1
 8002f40:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002f44:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8002f48:	2b09      	cmp	r3, #9
 8002f4a:	d9e8      	bls.n	8002f1e <GatewayThreadStart+0x13ae>
    }
    strcat(uart_buf, ". \n");
 8002f4c:	483c      	ldr	r0, [pc, #240]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002f4e:	f7fd f927 	bl	80001a0 <strlen>
 8002f52:	4603      	mov	r3, r0
 8002f54:	461a      	mov	r2, r3
 8002f56:	4b3a      	ldr	r3, [pc, #232]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002f58:	4413      	add	r3, r2
 8002f5a:	4a41      	ldr	r2, [pc, #260]	@ (8003060 <GatewayThreadStart+0x14f0>)
 8002f5c:	6810      	ldr	r0, [r2, #0]
 8002f5e:	6018      	str	r0, [r3, #0]
    huart2print(uart_buf, strlen(uart_buf));
 8002f60:	4837      	ldr	r0, [pc, #220]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002f62:	f7fd f91d 	bl	80001a0 <strlen>
 8002f66:	4603      	mov	r3, r0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	4834      	ldr	r0, [pc, #208]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002f6e:	f008 fa7d 	bl	800b46c <huart2print>
#endif
#if PRINTF_APP_GATEWAY
    waitToPrint();
 8002f72:	f008 fa69 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_gateway] imuData: 0x",(unsigned int) xTaskGetTickCount());
 8002f76:	f01e f879 	bl	802106c <xTaskGetTickCount>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4613      	mov	r3, r2
 8002f80:	4a38      	ldr	r2, [pc, #224]	@ (8003064 <GatewayThreadStart+0x14f4>)
 8002f82:	21c8      	movs	r1, #200	@ 0xc8
 8002f84:	482e      	ldr	r0, [pc, #184]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002f86:	f008 f959 	bl	800b23c <npf_snprintf>
    for (unsigned int i = 0; i < payloadLength-2; i++)
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8002f90:	e012      	b.n	8002fb8 <GatewayThreadStart+0x1448>
    {
      npf_snprintf(byteString, 3, "%02X", imuData[i]);
 8002f92:	4a2e      	ldr	r2, [pc, #184]	@ (800304c <GatewayThreadStart+0x14dc>)
 8002f94:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8002f98:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002f9c:	4a2e      	ldr	r2, [pc, #184]	@ (8003058 <GatewayThreadStart+0x14e8>)
 8002f9e:	2103      	movs	r1, #3
 8002fa0:	482e      	ldr	r0, [pc, #184]	@ (800305c <GatewayThreadStart+0x14ec>)
 8002fa2:	f008 f94b 	bl	800b23c <npf_snprintf>
      strcat(uart_buf, byteString);
 8002fa6:	492d      	ldr	r1, [pc, #180]	@ (800305c <GatewayThreadStart+0x14ec>)
 8002fa8:	4825      	ldr	r0, [pc, #148]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002faa:	f020 fd8f 	bl	8023acc <strcat>
    for (unsigned int i = 0; i < payloadLength-2; i++)
 8002fae:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8002fb8:	4b25      	ldr	r3, [pc, #148]	@ (8003050 <GatewayThreadStart+0x14e0>)
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	3b02      	subs	r3, #2
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d3e4      	bcc.n	8002f92 <GatewayThreadStart+0x1422>
    }
    strcat(uart_buf, ". \n");
 8002fc8:	481d      	ldr	r0, [pc, #116]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002fca:	f7fd f8e9 	bl	80001a0 <strlen>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002fd4:	4413      	add	r3, r2
 8002fd6:	4a22      	ldr	r2, [pc, #136]	@ (8003060 <GatewayThreadStart+0x14f0>)
 8002fd8:	6810      	ldr	r0, [r2, #0]
 8002fda:	6018      	str	r0, [r3, #0]
    huart2print(uart_buf, strlen(uart_buf));
 8002fdc:	4818      	ldr	r0, [pc, #96]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002fde:	f7fd f8df 	bl	80001a0 <strlen>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4815      	ldr	r0, [pc, #84]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8002fea:	f008 fa3f 	bl	800b46c <huart2print>
#endif
#endif // USE_RV


#if !IMUTEST // Switch off sending radio for IMU test purposes
    if (numberOfMeas == 3)
 8002fee:	4b16      	ldr	r3, [pc, #88]	@ (8003048 <GatewayThreadStart+0x14d8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	f041 82c6 	bne.w	8004584 <GatewayThreadStart+0x2a14>
    {
#if PRINTF_APP_GATEWAY
      waitToPrint();
 8002ff8:	f008 fa26 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] 3rd IMU measurement set done, start Tx process.\r\n", (unsigned int) xTaskGetTickCount());
 8002ffc:	f01e f836 	bl	802106c <xTaskGetTickCount>
 8003000:	4602      	mov	r2, r0
 8003002:	460b      	mov	r3, r1
 8003004:	4613      	mov	r3, r2
 8003006:	4a18      	ldr	r2, [pc, #96]	@ (8003068 <GatewayThreadStart+0x14f8>)
 8003008:	21c8      	movs	r1, #200	@ 0xc8
 800300a:	480d      	ldr	r0, [pc, #52]	@ (8003040 <GatewayThreadStart+0x14d0>)
 800300c:	f008 f916 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8003010:	480b      	ldr	r0, [pc, #44]	@ (8003040 <GatewayThreadStart+0x14d0>)
 8003012:	f7fd f8c5 	bl	80001a0 <strlen>
 8003016:	4603      	mov	r3, r0
 8003018:	b2db      	uxtb	r3, r3
 800301a:	4619      	mov	r1, r3
 800301c:	4808      	ldr	r0, [pc, #32]	@ (8003040 <GatewayThreadStart+0x14d0>)
 800301e:	f008 fa25 	bl	800b46c <huart2print>
#endif

      //numberOfMeas = 0;
      for (int i = 0; i < payloadLength - 2 ; i++)
 8003022:	2300      	movs	r3, #0
 8003024:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003028:	e031      	b.n	800308e <GatewayThreadStart+0x151e>
 800302a:	bf00      	nop
 800302c:	20001374 	.word	0x20001374
 8003030:	20001376 	.word	0x20001376
 8003034:	20001378 	.word	0x20001378
 8003038:	2000137a 	.word	0x2000137a
 800303c:	08025d0c 	.word	0x08025d0c
 8003040:	200011d8 	.word	0x200011d8
 8003044:	2000043c 	.word	0x2000043c
 8003048:	20000454 	.word	0x20000454
 800304c:	200003fc 	.word	0x200003fc
 8003050:	2000036c 	.word	0x2000036c
 8003054:	08025d6c 	.word	0x08025d6c
 8003058:	08025cd8 	.word	0x08025cd8
 800305c:	200012a0 	.word	0x200012a0
 8003060:	08025ce0 	.word	0x08025ce0
 8003064:	08025d8c 	.word	0x08025d8c
 8003068:	08025dac 	.word	0x08025dac
      {
        payload[i] = imuData[i]; //todo: maybe we can already do this at instruction where dataImu is filled??
 800306c:	4a44      	ldr	r2, [pc, #272]	@ (8003180 <GatewayThreadStart+0x1610>)
 800306e:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003072:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003076:	b2d9      	uxtb	r1, r3
 8003078:	4a42      	ldr	r2, [pc, #264]	@ (8003184 <GatewayThreadStart+0x1614>)
 800307a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800307e:	4413      	add	r3, r2
 8003080:	460a      	mov	r2, r1
 8003082:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < payloadLength - 2 ; i++)
 8003084:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003088:	3301      	adds	r3, #1
 800308a:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800308e:	4b3e      	ldr	r3, [pc, #248]	@ (8003188 <GatewayThreadStart+0x1618>)
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	3b02      	subs	r3, #2
 8003094:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003098:	429a      	cmp	r2, r3
 800309a:	dbe7      	blt.n	800306c <GatewayThreadStart+0x14fc>
      }

      payload[payloadLength - 2] = 0x01; //battery info: 0x168 is dummy data for 3.60 V, on gateway divide by 100
 800309c:	4b3a      	ldr	r3, [pc, #232]	@ (8003188 <GatewayThreadStart+0x1618>)
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	3b02      	subs	r3, #2
 80030a2:	4a38      	ldr	r2, [pc, #224]	@ (8003184 <GatewayThreadStart+0x1614>)
 80030a4:	2101      	movs	r1, #1
 80030a6:	54d1      	strb	r1, [r2, r3]
      payload[payloadLength - 1] = 0x68;
 80030a8:	4b37      	ldr	r3, [pc, #220]	@ (8003188 <GatewayThreadStart+0x1618>)
 80030aa:	881b      	ldrh	r3, [r3, #0]
 80030ac:	3b01      	subs	r3, #1
 80030ae:	4a35      	ldr	r2, [pc, #212]	@ (8003184 <GatewayThreadStart+0x1614>)
 80030b0:	2168      	movs	r1, #104	@ 0x68
 80030b2:	54d1      	strb	r1, [r2, r3]

      notificationValue = 0; // Used to identify where the notification is coming from.
 80030b4:	2300      	movs	r3, #0
 80030b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      spreadingFactor   = LORA_SF12;
 80030ba:	23c0      	movs	r3, #192	@ 0xc0
 80030bc:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
      bandwidth         = LORA_BW_0800;
 80030c0:	2318      	movs	r3, #24
 80030c2:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
      codingRate        = LORA_CR_LI_4_8;
 80030c6:	2307      	movs	r3, #7
 80030c8:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
      bleChannelNr      = 2;
 80030cc:	2302      	movs	r3, #2
 80030ce:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120

#if SUPERCAPUSED
      ScapThreadNotify(NOTIFICATION_LOAD_SCAP); // first make sure that the supercap is loaded before starting the radio:
 80030d2:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80030d6:	f006 f8ff 	bl	80092d8 <ScapThreadNotify>
      uint32_t whileIterations = 0; // to prevent lock into while loop
 80030da:	2300      	movs	r3, #0
 80030dc:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
      xTaskNotifyStateClear(gatewayThreadHandler);
 80030e0:	4b2a      	ldr	r3, [pc, #168]	@ (800318c <GatewayThreadStart+0x161c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2100      	movs	r1, #0
 80030e6:	4618      	mov	r0, r3
 80030e8:	f01f f876 	bl	80221d8 <xTaskGenericNotifyStateClear>
      notificationValue = 0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      while ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) != NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 80030f2:	e094      	b.n	800321e <GatewayThreadStart+0x16ae>
      { // waiting for a notification value from the app_supercap that the super capacitor is loaded
        xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(30000));
 80030f4:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 80030f8:	f247 5230 	movw	r2, #30000	@ 0x7530
 80030fc:	f04f 0300 	mov.w	r3, #0
 8003100:	e9cd 2300 	strd	r2, r3, [sp]
 8003104:	460b      	mov	r3, r1
 8003106:	f04f 32ff 	mov.w	r2, #4294967295
 800310a:	2100      	movs	r1, #0
 800310c:	2000      	movs	r0, #0
 800310e:	f01e fdad 	bl	8021c6c <xTaskGenericNotifyWait>
        if ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) == NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 8003112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003116:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d015      	beq.n	800314a <GatewayThreadStart+0x15da>
        {
    #if PRINTF_APP_GATEWAY
          waitToPrint();
 800311e:	f008 f993 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [gateway] Super capacitor loaded. Ready to start Radio.\r\n",(unsigned int) xTaskGetTickCount());
 8003122:	f01d ffa3 	bl	802106c <xTaskGetTickCount>
 8003126:	4602      	mov	r2, r0
 8003128:	460b      	mov	r3, r1
 800312a:	4613      	mov	r3, r2
 800312c:	4a18      	ldr	r2, [pc, #96]	@ (8003190 <GatewayThreadStart+0x1620>)
 800312e:	21c8      	movs	r1, #200	@ 0xc8
 8003130:	4818      	ldr	r0, [pc, #96]	@ (8003194 <GatewayThreadStart+0x1624>)
 8003132:	f008 f883 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003136:	4817      	ldr	r0, [pc, #92]	@ (8003194 <GatewayThreadStart+0x1624>)
 8003138:	f7fd f832 	bl	80001a0 <strlen>
 800313c:	4603      	mov	r3, r0
 800313e:	b2db      	uxtb	r3, r3
 8003140:	4619      	mov	r1, r3
 8003142:	4814      	ldr	r0, [pc, #80]	@ (8003194 <GatewayThreadStart+0x1624>)
 8003144:	f008 f992 	bl	800b46c <huart2print>
 8003148:	e049      	b.n	80031de <GatewayThreadStart+0x166e>
    #endif
        }
        else
        {
          if (!notificationValue)
 800314a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800314e:	2b00      	cmp	r3, #0
 8003150:	d124      	bne.n	800319c <GatewayThreadStart+0x162c>
          {
    #if PRINTF_APP_GATEWAY
            waitToPrint();
 8003152:	f008 f979 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [gateway] No notification from supercap in the last 30s.\r\n",(unsigned int) xTaskGetTickCount());
 8003156:	f01d ff89 	bl	802106c <xTaskGetTickCount>
 800315a:	4602      	mov	r2, r0
 800315c:	460b      	mov	r3, r1
 800315e:	4613      	mov	r3, r2
 8003160:	4a0d      	ldr	r2, [pc, #52]	@ (8003198 <GatewayThreadStart+0x1628>)
 8003162:	21c8      	movs	r1, #200	@ 0xc8
 8003164:	480b      	ldr	r0, [pc, #44]	@ (8003194 <GatewayThreadStart+0x1624>)
 8003166:	f008 f869 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 800316a:	480a      	ldr	r0, [pc, #40]	@ (8003194 <GatewayThreadStart+0x1624>)
 800316c:	f7fd f818 	bl	80001a0 <strlen>
 8003170:	4603      	mov	r3, r0
 8003172:	b2db      	uxtb	r3, r3
 8003174:	4619      	mov	r1, r3
 8003176:	4807      	ldr	r0, [pc, #28]	@ (8003194 <GatewayThreadStart+0x1624>)
 8003178:	f008 f978 	bl	800b46c <huart2print>
 800317c:	e026      	b.n	80031cc <GatewayThreadStart+0x165c>
 800317e:	bf00      	nop
 8003180:	200003fc 	.word	0x200003fc
 8003184:	2000034c 	.word	0x2000034c
 8003188:	2000036c 	.word	0x2000036c
 800318c:	2000045c 	.word	0x2000045c
 8003190:	08025df0 	.word	0x08025df0
 8003194:	200011d8 	.word	0x200011d8
 8003198:	08025e30 	.word	0x08025e30
    #endif
          }
          else
          {
    #if PRINTF_APP_GATEWAY
            waitToPrint();
 800319c:	f008 f954 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [gateway] Wrong notification value received to load supercap: 0x%08X.\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue);
 80031a0:	f01d ff64 	bl	802106c <xTaskGetTickCount>
 80031a4:	4602      	mov	r2, r0
 80031a6:	460b      	mov	r3, r1
 80031a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	4613      	mov	r3, r2
 80031b0:	4a95      	ldr	r2, [pc, #596]	@ (8003408 <GatewayThreadStart+0x1898>)
 80031b2:	21c8      	movs	r1, #200	@ 0xc8
 80031b4:	4895      	ldr	r0, [pc, #596]	@ (800340c <GatewayThreadStart+0x189c>)
 80031b6:	f008 f841 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 80031ba:	4894      	ldr	r0, [pc, #592]	@ (800340c <GatewayThreadStart+0x189c>)
 80031bc:	f7fc fff0 	bl	80001a0 <strlen>
 80031c0:	4603      	mov	r3, r0
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	4619      	mov	r1, r3
 80031c6:	4891      	ldr	r0, [pc, #580]	@ (800340c <GatewayThreadStart+0x189c>)
 80031c8:	f008 f950 	bl	800b46c <huart2print>
    #endif
          }
          xTaskNotifyStateClear(gatewayThreadHandler);
 80031cc:	4b90      	ldr	r3, [pc, #576]	@ (8003410 <GatewayThreadStart+0x18a0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2100      	movs	r1, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f01f f800 	bl	80221d8 <xTaskGenericNotifyStateClear>
          notificationValue = 0;
 80031d8:	2300      	movs	r3, #0
 80031da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
        }
        if (whileIterations++ > 10)
 80031de:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80031e2:	1c5a      	adds	r2, r3, #1
 80031e4:	f8c7 2170 	str.w	r2, [r7, #368]	@ 0x170
 80031e8:	2b0a      	cmp	r3, #10
 80031ea:	d918      	bls.n	800321e <GatewayThreadStart+0x16ae>
        {
          waitToPrint();
 80031ec:	f008 f92c 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [gateway] Error: Jump out of while loop waiting for a notification from supercap.\r\n",(unsigned int) xTaskGetTickCount());
 80031f0:	f01d ff3c 	bl	802106c <xTaskGetTickCount>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	4613      	mov	r3, r2
 80031fa:	4a86      	ldr	r2, [pc, #536]	@ (8003414 <GatewayThreadStart+0x18a4>)
 80031fc:	21c8      	movs	r1, #200	@ 0xc8
 80031fe:	4883      	ldr	r0, [pc, #524]	@ (800340c <GatewayThreadStart+0x189c>)
 8003200:	f008 f81c 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003204:	4881      	ldr	r0, [pc, #516]	@ (800340c <GatewayThreadStart+0x189c>)
 8003206:	f7fc ffcb 	bl	80001a0 <strlen>
 800320a:	4603      	mov	r3, r0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	4619      	mov	r1, r3
 8003210:	487e      	ldr	r0, [pc, #504]	@ (800340c <GatewayThreadStart+0x189c>)
 8003212:	f008 f92b 	bl	800b46c <huart2print>
          notificationValue = NOTIFICATION_FROM_SCAP_SUPERCAP_READY;
 8003216:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800321a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      while ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) != NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 800321e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003222:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003226:	2b00      	cmp	r3, #0
 8003228:	f43f af64 	beq.w	80030f4 <GatewayThreadStart+0x1584>
#endif

      //
      // switch on the super capacitor for 2 extra seconds
      //
      HAL_GPIO_WritePin(SCAP_ON_GPIO_Port, SCAP_ON_Pin, GPIO_PIN_SET);   // Supercap on
 800322c:	2201      	movs	r2, #1
 800322e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003232:	4879      	ldr	r0, [pc, #484]	@ (8003418 <GatewayThreadStart+0x18a8>)
 8003234:	f016 ffbc 	bl	801a1b0 <HAL_GPIO_WritePin>
      vTaskDelay(2000);
 8003238:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800323c:	f04f 0100 	mov.w	r1, #0
 8003240:	f01d fcc4 	bl	8020bcc <vTaskDelay>
      HAL_GPIO_WritePin(SCAP_ON_GPIO_Port, SCAP_ON_Pin, GPIO_PIN_RESET);   // Supercap off
 8003244:	2200      	movs	r2, #0
 8003246:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800324a:	4873      	ldr	r0, [pc, #460]	@ (8003418 <GatewayThreadStart+0x18a8>)
 800324c:	f016 ffb0 	bl	801a1b0 <HAL_GPIO_WritePin>
#if PRINTF_APP_GATEWAY
          waitToPrint();
 8003250:	f008 f8fa 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [gateway] Super capacitor voltage level = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
              (unsigned int) xTaskGetTickCount(), (unsigned int) supercapVoltageLevel, (unsigned int) batteryVoltageLevel,
 8003254:	f01d ff0a 	bl	802106c <xTaskGetTickCount>
 8003258:	4602      	mov	r2, r0
 800325a:	460b      	mov	r3, r1
          npf_snprintf(uart_buf, 200, "%u [gateway] Super capacitor voltage level = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
 800325c:	4694      	mov	ip, r2
 800325e:	4b6f      	ldr	r3, [pc, #444]	@ (800341c <GatewayThreadStart+0x18ac>)
 8003260:	881b      	ldrh	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	4b6e      	ldr	r3, [pc, #440]	@ (8003420 <GatewayThreadStart+0x18b0>)
 8003266:	881b      	ldrh	r3, [r3, #0]
 8003268:	4619      	mov	r1, r3
 800326a:	4b6e      	ldr	r3, [pc, #440]	@ (8003424 <GatewayThreadStart+0x18b4>)
 800326c:	881b      	ldrh	r3, [r3, #0]
 800326e:	4618      	mov	r0, r3
 8003270:	4b6d      	ldr	r3, [pc, #436]	@ (8003428 <GatewayThreadStart+0x18b8>)
 8003272:	881b      	ldrh	r3, [r3, #0]
 8003274:	461e      	mov	r6, r3
 8003276:	4b6d      	ldr	r3, [pc, #436]	@ (800342c <GatewayThreadStart+0x18bc>)
 8003278:	881b      	ldrh	r3, [r3, #0]
 800327a:	9304      	str	r3, [sp, #16]
 800327c:	9603      	str	r6, [sp, #12]
 800327e:	9002      	str	r0, [sp, #8]
 8003280:	9101      	str	r1, [sp, #4]
 8003282:	9200      	str	r2, [sp, #0]
 8003284:	4663      	mov	r3, ip
 8003286:	4a6a      	ldr	r2, [pc, #424]	@ (8003430 <GatewayThreadStart+0x18c0>)
 8003288:	21c8      	movs	r1, #200	@ 0xc8
 800328a:	4860      	ldr	r0, [pc, #384]	@ (800340c <GatewayThreadStart+0x189c>)
 800328c:	f007 ffd6 	bl	800b23c <npf_snprintf>
              (unsigned int) batteryInVoltageLevel, (unsigned int) vCoreVoltageLevel, (unsigned int) vCoreTemperature);
          huart2print(uart_buf, strlen(uart_buf));
 8003290:	485e      	ldr	r0, [pc, #376]	@ (800340c <GatewayThreadStart+0x189c>)
 8003292:	f7fc ff85 	bl	80001a0 <strlen>
 8003296:	4603      	mov	r3, r0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	4619      	mov	r1, r3
 800329c:	485b      	ldr	r0, [pc, #364]	@ (800340c <GatewayThreadStart+0x189c>)
 800329e:	f008 f8e5 	bl	800b46c <huart2print>
#endif


      SX1280Init();
 80032a2:	f01c f993 	bl	801f5cc <SX1280Init>

      SetTypicalRegisterSettings(LORA, 13 + payloadLength, spreadingFactor, bandwidth, codingRate, bleChannelNr);
 80032a6:	4b63      	ldr	r3, [pc, #396]	@ (8003434 <GatewayThreadStart+0x18c4>)
 80032a8:	881b      	ldrh	r3, [r3, #0]
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	330d      	adds	r3, #13
 80032ae:	b2d9      	uxtb	r1, r3
 80032b0:	f897 0122 	ldrb.w	r0, [r7, #290]	@ 0x122
 80032b4:	f897 2123 	ldrb.w	r2, [r7, #291]	@ 0x123
 80032b8:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 80032bc:	9301      	str	r3, [sp, #4]
 80032be:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	4603      	mov	r3, r0
 80032c6:	2001      	movs	r0, #1
 80032c8:	f01b fe1a 	bl	801ef00 <SetTypicalRegisterSettings>
#if PRINTF_APP_GATEWAY
      waitToPrint();
 80032cc:	f008 f8bc 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Typical register settings were set.\r\n",(unsigned int) xTaskGetTickCount());
 80032d0:	f01d fecc 	bl	802106c <xTaskGetTickCount>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4613      	mov	r3, r2
 80032da:	4a57      	ldr	r2, [pc, #348]	@ (8003438 <GatewayThreadStart+0x18c8>)
 80032dc:	21c8      	movs	r1, #200	@ 0xc8
 80032de:	484b      	ldr	r0, [pc, #300]	@ (800340c <GatewayThreadStart+0x189c>)
 80032e0:	f007 ffac 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80032e4:	4849      	ldr	r0, [pc, #292]	@ (800340c <GatewayThreadStart+0x189c>)
 80032e6:	f7fc ff5b 	bl	80001a0 <strlen>
 80032ea:	4603      	mov	r3, r0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	4619      	mov	r1, r3
 80032f0:	4846      	ldr	r0, [pc, #280]	@ (800340c <GatewayThreadStart+0x189c>)
 80032f2:	f008 f8bb 	bl	800b46c <huart2print>
#endif
      // Set DIO interrupt request parameters
      ClearIrqStatus(IRQ_RADIO_ALL); //clear the interrupt
 80032f6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80032fa:	f01c f831 	bl	801f360 <ClearIrqStatus>
      txBuf[0] = 0x40;  //irqMask  15:8  enable RxTxTimeout
 80032fe:	4b4f      	ldr	r3, [pc, #316]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003300:	2240      	movs	r2, #64	@ 0x40
 8003302:	701a      	strb	r2, [r3, #0]
      txBuf[1] = 0x01;  //irqMask   7:0  enable TxDone interrupt
 8003304:	4b4d      	ldr	r3, [pc, #308]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003306:	2201      	movs	r2, #1
 8003308:	705a      	strb	r2, [r3, #1]
      txBuf[2] = 0x40;  //dio1Mask 15:8  map RxTxTimeout to DIO1
 800330a:	4b4c      	ldr	r3, [pc, #304]	@ (800343c <GatewayThreadStart+0x18cc>)
 800330c:	2240      	movs	r2, #64	@ 0x40
 800330e:	709a      	strb	r2, [r3, #2]
      txBuf[3] = 0x01;  //dio1Mask  7:0  map TXDone to DIO1
 8003310:	4b4a      	ldr	r3, [pc, #296]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003312:	2201      	movs	r2, #1
 8003314:	70da      	strb	r2, [r3, #3]
      txBuf[4] = 0x00;  //dio2Mask 15:8
 8003316:	4b49      	ldr	r3, [pc, #292]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003318:	2200      	movs	r2, #0
 800331a:	711a      	strb	r2, [r3, #4]
      txBuf[5] = 0x00;  //dio2Mask  7:0
 800331c:	4b47      	ldr	r3, [pc, #284]	@ (800343c <GatewayThreadStart+0x18cc>)
 800331e:	2200      	movs	r2, #0
 8003320:	715a      	strb	r2, [r3, #5]
      txBuf[6] = 0x00;  //dio3Mask 15:8
 8003322:	4b46      	ldr	r3, [pc, #280]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003324:	2200      	movs	r2, #0
 8003326:	719a      	strb	r2, [r3, #6]
      txBuf[7] = 0x00;  //dio3Mask  7:0
 8003328:	4b44      	ldr	r3, [pc, #272]	@ (800343c <GatewayThreadStart+0x18cc>)
 800332a:	2200      	movs	r2, #0
 800332c:	71da      	strb	r2, [r3, #7]
      SX1280HalWriteCommand( RADIO_SET_DIOIRQPARAMS, txBuf, 8 ); //0x8D
 800332e:	2208      	movs	r2, #8
 8003330:	4942      	ldr	r1, [pc, #264]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003332:	208d      	movs	r0, #141	@ 0x8d
 8003334:	f01c f82c 	bl	801f390 <SX1280HalWriteCommand>
      ClearIrqStatus(IRQ_RADIO_ALL); //clear the interrupt
 8003338:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800333c:	f01c f810 	bl	801f360 <ClearIrqStatus>
#if PRINTF_APP_GATEWAY
      waitToPrint();
 8003340:	f008 f882 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] DIO IRQ params set.\r\n",(unsigned int) xTaskGetTickCount());
 8003344:	f01d fe92 	bl	802106c <xTaskGetTickCount>
 8003348:	4602      	mov	r2, r0
 800334a:	460b      	mov	r3, r1
 800334c:	4613      	mov	r3, r2
 800334e:	4a3c      	ldr	r2, [pc, #240]	@ (8003440 <GatewayThreadStart+0x18d0>)
 8003350:	21c8      	movs	r1, #200	@ 0xc8
 8003352:	482e      	ldr	r0, [pc, #184]	@ (800340c <GatewayThreadStart+0x189c>)
 8003354:	f007 ff72 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8003358:	482c      	ldr	r0, [pc, #176]	@ (800340c <GatewayThreadStart+0x189c>)
 800335a:	f7fc ff21 	bl	80001a0 <strlen>
 800335e:	4603      	mov	r3, r0
 8003360:	b2db      	uxtb	r3, r3
 8003362:	4619      	mov	r1, r3
 8003364:	4829      	ldr	r0, [pc, #164]	@ (800340c <GatewayThreadStart+0x189c>)
 8003366:	f008 f881 	bl	800b46c <huart2print>
//    {
//      txBuf[ 0] = 0x80; //confirmed uplink
//    }
//    else
//    {
      txBuf[ 0] = 0x40; //unconfirmed uplink
 800336a:	4b34      	ldr	r3, [pc, #208]	@ (800343c <GatewayThreadStart+0x18cc>)
 800336c:	2240      	movs	r2, #64	@ 0x40
 800336e:	701a      	strb	r2, [r3, #0]
//    }
      txBuf[ 1] = devAddr[3];
 8003370:	4b34      	ldr	r3, [pc, #208]	@ (8003444 <GatewayThreadStart+0x18d4>)
 8003372:	78da      	ldrb	r2, [r3, #3]
 8003374:	4b31      	ldr	r3, [pc, #196]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003376:	705a      	strb	r2, [r3, #1]
      txBuf[ 2] = devAddr[2];
 8003378:	4b32      	ldr	r3, [pc, #200]	@ (8003444 <GatewayThreadStart+0x18d4>)
 800337a:	789a      	ldrb	r2, [r3, #2]
 800337c:	4b2f      	ldr	r3, [pc, #188]	@ (800343c <GatewayThreadStart+0x18cc>)
 800337e:	709a      	strb	r2, [r3, #2]
      txBuf[ 3] = devAddr[1];
 8003380:	4b30      	ldr	r3, [pc, #192]	@ (8003444 <GatewayThreadStart+0x18d4>)
 8003382:	785a      	ldrb	r2, [r3, #1]
 8003384:	4b2d      	ldr	r3, [pc, #180]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003386:	70da      	strb	r2, [r3, #3]
      txBuf[ 4] = devAddr[0];
 8003388:	4b2e      	ldr	r3, [pc, #184]	@ (8003444 <GatewayThreadStart+0x18d4>)
 800338a:	781a      	ldrb	r2, [r3, #0]
 800338c:	4b2b      	ldr	r3, [pc, #172]	@ (800343c <GatewayThreadStart+0x18cc>)
 800338e:	711a      	strb	r2, [r3, #4]
      txBuf[ 5] = 0x00; // ADR is off (0x00) //0x80; //frame control: ADR = 1, rest = 0
 8003390:	4b2a      	ldr	r3, [pc, #168]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003392:	2200      	movs	r2, #0
 8003394:	715a      	strb	r2, [r3, #5]
      if ((txBuf[5] & 0b10000000) >> 7 == 1)
 8003396:	4b29      	ldr	r3, [pc, #164]	@ (800343c <GatewayThreadStart+0x18cc>)
 8003398:	795b      	ldrb	r3, [r3, #5]
 800339a:	09db      	lsrs	r3, r3, #7
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d114      	bne.n	80033cc <GatewayThreadStart+0x185c>
      {
#if PRINTF_APP_GATEWAY
        waitToPrint();
 80033a2:	f008 f851 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_gateway] Adaptive Data Rate is enabled.\r\n",(unsigned int) xTaskGetTickCount());
 80033a6:	f01d fe61 	bl	802106c <xTaskGetTickCount>
 80033aa:	4602      	mov	r2, r0
 80033ac:	460b      	mov	r3, r1
 80033ae:	4613      	mov	r3, r2
 80033b0:	4a25      	ldr	r2, [pc, #148]	@ (8003448 <GatewayThreadStart+0x18d8>)
 80033b2:	21c8      	movs	r1, #200	@ 0xc8
 80033b4:	4815      	ldr	r0, [pc, #84]	@ (800340c <GatewayThreadStart+0x189c>)
 80033b6:	f007 ff41 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80033ba:	4814      	ldr	r0, [pc, #80]	@ (800340c <GatewayThreadStart+0x189c>)
 80033bc:	f7fc fef0 	bl	80001a0 <strlen>
 80033c0:	4603      	mov	r3, r0
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	4619      	mov	r1, r3
 80033c6:	4811      	ldr	r0, [pc, #68]	@ (800340c <GatewayThreadStart+0x189c>)
 80033c8:	f008 f850 	bl	800b46c <huart2print>
#endif
      }
      //txBuf[ 6] = 0x02; // example = FCnt
      //txBuf[ 7] = 0x00; //= FCnt
      txBuf[ 6] =  LR1_countUp & 0x000000FF;       //0x02 = FCnt
 80033cc:	4b1f      	ldr	r3, [pc, #124]	@ (800344c <GatewayThreadStart+0x18dc>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	4b1a      	ldr	r3, [pc, #104]	@ (800343c <GatewayThreadStart+0x18cc>)
 80033d4:	719a      	strb	r2, [r3, #6]
      txBuf[ 7] = (LR1_countUp & 0x0000FF00) >> 8; //0x00 = FCnt
 80033d6:	4b1d      	ldr	r3, [pc, #116]	@ (800344c <GatewayThreadStart+0x18dc>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	0a1b      	lsrs	r3, r3, #8
 80033dc:	b2da      	uxtb	r2, r3
 80033de:	4b17      	ldr	r3, [pc, #92]	@ (800343c <GatewayThreadStart+0x18cc>)
 80033e0:	71da      	strb	r2, [r3, #7]
      txBuf[ 8] = 0x02; //fport: 1 = one measurement, 2 = three measurements
 80033e2:	4b16      	ldr	r3, [pc, #88]	@ (800343c <GatewayThreadStart+0x18cc>)
 80033e4:	2202      	movs	r2, #2
 80033e6:	721a      	strb	r2, [r3, #8]
#if PRINTF_APP_GATEWAY
      waitToPrint();
 80033e8:	f008 f82e 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Decrypted payload: 0x",(unsigned int) xTaskGetTickCount());
 80033ec:	f01d fe3e 	bl	802106c <xTaskGetTickCount>
 80033f0:	4602      	mov	r2, r0
 80033f2:	460b      	mov	r3, r1
 80033f4:	4613      	mov	r3, r2
 80033f6:	4a16      	ldr	r2, [pc, #88]	@ (8003450 <GatewayThreadStart+0x18e0>)
 80033f8:	21c8      	movs	r1, #200	@ 0xc8
 80033fa:	4804      	ldr	r0, [pc, #16]	@ (800340c <GatewayThreadStart+0x189c>)
 80033fc:	f007 ff1e 	bl	800b23c <npf_snprintf>
      for (unsigned int i = 0; i < payloadLength; i++)
 8003400:	2300      	movs	r3, #0
 8003402:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8003406:	e038      	b.n	800347a <GatewayThreadStart+0x190a>
 8003408:	08025e70 	.word	0x08025e70
 800340c:	200011d8 	.word	0x200011d8
 8003410:	2000045c 	.word	0x2000045c
 8003414:	08025ebc 	.word	0x08025ebc
 8003418:	42020000 	.word	0x42020000
 800341c:	200013ba 	.word	0x200013ba
 8003420:	200013b6 	.word	0x200013b6
 8003424:	200013b8 	.word	0x200013b8
 8003428:	200013bc 	.word	0x200013bc
 800342c:	200013be 	.word	0x200013be
 8003430:	08025f14 	.word	0x08025f14
 8003434:	2000036c 	.word	0x2000036c
 8003438:	08025f88 	.word	0x08025f88
 800343c:	200002f0 	.word	0x200002f0
 8003440:	08025fc0 	.word	0x08025fc0
 8003444:	2000039c 	.word	0x2000039c
 8003448:	08025fe8 	.word	0x08025fe8
 800344c:	20000394 	.word	0x20000394
 8003450:	0802601c 	.word	0x0802601c
      {
        npf_snprintf(byteString, 3, "%02X", payload[i]);
 8003454:	4aa2      	ldr	r2, [pc, #648]	@ (80036e0 <GatewayThreadStart+0x1b70>)
 8003456:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800345a:	4413      	add	r3, r2
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	4aa1      	ldr	r2, [pc, #644]	@ (80036e4 <GatewayThreadStart+0x1b74>)
 8003460:	2103      	movs	r1, #3
 8003462:	48a1      	ldr	r0, [pc, #644]	@ (80036e8 <GatewayThreadStart+0x1b78>)
 8003464:	f007 feea 	bl	800b23c <npf_snprintf>
        strcat(uart_buf, byteString);
 8003468:	499f      	ldr	r1, [pc, #636]	@ (80036e8 <GatewayThreadStart+0x1b78>)
 800346a:	48a0      	ldr	r0, [pc, #640]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 800346c:	f020 fb2e 	bl	8023acc <strcat>
      for (unsigned int i = 0; i < payloadLength; i++)
 8003470:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8003474:	3301      	adds	r3, #1
 8003476:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 800347a:	4b9d      	ldr	r3, [pc, #628]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 800347c:	881b      	ldrh	r3, [r3, #0]
 800347e:	461a      	mov	r2, r3
 8003480:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8003484:	4293      	cmp	r3, r2
 8003486:	d3e5      	bcc.n	8003454 <GatewayThreadStart+0x18e4>
      }
      strcat(uart_buf, ". \n");
 8003488:	4898      	ldr	r0, [pc, #608]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 800348a:	f7fc fe89 	bl	80001a0 <strlen>
 800348e:	4603      	mov	r3, r0
 8003490:	461a      	mov	r2, r3
 8003492:	4b96      	ldr	r3, [pc, #600]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 8003494:	4413      	add	r3, r2
 8003496:	4a97      	ldr	r2, [pc, #604]	@ (80036f4 <GatewayThreadStart+0x1b84>)
 8003498:	6810      	ldr	r0, [r2, #0]
 800349a:	6018      	str	r0, [r3, #0]
      huart2print(uart_buf, strlen(uart_buf));
 800349c:	4893      	ldr	r0, [pc, #588]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 800349e:	f7fc fe7f 	bl	80001a0 <strlen>
 80034a2:	4603      	mov	r3, r0
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	4619      	mov	r1, r3
 80034a8:	4890      	ldr	r0, [pc, #576]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 80034aa:	f007 ffdf 	bl	800b46c <huart2print>
      npf_snprintf(uart_buf, 200, ".\r\n");
 80034ae:	4a92      	ldr	r2, [pc, #584]	@ (80036f8 <GatewayThreadStart+0x1b88>)
 80034b0:	21c8      	movs	r1, #200	@ 0xc8
 80034b2:	488e      	ldr	r0, [pc, #568]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 80034b4:	f007 fec2 	bl	800b23c <npf_snprintf>
#endif
      lora_crypto_payload_encrypt(payload, payloadLength, LoRaMacAppSKeyInit, LoRaDevAddrInit, UP_LINK, LR1_countUp, encPayload );
 80034b8:	4b8d      	ldr	r3, [pc, #564]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 80034ba:	8819      	ldrh	r1, [r3, #0]
 80034bc:	4b8f      	ldr	r3, [pc, #572]	@ (80036fc <GatewayThreadStart+0x1b8c>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 80034c4:	488e      	ldr	r0, [pc, #568]	@ (8003700 <GatewayThreadStart+0x1b90>)
 80034c6:	9002      	str	r0, [sp, #8]
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	2300      	movs	r3, #0
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80034d2:	4883      	ldr	r0, [pc, #524]	@ (80036e0 <GatewayThreadStart+0x1b70>)
 80034d4:	f005 fb62 	bl	8008b9c <lora_crypto_payload_encrypt>
#if PRINTF_APP_GATEWAY
      waitToPrint();
 80034d8:	f007 ffb6 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] [SendLoRaWANpacket] encrypted payload: 0x",(unsigned int) xTaskGetTickCount());
 80034dc:	f01d fdc6 	bl	802106c <xTaskGetTickCount>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4613      	mov	r3, r2
 80034e6:	4a87      	ldr	r2, [pc, #540]	@ (8003704 <GatewayThreadStart+0x1b94>)
 80034e8:	21c8      	movs	r1, #200	@ 0xc8
 80034ea:	4880      	ldr	r0, [pc, #512]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 80034ec:	f007 fea6 	bl	800b23c <npf_snprintf>
      for (unsigned int i = 0; i < payloadLength; i++)
 80034f0:	2300      	movs	r3, #0
 80034f2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80034f6:	e012      	b.n	800351e <GatewayThreadStart+0x19ae>
      {
        npf_snprintf(byteString, 3, "%02X", encPayload[i]);
 80034f8:	4a81      	ldr	r2, [pc, #516]	@ (8003700 <GatewayThreadStart+0x1b90>)
 80034fa:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80034fe:	4413      	add	r3, r2
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	4a78      	ldr	r2, [pc, #480]	@ (80036e4 <GatewayThreadStart+0x1b74>)
 8003504:	2103      	movs	r1, #3
 8003506:	4878      	ldr	r0, [pc, #480]	@ (80036e8 <GatewayThreadStart+0x1b78>)
 8003508:	f007 fe98 	bl	800b23c <npf_snprintf>
        strcat(uart_buf, byteString);
 800350c:	4976      	ldr	r1, [pc, #472]	@ (80036e8 <GatewayThreadStart+0x1b78>)
 800350e:	4877      	ldr	r0, [pc, #476]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 8003510:	f020 fadc 	bl	8023acc <strcat>
      for (unsigned int i = 0; i < payloadLength; i++)
 8003514:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003518:	3301      	adds	r3, #1
 800351a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800351e:	4b74      	ldr	r3, [pc, #464]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 8003520:	881b      	ldrh	r3, [r3, #0]
 8003522:	461a      	mov	r2, r3
 8003524:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003528:	4293      	cmp	r3, r2
 800352a:	d3e5      	bcc.n	80034f8 <GatewayThreadStart+0x1988>
      }
      strcat(uart_buf, ". \n");
 800352c:	486f      	ldr	r0, [pc, #444]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 800352e:	f7fc fe37 	bl	80001a0 <strlen>
 8003532:	4603      	mov	r3, r0
 8003534:	461a      	mov	r2, r3
 8003536:	4b6d      	ldr	r3, [pc, #436]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 8003538:	4413      	add	r3, r2
 800353a:	4a6e      	ldr	r2, [pc, #440]	@ (80036f4 <GatewayThreadStart+0x1b84>)
 800353c:	6810      	ldr	r0, [r2, #0]
 800353e:	6018      	str	r0, [r3, #0]
      huart2print(uart_buf, strlen(uart_buf));
 8003540:	486a      	ldr	r0, [pc, #424]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 8003542:	f7fc fe2d 	bl	80001a0 <strlen>
 8003546:	4603      	mov	r3, r0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	4619      	mov	r1, r3
 800354c:	4867      	ldr	r0, [pc, #412]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 800354e:	f007 ff8d 	bl	800b46c <huart2print>
      npf_snprintf(uart_buf, 200, ".\r\n");
 8003552:	4a69      	ldr	r2, [pc, #420]	@ (80036f8 <GatewayThreadStart+0x1b88>)
 8003554:	21c8      	movs	r1, #200	@ 0xc8
 8003556:	4865      	ldr	r0, [pc, #404]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 8003558:	f007 fe70 	bl	800b23c <npf_snprintf>
//     }
//     strcat(uart_buf, ". \n");
//     huart2print(uart_buf, strlen(uart_buf));
//     npf_snprintf(uart_buf, 200, ".\r\n");
//#endif
      for (int i = 0; i < payloadLength; i++)
 800355c:	2300      	movs	r3, #0
 800355e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8003562:	e00e      	b.n	8003582 <GatewayThreadStart+0x1a12>
      {
        txBuf[9 + i] = encPayload[i];
 8003564:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8003568:	3309      	adds	r3, #9
 800356a:	4965      	ldr	r1, [pc, #404]	@ (8003700 <GatewayThreadStart+0x1b90>)
 800356c:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8003570:	440a      	add	r2, r1
 8003572:	7811      	ldrb	r1, [r2, #0]
 8003574:	4a64      	ldr	r2, [pc, #400]	@ (8003708 <GatewayThreadStart+0x1b98>)
 8003576:	54d1      	strb	r1, [r2, r3]
      for (int i = 0; i < payloadLength; i++)
 8003578:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800357c:	3301      	adds	r3, #1
 800357e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8003582:	4b5b      	ldr	r3, [pc, #364]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800358c:	4293      	cmp	r3, r2
 800358e:	dbe9      	blt.n	8003564 <GatewayThreadStart+0x19f4>
      }
      compute_mic(&txBuf[ 0], 9 + payloadLength, LoRaMacNwkSKeyInit, LoRaDevAddrInit, UP_LINK, LR1_countUp, &mic);
 8003590:	4b57      	ldr	r3, [pc, #348]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 8003592:	881b      	ldrh	r3, [r3, #0]
 8003594:	3309      	adds	r3, #9
 8003596:	b299      	uxth	r1, r3
 8003598:	4b58      	ldr	r3, [pc, #352]	@ (80036fc <GatewayThreadStart+0x1b8c>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f507 7282 	add.w	r2, r7, #260	@ 0x104
 80035a0:	485a      	ldr	r0, [pc, #360]	@ (800370c <GatewayThreadStart+0x1b9c>)
 80035a2:	9002      	str	r0, [sp, #8]
 80035a4:	9301      	str	r3, [sp, #4]
 80035a6:	2300      	movs	r3, #0
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80035ae:	4856      	ldr	r0, [pc, #344]	@ (8003708 <GatewayThreadStart+0x1b98>)
 80035b0:	f005 f9e0 	bl	8008974 <compute_mic>

      txBuf[ 9 + payloadLength] =  mic         & 0xFF; //0x2B;
 80035b4:	4b55      	ldr	r3, [pc, #340]	@ (800370c <GatewayThreadStart+0x1b9c>)
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	4b4d      	ldr	r3, [pc, #308]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	3309      	adds	r3, #9
 80035be:	b2d1      	uxtb	r1, r2
 80035c0:	4a51      	ldr	r2, [pc, #324]	@ (8003708 <GatewayThreadStart+0x1b98>)
 80035c2:	54d1      	strb	r1, [r2, r3]
      txBuf[10 + payloadLength] = (mic >>  8)  & 0xFF; //0x11;
 80035c4:	4b51      	ldr	r3, [pc, #324]	@ (800370c <GatewayThreadStart+0x1b9c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	0a1a      	lsrs	r2, r3, #8
 80035ca:	4b49      	ldr	r3, [pc, #292]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 80035cc:	881b      	ldrh	r3, [r3, #0]
 80035ce:	330a      	adds	r3, #10
 80035d0:	b2d1      	uxtb	r1, r2
 80035d2:	4a4d      	ldr	r2, [pc, #308]	@ (8003708 <GatewayThreadStart+0x1b98>)
 80035d4:	54d1      	strb	r1, [r2, r3]
      txBuf[11 + payloadLength] = (mic >> 16)  & 0xFF; //0xFF;
 80035d6:	4b4d      	ldr	r3, [pc, #308]	@ (800370c <GatewayThreadStart+0x1b9c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	0c1a      	lsrs	r2, r3, #16
 80035dc:	4b44      	ldr	r3, [pc, #272]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 80035de:	881b      	ldrh	r3, [r3, #0]
 80035e0:	330b      	adds	r3, #11
 80035e2:	b2d1      	uxtb	r1, r2
 80035e4:	4a48      	ldr	r2, [pc, #288]	@ (8003708 <GatewayThreadStart+0x1b98>)
 80035e6:	54d1      	strb	r1, [r2, r3]
      txBuf[12 + payloadLength] = (mic >> 24)  & 0xFF; //0x0D;
 80035e8:	4b48      	ldr	r3, [pc, #288]	@ (800370c <GatewayThreadStart+0x1b9c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	0e1a      	lsrs	r2, r3, #24
 80035ee:	4b40      	ldr	r3, [pc, #256]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	330c      	adds	r3, #12
 80035f4:	b2d1      	uxtb	r1, r2
 80035f6:	4a44      	ldr	r2, [pc, #272]	@ (8003708 <GatewayThreadStart+0x1b98>)
 80035f8:	54d1      	strb	r1, [r2, r3]
      WriteTXBuffer(0, txBuf, 13 + payloadLength);          // TX Buffer offset = 0, 20 byte payload
 80035fa:	4b3d      	ldr	r3, [pc, #244]	@ (80036f0 <GatewayThreadStart+0x1b80>)
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	330d      	adds	r3, #13
 8003600:	b29b      	uxth	r3, r3
 8003602:	461a      	mov	r2, r3
 8003604:	4940      	ldr	r1, [pc, #256]	@ (8003708 <GatewayThreadStart+0x1b98>)
 8003606:	2000      	movs	r0, #0
 8003608:	f01b ff3e 	bl	801f488 <WriteTXBuffer>
      radioBusy = 1;
 800360c:	4b40      	ldr	r3, [pc, #256]	@ (8003710 <GatewayThreadStart+0x1ba0>)
 800360e:	2201      	movs	r2, #1
 8003610:	601a      	str	r2, [r3, #0]
      xTaskNotifyStateClear(gatewayThreadHandler);
 8003612:	4b40      	ldr	r3, [pc, #256]	@ (8003714 <GatewayThreadStart+0x1ba4>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2100      	movs	r1, #0
 8003618:	4618      	mov	r0, r3
 800361a:	f01e fddd 	bl	80221d8 <xTaskGenericNotifyStateClear>
      ClearIrqStatus(IRQ_RADIO_ALL); // clear the interrupt
 800361e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003622:	f01b fe9d 	bl	801f360 <ClearIrqStatus>
#if PRINTF_APP_GATEWAY
        waitToPrint();
 8003626:	f007 ff0f 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_gateway] Ready to transmit.\r\n", (unsigned int) xTaskGetTickCount());
 800362a:	f01d fd1f 	bl	802106c <xTaskGetTickCount>
 800362e:	4602      	mov	r2, r0
 8003630:	460b      	mov	r3, r1
 8003632:	4613      	mov	r3, r2
 8003634:	4a38      	ldr	r2, [pc, #224]	@ (8003718 <GatewayThreadStart+0x1ba8>)
 8003636:	21c8      	movs	r1, #200	@ 0xc8
 8003638:	482c      	ldr	r0, [pc, #176]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 800363a:	f007 fdff 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 800363e:	482b      	ldr	r0, [pc, #172]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 8003640:	f7fc fdae 	bl	80001a0 <strlen>
 8003644:	4603      	mov	r3, r0
 8003646:	b2db      	uxtb	r3, r3
 8003648:	4619      	mov	r1, r3
 800364a:	4828      	ldr	r0, [pc, #160]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 800364c:	f007 ff0e 	bl	800b46c <huart2print>
#endif

      SetTx();                       // transmit message to gateway
 8003650:	f01b fe50 	bl	801f2f4 <SetTx>

      notificationValue = 0;
 8003654:	2300      	movs	r3, #0
 8003656:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      if (xTaskNotifyWait(0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(2000)))
 800365a:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 800365e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003662:	f04f 0300 	mov.w	r3, #0
 8003666:	e9cd 2300 	strd	r2, r3, [sp]
 800366a:	460b      	mov	r3, r1
 800366c:	f04f 32ff 	mov.w	r2, #4294967295
 8003670:	2100      	movs	r1, #0
 8003672:	2000      	movs	r0, #0
 8003674:	f01e fafa 	bl	8021c6c <xTaskGenericNotifyWait>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	f000 80de 	beq.w	800383c <GatewayThreadStart+0x1ccc>
      {// No time-out
        if ((notificationValue & NOTIFICATION_FROM_DIO1) == NOTIFICATION_FROM_DIO1)
 8003680:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003684:	f003 0310 	and.w	r3, r3, #16
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 80a3 	beq.w	80037d4 <GatewayThreadStart+0x1c64>
        { // Interrupt from DIOx_Pin (see main HAL_GPIO_EXTI_Callback())
          ClearIrqStatus(IRQ_RADIO_ALL); // clear the interrupt
 800368e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003692:	f01b fe65 	bl	801f360 <ClearIrqStatus>
          HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8003696:	2200      	movs	r2, #0
 8003698:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800369c:	481f      	ldr	r0, [pc, #124]	@ (800371c <GatewayThreadStart+0x1bac>)
 800369e:	f016 fd87 	bl	801a1b0 <HAL_GPIO_WritePin>
          vTaskDelay(50U);
 80036a2:	f04f 0032 	mov.w	r0, #50	@ 0x32
 80036a6:	f04f 0100 	mov.w	r1, #0
 80036aa:	f01d fa8f 	bl	8020bcc <vTaskDelay>
          HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 80036ae:	2201      	movs	r2, #1
 80036b0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80036b4:	4819      	ldr	r0, [pc, #100]	@ (800371c <GatewayThreadStart+0x1bac>)
 80036b6:	f016 fd7b 	bl	801a1b0 <HAL_GPIO_WritePin>
#if PRINTF_APP_GATEWAY
          waitToPrint();
 80036ba:	f007 fec5 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] [SendLoRaWANpacket] SetTX done for channel %d. Lora packet payload: ",(unsigned int) xTaskGetTickCount(), bleChannelNr);
 80036be:	f01d fcd5 	bl	802106c <xTaskGetTickCount>
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	4613      	mov	r3, r2
 80036ce:	4a14      	ldr	r2, [pc, #80]	@ (8003720 <GatewayThreadStart+0x1bb0>)
 80036d0:	21c8      	movs	r1, #200	@ 0xc8
 80036d2:	4806      	ldr	r0, [pc, #24]	@ (80036ec <GatewayThreadStart+0x1b7c>)
 80036d4:	f007 fdb2 	bl	800b23c <npf_snprintf>
          for (unsigned int i = 0; i < 13 + payloadLength; i++)
 80036d8:	2300      	movs	r3, #0
 80036da:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80036de:	e034      	b.n	800374a <GatewayThreadStart+0x1bda>
 80036e0:	2000034c 	.word	0x2000034c
 80036e4:	08025cd8 	.word	0x08025cd8
 80036e8:	200012a0 	.word	0x200012a0
 80036ec:	200011d8 	.word	0x200011d8
 80036f0:	2000036c 	.word	0x2000036c
 80036f4:	08025ce0 	.word	0x08025ce0
 80036f8:	08026044 	.word	0x08026044
 80036fc:	20000394 	.word	0x20000394
 8003700:	20000370 	.word	0x20000370
 8003704:	08026048 	.word	0x08026048
 8003708:	200002f0 	.word	0x200002f0
 800370c:	20000390 	.word	0x20000390
 8003710:	200013d0 	.word	0x200013d0
 8003714:	2000045c 	.word	0x2000045c
 8003718:	08026084 	.word	0x08026084
 800371c:	42020400 	.word	0x42020400
 8003720:	080260ac 	.word	0x080260ac
          {
            npf_snprintf(byteString, 3, "%02X", txBuf[i]);
 8003724:	4a38      	ldr	r2, [pc, #224]	@ (8003808 <GatewayThreadStart+0x1c98>)
 8003726:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800372a:	4413      	add	r3, r2
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	4a37      	ldr	r2, [pc, #220]	@ (800380c <GatewayThreadStart+0x1c9c>)
 8003730:	2103      	movs	r1, #3
 8003732:	4837      	ldr	r0, [pc, #220]	@ (8003810 <GatewayThreadStart+0x1ca0>)
 8003734:	f007 fd82 	bl	800b23c <npf_snprintf>
            strcat(uart_buf, byteString);
 8003738:	4935      	ldr	r1, [pc, #212]	@ (8003810 <GatewayThreadStart+0x1ca0>)
 800373a:	4836      	ldr	r0, [pc, #216]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 800373c:	f020 f9c6 	bl	8023acc <strcat>
          for (unsigned int i = 0; i < 13 + payloadLength; i++)
 8003740:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003744:	3301      	adds	r3, #1
 8003746:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800374a:	4b33      	ldr	r3, [pc, #204]	@ (8003818 <GatewayThreadStart+0x1ca8>)
 800374c:	881b      	ldrh	r3, [r3, #0]
 800374e:	330d      	adds	r3, #13
 8003750:	461a      	mov	r2, r3
 8003752:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003756:	4293      	cmp	r3, r2
 8003758:	d3e4      	bcc.n	8003724 <GatewayThreadStart+0x1bb4>
          }
          strcat(uart_buf, ". \n");
 800375a:	482e      	ldr	r0, [pc, #184]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 800375c:	f7fc fd20 	bl	80001a0 <strlen>
 8003760:	4603      	mov	r3, r0
 8003762:	461a      	mov	r2, r3
 8003764:	4b2b      	ldr	r3, [pc, #172]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 8003766:	4413      	add	r3, r2
 8003768:	4a2c      	ldr	r2, [pc, #176]	@ (800381c <GatewayThreadStart+0x1cac>)
 800376a:	6810      	ldr	r0, [r2, #0]
 800376c:	6018      	str	r0, [r3, #0]
          huart2print(uart_buf, strlen(uart_buf));
 800376e:	4829      	ldr	r0, [pc, #164]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 8003770:	f7fc fd16 	bl	80001a0 <strlen>
 8003774:	4603      	mov	r3, r0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	4619      	mov	r1, r3
 800377a:	4826      	ldr	r0, [pc, #152]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 800377c:	f007 fe76 	bl	800b46c <huart2print>
#endif
#if PRINTF_APP_GATEWAY
		  waitToPrint();
 8003780:	f007 fe62 	bl	800b448 <waitToPrint>
		  npf_snprintf(uart_buf, 200, "%u [gateway] Super capacitor voltage level after transmit = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
			(unsigned int) xTaskGetTickCount(), (unsigned int) supercapVoltageLevel, (unsigned int) batteryVoltageLevel,
 8003784:	f01d fc72 	bl	802106c <xTaskGetTickCount>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
		  npf_snprintf(uart_buf, 200, "%u [gateway] Super capacitor voltage level after transmit = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
 800378c:	4694      	mov	ip, r2
 800378e:	4b24      	ldr	r3, [pc, #144]	@ (8003820 <GatewayThreadStart+0x1cb0>)
 8003790:	881b      	ldrh	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	4b23      	ldr	r3, [pc, #140]	@ (8003824 <GatewayThreadStart+0x1cb4>)
 8003796:	881b      	ldrh	r3, [r3, #0]
 8003798:	4619      	mov	r1, r3
 800379a:	4b23      	ldr	r3, [pc, #140]	@ (8003828 <GatewayThreadStart+0x1cb8>)
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	4618      	mov	r0, r3
 80037a0:	4b22      	ldr	r3, [pc, #136]	@ (800382c <GatewayThreadStart+0x1cbc>)
 80037a2:	881b      	ldrh	r3, [r3, #0]
 80037a4:	461e      	mov	r6, r3
 80037a6:	4b22      	ldr	r3, [pc, #136]	@ (8003830 <GatewayThreadStart+0x1cc0>)
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	9304      	str	r3, [sp, #16]
 80037ac:	9603      	str	r6, [sp, #12]
 80037ae:	9002      	str	r0, [sp, #8]
 80037b0:	9101      	str	r1, [sp, #4]
 80037b2:	9200      	str	r2, [sp, #0]
 80037b4:	4663      	mov	r3, ip
 80037b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003834 <GatewayThreadStart+0x1cc4>)
 80037b8:	21c8      	movs	r1, #200	@ 0xc8
 80037ba:	4816      	ldr	r0, [pc, #88]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 80037bc:	f007 fd3e 	bl	800b23c <npf_snprintf>
			(unsigned int) batteryInVoltageLevel, (unsigned int) vCoreVoltageLevel, (unsigned int) vCoreTemperature);
		  huart2print(uart_buf, strlen(uart_buf));
 80037c0:	4814      	ldr	r0, [pc, #80]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 80037c2:	f7fc fced 	bl	80001a0 <strlen>
 80037c6:	4603      	mov	r3, r0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	4619      	mov	r1, r3
 80037cc:	4811      	ldr	r0, [pc, #68]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 80037ce:	f007 fe4d 	bl	800b46c <huart2print>
 80037d2:	e048      	b.n	8003866 <GatewayThreadStart+0x1cf6>
#endif
        }
        else
        {
#if PRINTF_APP_GATEWAY
        waitToPrint();
 80037d4:	f007 fe38 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_gateway] Wrong notification value received during transmit: %02X.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue);
 80037d8:	f01d fc48 	bl	802106c <xTaskGetTickCount>
 80037dc:	4602      	mov	r2, r0
 80037de:	460b      	mov	r3, r1
 80037e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	4613      	mov	r3, r2
 80037e8:	4a13      	ldr	r2, [pc, #76]	@ (8003838 <GatewayThreadStart+0x1cc8>)
 80037ea:	21c8      	movs	r1, #200	@ 0xc8
 80037ec:	4809      	ldr	r0, [pc, #36]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 80037ee:	f007 fd25 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80037f2:	4808      	ldr	r0, [pc, #32]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 80037f4:	f7fc fcd4 	bl	80001a0 <strlen>
 80037f8:	4603      	mov	r3, r0
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	4619      	mov	r1, r3
 80037fe:	4805      	ldr	r0, [pc, #20]	@ (8003814 <GatewayThreadStart+0x1ca4>)
 8003800:	f007 fe34 	bl	800b46c <huart2print>
 8003804:	e02f      	b.n	8003866 <GatewayThreadStart+0x1cf6>
 8003806:	bf00      	nop
 8003808:	200002f0 	.word	0x200002f0
 800380c:	08025cd8 	.word	0x08025cd8
 8003810:	200012a0 	.word	0x200012a0
 8003814:	200011d8 	.word	0x200011d8
 8003818:	2000036c 	.word	0x2000036c
 800381c:	08025ce0 	.word	0x08025ce0
 8003820:	200013ba 	.word	0x200013ba
 8003824:	200013b6 	.word	0x200013b6
 8003828:	200013b8 	.word	0x200013b8
 800382c:	200013bc 	.word	0x200013bc
 8003830:	200013be 	.word	0x200013be
 8003834:	08026104 	.word	0x08026104
 8003838:	08026184 	.word	0x08026184
        }
      }
      else
      {// time-out
#if PRINTF_APP_GATEWAY
        waitToPrint();
 800383c:	f007 fe04 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_gateway] DIOx pin time-out occurred...(>2s).\r\n",(unsigned int) xTaskGetTickCount());
 8003840:	f01d fc14 	bl	802106c <xTaskGetTickCount>
 8003844:	4602      	mov	r2, r0
 8003846:	460b      	mov	r3, r1
 8003848:	4613      	mov	r3, r2
 800384a:	4a8f      	ldr	r2, [pc, #572]	@ (8003a88 <GatewayThreadStart+0x1f18>)
 800384c:	21c8      	movs	r1, #200	@ 0xc8
 800384e:	488f      	ldr	r0, [pc, #572]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003850:	f007 fcf4 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8003854:	488d      	ldr	r0, [pc, #564]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003856:	f7fc fca3 	bl	80001a0 <strlen>
 800385a:	4603      	mov	r3, r0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	4619      	mov	r1, r3
 8003860:	488a      	ldr	r0, [pc, #552]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003862:	f007 fe03 	bl	800b46c <huart2print>
#endif
      }

#if PRINTF_APP_GATEWAY
      waitToPrint();
 8003866:	f007 fdef 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Just after notification.\r\n", (unsigned int) xTaskGetTickCount());
 800386a:	f01d fbff 	bl	802106c <xTaskGetTickCount>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	4613      	mov	r3, r2
 8003874:	4a86      	ldr	r2, [pc, #536]	@ (8003a90 <GatewayThreadStart+0x1f20>)
 8003876:	21c8      	movs	r1, #200	@ 0xc8
 8003878:	4884      	ldr	r0, [pc, #528]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 800387a:	f007 fcdf 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800387e:	4883      	ldr	r0, [pc, #524]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003880:	f7fc fc8e 	bl	80001a0 <strlen>
 8003884:	4603      	mov	r3, r0
 8003886:	b2db      	uxtb	r3, r3
 8003888:	4619      	mov	r1, r3
 800388a:	4880      	ldr	r0, [pc, #512]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 800388c:	f007 fdee 	bl	800b46c <huart2print>
#endif

      radioBusy = 0;
 8003890:	4b80      	ldr	r3, [pc, #512]	@ (8003a94 <GatewayThreadStart+0x1f24>)
 8003892:	2200      	movs	r2, #0
 8003894:	601a      	str	r2, [r3, #0]
      bleChannelNr = 2;
 8003896:	2302      	movs	r3, #2
 8003898:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120

      // Listen after sending the broadcasted pairing message to see if someone wants to pair.
      SetTypicalRegisterSettings(LORA, 15, spreadingFactor, bandwidth, codingRate, bleChannelNr);
 800389c:	f897 1122 	ldrb.w	r1, [r7, #290]	@ 0x122
 80038a0:	f897 2123 	ldrb.w	r2, [r7, #291]	@ 0x123
 80038a4:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 80038a8:	9301      	str	r3, [sp, #4]
 80038aa:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	460b      	mov	r3, r1
 80038b2:	210f      	movs	r1, #15
 80038b4:	2001      	movs	r0, #1
 80038b6:	f01b fb23 	bl	801ef00 <SetTypicalRegisterSettings>
#if PRINTF_APP_GATEWAY
      waitToPrint();
 80038ba:	f007 fdc5 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Typical radio settings done.\r\n", (unsigned int) xTaskGetTickCount());
 80038be:	f01d fbd5 	bl	802106c <xTaskGetTickCount>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4613      	mov	r3, r2
 80038c8:	4a73      	ldr	r2, [pc, #460]	@ (8003a98 <GatewayThreadStart+0x1f28>)
 80038ca:	21c8      	movs	r1, #200	@ 0xc8
 80038cc:	486f      	ldr	r0, [pc, #444]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 80038ce:	f007 fcb5 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80038d2:	486e      	ldr	r0, [pc, #440]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 80038d4:	f7fc fc64 	bl	80001a0 <strlen>
 80038d8:	4603      	mov	r3, r0
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	4619      	mov	r1, r3
 80038de:	486b      	ldr	r0, [pc, #428]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 80038e0:	f007 fdc4 	bl	800b46c <huart2print>
#endif

      txBuf[0] = 0x08;
 80038e4:	4b6d      	ldr	r3, [pc, #436]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 80038e6:	2208      	movs	r2, #8
 80038e8:	701a      	strb	r2, [r3, #0]
      txBuf[1] = LORA_PACKET_EXPLICIT; // HeaderType explicit
 80038ea:	4b6c      	ldr	r3, [pc, #432]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	705a      	strb	r2, [r3, #1]
      txBuf[2] = payloadLength;        // PayloadLength
 80038f0:	4b6b      	ldr	r3, [pc, #428]	@ (8003aa0 <GatewayThreadStart+0x1f30>)
 80038f2:	881b      	ldrh	r3, [r3, #0]
 80038f4:	b2da      	uxtb	r2, r3
 80038f6:	4b69      	ldr	r3, [pc, #420]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 80038f8:	709a      	strb	r2, [r3, #2]
      txBuf[3] = LORA_CRC_ON;          // CRC enabled
 80038fa:	4b68      	ldr	r3, [pc, #416]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 80038fc:	2220      	movs	r2, #32
 80038fe:	70da      	strb	r2, [r3, #3]
      txBuf[4] = LORA_IQ_INVERTED;     // InvertIQ/chirp invert //was normal //important difference with TX
 8003900:	4b66      	ldr	r3, [pc, #408]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 8003902:	2200      	movs	r2, #0
 8003904:	711a      	strb	r2, [r3, #4]
      txBuf[5] = 0x00;                 // not used
 8003906:	4b65      	ldr	r3, [pc, #404]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 8003908:	2200      	movs	r2, #0
 800390a:	715a      	strb	r2, [r3, #5]
      txBuf[6] = 0x00;                 // not used
 800390c:	4b63      	ldr	r3, [pc, #396]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 800390e:	2200      	movs	r2, #0
 8003910:	719a      	strb	r2, [r3, #6]
      SX1280HalWriteCommand( RADIO_SET_PACKETPARAMS, txBuf, 7 );
 8003912:	2207      	movs	r2, #7
 8003914:	4961      	ldr	r1, [pc, #388]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 8003916:	208c      	movs	r0, #140	@ 0x8c
 8003918:	f01b fd3a 	bl	801f390 <SX1280HalWriteCommand>
#if PRINTF_APP_GATEWAY
      waitToPrint();
 800391c:	f007 fd94 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Packet settings done.\r\n", (unsigned int) xTaskGetTickCount());
 8003920:	f01d fba4 	bl	802106c <xTaskGetTickCount>
 8003924:	4602      	mov	r2, r0
 8003926:	460b      	mov	r3, r1
 8003928:	4613      	mov	r3, r2
 800392a:	4a5e      	ldr	r2, [pc, #376]	@ (8003aa4 <GatewayThreadStart+0x1f34>)
 800392c:	21c8      	movs	r1, #200	@ 0xc8
 800392e:	4857      	ldr	r0, [pc, #348]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003930:	f007 fc84 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8003934:	4855      	ldr	r0, [pc, #340]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003936:	f7fc fc33 	bl	80001a0 <strlen>
 800393a:	4603      	mov	r3, r0
 800393c:	b2db      	uxtb	r3, r3
 800393e:	4619      	mov	r1, r3
 8003940:	4852      	ldr	r0, [pc, #328]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003942:	f007 fd93 	bl	800b46c <huart2print>
#endif
      // Set DIO interrupt request parameters
      txBuf[0] = 0x40;  //irqMask  15:8  enable RxTxTimeout
 8003946:	4b55      	ldr	r3, [pc, #340]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 8003948:	2240      	movs	r2, #64	@ 0x40
 800394a:	701a      	strb	r2, [r3, #0]
      txBuf[1] = 0x02;  //irqMask   7:0  enable RxDone interrupt
 800394c:	4b53      	ldr	r3, [pc, #332]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 800394e:	2202      	movs	r2, #2
 8003950:	705a      	strb	r2, [r3, #1]
      txBuf[2] = 0x40;  //dio1Mask 15:8  map RxTxTimeout to DIO1
 8003952:	4b52      	ldr	r3, [pc, #328]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 8003954:	2240      	movs	r2, #64	@ 0x40
 8003956:	709a      	strb	r2, [r3, #2]
      txBuf[3] = 0x02;  //dio1Mask  7:0  map RXDone to DIO1
 8003958:	4b50      	ldr	r3, [pc, #320]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 800395a:	2202      	movs	r2, #2
 800395c:	70da      	strb	r2, [r3, #3]
      txBuf[4] = 0x00;  //dio2Mask 15:8
 800395e:	4b4f      	ldr	r3, [pc, #316]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 8003960:	2200      	movs	r2, #0
 8003962:	711a      	strb	r2, [r3, #4]
      txBuf[5] = 0x00;  //dio2Mask  7:0
 8003964:	4b4d      	ldr	r3, [pc, #308]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 8003966:	2200      	movs	r2, #0
 8003968:	715a      	strb	r2, [r3, #5]
      txBuf[6] = 0x00;  //dio3Mask 15:8
 800396a:	4b4c      	ldr	r3, [pc, #304]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 800396c:	2200      	movs	r2, #0
 800396e:	719a      	strb	r2, [r3, #6]
      txBuf[7] = 0x00;  //dio3Mask  7:0
 8003970:	4b4a      	ldr	r3, [pc, #296]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 8003972:	2200      	movs	r2, #0
 8003974:	71da      	strb	r2, [r3, #7]
      SX1280HalWriteCommand( RADIO_SET_DIOIRQPARAMS, txBuf, 8 ); //0x8D
 8003976:	2208      	movs	r2, #8
 8003978:	4948      	ldr	r1, [pc, #288]	@ (8003a9c <GatewayThreadStart+0x1f2c>)
 800397a:	208d      	movs	r0, #141	@ 0x8d
 800397c:	f01b fd08 	bl	801f390 <SX1280HalWriteCommand>
#if PRINTF_APP_GATEWAY
      waitToPrint();
 8003980:	f007 fd62 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] DIO settings done.\r\n", (unsigned int) xTaskGetTickCount());
 8003984:	f01d fb72 	bl	802106c <xTaskGetTickCount>
 8003988:	4602      	mov	r2, r0
 800398a:	460b      	mov	r3, r1
 800398c:	4613      	mov	r3, r2
 800398e:	4a46      	ldr	r2, [pc, #280]	@ (8003aa8 <GatewayThreadStart+0x1f38>)
 8003990:	21c8      	movs	r1, #200	@ 0xc8
 8003992:	483e      	ldr	r0, [pc, #248]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003994:	f007 fc52 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8003998:	483c      	ldr	r0, [pc, #240]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 800399a:	f7fc fc01 	bl	80001a0 <strlen>
 800399e:	4603      	mov	r3, r0
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	4619      	mov	r1, r3
 80039a4:	4839      	ldr	r0, [pc, #228]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 80039a6:	f007 fd61 	bl	800b46c <huart2print>
#endif
      ClearIrqStatus(IRQ_RADIO_ALL); //clear the interrupt
 80039aa:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80039ae:	f01b fcd7 	bl	801f360 <ClearIrqStatus>

#if PRINTF_APP_GATEWAY
      waitToPrint();
 80039b2:	f007 fd49 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_gateway] Listening for down link message of server.\r\n",(unsigned int) xTaskGetTickCount());
 80039b6:	f01d fb59 	bl	802106c <xTaskGetTickCount>
 80039ba:	4602      	mov	r2, r0
 80039bc:	460b      	mov	r3, r1
 80039be:	4613      	mov	r3, r2
 80039c0:	4a3a      	ldr	r2, [pc, #232]	@ (8003aac <GatewayThreadStart+0x1f3c>)
 80039c2:	21c8      	movs	r1, #200	@ 0xc8
 80039c4:	4831      	ldr	r0, [pc, #196]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 80039c6:	f007 fc39 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80039ca:	4830      	ldr	r0, [pc, #192]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 80039cc:	f7fc fbe8 	bl	80001a0 <strlen>
 80039d0:	4603      	mov	r3, r0
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	4619      	mov	r1, r3
 80039d6:	482d      	ldr	r0, [pc, #180]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 80039d8:	f007 fd48 	bl	800b46c <huart2print>
#endif
      notificationValue = 0;
 80039dc:	2300      	movs	r3, #0
 80039de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      radioBusy = 1;
 80039e2:	4b2c      	ldr	r3, [pc, #176]	@ (8003a94 <GatewayThreadStart+0x1f24>)
 80039e4:	2201      	movs	r2, #1
 80039e6:	601a      	str	r2, [r3, #0]
      xTaskNotifyStateClear(gatewayThreadHandler);
 80039e8:	4b31      	ldr	r3, [pc, #196]	@ (8003ab0 <GatewayThreadStart+0x1f40>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2100      	movs	r1, #0
 80039ee:	4618      	mov	r0, r3
 80039f0:	f01e fbf2 	bl	80221d8 <xTaskGenericNotifyStateClear>

      SetRx(); // End device listening for downlink of server
 80039f4:	f01b fc52 	bl	801f29c <SetRx>
//        npf_snprintf(uart_buf, 200, "%u [app_network_connect] Rx done.\r\n",(unsigned int) xTaskGetTickCount());
//        huart2print(uart_buf, strlen(uart_buf));
//#endif
//

      if (xTaskNotifyWait(0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(2000)))  // Listen maximum 2s.
 80039f8:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 80039fc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003a00:	f04f 0300 	mov.w	r3, #0
 8003a04:	e9cd 2300 	strd	r2, r3, [sp]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a0e:	2100      	movs	r1, #0
 8003a10:	2000      	movs	r0, #0
 8003a12:	f01e f92b 	bl	8021c6c <xTaskGenericNotifyWait>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 858b 	beq.w	8004534 <GatewayThreadStart+0x29c4>
      {// Received message with no time-out, DIOx received
        if ((notificationValue & NOTIFICATION_FROM_DIO1) == NOTIFICATION_FROM_DIO1)
 8003a1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 8537 	beq.w	800449a <GatewayThreadStart+0x292a>
        { // Interrupt from DIOx_Pin (see main HAL_GPIO_EXTI_Callback())
          ClearIrqStatus(IRQ_RADIO_ALL);//clear the interrupt
 8003a2c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003a30:	f01b fc96 	bl	801f360 <ClearIrqStatus>
#if PRINTF_APP_GATEWAY
          waitToPrint();
 8003a34:	f007 fd08 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] Notification from DIO1 received - RxDone.\r\n",(unsigned int) xTaskGetTickCount());
 8003a38:	f01d fb18 	bl	802106c <xTaskGetTickCount>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4613      	mov	r3, r2
 8003a42:	4a1c      	ldr	r2, [pc, #112]	@ (8003ab4 <GatewayThreadStart+0x1f44>)
 8003a44:	21c8      	movs	r1, #200	@ 0xc8
 8003a46:	4811      	ldr	r0, [pc, #68]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003a48:	f007 fbf8 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003a4c:	480f      	ldr	r0, [pc, #60]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003a4e:	f7fc fba7 	bl	80001a0 <strlen>
 8003a52:	4603      	mov	r3, r0
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	4619      	mov	r1, r3
 8003a58:	480c      	ldr	r0, [pc, #48]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003a5a:	f007 fd07 	bl	800b46c <huart2print>
#endif

//
           ReadRXBuffer(0, rxBuf, 15);
 8003a5e:	220f      	movs	r2, #15
 8003a60:	4915      	ldr	r1, [pc, #84]	@ (8003ab8 <GatewayThreadStart+0x1f48>)
 8003a62:	2000      	movs	r0, #0
 8003a64:	f01b fd4a 	bl	801f4fc <ReadRXBuffer>

         //uint8_t rxBuf[] = {0x60, 0x80, 0x1B, 0x0B, 0x26, 0x23, 0xE6, 0x00, 0x08, 0x05, 0x06, 0xB4, 0x2D, 0xCC, 0xCA};

#if PRINTF_APP_GATEWAY
          waitToPrint();
 8003a68:	f007 fcee 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] Payload received: ",(unsigned int) xTaskGetTickCount());
 8003a6c:	f01d fafe 	bl	802106c <xTaskGetTickCount>
 8003a70:	4602      	mov	r2, r0
 8003a72:	460b      	mov	r3, r1
 8003a74:	4613      	mov	r3, r2
 8003a76:	4a11      	ldr	r2, [pc, #68]	@ (8003abc <GatewayThreadStart+0x1f4c>)
 8003a78:	21c8      	movs	r1, #200	@ 0xc8
 8003a7a:	4804      	ldr	r0, [pc, #16]	@ (8003a8c <GatewayThreadStart+0x1f1c>)
 8003a7c:	f007 fbde 	bl	800b23c <npf_snprintf>
          for (unsigned int i = 0; i < 15; i++)
 8003a80:	2300      	movs	r3, #0
 8003a82:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8003a86:	e02e      	b.n	8003ae6 <GatewayThreadStart+0x1f76>
 8003a88:	080261d0 	.word	0x080261d0
 8003a8c:	200011d8 	.word	0x200011d8
 8003a90:	08026208 	.word	0x08026208
 8003a94:	200013d0 	.word	0x200013d0
 8003a98:	08026234 	.word	0x08026234
 8003a9c:	200002f0 	.word	0x200002f0
 8003aa0:	2000036c 	.word	0x2000036c
 8003aa4:	08026264 	.word	0x08026264
 8003aa8:	08026290 	.word	0x08026290
 8003aac:	080262b8 	.word	0x080262b8
 8003ab0:	2000045c 	.word	0x2000045c
 8003ab4:	080262f8 	.word	0x080262f8
 8003ab8:	20000318 	.word	0x20000318
 8003abc:	08026338 	.word	0x08026338
          {
            npf_snprintf(byteString, 3, "%02X", rxBuf[i]);
 8003ac0:	4a99      	ldr	r2, [pc, #612]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003ac2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003ac6:	4413      	add	r3, r2
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	4a98      	ldr	r2, [pc, #608]	@ (8003d2c <GatewayThreadStart+0x21bc>)
 8003acc:	2103      	movs	r1, #3
 8003ace:	4898      	ldr	r0, [pc, #608]	@ (8003d30 <GatewayThreadStart+0x21c0>)
 8003ad0:	f007 fbb4 	bl	800b23c <npf_snprintf>
            strcat(uart_buf, byteString);
 8003ad4:	4996      	ldr	r1, [pc, #600]	@ (8003d30 <GatewayThreadStart+0x21c0>)
 8003ad6:	4897      	ldr	r0, [pc, #604]	@ (8003d34 <GatewayThreadStart+0x21c4>)
 8003ad8:	f01f fff8 	bl	8023acc <strcat>
          for (unsigned int i = 0; i < 15; i++)
 8003adc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8003ae6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003aea:	2b0e      	cmp	r3, #14
 8003aec:	d9e8      	bls.n	8003ac0 <GatewayThreadStart+0x1f50>
          }
          strcat(uart_buf, ".\n");
 8003aee:	4891      	ldr	r0, [pc, #580]	@ (8003d34 <GatewayThreadStart+0x21c4>)
 8003af0:	f7fc fb56 	bl	80001a0 <strlen>
 8003af4:	4603      	mov	r3, r0
 8003af6:	461a      	mov	r2, r3
 8003af8:	4b8e      	ldr	r3, [pc, #568]	@ (8003d34 <GatewayThreadStart+0x21c4>)
 8003afa:	4413      	add	r3, r2
 8003afc:	4a8e      	ldr	r2, [pc, #568]	@ (8003d38 <GatewayThreadStart+0x21c8>)
 8003afe:	8811      	ldrh	r1, [r2, #0]
 8003b00:	7892      	ldrb	r2, [r2, #2]
 8003b02:	8019      	strh	r1, [r3, #0]
 8003b04:	709a      	strb	r2, [r3, #2]
          huart2print(uart_buf, strlen(uart_buf));
 8003b06:	488b      	ldr	r0, [pc, #556]	@ (8003d34 <GatewayThreadStart+0x21c4>)
 8003b08:	f7fc fb4a 	bl	80001a0 <strlen>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	4619      	mov	r1, r3
 8003b12:	4888      	ldr	r0, [pc, #544]	@ (8003d34 <GatewayThreadStart+0x21c4>)
 8003b14:	f007 fcaa 	bl	800b46c <huart2print>
#endif
          rxLength = 15;
 8003b18:	4b88      	ldr	r3, [pc, #544]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003b1a:	220f      	movs	r2, #15
 8003b1c:	701a      	strb	r2, [r3, #0]

          rxMacHeader = rxBuf[0];
 8003b1e:	4b82      	ldr	r3, [pc, #520]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003b20:	781a      	ldrb	r2, [r3, #0]
 8003b22:	4b87      	ldr	r3, [pc, #540]	@ (8003d40 <GatewayThreadStart+0x21d0>)
 8003b24:	701a      	strb	r2, [r3, #0]

          rxDevAddr[0] = rxBuf[4];
 8003b26:	4b80      	ldr	r3, [pc, #512]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003b28:	791a      	ldrb	r2, [r3, #4]
 8003b2a:	4b86      	ldr	r3, [pc, #536]	@ (8003d44 <GatewayThreadStart+0x21d4>)
 8003b2c:	701a      	strb	r2, [r3, #0]
          rxDevAddr[1] = rxBuf[3];
 8003b2e:	4b7e      	ldr	r3, [pc, #504]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003b30:	78da      	ldrb	r2, [r3, #3]
 8003b32:	4b84      	ldr	r3, [pc, #528]	@ (8003d44 <GatewayThreadStart+0x21d4>)
 8003b34:	705a      	strb	r2, [r3, #1]
          rxDevAddr[2] = rxBuf[2];
 8003b36:	4b7c      	ldr	r3, [pc, #496]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003b38:	789a      	ldrb	r2, [r3, #2]
 8003b3a:	4b82      	ldr	r3, [pc, #520]	@ (8003d44 <GatewayThreadStart+0x21d4>)
 8003b3c:	709a      	strb	r2, [r3, #2]
          rxDevAddr[3] = rxBuf[1];
 8003b3e:	4b7a      	ldr	r3, [pc, #488]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003b40:	785a      	ldrb	r2, [r3, #1]
 8003b42:	4b80      	ldr	r3, [pc, #512]	@ (8003d44 <GatewayThreadStart+0x21d4>)
 8003b44:	70da      	strb	r2, [r3, #3]

          rxFCtrl = rxBuf[5];
 8003b46:	4b78      	ldr	r3, [pc, #480]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003b48:	795a      	ldrb	r2, [r3, #5]
 8003b4a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d48 <GatewayThreadStart+0x21d8>)
 8003b4c:	701a      	strb	r2, [r3, #0]
          rxADR = (uint8_t) (rxFCtrl & 0b10000000) >> 7;
 8003b4e:	4b7e      	ldr	r3, [pc, #504]	@ (8003d48 <GatewayThreadStart+0x21d8>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	09db      	lsrs	r3, r3, #7
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	4b7d      	ldr	r3, [pc, #500]	@ (8003d4c <GatewayThreadStart+0x21dc>)
 8003b58:	701a      	strb	r2, [r3, #0]
          rxADRACKReq = (rxFCtrl & 0b01000000) >> 6;
 8003b5a:	4b7b      	ldr	r3, [pc, #492]	@ (8003d48 <GatewayThreadStart+0x21d8>)
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	119b      	asrs	r3, r3, #6
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	4b79      	ldr	r3, [pc, #484]	@ (8003d50 <GatewayThreadStart+0x21e0>)
 8003b6a:	701a      	strb	r2, [r3, #0]
          rxACK = (rxFCtrl & 0b00100000) >> 5;
 8003b6c:	4b76      	ldr	r3, [pc, #472]	@ (8003d48 <GatewayThreadStart+0x21d8>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	115b      	asrs	r3, r3, #5
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	4b76      	ldr	r3, [pc, #472]	@ (8003d54 <GatewayThreadStart+0x21e4>)
 8003b7c:	701a      	strb	r2, [r3, #0]
          rxClassB = (rxFCtrl & 0b00010000) >> 4;
 8003b7e:	4b72      	ldr	r3, [pc, #456]	@ (8003d48 <GatewayThreadStart+0x21d8>)
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	111b      	asrs	r3, r3, #4
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	4b72      	ldr	r3, [pc, #456]	@ (8003d58 <GatewayThreadStart+0x21e8>)
 8003b8e:	701a      	strb	r2, [r3, #0]
          rxFOptsLen = rxFCtrl & 0x0F;
 8003b90:	4b6d      	ldr	r3, [pc, #436]	@ (8003d48 <GatewayThreadStart+0x21d8>)
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	f003 030f 	and.w	r3, r3, #15
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	4b70      	ldr	r3, [pc, #448]	@ (8003d5c <GatewayThreadStart+0x21ec>)
 8003b9c:	701a      	strb	r2, [r3, #0]

          if (rxFOptsLen == 0) //only data
 8003b9e:	4b6f      	ldr	r3, [pc, #444]	@ (8003d5c <GatewayThreadStart+0x21ec>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d174      	bne.n	8003c90 <GatewayThreadStart+0x2120>
          {
            LR1_countDown |= rxBuf[6];
 8003ba6:	4b60      	ldr	r3, [pc, #384]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003ba8:	799b      	ldrb	r3, [r3, #6]
 8003baa:	461a      	mov	r2, r3
 8003bac:	4b6c      	ldr	r3, [pc, #432]	@ (8003d60 <GatewayThreadStart+0x21f0>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	4a6b      	ldr	r2, [pc, #428]	@ (8003d60 <GatewayThreadStart+0x21f0>)
 8003bb4:	6013      	str	r3, [r2, #0]
            LR1_countDown |= (rxBuf[7] << 8);
 8003bb6:	4b5c      	ldr	r3, [pc, #368]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003bb8:	79db      	ldrb	r3, [r3, #7]
 8003bba:	021a      	lsls	r2, r3, #8
 8003bbc:	4b68      	ldr	r3, [pc, #416]	@ (8003d60 <GatewayThreadStart+0x21f0>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	4a67      	ldr	r2, [pc, #412]	@ (8003d60 <GatewayThreadStart+0x21f0>)
 8003bc4:	6013      	str	r3, [r2, #0]

        	//uint8_t rxFOpts[15]; //to do: check if correct!!

            for (int i = 0; i < 15; i++)
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003bcc:	e00a      	b.n	8003be4 <GatewayThreadStart+0x2074>
            {
              rxFOpts[i] = 0;
 8003bce:	4a65      	ldr	r2, [pc, #404]	@ (8003d64 <GatewayThreadStart+0x21f4>)
 8003bd0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003bd4:	4413      	add	r3, r2
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < 15; i++)
 8003bda:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003bde:	3301      	adds	r3, #1
 8003be0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003be4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003be8:	2b0e      	cmp	r3, #14
 8003bea:	ddf0      	ble.n	8003bce <GatewayThreadStart+0x205e>
            }

            rxFPort = rxBuf[8];
 8003bec:	4b4e      	ldr	r3, [pc, #312]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003bee:	7a1a      	ldrb	r2, [r3, #8]
 8003bf0:	4b5d      	ldr	r3, [pc, #372]	@ (8003d68 <GatewayThreadStart+0x21f8>)
 8003bf2:	701a      	strb	r2, [r3, #0]

            rxFRMPayloadLength = rxLength - (9 + 4);
 8003bf4:	4b51      	ldr	r3, [pc, #324]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	3b0d      	subs	r3, #13
 8003bfa:	b2da      	uxtb	r2, r3
 8003bfc:	4b5b      	ldr	r3, [pc, #364]	@ (8003d6c <GatewayThreadStart+0x21fc>)
 8003bfe:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < rxLength - 13; i++)
 8003c00:	2300      	movs	r3, #0
 8003c02:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003c06:	e00f      	b.n	8003c28 <GatewayThreadStart+0x20b8>
            {
              rxFRMPayload[i] = rxBuf[9 + i];
 8003c08:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003c0c:	3309      	adds	r3, #9
 8003c0e:	4a46      	ldr	r2, [pc, #280]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003c10:	5cd1      	ldrb	r1, [r2, r3]
 8003c12:	4a57      	ldr	r2, [pc, #348]	@ (8003d70 <GatewayThreadStart+0x2200>)
 8003c14:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003c18:	4413      	add	r3, r2
 8003c1a:	460a      	mov	r2, r1
 8003c1c:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < rxLength - 13; i++)
 8003c1e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003c22:	3301      	adds	r3, #1
 8003c24:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003c28:	4b44      	ldr	r3, [pc, #272]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	3b0d      	subs	r3, #13
 8003c2e:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8003c32:	429a      	cmp	r2, r3
 8003c34:	dbe8      	blt.n	8003c08 <GatewayThreadStart+0x2098>
            }

            rxMic |= (rxBuf[rxLength - 4] << 24);
 8003c36:	4b41      	ldr	r3, [pc, #260]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	3b04      	subs	r3, #4
 8003c3c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003c3e:	5cd3      	ldrb	r3, [r2, r3]
 8003c40:	061a      	lsls	r2, r3, #24
 8003c42:	4b4c      	ldr	r3, [pc, #304]	@ (8003d74 <GatewayThreadStart+0x2204>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	4a4a      	ldr	r2, [pc, #296]	@ (8003d74 <GatewayThreadStart+0x2204>)
 8003c4a:	6013      	str	r3, [r2, #0]
            rxMic |= (rxBuf[rxLength - 3] << 16);
 8003c4c:	4b3b      	ldr	r3, [pc, #236]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	3b03      	subs	r3, #3
 8003c52:	4a35      	ldr	r2, [pc, #212]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003c54:	5cd3      	ldrb	r3, [r2, r3]
 8003c56:	041a      	lsls	r2, r3, #16
 8003c58:	4b46      	ldr	r3, [pc, #280]	@ (8003d74 <GatewayThreadStart+0x2204>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	4a45      	ldr	r2, [pc, #276]	@ (8003d74 <GatewayThreadStart+0x2204>)
 8003c60:	6013      	str	r3, [r2, #0]
            rxMic |= (rxBuf[rxLength - 2] << 8);
 8003c62:	4b36      	ldr	r3, [pc, #216]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	3b02      	subs	r3, #2
 8003c68:	4a2f      	ldr	r2, [pc, #188]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003c6a:	5cd3      	ldrb	r3, [r2, r3]
 8003c6c:	021a      	lsls	r2, r3, #8
 8003c6e:	4b41      	ldr	r3, [pc, #260]	@ (8003d74 <GatewayThreadStart+0x2204>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	4a3f      	ldr	r2, [pc, #252]	@ (8003d74 <GatewayThreadStart+0x2204>)
 8003c76:	6013      	str	r3, [r2, #0]
            rxMic |= rxBuf[rxLength - 1];
 8003c78:	4b30      	ldr	r3, [pc, #192]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003c80:	5cd3      	ldrb	r3, [r2, r3]
 8003c82:	461a      	mov	r2, r3
 8003c84:	4b3b      	ldr	r3, [pc, #236]	@ (8003d74 <GatewayThreadStart+0x2204>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	4a3a      	ldr	r2, [pc, #232]	@ (8003d74 <GatewayThreadStart+0x2204>)
 8003c8c:	6013      	str	r3, [r2, #0]
 8003c8e:	e0ba      	b.n	8003e06 <GatewayThreadStart+0x2296>
          }
          else //only MAC commands
          {
        	//LR1_countDown = (LR1_countDown & 0xFFFFFF00) | rxBuf[6];
        	//LR1_countDown = (LR1_countDown & 0xFFFF00FF) | (rxBuf[7] << 8);
            LR1_countDown |= rxBuf[6];
 8003c90:	4b25      	ldr	r3, [pc, #148]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003c92:	799b      	ldrb	r3, [r3, #6]
 8003c94:	461a      	mov	r2, r3
 8003c96:	4b32      	ldr	r3, [pc, #200]	@ (8003d60 <GatewayThreadStart+0x21f0>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	4a30      	ldr	r2, [pc, #192]	@ (8003d60 <GatewayThreadStart+0x21f0>)
 8003c9e:	6013      	str	r3, [r2, #0]
            LR1_countDown |= (rxBuf[7] << 8);
 8003ca0:	4b21      	ldr	r3, [pc, #132]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003ca2:	79db      	ldrb	r3, [r3, #7]
 8003ca4:	021a      	lsls	r2, r3, #8
 8003ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8003d60 <GatewayThreadStart+0x21f0>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	4a2c      	ldr	r2, [pc, #176]	@ (8003d60 <GatewayThreadStart+0x21f0>)
 8003cae:	6013      	str	r3, [r2, #0]

			//uint8_t rxFOpts[15];

            for (int i = 0; i < rxFOptsLen; i++)
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003cb6:	e00f      	b.n	8003cd8 <GatewayThreadStart+0x2168>
            {
              rxFOpts[i] = rxBuf[8 + i];
 8003cb8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003cbc:	3308      	adds	r3, #8
 8003cbe:	4a1a      	ldr	r2, [pc, #104]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003cc0:	5cd1      	ldrb	r1, [r2, r3]
 8003cc2:	4a28      	ldr	r2, [pc, #160]	@ (8003d64 <GatewayThreadStart+0x21f4>)
 8003cc4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003cc8:	4413      	add	r3, r2
 8003cca:	460a      	mov	r2, r1
 8003ccc:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < rxFOptsLen; i++)
 8003cce:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003cd8:	4b20      	ldr	r3, [pc, #128]	@ (8003d5c <GatewayThreadStart+0x21ec>)
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	461a      	mov	r2, r3
 8003cde:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	dbe8      	blt.n	8003cb8 <GatewayThreadStart+0x2148>
            }

            rxFPort = 0; //if sending data and MAC commands, FPort is not equal to zero
 8003ce6:	4b20      	ldr	r3, [pc, #128]	@ (8003d68 <GatewayThreadStart+0x21f8>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	701a      	strb	r2, [r3, #0]

            if (rxFOptsLen + 8 < rxLength - 4) //this means the packets consists of data and MAC commands
 8003cec:	4b1b      	ldr	r3, [pc, #108]	@ (8003d5c <GatewayThreadStart+0x21ec>)
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	f103 0208 	add.w	r2, r3, #8
 8003cf4:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	3b04      	subs	r3, #4
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	da57      	bge.n	8003dae <GatewayThreadStart+0x223e>
            {
              rxFPort = rxBuf[8 + rxFOptsLen];
 8003cfe:	4b17      	ldr	r3, [pc, #92]	@ (8003d5c <GatewayThreadStart+0x21ec>)
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	3308      	adds	r3, #8
 8003d04:	4a08      	ldr	r2, [pc, #32]	@ (8003d28 <GatewayThreadStart+0x21b8>)
 8003d06:	5cd2      	ldrb	r2, [r2, r3]
 8003d08:	4b17      	ldr	r3, [pc, #92]	@ (8003d68 <GatewayThreadStart+0x21f8>)
 8003d0a:	701a      	strb	r2, [r3, #0]
              rxFRMPayloadLength = rxLength - (9 + rxFOptsLen + 4); //8 bytes with standard info, 4 bytes for MIC
 8003d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d3c <GatewayThreadStart+0x21cc>)
 8003d0e:	781a      	ldrb	r2, [r3, #0]
 8003d10:	4b12      	ldr	r3, [pc, #72]	@ (8003d5c <GatewayThreadStart+0x21ec>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	3b0d      	subs	r3, #13
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	4b13      	ldr	r3, [pc, #76]	@ (8003d6c <GatewayThreadStart+0x21fc>)
 8003d1e:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < rxFRMPayloadLength; i++)
 8003d20:	2300      	movs	r3, #0
 8003d22:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003d26:	e03b      	b.n	8003da0 <GatewayThreadStart+0x2230>
 8003d28:	20000318 	.word	0x20000318
 8003d2c:	08025cd8 	.word	0x08025cd8
 8003d30:	200012a0 	.word	0x200012a0
 8003d34:	200011d8 	.word	0x200011d8
 8003d38:	0802635c 	.word	0x0802635c
 8003d3c:	200003a0 	.word	0x200003a0
 8003d40:	200003a1 	.word	0x200003a1
 8003d44:	200003a4 	.word	0x200003a4
 8003d48:	200003a8 	.word	0x200003a8
 8003d4c:	200003a9 	.word	0x200003a9
 8003d50:	200003aa 	.word	0x200003aa
 8003d54:	200003ab 	.word	0x200003ab
 8003d58:	200003ac 	.word	0x200003ac
 8003d5c:	200003ad 	.word	0x200003ad
 8003d60:	20000398 	.word	0x20000398
 8003d64:	200003b0 	.word	0x200003b0
 8003d68:	200003bf 	.word	0x200003bf
 8003d6c:	200003f2 	.word	0x200003f2
 8003d70:	200003c0 	.word	0x200003c0
 8003d74:	200003f4 	.word	0x200003f4
              {
                rxFRMPayload[i] = rxBuf[9 + rxFOptsLen + i];
 8003d78:	4b4d      	ldr	r3, [pc, #308]	@ (8003eb0 <GatewayThreadStart+0x2340>)
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	f103 0209 	add.w	r2, r3, #9
 8003d80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d84:	4413      	add	r3, r2
 8003d86:	4a4b      	ldr	r2, [pc, #300]	@ (8003eb4 <GatewayThreadStart+0x2344>)
 8003d88:	5cd1      	ldrb	r1, [r2, r3]
 8003d8a:	4a4b      	ldr	r2, [pc, #300]	@ (8003eb8 <GatewayThreadStart+0x2348>)
 8003d8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d90:	4413      	add	r3, r2
 8003d92:	460a      	mov	r2, r1
 8003d94:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < rxFRMPayloadLength; i++)
 8003d96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003da0:	4b46      	ldr	r3, [pc, #280]	@ (8003ebc <GatewayThreadStart+0x234c>)
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	461a      	mov	r2, r3
 8003da6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003daa:	4293      	cmp	r3, r2
 8003dac:	dbe4      	blt.n	8003d78 <GatewayThreadStart+0x2208>
              }
            }
            rxMic |= (rxBuf[rxLength - 4] << 24);
 8003dae:	4b44      	ldr	r3, [pc, #272]	@ (8003ec0 <GatewayThreadStart+0x2350>)
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	3b04      	subs	r3, #4
 8003db4:	4a3f      	ldr	r2, [pc, #252]	@ (8003eb4 <GatewayThreadStart+0x2344>)
 8003db6:	5cd3      	ldrb	r3, [r2, r3]
 8003db8:	061a      	lsls	r2, r3, #24
 8003dba:	4b42      	ldr	r3, [pc, #264]	@ (8003ec4 <GatewayThreadStart+0x2354>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	4a40      	ldr	r2, [pc, #256]	@ (8003ec4 <GatewayThreadStart+0x2354>)
 8003dc2:	6013      	str	r3, [r2, #0]
            rxMic |= (rxBuf[rxLength - 3] << 16);
 8003dc4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ec0 <GatewayThreadStart+0x2350>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	3b03      	subs	r3, #3
 8003dca:	4a3a      	ldr	r2, [pc, #232]	@ (8003eb4 <GatewayThreadStart+0x2344>)
 8003dcc:	5cd3      	ldrb	r3, [r2, r3]
 8003dce:	041a      	lsls	r2, r3, #16
 8003dd0:	4b3c      	ldr	r3, [pc, #240]	@ (8003ec4 <GatewayThreadStart+0x2354>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	4a3b      	ldr	r2, [pc, #236]	@ (8003ec4 <GatewayThreadStart+0x2354>)
 8003dd8:	6013      	str	r3, [r2, #0]
            rxMic |= (rxBuf[rxLength - 2] << 8);
 8003dda:	4b39      	ldr	r3, [pc, #228]	@ (8003ec0 <GatewayThreadStart+0x2350>)
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	3b02      	subs	r3, #2
 8003de0:	4a34      	ldr	r2, [pc, #208]	@ (8003eb4 <GatewayThreadStart+0x2344>)
 8003de2:	5cd3      	ldrb	r3, [r2, r3]
 8003de4:	021a      	lsls	r2, r3, #8
 8003de6:	4b37      	ldr	r3, [pc, #220]	@ (8003ec4 <GatewayThreadStart+0x2354>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	4a35      	ldr	r2, [pc, #212]	@ (8003ec4 <GatewayThreadStart+0x2354>)
 8003dee:	6013      	str	r3, [r2, #0]
            rxMic |= rxBuf[rxLength - 1];
 8003df0:	4b33      	ldr	r3, [pc, #204]	@ (8003ec0 <GatewayThreadStart+0x2350>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	3b01      	subs	r3, #1
 8003df6:	4a2f      	ldr	r2, [pc, #188]	@ (8003eb4 <GatewayThreadStart+0x2344>)
 8003df8:	5cd3      	ldrb	r3, [r2, r3]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	4b31      	ldr	r3, [pc, #196]	@ (8003ec4 <GatewayThreadStart+0x2354>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	4a30      	ldr	r2, [pc, #192]	@ (8003ec4 <GatewayThreadStart+0x2354>)
 8003e04:	6013      	str	r3, [r2, #0]
          }

#if PRINTF_APP_GATEWAY
          waitToPrint();
 8003e06:	f007 fb1f 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] Received payload: \n",(unsigned int) xTaskGetTickCount());
 8003e0a:	f01d f92f 	bl	802106c <xTaskGetTickCount>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	460b      	mov	r3, r1
 8003e12:	4613      	mov	r3, r2
 8003e14:	4a2c      	ldr	r2, [pc, #176]	@ (8003ec8 <GatewayThreadStart+0x2358>)
 8003e16:	21c8      	movs	r1, #200	@ 0xc8
 8003e18:	482c      	ldr	r0, [pc, #176]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e1a:	f007 fa0f 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003e1e:	482b      	ldr	r0, [pc, #172]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e20:	f7fc f9be 	bl	80001a0 <strlen>
 8003e24:	4603      	mov	r3, r0
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4828      	ldr	r0, [pc, #160]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e2c:	f007 fb1e 	bl	800b46c <huart2print>
          waitToPrint();
 8003e30:	f007 fb0a 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] Length of received payload = %d\n",(unsigned int) xTaskGetTickCount(), rxLength);
 8003e34:	f01d f91a 	bl	802106c <xTaskGetTickCount>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4b20      	ldr	r3, [pc, #128]	@ (8003ec0 <GatewayThreadStart+0x2350>)
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	4613      	mov	r3, r2
 8003e44:	4a22      	ldr	r2, [pc, #136]	@ (8003ed0 <GatewayThreadStart+0x2360>)
 8003e46:	21c8      	movs	r1, #200	@ 0xc8
 8003e48:	4820      	ldr	r0, [pc, #128]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e4a:	f007 f9f7 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003e4e:	481f      	ldr	r0, [pc, #124]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e50:	f7fc f9a6 	bl	80001a0 <strlen>
 8003e54:	4603      	mov	r3, r0
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	4619      	mov	r1, r3
 8003e5a:	481c      	ldr	r0, [pc, #112]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e5c:	f007 fb06 	bl	800b46c <huart2print>
          waitToPrint();
 8003e60:	f007 faf2 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] MAC Header = %02X \n",(unsigned int) xTaskGetTickCount(), rxMacHeader);
 8003e64:	f01d f902 	bl	802106c <xTaskGetTickCount>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4b19      	ldr	r3, [pc, #100]	@ (8003ed4 <GatewayThreadStart+0x2364>)
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	9300      	str	r3, [sp, #0]
 8003e72:	4613      	mov	r3, r2
 8003e74:	4a18      	ldr	r2, [pc, #96]	@ (8003ed8 <GatewayThreadStart+0x2368>)
 8003e76:	21c8      	movs	r1, #200	@ 0xc8
 8003e78:	4814      	ldr	r0, [pc, #80]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e7a:	f007 f9df 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003e7e:	4813      	ldr	r0, [pc, #76]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e80:	f7fc f98e 	bl	80001a0 <strlen>
 8003e84:	4603      	mov	r3, r0
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	4619      	mov	r1, r3
 8003e8a:	4810      	ldr	r0, [pc, #64]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003e8c:	f007 faee 	bl	800b46c <huart2print>
          waitToPrint();
 8003e90:	f007 fada 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] Device addres = ",(unsigned int) xTaskGetTickCount());
 8003e94:	f01d f8ea 	bl	802106c <xTaskGetTickCount>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	4a0f      	ldr	r2, [pc, #60]	@ (8003edc <GatewayThreadStart+0x236c>)
 8003ea0:	21c8      	movs	r1, #200	@ 0xc8
 8003ea2:	480a      	ldr	r0, [pc, #40]	@ (8003ecc <GatewayThreadStart+0x235c>)
 8003ea4:	f007 f9ca 	bl	800b23c <npf_snprintf>
          for (unsigned int i = 0; i < 4; i++)
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8003eae:	e02a      	b.n	8003f06 <GatewayThreadStart+0x2396>
 8003eb0:	200003ad 	.word	0x200003ad
 8003eb4:	20000318 	.word	0x20000318
 8003eb8:	200003c0 	.word	0x200003c0
 8003ebc:	200003f2 	.word	0x200003f2
 8003ec0:	200003a0 	.word	0x200003a0
 8003ec4:	200003f4 	.word	0x200003f4
 8003ec8:	08026360 	.word	0x08026360
 8003ecc:	200011d8 	.word	0x200011d8
 8003ed0:	08026388 	.word	0x08026388
 8003ed4:	200003a1 	.word	0x200003a1
 8003ed8:	080263bc 	.word	0x080263bc
 8003edc:	080263e4 	.word	0x080263e4
          {
            npf_snprintf(byteString, 3, "%02X", rxDevAddr[i]);
 8003ee0:	4aab      	ldr	r2, [pc, #684]	@ (8004190 <GatewayThreadStart+0x2620>)
 8003ee2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8003ee6:	4413      	add	r3, r2
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	4aaa      	ldr	r2, [pc, #680]	@ (8004194 <GatewayThreadStart+0x2624>)
 8003eec:	2103      	movs	r1, #3
 8003eee:	48aa      	ldr	r0, [pc, #680]	@ (8004198 <GatewayThreadStart+0x2628>)
 8003ef0:	f007 f9a4 	bl	800b23c <npf_snprintf>
            strcat(uart_buf, byteString);
 8003ef4:	49a8      	ldr	r1, [pc, #672]	@ (8004198 <GatewayThreadStart+0x2628>)
 8003ef6:	48a9      	ldr	r0, [pc, #676]	@ (800419c <GatewayThreadStart+0x262c>)
 8003ef8:	f01f fde8 	bl	8023acc <strcat>
          for (unsigned int i = 0; i < 4; i++)
 8003efc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8003f00:	3301      	adds	r3, #1
 8003f02:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8003f06:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8003f0a:	2b03      	cmp	r3, #3
 8003f0c:	d9e8      	bls.n	8003ee0 <GatewayThreadStart+0x2370>
          }
          strcat(uart_buf, "\n");
 8003f0e:	48a3      	ldr	r0, [pc, #652]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f10:	f7fc f946 	bl	80001a0 <strlen>
 8003f14:	4603      	mov	r3, r0
 8003f16:	461a      	mov	r2, r3
 8003f18:	4ba0      	ldr	r3, [pc, #640]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f1a:	4413      	add	r3, r2
 8003f1c:	49a0      	ldr	r1, [pc, #640]	@ (80041a0 <GatewayThreadStart+0x2630>)
 8003f1e:	461a      	mov	r2, r3
 8003f20:	460b      	mov	r3, r1
 8003f22:	881b      	ldrh	r3, [r3, #0]
 8003f24:	8013      	strh	r3, [r2, #0]
          huart2print(uart_buf, strlen(uart_buf));
 8003f26:	489d      	ldr	r0, [pc, #628]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f28:	f7fc f93a 	bl	80001a0 <strlen>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	4619      	mov	r1, r3
 8003f32:	489a      	ldr	r0, [pc, #616]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f34:	f007 fa9a 	bl	800b46c <huart2print>
          waitToPrint();
 8003f38:	f007 fa86 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] FCtrl = %02X\n",(unsigned int) xTaskGetTickCount(), rxFCtrl);
 8003f3c:	f01d f896 	bl	802106c <xTaskGetTickCount>
 8003f40:	4602      	mov	r2, r0
 8003f42:	460b      	mov	r3, r1
 8003f44:	4b97      	ldr	r3, [pc, #604]	@ (80041a4 <GatewayThreadStart+0x2634>)
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	9300      	str	r3, [sp, #0]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	4a96      	ldr	r2, [pc, #600]	@ (80041a8 <GatewayThreadStart+0x2638>)
 8003f4e:	21c8      	movs	r1, #200	@ 0xc8
 8003f50:	4892      	ldr	r0, [pc, #584]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f52:	f007 f973 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003f56:	4891      	ldr	r0, [pc, #580]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f58:	f7fc f922 	bl	80001a0 <strlen>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	4619      	mov	r1, r3
 8003f62:	488e      	ldr	r0, [pc, #568]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f64:	f007 fa82 	bl	800b46c <huart2print>
          waitToPrint();
 8003f68:	f007 fa6e 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxADR = %d \n",(unsigned int) xTaskGetTickCount(), rxADR);
 8003f6c:	f01d f87e 	bl	802106c <xTaskGetTickCount>
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4b8d      	ldr	r3, [pc, #564]	@ (80041ac <GatewayThreadStart+0x263c>)
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	9300      	str	r3, [sp, #0]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	4a8c      	ldr	r2, [pc, #560]	@ (80041b0 <GatewayThreadStart+0x2640>)
 8003f7e:	21c8      	movs	r1, #200	@ 0xc8
 8003f80:	4886      	ldr	r0, [pc, #536]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f82:	f007 f95b 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003f86:	4885      	ldr	r0, [pc, #532]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f88:	f7fc f90a 	bl	80001a0 <strlen>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	4619      	mov	r1, r3
 8003f92:	4882      	ldr	r0, [pc, #520]	@ (800419c <GatewayThreadStart+0x262c>)
 8003f94:	f007 fa6a 	bl	800b46c <huart2print>
          waitToPrint();
 8003f98:	f007 fa56 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxADRACKReq = %d \n",(unsigned int) xTaskGetTickCount(), rxADRACKReq);
 8003f9c:	f01d f866 	bl	802106c <xTaskGetTickCount>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	4b83      	ldr	r3, [pc, #524]	@ (80041b4 <GatewayThreadStart+0x2644>)
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	4613      	mov	r3, r2
 8003fac:	4a82      	ldr	r2, [pc, #520]	@ (80041b8 <GatewayThreadStart+0x2648>)
 8003fae:	21c8      	movs	r1, #200	@ 0xc8
 8003fb0:	487a      	ldr	r0, [pc, #488]	@ (800419c <GatewayThreadStart+0x262c>)
 8003fb2:	f007 f943 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003fb6:	4879      	ldr	r0, [pc, #484]	@ (800419c <GatewayThreadStart+0x262c>)
 8003fb8:	f7fc f8f2 	bl	80001a0 <strlen>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	4876      	ldr	r0, [pc, #472]	@ (800419c <GatewayThreadStart+0x262c>)
 8003fc4:	f007 fa52 	bl	800b46c <huart2print>
          waitToPrint();
 8003fc8:	f007 fa3e 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxACK = %d \n",(unsigned int) xTaskGetTickCount(), rxACK);
 8003fcc:	f01d f84e 	bl	802106c <xTaskGetTickCount>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	460b      	mov	r3, r1
 8003fd4:	4b79      	ldr	r3, [pc, #484]	@ (80041bc <GatewayThreadStart+0x264c>)
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	9300      	str	r3, [sp, #0]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	4a78      	ldr	r2, [pc, #480]	@ (80041c0 <GatewayThreadStart+0x2650>)
 8003fde:	21c8      	movs	r1, #200	@ 0xc8
 8003fe0:	486e      	ldr	r0, [pc, #440]	@ (800419c <GatewayThreadStart+0x262c>)
 8003fe2:	f007 f92b 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8003fe6:	486d      	ldr	r0, [pc, #436]	@ (800419c <GatewayThreadStart+0x262c>)
 8003fe8:	f7fc f8da 	bl	80001a0 <strlen>
 8003fec:	4603      	mov	r3, r0
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	486a      	ldr	r0, [pc, #424]	@ (800419c <GatewayThreadStart+0x262c>)
 8003ff4:	f007 fa3a 	bl	800b46c <huart2print>
          waitToPrint();
 8003ff8:	f007 fa26 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxClassB = %d \n",(unsigned int) xTaskGetTickCount(), rxClassB);
 8003ffc:	f01d f836 	bl	802106c <xTaskGetTickCount>
 8004000:	4602      	mov	r2, r0
 8004002:	460b      	mov	r3, r1
 8004004:	4b6f      	ldr	r3, [pc, #444]	@ (80041c4 <GatewayThreadStart+0x2654>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	4613      	mov	r3, r2
 800400c:	4a6e      	ldr	r2, [pc, #440]	@ (80041c8 <GatewayThreadStart+0x2658>)
 800400e:	21c8      	movs	r1, #200	@ 0xc8
 8004010:	4862      	ldr	r0, [pc, #392]	@ (800419c <GatewayThreadStart+0x262c>)
 8004012:	f007 f913 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8004016:	4861      	ldr	r0, [pc, #388]	@ (800419c <GatewayThreadStart+0x262c>)
 8004018:	f7fc f8c2 	bl	80001a0 <strlen>
 800401c:	4603      	mov	r3, r0
 800401e:	b2db      	uxtb	r3, r3
 8004020:	4619      	mov	r1, r3
 8004022:	485e      	ldr	r0, [pc, #376]	@ (800419c <GatewayThreadStart+0x262c>)
 8004024:	f007 fa22 	bl	800b46c <huart2print>
          waitToPrint();
 8004028:	f007 fa0e 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxFOptsLen = %02X \n",(unsigned int) xTaskGetTickCount(), rxFOptsLen);
 800402c:	f01d f81e 	bl	802106c <xTaskGetTickCount>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	4b65      	ldr	r3, [pc, #404]	@ (80041cc <GatewayThreadStart+0x265c>)
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	4613      	mov	r3, r2
 800403c:	4a64      	ldr	r2, [pc, #400]	@ (80041d0 <GatewayThreadStart+0x2660>)
 800403e:	21c8      	movs	r1, #200	@ 0xc8
 8004040:	4856      	ldr	r0, [pc, #344]	@ (800419c <GatewayThreadStart+0x262c>)
 8004042:	f007 f8fb 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8004046:	4855      	ldr	r0, [pc, #340]	@ (800419c <GatewayThreadStart+0x262c>)
 8004048:	f7fc f8aa 	bl	80001a0 <strlen>
 800404c:	4603      	mov	r3, r0
 800404e:	b2db      	uxtb	r3, r3
 8004050:	4619      	mov	r1, r3
 8004052:	4852      	ldr	r0, [pc, #328]	@ (800419c <GatewayThreadStart+0x262c>)
 8004054:	f007 fa0a 	bl	800b46c <huart2print>
          waitToPrint();
 8004058:	f007 f9f6 	bl	800b448 <waitToPrint>
          //npf_snprintf(uart_buf, 100, "%u [app_network_connect] FCntDown = %02lX %02lX = %lu \n",(unsigned int) xTaskGetTickCount(), ((LR1_countDown >> 8) & 0xFF), (LR1_countDown & 0xFF), LR1_countDown);
          npf_snprintf(uart_buf, 200, "%u [app_gateway] FCntDown = %04lX = %lu \n",(unsigned int) xTaskGetTickCount(), LR1_countDown, LR1_countDown);
 800405c:	f01d f806 	bl	802106c <xTaskGetTickCount>
 8004060:	4602      	mov	r2, r0
 8004062:	460b      	mov	r3, r1
 8004064:	4611      	mov	r1, r2
 8004066:	4b5b      	ldr	r3, [pc, #364]	@ (80041d4 <GatewayThreadStart+0x2664>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a5a      	ldr	r2, [pc, #360]	@ (80041d4 <GatewayThreadStart+0x2664>)
 800406c:	6812      	ldr	r2, [r2, #0]
 800406e:	9201      	str	r2, [sp, #4]
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	460b      	mov	r3, r1
 8004074:	4a58      	ldr	r2, [pc, #352]	@ (80041d8 <GatewayThreadStart+0x2668>)
 8004076:	21c8      	movs	r1, #200	@ 0xc8
 8004078:	4848      	ldr	r0, [pc, #288]	@ (800419c <GatewayThreadStart+0x262c>)
 800407a:	f007 f8df 	bl	800b23c <npf_snprintf>

          huart2print(uart_buf, strlen(uart_buf));
 800407e:	4847      	ldr	r0, [pc, #284]	@ (800419c <GatewayThreadStart+0x262c>)
 8004080:	f7fc f88e 	bl	80001a0 <strlen>
 8004084:	4603      	mov	r3, r0
 8004086:	b2db      	uxtb	r3, r3
 8004088:	4619      	mov	r1, r3
 800408a:	4844      	ldr	r0, [pc, #272]	@ (800419c <GatewayThreadStart+0x262c>)
 800408c:	f007 f9ee 	bl	800b46c <huart2print>
          waitToPrint();
 8004090:	f007 f9da 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxFOpts = ",(unsigned int) xTaskGetTickCount());
 8004094:	f01c ffea 	bl	802106c <xTaskGetTickCount>
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	4613      	mov	r3, r2
 800409e:	4a4f      	ldr	r2, [pc, #316]	@ (80041dc <GatewayThreadStart+0x266c>)
 80040a0:	21c8      	movs	r1, #200	@ 0xc8
 80040a2:	483e      	ldr	r0, [pc, #248]	@ (800419c <GatewayThreadStart+0x262c>)
 80040a4:	f007 f8ca 	bl	800b23c <npf_snprintf>
          for (unsigned int i = 0; i < rxFOptsLen; i++)
 80040a8:	2300      	movs	r3, #0
 80040aa:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80040ae:	e012      	b.n	80040d6 <GatewayThreadStart+0x2566>
          {
            npf_snprintf(byteString, 3, "%02X", rxFOpts[i]);
 80040b0:	4a4b      	ldr	r2, [pc, #300]	@ (80041e0 <GatewayThreadStart+0x2670>)
 80040b2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80040b6:	4413      	add	r3, r2
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	4a36      	ldr	r2, [pc, #216]	@ (8004194 <GatewayThreadStart+0x2624>)
 80040bc:	2103      	movs	r1, #3
 80040be:	4836      	ldr	r0, [pc, #216]	@ (8004198 <GatewayThreadStart+0x2628>)
 80040c0:	f007 f8bc 	bl	800b23c <npf_snprintf>
            strcat(uart_buf, byteString);
 80040c4:	4934      	ldr	r1, [pc, #208]	@ (8004198 <GatewayThreadStart+0x2628>)
 80040c6:	4835      	ldr	r0, [pc, #212]	@ (800419c <GatewayThreadStart+0x262c>)
 80040c8:	f01f fd00 	bl	8023acc <strcat>
          for (unsigned int i = 0; i < rxFOptsLen; i++)
 80040cc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80040d0:	3301      	adds	r3, #1
 80040d2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80040d6:	4b3d      	ldr	r3, [pc, #244]	@ (80041cc <GatewayThreadStart+0x265c>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	461a      	mov	r2, r3
 80040dc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d3e5      	bcc.n	80040b0 <GatewayThreadStart+0x2540>
          }
          strcat(uart_buf, "\n");
 80040e4:	482d      	ldr	r0, [pc, #180]	@ (800419c <GatewayThreadStart+0x262c>)
 80040e6:	f7fc f85b 	bl	80001a0 <strlen>
 80040ea:	4603      	mov	r3, r0
 80040ec:	461a      	mov	r2, r3
 80040ee:	4b2b      	ldr	r3, [pc, #172]	@ (800419c <GatewayThreadStart+0x262c>)
 80040f0:	4413      	add	r3, r2
 80040f2:	492b      	ldr	r1, [pc, #172]	@ (80041a0 <GatewayThreadStart+0x2630>)
 80040f4:	461a      	mov	r2, r3
 80040f6:	460b      	mov	r3, r1
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	8013      	strh	r3, [r2, #0]
          huart2print(uart_buf, strlen(uart_buf));
 80040fc:	4827      	ldr	r0, [pc, #156]	@ (800419c <GatewayThreadStart+0x262c>)
 80040fe:	f7fc f84f 	bl	80001a0 <strlen>
 8004102:	4603      	mov	r3, r0
 8004104:	b2db      	uxtb	r3, r3
 8004106:	4619      	mov	r1, r3
 8004108:	4824      	ldr	r0, [pc, #144]	@ (800419c <GatewayThreadStart+0x262c>)
 800410a:	f007 f9af 	bl	800b46c <huart2print>
          waitToPrint();
 800410e:	f007 f99b 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxFPort = %d \n",(unsigned int) xTaskGetTickCount(), rxFPort);
 8004112:	f01c ffab 	bl	802106c <xTaskGetTickCount>
 8004116:	4602      	mov	r2, r0
 8004118:	460b      	mov	r3, r1
 800411a:	4b32      	ldr	r3, [pc, #200]	@ (80041e4 <GatewayThreadStart+0x2674>)
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	4613      	mov	r3, r2
 8004122:	4a31      	ldr	r2, [pc, #196]	@ (80041e8 <GatewayThreadStart+0x2678>)
 8004124:	21c8      	movs	r1, #200	@ 0xc8
 8004126:	481d      	ldr	r0, [pc, #116]	@ (800419c <GatewayThreadStart+0x262c>)
 8004128:	f007 f888 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 800412c:	481b      	ldr	r0, [pc, #108]	@ (800419c <GatewayThreadStart+0x262c>)
 800412e:	f7fc f837 	bl	80001a0 <strlen>
 8004132:	4603      	mov	r3, r0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	4619      	mov	r1, r3
 8004138:	4818      	ldr	r0, [pc, #96]	@ (800419c <GatewayThreadStart+0x262c>)
 800413a:	f007 f997 	bl	800b46c <huart2print>
          waitToPrint();
 800413e:	f007 f983 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxFRMPayloadLength = %d \n",(unsigned int) xTaskGetTickCount(), rxFRMPayloadLength);
 8004142:	f01c ff93 	bl	802106c <xTaskGetTickCount>
 8004146:	4602      	mov	r2, r0
 8004148:	460b      	mov	r3, r1
 800414a:	4b28      	ldr	r3, [pc, #160]	@ (80041ec <GatewayThreadStart+0x267c>)
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	4613      	mov	r3, r2
 8004152:	4a27      	ldr	r2, [pc, #156]	@ (80041f0 <GatewayThreadStart+0x2680>)
 8004154:	21c8      	movs	r1, #200	@ 0xc8
 8004156:	4811      	ldr	r0, [pc, #68]	@ (800419c <GatewayThreadStart+0x262c>)
 8004158:	f007 f870 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 800415c:	480f      	ldr	r0, [pc, #60]	@ (800419c <GatewayThreadStart+0x262c>)
 800415e:	f7fc f81f 	bl	80001a0 <strlen>
 8004162:	4603      	mov	r3, r0
 8004164:	b2db      	uxtb	r3, r3
 8004166:	4619      	mov	r1, r3
 8004168:	480c      	ldr	r0, [pc, #48]	@ (800419c <GatewayThreadStart+0x262c>)
 800416a:	f007 f97f 	bl	800b46c <huart2print>
          waitToPrint();
 800416e:	f007 f96b 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxFRMPayload = ",(unsigned int) xTaskGetTickCount());
 8004172:	f01c ff7b 	bl	802106c <xTaskGetTickCount>
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	4613      	mov	r3, r2
 800417c:	4a1d      	ldr	r2, [pc, #116]	@ (80041f4 <GatewayThreadStart+0x2684>)
 800417e:	21c8      	movs	r1, #200	@ 0xc8
 8004180:	4806      	ldr	r0, [pc, #24]	@ (800419c <GatewayThreadStart+0x262c>)
 8004182:	f007 f85b 	bl	800b23c <npf_snprintf>
          for (unsigned int i = 0; i < rxFRMPayloadLength; i++)
 8004186:	2300      	movs	r3, #0
 8004188:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800418c:	e047      	b.n	800421e <GatewayThreadStart+0x26ae>
 800418e:	bf00      	nop
 8004190:	200003a4 	.word	0x200003a4
 8004194:	08025cd8 	.word	0x08025cd8
 8004198:	200012a0 	.word	0x200012a0
 800419c:	200011d8 	.word	0x200011d8
 80041a0:	08026408 	.word	0x08026408
 80041a4:	200003a8 	.word	0x200003a8
 80041a8:	0802640c 	.word	0x0802640c
 80041ac:	200003a9 	.word	0x200003a9
 80041b0:	0802642c 	.word	0x0802642c
 80041b4:	200003aa 	.word	0x200003aa
 80041b8:	0802644c 	.word	0x0802644c
 80041bc:	200003ab 	.word	0x200003ab
 80041c0:	08026470 	.word	0x08026470
 80041c4:	200003ac 	.word	0x200003ac
 80041c8:	08026490 	.word	0x08026490
 80041cc:	200003ad 	.word	0x200003ad
 80041d0:	080264b4 	.word	0x080264b4
 80041d4:	20000398 	.word	0x20000398
 80041d8:	080264dc 	.word	0x080264dc
 80041dc:	08026508 	.word	0x08026508
 80041e0:	200003b0 	.word	0x200003b0
 80041e4:	200003bf 	.word	0x200003bf
 80041e8:	08026524 	.word	0x08026524
 80041ec:	200003f2 	.word	0x200003f2
 80041f0:	08026544 	.word	0x08026544
 80041f4:	08026570 	.word	0x08026570
          {
            npf_snprintf(byteString, 3, "%02X", rxFRMPayload[i]);
 80041f8:	4ab4      	ldr	r2, [pc, #720]	@ (80044cc <GatewayThreadStart+0x295c>)
 80041fa:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80041fe:	4413      	add	r3, r2
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	4ab3      	ldr	r2, [pc, #716]	@ (80044d0 <GatewayThreadStart+0x2960>)
 8004204:	2103      	movs	r1, #3
 8004206:	48b3      	ldr	r0, [pc, #716]	@ (80044d4 <GatewayThreadStart+0x2964>)
 8004208:	f007 f818 	bl	800b23c <npf_snprintf>
            strcat(uart_buf, byteString);
 800420c:	49b1      	ldr	r1, [pc, #708]	@ (80044d4 <GatewayThreadStart+0x2964>)
 800420e:	48b2      	ldr	r0, [pc, #712]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004210:	f01f fc5c 	bl	8023acc <strcat>
          for (unsigned int i = 0; i < rxFRMPayloadLength; i++)
 8004214:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004218:	3301      	adds	r3, #1
 800421a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800421e:	4baf      	ldr	r3, [pc, #700]	@ (80044dc <GatewayThreadStart+0x296c>)
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	461a      	mov	r2, r3
 8004224:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004228:	4293      	cmp	r3, r2
 800422a:	d3e5      	bcc.n	80041f8 <GatewayThreadStart+0x2688>
          }
          strcat(uart_buf, "\n");
 800422c:	48aa      	ldr	r0, [pc, #680]	@ (80044d8 <GatewayThreadStart+0x2968>)
 800422e:	f7fb ffb7 	bl	80001a0 <strlen>
 8004232:	4603      	mov	r3, r0
 8004234:	461a      	mov	r2, r3
 8004236:	4ba8      	ldr	r3, [pc, #672]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004238:	4413      	add	r3, r2
 800423a:	49a9      	ldr	r1, [pc, #676]	@ (80044e0 <GatewayThreadStart+0x2970>)
 800423c:	461a      	mov	r2, r3
 800423e:	460b      	mov	r3, r1
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	8013      	strh	r3, [r2, #0]
          huart2print(uart_buf, strlen(uart_buf));
 8004244:	48a4      	ldr	r0, [pc, #656]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004246:	f7fb ffab 	bl	80001a0 <strlen>
 800424a:	4603      	mov	r3, r0
 800424c:	b2db      	uxtb	r3, r3
 800424e:	4619      	mov	r1, r3
 8004250:	48a1      	ldr	r0, [pc, #644]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004252:	f007 f90b 	bl	800b46c <huart2print>
          waitToPrint();
 8004256:	f007 f8f7 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_gateway] rxMIC = %08lX \n",(unsigned int) xTaskGetTickCount(), rxMic);
 800425a:	f01c ff07 	bl	802106c <xTaskGetTickCount>
 800425e:	4602      	mov	r2, r0
 8004260:	460b      	mov	r3, r1
 8004262:	4ba0      	ldr	r3, [pc, #640]	@ (80044e4 <GatewayThreadStart+0x2974>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	4613      	mov	r3, r2
 800426a:	4a9f      	ldr	r2, [pc, #636]	@ (80044e8 <GatewayThreadStart+0x2978>)
 800426c:	21c8      	movs	r1, #200	@ 0xc8
 800426e:	489a      	ldr	r0, [pc, #616]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004270:	f006 ffe4 	bl	800b23c <npf_snprintf>
//        {
//          npf_snprintf(byteString, 3, "%02lX", rxMic[i]);
//          strcat(uart_buf, byteString);
//        }
//        strcat(uart_buf, "\n");
          huart2print(uart_buf, strlen(uart_buf));
 8004274:	4898      	ldr	r0, [pc, #608]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004276:	f7fb ff93 	bl	80001a0 <strlen>
 800427a:	4603      	mov	r3, r0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	4619      	mov	r1, r3
 8004280:	4895      	ldr	r0, [pc, #596]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004282:	f007 f8f3 	bl	800b46c <huart2print>
#endif

          //check received packet:
          if (devAddr[0] == rxDevAddr[0] && devAddr[1] == rxDevAddr[1] && devAddr[2] == rxDevAddr[2] && devAddr[3] == rxDevAddr[3])
 8004286:	4b99      	ldr	r3, [pc, #612]	@ (80044ec <GatewayThreadStart+0x297c>)
 8004288:	781a      	ldrb	r2, [r3, #0]
 800428a:	4b99      	ldr	r3, [pc, #612]	@ (80044f0 <GatewayThreadStart+0x2980>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	429a      	cmp	r2, r3
 8004290:	f040 80d4 	bne.w	800443c <GatewayThreadStart+0x28cc>
 8004294:	4b95      	ldr	r3, [pc, #596]	@ (80044ec <GatewayThreadStart+0x297c>)
 8004296:	785a      	ldrb	r2, [r3, #1]
 8004298:	4b95      	ldr	r3, [pc, #596]	@ (80044f0 <GatewayThreadStart+0x2980>)
 800429a:	785b      	ldrb	r3, [r3, #1]
 800429c:	429a      	cmp	r2, r3
 800429e:	f040 80cd 	bne.w	800443c <GatewayThreadStart+0x28cc>
 80042a2:	4b92      	ldr	r3, [pc, #584]	@ (80044ec <GatewayThreadStart+0x297c>)
 80042a4:	789a      	ldrb	r2, [r3, #2]
 80042a6:	4b92      	ldr	r3, [pc, #584]	@ (80044f0 <GatewayThreadStart+0x2980>)
 80042a8:	789b      	ldrb	r3, [r3, #2]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	f040 80c6 	bne.w	800443c <GatewayThreadStart+0x28cc>
 80042b0:	4b8e      	ldr	r3, [pc, #568]	@ (80044ec <GatewayThreadStart+0x297c>)
 80042b2:	78da      	ldrb	r2, [r3, #3]
 80042b4:	4b8e      	ldr	r3, [pc, #568]	@ (80044f0 <GatewayThreadStart+0x2980>)
 80042b6:	78db      	ldrb	r3, [r3, #3]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	f040 80bf 	bne.w	800443c <GatewayThreadStart+0x28cc>
          {
#if PRINTF_APP_GATEWAY
            waitToPrint();
 80042be:	f007 f8c3 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [app_gateway] Device address is correct.\n",(unsigned int) xTaskGetTickCount());
 80042c2:	f01c fed3 	bl	802106c <xTaskGetTickCount>
 80042c6:	4602      	mov	r2, r0
 80042c8:	460b      	mov	r3, r1
 80042ca:	4613      	mov	r3, r2
 80042cc:	4a89      	ldr	r2, [pc, #548]	@ (80044f4 <GatewayThreadStart+0x2984>)
 80042ce:	21c8      	movs	r1, #200	@ 0xc8
 80042d0:	4881      	ldr	r0, [pc, #516]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80042d2:	f006 ffb3 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 80042d6:	4880      	ldr	r0, [pc, #512]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80042d8:	f7fb ff62 	bl	80001a0 <strlen>
 80042dc:	4603      	mov	r3, r0
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	4619      	mov	r1, r3
 80042e2:	487d      	ldr	r0, [pc, #500]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80042e4:	f007 f8c2 	bl	800b46c <huart2print>
#endif
            if (rxMacHeader == 0b01100000 || rxMacHeader == 0b10100000)
 80042e8:	4b83      	ldr	r3, [pc, #524]	@ (80044f8 <GatewayThreadStart+0x2988>)
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	2b60      	cmp	r3, #96	@ 0x60
 80042ee:	d004      	beq.n	80042fa <GatewayThreadStart+0x278a>
 80042f0:	4b81      	ldr	r3, [pc, #516]	@ (80044f8 <GatewayThreadStart+0x2988>)
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	2ba0      	cmp	r3, #160	@ 0xa0
 80042f6:	f040 808a 	bne.w	800440e <GatewayThreadStart+0x289e>
            {
#if PRINTF_APP_GATEWAY
              waitToPrint();
 80042fa:	f007 f8a5 	bl	800b448 <waitToPrint>
              npf_snprintf(uart_buf, 200, "%u [app_gateway] The received packet is a downlink.\n",(unsigned int) xTaskGetTickCount());
 80042fe:	f01c feb5 	bl	802106c <xTaskGetTickCount>
 8004302:	4602      	mov	r2, r0
 8004304:	460b      	mov	r3, r1
 8004306:	4613      	mov	r3, r2
 8004308:	4a7c      	ldr	r2, [pc, #496]	@ (80044fc <GatewayThreadStart+0x298c>)
 800430a:	21c8      	movs	r1, #200	@ 0xc8
 800430c:	4872      	ldr	r0, [pc, #456]	@ (80044d8 <GatewayThreadStart+0x2968>)
 800430e:	f006 ff95 	bl	800b23c <npf_snprintf>
              huart2print(uart_buf, strlen(uart_buf));
 8004312:	4871      	ldr	r0, [pc, #452]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004314:	f7fb ff44 	bl	80001a0 <strlen>
 8004318:	4603      	mov	r3, r0
 800431a:	b2db      	uxtb	r3, r3
 800431c:	4619      	mov	r1, r3
 800431e:	486e      	ldr	r0, [pc, #440]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004320:	f007 f8a4 	bl	800b46c <huart2print>
#endif
              compute_mic(&rxBuf[ 0], rxLength - 4, LoRaMacNwkSKeyInit, LoRaDevAddrInit, DOWN_LINK, LR1_countDown, &mic);
 8004324:	4b76      	ldr	r3, [pc, #472]	@ (8004500 <GatewayThreadStart+0x2990>)
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	3b04      	subs	r3, #4
 800432a:	b299      	uxth	r1, r3
 800432c:	4b75      	ldr	r3, [pc, #468]	@ (8004504 <GatewayThreadStart+0x2994>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f507 7282 	add.w	r2, r7, #260	@ 0x104
 8004334:	4874      	ldr	r0, [pc, #464]	@ (8004508 <GatewayThreadStart+0x2998>)
 8004336:	9002      	str	r0, [sp, #8]
 8004338:	9301      	str	r3, [sp, #4]
 800433a:	2301      	movs	r3, #1
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004342:	4872      	ldr	r0, [pc, #456]	@ (800450c <GatewayThreadStart+0x299c>)
 8004344:	f004 fb16 	bl	8008974 <compute_mic>
              rxMicCheck = ((mic & 0xFF) << 24) | ((mic & 0xFF00) << 8) | ((mic & 0xFF0000) >> 8) | ((mic >> 24) & 0xFF); //todo: not clear why I have to do this???
 8004348:	4b6f      	ldr	r3, [pc, #444]	@ (8004508 <GatewayThreadStart+0x2998>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	061a      	lsls	r2, r3, #24
 800434e:	4b6e      	ldr	r3, [pc, #440]	@ (8004508 <GatewayThreadStart+0x2998>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	021b      	lsls	r3, r3, #8
 8004354:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004358:	431a      	orrs	r2, r3
 800435a:	4b6b      	ldr	r3, [pc, #428]	@ (8004508 <GatewayThreadStart+0x2998>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	0a1b      	lsrs	r3, r3, #8
 8004360:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004364:	431a      	orrs	r2, r3
 8004366:	4b68      	ldr	r3, [pc, #416]	@ (8004508 <GatewayThreadStart+0x2998>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	0e1b      	lsrs	r3, r3, #24
 800436c:	4313      	orrs	r3, r2
 800436e:	4a68      	ldr	r2, [pc, #416]	@ (8004510 <GatewayThreadStart+0x29a0>)
 8004370:	6013      	str	r3, [r2, #0]
              if (rxMic == rxMicCheck)
 8004372:	4b5c      	ldr	r3, [pc, #368]	@ (80044e4 <GatewayThreadStart+0x2974>)
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	4b66      	ldr	r3, [pc, #408]	@ (8004510 <GatewayThreadStart+0x29a0>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	429a      	cmp	r2, r3
 800437c:	d12a      	bne.n	80043d4 <GatewayThreadStart+0x2864>
              {
#if PRINTF_APP_GATEWAY
                waitToPrint();
 800437e:	f007 f863 	bl	800b448 <waitToPrint>
                npf_snprintf(uart_buf, 200, "%u [app_gateway] Mic is correct.\n",(unsigned int) xTaskGetTickCount());
 8004382:	f01c fe73 	bl	802106c <xTaskGetTickCount>
 8004386:	4602      	mov	r2, r0
 8004388:	460b      	mov	r3, r1
 800438a:	4613      	mov	r3, r2
 800438c:	4a61      	ldr	r2, [pc, #388]	@ (8004514 <GatewayThreadStart+0x29a4>)
 800438e:	21c8      	movs	r1, #200	@ 0xc8
 8004390:	4851      	ldr	r0, [pc, #324]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004392:	f006 ff53 	bl	800b23c <npf_snprintf>
                huart2print(uart_buf, strlen(uart_buf));
 8004396:	4850      	ldr	r0, [pc, #320]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004398:	f7fb ff02 	bl	80001a0 <strlen>
 800439c:	4603      	mov	r3, r0
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	4619      	mov	r1, r3
 80043a2:	484d      	ldr	r0, [pc, #308]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80043a4:	f007 f862 	bl	800b46c <huart2print>
#endif

#if PRINTF_APP_GATEWAY
                waitToPrint();
 80043a8:	f007 f84e 	bl	800b448 <waitToPrint>
                npf_snprintf(uart_buf, 200, "%u [app_gateway] Genuine message was received.\n",(unsigned int) xTaskGetTickCount());
 80043ac:	f01c fe5e 	bl	802106c <xTaskGetTickCount>
 80043b0:	4602      	mov	r2, r0
 80043b2:	460b      	mov	r3, r1
 80043b4:	4613      	mov	r3, r2
 80043b6:	4a58      	ldr	r2, [pc, #352]	@ (8004518 <GatewayThreadStart+0x29a8>)
 80043b8:	21c8      	movs	r1, #200	@ 0xc8
 80043ba:	4847      	ldr	r0, [pc, #284]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80043bc:	f006 ff3e 	bl	800b23c <npf_snprintf>
                huart2print(uart_buf, strlen(uart_buf));
 80043c0:	4845      	ldr	r0, [pc, #276]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80043c2:	f7fb feed 	bl	80001a0 <strlen>
 80043c6:	4603      	mov	r3, r0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	4619      	mov	r1, r3
 80043cc:	4842      	ldr	r0, [pc, #264]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80043ce:	f007 f84d 	bl	800b46c <huart2print>
              if (rxMic == rxMicCheck)
 80043d2:	e032      	b.n	800443a <GatewayThreadStart+0x28ca>
#endif
              }
              else
              {
#if PRINTF_APP_GATEWAY
                waitToPrint();
 80043d4:	f007 f838 	bl	800b448 <waitToPrint>
                npf_snprintf(uart_buf, 200, "%u [app_gateway] Mic is not correct. Received = %08lX | Calculated = %08lX\n",(unsigned int) xTaskGetTickCount(), rxMic, rxMicCheck);
 80043d8:	f01c fe48 	bl	802106c <xTaskGetTickCount>
 80043dc:	4602      	mov	r2, r0
 80043de:	460b      	mov	r3, r1
 80043e0:	4611      	mov	r1, r2
 80043e2:	4b40      	ldr	r3, [pc, #256]	@ (80044e4 <GatewayThreadStart+0x2974>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a4a      	ldr	r2, [pc, #296]	@ (8004510 <GatewayThreadStart+0x29a0>)
 80043e8:	6812      	ldr	r2, [r2, #0]
 80043ea:	9201      	str	r2, [sp, #4]
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	460b      	mov	r3, r1
 80043f0:	4a4a      	ldr	r2, [pc, #296]	@ (800451c <GatewayThreadStart+0x29ac>)
 80043f2:	21c8      	movs	r1, #200	@ 0xc8
 80043f4:	4838      	ldr	r0, [pc, #224]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80043f6:	f006 ff21 	bl	800b23c <npf_snprintf>
//                    {
//                      npf_snprintf(byteString, 3, "%02lX", rxMicCheck[i]);
//                      strcat(uart_buf, byteString);
//                    }
//                    strcat(uart_buf, ".\n");
                huart2print(uart_buf, strlen(uart_buf));
 80043fa:	4837      	ldr	r0, [pc, #220]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80043fc:	f7fb fed0 	bl	80001a0 <strlen>
 8004400:	4603      	mov	r3, r0
 8004402:	b2db      	uxtb	r3, r3
 8004404:	4619      	mov	r1, r3
 8004406:	4834      	ldr	r0, [pc, #208]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004408:	f007 f830 	bl	800b46c <huart2print>
              if (rxMic == rxMicCheck)
 800440c:	e015      	b.n	800443a <GatewayThreadStart+0x28ca>
              }
            }
            else
            {
#if PRINTF_APP_GATEWAY
              waitToPrint();
 800440e:	f007 f81b 	bl	800b448 <waitToPrint>
              npf_snprintf(uart_buf, 200, "%u [app_gateway] The received packet is not a downlink.\n",(unsigned int) xTaskGetTickCount());
 8004412:	f01c fe2b 	bl	802106c <xTaskGetTickCount>
 8004416:	4602      	mov	r2, r0
 8004418:	460b      	mov	r3, r1
 800441a:	4613      	mov	r3, r2
 800441c:	4a40      	ldr	r2, [pc, #256]	@ (8004520 <GatewayThreadStart+0x29b0>)
 800441e:	21c8      	movs	r1, #200	@ 0xc8
 8004420:	482d      	ldr	r0, [pc, #180]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004422:	f006 ff0b 	bl	800b23c <npf_snprintf>
              huart2print(uart_buf, strlen(uart_buf));
 8004426:	482c      	ldr	r0, [pc, #176]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004428:	f7fb feba 	bl	80001a0 <strlen>
 800442c:	4603      	mov	r3, r0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	4619      	mov	r1, r3
 8004432:	4829      	ldr	r0, [pc, #164]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004434:	f007 f81a 	bl	800b46c <huart2print>
            if (rxMacHeader == 0b01100000 || rxMacHeader == 0b10100000)
 8004438:	e015      	b.n	8004466 <GatewayThreadStart+0x28f6>
 800443a:	e014      	b.n	8004466 <GatewayThreadStart+0x28f6>
            }
          }
          else
          {
#if PRINTF_APP_GATEWAY
            waitToPrint();
 800443c:	f007 f804 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [app_gateway] Device address not correct.\n",(unsigned int) xTaskGetTickCount());
 8004440:	f01c fe14 	bl	802106c <xTaskGetTickCount>
 8004444:	4602      	mov	r2, r0
 8004446:	460b      	mov	r3, r1
 8004448:	4613      	mov	r3, r2
 800444a:	4a36      	ldr	r2, [pc, #216]	@ (8004524 <GatewayThreadStart+0x29b4>)
 800444c:	21c8      	movs	r1, #200	@ 0xc8
 800444e:	4822      	ldr	r0, [pc, #136]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004450:	f006 fef4 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 8004454:	4820      	ldr	r0, [pc, #128]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004456:	f7fb fea3 	bl	80001a0 <strlen>
 800445a:	4603      	mov	r3, r0
 800445c:	b2db      	uxtb	r3, r3
 800445e:	4619      	mov	r1, r3
 8004460:	481d      	ldr	r0, [pc, #116]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004462:	f007 f803 	bl	800b46c <huart2print>
#endif
          }
          if (rxACK == 1)
 8004466:	4b30      	ldr	r3, [pc, #192]	@ (8004528 <GatewayThreadStart+0x29b8>)
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d177      	bne.n	800455e <GatewayThreadStart+0x29ee>
          {
#if PRINTF_APP_GATEWAY
            waitToPrint();
 800446e:	f006 ffeb 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [app_gateway] An acknowledge from the server was received.\n",(unsigned int) xTaskGetTickCount());
 8004472:	f01c fdfb 	bl	802106c <xTaskGetTickCount>
 8004476:	4602      	mov	r2, r0
 8004478:	460b      	mov	r3, r1
 800447a:	4613      	mov	r3, r2
 800447c:	4a2b      	ldr	r2, [pc, #172]	@ (800452c <GatewayThreadStart+0x29bc>)
 800447e:	21c8      	movs	r1, #200	@ 0xc8
 8004480:	4815      	ldr	r0, [pc, #84]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004482:	f006 fedb 	bl	800b23c <npf_snprintf>
            huart2print(uart_buf, strlen(uart_buf));
 8004486:	4814      	ldr	r0, [pc, #80]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004488:	f7fb fe8a 	bl	80001a0 <strlen>
 800448c:	4603      	mov	r3, r0
 800448e:	b2db      	uxtb	r3, r3
 8004490:	4619      	mov	r1, r3
 8004492:	4811      	ldr	r0, [pc, #68]	@ (80044d8 <GatewayThreadStart+0x2968>)
 8004494:	f006 ffea 	bl	800b46c <huart2print>
 8004498:	e061      	b.n	800455e <GatewayThreadStart+0x29ee>
          }
        }
        else
        {
#if PRINTF_APP_GATEWAY
        waitToPrint();
 800449a:	f006 ffd5 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_gateway] Wrong notification value received during receive: %02X.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue);
 800449e:	f01c fde5 	bl	802106c <xTaskGetTickCount>
 80044a2:	4602      	mov	r2, r0
 80044a4:	460b      	mov	r3, r1
 80044a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80044aa:	9300      	str	r3, [sp, #0]
 80044ac:	4613      	mov	r3, r2
 80044ae:	4a20      	ldr	r2, [pc, #128]	@ (8004530 <GatewayThreadStart+0x29c0>)
 80044b0:	21c8      	movs	r1, #200	@ 0xc8
 80044b2:	4809      	ldr	r0, [pc, #36]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80044b4:	f006 fec2 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80044b8:	4807      	ldr	r0, [pc, #28]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80044ba:	f7fb fe71 	bl	80001a0 <strlen>
 80044be:	4603      	mov	r3, r0
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	4619      	mov	r1, r3
 80044c4:	4804      	ldr	r0, [pc, #16]	@ (80044d8 <GatewayThreadStart+0x2968>)
 80044c6:	f006 ffd1 	bl	800b46c <huart2print>
 80044ca:	e048      	b.n	800455e <GatewayThreadStart+0x29ee>
 80044cc:	200003c0 	.word	0x200003c0
 80044d0:	08025cd8 	.word	0x08025cd8
 80044d4:	200012a0 	.word	0x200012a0
 80044d8:	200011d8 	.word	0x200011d8
 80044dc:	200003f2 	.word	0x200003f2
 80044e0:	08026408 	.word	0x08026408
 80044e4:	200003f4 	.word	0x200003f4
 80044e8:	08026594 	.word	0x08026594
 80044ec:	2000039c 	.word	0x2000039c
 80044f0:	200003a4 	.word	0x200003a4
 80044f4:	080265b8 	.word	0x080265b8
 80044f8:	200003a1 	.word	0x200003a1
 80044fc:	080265e8 	.word	0x080265e8
 8004500:	200003a0 	.word	0x200003a0
 8004504:	20000398 	.word	0x20000398
 8004508:	20000390 	.word	0x20000390
 800450c:	20000318 	.word	0x20000318
 8004510:	200003f8 	.word	0x200003f8
 8004514:	08026620 	.word	0x08026620
 8004518:	08026644 	.word	0x08026644
 800451c:	08026674 	.word	0x08026674
 8004520:	080266c0 	.word	0x080266c0
 8004524:	080266fc 	.word	0x080266fc
 8004528:	200003ab 	.word	0x200003ab
 800452c:	0802672c 	.word	0x0802672c
 8004530:	0802676c 	.word	0x0802676c
        }
      } // End of Received message with no time-out, DIOx received
      else
      {
#if PRINTF_APP_GATEWAY
        waitToPrint();
 8004534:	f006 ff88 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_gateway] Nothing received from server.\r\n",(unsigned int) xTaskGetTickCount());
 8004538:	f01c fd98 	bl	802106c <xTaskGetTickCount>
 800453c:	4602      	mov	r2, r0
 800453e:	460b      	mov	r3, r1
 8004540:	4613      	mov	r3, r2
 8004542:	4a6a      	ldr	r2, [pc, #424]	@ (80046ec <GatewayThreadStart+0x2b7c>)
 8004544:	21c8      	movs	r1, #200	@ 0xc8
 8004546:	486a      	ldr	r0, [pc, #424]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 8004548:	f006 fe78 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 800454c:	4868      	ldr	r0, [pc, #416]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 800454e:	f7fb fe27 	bl	80001a0 <strlen>
 8004552:	4603      	mov	r3, r0
 8004554:	b2db      	uxtb	r3, r3
 8004556:	4619      	mov	r1, r3
 8004558:	4865      	ldr	r0, [pc, #404]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 800455a:	f006 ff87 	bl	800b46c <huart2print>
#endif
      }

      radioBusy = 0;
 800455e:	4b65      	ldr	r3, [pc, #404]	@ (80046f4 <GatewayThreadStart+0x2b84>)
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]
      LR1_countUp++;
 8004564:	4b64      	ldr	r3, [pc, #400]	@ (80046f8 <GatewayThreadStart+0x2b88>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	3301      	adds	r3, #1
 800456a:	4a63      	ldr	r2, [pc, #396]	@ (80046f8 <GatewayThreadStart+0x2b88>)
 800456c:	6013      	str	r3, [r2, #0]
      //
      // Put Radio to sleep:
      //
      GoToStandby(0);
 800456e:	2000      	movs	r0, #0
 8004570:	f01a fc8a 	bl	801ee88 <GoToStandby>
      vTaskDelay(200U);
 8004574:	f04f 00c8 	mov.w	r0, #200	@ 0xc8
 8004578:	f04f 0100 	mov.w	r1, #0
 800457c:	f01c fb26 	bl	8020bcc <vTaskDelay>
      SX1280SetSleep();
 8004580:	f01a fc72 	bl	801ee68 <SX1280SetSleep>
//    vTaskDelay(10U);
//    USER_LED_GPIO_Port->BSRR = (uint32_t)USER_LED_Pin;
//    vTaskDelay(10U);
//    USER_LED_GPIO_Port->BSRR = (uint32_t)USER_LED_Pin;

    HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8004584:	2201      	movs	r2, #1
 8004586:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800458a:	485c      	ldr	r0, [pc, #368]	@ (80046fc <GatewayThreadStart+0x2b8c>)
 800458c:	f015 fe10 	bl	801a1b0 <HAL_GPIO_WritePin>
//    SX1280SetSleep();
//    vTaskDelay(100U);



    totalCycleTime = xTaskGetTickCount() - timeStampIMUCycleStart;  // calculate cycle time
 8004590:	f01c fd6c 	bl	802106c <xTaskGetTickCount>
 8004594:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8004598:	ebb0 0802 	subs.w	r8, r0, r2
 800459c:	eb61 0903 	sbc.w	r9, r1, r3
 80045a0:	e9c7 8962 	strd	r8, r9, [r7, #392]	@ 0x188
#if SLEEPTIME1MINUTE
    //for test purposes, 1 minute:
    offTime = 61000 - totalCycleTime;                               // calculate remaining waiting time for 1 minute cycle (+ 1s extra per minute)
 80045a4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80045a8:	f5c3 436e 	rsb	r3, r3, #60928	@ 0xee00
 80045ac:	3348      	adds	r3, #72	@ 0x48
 80045ae:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
#else
    offTime = 305000 - totalCycleTime;                              // calculate remaining waiting time for 5 minutes cycle (+ 1s extra per minute)
#endif
    offTimeLptimer = offTime /8;
 80045b2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80045b6:	08db      	lsrs	r3, r3, #3
 80045b8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
// LPTIM: 8ms per period unit
#if PRINTF_APP_GATEWAY
    waitToPrint();
 80045bc:	f006 ff44 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_gateway] Total cycle time = %ums, Put CPU to sleep for %ums.\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int) totalCycleTime, (unsigned int) offTime);
 80045c0:	f01c fd54 	bl	802106c <xTaskGetTickCount>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	4611      	mov	r1, r2
 80045ca:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80045ce:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80045d2:	9201      	str	r2, [sp, #4]
 80045d4:	9300      	str	r3, [sp, #0]
 80045d6:	460b      	mov	r3, r1
 80045d8:	4a49      	ldr	r2, [pc, #292]	@ (8004700 <GatewayThreadStart+0x2b90>)
 80045da:	21c8      	movs	r1, #200	@ 0xc8
 80045dc:	4844      	ldr	r0, [pc, #272]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 80045de:	f006 fe2d 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80045e2:	4843      	ldr	r0, [pc, #268]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 80045e4:	f7fb fddc 	bl	80001a0 <strlen>
 80045e8:	4603      	mov	r3, r0
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	4619      	mov	r1, r3
 80045ee:	4840      	ldr	r0, [pc, #256]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 80045f0:	f006 ff3c 	bl	800b46c <huart2print>
//    }

//20240401 put to comment, needs to be reviewed
//    __HAL_TIM_SET_AUTORELOAD(&hlptim1, 1250);
//    __HAL_TIM_SET_COUNTER(&hlptim1, 1250);
    LPTIM1->ARR = offTimeLptimer;
 80045f4:	4a43      	ldr	r2, [pc, #268]	@ (8004704 <GatewayThreadStart+0x2b94>)
 80045f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80045fa:	6193      	str	r3, [r2, #24]
    hlptim1.Init.Period = offTimeLptimer;
 80045fc:	4a42      	ldr	r2, [pc, #264]	@ (8004708 <GatewayThreadStart+0x2b98>)
 80045fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004602:	6213      	str	r3, [r2, #32]
    HAL_LPTIM_Init(&hlptim1);
 8004604:	4840      	ldr	r0, [pc, #256]	@ (8004708 <GatewayThreadStart+0x2b98>)
 8004606:	f016 f833 	bl	801a670 <HAL_LPTIM_Init>

    //
    // start the Low Power Timer first time to generate a wake-up interrupt in 10s
    //

    HAL_LPTIM_Counter_Start_IT(&hlptim1);
 800460a:	483f      	ldr	r0, [pc, #252]	@ (8004708 <GatewayThreadStart+0x2b98>)
 800460c:	f016 f90e 	bl	801a82c <HAL_LPTIM_Counter_Start_IT>
    __HAL_LPTIM_DISABLE_IT(&hlptim1, LPTIM_IT_ARROK);
 8004610:	4b3d      	ldr	r3, [pc, #244]	@ (8004708 <GatewayThreadStart+0x2b98>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	4b3c      	ldr	r3, [pc, #240]	@ (8004708 <GatewayThreadStart+0x2b98>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 0210 	bic.w	r2, r2, #16
 800461e:	609a      	str	r2, [r3, #8]
//    HAL_PWR_EnterSTANDBYMode();

    //
    //check status of LED:
    //
    calibrationActiveOld = calibrationActive;
 8004620:	4b3a      	ldr	r3, [pc, #232]	@ (800470c <GatewayThreadStart+0x2b9c>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a3a      	ldr	r2, [pc, #232]	@ (8004710 <GatewayThreadStart+0x2ba0>)
 8004626:	6013      	str	r3, [r2, #0]
    calibrationActive = 0;
 8004628:	4b38      	ldr	r3, [pc, #224]	@ (800470c <GatewayThreadStart+0x2b9c>)
 800462a:	2200      	movs	r2, #0
 800462c:	601a      	str	r2, [r3, #0]
    regVal = READ_REG(GPIOB->ODR);
 800462e:	4b33      	ldr	r3, [pc, #204]	@ (80046fc <GatewayThreadStart+0x2b8c>)
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    regVal &= GPIO_ODR_OD13_Msk;
 8004636:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800463a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800463e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    if (!regVal)
 8004642:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8004646:	2b00      	cmp	r3, #0
 8004648:	d115      	bne.n	8004676 <GatewayThreadStart+0x2b06>
    {
#if PRINTF_APP_GATEWAY
      waitToPrint();
 800464a:	f006 fefd 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "[Gateway] LED is ON, switch off LED\r\n");
 800464e:	4a31      	ldr	r2, [pc, #196]	@ (8004714 <GatewayThreadStart+0x2ba4>)
 8004650:	21c8      	movs	r1, #200	@ 0xc8
 8004652:	4827      	ldr	r0, [pc, #156]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 8004654:	f006 fdf2 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8004658:	4825      	ldr	r0, [pc, #148]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 800465a:	f7fb fda1 	bl	80001a0 <strlen>
 800465e:	4603      	mov	r3, r0
 8004660:	b2db      	uxtb	r3, r3
 8004662:	4619      	mov	r1, r3
 8004664:	4822      	ldr	r0, [pc, #136]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 8004666:	f006 ff01 	bl	800b46c <huart2print>
#endif
      HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 800466a:	2201      	movs	r2, #1
 800466c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004670:	4822      	ldr	r0, [pc, #136]	@ (80046fc <GatewayThreadStart+0x2b8c>)
 8004672:	f015 fd9d 	bl	801a1b0 <HAL_GPIO_WritePin>
    }
    //
    // Put the STM32 in low power mode 0 until the wake-up interrupt is received
    //
//20240810
    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8004676:	2101      	movs	r1, #1
 8004678:	2001      	movs	r0, #1
 800467a:	f016 fb93 	bl	801ada4 <HAL_PWR_EnterSTOPMode>
    HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 800467e:	4822      	ldr	r0, [pc, #136]	@ (8004708 <GatewayThreadStart+0x2b98>)
 8004680:	f016 f91d 	bl	801a8be <HAL_LPTIM_Counter_Stop_IT>

    //20240520 After wake up, the UART starts up at a speed of 1000000 bps!!
    //todo
    calibrationActive = calibrationActiveOld;
 8004684:	4b22      	ldr	r3, [pc, #136]	@ (8004710 <GatewayThreadStart+0x2ba0>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a20      	ldr	r2, [pc, #128]	@ (800470c <GatewayThreadStart+0x2b9c>)
 800468a:	6013      	str	r3, [r2, #0]
#if PRINTF_APP_GATEWAY
    waitToPrint();
 800468c:	f006 fedc 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_gateway] Awake after measurement %d of a complete cycle.\r\n",(unsigned int) xTaskGetTickCount(), numberOfMeas);
 8004690:	f01c fcec 	bl	802106c <xTaskGetTickCount>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4b1f      	ldr	r3, [pc, #124]	@ (8004718 <GatewayThreadStart+0x2ba8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	4613      	mov	r3, r2
 80046a0:	4a1e      	ldr	r2, [pc, #120]	@ (800471c <GatewayThreadStart+0x2bac>)
 80046a2:	21c8      	movs	r1, #200	@ 0xc8
 80046a4:	4812      	ldr	r0, [pc, #72]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 80046a6:	f006 fdc9 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80046aa:	4811      	ldr	r0, [pc, #68]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 80046ac:	f7fb fd78 	bl	80001a0 <strlen>
 80046b0:	4603      	mov	r3, r0
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	4619      	mov	r1, r3
 80046b6:	480e      	ldr	r0, [pc, #56]	@ (80046f0 <GatewayThreadStart+0x2b80>)
 80046b8:	f006 fed8 	bl	800b46c <huart2print>

//    //
//    // Switch on ADC:
//    //
//    HAL_ADC_MspInit(&hadc4);
    totalCycleTime += offTime;
 80046bc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80046c0:	2200      	movs	r2, #0
 80046c2:	461c      	mov	r4, r3
 80046c4:	4615      	mov	r5, r2
 80046c6:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 80046ca:	eb12 0a04 	adds.w	sl, r2, r4
 80046ce:	eb43 0b05 	adc.w	fp, r3, r5
 80046d2:	e9c7 ab62 	strd	sl, fp, [r7, #392]	@ 0x188

    if (numberOfMeas == 3)
 80046d6:	4b10      	ldr	r3, [pc, #64]	@ (8004718 <GatewayThreadStart+0x2ba8>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2b03      	cmp	r3, #3
 80046dc:	f47d aabd 	bne.w	8001c5a <GatewayThreadStart+0xea>
    {
      numberOfMeas = 0;
 80046e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004718 <GatewayThreadStart+0x2ba8>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
    timeStampIMUCycleStart = xTaskGetTickCount();
 80046e6:	f7fd bab8 	b.w	8001c5a <GatewayThreadStart+0xea>
 80046ea:	bf00      	nop
 80046ec:	080267b8 	.word	0x080267b8
 80046f0:	200011d8 	.word	0x200011d8
 80046f4:	200013d0 	.word	0x200013d0
 80046f8:	20000394 	.word	0x20000394
 80046fc:	42020400 	.word	0x42020400
 8004700:	080267ec 	.word	0x080267ec
 8004704:	46004400 	.word	0x46004400
 8004708:	20000e1c 	.word	0x20000e1c
 800470c:	20000030 	.word	0x20000030
 8004710:	20000450 	.word	0x20000450
 8004714:	08026834 	.word	0x08026834
 8004718:	20000454 	.word	0x20000454
 800471c:	0802685c 	.word	0x0802685c

08004720 <GatewayNotifyFromISR>:
  }
}


void GatewayNotifyFromISR(uint32_t notValue)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af02      	add	r7, sp, #8
 8004726:	6078      	str	r0, [r7, #4]
  BaseType_t xHigherPriorityTaskWoken;
  xHigherPriorityTaskWoken = pdFALSE;
 8004728:	2300      	movs	r3, #0
 800472a:	60fb      	str	r3, [r7, #12]
  if (gatewayThreadHandler != NULL)
 800472c:	4b0d      	ldr	r3, [pc, #52]	@ (8004764 <GatewayNotifyFromISR+0x44>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00b      	beq.n	800474c <GatewayNotifyFromISR+0x2c>
  {
    xTaskNotifyFromISR(gatewayThreadHandler, notValue, eSetBits, &xHigherPriorityTaskWoken);
 8004734:	4b0b      	ldr	r3, [pc, #44]	@ (8004764 <GatewayNotifyFromISR+0x44>)
 8004736:	6818      	ldr	r0, [r3, #0]
 8004738:	f107 030c 	add.w	r3, r7, #12
 800473c:	9301      	str	r3, [sp, #4]
 800473e:	2300      	movs	r3, #0
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	2301      	movs	r3, #1
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	2100      	movs	r1, #0
 8004748:	f01d fc0e 	bl	8021f68 <xTaskGenericNotifyFromISR>
  }
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <GatewayNotifyFromISR+0x3a>
 8004752:	4b05      	ldr	r3, [pc, #20]	@ (8004768 <GatewayNotifyFromISR+0x48>)
 8004754:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004758:	601a      	str	r2, [r3, #0]
}
 800475a:	bf00      	nop
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	2000045c 	.word	0x2000045c
 8004768:	e000ed04 	.word	0xe000ed04

0800476c <GatewayNotify>:

void GatewayNotify(uint32_t notValue)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af02      	add	r7, sp, #8
 8004772:	6078      	str	r0, [r7, #4]
  if (gatewayThreadHandler != NULL)
 8004774:	4b08      	ldr	r3, [pc, #32]	@ (8004798 <GatewayNotify+0x2c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d008      	beq.n	800478e <GatewayNotify+0x22>
  {
    xTaskNotify(gatewayThreadHandler, notValue, eSetBits);
 800477c:	4b06      	ldr	r3, [pc, #24]	@ (8004798 <GatewayNotify+0x2c>)
 800477e:	6818      	ldr	r0, [r3, #0]
 8004780:	2300      	movs	r3, #0
 8004782:	9300      	str	r3, [sp, #0]
 8004784:	2301      	movs	r3, #1
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	2100      	movs	r1, #0
 800478a:	f01d fae7 	bl	8021d5c <xTaskGenericNotify>
  }
}
 800478e:	bf00      	nop
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	2000045c 	.word	0x2000045c

0800479c <app_hal_sync_notify_fromISR>:
    previousTickCountRTCPP = tickCountRTCPPS;
  }
}

void app_hal_sync_notify_fromISR(uint32_t notValue)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af02      	add	r7, sp, #8
 80047a2:	6078      	str	r0, [r7, #4]
  BaseType_t xHigherPriorityTaskWoken;
  xHigherPriorityTaskWoken = pdFALSE;
 80047a4:	2300      	movs	r3, #0
 80047a6:	60fb      	str	r3, [r7, #12]
  if (halSyncThreadHandler != NULL)
 80047a8:	4b0d      	ldr	r3, [pc, #52]	@ (80047e0 <app_hal_sync_notify_fromISR+0x44>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00b      	beq.n	80047c8 <app_hal_sync_notify_fromISR+0x2c>
  {
    xTaskNotifyFromISR(halSyncThreadHandler, notValue, eSetBits, &xHigherPriorityTaskWoken);
 80047b0:	4b0b      	ldr	r3, [pc, #44]	@ (80047e0 <app_hal_sync_notify_fromISR+0x44>)
 80047b2:	6818      	ldr	r0, [r3, #0]
 80047b4:	f107 030c 	add.w	r3, r7, #12
 80047b8:	9301      	str	r3, [sp, #4]
 80047ba:	2300      	movs	r3, #0
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	2301      	movs	r3, #1
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	2100      	movs	r1, #0
 80047c4:	f01d fbd0 	bl	8021f68 <xTaskGenericNotifyFromISR>
  }
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d003      	beq.n	80047d6 <app_hal_sync_notify_fromISR+0x3a>
 80047ce:	4b05      	ldr	r3, [pc, #20]	@ (80047e4 <app_hal_sync_notify_fromISR+0x48>)
 80047d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047d4:	601a      	str	r2, [r3, #0]
}
 80047d6:	bf00      	nop
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20000460 	.word	0x20000460
 80047e4:	e000ed04 	.word	0xe000ed04

080047e8 <inv_device_poll>:
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  if(dev->vt->poll)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d008      	beq.n	800480c <inv_device_poll+0x24>
    return dev->vt->poll(dev->instance);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	6812      	ldr	r2, [r2, #0]
 8004804:	4610      	mov	r0, r2
 8004806:	4798      	blx	r3
 8004808:	4603      	mov	r3, r0
 800480a:	e001      	b.n	8004810 <inv_device_poll+0x28>
  return INV_ERROR_NIMPL;
 800480c:	f06f 0301 	mvn.w	r3, #1
}
 8004810:	4618      	mov	r0, r3
 8004812:	3708      	adds	r7, #8
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <inv_device_ping_sensor>:
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d003      	beq.n	8004830 <inv_device_ping_sensor+0x18>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d106      	bne.n	800483e <inv_device_ping_sensor+0x26>
 8004830:	4b0d      	ldr	r3, [pc, #52]	@ (8004868 <inv_device_ping_sensor+0x50>)
 8004832:	4a0e      	ldr	r2, [pc, #56]	@ (800486c <inv_device_ping_sensor+0x54>)
 8004834:	f240 1121 	movw	r1, #289	@ 0x121
 8004838:	480d      	ldr	r0, [pc, #52]	@ (8004870 <inv_device_ping_sensor+0x58>)
 800483a:	f01e fc77 	bl	802312c <__assert_func>
	if(dev->vt->ping_sensor)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d009      	beq.n	800485c <inv_device_ping_sensor+0x44>
		return dev->vt->ping_sensor(dev->instance, sensor);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	6812      	ldr	r2, [r2, #0]
 8004852:	6839      	ldr	r1, [r7, #0]
 8004854:	4610      	mov	r0, r2
 8004856:	4798      	blx	r3
 8004858:	4603      	mov	r3, r0
 800485a:	e001      	b.n	8004860 <inv_device_ping_sensor+0x48>
	return INV_ERROR_NIMPL;
 800485c:	f06f 0301 	mvn.w	r3, #1
}
 8004860:	4618      	mov	r0, r3
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	080268c8 	.word	0x080268c8
 800486c:	0802d8ac 	.word	0x0802d8ac
 8004870:	080268d8 	.word	0x080268d8

08004874 <inv_device_start_sensor>:
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <inv_device_start_sensor+0x18>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d106      	bne.n	800489a <inv_device_start_sensor+0x26>
 800488c:	4b0d      	ldr	r3, [pc, #52]	@ (80048c4 <inv_device_start_sensor+0x50>)
 800488e:	4a0e      	ldr	r2, [pc, #56]	@ (80048c8 <inv_device_start_sensor+0x54>)
 8004890:	f240 1151 	movw	r1, #337	@ 0x151
 8004894:	480d      	ldr	r0, [pc, #52]	@ (80048cc <inv_device_start_sensor+0x58>)
 8004896:	f01e fc49 	bl	802312c <__assert_func>
	if(dev->vt->enable_sensor)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d009      	beq.n	80048b8 <inv_device_start_sensor+0x44>
		return dev->vt->enable_sensor(dev->instance, sensor, 1);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	6810      	ldr	r0, [r2, #0]
 80048ae:	2201      	movs	r2, #1
 80048b0:	6839      	ldr	r1, [r7, #0]
 80048b2:	4798      	blx	r3
 80048b4:	4603      	mov	r3, r0
 80048b6:	e001      	b.n	80048bc <inv_device_start_sensor+0x48>
	return INV_ERROR_NIMPL;
 80048b8:	f06f 0301 	mvn.w	r3, #1
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	080268c8 	.word	0x080268c8
 80048c8:	0802d8e4 	.word	0x0802d8e4
 80048cc:	080268d8 	.word	0x080268d8

080048d0 <inv_device_stop_sensor>:
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d003      	beq.n	80048e8 <inv_device_stop_sensor+0x18>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d106      	bne.n	80048f6 <inv_device_stop_sensor+0x26>
 80048e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004920 <inv_device_stop_sensor+0x50>)
 80048ea:	4a0e      	ldr	r2, [pc, #56]	@ (8004924 <inv_device_stop_sensor+0x54>)
 80048ec:	f44f 71b3 	mov.w	r1, #358	@ 0x166
 80048f0:	480d      	ldr	r0, [pc, #52]	@ (8004928 <inv_device_stop_sensor+0x58>)
 80048f2:	f01e fc1b 	bl	802312c <__assert_func>
	if(dev->vt->enable_sensor)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d009      	beq.n	8004914 <inv_device_stop_sensor+0x44>
		return dev->vt->enable_sensor(dev->instance, sensor, 0);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	6810      	ldr	r0, [r2, #0]
 800490a:	2200      	movs	r2, #0
 800490c:	6839      	ldr	r1, [r7, #0]
 800490e:	4798      	blx	r3
 8004910:	4603      	mov	r3, r0
 8004912:	e001      	b.n	8004918 <inv_device_stop_sensor+0x48>
	return INV_ERROR_NIMPL;
 8004914:	f06f 0301 	mvn.w	r3, #1
}
 8004918:	4618      	mov	r0, r3
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	080268c8 	.word	0x080268c8
 8004924:	0802d8fc 	.word	0x0802d8fc
 8004928:	080268d8 	.word	0x080268d8

0800492c <inv_device_set_sensor_period_us>:
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
	assert(dev && dev->vt);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d003      	beq.n	8004946 <inv_device_set_sensor_period_us+0x1a>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <inv_device_set_sensor_period_us+0x28>
 8004946:	4b0e      	ldr	r3, [pc, #56]	@ (8004980 <inv_device_set_sensor_period_us+0x54>)
 8004948:	4a0e      	ldr	r2, [pc, #56]	@ (8004984 <inv_device_set_sensor_period_us+0x58>)
 800494a:	f240 117f 	movw	r1, #383	@ 0x17f
 800494e:	480e      	ldr	r0, [pc, #56]	@ (8004988 <inv_device_set_sensor_period_us+0x5c>)
 8004950:	f01e fbec 	bl	802312c <__assert_func>
	if(dev->vt->set_sensor_period_us)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495a:	2b00      	cmp	r3, #0
 800495c:	d009      	beq.n	8004972 <inv_device_set_sensor_period_us+0x46>
		return dev->vt->set_sensor_period_us(dev->instance, sensor, period);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	6810      	ldr	r0, [r2, #0]
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	68b9      	ldr	r1, [r7, #8]
 800496c:	4798      	blx	r3
 800496e:	4603      	mov	r3, r0
 8004970:	e001      	b.n	8004976 <inv_device_set_sensor_period_us+0x4a>
	return INV_ERROR_NIMPL;
 8004972:	f06f 0301 	mvn.w	r3, #1
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	080268c8 	.word	0x080268c8
 8004984:	0802d8c4 	.word	0x0802d8c4
 8004988:	080268d8 	.word	0x080268d8

0800498c <inv_device_set_sensor_period>:
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
	return inv_device_set_sensor_period_us(dev, sensor, period*1000U);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800499e:	fb02 f303 	mul.w	r3, r2, r3
 80049a2:	461a      	mov	r2, r3
 80049a4:	68b9      	ldr	r1, [r7, #8]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f7ff ffc0 	bl	800492c <inv_device_set_sensor_period_us>
 80049ac:	4603      	mov	r3, r0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
	...

080049b8 <inv_device_set_sensor_config>:
{
 80049b8:	b590      	push	{r4, r7, lr}
 80049ba:	b087      	sub	sp, #28
 80049bc:	af02      	add	r7, sp, #8
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	607a      	str	r2, [r7, #4]
 80049c4:	603b      	str	r3, [r7, #0]
	assert(dev && dev->vt);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <inv_device_set_sensor_config+0x1c>
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d106      	bne.n	80049e2 <inv_device_set_sensor_config+0x2a>
 80049d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004a14 <inv_device_set_sensor_config+0x5c>)
 80049d6:	4a10      	ldr	r2, [pc, #64]	@ (8004a18 <inv_device_set_sensor_config+0x60>)
 80049d8:	f240 2189 	movw	r1, #649	@ 0x289
 80049dc:	480f      	ldr	r0, [pc, #60]	@ (8004a1c <inv_device_set_sensor_config+0x64>)
 80049de:	f01e fba5 	bl	802312c <__assert_func>
	if(dev->vt->set_sensor_config)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00c      	beq.n	8004a06 <inv_device_set_sensor_config+0x4e>
		return dev->vt->set_sensor_config(dev->instance, sensor, settings, arg, size);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6818      	ldr	r0, [r3, #0]
 80049f6:	8c3b      	ldrh	r3, [r7, #32]
 80049f8:	9300      	str	r3, [sp, #0]
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	68b9      	ldr	r1, [r7, #8]
 8004a00:	47a0      	blx	r4
 8004a02:	4603      	mov	r3, r0
 8004a04:	e001      	b.n	8004a0a <inv_device_set_sensor_config+0x52>
	return INV_ERROR_NIMPL;
 8004a06:	f06f 0301 	mvn.w	r3, #1
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3714      	adds	r7, #20
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd90      	pop	{r4, r7, pc}
 8004a12:	bf00      	nop
 8004a14:	080268c8 	.word	0x080268c8
 8004a18:	0802d86c 	.word	0x0802d86c
 8004a1c:	080268d8 	.word	0x080268d8

08004a20 <inv_device_get_sensor_config>:
{
 8004a20:	b590      	push	{r4, r7, lr}
 8004a22:	b087      	sub	sp, #28
 8004a24:	af02      	add	r7, sp, #8
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
 8004a2c:	603b      	str	r3, [r7, #0]
	assert(dev && dev->vt);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <inv_device_get_sensor_config+0x1c>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d106      	bne.n	8004a4a <inv_device_get_sensor_config+0x2a>
 8004a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8004a7c <inv_device_get_sensor_config+0x5c>)
 8004a3e:	4a10      	ldr	r2, [pc, #64]	@ (8004a80 <inv_device_get_sensor_config+0x60>)
 8004a40:	f240 21aa 	movw	r1, #682	@ 0x2aa
 8004a44:	480f      	ldr	r0, [pc, #60]	@ (8004a84 <inv_device_get_sensor_config+0x64>)
 8004a46:	f01e fb71 	bl	802312c <__assert_func>
	if(dev->vt->get_sensor_config)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00c      	beq.n	8004a6e <inv_device_get_sensor_config+0x4e>
		return dev->vt->get_sensor_config(dev->instance, sensor, settings, value, size);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6818      	ldr	r0, [r3, #0]
 8004a5e:	8c3b      	ldrh	r3, [r7, #32]
 8004a60:	9300      	str	r3, [sp, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	68b9      	ldr	r1, [r7, #8]
 8004a68:	47a0      	blx	r4
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	e001      	b.n	8004a72 <inv_device_get_sensor_config+0x52>
	return INV_ERROR_NIMPL;
 8004a6e:	f06f 0301 	mvn.w	r3, #1
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd90      	pop	{r4, r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	080268c8 	.word	0x080268c8
 8004a80:	0802d88c 	.word	0x0802d88c
 8004a84:	080268d8 	.word	0x080268d8

08004a88 <inv_device_icm20948_get_base>:
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	if(self)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <inv_device_icm20948_get_base+0x12>
		return &self->base;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	e000      	b.n	8004a9c <inv_device_icm20948_get_base+0x14>
	return 0;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <ImuThreadInit>:
int64_t	quatX64b;
int64_t	quatY64b;
int64_t	quatZ64b;

void ImuThreadInit()
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af02      	add	r7, sp, #8
  if (xTaskCreate ((TaskFunction_t)ImuThreadStart, "ImuThread", (configSTACK_DEPTH_TYPE)512, NULL, osPriorityHigh, &imuThreadHandler) != pdPASS)
 8004aae:	4b13      	ldr	r3, [pc, #76]	@ (8004afc <ImuThreadInit+0x54>)
 8004ab0:	9301      	str	r3, [sp, #4]
 8004ab2:	2328      	movs	r3, #40	@ 0x28
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004abc:	4910      	ldr	r1, [pc, #64]	@ (8004b00 <ImuThreadInit+0x58>)
 8004abe:	4811      	ldr	r0, [pc, #68]	@ (8004b04 <ImuThreadInit+0x5c>)
 8004ac0:	f01b fe96 	bl	80207f0 <xTaskCreate>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d014      	beq.n	8004af4 <ImuThreadInit+0x4c>
  {
#if PRINTF_APP_IMU
    waitToPrint();
 8004aca:	f006 fcbd 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] IMU thread Could not be started.\n",(unsigned int) xTaskGetTickCount());
 8004ace:	f01c facd 	bl	802106c <xTaskGetTickCount>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	4613      	mov	r3, r2
 8004ad8:	4a0b      	ldr	r2, [pc, #44]	@ (8004b08 <ImuThreadInit+0x60>)
 8004ada:	21c8      	movs	r1, #200	@ 0xc8
 8004adc:	480b      	ldr	r0, [pc, #44]	@ (8004b0c <ImuThreadInit+0x64>)
 8004ade:	f006 fbad 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8004ae2:	480a      	ldr	r0, [pc, #40]	@ (8004b0c <ImuThreadInit+0x64>)
 8004ae4:	f7fb fb5c 	bl	80001a0 <strlen>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	4619      	mov	r1, r3
 8004aee:	4807      	ldr	r0, [pc, #28]	@ (8004b0c <ImuThreadInit+0x64>)
 8004af0:	f006 fcbc 	bl	800b46c <huart2print>
#endif
  }
}
 8004af4:	bf00      	nop
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	20000468 	.word	0x20000468
 8004b00:	0802690c 	.word	0x0802690c
 8004b04:	08004b11 	.word	0x08004b11
 8004b08:	08026918 	.word	0x08026918
 8004b0c:	200011d8 	.word	0x200011d8

08004b10 <ImuThreadStart>:

void ImuThreadStart(const void * params)
{
 8004b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b14:	b09d      	sub	sp, #116	@ 0x74
 8004b16:	af04      	add	r7, sp, #16
 8004b18:	60f8      	str	r0, [r7, #12]
//  uint32_t   notificationValue = 0;                     // Used to identify where the notification is coming from.
#if PRINTF_APP_IMU
  waitToPrint();
 8004b1a:	f006 fc95 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] [ImuThread] Started.\n",(unsigned int) xTaskGetTickCount());
 8004b1e:	f01c faa5 	bl	802106c <xTaskGetTickCount>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4613      	mov	r3, r2
 8004b28:	4abf      	ldr	r2, [pc, #764]	@ (8004e28 <ImuThreadStart+0x318>)
 8004b2a:	21c8      	movs	r1, #200	@ 0xc8
 8004b2c:	48bf      	ldr	r0, [pc, #764]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004b2e:	f006 fb85 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8004b32:	48be      	ldr	r0, [pc, #760]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004b34:	f7fb fb34 	bl	80001a0 <strlen>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	48bb      	ldr	r0, [pc, #748]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004b40:	f006 fc94 	bl	800b46c <huart2print>
#endif

  int rc = 0;
 8004b44:	2300      	movs	r3, #0
 8004b46:	65fb      	str	r3, [r7, #92]	@ 0x5c
  unsigned i = 0;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	65bb      	str	r3, [r7, #88]	@ 0x58
  uint8_t whoami = 0xFF;
 8004b4c:	23ff      	movs	r3, #255	@ 0xff
 8004b4e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  uint32_t whileIterations = 0; // to prevent lock into while loop
 8004b52:	2300      	movs	r3, #0
 8004b54:	657b      	str	r3, [r7, #84]	@ 0x54
 * - reference to listener that will catch sensor events,
 * - a static buffer for the driver to use as a temporary buffer
 * - various driver option
 */

  select_userbank(ub_0);
 8004b56:	2000      	movs	r0, #0
 8004b58:	f005 f82e 	bl	8009bb8 <select_userbank>
  inv_device_icm20948_init(&device_icm20948, idd_io_hal_get_serif_instance_spi(), &sensor_listener, dmp3_image, sizeof(dmp3_image));
 8004b5c:	f005 f904 	bl	8009d68 <idd_io_hal_get_serif_instance_spi>
 8004b60:	4601      	mov	r1, r0
 8004b62:	f243 73d2 	movw	r3, #14290	@ 0x37d2
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	4bb1      	ldr	r3, [pc, #708]	@ (8004e30 <ImuThreadStart+0x320>)
 8004b6a:	4ab2      	ldr	r2, [pc, #712]	@ (8004e34 <ImuThreadStart+0x324>)
 8004b6c:	48b2      	ldr	r0, [pc, #712]	@ (8004e38 <ImuThreadStart+0x328>)
 8004b6e:	f007 fc1f 	bl	800c3b0 <inv_device_icm20948_init>

  vTaskDelay(100U);
 8004b72:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8004b76:	f04f 0100 	mov.w	r1, #0
 8004b7a:	f01c f827 	bl	8020bcc <vTaskDelay>

  device = inv_device_icm20948_get_base(&device_icm20948); // Simply get generic device handle from icm20948 Device
 8004b7e:	48ae      	ldr	r0, [pc, #696]	@ (8004e38 <ImuThreadStart+0x328>)
 8004b80:	f7ff ff82 	bl	8004a88 <inv_device_icm20948_get_base>
 8004b84:	4603      	mov	r3, r0
 8004b86:	4aad      	ldr	r2, [pc, #692]	@ (8004e3c <ImuThreadStart+0x32c>)
 8004b88:	6013      	str	r3, [r2, #0]

  vTaskDelay(100U);
 8004b8a:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8004b8e:	f04f 0100 	mov.w	r1, #0
 8004b92:	f01c f81b 	bl	8020bcc <vTaskDelay>

  /* Check WHOAMI */
  if((rc = inv_device_icm20948_whoami(device, &whoami)) != 0)
 8004b96:	4ba9      	ldr	r3, [pc, #676]	@ (8004e3c <ImuThreadStart+0x32c>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f107 023b 	add.w	r2, r7, #59	@ 0x3b
 8004b9e:	4611      	mov	r1, r2
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f007 fcc9 	bl	800c538 <inv_device_icm20948_whoami>
 8004ba6:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8004ba8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d012      	beq.n	8004bd4 <ImuThreadStart+0xc4>
  {
    waitToPrint();
 8004bae:	f006 fc4b 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Error %d when reading WHOAMI value\r\n", rc);
 8004bb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bb4:	4aa2      	ldr	r2, [pc, #648]	@ (8004e40 <ImuThreadStart+0x330>)
 8004bb6:	2164      	movs	r1, #100	@ 0x64
 8004bb8:	489c      	ldr	r0, [pc, #624]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004bba:	f006 fb3f 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8004bbe:	489b      	ldr	r0, [pc, #620]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004bc0:	f7fb faee 	bl	80001a0 <strlen>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	4619      	mov	r1, r3
 8004bca:	4898      	ldr	r0, [pc, #608]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004bcc:	f006 fc4e 	bl	800b46c <huart2print>
    return rc;
 8004bd0:	f000 bc88 	b.w	80054e4 <ImuThreadStart+0x9d4>
  }
  if(whoami == 0 || whoami == 0xFF)
 8004bd4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d003      	beq.n	8004be4 <ImuThreadStart+0xd4>
 8004bdc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004be0:	2bff      	cmp	r3, #255	@ 0xff
 8004be2:	d113      	bne.n	8004c0c <ImuThreadStart+0xfc>
  {
    waitToPrint();
 8004be4:	f006 fc30 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Unexpected WHOAMI value 0x%X. Aborting setup.\r\n", whoami);
 8004be8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004bec:	4a95      	ldr	r2, [pc, #596]	@ (8004e44 <ImuThreadStart+0x334>)
 8004bee:	2164      	movs	r1, #100	@ 0x64
 8004bf0:	488e      	ldr	r0, [pc, #568]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004bf2:	f006 fb23 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8004bf6:	488d      	ldr	r0, [pc, #564]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004bf8:	f7fb fad2 	bl	80001a0 <strlen>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	4619      	mov	r1, r3
 8004c02:	488a      	ldr	r0, [pc, #552]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c04:	f006 fc32 	bl	800b46c <huart2print>
    return INV_ERROR;
 8004c08:	f000 bc6c 	b.w	80054e4 <ImuThreadStart+0x9d4>
  }
  else
  {
    waitToPrint();
 8004c0c:	f006 fc1c 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "WHOAMI value: 0x%X.\r\n", whoami);
 8004c10:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004c14:	4a8c      	ldr	r2, [pc, #560]	@ (8004e48 <ImuThreadStart+0x338>)
 8004c16:	2164      	movs	r1, #100	@ 0x64
 8004c18:	4884      	ldr	r0, [pc, #528]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c1a:	f006 fb0f 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8004c1e:	4883      	ldr	r0, [pc, #524]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c20:	f7fb fabe 	bl	80001a0 <strlen>
 8004c24:	4603      	mov	r3, r0
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	4619      	mov	r1, r3
 8004c2a:	4880      	ldr	r0, [pc, #512]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c2c:	f006 fc1e 	bl	800b46c <huart2print>
  }

#if PRINTF_APP_IMU
  waitToPrint();
 8004c30:	f006 fc0a 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "Setting-up ICM device with lower driver.\r\n");
 8004c34:	4a85      	ldr	r2, [pc, #532]	@ (8004e4c <ImuThreadStart+0x33c>)
 8004c36:	2164      	movs	r1, #100	@ 0x64
 8004c38:	487c      	ldr	r0, [pc, #496]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c3a:	f006 faff 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8004c3e:	487b      	ldr	r0, [pc, #492]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c40:	f7fb faae 	bl	80001a0 <strlen>
 8004c44:	4603      	mov	r3, r0
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4878      	ldr	r0, [pc, #480]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c4c:	f006 fc0e 	bl	800b46c <huart2print>
#endif

  while (HAL_SPI_GetState(ICM20948_SPI) != HAL_SPI_STATE_READY)
 8004c50:	e015      	b.n	8004c7e <ImuThreadStart+0x16e>
  {
    vTaskDelay(10);
 8004c52:	f04f 000a 	mov.w	r0, #10
 8004c56:	f04f 0100 	mov.w	r1, #0
 8004c5a:	f01b ffb7 	bl	8020bcc <vTaskDelay>
    waitToPrint();
 8004c5e:	f006 fbf3 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[app_imu] IMU SPI busy before setting up device.\r\n");
 8004c62:	4a7b      	ldr	r2, [pc, #492]	@ (8004e50 <ImuThreadStart+0x340>)
 8004c64:	2164      	movs	r1, #100	@ 0x64
 8004c66:	4871      	ldr	r0, [pc, #452]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c68:	f006 fae8 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8004c6c:	486f      	ldr	r0, [pc, #444]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c6e:	f7fb fa97 	bl	80001a0 <strlen>
 8004c72:	4603      	mov	r3, r0
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	4619      	mov	r1, r3
 8004c78:	486c      	ldr	r0, [pc, #432]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004c7a:	f006 fbf7 	bl	800b46c <huart2print>
  while (HAL_SPI_GetState(ICM20948_SPI) != HAL_SPI_STATE_READY)
 8004c7e:	4875      	ldr	r0, [pc, #468]	@ (8004e54 <ImuThreadStart+0x344>)
 8004c80:	f018 fb64 	bl	801d34c <HAL_SPI_GetState>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d1e3      	bne.n	8004c52 <ImuThreadStart+0x142>
  }

  rc = inv_device_icm20948_setup(&device_icm20948);
 8004c8a:	486b      	ldr	r0, [pc, #428]	@ (8004e38 <ImuThreadStart+0x328>)
 8004c8c:	f007 fcbe 	bl	800c60c <inv_device_icm20948_setup>
 8004c90:	65f8      	str	r0, [r7, #92]	@ 0x5c

  while (HAL_SPI_GetState(ICM20948_SPI) != HAL_SPI_STATE_READY)
 8004c92:	e015      	b.n	8004cc0 <ImuThreadStart+0x1b0>
  {
    vTaskDelay(10);
 8004c94:	f04f 000a 	mov.w	r0, #10
 8004c98:	f04f 0100 	mov.w	r1, #0
 8004c9c:	f01b ff96 	bl	8020bcc <vTaskDelay>
    waitToPrint();
 8004ca0:	f006 fbd2 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[app_imu] IMU SPI busy after setting up device.\r\n");
 8004ca4:	4a6c      	ldr	r2, [pc, #432]	@ (8004e58 <ImuThreadStart+0x348>)
 8004ca6:	2164      	movs	r1, #100	@ 0x64
 8004ca8:	4860      	ldr	r0, [pc, #384]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004caa:	f006 fac7 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8004cae:	485f      	ldr	r0, [pc, #380]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004cb0:	f7fb fa76 	bl	80001a0 <strlen>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	4619      	mov	r1, r3
 8004cba:	485c      	ldr	r0, [pc, #368]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004cbc:	f006 fbd6 	bl	800b46c <huart2print>
  while (HAL_SPI_GetState(ICM20948_SPI) != HAL_SPI_STATE_READY)
 8004cc0:	4864      	ldr	r0, [pc, #400]	@ (8004e54 <ImuThreadStart+0x344>)
 8004cc2:	f018 fb43 	bl	801d34c <HAL_SPI_GetState>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d1e3      	bne.n	8004c94 <ImuThreadStart+0x184>
  }


  while (rc == -1)
 8004ccc:	e082      	b.n	8004dd4 <ImuThreadStart+0x2c4>
  {
    vTaskDelay(1000U);
 8004cce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004cd2:	f04f 0100 	mov.w	r1, #0
 8004cd6:	f01b ff79 	bl	8020bcc <vTaskDelay>
    inv_device_icm20948_reset(&device_icm20948);
 8004cda:	4857      	ldr	r0, [pc, #348]	@ (8004e38 <ImuThreadStart+0x328>)
 8004cdc:	f007 fc3e 	bl	800c55c <inv_device_icm20948_reset>

    reset_DMP(&device_icm20948);
 8004ce0:	4855      	ldr	r0, [pc, #340]	@ (8004e38 <ImuThreadStart+0x328>)
 8004ce2:	f001 ff15 	bl	8006b10 <reset_DMP>
    vTaskDelay(1000U);
 8004ce6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004cea:	f04f 0100 	mov.w	r1, #0
 8004cee:	f01b ff6d 	bl	8020bcc <vTaskDelay>

    waitToPrint();
 8004cf2:	f006 fba9 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[app_imu] IMU failed to set-up, try again.\r\n");
 8004cf6:	4a59      	ldr	r2, [pc, #356]	@ (8004e5c <ImuThreadStart+0x34c>)
 8004cf8:	2164      	movs	r1, #100	@ 0x64
 8004cfa:	484c      	ldr	r0, [pc, #304]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004cfc:	f006 fa9e 	bl	800b23c <npf_snprintf>
    if(whileIterations++ > 4)
 8004d00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	657a      	str	r2, [r7, #84]	@ 0x54
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	d919      	bls.n	8004d3e <ImuThreadStart+0x22e>
    {
      waitToPrint();
 8004d0a:	f006 fb9d 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_imu] Error: Jump out of while loop to set-up IMU. Continue without IMU on board.\r\n",(unsigned int) xTaskGetTickCount());
 8004d0e:	f01c f9ad 	bl	802106c <xTaskGetTickCount>
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	4613      	mov	r3, r2
 8004d18:	4a51      	ldr	r2, [pc, #324]	@ (8004e60 <ImuThreadStart+0x350>)
 8004d1a:	21c8      	movs	r1, #200	@ 0xc8
 8004d1c:	4843      	ldr	r0, [pc, #268]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004d1e:	f006 fa8d 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8004d22:	4842      	ldr	r0, [pc, #264]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004d24:	f7fb fa3c 	bl	80001a0 <strlen>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	483f      	ldr	r0, [pc, #252]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004d30:	f006 fb9c 	bl	800b46c <huart2print>
      imuAvailable = 0;
 8004d34:	4b4b      	ldr	r3, [pc, #300]	@ (8004e64 <ImuThreadStart+0x354>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	601a      	str	r2, [r3, #0]
      rc = 0;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    if (imuAvailable)
 8004d3e:	4b49      	ldr	r3, [pc, #292]	@ (8004e64 <ImuThreadStart+0x354>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d046      	beq.n	8004dd4 <ImuThreadStart+0x2c4>
    {
      huart2print(uart_buf, strlen(uart_buf));
 8004d46:	4839      	ldr	r0, [pc, #228]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004d48:	f7fb fa2a 	bl	80001a0 <strlen>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	4619      	mov	r1, r3
 8004d52:	4836      	ldr	r0, [pc, #216]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004d54:	f006 fb8a 	bl	800b46c <huart2print>
      while (HAL_SPI_GetState(ICM20948_SPI) != HAL_SPI_STATE_READY)
 8004d58:	e015      	b.n	8004d86 <ImuThreadStart+0x276>
      {
        vTaskDelay(10);
 8004d5a:	f04f 000a 	mov.w	r0, #10
 8004d5e:	f04f 0100 	mov.w	r1, #0
 8004d62:	f01b ff33 	bl	8020bcc <vTaskDelay>
        waitToPrint();
 8004d66:	f006 fb6f 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 100, "[app_imu] IMU SPI busy before setting up device.\r\n");
 8004d6a:	4a39      	ldr	r2, [pc, #228]	@ (8004e50 <ImuThreadStart+0x340>)
 8004d6c:	2164      	movs	r1, #100	@ 0x64
 8004d6e:	482f      	ldr	r0, [pc, #188]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004d70:	f006 fa64 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8004d74:	482d      	ldr	r0, [pc, #180]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004d76:	f7fb fa13 	bl	80001a0 <strlen>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	4619      	mov	r1, r3
 8004d80:	482a      	ldr	r0, [pc, #168]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004d82:	f006 fb73 	bl	800b46c <huart2print>
      while (HAL_SPI_GetState(ICM20948_SPI) != HAL_SPI_STATE_READY)
 8004d86:	4833      	ldr	r0, [pc, #204]	@ (8004e54 <ImuThreadStart+0x344>)
 8004d88:	f018 fae0 	bl	801d34c <HAL_SPI_GetState>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d1e3      	bne.n	8004d5a <ImuThreadStart+0x24a>
      }
      rc = inv_device_icm20948_setup(&device_icm20948);
 8004d92:	4829      	ldr	r0, [pc, #164]	@ (8004e38 <ImuThreadStart+0x328>)
 8004d94:	f007 fc3a 	bl	800c60c <inv_device_icm20948_setup>
 8004d98:	65f8      	str	r0, [r7, #92]	@ 0x5c
      while (HAL_SPI_GetState(ICM20948_SPI) != HAL_SPI_STATE_READY)
 8004d9a:	e015      	b.n	8004dc8 <ImuThreadStart+0x2b8>
      {
        vTaskDelay(10);
 8004d9c:	f04f 000a 	mov.w	r0, #10
 8004da0:	f04f 0100 	mov.w	r1, #0
 8004da4:	f01b ff12 	bl	8020bcc <vTaskDelay>
        waitToPrint();
 8004da8:	f006 fb4e 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 100, "[app_imu] IMU SPI busy after setting up device.\r\n");
 8004dac:	4a2a      	ldr	r2, [pc, #168]	@ (8004e58 <ImuThreadStart+0x348>)
 8004dae:	2164      	movs	r1, #100	@ 0x64
 8004db0:	481e      	ldr	r0, [pc, #120]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004db2:	f006 fa43 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8004db6:	481d      	ldr	r0, [pc, #116]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004db8:	f7fb f9f2 	bl	80001a0 <strlen>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	481a      	ldr	r0, [pc, #104]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004dc4:	f006 fb52 	bl	800b46c <huart2print>
      while (HAL_SPI_GetState(ICM20948_SPI) != HAL_SPI_STATE_READY)
 8004dc8:	4822      	ldr	r0, [pc, #136]	@ (8004e54 <ImuThreadStart+0x344>)
 8004dca:	f018 fabf 	bl	801d34c <HAL_SPI_GetState>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d1e3      	bne.n	8004d9c <ImuThreadStart+0x28c>
  while (rc == -1)
 8004dd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dda:	f43f af78 	beq.w	8004cce <ImuThreadStart+0x1be>
      }
    }
  }

  if (imuAvailable)
 8004dde:	4b21      	ldr	r3, [pc, #132]	@ (8004e64 <ImuThreadStart+0x354>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	f000 82be 	beq.w	8005364 <ImuThreadStart+0x854>
  {
    check_rc(rc);
 8004de8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8004dea:	f000 fb83 	bl	80054f4 <check_rc>
    /*
     * Now that Icm20948 device was inialized, we can proceed with DMP image loading
     * This step is mandatory as DMP image is not stored in non volatile memory
     */
    waitToPrint();
 8004dee:	f006 fb2b 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "**********************************************************************\r\n");
 8004df2:	4a1d      	ldr	r2, [pc, #116]	@ (8004e68 <ImuThreadStart+0x358>)
 8004df4:	2164      	movs	r1, #100	@ 0x64
 8004df6:	480d      	ldr	r0, [pc, #52]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004df8:	f006 fa20 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8004dfc:	480b      	ldr	r0, [pc, #44]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004dfe:	f7fb f9cf 	bl	80001a0 <strlen>
 8004e02:	4603      	mov	r3, r0
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	4619      	mov	r1, r3
 8004e08:	4808      	ldr	r0, [pc, #32]	@ (8004e2c <ImuThreadStart+0x31c>)
 8004e0a:	f006 fb2f 	bl	800b46c <huart2print>
//	imu_config_fsr_accel(NOMADE_ACCEL_FSR);
//
//	// Apply stored IMU offsets from flash
//	apply_stored_offsets();

    reset_DMP(&device_icm20948);
 8004e0e:	480a      	ldr	r0, [pc, #40]	@ (8004e38 <ImuThreadStart+0x328>)
 8004e10:	f001 fe7e 	bl	8006b10 <reset_DMP>

#if CALIBRATION
    // Set to full scale range
    imu_config_fsr_gyro(IMU_GYRO_DEFAULT_FSR);
 8004e14:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004e18:	f001 fa6a 	bl	80062f0 <imu_config_fsr_gyro>
    imu_config_fsr_accel(IMU_ACCEL_DEFAULT_FSR);
 8004e1c:	2004      	movs	r0, #4
 8004e1e:	f001 fb1b 	bl	8006458 <imu_config_fsr_accel>

    // Restore first from FLASH memory:

    for (int i = 0; i < 64; i++)
 8004e22:	2300      	movs	r3, #0
 8004e24:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e26:	e030      	b.n	8004e8a <ImuThreadStart+0x37a>
 8004e28:	08026948 	.word	0x08026948
 8004e2c:	200011d8 	.word	0x200011d8
 8004e30:	0802a090 	.word	0x0802a090
 8004e34:	0802d864 	.word	0x0802d864
 8004e38:	200013d8 	.word	0x200013d8
 8004e3c:	20000490 	.word	0x20000490
 8004e40:	0802696c 	.word	0x0802696c
 8004e44:	08026994 	.word	0x08026994
 8004e48:	080269c4 	.word	0x080269c4
 8004e4c:	080269dc 	.word	0x080269dc
 8004e50:	08026a08 	.word	0x08026a08
 8004e54:	200019a0 	.word	0x200019a0
 8004e58:	08026a3c 	.word	0x08026a3c
 8004e5c:	08026a70 	.word	0x08026a70
 8004e60:	08026aa0 	.word	0x08026aa0
 8004e64:	20000020 	.word	0x20000020
 8004e68:	08026afc 	.word	0x08026afc
    {
      dmpBiasFlash[i] = *((uint32_t *)(0x080FE000 + i));
 8004e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e6e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8004e72:	f503 237e 	add.w	r3, r3, #1040384	@ 0xfe000
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	b2d9      	uxtb	r1, r3
 8004e7a:	4ab7      	ldr	r2, [pc, #732]	@ (8005158 <ImuThreadStart+0x648>)
 8004e7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e7e:	4413      	add	r3, r2
 8004e80:	460a      	mov	r2, r1
 8004e82:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 64; i++)
 8004e84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e86:	3301      	adds	r3, #1
 8004e88:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e8c:	2b3f      	cmp	r3, #63	@ 0x3f
 8004e8e:	dded      	ble.n	8004e6c <ImuThreadStart+0x35c>
    }


    if ((dmpBiasFlash[42] == 0xDA) && (dmpBiasFlash[43] == 0xDA) && (dmpBiasFlash[48] == 0xDA) && (dmpBiasFlash[49] == 0xDA))
 8004e90:	4bb1      	ldr	r3, [pc, #708]	@ (8005158 <ImuThreadStart+0x648>)
 8004e92:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004e96:	2bda      	cmp	r3, #218	@ 0xda
 8004e98:	f040 80fc 	bne.w	8005094 <ImuThreadStart+0x584>
 8004e9c:	4bae      	ldr	r3, [pc, #696]	@ (8005158 <ImuThreadStart+0x648>)
 8004e9e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8004ea2:	2bda      	cmp	r3, #218	@ 0xda
 8004ea4:	f040 80f6 	bne.w	8005094 <ImuThreadStart+0x584>
 8004ea8:	4bab      	ldr	r3, [pc, #684]	@ (8005158 <ImuThreadStart+0x648>)
 8004eaa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004eae:	2bda      	cmp	r3, #218	@ 0xda
 8004eb0:	f040 80f0 	bne.w	8005094 <ImuThreadStart+0x584>
 8004eb4:	4ba8      	ldr	r3, [pc, #672]	@ (8005158 <ImuThreadStart+0x648>)
 8004eb6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004eba:	2bda      	cmp	r3, #218	@ 0xda
 8004ebc:	f040 80ea 	bne.w	8005094 <ImuThreadStart+0x584>
    {
#if PRINTF_APP_IMU
      waitToPrint();
 8004ec0:	f006 fac2 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "Calibration settings are being restored. A reboot of the module happened.\r\n");
 8004ec4:	4aa5      	ldr	r2, [pc, #660]	@ (800515c <ImuThreadStart+0x64c>)
 8004ec6:	21c8      	movs	r1, #200	@ 0xc8
 8004ec8:	48a5      	ldr	r0, [pc, #660]	@ (8005160 <ImuThreadStart+0x650>)
 8004eca:	f006 f9b7 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8004ece:	48a4      	ldr	r0, [pc, #656]	@ (8005160 <ImuThreadStart+0x650>)
 8004ed0:	f7fb f966 	bl	80001a0 <strlen>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	4619      	mov	r1, r3
 8004eda:	48a1      	ldr	r0, [pc, #644]	@ (8005160 <ImuThreadStart+0x650>)
 8004edc:	f006 fac6 	bl	800b46c <huart2print>
#endif

#if PRINTF_APP_IMU
  waitToPrint();
 8004ee0:	f006 fab2 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] Data restored from Flash: 0x",(unsigned int) xTaskGetTickCount());
 8004ee4:	f01c f8c2 	bl	802106c <xTaskGetTickCount>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	460b      	mov	r3, r1
 8004eec:	4613      	mov	r3, r2
 8004eee:	4a9d      	ldr	r2, [pc, #628]	@ (8005164 <ImuThreadStart+0x654>)
 8004ef0:	21c8      	movs	r1, #200	@ 0xc8
 8004ef2:	489b      	ldr	r0, [pc, #620]	@ (8005160 <ImuThreadStart+0x650>)
 8004ef4:	f006 f9a2 	bl	800b23c <npf_snprintf>
  char     byteString[3];
  for (unsigned int i = 0; i < 48; i++)
 8004ef8:	2300      	movs	r3, #0
 8004efa:	643b      	str	r3, [r7, #64]	@ 0x40
 8004efc:	e012      	b.n	8004f24 <ImuThreadStart+0x414>
  {
    npf_snprintf(byteString, 3, "%02X", dmpBiasFlash[i]);
 8004efe:	4a96      	ldr	r2, [pc, #600]	@ (8005158 <ImuThreadStart+0x648>)
 8004f00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f02:	4413      	add	r3, r2
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8004f0a:	4a97      	ldr	r2, [pc, #604]	@ (8005168 <ImuThreadStart+0x658>)
 8004f0c:	2103      	movs	r1, #3
 8004f0e:	f006 f995 	bl	800b23c <npf_snprintf>
    strcat(uart_buf, byteString);
 8004f12:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004f16:	4619      	mov	r1, r3
 8004f18:	4891      	ldr	r0, [pc, #580]	@ (8005160 <ImuThreadStart+0x650>)
 8004f1a:	f01e fdd7 	bl	8023acc <strcat>
  for (unsigned int i = 0; i < 48; i++)
 8004f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f20:	3301      	adds	r3, #1
 8004f22:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f26:	2b2f      	cmp	r3, #47	@ 0x2f
 8004f28:	d9e9      	bls.n	8004efe <ImuThreadStart+0x3ee>
  }
  strcat(uart_buf, ". \n");
 8004f2a:	488d      	ldr	r0, [pc, #564]	@ (8005160 <ImuThreadStart+0x650>)
 8004f2c:	f7fb f938 	bl	80001a0 <strlen>
 8004f30:	4603      	mov	r3, r0
 8004f32:	461a      	mov	r2, r3
 8004f34:	4b8a      	ldr	r3, [pc, #552]	@ (8005160 <ImuThreadStart+0x650>)
 8004f36:	4413      	add	r3, r2
 8004f38:	4a8c      	ldr	r2, [pc, #560]	@ (800516c <ImuThreadStart+0x65c>)
 8004f3a:	6810      	ldr	r0, [r2, #0]
 8004f3c:	6018      	str	r0, [r3, #0]
  huart2print(uart_buf, strlen(uart_buf));
 8004f3e:	4888      	ldr	r0, [pc, #544]	@ (8005160 <ImuThreadStart+0x650>)
 8004f40:	f7fb f92e 	bl	80001a0 <strlen>
 8004f44:	4603      	mov	r3, r0
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	4619      	mov	r1, r3
 8004f4a:	4885      	ldr	r0, [pc, #532]	@ (8005160 <ImuThreadStart+0x650>)
 8004f4c:	f006 fa8e 	bl	800b46c <huart2print>
#endif




      uint32_t accOffset[3] = {0,0,0};
 8004f50:	2300      	movs	r3, #0
 8004f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f54:	2300      	movs	r3, #0
 8004f56:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f58:	2300      	movs	r3, #0
 8004f5a:	637b      	str	r3, [r7, #52]	@ 0x34
      uint32_t magOffset[3] = {0,0,0};
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	623b      	str	r3, [r7, #32]
 8004f60:	2300      	movs	r3, #0
 8004f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f64:	2300      	movs	r3, #0
 8004f66:	62bb      	str	r3, [r7, #40]	@ 0x28
      uint32_t gyrOffset[3] = {0,0,0};
 8004f68:	2300      	movs	r3, #0
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	61bb      	str	r3, [r7, #24]
 8004f70:	2300      	movs	r3, #0
 8004f72:	61fb      	str	r3, [r7, #28]

      inv_device_set_sensor_config(device, INV_SENSOR_TYPE_ACCELEROMETER, INV_SENSOR_CONFIG_OFFSET, &accOffset, sizeof(accOffset));
 8004f74:	4b7e      	ldr	r3, [pc, #504]	@ (8005170 <ImuThreadStart+0x660>)
 8004f76:	6818      	ldr	r0, [r3, #0]
 8004f78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004f7c:	220c      	movs	r2, #12
 8004f7e:	9200      	str	r2, [sp, #0]
 8004f80:	2203      	movs	r2, #3
 8004f82:	2101      	movs	r1, #1
 8004f84:	f7ff fd18 	bl	80049b8 <inv_device_set_sensor_config>
      inv_device_set_sensor_config(device, INV_SENSOR_TYPE_MAGNETOMETER,  INV_SENSOR_CONFIG_OFFSET, &magOffset, sizeof(magOffset));
 8004f88:	4b79      	ldr	r3, [pc, #484]	@ (8005170 <ImuThreadStart+0x660>)
 8004f8a:	6818      	ldr	r0, [r3, #0]
 8004f8c:	f107 0320 	add.w	r3, r7, #32
 8004f90:	220c      	movs	r2, #12
 8004f92:	9200      	str	r2, [sp, #0]
 8004f94:	2203      	movs	r2, #3
 8004f96:	2102      	movs	r1, #2
 8004f98:	f7ff fd0e 	bl	80049b8 <inv_device_set_sensor_config>
      inv_device_set_sensor_config(device, INV_SENSOR_TYPE_GYROSCOPE,     INV_SENSOR_CONFIG_OFFSET, &gyrOffset, sizeof(gyrOffset));
 8004f9c:	4b74      	ldr	r3, [pc, #464]	@ (8005170 <ImuThreadStart+0x660>)
 8004f9e:	6818      	ldr	r0, [r3, #0]
 8004fa0:	f107 0314 	add.w	r3, r7, #20
 8004fa4:	220c      	movs	r2, #12
 8004fa6:	9200      	str	r2, [sp, #0]
 8004fa8:	2203      	movs	r2, #3
 8004faa:	2104      	movs	r1, #4
 8004fac:	f7ff fd04 	bl	80049b8 <inv_device_set_sensor_config>

      inv_device_get_sensor_config(device, INV_SENSOR_TYPE_ACCELEROMETER, INV_SENSOR_CONFIG_OFFSET, &accOffset, sizeof(accOffset));
 8004fb0:	4b6f      	ldr	r3, [pc, #444]	@ (8005170 <ImuThreadStart+0x660>)
 8004fb2:	6818      	ldr	r0, [r3, #0]
 8004fb4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004fb8:	220c      	movs	r2, #12
 8004fba:	9200      	str	r2, [sp, #0]
 8004fbc:	2203      	movs	r2, #3
 8004fbe:	2101      	movs	r1, #1
 8004fc0:	f7ff fd2e 	bl	8004a20 <inv_device_get_sensor_config>
      inv_device_get_sensor_config(device, INV_SENSOR_TYPE_MAGNETOMETER,  INV_SENSOR_CONFIG_OFFSET, &magOffset, sizeof(magOffset));
 8004fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8005170 <ImuThreadStart+0x660>)
 8004fc6:	6818      	ldr	r0, [r3, #0]
 8004fc8:	f107 0320 	add.w	r3, r7, #32
 8004fcc:	220c      	movs	r2, #12
 8004fce:	9200      	str	r2, [sp, #0]
 8004fd0:	2203      	movs	r2, #3
 8004fd2:	2102      	movs	r1, #2
 8004fd4:	f7ff fd24 	bl	8004a20 <inv_device_get_sensor_config>
      inv_device_get_sensor_config(device, INV_SENSOR_TYPE_GYROSCOPE,     INV_SENSOR_CONFIG_OFFSET, &gyrOffset, sizeof(gyrOffset));
 8004fd8:	4b65      	ldr	r3, [pc, #404]	@ (8005170 <ImuThreadStart+0x660>)
 8004fda:	6818      	ldr	r0, [r3, #0]
 8004fdc:	f107 0314 	add.w	r3, r7, #20
 8004fe0:	220c      	movs	r2, #12
 8004fe2:	9200      	str	r2, [sp, #0]
 8004fe4:	2203      	movs	r2, #3
 8004fe6:	2104      	movs	r1, #4
 8004fe8:	f7ff fd1a 	bl	8004a20 <inv_device_get_sensor_config>



#if PRINTF_APP_IMU
      waitToPrint();
 8004fec:	f006 fa2c 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_imu] Accelerometer restored offsets x = %u, y = %u, z = %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)accOffset[0], (unsigned int)accOffset[1], (unsigned int)accOffset[2]);
 8004ff0:	f01c f83c 	bl	802106c <xTaskGetTickCount>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_imu] Accelerometer restored offsets x = %u, y = %u, z = %u.\r\n",
 8004ff8:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)accOffset[0], (unsigned int)accOffset[1], (unsigned int)accOffset[2]);
 8004ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ffc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ffe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
      npf_snprintf(uart_buf, 200, "%u [app_imu] Accelerometer restored offsets x = %u, y = %u, z = %u.\r\n",
 8005000:	9102      	str	r1, [sp, #8]
 8005002:	9201      	str	r2, [sp, #4]
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	4603      	mov	r3, r0
 8005008:	4a5a      	ldr	r2, [pc, #360]	@ (8005174 <ImuThreadStart+0x664>)
 800500a:	21c8      	movs	r1, #200	@ 0xc8
 800500c:	4854      	ldr	r0, [pc, #336]	@ (8005160 <ImuThreadStart+0x650>)
 800500e:	f006 f915 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8005012:	4853      	ldr	r0, [pc, #332]	@ (8005160 <ImuThreadStart+0x650>)
 8005014:	f7fb f8c4 	bl	80001a0 <strlen>
 8005018:	4603      	mov	r3, r0
 800501a:	b2db      	uxtb	r3, r3
 800501c:	4619      	mov	r1, r3
 800501e:	4850      	ldr	r0, [pc, #320]	@ (8005160 <ImuThreadStart+0x650>)
 8005020:	f006 fa24 	bl	800b46c <huart2print>
      waitToPrint();
 8005024:	f006 fa10 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_imu]  Magnetometer restored offsets x = %u, y = %u, z = %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)magOffset[0], (unsigned int)magOffset[1], (unsigned int)magOffset[2]);
 8005028:	f01c f820 	bl	802106c <xTaskGetTickCount>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_imu]  Magnetometer restored offsets x = %u, y = %u, z = %u.\r\n",
 8005030:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)magOffset[0], (unsigned int)magOffset[1], (unsigned int)magOffset[2]);
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005036:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
      npf_snprintf(uart_buf, 200, "%u [app_imu]  Magnetometer restored offsets x = %u, y = %u, z = %u.\r\n",
 8005038:	9102      	str	r1, [sp, #8]
 800503a:	9201      	str	r2, [sp, #4]
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	4603      	mov	r3, r0
 8005040:	4a4d      	ldr	r2, [pc, #308]	@ (8005178 <ImuThreadStart+0x668>)
 8005042:	21c8      	movs	r1, #200	@ 0xc8
 8005044:	4846      	ldr	r0, [pc, #280]	@ (8005160 <ImuThreadStart+0x650>)
 8005046:	f006 f8f9 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800504a:	4845      	ldr	r0, [pc, #276]	@ (8005160 <ImuThreadStart+0x650>)
 800504c:	f7fb f8a8 	bl	80001a0 <strlen>
 8005050:	4603      	mov	r3, r0
 8005052:	b2db      	uxtb	r3, r3
 8005054:	4619      	mov	r1, r3
 8005056:	4842      	ldr	r0, [pc, #264]	@ (8005160 <ImuThreadStart+0x650>)
 8005058:	f006 fa08 	bl	800b46c <huart2print>
      waitToPrint();
 800505c:	f006 f9f4 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_ime]   Gyroscope   restored offsets x = %u, y = %u, z = %u.\r\n",
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)gyrOffset[0], (unsigned int)gyrOffset[1], (unsigned int)gyrOffset[2]);
 8005060:	f01c f804 	bl	802106c <xTaskGetTickCount>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
      npf_snprintf(uart_buf, 200, "%u [app_ime]   Gyroscope   restored offsets x = %u, y = %u, z = %u.\r\n",
 8005068:	4610      	mov	r0, r2
    		  (unsigned int) xTaskGetTickCount(), (unsigned int)gyrOffset[0], (unsigned int)gyrOffset[1], (unsigned int)gyrOffset[2]);
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	69f9      	ldr	r1, [r7, #28]
      npf_snprintf(uart_buf, 200, "%u [app_ime]   Gyroscope   restored offsets x = %u, y = %u, z = %u.\r\n",
 8005070:	9102      	str	r1, [sp, #8]
 8005072:	9201      	str	r2, [sp, #4]
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	4603      	mov	r3, r0
 8005078:	4a40      	ldr	r2, [pc, #256]	@ (800517c <ImuThreadStart+0x66c>)
 800507a:	21c8      	movs	r1, #200	@ 0xc8
 800507c:	4838      	ldr	r0, [pc, #224]	@ (8005160 <ImuThreadStart+0x650>)
 800507e:	f006 f8dd 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8005082:	4837      	ldr	r0, [pc, #220]	@ (8005160 <ImuThreadStart+0x650>)
 8005084:	f7fb f88c 	bl	80001a0 <strlen>
 8005088:	4603      	mov	r3, r0
 800508a:	b2db      	uxtb	r3, r3
 800508c:	4619      	mov	r1, r3
 800508e:	4834      	ldr	r0, [pc, #208]	@ (8005160 <ImuThreadStart+0x650>)
 8005090:	f006 f9ec 	bl	800b46c <huart2print>
    }
//    else
//    {
      //imu_enable_sensors
#if PRINTF_APP_IMU
      waitToPrint();
 8005094:	f006 f9d8 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "Start calibration.\r\n");
 8005098:	4a39      	ldr	r2, [pc, #228]	@ (8005180 <ImuThreadStart+0x670>)
 800509a:	21c8      	movs	r1, #200	@ 0xc8
 800509c:	4830      	ldr	r0, [pc, #192]	@ (8005160 <ImuThreadStart+0x650>)
 800509e:	f006 f8cd 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80050a2:	482f      	ldr	r0, [pc, #188]	@ (8005160 <ImuThreadStart+0x650>)
 80050a4:	f7fb f87c 	bl	80001a0 <strlen>
 80050a8:	4603      	mov	r3, r0
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	4619      	mov	r1, r3
 80050ae:	482c      	ldr	r0, [pc, #176]	@ (8005160 <ImuThreadStart+0x650>)
 80050b0:	f006 f9dc 	bl	800b46c <huart2print>
#endif

      calibrationActive = 1;
 80050b4:	4b33      	ldr	r3, [pc, #204]	@ (8005184 <ImuThreadStart+0x674>)
 80050b6:	2201      	movs	r2, #1
 80050b8:	601a      	str	r2, [r3, #0]

      // Reset status before starting calibration
      gyroAccuracy = 0;
 80050ba:	4b33      	ldr	r3, [pc, #204]	@ (8005188 <ImuThreadStart+0x678>)
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]
      accelAccuracy = 0;
 80050c0:	4b32      	ldr	r3, [pc, #200]	@ (800518c <ImuThreadStart+0x67c>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	601a      	str	r2, [r3, #0]
      magAccuracy = 0;
 80050c6:	4b32      	ldr	r3, [pc, #200]	@ (8005190 <ImuThreadStart+0x680>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]

      calibration_callback();
 80050cc:	f001 fa7a 	bl	80065c4 <calibration_callback>

#if PRINTF_APP_IMU
	  waitToPrint();
 80050d0:	f006 f9ba 	bl	800b448 <waitToPrint>
	  npf_snprintf(uart_buf, 200, "%u [app_imu] Start GYRO for calibration\r\n",(unsigned int) xTaskGetTickCount());
 80050d4:	f01b ffca 	bl	802106c <xTaskGetTickCount>
 80050d8:	4602      	mov	r2, r0
 80050da:	460b      	mov	r3, r1
 80050dc:	4613      	mov	r3, r2
 80050de:	4a2d      	ldr	r2, [pc, #180]	@ (8005194 <ImuThreadStart+0x684>)
 80050e0:	21c8      	movs	r1, #200	@ 0xc8
 80050e2:	481f      	ldr	r0, [pc, #124]	@ (8005160 <ImuThreadStart+0x650>)
 80050e4:	f006 f8aa 	bl	800b23c <npf_snprintf>
	  huart2print(uart_buf, strlen(uart_buf));
 80050e8:	481d      	ldr	r0, [pc, #116]	@ (8005160 <ImuThreadStart+0x650>)
 80050ea:	f7fb f859 	bl	80001a0 <strlen>
 80050ee:	4603      	mov	r3, r0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	4619      	mov	r1, r3
 80050f4:	481a      	ldr	r0, [pc, #104]	@ (8005160 <ImuThreadStart+0x650>)
 80050f6:	f006 f9b9 	bl	800b46c <huart2print>
	  npf_snprintf(uart_buf, 200, ".\r\n");
 80050fa:	4a27      	ldr	r2, [pc, #156]	@ (8005198 <ImuThreadStart+0x688>)
 80050fc:	21c8      	movs	r1, #200	@ 0xc8
 80050fe:	4818      	ldr	r0, [pc, #96]	@ (8005160 <ImuThreadStart+0x650>)
 8005100:	f006 f89c 	bl	800b23c <npf_snprintf>
#endif

      rc += inv_device_ping_sensor(device, INV_SENSOR_TYPE_GYROSCOPE);
 8005104:	4b1a      	ldr	r3, [pc, #104]	@ (8005170 <ImuThreadStart+0x660>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2104      	movs	r1, #4
 800510a:	4618      	mov	r0, r3
 800510c:	f7ff fb84 	bl	8004818 <inv_device_ping_sensor>
 8005110:	4602      	mov	r2, r0
 8005112:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005114:	4413      	add	r3, r2
 8005116:	65fb      	str	r3, [r7, #92]	@ 0x5c
	  check_rc(rc);
 8005118:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800511a:	f000 f9eb 	bl	80054f4 <check_rc>
	  rc += inv_device_set_sensor_period(device, INV_SENSOR_TYPE_GYROSCOPE, IMU_DEFAULT_SAMPL_FREQ);
 800511e:	4b14      	ldr	r3, [pc, #80]	@ (8005170 <ImuThreadStart+0x660>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2216      	movs	r2, #22
 8005124:	2104      	movs	r1, #4
 8005126:	4618      	mov	r0, r3
 8005128:	f7ff fc30 	bl	800498c <inv_device_set_sensor_period>
 800512c:	4602      	mov	r2, r0
 800512e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005130:	4413      	add	r3, r2
 8005132:	65fb      	str	r3, [r7, #92]	@ 0x5c
	  check_rc(rc);
 8005134:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005136:	f000 f9dd 	bl	80054f4 <check_rc>
	  rc += inv_device_start_sensor(device, INV_SENSOR_TYPE_GYROSCOPE);
 800513a:	4b0d      	ldr	r3, [pc, #52]	@ (8005170 <ImuThreadStart+0x660>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2104      	movs	r1, #4
 8005140:	4618      	mov	r0, r3
 8005142:	f7ff fb97 	bl	8004874 <inv_device_start_sensor>
 8005146:	4602      	mov	r2, r0
 8005148:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800514a:	4413      	add	r3, r2
 800514c:	65fb      	str	r3, [r7, #92]	@ 0x5c
	  check_rc(rc);
 800514e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005150:	f000 f9d0 	bl	80054f4 <check_rc>
//	rc += inv_device_set_sensor_period(device, INV_SENSOR_TYPE_MAGNETOMETER, IMU_DEFAULT_SAMPL_FREQ);
//	check_rc(rc);
//	rc += inv_device_start_sensor(device, INV_SENSOR_TYPE_MAGNETOMETER);
//	check_rc(rc);

      while (calibrationActive)
 8005154:	e02e      	b.n	80051b4 <ImuThreadStart+0x6a4>
 8005156:	bf00      	nop
 8005158:	200012f8 	.word	0x200012f8
 800515c:	08026b48 	.word	0x08026b48
 8005160:	200011d8 	.word	0x200011d8
 8005164:	08026b94 	.word	0x08026b94
 8005168:	08026bc0 	.word	0x08026bc0
 800516c:	08026bc8 	.word	0x08026bc8
 8005170:	20000490 	.word	0x20000490
 8005174:	08026bcc 	.word	0x08026bcc
 8005178:	08026c14 	.word	0x08026c14
 800517c:	08026c5c 	.word	0x08026c5c
 8005180:	08026ca4 	.word	0x08026ca4
 8005184:	20000030 	.word	0x20000030
 8005188:	20000478 	.word	0x20000478
 800518c:	2000047c 	.word	0x2000047c
 8005190:	20000480 	.word	0x20000480
 8005194:	08026cbc 	.word	0x08026cbc
 8005198:	08026ce8 	.word	0x08026ce8
      {
	    rc = inv_device_poll(device); // Poll device for data
 800519c:	4bb3      	ldr	r3, [pc, #716]	@ (800546c <ImuThreadStart+0x95c>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff fb21 	bl	80047e8 <inv_device_poll>
 80051a6:	65f8      	str	r0, [r7, #92]	@ 0x5c
	    vTaskDelay(20);
 80051a8:	f04f 0014 	mov.w	r0, #20
 80051ac:	f04f 0100 	mov.w	r1, #0
 80051b0:	f01b fd0c 	bl	8020bcc <vTaskDelay>
      while (calibrationActive)
 80051b4:	4bae      	ldr	r3, [pc, #696]	@ (8005470 <ImuThreadStart+0x960>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1ef      	bne.n	800519c <ImuThreadStart+0x68c>
    /*
     * Check sensor availibility
     * if rc value is 0, it means sensor is available,
     * if rc value is INV_ERROR or INV_ERROR_BAD_ARG, sensor is NA
     */
    available_sensor_mask = 0;
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	f04f 0300 	mov.w	r3, #0
 80051c4:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i)
 80051c8:	2300      	movs	r3, #0
 80051ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80051cc:	e055      	b.n	800527a <ImuThreadStart+0x76a>
    {
      const int rc = inv_device_ping_sensor(device, sensor_list[i].type);
 80051ce:	4ba7      	ldr	r3, [pc, #668]	@ (800546c <ImuThreadStart+0x95c>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	49a8      	ldr	r1, [pc, #672]	@ (8005474 <ImuThreadStart+0x964>)
 80051d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051d6:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 80051da:	4619      	mov	r1, r3
 80051dc:	4610      	mov	r0, r2
 80051de:	f7ff fb1b 	bl	8004818 <inv_device_ping_sensor>
 80051e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
      waitToPrint();
 80051e4:	f006 f930 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 100, "Ping %s %s", inv_sensor_2str(sensor_list[i].type), (rc == 0) ? "OK\r\n" : "KO\r\n");
 80051e8:	4aa2      	ldr	r2, [pc, #648]	@ (8005474 <ImuThreadStart+0x964>)
 80051ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051ec:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f007 fe0f 	bl	800ce14 <inv_sensor_str>
 80051f6:	4602      	mov	r2, r0
 80051f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <ImuThreadStart+0x6f2>
 80051fe:	4b9e      	ldr	r3, [pc, #632]	@ (8005478 <ImuThreadStart+0x968>)
 8005200:	e000      	b.n	8005204 <ImuThreadStart+0x6f4>
 8005202:	4b9e      	ldr	r3, [pc, #632]	@ (800547c <ImuThreadStart+0x96c>)
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	4613      	mov	r3, r2
 8005208:	4a9d      	ldr	r2, [pc, #628]	@ (8005480 <ImuThreadStart+0x970>)
 800520a:	2164      	movs	r1, #100	@ 0x64
 800520c:	489d      	ldr	r0, [pc, #628]	@ (8005484 <ImuThreadStart+0x974>)
 800520e:	f006 f815 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8005212:	489c      	ldr	r0, [pc, #624]	@ (8005484 <ImuThreadStart+0x974>)
 8005214:	f7fa ffc4 	bl	80001a0 <strlen>
 8005218:	4603      	mov	r3, r0
 800521a:	b2db      	uxtb	r3, r3
 800521c:	4619      	mov	r1, r3
 800521e:	4899      	ldr	r0, [pc, #612]	@ (8005484 <ImuThreadStart+0x974>)
 8005220:	f006 f924 	bl	800b46c <huart2print>
      if (rc == 0)
 8005224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005226:	2b00      	cmp	r3, #0
 8005228:	d124      	bne.n	8005274 <ImuThreadStart+0x764>
      {
        available_sensor_mask |= (1ULL << sensor_list[i].type);
 800522a:	4a92      	ldr	r2, [pc, #584]	@ (8005474 <ImuThreadStart+0x964>)
 800522c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800522e:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8005232:	4619      	mov	r1, r3
 8005234:	f04f 0201 	mov.w	r2, #1
 8005238:	f04f 0300 	mov.w	r3, #0
 800523c:	f1a1 0420 	sub.w	r4, r1, #32
 8005240:	f1c1 0020 	rsb	r0, r1, #32
 8005244:	fa03 f901 	lsl.w	r9, r3, r1
 8005248:	fa02 f404 	lsl.w	r4, r2, r4
 800524c:	ea49 0904 	orr.w	r9, r9, r4
 8005250:	fa22 f000 	lsr.w	r0, r2, r0
 8005254:	ea49 0900 	orr.w	r9, r9, r0
 8005258:	fa02 f801 	lsl.w	r8, r2, r1
 800525c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005260:	ea42 0108 	orr.w	r1, r2, r8
 8005264:	6039      	str	r1, [r7, #0]
 8005266:	ea43 0309 	orr.w	r3, r3, r9
 800526a:	607b      	str	r3, [r7, #4]
 800526c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005270:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
    for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i)
 8005274:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005276:	3301      	adds	r3, #1
 8005278:	65bb      	str	r3, [r7, #88]	@ 0x58
 800527a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800527c:	2b00      	cmp	r3, #0
 800527e:	d0a6      	beq.n	80051ce <ImuThreadStart+0x6be>
      }
    }
    /*
     * Start all available sensors from the sensor list
    */
    for (i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i)
 8005280:	2300      	movs	r3, #0
 8005282:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005284:	e06b      	b.n	800535e <ImuThreadStart+0x84e>
    {
      if (available_sensor_mask & (1ULL << sensor_list[i].type))
 8005286:	4a7b      	ldr	r2, [pc, #492]	@ (8005474 <ImuThreadStart+0x964>)
 8005288:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800528a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800528e:	4619      	mov	r1, r3
 8005290:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005294:	f1c1 0420 	rsb	r4, r1, #32
 8005298:	f1a1 0020 	sub.w	r0, r1, #32
 800529c:	fa22 fa01 	lsr.w	sl, r2, r1
 80052a0:	fa03 f404 	lsl.w	r4, r3, r4
 80052a4:	ea4a 0a04 	orr.w	sl, sl, r4
 80052a8:	fa23 f000 	lsr.w	r0, r3, r0
 80052ac:	ea4a 0a00 	orr.w	sl, sl, r0
 80052b0:	fa23 fb01 	lsr.w	fp, r3, r1
 80052b4:	f00a 0501 	and.w	r5, sl, #1
 80052b8:	2600      	movs	r6, #0
 80052ba:	ea55 0306 	orrs.w	r3, r5, r6
 80052be:	d04b      	beq.n	8005358 <ImuThreadStart+0x848>
      {
        waitToPrint();
 80052c0:	f006 f8c2 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 100, "Starting %s @ %u us\r\n", inv_sensor_2str(sensor_list[i].type), (unsigned int)sensor_list[i].period_us);
 80052c4:	4a6b      	ldr	r2, [pc, #428]	@ (8005474 <ImuThreadStart+0x964>)
 80052c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052c8:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f007 fda1 	bl	800ce14 <inv_sensor_str>
 80052d2:	4603      	mov	r3, r0
 80052d4:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80052d8:	9200      	str	r2, [sp, #0]
 80052da:	4a6b      	ldr	r2, [pc, #428]	@ (8005488 <ImuThreadStart+0x978>)
 80052dc:	2164      	movs	r1, #100	@ 0x64
 80052de:	4869      	ldr	r0, [pc, #420]	@ (8005484 <ImuThreadStart+0x974>)
 80052e0:	f005 ffac 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80052e4:	4867      	ldr	r0, [pc, #412]	@ (8005484 <ImuThreadStart+0x974>)
 80052e6:	f7fa ff5b 	bl	80001a0 <strlen>
 80052ea:	4603      	mov	r3, r0
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	4619      	mov	r1, r3
 80052f0:	4864      	ldr	r0, [pc, #400]	@ (8005484 <ImuThreadStart+0x974>)
 80052f2:	f006 f8bb 	bl	800b46c <huart2print>
        rc  = inv_device_set_sensor_period_us(device, sensor_list[i].type, sensor_list[i].period_us);
 80052f6:	4b5d      	ldr	r3, [pc, #372]	@ (800546c <ImuThreadStart+0x95c>)
 80052f8:	6818      	ldr	r0, [r3, #0]
 80052fa:	4a5e      	ldr	r2, [pc, #376]	@ (8005474 <ImuThreadStart+0x964>)
 80052fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052fe:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8005302:	4619      	mov	r1, r3
 8005304:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8005308:	461a      	mov	r2, r3
 800530a:	f7ff fb0f 	bl	800492c <inv_device_set_sensor_period_us>
 800530e:	65f8      	str	r0, [r7, #92]	@ 0x5c
        check_rc(rc);
 8005310:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005312:	f000 f8ef 	bl	80054f4 <check_rc>
        rc += inv_device_start_sensor(device, sensor_list[i].type);
 8005316:	4b55      	ldr	r3, [pc, #340]	@ (800546c <ImuThreadStart+0x95c>)
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	4956      	ldr	r1, [pc, #344]	@ (8005474 <ImuThreadStart+0x964>)
 800531c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800531e:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8005322:	4619      	mov	r1, r3
 8005324:	4610      	mov	r0, r2
 8005326:	f7ff faa5 	bl	8004874 <inv_device_start_sensor>
 800532a:	4602      	mov	r2, r0
 800532c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800532e:	4413      	add	r3, r2
 8005330:	65fb      	str	r3, [r7, #92]	@ 0x5c
        check_rc(rc);
 8005332:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005334:	f000 f8de 	bl	80054f4 <check_rc>

        waitToPrint();
 8005338:	f006 f886 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 100, "Sensor started.\r\n");
 800533c:	4a53      	ldr	r2, [pc, #332]	@ (800548c <ImuThreadStart+0x97c>)
 800533e:	2164      	movs	r1, #100	@ 0x64
 8005340:	4850      	ldr	r0, [pc, #320]	@ (8005484 <ImuThreadStart+0x974>)
 8005342:	f005 ff7b 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8005346:	484f      	ldr	r0, [pc, #316]	@ (8005484 <ImuThreadStart+0x974>)
 8005348:	f7fa ff2a 	bl	80001a0 <strlen>
 800534c:	4603      	mov	r3, r0
 800534e:	b2db      	uxtb	r3, r3
 8005350:	4619      	mov	r1, r3
 8005352:	484c      	ldr	r0, [pc, #304]	@ (8005484 <ImuThreadStart+0x974>)
 8005354:	f006 f88a 	bl	800b46c <huart2print>
    for (i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i)
 8005358:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800535a:	3301      	adds	r3, #1
 800535c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800535e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005360:	2b00      	cmp	r3, #0
 8005362:	d090      	beq.n	8005286 <ImuThreadStart+0x776>
//  {

//  }
//  vTaskDelay(1000);

  InitThreadNotify(NOTIFICATION_FROM_IMU_INITIALIZED);
 8005364:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8005368:	f002 fa60 	bl	800782c <InitThreadNotify>

//  vTaskDelay(10000);
  waitToPrint();
 800536c:	f006 f86c 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "[IMU] Notification to init given that IMU is initialized.\r\n");
 8005370:	4a47      	ldr	r2, [pc, #284]	@ (8005490 <ImuThreadStart+0x980>)
 8005372:	2164      	movs	r1, #100	@ 0x64
 8005374:	4843      	ldr	r0, [pc, #268]	@ (8005484 <ImuThreadStart+0x974>)
 8005376:	f005 ff61 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800537a:	4842      	ldr	r0, [pc, #264]	@ (8005484 <ImuThreadStart+0x974>)
 800537c:	f7fa ff10 	bl	80001a0 <strlen>
 8005380:	4603      	mov	r3, r0
 8005382:	b2db      	uxtb	r3, r3
 8005384:	4619      	mov	r1, r3
 8005386:	483f      	ldr	r0, [pc, #252]	@ (8005484 <ImuThreadStart+0x974>)
 8005388:	f006 f870 	bl	800b46c <huart2print>

//    GatewayThreadInit();
  // 20240616
  vTaskSuspend(imuThreadHandler);
 800538c:	4b41      	ldr	r3, [pc, #260]	@ (8005494 <ImuThreadStart+0x984>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4618      	mov	r0, r3
 8005392:	f01b fc43 	bl	8020c1c <vTaskSuspend>
//          waitToPrint();
//          npf_snprintf(uart_buf, 200, ".\r\n");
//          huart2print(uart_buf, strlen(uart_buf));
//#endif

    if (pollIMU && imuAvailable)
 8005396:	4b40      	ldr	r3, [pc, #256]	@ (8005498 <ImuThreadStart+0x988>)
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d05a      	beq.n	8005454 <ImuThreadStart+0x944>
 800539e:	4b3f      	ldr	r3, [pc, #252]	@ (800549c <ImuThreadStart+0x98c>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d056      	beq.n	8005454 <ImuThreadStart+0x944>
//      waitToPrint();
//      npf_snprintf(uart_buf, 200, "%u [app_imu] Start of poll IMU.\r\n",(unsigned int) xTaskGetTickCount());
//      huart2print(uart_buf, strlen(uart_buf));
//#endif

      xTaskNotifyStateClear(imuThreadHandler);
 80053a6:	4b3b      	ldr	r3, [pc, #236]	@ (8005494 <ImuThreadStart+0x984>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2100      	movs	r1, #0
 80053ac:	4618      	mov	r0, r3
 80053ae:	f01c ff13 	bl	80221d8 <xTaskGenericNotifyStateClear>
      if (xTaskNotifyWait(0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(200)))
 80053b2:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 80053b6:	f04f 0300 	mov.w	r3, #0
 80053ba:	e9cd 2300 	strd	r2, r3, [sp]
 80053be:	4b38      	ldr	r3, [pc, #224]	@ (80054a0 <ImuThreadStart+0x990>)
 80053c0:	f04f 32ff 	mov.w	r2, #4294967295
 80053c4:	2100      	movs	r1, #0
 80053c6:	2000      	movs	r0, #0
 80053c8:	f01c fc50 	bl	8021c6c <xTaskGenericNotifyWait>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d025      	beq.n	800541e <ImuThreadStart+0x90e>
      {// No time-out
        if ((notificationValue & NOTIFICATION_FROM_IMU) == NOTIFICATION_FROM_IMU)
 80053d2:	4b33      	ldr	r3, [pc, #204]	@ (80054a0 <ImuThreadStart+0x990>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d009      	beq.n	80053f2 <ImuThreadStart+0x8e2>
//          huart2print(uart_buf, strlen(uart_buf));
//#endif



          rc = inv_device_poll(device); // Poll device for data
 80053de:	4b23      	ldr	r3, [pc, #140]	@ (800546c <ImuThreadStart+0x95c>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7ff fa00 	bl	80047e8 <inv_device_poll>
 80053e8:	65f8      	str	r0, [r7, #92]	@ 0x5c
          check_rc(rc);
 80053ea:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80053ec:	f000 f882 	bl	80054f4 <check_rc>
 80053f0:	e030      	b.n	8005454 <ImuThreadStart+0x944>
//#endif
        }
        else
        {
#if PRINTF_APP_IMU
          waitToPrint();
 80053f2:	f006 f829 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_imu] Wrong notification value!\r\n",(unsigned int) xTaskGetTickCount());
 80053f6:	f01b fe39 	bl	802106c <xTaskGetTickCount>
 80053fa:	4602      	mov	r2, r0
 80053fc:	460b      	mov	r3, r1
 80053fe:	4613      	mov	r3, r2
 8005400:	4a28      	ldr	r2, [pc, #160]	@ (80054a4 <ImuThreadStart+0x994>)
 8005402:	21c8      	movs	r1, #200	@ 0xc8
 8005404:	481f      	ldr	r0, [pc, #124]	@ (8005484 <ImuThreadStart+0x974>)
 8005406:	f005 ff19 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 800540a:	481e      	ldr	r0, [pc, #120]	@ (8005484 <ImuThreadStart+0x974>)
 800540c:	f7fa fec8 	bl	80001a0 <strlen>
 8005410:	4603      	mov	r3, r0
 8005412:	b2db      	uxtb	r3, r3
 8005414:	4619      	mov	r1, r3
 8005416:	481b      	ldr	r0, [pc, #108]	@ (8005484 <ImuThreadStart+0x974>)
 8005418:	f006 f828 	bl	800b46c <huart2print>
 800541c:	e01a      	b.n	8005454 <ImuThreadStart+0x944>
        }
      }
      else
      {
#if PRINTF_APP_IMU
        waitToPrint();
 800541e:	f006 f813 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_imu] Time-out (>200ms) on interrupt from INT1_ICM20948_Pin!\r\n",(unsigned int) xTaskGetTickCount());
 8005422:	f01b fe23 	bl	802106c <xTaskGetTickCount>
 8005426:	4602      	mov	r2, r0
 8005428:	460b      	mov	r3, r1
 800542a:	4613      	mov	r3, r2
 800542c:	4a1e      	ldr	r2, [pc, #120]	@ (80054a8 <ImuThreadStart+0x998>)
 800542e:	21c8      	movs	r1, #200	@ 0xc8
 8005430:	4814      	ldr	r0, [pc, #80]	@ (8005484 <ImuThreadStart+0x974>)
 8005432:	f005 ff03 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8005436:	4813      	ldr	r0, [pc, #76]	@ (8005484 <ImuThreadStart+0x974>)
 8005438:	f7fa feb2 	bl	80001a0 <strlen>
 800543c:	4603      	mov	r3, r0
 800543e:	b2db      	uxtb	r3, r3
 8005440:	4619      	mov	r1, r3
 8005442:	4810      	ldr	r0, [pc, #64]	@ (8005484 <ImuThreadStart+0x974>)
 8005444:	f006 f812 	bl	800b46c <huart2print>
        rc = inv_device_poll(device); // Poll device for data
 8005448:	4b08      	ldr	r3, [pc, #32]	@ (800546c <ImuThreadStart+0x95c>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f7ff f9cb 	bl	80047e8 <inv_device_poll>
 8005452:	65f8      	str	r0, [r7, #92]	@ 0x5c
////    __enable_irq();
////  }
//    }
////    vTaskDelayUntil(&xLastWakeTime, 1000U);
//
    if (imuAvailable)
 8005454:	4b11      	ldr	r3, [pc, #68]	@ (800549c <ImuThreadStart+0x98c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d027      	beq.n	80054ac <ImuThreadStart+0x99c>
    {
      vTaskDelay(100);
 800545c:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8005460:	f04f 0100 	mov.w	r1, #0
 8005464:	f01b fbb2 	bl	8020bcc <vTaskDelay>
 8005468:	e795      	b.n	8005396 <ImuThreadStart+0x886>
 800546a:	bf00      	nop
 800546c:	20000490 	.word	0x20000490
 8005470:	20000030 	.word	0x20000030
 8005474:	0802a088 	.word	0x0802a088
 8005478:	08026cec 	.word	0x08026cec
 800547c:	08026cf4 	.word	0x08026cf4
 8005480:	08026cfc 	.word	0x08026cfc
 8005484:	200011d8 	.word	0x200011d8
 8005488:	08026d08 	.word	0x08026d08
 800548c:	08026d20 	.word	0x08026d20
 8005490:	08026d34 	.word	0x08026d34
 8005494:	20000468 	.word	0x20000468
 8005498:	200013a0 	.word	0x200013a0
 800549c:	20000020 	.word	0x20000020
 80054a0:	20000464 	.word	0x20000464
 80054a4:	08026d70 	.word	0x08026d70
 80054a8:	08026d9c 	.word	0x08026d9c
    }
    else
    {
#if PRINTF_APP_IMU
      waitToPrint();
 80054ac:	f005 ffcc 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_imu] No IMU available.\r\n",(unsigned int) xTaskGetTickCount());
 80054b0:	f01b fddc 	bl	802106c <xTaskGetTickCount>
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4613      	mov	r3, r2
 80054ba:	4a0c      	ldr	r2, [pc, #48]	@ (80054ec <ImuThreadStart+0x9dc>)
 80054bc:	21c8      	movs	r1, #200	@ 0xc8
 80054be:	480c      	ldr	r0, [pc, #48]	@ (80054f0 <ImuThreadStart+0x9e0>)
 80054c0:	f005 febc 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80054c4:	480a      	ldr	r0, [pc, #40]	@ (80054f0 <ImuThreadStart+0x9e0>)
 80054c6:	f7fa fe6b 	bl	80001a0 <strlen>
 80054ca:	4603      	mov	r3, r0
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	4619      	mov	r1, r3
 80054d0:	4807      	ldr	r0, [pc, #28]	@ (80054f0 <ImuThreadStart+0x9e0>)
 80054d2:	f005 ffcb 	bl	800b46c <huart2print>
#endif
      vTaskDelay(10000);
 80054d6:	f242 7010 	movw	r0, #10000	@ 0x2710
 80054da:	f04f 0100 	mov.w	r1, #0
 80054de:	f01b fb75 	bl	8020bcc <vTaskDelay>
    if (pollIMU && imuAvailable)
 80054e2:	e758      	b.n	8005396 <ImuThreadStart+0x886>

    }

  }
}
 80054e4:	3764      	adds	r7, #100	@ 0x64
 80054e6:	46bd      	mov	sp, r7
 80054e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054ec:	08026de4 	.word	0x08026de4
 80054f0:	200011d8 	.word	0x200011d8

080054f4 <check_rc>:


static void check_rc(int rc)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  if(rc == -1)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005502:	d110      	bne.n	8005526 <check_rc+0x32>
  {
    waitToPrint();
 8005504:	f005 ffa0 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "BAD RC=%d\r\n", rc);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a09      	ldr	r2, [pc, #36]	@ (8005530 <check_rc+0x3c>)
 800550c:	2164      	movs	r1, #100	@ 0x64
 800550e:	4809      	ldr	r0, [pc, #36]	@ (8005534 <check_rc+0x40>)
 8005510:	f005 fe94 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8005514:	4807      	ldr	r0, [pc, #28]	@ (8005534 <check_rc+0x40>)
 8005516:	f7fa fe43 	bl	80001a0 <strlen>
 800551a:	4603      	mov	r3, r0
 800551c:	b2db      	uxtb	r3, r3
 800551e:	4619      	mov	r1, r3
 8005520:	4804      	ldr	r0, [pc, #16]	@ (8005534 <check_rc+0x40>)
 8005522:	f005 ffa3 	bl	800b46c <huart2print>
    //while(1);
  }
}
 8005526:	bf00      	nop
 8005528:	3708      	adds	r7, #8
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	08026e08 	.word	0x08026e08
 8005534:	200011d8 	.word	0x200011d8

08005538 <inv_icm20948_sleep_us>:

void inv_icm20948_sleep_us(int us)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  //delay_us(us);
  //TODO change into something with microseconds
  HAL_Delay(us/1000);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a06      	ldr	r2, [pc, #24]	@ (800555c <inv_icm20948_sleep_us+0x24>)
 8005544:	fb82 1203 	smull	r1, r2, r2, r3
 8005548:	1192      	asrs	r2, r2, #6
 800554a:	17db      	asrs	r3, r3, #31
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	4618      	mov	r0, r3
 8005550:	f013 f968 	bl	8018824 <HAL_Delay>
}
 8005554:	bf00      	nop
 8005556:	3708      	adds	r7, #8
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	10624dd3 	.word	0x10624dd3

08005560 <inv_icm20948_get_time_us>:

uint64_t inv_icm20948_get_time_us(void)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0
  //TODO: is this correct? with hal tick?
  //return timer_get_counter(TIMEBASE_TIMER);
  return xTaskGetTickCount();
 8005564:	f01b fd82 	bl	802106c <xTaskGetTickCount>
 8005568:	4602      	mov	r2, r0
 800556a:	460b      	mov	r3, r1
}
 800556c:	4610      	mov	r0, r2
 800556e:	4619      	mov	r1, r3
 8005570:	bd80      	pop	{r7, pc}
	...

08005574 <sensor_event_cb>:
/*
 * Callback called upon sensor event reception
 * This function is called in the same context as inv_device_poll()
 */
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg)
{
 8005574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005578:	b09f      	sub	sp, #124	@ 0x7c
 800557a:	af06      	add	r7, sp, #24
 800557c:	6578      	str	r0, [r7, #84]	@ 0x54
 800557e:	6539      	str	r1, [r7, #80]	@ 0x50
//#endif




  if (event->status == INV_SENSOR_STATUS_DATA_UPDATED)
 8005580:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	2b00      	cmp	r3, #0
 8005586:	f040 84d2 	bne.w	8005f2e <sensor_event_cb+0x9ba>
  {
    switch (INV_SENSOR_ID_TO_TYPE(event->sensor))
 800558a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005592:	3b01      	subs	r3, #1
 8005594:	2b20      	cmp	r3, #32
 8005596:	f200 84db 	bhi.w	8005f50 <sensor_event_cb+0x9dc>
 800559a:	a201      	add	r2, pc, #4	@ (adr r2, 80055a0 <sensor_event_cb+0x2c>)
 800559c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a0:	08005625 	.word	0x08005625
 80055a4:	08005889 	.word	0x08005889
 80055a8:	08005ded 	.word	0x08005ded
 80055ac:	08005735 	.word	0x08005735
 80055b0:	08005f51 	.word	0x08005f51
 80055b4:	08005f51 	.word	0x08005f51
 80055b8:	08005f51 	.word	0x08005f51
 80055bc:	08005f51 	.word	0x08005f51
 80055c0:	08005625 	.word	0x08005625
 80055c4:	08005625 	.word	0x08005625
 80055c8:	08005a53 	.word	0x08005a53
 80055cc:	08005f51 	.word	0x08005f51
 80055d0:	08005f51 	.word	0x08005f51
 80055d4:	08005f51 	.word	0x08005f51
 80055d8:	08005a53 	.word	0x08005a53
 80055dc:	08005993 	.word	0x08005993
 80055e0:	08005f51 	.word	0x08005f51
 80055e4:	08005f51 	.word	0x08005f51
 80055e8:	08005f51 	.word	0x08005f51
 80055ec:	08005a53 	.word	0x08005a53
 80055f0:	08005f51 	.word	0x08005f51
 80055f4:	08005f51 	.word	0x08005f51
 80055f8:	08005f51 	.word	0x08005f51
 80055fc:	08005f51 	.word	0x08005f51
 8005600:	08005f51 	.word	0x08005f51
 8005604:	08005f51 	.word	0x08005f51
 8005608:	08005f51 	.word	0x08005f51
 800560c:	08005f51 	.word	0x08005f51
 8005610:	08005f51 	.word	0x08005f51
 8005614:	08005f51 	.word	0x08005f51
 8005618:	08005f51 	.word	0x08005f51
 800561c:	08005f51 	.word	0x08005f51
 8005620:	08005f51 	.word	0x08005f51
    	  //from jona:
//		imu_data.accel.x =      (int16_t)((event->data.acc.vect[0]) * (1 << RAW_Q_FORMAT_ACC_COMMA_BITS));
//		imu_data.accel.y =      (int16_t)((event->data.acc.vect[1]) * (1 << RAW_Q_FORMAT_ACC_COMMA_BITS));
//		imu_data.accel.z =      (int16_t)((event->data.acc.vect[2]) * (1 << RAW_Q_FORMAT_ACC_COMMA_BITS));

    	accX =      (event->data.acc.vect[0]*1000);
 8005624:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005626:	edd3 7a04 	vldr	s15, [r3, #16]
 800562a:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8005884 <sensor_event_cb+0x310>
 800562e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005632:	4b84      	ldr	r3, [pc, #528]	@ (8005844 <sensor_event_cb+0x2d0>)
 8005634:	edc3 7a00 	vstr	s15, [r3]
    	accY =      (event->data.acc.vect[1]*1000);
 8005638:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800563a:	edd3 7a05 	vldr	s15, [r3, #20]
 800563e:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8005884 <sensor_event_cb+0x310>
 8005642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005646:	4b80      	ldr	r3, [pc, #512]	@ (8005848 <sensor_event_cb+0x2d4>)
 8005648:	edc3 7a00 	vstr	s15, [r3]
    	accZ =      (event->data.acc.vect[2]*1000);
 800564c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800564e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005652:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8005884 <sensor_event_cb+0x310>
 8005656:	ee67 7a87 	vmul.f32	s15, s15, s14
 800565a:	4b7c      	ldr	r3, [pc, #496]	@ (800584c <sensor_event_cb+0x2d8>)
 800565c:	edc3 7a00 	vstr	s15, [r3]

        if (accelCalibrated && !calibrationActive)
 8005660:	4b7b      	ldr	r3, [pc, #492]	@ (8005850 <sensor_event_cb+0x2dc>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d034      	beq.n	80056d2 <sensor_event_cb+0x15e>
 8005668:	4b7a      	ldr	r3, [pc, #488]	@ (8005854 <sensor_event_cb+0x2e0>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d130      	bne.n	80056d2 <sensor_event_cb+0x15e>
        {
#if PRINTF_APP_IMU
	      waitToPrint();
 8005670:	f005 feea 	bl	800b448 <waitToPrint>
	      npf_snprintf(uart_buf, 100, "%u Accelerometer: x = %f, y = %f, z = %f\r\n", (unsigned int) xTaskGetTickCount(), accX, accY, accZ);
 8005674:	f01b fcfa 	bl	802106c <xTaskGetTickCount>
 8005678:	4602      	mov	r2, r0
 800567a:	460b      	mov	r3, r1
 800567c:	4616      	mov	r6, r2
 800567e:	4b71      	ldr	r3, [pc, #452]	@ (8005844 <sensor_event_cb+0x2d0>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4618      	mov	r0, r3
 8005684:	f7fa fef8 	bl	8000478 <__aeabi_f2d>
 8005688:	4604      	mov	r4, r0
 800568a:	460d      	mov	r5, r1
 800568c:	4b6e      	ldr	r3, [pc, #440]	@ (8005848 <sensor_event_cb+0x2d4>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4618      	mov	r0, r3
 8005692:	f7fa fef1 	bl	8000478 <__aeabi_f2d>
 8005696:	4680      	mov	r8, r0
 8005698:	4689      	mov	r9, r1
 800569a:	4b6c      	ldr	r3, [pc, #432]	@ (800584c <sensor_event_cb+0x2d8>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4618      	mov	r0, r3
 80056a0:	f7fa feea 	bl	8000478 <__aeabi_f2d>
 80056a4:	4602      	mov	r2, r0
 80056a6:	460b      	mov	r3, r1
 80056a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80056ac:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80056b0:	e9cd 4500 	strd	r4, r5, [sp]
 80056b4:	4633      	mov	r3, r6
 80056b6:	4a68      	ldr	r2, [pc, #416]	@ (8005858 <sensor_event_cb+0x2e4>)
 80056b8:	2164      	movs	r1, #100	@ 0x64
 80056ba:	4868      	ldr	r0, [pc, #416]	@ (800585c <sensor_event_cb+0x2e8>)
 80056bc:	f005 fdbe 	bl	800b23c <npf_snprintf>
	      huart2print(uart_buf, strlen(uart_buf));
 80056c0:	4866      	ldr	r0, [pc, #408]	@ (800585c <sensor_event_cb+0x2e8>)
 80056c2:	f7fa fd6d 	bl	80001a0 <strlen>
 80056c6:	4603      	mov	r3, r0
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	4619      	mov	r1, r3
 80056cc:	4863      	ldr	r0, [pc, #396]	@ (800585c <sensor_event_cb+0x2e8>)
 80056ce:	f005 fecd 	bl	800b46c <huart2print>
#endif
        }

	    // Save accuracy flag if it changes
	    if(event->data.acc.accuracy_flag != accelAccuracy)
 80056d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056d8:	461a      	mov	r2, r3
 80056da:	4b61      	ldr	r3, [pc, #388]	@ (8005860 <sensor_event_cb+0x2ec>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	429a      	cmp	r2, r3
 80056e0:	f000 8438 	beq.w	8005f54 <sensor_event_cb+0x9e0>
	    {
	      if(calibrationActive)
 80056e4:	4b5b      	ldr	r3, [pc, #364]	@ (8005854 <sensor_event_cb+0x2e0>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 8433 	beq.w	8005f54 <sensor_event_cb+0x9e0>
	      {
#if PRINTF_APP_IMU
	        waitToPrint();
 80056ee:	f005 feab 	bl	800b448 <waitToPrint>
	        npf_snprintf(uart_buf, 100, "%u Cal status: accel: %d\r\n", (unsigned int) xTaskGetTickCount(), event->data.acc.accuracy_flag);
 80056f2:	f01b fcbb 	bl	802106c <xTaskGetTickCount>
 80056f6:	4602      	mov	r2, r0
 80056f8:	460b      	mov	r3, r1
 80056fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	4613      	mov	r3, r2
 8005704:	4a57      	ldr	r2, [pc, #348]	@ (8005864 <sensor_event_cb+0x2f0>)
 8005706:	2164      	movs	r1, #100	@ 0x64
 8005708:	4854      	ldr	r0, [pc, #336]	@ (800585c <sensor_event_cb+0x2e8>)
 800570a:	f005 fd97 	bl	800b23c <npf_snprintf>
	        huart2print(uart_buf, strlen(uart_buf));
 800570e:	4853      	ldr	r0, [pc, #332]	@ (800585c <sensor_event_cb+0x2e8>)
 8005710:	f7fa fd46 	bl	80001a0 <strlen>
 8005714:	4603      	mov	r3, r0
 8005716:	b2db      	uxtb	r3, r3
 8005718:	4619      	mov	r1, r3
 800571a:	4850      	ldr	r0, [pc, #320]	@ (800585c <sensor_event_cb+0x2e8>)
 800571c:	f005 fea6 	bl	800b46c <huart2print>
#endif
	        accelAccuracy = event->data.acc.accuracy_flag;
 8005720:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005722:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005726:	461a      	mov	r2, r3
 8005728:	4b4d      	ldr	r3, [pc, #308]	@ (8005860 <sensor_event_cb+0x2ec>)
 800572a:	601a      	str	r2, [r3, #0]
	        calibration_callback();
 800572c:	f000 ff4a 	bl	80065c4 <calibration_callback>
	      }
	    }
        break;
 8005730:	f000 bc10 	b.w	8005f54 <sensor_event_cb+0x9e0>
//            (int)(event->data.gyr.vect[1]*1000),
//            (int)(event->data.gyr.vect[2]*1000));
//        huart2print(uart_buf, strlen(uart_buf));
//#endif

        gyrX = (event->data.gyr.vect[0]*1000);
 8005734:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005736:	edd3 7a04 	vldr	s15, [r3, #16]
 800573a:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8005884 <sensor_event_cb+0x310>
 800573e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005742:	4b49      	ldr	r3, [pc, #292]	@ (8005868 <sensor_event_cb+0x2f4>)
 8005744:	edc3 7a00 	vstr	s15, [r3]
        gyrY = (event->data.gyr.vect[1]*1000);
 8005748:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800574a:	edd3 7a05 	vldr	s15, [r3, #20]
 800574e:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8005884 <sensor_event_cb+0x310>
 8005752:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005756:	4b45      	ldr	r3, [pc, #276]	@ (800586c <sensor_event_cb+0x2f8>)
 8005758:	edc3 7a00 	vstr	s15, [r3]
        gyrZ = (event->data.gyr.vect[2]*1000);
 800575c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800575e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005762:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8005884 <sensor_event_cb+0x310>
 8005766:	ee67 7a87 	vmul.f32	s15, s15, s14
 800576a:	4b41      	ldr	r3, [pc, #260]	@ (8005870 <sensor_event_cb+0x2fc>)
 800576c:	edc3 7a00 	vstr	s15, [r3]

        if (gyroCalibrated && !calibrationActive)
 8005770:	4b40      	ldr	r3, [pc, #256]	@ (8005874 <sensor_event_cb+0x300>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d034      	beq.n	80057e2 <sensor_event_cb+0x26e>
 8005778:	4b36      	ldr	r3, [pc, #216]	@ (8005854 <sensor_event_cb+0x2e0>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d130      	bne.n	80057e2 <sensor_event_cb+0x26e>
        {
#if PRINTF_APP_IMU
          waitToPrint();
 8005780:	f005 fe62 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 100, "%u Gyroscope: x = %f, y = %f, z = %f\r\n", (unsigned int) xTaskGetTickCount(), gyrX, gyrY, gyrZ);
 8005784:	f01b fc72 	bl	802106c <xTaskGetTickCount>
 8005788:	4602      	mov	r2, r0
 800578a:	460b      	mov	r3, r1
 800578c:	4616      	mov	r6, r2
 800578e:	4b36      	ldr	r3, [pc, #216]	@ (8005868 <sensor_event_cb+0x2f4>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4618      	mov	r0, r3
 8005794:	f7fa fe70 	bl	8000478 <__aeabi_f2d>
 8005798:	4604      	mov	r4, r0
 800579a:	460d      	mov	r5, r1
 800579c:	4b33      	ldr	r3, [pc, #204]	@ (800586c <sensor_event_cb+0x2f8>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f7fa fe69 	bl	8000478 <__aeabi_f2d>
 80057a6:	4680      	mov	r8, r0
 80057a8:	4689      	mov	r9, r1
 80057aa:	4b31      	ldr	r3, [pc, #196]	@ (8005870 <sensor_event_cb+0x2fc>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fa fe62 	bl	8000478 <__aeabi_f2d>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80057bc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80057c0:	e9cd 4500 	strd	r4, r5, [sp]
 80057c4:	4633      	mov	r3, r6
 80057c6:	4a2c      	ldr	r2, [pc, #176]	@ (8005878 <sensor_event_cb+0x304>)
 80057c8:	2164      	movs	r1, #100	@ 0x64
 80057ca:	4824      	ldr	r0, [pc, #144]	@ (800585c <sensor_event_cb+0x2e8>)
 80057cc:	f005 fd36 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 80057d0:	4822      	ldr	r0, [pc, #136]	@ (800585c <sensor_event_cb+0x2e8>)
 80057d2:	f7fa fce5 	bl	80001a0 <strlen>
 80057d6:	4603      	mov	r3, r0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	4619      	mov	r1, r3
 80057dc:	481f      	ldr	r0, [pc, #124]	@ (800585c <sensor_event_cb+0x2e8>)
 80057de:	f005 fe45 	bl	800b46c <huart2print>
//#endif
        }


	// Save accuracy flag
	    if(event->data.gyr.accuracy_flag != gyroAccuracy)
 80057e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057e8:	461a      	mov	r2, r3
 80057ea:	4b24      	ldr	r3, [pc, #144]	@ (800587c <sensor_event_cb+0x308>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	f000 83b2 	beq.w	8005f58 <sensor_event_cb+0x9e4>
	    {
	      if(calibrationActive)
 80057f4:	4b17      	ldr	r3, [pc, #92]	@ (8005854 <sensor_event_cb+0x2e0>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 83ad 	beq.w	8005f58 <sensor_event_cb+0x9e4>
	      {
#if PRINTF_APP_IMU
	        waitToPrint();
 80057fe:	f005 fe23 	bl	800b448 <waitToPrint>
	        npf_snprintf(uart_buf, 100, "%u Cal status: gyro: %d\r\n", (unsigned int) xTaskGetTickCount(), event->data.gyr.accuracy_flag);
 8005802:	f01b fc33 	bl	802106c <xTaskGetTickCount>
 8005806:	4602      	mov	r2, r0
 8005808:	460b      	mov	r3, r1
 800580a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800580c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	4613      	mov	r3, r2
 8005814:	4a1a      	ldr	r2, [pc, #104]	@ (8005880 <sensor_event_cb+0x30c>)
 8005816:	2164      	movs	r1, #100	@ 0x64
 8005818:	4810      	ldr	r0, [pc, #64]	@ (800585c <sensor_event_cb+0x2e8>)
 800581a:	f005 fd0f 	bl	800b23c <npf_snprintf>
	        huart2print(uart_buf, strlen(uart_buf));
 800581e:	480f      	ldr	r0, [pc, #60]	@ (800585c <sensor_event_cb+0x2e8>)
 8005820:	f7fa fcbe 	bl	80001a0 <strlen>
 8005824:	4603      	mov	r3, r0
 8005826:	b2db      	uxtb	r3, r3
 8005828:	4619      	mov	r1, r3
 800582a:	480c      	ldr	r0, [pc, #48]	@ (800585c <sensor_event_cb+0x2e8>)
 800582c:	f005 fe1e 	bl	800b46c <huart2print>
#endif
	        gyroAccuracy = event->data.gyr.accuracy_flag;
 8005830:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005832:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005836:	461a      	mov	r2, r3
 8005838:	4b10      	ldr	r3, [pc, #64]	@ (800587c <sensor_event_cb+0x308>)
 800583a:	601a      	str	r2, [r3, #0]
	        calibration_callback();
 800583c:	f000 fec2 	bl	80065c4 <calibration_callback>
	      }
	    }
        break;
 8005840:	e38a      	b.n	8005f58 <sensor_event_cb+0x9e4>
 8005842:	bf00      	nop
 8005844:	2000137c 	.word	0x2000137c
 8005848:	20001380 	.word	0x20001380
 800584c:	20001384 	.word	0x20001384
 8005850:	20000488 	.word	0x20000488
 8005854:	20000030 	.word	0x20000030
 8005858:	08026e14 	.word	0x08026e14
 800585c:	200011d8 	.word	0x200011d8
 8005860:	2000047c 	.word	0x2000047c
 8005864:	08026e40 	.word	0x08026e40
 8005868:	20001394 	.word	0x20001394
 800586c:	20001398 	.word	0x20001398
 8005870:	2000139c 	.word	0x2000139c
 8005874:	20000484 	.word	0x20000484
 8005878:	08026e5c 	.word	0x08026e5c
 800587c:	20000478 	.word	0x20000478
 8005880:	08026e84 	.word	0x08026e84
 8005884:	447a0000 	.word	0x447a0000

//		magY =   -(event->data.mag.vect[0]); // Changed axes and inverted. Corrected for rotation of axes.
//		magX =    (event->data.mag.vect[1]); // Changed axes. Corrected for rotation of axes.
//		magZ =    (event->data.mag.vect[2]);

		magY =   -(event->data.mag.vect[0]*1000); // Changed axes and inverted. Corrected for rotation of axes.
 8005888:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800588a:	edd3 7a04 	vldr	s15, [r3, #16]
 800588e:	ed1f 7a03 	vldr	s14, [pc, #-12]	@ 8005884 <sensor_event_cb+0x310>
 8005892:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005896:	eef1 7a67 	vneg.f32	s15, s15
 800589a:	4ba3      	ldr	r3, [pc, #652]	@ (8005b28 <sensor_event_cb+0x5b4>)
 800589c:	edc3 7a00 	vstr	s15, [r3]
		magX =    (event->data.mag.vect[1]*1000); // Changed axes. Corrected for rotation of axes.
 80058a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058a2:	edd3 7a05 	vldr	s15, [r3, #20]
 80058a6:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8005b2c <sensor_event_cb+0x5b8>
 80058aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058ae:	4ba0      	ldr	r3, [pc, #640]	@ (8005b30 <sensor_event_cb+0x5bc>)
 80058b0:	edc3 7a00 	vstr	s15, [r3]
		magZ =    (event->data.mag.vect[2]*1000);
 80058b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058b6:	edd3 7a06 	vldr	s15, [r3, #24]
 80058ba:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8005b2c <sensor_event_cb+0x5b8>
 80058be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058c2:	4b9c      	ldr	r3, [pc, #624]	@ (8005b34 <sensor_event_cb+0x5c0>)
 80058c4:	edc3 7a00 	vstr	s15, [r3]

	    if (magCalibrated)
 80058c8:	4b9b      	ldr	r3, [pc, #620]	@ (8005b38 <sensor_event_cb+0x5c4>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d030      	beq.n	8005932 <sensor_event_cb+0x3be>
	    {
#if PRINTF_APP_IMU
	      waitToPrint();
 80058d0:	f005 fdba 	bl	800b448 <waitToPrint>
	      npf_snprintf(uart_buf, 100, "%u Magnetometer: x = %f, y = %f, z = %f\r\n", (unsigned int) xTaskGetTickCount(), magX, magY, magZ);
 80058d4:	f01b fbca 	bl	802106c <xTaskGetTickCount>
 80058d8:	4602      	mov	r2, r0
 80058da:	460b      	mov	r3, r1
 80058dc:	4616      	mov	r6, r2
 80058de:	4b94      	ldr	r3, [pc, #592]	@ (8005b30 <sensor_event_cb+0x5bc>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7fa fdc8 	bl	8000478 <__aeabi_f2d>
 80058e8:	4604      	mov	r4, r0
 80058ea:	460d      	mov	r5, r1
 80058ec:	4b8e      	ldr	r3, [pc, #568]	@ (8005b28 <sensor_event_cb+0x5b4>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f7fa fdc1 	bl	8000478 <__aeabi_f2d>
 80058f6:	4680      	mov	r8, r0
 80058f8:	4689      	mov	r9, r1
 80058fa:	4b8e      	ldr	r3, [pc, #568]	@ (8005b34 <sensor_event_cb+0x5c0>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f7fa fdba 	bl	8000478 <__aeabi_f2d>
 8005904:	4602      	mov	r2, r0
 8005906:	460b      	mov	r3, r1
 8005908:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800590c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005910:	e9cd 4500 	strd	r4, r5, [sp]
 8005914:	4633      	mov	r3, r6
 8005916:	4a89      	ldr	r2, [pc, #548]	@ (8005b3c <sensor_event_cb+0x5c8>)
 8005918:	2164      	movs	r1, #100	@ 0x64
 800591a:	4889      	ldr	r0, [pc, #548]	@ (8005b40 <sensor_event_cb+0x5cc>)
 800591c:	f005 fc8e 	bl	800b23c <npf_snprintf>
	      huart2print(uart_buf, strlen(uart_buf));
 8005920:	4887      	ldr	r0, [pc, #540]	@ (8005b40 <sensor_event_cb+0x5cc>)
 8005922:	f7fa fc3d 	bl	80001a0 <strlen>
 8005926:	4603      	mov	r3, r0
 8005928:	b2db      	uxtb	r3, r3
 800592a:	4619      	mov	r1, r3
 800592c:	4884      	ldr	r0, [pc, #528]	@ (8005b40 <sensor_event_cb+0x5cc>)
 800592e:	f005 fd9d 	bl	800b46c <huart2print>
#endif
	    }

  // Save accuracy flag
	    if(event->data.mag.accuracy_flag != magAccuracy)
 8005932:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005934:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005938:	461a      	mov	r2, r3
 800593a:	4b82      	ldr	r3, [pc, #520]	@ (8005b44 <sensor_event_cb+0x5d0>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	429a      	cmp	r2, r3
 8005940:	f000 830c 	beq.w	8005f5c <sensor_event_cb+0x9e8>
	    {
	      if(calibrationActive)
 8005944:	4b80      	ldr	r3, [pc, #512]	@ (8005b48 <sensor_event_cb+0x5d4>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 8307 	beq.w	8005f5c <sensor_event_cb+0x9e8>
	      {
#if PRINTF_APP_IMU
	        waitToPrint();
 800594e:	f005 fd7b 	bl	800b448 <waitToPrint>
	        npf_snprintf(uart_buf, 100, "%u Cal status: mag: %d\r\n", (unsigned int) xTaskGetTickCount(), event->data.mag.accuracy_flag);
 8005952:	f01b fb8b 	bl	802106c <xTaskGetTickCount>
 8005956:	4602      	mov	r2, r0
 8005958:	460b      	mov	r3, r1
 800595a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800595c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	4613      	mov	r3, r2
 8005964:	4a79      	ldr	r2, [pc, #484]	@ (8005b4c <sensor_event_cb+0x5d8>)
 8005966:	2164      	movs	r1, #100	@ 0x64
 8005968:	4875      	ldr	r0, [pc, #468]	@ (8005b40 <sensor_event_cb+0x5cc>)
 800596a:	f005 fc67 	bl	800b23c <npf_snprintf>
	        huart2print(uart_buf, strlen(uart_buf));
 800596e:	4874      	ldr	r0, [pc, #464]	@ (8005b40 <sensor_event_cb+0x5cc>)
 8005970:	f7fa fc16 	bl	80001a0 <strlen>
 8005974:	4603      	mov	r3, r0
 8005976:	b2db      	uxtb	r3, r3
 8005978:	4619      	mov	r1, r3
 800597a:	4871      	ldr	r0, [pc, #452]	@ (8005b40 <sensor_event_cb+0x5cc>)
 800597c:	f005 fd76 	bl	800b46c <huart2print>
#endif
	        magAccuracy = event->data.mag.accuracy_flag;
 8005980:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005982:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005986:	461a      	mov	r2, r3
 8005988:	4b6e      	ldr	r3, [pc, #440]	@ (8005b44 <sensor_event_cb+0x5d0>)
 800598a:	601a      	str	r2, [r3, #0]

//

	        calibration_callback();
 800598c:	f000 fe1a 	bl	80065c4 <calibration_callback>
	      }
	    }

        break;
 8005990:	e2e4      	b.n	8005f5c <sensor_event_cb+0x9e8>
      case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
        waitToPrint();
 8005992:	f005 fd59 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 100, "data event %s (mdps): %d %d %d %d %d %d\r\n", inv_sensor_str(event->sensor),
 8005996:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4618      	mov	r0, r3
 800599c:	f007 fa3a 	bl	800ce14 <inv_sensor_str>
 80059a0:	4602      	mov	r2, r0
            (int)(event->data.gyr.vect[0]*1000),
 80059a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059a4:	edd3 7a04 	vldr	s15, [r3, #16]
 80059a8:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8005b2c <sensor_event_cb+0x5b8>
 80059ac:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 100, "data event %s (mdps): %d %d %d %d %d %d\r\n", inv_sensor_str(event->sensor),
 80059b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80059b4:	ee17 1a90 	vmov	r1, s15
            (int)(event->data.gyr.vect[1]*1000),
 80059b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059ba:	edd3 7a05 	vldr	s15, [r3, #20]
 80059be:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8005b2c <sensor_event_cb+0x5b8>
 80059c2:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 100, "data event %s (mdps): %d %d %d %d %d %d\r\n", inv_sensor_str(event->sensor),
 80059c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80059ca:	ee17 0a90 	vmov	r0, s15
            (int)(event->data.gyr.vect[2]*1000),
 80059ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059d0:	edd3 7a06 	vldr	s15, [r3, #24]
 80059d4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8005b2c <sensor_event_cb+0x5b8>
 80059d8:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 100, "data event %s (mdps): %d %d %d %d %d %d\r\n", inv_sensor_str(event->sensor),
 80059dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80059e0:	ee17 4a90 	vmov	r4, s15
            (int)(event->data.gyr.bias[0]*1000),
 80059e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059e6:	edd3 7a07 	vldr	s15, [r3, #28]
 80059ea:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8005b2c <sensor_event_cb+0x5b8>
 80059ee:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 100, "data event %s (mdps): %d %d %d %d %d %d\r\n", inv_sensor_str(event->sensor),
 80059f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80059f6:	ee17 5a90 	vmov	r5, s15
            (int)(event->data.gyr.bias[1]*1000),
 80059fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059fc:	edd3 7a08 	vldr	s15, [r3, #32]
 8005a00:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8005b2c <sensor_event_cb+0x5b8>
 8005a04:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 100, "data event %s (mdps): %d %d %d %d %d %d\r\n", inv_sensor_str(event->sensor),
 8005a08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a0c:	ee17 6a90 	vmov	r6, s15
            (int)(event->data.gyr.bias[2]*1000));
 8005a10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a12:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005a16:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8005b2c <sensor_event_cb+0x5b8>
 8005a1a:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 100, "data event %s (mdps): %d %d %d %d %d %d\r\n", inv_sensor_str(event->sensor),
 8005a1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a22:	ee17 3a90 	vmov	r3, s15
 8005a26:	9305      	str	r3, [sp, #20]
 8005a28:	9604      	str	r6, [sp, #16]
 8005a2a:	9503      	str	r5, [sp, #12]
 8005a2c:	9402      	str	r4, [sp, #8]
 8005a2e:	9001      	str	r0, [sp, #4]
 8005a30:	9100      	str	r1, [sp, #0]
 8005a32:	4613      	mov	r3, r2
 8005a34:	4a46      	ldr	r2, [pc, #280]	@ (8005b50 <sensor_event_cb+0x5dc>)
 8005a36:	2164      	movs	r1, #100	@ 0x64
 8005a38:	4841      	ldr	r0, [pc, #260]	@ (8005b40 <sensor_event_cb+0x5cc>)
 8005a3a:	f005 fbff 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8005a3e:	4840      	ldr	r0, [pc, #256]	@ (8005b40 <sensor_event_cb+0x5cc>)
 8005a40:	f7fa fbae 	bl	80001a0 <strlen>
 8005a44:	4603      	mov	r3, r0
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	4619      	mov	r1, r3
 8005a4a:	483d      	ldr	r0, [pc, #244]	@ (8005b40 <sensor_event_cb+0x5cc>)
 8005a4c:	f005 fd0e 	bl	800b46c <huart2print>
        break;
 8005a50:	e287      	b.n	8005f62 <sensor_event_cb+0x9ee>
//        huart2print(uart_buf, strlen(uart_buf));
        break;
      case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
      case INV_SENSOR_TYPE_ROTATION_VECTOR:
      case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
	    imuMeasurementNr++;
 8005a52:	4b40      	ldr	r3, [pc, #256]	@ (8005b54 <sensor_event_cb+0x5e0>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	1c5a      	adds	r2, r3, #1
 8005a58:	4b3e      	ldr	r3, [pc, #248]	@ (8005b54 <sensor_event_cb+0x5e0>)
 8005a5a:	601a      	str	r2, [r3, #0]
//	    {
//          waitToPrint();
//          npf_snprintf(uart_buf, 100, "%u data event nr %u, %s (e-3): %f %f %f %f\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int) imuMeasurementNr, inv_sensor_str(event->sensor), event->data.quaternion.quat[0], event->data.quaternion.quat[1], event->data.quaternion.quat[2], event->data.quaternion.quat[3]);
//          huart2print(uart_buf, strlen(uart_buf));
//        }
        quat.w = event->data.quaternion.quat[0]*10000;
 8005a5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a5e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005a62:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8005b58 <sensor_event_cb+0x5e4>
 8005a66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a6e:	ee17 2a90 	vmov	r2, s15
 8005a72:	4b3a      	ldr	r3, [pc, #232]	@ (8005b5c <sensor_event_cb+0x5e8>)
 8005a74:	601a      	str	r2, [r3, #0]
        quat.x = event->data.quaternion.quat[1]*10000;
 8005a76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a78:	edd3 7a05 	vldr	s15, [r3, #20]
 8005a7c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8005b58 <sensor_event_cb+0x5e4>
 8005a80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a88:	ee17 2a90 	vmov	r2, s15
 8005a8c:	4b33      	ldr	r3, [pc, #204]	@ (8005b5c <sensor_event_cb+0x5e8>)
 8005a8e:	605a      	str	r2, [r3, #4]
        quat.y = event->data.quaternion.quat[2]*10000;
 8005a90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a92:	edd3 7a06 	vldr	s15, [r3, #24]
 8005a96:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8005b58 <sensor_event_cb+0x5e4>
 8005a9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005aa2:	ee17 2a90 	vmov	r2, s15
 8005aa6:	4b2d      	ldr	r3, [pc, #180]	@ (8005b5c <sensor_event_cb+0x5e8>)
 8005aa8:	609a      	str	r2, [r3, #8]
        quat.z = event->data.quaternion.quat[3]*10000;
 8005aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005aac:	edd3 7a07 	vldr	s15, [r3, #28]
 8005ab0:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8005b58 <sensor_event_cb+0x5e4>
 8005ab4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ab8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005abc:	ee17 2a90 	vmov	r2, s15
 8005ac0:	4b26      	ldr	r3, [pc, #152]	@ (8005b5c <sensor_event_cb+0x5e8>)
 8005ac2:	60da      	str	r2, [r3, #12]
//        magBias[1] = event->data.mag.bias[1];
//        magBias[2] = event->data.mag.bias[2];


#if PRINTF_APP_IMU
        if (imuMeasurementNr == 1)
 8005ac4:	4b23      	ldr	r3, [pc, #140]	@ (8005b54 <sensor_event_cb+0x5e0>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d14b      	bne.n	8005b64 <sensor_event_cb+0x5f0>





          waitToPrint();
 8005acc:	f005 fcbc 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_imu] data event #%u, %s (e-3): %d %d %d %d\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int) imuMeasurementNr, inv_sensor_str(event->sensor),
 8005ad0:	f01b facc 	bl	802106c <xTaskGetTickCount>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	4616      	mov	r6, r2
 8005ada:	4b1e      	ldr	r3, [pc, #120]	@ (8005b54 <sensor_event_cb+0x5e0>)
 8005adc:	681d      	ldr	r5, [r3, #0]
 8005ade:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f007 f996 	bl	800ce14 <inv_sensor_str>
 8005ae8:	4604      	mov	r4, r0
              (int) quat.w, (int) quat.x, (int) quat.y, (int) quat.z);
 8005aea:	4b1c      	ldr	r3, [pc, #112]	@ (8005b5c <sensor_event_cb+0x5e8>)
 8005aec:	6818      	ldr	r0, [r3, #0]
 8005aee:	4b1b      	ldr	r3, [pc, #108]	@ (8005b5c <sensor_event_cb+0x5e8>)
 8005af0:	6859      	ldr	r1, [r3, #4]
 8005af2:	4b1a      	ldr	r3, [pc, #104]	@ (8005b5c <sensor_event_cb+0x5e8>)
 8005af4:	689a      	ldr	r2, [r3, #8]
 8005af6:	4b19      	ldr	r3, [pc, #100]	@ (8005b5c <sensor_event_cb+0x5e8>)
 8005af8:	68db      	ldr	r3, [r3, #12]
          npf_snprintf(uart_buf, 200, "%u [app_imu] data event #%u, %s (e-3): %d %d %d %d\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int) imuMeasurementNr, inv_sensor_str(event->sensor),
 8005afa:	9305      	str	r3, [sp, #20]
 8005afc:	9204      	str	r2, [sp, #16]
 8005afe:	9103      	str	r1, [sp, #12]
 8005b00:	9002      	str	r0, [sp, #8]
 8005b02:	9401      	str	r4, [sp, #4]
 8005b04:	9500      	str	r5, [sp, #0]
 8005b06:	4633      	mov	r3, r6
 8005b08:	4a15      	ldr	r2, [pc, #84]	@ (8005b60 <sensor_event_cb+0x5ec>)
 8005b0a:	21c8      	movs	r1, #200	@ 0xc8
 8005b0c:	480c      	ldr	r0, [pc, #48]	@ (8005b40 <sensor_event_cb+0x5cc>)
 8005b0e:	f005 fb95 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8005b12:	480b      	ldr	r0, [pc, #44]	@ (8005b40 <sensor_event_cb+0x5cc>)
 8005b14:	f7fa fb44 	bl	80001a0 <strlen>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	4808      	ldr	r0, [pc, #32]	@ (8005b40 <sensor_event_cb+0x5cc>)
 8005b20:	f005 fca4 	bl	800b46c <huart2print>
 8005b24:	e02e      	b.n	8005b84 <sensor_event_cb+0x610>
 8005b26:	bf00      	nop
 8005b28:	2000138c 	.word	0x2000138c
 8005b2c:	447a0000 	.word	0x447a0000
 8005b30:	20001388 	.word	0x20001388
 8005b34:	20001390 	.word	0x20001390
 8005b38:	2000048c 	.word	0x2000048c
 8005b3c:	08026ea0 	.word	0x08026ea0
 8005b40:	200011d8 	.word	0x200011d8
 8005b44:	20000480 	.word	0x20000480
 8005b48:	20000030 	.word	0x20000030
 8005b4c:	08026ecc 	.word	0x08026ecc
 8005b50:	08026ee8 	.word	0x08026ee8
 8005b54:	200013a4 	.word	0x200013a4
 8005b58:	461c4000 	.word	0x461c4000
 8005b5c:	20000494 	.word	0x20000494
 8005b60:	08026f14 	.word	0x08026f14
        }
        else
        {
          waitToPrint();
 8005b64:	f005 fc70 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, ".");
 8005b68:	4a92      	ldr	r2, [pc, #584]	@ (8005db4 <sensor_event_cb+0x840>)
 8005b6a:	21c8      	movs	r1, #200	@ 0xc8
 8005b6c:	4892      	ldr	r0, [pc, #584]	@ (8005db8 <sensor_event_cb+0x844>)
 8005b6e:	f005 fb65 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8005b72:	4891      	ldr	r0, [pc, #580]	@ (8005db8 <sensor_event_cb+0x844>)
 8005b74:	f7fa fb14 	bl	80001a0 <strlen>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	488e      	ldr	r0, [pc, #568]	@ (8005db8 <sensor_event_cb+0x844>)
 8005b80:	f005 fc74 	bl	800b46c <huart2print>
//		quat.x = p_quat[1];
//		quat.y = p_quat[2];
//		quat.z = p_quat[3];

        // store 100 measurements in imuMeasQuatArray:
        if ((imuMeasurementNr > 19) && (imuMeasurementNr < 121))
 8005b84:	4b8d      	ldr	r3, [pc, #564]	@ (8005dbc <sensor_event_cb+0x848>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2b13      	cmp	r3, #19
 8005b8a:	d92e      	bls.n	8005bea <sensor_event_cb+0x676>
 8005b8c:	4b8b      	ldr	r3, [pc, #556]	@ (8005dbc <sensor_event_cb+0x848>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2b78      	cmp	r3, #120	@ 0x78
 8005b92:	d82a      	bhi.n	8005bea <sensor_event_cb+0x676>
        {
          imuMeasQuatArray[imuMeasurementNr-20].w = quat.w;
 8005b94:	4b89      	ldr	r3, [pc, #548]	@ (8005dbc <sensor_event_cb+0x848>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f1a3 0014 	sub.w	r0, r3, #20
 8005b9c:	4b88      	ldr	r3, [pc, #544]	@ (8005dc0 <sensor_event_cb+0x84c>)
 8005b9e:	6819      	ldr	r1, [r3, #0]
 8005ba0:	4a88      	ldr	r2, [pc, #544]	@ (8005dc4 <sensor_event_cb+0x850>)
 8005ba2:	0103      	lsls	r3, r0, #4
 8005ba4:	4413      	add	r3, r2
 8005ba6:	6019      	str	r1, [r3, #0]
          imuMeasQuatArray[imuMeasurementNr-20].x = quat.x;
 8005ba8:	4b84      	ldr	r3, [pc, #528]	@ (8005dbc <sensor_event_cb+0x848>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f1a3 0114 	sub.w	r1, r3, #20
 8005bb0:	4b83      	ldr	r3, [pc, #524]	@ (8005dc0 <sensor_event_cb+0x84c>)
 8005bb2:	6858      	ldr	r0, [r3, #4]
 8005bb4:	4a83      	ldr	r2, [pc, #524]	@ (8005dc4 <sensor_event_cb+0x850>)
 8005bb6:	010b      	lsls	r3, r1, #4
 8005bb8:	4413      	add	r3, r2
 8005bba:	3304      	adds	r3, #4
 8005bbc:	6018      	str	r0, [r3, #0]
          imuMeasQuatArray[imuMeasurementNr-20].y = quat.y;
 8005bbe:	4b7f      	ldr	r3, [pc, #508]	@ (8005dbc <sensor_event_cb+0x848>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f1a3 0114 	sub.w	r1, r3, #20
 8005bc6:	4b7e      	ldr	r3, [pc, #504]	@ (8005dc0 <sensor_event_cb+0x84c>)
 8005bc8:	6898      	ldr	r0, [r3, #8]
 8005bca:	4a7e      	ldr	r2, [pc, #504]	@ (8005dc4 <sensor_event_cb+0x850>)
 8005bcc:	010b      	lsls	r3, r1, #4
 8005bce:	4413      	add	r3, r2
 8005bd0:	3308      	adds	r3, #8
 8005bd2:	6018      	str	r0, [r3, #0]
          imuMeasQuatArray[imuMeasurementNr-20].z = quat.z;
 8005bd4:	4b79      	ldr	r3, [pc, #484]	@ (8005dbc <sensor_event_cb+0x848>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f1a3 0114 	sub.w	r1, r3, #20
 8005bdc:	4b78      	ldr	r3, [pc, #480]	@ (8005dc0 <sensor_event_cb+0x84c>)
 8005bde:	68d8      	ldr	r0, [r3, #12]
 8005be0:	4a78      	ldr	r2, [pc, #480]	@ (8005dc4 <sensor_event_cb+0x850>)
 8005be2:	010b      	lsls	r3, r1, #4
 8005be4:	4413      	add	r3, r2
 8005be6:	330c      	adds	r3, #12
 8005be8:	6018      	str	r0, [r3, #0]
        }
        if (imuMeasurementNr == 120)
 8005bea:	4b74      	ldr	r3, [pc, #464]	@ (8005dbc <sensor_event_cb+0x848>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2b78      	cmp	r3, #120	@ 0x78
 8005bf0:	f040 81b6 	bne.w	8005f60 <sensor_event_cb+0x9ec>
        {
          quatW64b = 0;
 8005bf4:	4974      	ldr	r1, [pc, #464]	@ (8005dc8 <sensor_event_cb+0x854>)
 8005bf6:	f04f 0200 	mov.w	r2, #0
 8005bfa:	f04f 0300 	mov.w	r3, #0
 8005bfe:	e9c1 2300 	strd	r2, r3, [r1]
          quatX64b = 0;
 8005c02:	4972      	ldr	r1, [pc, #456]	@ (8005dcc <sensor_event_cb+0x858>)
 8005c04:	f04f 0200 	mov.w	r2, #0
 8005c08:	f04f 0300 	mov.w	r3, #0
 8005c0c:	e9c1 2300 	strd	r2, r3, [r1]
          quatY64b = 0;
 8005c10:	496f      	ldr	r1, [pc, #444]	@ (8005dd0 <sensor_event_cb+0x85c>)
 8005c12:	f04f 0200 	mov.w	r2, #0
 8005c16:	f04f 0300 	mov.w	r3, #0
 8005c1a:	e9c1 2300 	strd	r2, r3, [r1]
          quatZ64b = 0;
 8005c1e:	496d      	ldr	r1, [pc, #436]	@ (8005dd4 <sensor_event_cb+0x860>)
 8005c20:	f04f 0200 	mov.w	r2, #0
 8005c24:	f04f 0300 	mov.w	r3, #0
 8005c28:	e9c1 2300 	strd	r2, r3, [r1]
          for (int i = 0; i < 100; i++)
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c30:	e063      	b.n	8005cfa <sensor_event_cb+0x786>
          {
          	quatW64b += imuMeasQuatArray[i].w;
 8005c32:	4a64      	ldr	r2, [pc, #400]	@ (8005dc4 <sensor_event_cb+0x850>)
 8005c34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c36:	011b      	lsls	r3, r3, #4
 8005c38:	4413      	add	r3, r2
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	17da      	asrs	r2, r3, #31
 8005c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c40:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005c42:	4b61      	ldr	r3, [pc, #388]	@ (8005dc8 <sensor_event_cb+0x854>)
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8005c4c:	4621      	mov	r1, r4
 8005c4e:	1889      	adds	r1, r1, r2
 8005c50:	6439      	str	r1, [r7, #64]	@ 0x40
 8005c52:	4629      	mov	r1, r5
 8005c54:	eb41 0303 	adc.w	r3, r1, r3
 8005c58:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c5a:	4b5b      	ldr	r3, [pc, #364]	@ (8005dc8 <sensor_event_cb+0x854>)
 8005c5c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005c60:	e9c3 1200 	strd	r1, r2, [r3]
          	quatX64b += imuMeasQuatArray[i].x;
 8005c64:	4a57      	ldr	r2, [pc, #348]	@ (8005dc4 <sensor_event_cb+0x850>)
 8005c66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	4413      	add	r3, r2
 8005c6c:	3304      	adds	r3, #4
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	17da      	asrs	r2, r3, #31
 8005c72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c74:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005c76:	4b55      	ldr	r3, [pc, #340]	@ (8005dcc <sensor_event_cb+0x858>)
 8005c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7c:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8005c80:	4621      	mov	r1, r4
 8005c82:	1889      	adds	r1, r1, r2
 8005c84:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c86:	4629      	mov	r1, r5
 8005c88:	eb41 0303 	adc.w	r3, r1, r3
 8005c8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c8e:	4b4f      	ldr	r3, [pc, #316]	@ (8005dcc <sensor_event_cb+0x858>)
 8005c90:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005c94:	e9c3 1200 	strd	r1, r2, [r3]
          	quatY64b += imuMeasQuatArray[i].y;
 8005c98:	4a4a      	ldr	r2, [pc, #296]	@ (8005dc4 <sensor_event_cb+0x850>)
 8005c9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c9c:	011b      	lsls	r3, r3, #4
 8005c9e:	4413      	add	r3, r2
 8005ca0:	3308      	adds	r3, #8
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	17da      	asrs	r2, r3, #31
 8005ca6:	469a      	mov	sl, r3
 8005ca8:	4693      	mov	fp, r2
 8005caa:	4b49      	ldr	r3, [pc, #292]	@ (8005dd0 <sensor_event_cb+0x85c>)
 8005cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb0:	eb1a 0102 	adds.w	r1, sl, r2
 8005cb4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005cb6:	eb4b 0303 	adc.w	r3, fp, r3
 8005cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cbc:	4b44      	ldr	r3, [pc, #272]	@ (8005dd0 <sensor_event_cb+0x85c>)
 8005cbe:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005cc2:	e9c3 1200 	strd	r1, r2, [r3]
          	quatZ64b += imuMeasQuatArray[i].z;
 8005cc6:	4a3f      	ldr	r2, [pc, #252]	@ (8005dc4 <sensor_event_cb+0x850>)
 8005cc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cca:	011b      	lsls	r3, r3, #4
 8005ccc:	4413      	add	r3, r2
 8005cce:	330c      	adds	r3, #12
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	17da      	asrs	r2, r3, #31
 8005cd4:	4698      	mov	r8, r3
 8005cd6:	4691      	mov	r9, r2
 8005cd8:	4b3e      	ldr	r3, [pc, #248]	@ (8005dd4 <sensor_event_cb+0x860>)
 8005cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cde:	eb18 0102 	adds.w	r1, r8, r2
 8005ce2:	6239      	str	r1, [r7, #32]
 8005ce4:	eb49 0303 	adc.w	r3, r9, r3
 8005ce8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cea:	4b3a      	ldr	r3, [pc, #232]	@ (8005dd4 <sensor_event_cb+0x860>)
 8005cec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005cf0:	e9c3 1200 	strd	r1, r2, [r3]
          for (int i = 0; i < 100; i++)
 8005cf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cfc:	2b63      	cmp	r3, #99	@ 0x63
 8005cfe:	dd98      	ble.n	8005c32 <sensor_event_cb+0x6be>
          }
          quatW = (int16_t) ((quatW64b + 50) / 100);
 8005d00:	4b31      	ldr	r3, [pc, #196]	@ (8005dc8 <sensor_event_cb+0x854>)
 8005d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d06:	f112 0132 	adds.w	r1, r2, #50	@ 0x32
 8005d0a:	61b9      	str	r1, [r7, #24]
 8005d0c:	f143 0300 	adc.w	r3, r3, #0
 8005d10:	61fb      	str	r3, [r7, #28]
 8005d12:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8005d16:	f04f 0300 	mov.w	r3, #0
 8005d1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005d1e:	f7fa ff0d 	bl	8000b3c <__aeabi_ldivmod>
 8005d22:	4602      	mov	r2, r0
 8005d24:	460b      	mov	r3, r1
 8005d26:	b212      	sxth	r2, r2
 8005d28:	4b2b      	ldr	r3, [pc, #172]	@ (8005dd8 <sensor_event_cb+0x864>)
 8005d2a:	801a      	strh	r2, [r3, #0]
          quatX = (int16_t) ((quatX64b + 50) / 100);
 8005d2c:	4b27      	ldr	r3, [pc, #156]	@ (8005dcc <sensor_event_cb+0x858>)
 8005d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d32:	f112 0132 	adds.w	r1, r2, #50	@ 0x32
 8005d36:	6139      	str	r1, [r7, #16]
 8005d38:	f143 0300 	adc.w	r3, r3, #0
 8005d3c:	617b      	str	r3, [r7, #20]
 8005d3e:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8005d42:	f04f 0300 	mov.w	r3, #0
 8005d46:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005d4a:	f7fa fef7 	bl	8000b3c <__aeabi_ldivmod>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	460b      	mov	r3, r1
 8005d52:	b212      	sxth	r2, r2
 8005d54:	4b21      	ldr	r3, [pc, #132]	@ (8005ddc <sensor_event_cb+0x868>)
 8005d56:	801a      	strh	r2, [r3, #0]
          quatY = (int16_t) ((quatY64b + 50) / 100);
 8005d58:	4b1d      	ldr	r3, [pc, #116]	@ (8005dd0 <sensor_event_cb+0x85c>)
 8005d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5e:	f112 0132 	adds.w	r1, r2, #50	@ 0x32
 8005d62:	60b9      	str	r1, [r7, #8]
 8005d64:	f143 0300 	adc.w	r3, r3, #0
 8005d68:	60fb      	str	r3, [r7, #12]
 8005d6a:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8005d6e:	f04f 0300 	mov.w	r3, #0
 8005d72:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005d76:	f7fa fee1 	bl	8000b3c <__aeabi_ldivmod>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	b212      	sxth	r2, r2
 8005d80:	4b17      	ldr	r3, [pc, #92]	@ (8005de0 <sensor_event_cb+0x86c>)
 8005d82:	801a      	strh	r2, [r3, #0]
          quatZ = (int16_t) ((quatZ64b + 50) / 100);
 8005d84:	4b13      	ldr	r3, [pc, #76]	@ (8005dd4 <sensor_event_cb+0x860>)
 8005d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8a:	f112 0132 	adds.w	r1, r2, #50	@ 0x32
 8005d8e:	6039      	str	r1, [r7, #0]
 8005d90:	f143 0300 	adc.w	r3, r3, #0
 8005d94:	607b      	str	r3, [r7, #4]
 8005d96:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8005d9a:	f04f 0300 	mov.w	r3, #0
 8005d9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005da2:	f7fa fecb 	bl	8000b3c <__aeabi_ldivmod>
 8005da6:	4602      	mov	r2, r0
 8005da8:	460b      	mov	r3, r1
 8005daa:	b212      	sxth	r2, r2
 8005dac:	4b0d      	ldr	r3, [pc, #52]	@ (8005de4 <sensor_event_cb+0x870>)
 8005dae:	801a      	strh	r2, [r3, #0]
    	  //            (int)(event->data.quaternion.quat[1]*1000),
    	  //            (int)(event->data.quaternion.quat[2]*1000),
    	  //            (int)(event->data.quaternion.quat[3]*1000));


        break;
 8005db0:	e0d6      	b.n	8005f60 <sensor_event_cb+0x9ec>
 8005db2:	bf00      	nop
 8005db4:	08026f4c 	.word	0x08026f4c
 8005db8:	200011d8 	.word	0x200011d8
 8005dbc:	200013a4 	.word	0x200013a4
 8005dc0:	20000494 	.word	0x20000494
 8005dc4:	200004a4 	.word	0x200004a4
 8005dc8:	20000ae8 	.word	0x20000ae8
 8005dcc:	20000af0 	.word	0x20000af0
 8005dd0:	20000af8 	.word	0x20000af8
 8005dd4:	20000b00 	.word	0x20000b00
 8005dd8:	20001374 	.word	0x20001374
 8005ddc:	20001376 	.word	0x20001376
 8005de0:	20001378 	.word	0x20001378
 8005de4:	2000137a 	.word	0x2000137a
 8005de8:	447a0000 	.word	0x447a0000
      case INV_SENSOR_TYPE_ORIENTATION:
        waitToPrint();
 8005dec:	f005 fb2c 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_imu] data event %s (e-3): rot z=%d rot x=%d rot y=%d\r\n", (unsigned int) xTaskGetTickCount(), inv_sensor_str(event->sensor),
 8005df0:	f01b f93c 	bl	802106c <xTaskGetTickCount>
 8005df4:	4602      	mov	r2, r0
 8005df6:	460b      	mov	r3, r1
 8005df8:	4614      	mov	r4, r2
 8005dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f007 f808 	bl	800ce14 <inv_sensor_str>
 8005e04:	4602      	mov	r2, r0
            (int)(event->data.orientation.x*1000),
 8005e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e08:	edd3 7a04 	vldr	s15, [r3, #16]
 8005e0c:	ed1f 7a0a 	vldr	s14, [pc, #-40]	@ 8005de8 <sensor_event_cb+0x874>
 8005e10:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 200, "%u [app_imu] data event %s (e-3): rot z=%d rot x=%d rot y=%d\r\n", (unsigned int) xTaskGetTickCount(), inv_sensor_str(event->sensor),
 8005e14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e18:	ee17 1a90 	vmov	r1, s15
            (int)(event->data.orientation.y*1000),
 8005e1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e1e:	edd3 7a05 	vldr	s15, [r3, #20]
 8005e22:	ed1f 7a0f 	vldr	s14, [pc, #-60]	@ 8005de8 <sensor_event_cb+0x874>
 8005e26:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 200, "%u [app_imu] data event %s (e-3): rot z=%d rot x=%d rot y=%d\r\n", (unsigned int) xTaskGetTickCount(), inv_sensor_str(event->sensor),
 8005e2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e2e:	ee17 0a90 	vmov	r0, s15
            (int)(event->data.orientation.z*1000));
 8005e32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e34:	edd3 7a06 	vldr	s15, [r3, #24]
 8005e38:	ed1f 7a15 	vldr	s14, [pc, #-84]	@ 8005de8 <sensor_event_cb+0x874>
 8005e3c:	ee67 7a87 	vmul.f32	s15, s15, s14
        npf_snprintf(uart_buf, 200, "%u [app_imu] data event %s (e-3): rot z=%d rot x=%d rot y=%d\r\n", (unsigned int) xTaskGetTickCount(), inv_sensor_str(event->sensor),
 8005e40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e44:	ee17 3a90 	vmov	r3, s15
 8005e48:	9303      	str	r3, [sp, #12]
 8005e4a:	9002      	str	r0, [sp, #8]
 8005e4c:	9101      	str	r1, [sp, #4]
 8005e4e:	9200      	str	r2, [sp, #0]
 8005e50:	4623      	mov	r3, r4
 8005e52:	4a46      	ldr	r2, [pc, #280]	@ (8005f6c <sensor_event_cb+0x9f8>)
 8005e54:	21c8      	movs	r1, #200	@ 0xc8
 8005e56:	4846      	ldr	r0, [pc, #280]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005e58:	f005 f9f0 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8005e5c:	4844      	ldr	r0, [pc, #272]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005e5e:	f7fa f99f 	bl	80001a0 <strlen>
 8005e62:	4603      	mov	r3, r0
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	4619      	mov	r1, r3
 8005e68:	4841      	ldr	r0, [pc, #260]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005e6a:	f005 faff 	bl	800b46c <huart2print>
        npf_snprintf(uart_buf, 200, ".\r\n");
 8005e6e:	4a41      	ldr	r2, [pc, #260]	@ (8005f74 <sensor_event_cb+0xa00>)
 8005e70:	21c8      	movs	r1, #200	@ 0xc8
 8005e72:	483f      	ldr	r0, [pc, #252]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005e74:	f005 f9e2 	bl	800b23c <npf_snprintf>



         yaw   = (int)(event->data.orientation.x*1000) - yaw0;   //yaw
 8005e78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e7a:	edd3 7a04 	vldr	s15, [r3, #16]
 8005e7e:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8005f78 <sensor_event_cb+0xa04>
 8005e82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e8a:	ee17 2a90 	vmov	r2, s15
 8005e8e:	4b3b      	ldr	r3, [pc, #236]	@ (8005f7c <sensor_event_cb+0xa08>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	4a3a      	ldr	r2, [pc, #232]	@ (8005f80 <sensor_event_cb+0xa0c>)
 8005e96:	6013      	str	r3, [r2, #0]
         roll  = (int)(event->data.orientation.y*1000) - roll0;  //roll
 8005e98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e9a:	edd3 7a05 	vldr	s15, [r3, #20]
 8005e9e:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8005f78 <sensor_event_cb+0xa04>
 8005ea2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ea6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005eaa:	ee17 2a90 	vmov	r2, s15
 8005eae:	4b35      	ldr	r3, [pc, #212]	@ (8005f84 <sensor_event_cb+0xa10>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	4a34      	ldr	r2, [pc, #208]	@ (8005f88 <sensor_event_cb+0xa14>)
 8005eb6:	6013      	str	r3, [r2, #0]
         pitch = (int)(event->data.orientation.z*1000) - pitch0; //pitch
 8005eb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005eba:	edd3 7a06 	vldr	s15, [r3, #24]
 8005ebe:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8005f78 <sensor_event_cb+0xa04>
 8005ec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ec6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005eca:	ee17 2a90 	vmov	r2, s15
 8005ece:	4b2f      	ldr	r3, [pc, #188]	@ (8005f8c <sensor_event_cb+0xa18>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	4a2e      	ldr	r2, [pc, #184]	@ (8005f90 <sensor_event_cb+0xa1c>)
 8005ed6:	6013      	str	r3, [r2, #0]

         waitToPrint();
 8005ed8:	f005 fab6 	bl	800b448 <waitToPrint>
         npf_snprintf(uart_buf, 200, "%u [app_imu] data event after zeroing %s (e-3): rot z=%d rot x=%d rot y=%d\r\n", (unsigned int) xTaskGetTickCount(), inv_sensor_str(event->sensor),
 8005edc:	f01b f8c6 	bl	802106c <xTaskGetTickCount>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	4614      	mov	r4, r2
 8005ee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f006 ff92 	bl	800ce14 <inv_sensor_str>
 8005ef0:	4b23      	ldr	r3, [pc, #140]	@ (8005f80 <sensor_event_cb+0xa0c>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a24      	ldr	r2, [pc, #144]	@ (8005f88 <sensor_event_cb+0xa14>)
 8005ef6:	6812      	ldr	r2, [r2, #0]
 8005ef8:	4925      	ldr	r1, [pc, #148]	@ (8005f90 <sensor_event_cb+0xa1c>)
 8005efa:	6809      	ldr	r1, [r1, #0]
 8005efc:	9103      	str	r1, [sp, #12]
 8005efe:	9202      	str	r2, [sp, #8]
 8005f00:	9301      	str	r3, [sp, #4]
 8005f02:	9000      	str	r0, [sp, #0]
 8005f04:	4623      	mov	r3, r4
 8005f06:	4a23      	ldr	r2, [pc, #140]	@ (8005f94 <sensor_event_cb+0xa20>)
 8005f08:	21c8      	movs	r1, #200	@ 0xc8
 8005f0a:	4819      	ldr	r0, [pc, #100]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005f0c:	f005 f996 	bl	800b23c <npf_snprintf>
             (int)(yaw),
             (int)(roll),
             (int)(pitch));
         huart2print(uart_buf, strlen(uart_buf));
 8005f10:	4817      	ldr	r0, [pc, #92]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005f12:	f7fa f945 	bl	80001a0 <strlen>
 8005f16:	4603      	mov	r3, r0
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	4814      	ldr	r0, [pc, #80]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005f1e:	f005 faa5 	bl	800b46c <huart2print>
         npf_snprintf(uart_buf, 200, ".\r\n");
 8005f22:	4a14      	ldr	r2, [pc, #80]	@ (8005f74 <sensor_event_cb+0xa00>)
 8005f24:	21c8      	movs	r1, #200	@ 0xc8
 8005f26:	4812      	ldr	r0, [pc, #72]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005f28:	f005 f988 	bl	800b23c <npf_snprintf>
//		roll  = p_euler[2];




        break;
 8005f2c:	e019      	b.n	8005f62 <sensor_event_cb+0x9ee>
        break;
    }
  }
  else
  {
    waitToPrint();
 8005f2e:	f005 fa8b 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "INV_SENSOR_STATUS_DATA is not updated.\r\n");
 8005f32:	4a19      	ldr	r2, [pc, #100]	@ (8005f98 <sensor_event_cb+0xa24>)
 8005f34:	2164      	movs	r1, #100	@ 0x64
 8005f36:	480e      	ldr	r0, [pc, #56]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005f38:	f005 f980 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8005f3c:	480c      	ldr	r0, [pc, #48]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005f3e:	f7fa f92f 	bl	80001a0 <strlen>
 8005f42:	4603      	mov	r3, r0
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	4619      	mov	r1, r3
 8005f48:	4809      	ldr	r0, [pc, #36]	@ (8005f70 <sensor_event_cb+0x9fc>)
 8005f4a:	f005 fa8f 	bl	800b46c <huart2print>
  }
}
 8005f4e:	e008      	b.n	8005f62 <sensor_event_cb+0x9ee>
        break;
 8005f50:	bf00      	nop
 8005f52:	e006      	b.n	8005f62 <sensor_event_cb+0x9ee>
        break;
 8005f54:	bf00      	nop
 8005f56:	e004      	b.n	8005f62 <sensor_event_cb+0x9ee>
        break;
 8005f58:	bf00      	nop
 8005f5a:	e002      	b.n	8005f62 <sensor_event_cb+0x9ee>
        break;
 8005f5c:	bf00      	nop
 8005f5e:	e000      	b.n	8005f62 <sensor_event_cb+0x9ee>
        break;
 8005f60:	bf00      	nop
}
 8005f62:	bf00      	nop
 8005f64:	3764      	adds	r7, #100	@ 0x64
 8005f66:	46bd      	mov	sp, r7
 8005f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f6c:	08026f50 	.word	0x08026f50
 8005f70:	200011d8 	.word	0x200011d8
 8005f74:	08026ce8 	.word	0x08026ce8
 8005f78:	447a0000 	.word	0x447a0000
 8005f7c:	20000470 	.word	0x20000470
 8005f80:	20001368 	.word	0x20001368
 8005f84:	20000474 	.word	0x20000474
 8005f88:	20001370 	.word	0x20001370
 8005f8c:	2000046c 	.word	0x2000046c
 8005f90:	2000136c 	.word	0x2000136c
 8005f94:	08026f90 	.word	0x08026f90
 8005f98:	08026fe0 	.word	0x08026fe0

08005f9c <ICM_20948_sleepModeEnable>:
  //nrf_delay_ms(100);
  vTaskDelay(100);
}

void ICM_20948_sleepModeEnable(int enable, void * context)
{
 8005f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f9e:	b091      	sub	sp, #68	@ 0x44
 8005fa0:	af0a      	add	r7, sp, #40	@ 0x28
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
  uint8_t reg;
  inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	617b      	str	r3, [r7, #20]
  /* Read the Sleep Enable register */
  //ICM_20948_registerRead(B0_PWR_MGMT_1, 1, &reg); //inv_icm20948_write_reg
  select_userbank(ub_0);
 8005faa:	2000      	movs	r0, #0
 8005fac:	f003 fe04 	bl	8009bb8 <select_userbank>
  spi_master_read_register(REG_PWR_MGMT_1, 1, &reg);
 8005fb0:	f107 0313 	add.w	r3, r7, #19
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	2101      	movs	r1, #1
 8005fb8:	2006      	movs	r0, #6
 8005fba:	f003 fc79 	bl	80098b0 <spi_master_read_register>
#if PRINTF_APP_IMU
  waitToPrint();
 8005fbe:	f005 fa43 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8005fc2:	f01b f853 	bl	802106c <xTaskGetTickCount>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	460b      	mov	r3, r1
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8005fca:	4696      	mov	lr, r2
 8005fcc:	7cfb      	ldrb	r3, [r7, #19]
 8005fce:	603b      	str	r3, [r7, #0]
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8005fd0:	7cfb      	ldrb	r3, [r7, #19]
 8005fd2:	b25b      	sxtb	r3, r3
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	da02      	bge.n	8005fde <ICM_20948_sleepModeEnable+0x42>
 8005fd8:	2331      	movs	r3, #49	@ 0x31
 8005fda:	607b      	str	r3, [r7, #4]
 8005fdc:	e001      	b.n	8005fe2 <ICM_20948_sleepModeEnable+0x46>
 8005fde:	2330      	movs	r3, #48	@ 0x30
 8005fe0:	607b      	str	r3, [r7, #4]
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8005fe2:	7cfa      	ldrb	r2, [r7, #19]
 8005fe4:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8005fe8:	2a00      	cmp	r2, #0
 8005fea:	d001      	beq.n	8005ff0 <ICM_20948_sleepModeEnable+0x54>
 8005fec:	2231      	movs	r2, #49	@ 0x31
 8005fee:	e000      	b.n	8005ff2 <ICM_20948_sleepModeEnable+0x56>
 8005ff0:	2230      	movs	r2, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8005ff2:	7cf9      	ldrb	r1, [r7, #19]
 8005ff4:	f001 0120 	and.w	r1, r1, #32
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8005ff8:	2900      	cmp	r1, #0
 8005ffa:	d001      	beq.n	8006000 <ICM_20948_sleepModeEnable+0x64>
 8005ffc:	2131      	movs	r1, #49	@ 0x31
 8005ffe:	e000      	b.n	8006002 <ICM_20948_sleepModeEnable+0x66>
 8006000:	2130      	movs	r1, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8006002:	7cf8      	ldrb	r0, [r7, #19]
 8006004:	f000 0010 	and.w	r0, r0, #16
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8006008:	2800      	cmp	r0, #0
 800600a:	d001      	beq.n	8006010 <ICM_20948_sleepModeEnable+0x74>
 800600c:	2031      	movs	r0, #49	@ 0x31
 800600e:	e000      	b.n	8006012 <ICM_20948_sleepModeEnable+0x76>
 8006010:	2030      	movs	r0, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8006012:	7cfc      	ldrb	r4, [r7, #19]
 8006014:	f004 0408 	and.w	r4, r4, #8
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8006018:	2c00      	cmp	r4, #0
 800601a:	d001      	beq.n	8006020 <ICM_20948_sleepModeEnable+0x84>
 800601c:	2431      	movs	r4, #49	@ 0x31
 800601e:	e000      	b.n	8006022 <ICM_20948_sleepModeEnable+0x86>
 8006020:	2430      	movs	r4, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8006022:	7cfd      	ldrb	r5, [r7, #19]
 8006024:	f005 0504 	and.w	r5, r5, #4
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8006028:	2d00      	cmp	r5, #0
 800602a:	d001      	beq.n	8006030 <ICM_20948_sleepModeEnable+0x94>
 800602c:	2531      	movs	r5, #49	@ 0x31
 800602e:	e000      	b.n	8006032 <ICM_20948_sleepModeEnable+0x96>
 8006030:	2530      	movs	r5, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8006032:	7cfe      	ldrb	r6, [r7, #19]
 8006034:	f006 0602 	and.w	r6, r6, #2
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8006038:	2e00      	cmp	r6, #0
 800603a:	d001      	beq.n	8006040 <ICM_20948_sleepModeEnable+0xa4>
 800603c:	2631      	movs	r6, #49	@ 0x31
 800603e:	e000      	b.n	8006042 <ICM_20948_sleepModeEnable+0xa6>
 8006040:	2630      	movs	r6, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 8006042:	f897 c013 	ldrb.w	ip, [r7, #19]
 8006046:	f00c 0c01 	and.w	ip, ip, #1
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at begin of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 800604a:	f1bc 0f00 	cmp.w	ip, #0
 800604e:	d001      	beq.n	8006054 <ICM_20948_sleepModeEnable+0xb8>
 8006050:	2331      	movs	r3, #49	@ 0x31
 8006052:	e000      	b.n	8006056 <ICM_20948_sleepModeEnable+0xba>
 8006054:	2330      	movs	r3, #48	@ 0x30
 8006056:	9308      	str	r3, [sp, #32]
 8006058:	9607      	str	r6, [sp, #28]
 800605a:	9506      	str	r5, [sp, #24]
 800605c:	9405      	str	r4, [sp, #20]
 800605e:	9004      	str	r0, [sp, #16]
 8006060:	9103      	str	r1, [sp, #12]
 8006062:	9202      	str	r2, [sp, #8]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	9301      	str	r3, [sp, #4]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	9300      	str	r3, [sp, #0]
 800606c:	4673      	mov	r3, lr
 800606e:	4a99      	ldr	r2, [pc, #612]	@ (80062d4 <ICM_20948_sleepModeEnable+0x338>)
 8006070:	21c8      	movs	r1, #200	@ 0xc8
 8006072:	4899      	ldr	r0, [pc, #612]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 8006074:	f005 f8e2 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8006078:	4897      	ldr	r0, [pc, #604]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 800607a:	f7fa f891 	bl	80001a0 <strlen>
 800607e:	4603      	mov	r3, r0
 8006080:	b2db      	uxtb	r3, r3
 8006082:	4619      	mov	r1, r3
 8006084:	4894      	ldr	r0, [pc, #592]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 8006086:	f005 f9f1 	bl	800b46c <huart2print>
#endif
  if (enable)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d005      	beq.n	800609c <ICM_20948_sleepModeEnable+0x100>
  { // Sleep: set the SLEEP bit
    reg |= BIT_SLEEP;
 8006090:	7cfb      	ldrb	r3, [r7, #19]
 8006092:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006096:	b2db      	uxtb	r3, r3
 8006098:	74fb      	strb	r3, [r7, #19]
 800609a:	e004      	b.n	80060a6 <ICM_20948_sleepModeEnable+0x10a>
  }
  else
  { // Wake up: clear the SLEEP bit
    reg &= ~BIT_SLEEP; /* this was the provided code */
 800609c:	7cfb      	ldrb	r3, [r7, #19]
 800609e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	74fb      	strb	r3, [r7, #19]
  }
#if PRINTF_APP_IMU
  waitToPrint();
 80060a6:	f005 f9cf 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] New reg: %02X , 0b" BYTE_TO_BINARY_PATTERN "\r\n", (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 80060aa:	f01a ffdf 	bl	802106c <xTaskGetTickCount>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4696      	mov	lr, r2
 80060b4:	7cfb      	ldrb	r3, [r7, #19]
 80060b6:	603b      	str	r3, [r7, #0]
 80060b8:	7cfb      	ldrb	r3, [r7, #19]
 80060ba:	b25b      	sxtb	r3, r3
 80060bc:	2b00      	cmp	r3, #0
 80060be:	da02      	bge.n	80060c6 <ICM_20948_sleepModeEnable+0x12a>
 80060c0:	2331      	movs	r3, #49	@ 0x31
 80060c2:	607b      	str	r3, [r7, #4]
 80060c4:	e001      	b.n	80060ca <ICM_20948_sleepModeEnable+0x12e>
 80060c6:	2330      	movs	r3, #48	@ 0x30
 80060c8:	607b      	str	r3, [r7, #4]
 80060ca:	7cfa      	ldrb	r2, [r7, #19]
 80060cc:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80060d0:	2a00      	cmp	r2, #0
 80060d2:	d001      	beq.n	80060d8 <ICM_20948_sleepModeEnable+0x13c>
 80060d4:	2231      	movs	r2, #49	@ 0x31
 80060d6:	e000      	b.n	80060da <ICM_20948_sleepModeEnable+0x13e>
 80060d8:	2230      	movs	r2, #48	@ 0x30
 80060da:	7cf9      	ldrb	r1, [r7, #19]
 80060dc:	f001 0120 	and.w	r1, r1, #32
 80060e0:	2900      	cmp	r1, #0
 80060e2:	d001      	beq.n	80060e8 <ICM_20948_sleepModeEnable+0x14c>
 80060e4:	2131      	movs	r1, #49	@ 0x31
 80060e6:	e000      	b.n	80060ea <ICM_20948_sleepModeEnable+0x14e>
 80060e8:	2130      	movs	r1, #48	@ 0x30
 80060ea:	7cf8      	ldrb	r0, [r7, #19]
 80060ec:	f000 0010 	and.w	r0, r0, #16
 80060f0:	2800      	cmp	r0, #0
 80060f2:	d001      	beq.n	80060f8 <ICM_20948_sleepModeEnable+0x15c>
 80060f4:	2031      	movs	r0, #49	@ 0x31
 80060f6:	e000      	b.n	80060fa <ICM_20948_sleepModeEnable+0x15e>
 80060f8:	2030      	movs	r0, #48	@ 0x30
 80060fa:	7cfc      	ldrb	r4, [r7, #19]
 80060fc:	f004 0408 	and.w	r4, r4, #8
 8006100:	2c00      	cmp	r4, #0
 8006102:	d001      	beq.n	8006108 <ICM_20948_sleepModeEnable+0x16c>
 8006104:	2431      	movs	r4, #49	@ 0x31
 8006106:	e000      	b.n	800610a <ICM_20948_sleepModeEnable+0x16e>
 8006108:	2430      	movs	r4, #48	@ 0x30
 800610a:	7cfd      	ldrb	r5, [r7, #19]
 800610c:	f005 0504 	and.w	r5, r5, #4
 8006110:	2d00      	cmp	r5, #0
 8006112:	d001      	beq.n	8006118 <ICM_20948_sleepModeEnable+0x17c>
 8006114:	2531      	movs	r5, #49	@ 0x31
 8006116:	e000      	b.n	800611a <ICM_20948_sleepModeEnable+0x17e>
 8006118:	2530      	movs	r5, #48	@ 0x30
 800611a:	7cfe      	ldrb	r6, [r7, #19]
 800611c:	f006 0602 	and.w	r6, r6, #2
 8006120:	2e00      	cmp	r6, #0
 8006122:	d001      	beq.n	8006128 <ICM_20948_sleepModeEnable+0x18c>
 8006124:	2631      	movs	r6, #49	@ 0x31
 8006126:	e000      	b.n	800612a <ICM_20948_sleepModeEnable+0x18e>
 8006128:	2630      	movs	r6, #48	@ 0x30
 800612a:	f897 c013 	ldrb.w	ip, [r7, #19]
 800612e:	f00c 0c01 	and.w	ip, ip, #1
 8006132:	f1bc 0f00 	cmp.w	ip, #0
 8006136:	d001      	beq.n	800613c <ICM_20948_sleepModeEnable+0x1a0>
 8006138:	2331      	movs	r3, #49	@ 0x31
 800613a:	e000      	b.n	800613e <ICM_20948_sleepModeEnable+0x1a2>
 800613c:	2330      	movs	r3, #48	@ 0x30
 800613e:	9308      	str	r3, [sp, #32]
 8006140:	9607      	str	r6, [sp, #28]
 8006142:	9506      	str	r5, [sp, #24]
 8006144:	9405      	str	r4, [sp, #20]
 8006146:	9004      	str	r0, [sp, #16]
 8006148:	9103      	str	r1, [sp, #12]
 800614a:	9202      	str	r2, [sp, #8]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	9301      	str	r3, [sp, #4]
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	4673      	mov	r3, lr
 8006156:	4a61      	ldr	r2, [pc, #388]	@ (80062dc <ICM_20948_sleepModeEnable+0x340>)
 8006158:	21c8      	movs	r1, #200	@ 0xc8
 800615a:	485f      	ldr	r0, [pc, #380]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 800615c:	f005 f86e 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8006160:	485d      	ldr	r0, [pc, #372]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 8006162:	f7fa f81d 	bl	80001a0 <strlen>
 8006166:	4603      	mov	r3, r0
 8006168:	b2db      	uxtb	r3, r3
 800616a:	4619      	mov	r1, r3
 800616c:	485a      	ldr	r0, [pc, #360]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 800616e:	f005 f97d 	bl	800b46c <huart2print>
#endif
  //ICM_20948_registerWrite(ICM_20948_REG_PWR_MGMT_1, reg);
  select_userbank(ub_0);
 8006172:	2000      	movs	r0, #0
 8006174:	f003 fd20 	bl	8009bb8 <select_userbank>
  spi_master_write_register(REG_PWR_MGMT_1, 1, &reg);
 8006178:	f107 0313 	add.w	r3, r7, #19
 800617c:	461a      	mov	r2, r3
 800617e:	2101      	movs	r1, #1
 8006180:	2006      	movs	r0, #6
 8006182:	f003 fc4d 	bl	8009a20 <spi_master_write_register>
//  }
//  else
//  {
//    inv_icm20948_wakeup_mems(&self->icm20948_states);
//  }
  select_userbank(ub_0);
 8006186:	2000      	movs	r0, #0
 8006188:	f003 fd16 	bl	8009bb8 <select_userbank>
  spi_master_read_register(REG_PWR_MGMT_1, 1, &reg);
 800618c:	f107 0313 	add.w	r3, r7, #19
 8006190:	461a      	mov	r2, r3
 8006192:	2101      	movs	r1, #1
 8006194:	2006      	movs	r0, #6
 8006196:	f003 fb8b 	bl	80098b0 <spi_master_read_register>
#if PRINTF_APP_IMU
  waitToPrint();
 800619a:	f005 f955 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 800619e:	f01a ff65 	bl	802106c <xTaskGetTickCount>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 80061a6:	4696      	mov	lr, r2
 80061a8:	7cfb      	ldrb	r3, [r7, #19]
 80061aa:	603b      	str	r3, [r7, #0]
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 80061ac:	7cfb      	ldrb	r3, [r7, #19]
 80061ae:	b25b      	sxtb	r3, r3
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	da02      	bge.n	80061ba <ICM_20948_sleepModeEnable+0x21e>
 80061b4:	2331      	movs	r3, #49	@ 0x31
 80061b6:	607b      	str	r3, [r7, #4]
 80061b8:	e001      	b.n	80061be <ICM_20948_sleepModeEnable+0x222>
 80061ba:	2330      	movs	r3, #48	@ 0x30
 80061bc:	607b      	str	r3, [r7, #4]
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 80061be:	7cfa      	ldrb	r2, [r7, #19]
 80061c0:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 80061c4:	2a00      	cmp	r2, #0
 80061c6:	d001      	beq.n	80061cc <ICM_20948_sleepModeEnable+0x230>
 80061c8:	2231      	movs	r2, #49	@ 0x31
 80061ca:	e000      	b.n	80061ce <ICM_20948_sleepModeEnable+0x232>
 80061cc:	2230      	movs	r2, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 80061ce:	7cf9      	ldrb	r1, [r7, #19]
 80061d0:	f001 0120 	and.w	r1, r1, #32
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 80061d4:	2900      	cmp	r1, #0
 80061d6:	d001      	beq.n	80061dc <ICM_20948_sleepModeEnable+0x240>
 80061d8:	2131      	movs	r1, #49	@ 0x31
 80061da:	e000      	b.n	80061de <ICM_20948_sleepModeEnable+0x242>
 80061dc:	2130      	movs	r1, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 80061de:	7cf8      	ldrb	r0, [r7, #19]
 80061e0:	f000 0010 	and.w	r0, r0, #16
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 80061e4:	2800      	cmp	r0, #0
 80061e6:	d001      	beq.n	80061ec <ICM_20948_sleepModeEnable+0x250>
 80061e8:	2031      	movs	r0, #49	@ 0x31
 80061ea:	e000      	b.n	80061ee <ICM_20948_sleepModeEnable+0x252>
 80061ec:	2030      	movs	r0, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 80061ee:	7cfc      	ldrb	r4, [r7, #19]
 80061f0:	f004 0408 	and.w	r4, r4, #8
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 80061f4:	2c00      	cmp	r4, #0
 80061f6:	d001      	beq.n	80061fc <ICM_20948_sleepModeEnable+0x260>
 80061f8:	2431      	movs	r4, #49	@ 0x31
 80061fa:	e000      	b.n	80061fe <ICM_20948_sleepModeEnable+0x262>
 80061fc:	2430      	movs	r4, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 80061fe:	7cfd      	ldrb	r5, [r7, #19]
 8006200:	f005 0504 	and.w	r5, r5, #4
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8006204:	2d00      	cmp	r5, #0
 8006206:	d001      	beq.n	800620c <ICM_20948_sleepModeEnable+0x270>
 8006208:	2531      	movs	r5, #49	@ 0x31
 800620a:	e000      	b.n	800620e <ICM_20948_sleepModeEnable+0x272>
 800620c:	2530      	movs	r5, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 800620e:	7cfe      	ldrb	r6, [r7, #19]
 8006210:	f006 0602 	and.w	r6, r6, #2
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8006214:	2e00      	cmp	r6, #0
 8006216:	d001      	beq.n	800621c <ICM_20948_sleepModeEnable+0x280>
 8006218:	2631      	movs	r6, #49	@ 0x31
 800621a:	e000      	b.n	800621e <ICM_20948_sleepModeEnable+0x282>
 800621c:	2630      	movs	r6, #48	@ 0x30
		  (unsigned int) xTaskGetTickCount(), reg, BYTE_TO_BINARY(reg));
 800621e:	f897 c013 	ldrb.w	ip, [r7, #19]
 8006222:	f00c 0c01 	and.w	ip, ip, #1
  npf_snprintf(uart_buf, 200, "%u [app_imu] PWR_MGMT_1 register at end of sleepMode setting: %02X, 0b" BYTE_TO_BINARY_PATTERN "\r\n",
 8006226:	f1bc 0f00 	cmp.w	ip, #0
 800622a:	d001      	beq.n	8006230 <ICM_20948_sleepModeEnable+0x294>
 800622c:	2331      	movs	r3, #49	@ 0x31
 800622e:	e000      	b.n	8006232 <ICM_20948_sleepModeEnable+0x296>
 8006230:	2330      	movs	r3, #48	@ 0x30
 8006232:	9308      	str	r3, [sp, #32]
 8006234:	9607      	str	r6, [sp, #28]
 8006236:	9506      	str	r5, [sp, #24]
 8006238:	9405      	str	r4, [sp, #20]
 800623a:	9004      	str	r0, [sp, #16]
 800623c:	9103      	str	r1, [sp, #12]
 800623e:	9202      	str	r2, [sp, #8]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	9301      	str	r3, [sp, #4]
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	9300      	str	r3, [sp, #0]
 8006248:	4673      	mov	r3, lr
 800624a:	4a25      	ldr	r2, [pc, #148]	@ (80062e0 <ICM_20948_sleepModeEnable+0x344>)
 800624c:	21c8      	movs	r1, #200	@ 0xc8
 800624e:	4822      	ldr	r0, [pc, #136]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 8006250:	f004 fff4 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8006254:	4820      	ldr	r0, [pc, #128]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 8006256:	f7f9 ffa3 	bl	80001a0 <strlen>
 800625a:	4603      	mov	r3, r0
 800625c:	b2db      	uxtb	r3, r3
 800625e:	4619      	mov	r1, r3
 8006260:	481d      	ldr	r0, [pc, #116]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 8006262:	f005 f903 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 200, ".\r\n");
 8006266:	4a1f      	ldr	r2, [pc, #124]	@ (80062e4 <ICM_20948_sleepModeEnable+0x348>)
 8006268:	21c8      	movs	r1, #200	@ 0xc8
 800626a:	481b      	ldr	r0, [pc, #108]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 800626c:	f004 ffe6 	bl	800b23c <npf_snprintf>
#endif
  if (enable)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d015      	beq.n	80062a2 <ICM_20948_sleepModeEnable+0x306>
  {
#if PRINTF_APP_IMU
    waitToPrint();
 8006276:	f005 f8e7 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] Sleep mode ON \r\n",(unsigned int) xTaskGetTickCount());
 800627a:	f01a fef7 	bl	802106c <xTaskGetTickCount>
 800627e:	4602      	mov	r2, r0
 8006280:	460b      	mov	r3, r1
 8006282:	4613      	mov	r3, r2
 8006284:	4a18      	ldr	r2, [pc, #96]	@ (80062e8 <ICM_20948_sleepModeEnable+0x34c>)
 8006286:	21c8      	movs	r1, #200	@ 0xc8
 8006288:	4813      	ldr	r0, [pc, #76]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 800628a:	f004 ffd7 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 800628e:	4812      	ldr	r0, [pc, #72]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 8006290:	f7f9 ff86 	bl	80001a0 <strlen>
 8006294:	4603      	mov	r3, r0
 8006296:	b2db      	uxtb	r3, r3
 8006298:	4619      	mov	r1, r3
 800629a:	480f      	ldr	r0, [pc, #60]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 800629c:	f005 f8e6 	bl	800b46c <huart2print>
    npf_snprintf(uart_buf, 200, "%u [app_imu] Sleep mode OFF \r\n",(unsigned int) xTaskGetTickCount());
    huart2print(uart_buf, strlen(uart_buf));
#endif
  }

}
 80062a0:	e014      	b.n	80062cc <ICM_20948_sleepModeEnable+0x330>
    waitToPrint();
 80062a2:	f005 f8d1 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] Sleep mode OFF \r\n",(unsigned int) xTaskGetTickCount());
 80062a6:	f01a fee1 	bl	802106c <xTaskGetTickCount>
 80062aa:	4602      	mov	r2, r0
 80062ac:	460b      	mov	r3, r1
 80062ae:	4613      	mov	r3, r2
 80062b0:	4a0e      	ldr	r2, [pc, #56]	@ (80062ec <ICM_20948_sleepModeEnable+0x350>)
 80062b2:	21c8      	movs	r1, #200	@ 0xc8
 80062b4:	4808      	ldr	r0, [pc, #32]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 80062b6:	f004 ffc1 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80062ba:	4807      	ldr	r0, [pc, #28]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 80062bc:	f7f9 ff70 	bl	80001a0 <strlen>
 80062c0:	4603      	mov	r3, r0
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	4619      	mov	r1, r3
 80062c6:	4804      	ldr	r0, [pc, #16]	@ (80062d8 <ICM_20948_sleepModeEnable+0x33c>)
 80062c8:	f005 f8d0 	bl	800b46c <huart2print>
}
 80062cc:	bf00      	nop
 80062ce:	371c      	adds	r7, #28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062d4:	0802700c 	.word	0x0802700c
 80062d8:	200011d8 	.word	0x200011d8
 80062dc:	08027068 	.word	0x08027068
 80062e0:	0802709c 	.word	0x0802709c
 80062e4:	08026ce8 	.word	0x08026ce8
 80062e8:	080270f8 	.word	0x080270f8
 80062ec:	08027118 	.word	0x08027118

080062f0 <imu_config_fsr_gyro>:
    return (fixed_point_t)(input * (1 << FIXED_POINT_FRACTIONAL_BITS_QUAT));
    // return (fixed_point_t)(round(input * (1 << FIXED_POINT_FRACTIONAL_BITS)));
}

void imu_config_fsr_gyro(int fsr_in)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b088      	sub	sp, #32
 80062f4:	af02      	add	r7, sp, #8
 80062f6:	6078      	str	r0, [r7, #4]
  int rc = 0;
 80062f8:	2300      	movs	r3, #0
 80062fa:	617b      	str	r3, [r7, #20]

  inv_sensor_config_fsr_t fsr;
  fsr.fsr = (uint32_t) fsr_in;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	613b      	str	r3, [r7, #16]

  // Read previously configured FSR
  inv_sensor_config_fsr_t temp_fsr;
  inv_device_get_sensor_config(device, INV_SENSOR_TYPE_GYROSCOPE, INV_SENSOR_CONFIG_FSR, &temp_fsr, sizeof(temp_fsr));
 8006300:	4b4f      	ldr	r3, [pc, #316]	@ (8006440 <imu_config_fsr_gyro+0x150>)
 8006302:	6818      	ldr	r0, [r3, #0]
 8006304:	f107 030c 	add.w	r3, r7, #12
 8006308:	2204      	movs	r2, #4
 800630a:	9200      	str	r2, [sp, #0]
 800630c:	2205      	movs	r2, #5
 800630e:	2104      	movs	r1, #4
 8006310:	f7fe fb86 	bl	8004a20 <inv_device_get_sensor_config>
  check_rc(rc);
 8006314:	6978      	ldr	r0, [r7, #20]
 8006316:	f7ff f8ed 	bl	80054f4 <check_rc>
#if PRINTF_APP_IMU
  waitToPrint();
 800631a:	f005 f895 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] Sensor GYRO FSR (current): %ld \r\n",(unsigned int) xTaskGetTickCount(), temp_fsr.fsr);
 800631e:	f01a fea5 	bl	802106c <xTaskGetTickCount>
 8006322:	4602      	mov	r2, r0
 8006324:	460b      	mov	r3, r1
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	4613      	mov	r3, r2
 800632c:	4a45      	ldr	r2, [pc, #276]	@ (8006444 <imu_config_fsr_gyro+0x154>)
 800632e:	21c8      	movs	r1, #200	@ 0xc8
 8006330:	4845      	ldr	r0, [pc, #276]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 8006332:	f004 ff83 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8006336:	4844      	ldr	r0, [pc, #272]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 8006338:	f7f9 ff32 	bl	80001a0 <strlen>
 800633c:	4603      	mov	r3, r0
 800633e:	b2db      	uxtb	r3, r3
 8006340:	4619      	mov	r1, r3
 8006342:	4841      	ldr	r0, [pc, #260]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 8006344:	f005 f892 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 200, ".\r\n");
 8006348:	4a40      	ldr	r2, [pc, #256]	@ (800644c <imu_config_fsr_gyro+0x15c>)
 800634a:	21c8      	movs	r1, #200	@ 0xc8
 800634c:	483e      	ldr	r0, [pc, #248]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 800634e:	f004 ff75 	bl	800b23c <npf_snprintf>
#endif

  if(fsr.fsr != temp_fsr.fsr)
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	429a      	cmp	r2, r3
 8006358:	d029      	beq.n	80063ae <imu_config_fsr_gyro+0xbe>
  {
    inv_device_set_sensor_config(device, INV_SENSOR_TYPE_GYROSCOPE, INV_SENSOR_CONFIG_FSR, &fsr, sizeof(fsr));
 800635a:	4b39      	ldr	r3, [pc, #228]	@ (8006440 <imu_config_fsr_gyro+0x150>)
 800635c:	6818      	ldr	r0, [r3, #0]
 800635e:	f107 0310 	add.w	r3, r7, #16
 8006362:	2204      	movs	r2, #4
 8006364:	9200      	str	r2, [sp, #0]
 8006366:	2205      	movs	r2, #5
 8006368:	2104      	movs	r1, #4
 800636a:	f7fe fb25 	bl	80049b8 <inv_device_set_sensor_config>
    check_rc(rc);
 800636e:	6978      	ldr	r0, [r7, #20]
 8006370:	f7ff f8c0 	bl	80054f4 <check_rc>
#if PRINTF_APP_IMU
    waitToPrint();
 8006374:	f005 f868 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] Sensor GYRO FSR (update) set to: %ld \r\n",(unsigned int) xTaskGetTickCount(), fsr.fsr);
 8006378:	f01a fe78 	bl	802106c <xTaskGetTickCount>
 800637c:	4602      	mov	r2, r0
 800637e:	460b      	mov	r3, r1
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	9300      	str	r3, [sp, #0]
 8006384:	4613      	mov	r3, r2
 8006386:	4a32      	ldr	r2, [pc, #200]	@ (8006450 <imu_config_fsr_gyro+0x160>)
 8006388:	21c8      	movs	r1, #200	@ 0xc8
 800638a:	482f      	ldr	r0, [pc, #188]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 800638c:	f004 ff56 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8006390:	482d      	ldr	r0, [pc, #180]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 8006392:	f7f9 ff05 	bl	80001a0 <strlen>
 8006396:	4603      	mov	r3, r0
 8006398:	b2db      	uxtb	r3, r3
 800639a:	4619      	mov	r1, r3
 800639c:	482a      	ldr	r0, [pc, #168]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 800639e:	f005 f865 	bl	800b46c <huart2print>
    npf_snprintf(uart_buf, 200, ".\r\n");
 80063a2:	4a2a      	ldr	r2, [pc, #168]	@ (800644c <imu_config_fsr_gyro+0x15c>)
 80063a4:	21c8      	movs	r1, #200	@ 0xc8
 80063a6:	4828      	ldr	r0, [pc, #160]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 80063a8:	f004 ff48 	bl	800b23c <npf_snprintf>
 80063ac:	e01b      	b.n	80063e6 <imu_config_fsr_gyro+0xf6>
#endif
  }
  else
  {
#if PRINTF_APP_IMU
    waitToPrint();
 80063ae:	f005 f84b 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] Sensor GYRO FSR (already) set to: %ld \r\n",(unsigned int) xTaskGetTickCount(), temp_fsr.fsr);
 80063b2:	f01a fe5b 	bl	802106c <xTaskGetTickCount>
 80063b6:	4602      	mov	r2, r0
 80063b8:	460b      	mov	r3, r1
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	9300      	str	r3, [sp, #0]
 80063be:	4613      	mov	r3, r2
 80063c0:	4a24      	ldr	r2, [pc, #144]	@ (8006454 <imu_config_fsr_gyro+0x164>)
 80063c2:	21c8      	movs	r1, #200	@ 0xc8
 80063c4:	4820      	ldr	r0, [pc, #128]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 80063c6:	f004 ff39 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80063ca:	481f      	ldr	r0, [pc, #124]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 80063cc:	f7f9 fee8 	bl	80001a0 <strlen>
 80063d0:	4603      	mov	r3, r0
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	4619      	mov	r1, r3
 80063d6:	481c      	ldr	r0, [pc, #112]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 80063d8:	f005 f848 	bl	800b46c <huart2print>
    npf_snprintf(uart_buf, 200, ".\r\n");
 80063dc:	4a1b      	ldr	r2, [pc, #108]	@ (800644c <imu_config_fsr_gyro+0x15c>)
 80063de:	21c8      	movs	r1, #200	@ 0xc8
 80063e0:	4819      	ldr	r0, [pc, #100]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 80063e2:	f004 ff2b 	bl	800b23c <npf_snprintf>
#endif
  }

	// Read previously configured FSR
  inv_device_get_sensor_config(device, INV_SENSOR_TYPE_GYROSCOPE, INV_SENSOR_CONFIG_FSR, &temp_fsr, sizeof(temp_fsr));
 80063e6:	4b16      	ldr	r3, [pc, #88]	@ (8006440 <imu_config_fsr_gyro+0x150>)
 80063e8:	6818      	ldr	r0, [r3, #0]
 80063ea:	f107 030c 	add.w	r3, r7, #12
 80063ee:	2204      	movs	r2, #4
 80063f0:	9200      	str	r2, [sp, #0]
 80063f2:	2205      	movs	r2, #5
 80063f4:	2104      	movs	r1, #4
 80063f6:	f7fe fb13 	bl	8004a20 <inv_device_get_sensor_config>
  check_rc(rc);
 80063fa:	6978      	ldr	r0, [r7, #20]
 80063fc:	f7ff f87a 	bl	80054f4 <check_rc>
#if PRINTF_APP_IMU
  waitToPrint();
 8006400:	f005 f822 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] Sensor GYRO FSR (current): %ld \r\n",(unsigned int) xTaskGetTickCount(), temp_fsr.fsr);
 8006404:	f01a fe32 	bl	802106c <xTaskGetTickCount>
 8006408:	4602      	mov	r2, r0
 800640a:	460b      	mov	r3, r1
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	9300      	str	r3, [sp, #0]
 8006410:	4613      	mov	r3, r2
 8006412:	4a0c      	ldr	r2, [pc, #48]	@ (8006444 <imu_config_fsr_gyro+0x154>)
 8006414:	21c8      	movs	r1, #200	@ 0xc8
 8006416:	480c      	ldr	r0, [pc, #48]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 8006418:	f004 ff10 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800641c:	480a      	ldr	r0, [pc, #40]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 800641e:	f7f9 febf 	bl	80001a0 <strlen>
 8006422:	4603      	mov	r3, r0
 8006424:	b2db      	uxtb	r3, r3
 8006426:	4619      	mov	r1, r3
 8006428:	4807      	ldr	r0, [pc, #28]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 800642a:	f005 f81f 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 200, ".\r\n");
 800642e:	4a07      	ldr	r2, [pc, #28]	@ (800644c <imu_config_fsr_gyro+0x15c>)
 8006430:	21c8      	movs	r1, #200	@ 0xc8
 8006432:	4805      	ldr	r0, [pc, #20]	@ (8006448 <imu_config_fsr_gyro+0x158>)
 8006434:	f004 ff02 	bl	800b23c <npf_snprintf>
#endif

}
 8006438:	bf00      	nop
 800643a:	3718      	adds	r7, #24
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}
 8006440:	20000490 	.word	0x20000490
 8006444:	08027138 	.word	0x08027138
 8006448:	200011d8 	.word	0x200011d8
 800644c:	08026ce8 	.word	0x08026ce8
 8006450:	08027168 	.word	0x08027168
 8006454:	080271a0 	.word	0x080271a0

08006458 <imu_config_fsr_accel>:

void imu_config_fsr_accel(int fsr_in)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b088      	sub	sp, #32
 800645c:	af02      	add	r7, sp, #8
 800645e:	6078      	str	r0, [r7, #4]
  int rc = 0;
 8006460:	2300      	movs	r3, #0
 8006462:	617b      	str	r3, [r7, #20]

  inv_sensor_config_fsr_t fsr;
  fsr.fsr = (uint32_t) fsr_in;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	613b      	str	r3, [r7, #16]

  // Read previously configured FSR
  inv_sensor_config_fsr_t temp_fsr;
  inv_device_get_sensor_config(device, INV_SENSOR_TYPE_ACCELEROMETER, INV_SENSOR_CONFIG_FSR, &temp_fsr, sizeof(temp_fsr));
 8006468:	4b4f      	ldr	r3, [pc, #316]	@ (80065a8 <imu_config_fsr_accel+0x150>)
 800646a:	6818      	ldr	r0, [r3, #0]
 800646c:	f107 030c 	add.w	r3, r7, #12
 8006470:	2204      	movs	r2, #4
 8006472:	9200      	str	r2, [sp, #0]
 8006474:	2205      	movs	r2, #5
 8006476:	2101      	movs	r1, #1
 8006478:	f7fe fad2 	bl	8004a20 <inv_device_get_sensor_config>
  check_rc(rc);
 800647c:	6978      	ldr	r0, [r7, #20]
 800647e:	f7ff f839 	bl	80054f4 <check_rc>
#if PRINTF_APP_IMU
  waitToPrint();
 8006482:	f004 ffe1 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] Sensor ACCEL FSR (current): %lu \r\n",(unsigned int) xTaskGetTickCount(), temp_fsr.fsr);
 8006486:	f01a fdf1 	bl	802106c <xTaskGetTickCount>
 800648a:	4602      	mov	r2, r0
 800648c:	460b      	mov	r3, r1
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	4613      	mov	r3, r2
 8006494:	4a45      	ldr	r2, [pc, #276]	@ (80065ac <imu_config_fsr_accel+0x154>)
 8006496:	21c8      	movs	r1, #200	@ 0xc8
 8006498:	4845      	ldr	r0, [pc, #276]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 800649a:	f004 fecf 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800649e:	4844      	ldr	r0, [pc, #272]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 80064a0:	f7f9 fe7e 	bl	80001a0 <strlen>
 80064a4:	4603      	mov	r3, r0
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	4619      	mov	r1, r3
 80064aa:	4841      	ldr	r0, [pc, #260]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 80064ac:	f004 ffde 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 200, ".\r\n");
 80064b0:	4a40      	ldr	r2, [pc, #256]	@ (80065b4 <imu_config_fsr_accel+0x15c>)
 80064b2:	21c8      	movs	r1, #200	@ 0xc8
 80064b4:	483e      	ldr	r0, [pc, #248]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 80064b6:	f004 fec1 	bl	800b23c <npf_snprintf>
#endif

  if(fsr.fsr != temp_fsr.fsr)
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d029      	beq.n	8006516 <imu_config_fsr_accel+0xbe>
  {
    inv_device_set_sensor_config(device, INV_SENSOR_TYPE_ACCELEROMETER, INV_SENSOR_CONFIG_FSR, &fsr, sizeof(fsr));
 80064c2:	4b39      	ldr	r3, [pc, #228]	@ (80065a8 <imu_config_fsr_accel+0x150>)
 80064c4:	6818      	ldr	r0, [r3, #0]
 80064c6:	f107 0310 	add.w	r3, r7, #16
 80064ca:	2204      	movs	r2, #4
 80064cc:	9200      	str	r2, [sp, #0]
 80064ce:	2205      	movs	r2, #5
 80064d0:	2101      	movs	r1, #1
 80064d2:	f7fe fa71 	bl	80049b8 <inv_device_set_sensor_config>
    check_rc(rc);
 80064d6:	6978      	ldr	r0, [r7, #20]
 80064d8:	f7ff f80c 	bl	80054f4 <check_rc>
#if PRINTF_APP_IMU
    waitToPrint();
 80064dc:	f004 ffb4 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] SSensor ACCEL FSR (update) set to: %lu \r\n",(unsigned int) xTaskGetTickCount(), fsr.fsr);
 80064e0:	f01a fdc4 	bl	802106c <xTaskGetTickCount>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	9300      	str	r3, [sp, #0]
 80064ec:	4613      	mov	r3, r2
 80064ee:	4a32      	ldr	r2, [pc, #200]	@ (80065b8 <imu_config_fsr_accel+0x160>)
 80064f0:	21c8      	movs	r1, #200	@ 0xc8
 80064f2:	482f      	ldr	r0, [pc, #188]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 80064f4:	f004 fea2 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80064f8:	482d      	ldr	r0, [pc, #180]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 80064fa:	f7f9 fe51 	bl	80001a0 <strlen>
 80064fe:	4603      	mov	r3, r0
 8006500:	b2db      	uxtb	r3, r3
 8006502:	4619      	mov	r1, r3
 8006504:	482a      	ldr	r0, [pc, #168]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 8006506:	f004 ffb1 	bl	800b46c <huart2print>
    npf_snprintf(uart_buf, 200, ".\r\n");
 800650a:	4a2a      	ldr	r2, [pc, #168]	@ (80065b4 <imu_config_fsr_accel+0x15c>)
 800650c:	21c8      	movs	r1, #200	@ 0xc8
 800650e:	4828      	ldr	r0, [pc, #160]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 8006510:	f004 fe94 	bl	800b23c <npf_snprintf>
 8006514:	e01b      	b.n	800654e <imu_config_fsr_accel+0xf6>
#endif
  }
  else
  {
#if PRINTF_APP_IMU
    waitToPrint();
 8006516:	f004 ff97 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] Sensor ACCEL FSR (already) set to: %lu \r\n",(unsigned int) xTaskGetTickCount(), temp_fsr.fsr);
 800651a:	f01a fda7 	bl	802106c <xTaskGetTickCount>
 800651e:	4602      	mov	r2, r0
 8006520:	460b      	mov	r3, r1
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	4613      	mov	r3, r2
 8006528:	4a24      	ldr	r2, [pc, #144]	@ (80065bc <imu_config_fsr_accel+0x164>)
 800652a:	21c8      	movs	r1, #200	@ 0xc8
 800652c:	4820      	ldr	r0, [pc, #128]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 800652e:	f004 fe85 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8006532:	481f      	ldr	r0, [pc, #124]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 8006534:	f7f9 fe34 	bl	80001a0 <strlen>
 8006538:	4603      	mov	r3, r0
 800653a:	b2db      	uxtb	r3, r3
 800653c:	4619      	mov	r1, r3
 800653e:	481c      	ldr	r0, [pc, #112]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 8006540:	f004 ff94 	bl	800b46c <huart2print>
    npf_snprintf(uart_buf, 200, ".\r\n");
 8006544:	4a1b      	ldr	r2, [pc, #108]	@ (80065b4 <imu_config_fsr_accel+0x15c>)
 8006546:	21c8      	movs	r1, #200	@ 0xc8
 8006548:	4819      	ldr	r0, [pc, #100]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 800654a:	f004 fe77 	bl	800b23c <npf_snprintf>
#endif
  }

  // Read previously configured FSR
  inv_device_get_sensor_config(device, INV_SENSOR_TYPE_ACCELEROMETER, INV_SENSOR_CONFIG_FSR, &temp_fsr, sizeof(temp_fsr));
 800654e:	4b16      	ldr	r3, [pc, #88]	@ (80065a8 <imu_config_fsr_accel+0x150>)
 8006550:	6818      	ldr	r0, [r3, #0]
 8006552:	f107 030c 	add.w	r3, r7, #12
 8006556:	2204      	movs	r2, #4
 8006558:	9200      	str	r2, [sp, #0]
 800655a:	2205      	movs	r2, #5
 800655c:	2101      	movs	r1, #1
 800655e:	f7fe fa5f 	bl	8004a20 <inv_device_get_sensor_config>
  check_rc(rc);
 8006562:	6978      	ldr	r0, [r7, #20]
 8006564:	f7fe ffc6 	bl	80054f4 <check_rc>
#if PRINTF_APP_IMU
  waitToPrint();
 8006568:	f004 ff6e 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] Sensor ACCEL FSR (current): %lu\r\n",(unsigned int) xTaskGetTickCount(), temp_fsr.fsr);
 800656c:	f01a fd7e 	bl	802106c <xTaskGetTickCount>
 8006570:	4602      	mov	r2, r0
 8006572:	460b      	mov	r3, r1
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	9300      	str	r3, [sp, #0]
 8006578:	4613      	mov	r3, r2
 800657a:	4a11      	ldr	r2, [pc, #68]	@ (80065c0 <imu_config_fsr_accel+0x168>)
 800657c:	21c8      	movs	r1, #200	@ 0xc8
 800657e:	480c      	ldr	r0, [pc, #48]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 8006580:	f004 fe5c 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8006584:	480a      	ldr	r0, [pc, #40]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 8006586:	f7f9 fe0b 	bl	80001a0 <strlen>
 800658a:	4603      	mov	r3, r0
 800658c:	b2db      	uxtb	r3, r3
 800658e:	4619      	mov	r1, r3
 8006590:	4807      	ldr	r0, [pc, #28]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 8006592:	f004 ff6b 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 200, ".\r\n");
 8006596:	4a07      	ldr	r2, [pc, #28]	@ (80065b4 <imu_config_fsr_accel+0x15c>)
 8006598:	21c8      	movs	r1, #200	@ 0xc8
 800659a:	4805      	ldr	r0, [pc, #20]	@ (80065b0 <imu_config_fsr_accel+0x158>)
 800659c:	f004 fe4e 	bl	800b23c <npf_snprintf>
#endif
}
 80065a0:	bf00      	nop
 80065a2:	3718      	adds	r7, #24
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	20000490 	.word	0x20000490
 80065ac:	080271d8 	.word	0x080271d8
 80065b0:	200011d8 	.word	0x200011d8
 80065b4:	08026ce8 	.word	0x08026ce8
 80065b8:	08027208 	.word	0x08027208
 80065bc:	08027240 	.word	0x08027240
 80065c0:	08027278 	.word	0x08027278

080065c4 <calibration_callback>:

void calibration_callback()
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b086      	sub	sp, #24
 80065c8:	af04      	add	r7, sp, #16
//  ret_code_t err_code;
  int rc = 0;
 80065ca:	2300      	movs	r3, #0
 80065cc:	607b      	str	r3, [r7, #4]
  magAccuracy = 3; // ONLY FOR TEST PURPOSES!!!
 80065ce:	4b9f      	ldr	r3, [pc, #636]	@ (800684c <calibration_callback+0x288>)
 80065d0:	2203      	movs	r2, #3
 80065d2:	601a      	str	r2, [r3, #0]
//  accelAccuracy = 3; // ONLY FOR TEST PURPOSES!!!
#if PRINTF_APP_IMU
  waitToPrint();
 80065d4:	f004 ff38 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] Calibration callback\r\n",(unsigned int) xTaskGetTickCount());
 80065d8:	f01a fd48 	bl	802106c <xTaskGetTickCount>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	4613      	mov	r3, r2
 80065e2:	4a9b      	ldr	r2, [pc, #620]	@ (8006850 <calibration_callback+0x28c>)
 80065e4:	21c8      	movs	r1, #200	@ 0xc8
 80065e6:	489b      	ldr	r0, [pc, #620]	@ (8006854 <calibration_callback+0x290>)
 80065e8:	f004 fe28 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 80065ec:	4899      	ldr	r0, [pc, #612]	@ (8006854 <calibration_callback+0x290>)
 80065ee:	f7f9 fdd7 	bl	80001a0 <strlen>
 80065f2:	4603      	mov	r3, r0
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	4619      	mov	r1, r3
 80065f8:	4896      	ldr	r0, [pc, #600]	@ (8006854 <calibration_callback+0x290>)
 80065fa:	f004 ff37 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 200, ".\r\n");
 80065fe:	4a96      	ldr	r2, [pc, #600]	@ (8006858 <calibration_callback+0x294>)
 8006600:	21c8      	movs	r1, #200	@ 0xc8
 8006602:	4894      	ldr	r0, [pc, #592]	@ (8006854 <calibration_callback+0x290>)
 8006604:	f004 fe1a 	bl	800b23c <npf_snprintf>
//  gyroAccuracy = inv_icm20948_get_gyro_accuracy();
//  accelAccuracy = inv_icm20948_get_accel_accuracy();
//  magAccuracy = inv_icm20948_get_mag_accuracy();

#if PRINTF_APP_IMU
  waitToPrint();
 8006608:	f004 ff1e 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_imu] gyroAccuracy = %d, accelAccuracy = %d, magAccuracy = %d. \r\n",(unsigned int) xTaskGetTickCount(), gyroAccuracy, accelAccuracy, magAccuracy);
 800660c:	f01a fd2e 	bl	802106c <xTaskGetTickCount>
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	4610      	mov	r0, r2
 8006616:	4b91      	ldr	r3, [pc, #580]	@ (800685c <calibration_callback+0x298>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a91      	ldr	r2, [pc, #580]	@ (8006860 <calibration_callback+0x29c>)
 800661c:	6812      	ldr	r2, [r2, #0]
 800661e:	498b      	ldr	r1, [pc, #556]	@ (800684c <calibration_callback+0x288>)
 8006620:	6809      	ldr	r1, [r1, #0]
 8006622:	9102      	str	r1, [sp, #8]
 8006624:	9201      	str	r2, [sp, #4]
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	4603      	mov	r3, r0
 800662a:	4a8e      	ldr	r2, [pc, #568]	@ (8006864 <calibration_callback+0x2a0>)
 800662c:	21c8      	movs	r1, #200	@ 0xc8
 800662e:	4889      	ldr	r0, [pc, #548]	@ (8006854 <calibration_callback+0x290>)
 8006630:	f004 fe04 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8006634:	4887      	ldr	r0, [pc, #540]	@ (8006854 <calibration_callback+0x290>)
 8006636:	f7f9 fdb3 	bl	80001a0 <strlen>
 800663a:	4603      	mov	r3, r0
 800663c:	b2db      	uxtb	r3, r3
 800663e:	4619      	mov	r1, r3
 8006640:	4884      	ldr	r0, [pc, #528]	@ (8006854 <calibration_callback+0x290>)
 8006642:	f004 ff13 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 200, ".\r\n");
 8006646:	4a84      	ldr	r2, [pc, #528]	@ (8006858 <calibration_callback+0x294>)
 8006648:	21c8      	movs	r1, #200	@ 0xc8
 800664a:	4882      	ldr	r0, [pc, #520]	@ (8006854 <calibration_callback+0x290>)
 800664c:	f004 fdf6 	bl	800b23c <npf_snprintf>
// Blink slow when starting -> 1s
// Blink faster when gyro is calibrated -> 500ms
// Blink faster when accel is callibrated -> 200ms
// Full led when mag is callibrated -> 0ms

  if (gyroAccuracy != 3 && accelAccuracy != 3 && magAccuracy != 3)
 8006650:	4b82      	ldr	r3, [pc, #520]	@ (800685c <calibration_callback+0x298>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2b03      	cmp	r3, #3
 8006656:	d047      	beq.n	80066e8 <calibration_callback+0x124>
 8006658:	4b81      	ldr	r3, [pc, #516]	@ (8006860 <calibration_callback+0x29c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b03      	cmp	r3, #3
 800665e:	d043      	beq.n	80066e8 <calibration_callback+0x124>
 8006660:	4b7a      	ldr	r3, [pc, #488]	@ (800684c <calibration_callback+0x288>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2b03      	cmp	r3, #3
 8006666:	d03f      	beq.n	80066e8 <calibration_callback+0x124>
  {
#if PRINTF_APP_IMU
    waitToPrint();
 8006668:	f004 feee 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] Start timer 1s\r\n",(unsigned int) xTaskGetTickCount());
 800666c:	f01a fcfe 	bl	802106c <xTaskGetTickCount>
 8006670:	4602      	mov	r2, r0
 8006672:	460b      	mov	r3, r1
 8006674:	4613      	mov	r3, r2
 8006676:	4a7c      	ldr	r2, [pc, #496]	@ (8006868 <calibration_callback+0x2a4>)
 8006678:	21c8      	movs	r1, #200	@ 0xc8
 800667a:	4876      	ldr	r0, [pc, #472]	@ (8006854 <calibration_callback+0x290>)
 800667c:	f004 fdde 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8006680:	4874      	ldr	r0, [pc, #464]	@ (8006854 <calibration_callback+0x290>)
 8006682:	f7f9 fd8d 	bl	80001a0 <strlen>
 8006686:	4603      	mov	r3, r0
 8006688:	b2db      	uxtb	r3, r3
 800668a:	4619      	mov	r1, r3
 800668c:	4871      	ldr	r0, [pc, #452]	@ (8006854 <calibration_callback+0x290>)
 800668e:	f004 feed 	bl	800b46c <huart2print>
#endif

#if PRINTF_APP_IMU
    waitToPrint();
 8006692:	f004 fed9 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_imu] IMU NOT CALIBRATED\r\n",(unsigned int) xTaskGetTickCount());
 8006696:	f01a fce9 	bl	802106c <xTaskGetTickCount>
 800669a:	4602      	mov	r2, r0
 800669c:	460b      	mov	r3, r1
 800669e:	4613      	mov	r3, r2
 80066a0:	4a72      	ldr	r2, [pc, #456]	@ (800686c <calibration_callback+0x2a8>)
 80066a2:	21c8      	movs	r1, #200	@ 0xc8
 80066a4:	486b      	ldr	r0, [pc, #428]	@ (8006854 <calibration_callback+0x290>)
 80066a6:	f004 fdc9 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80066aa:	486a      	ldr	r0, [pc, #424]	@ (8006854 <calibration_callback+0x290>)
 80066ac:	f7f9 fd78 	bl	80001a0 <strlen>
 80066b0:	4603      	mov	r3, r0
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	4619      	mov	r1, r3
 80066b6:	4867      	ldr	r0, [pc, #412]	@ (8006854 <calibration_callback+0x290>)
 80066b8:	f004 fed8 	bl	800b46c <huart2print>
    npf_snprintf(uart_buf, 200, ".\r\n");
 80066bc:	4a66      	ldr	r2, [pc, #408]	@ (8006858 <calibration_callback+0x294>)
 80066be:	21c8      	movs	r1, #200	@ 0xc8
 80066c0:	4864      	ldr	r0, [pc, #400]	@ (8006854 <calibration_callback+0x290>)
 80066c2:	f004 fdbb 	bl	800b23c <npf_snprintf>

// Start timer with period of 1 sec
//start_calibration_timer(1000);
//todo check if correct!!!

    ledFreq = 1000;
 80066c6:	496a      	ldr	r1, [pc, #424]	@ (8006870 <calibration_callback+0x2ac>)
 80066c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80066cc:	f04f 0300 	mov.w	r3, #0
 80066d0:	e9c1 2300 	strd	r2, r3, [r1]
    gyroCalibrated = 0;
 80066d4:	4b67      	ldr	r3, [pc, #412]	@ (8006874 <calibration_callback+0x2b0>)
 80066d6:	2200      	movs	r2, #0
 80066d8:	601a      	str	r2, [r3, #0]
    accelCalibrated = 0;
 80066da:	4b67      	ldr	r3, [pc, #412]	@ (8006878 <calibration_callback+0x2b4>)
 80066dc:	2200      	movs	r2, #0
 80066de:	601a      	str	r2, [r3, #0]
    magCalibrated = 0;
 80066e0:	4b66      	ldr	r3, [pc, #408]	@ (800687c <calibration_callback+0x2b8>)
 80066e2:	2200      	movs	r2, #0
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	e1ef      	b.n	8006ac8 <calibration_callback+0x504>

//send_calibration(true, false, false, false);
  }
  else
  {
    if (gyroAccuracy == 3 && accelAccuracy == 3 && magAccuracy == 3)
 80066e8:	4b5c      	ldr	r3, [pc, #368]	@ (800685c <calibration_callback+0x298>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2b03      	cmp	r3, #3
 80066ee:	f040 80d5 	bne.w	800689c <calibration_callback+0x2d8>
 80066f2:	4b5b      	ldr	r3, [pc, #364]	@ (8006860 <calibration_callback+0x29c>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	2b03      	cmp	r3, #3
 80066f8:	f040 80d0 	bne.w	800689c <calibration_callback+0x2d8>
 80066fc:	4b53      	ldr	r3, [pc, #332]	@ (800684c <calibration_callback+0x288>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2b03      	cmp	r3, #3
 8006702:	f040 80cb 	bne.w	800689c <calibration_callback+0x2d8>
    {
#if PRINTF_APP_IMU
      waitToPrint();
 8006706:	f004 fe9f 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_imu] Switch off Led, IMU FULLY CALIBRATED.\r\n",(unsigned int) xTaskGetTickCount());
 800670a:	f01a fcaf 	bl	802106c <xTaskGetTickCount>
 800670e:	4602      	mov	r2, r0
 8006710:	460b      	mov	r3, r1
 8006712:	4613      	mov	r3, r2
 8006714:	4a5a      	ldr	r2, [pc, #360]	@ (8006880 <calibration_callback+0x2bc>)
 8006716:	21c8      	movs	r1, #200	@ 0xc8
 8006718:	484e      	ldr	r0, [pc, #312]	@ (8006854 <calibration_callback+0x290>)
 800671a:	f004 fd8f 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 800671e:	484d      	ldr	r0, [pc, #308]	@ (8006854 <calibration_callback+0x290>)
 8006720:	f7f9 fd3e 	bl	80001a0 <strlen>
 8006724:	4603      	mov	r3, r0
 8006726:	b2db      	uxtb	r3, r3
 8006728:	4619      	mov	r1, r3
 800672a:	484a      	ldr	r0, [pc, #296]	@ (8006854 <calibration_callback+0x290>)
 800672c:	f004 fe9e 	bl	800b46c <huart2print>
#endif
//stop_calibration_timer();
//send_calibration(false, true, true, true);
      ledFreq = 0;
 8006730:	494f      	ldr	r1, [pc, #316]	@ (8006870 <calibration_callback+0x2ac>)
 8006732:	f04f 0200 	mov.w	r2, #0
 8006736:	f04f 0300 	mov.w	r3, #0
 800673a:	e9c1 2300 	strd	r2, r3, [r1]
      gyroCalibrated = 1;
 800673e:	4b4d      	ldr	r3, [pc, #308]	@ (8006874 <calibration_callback+0x2b0>)
 8006740:	2201      	movs	r2, #1
 8006742:	601a      	str	r2, [r3, #0]
      accelCalibrated = 1;
 8006744:	4b4c      	ldr	r3, [pc, #304]	@ (8006878 <calibration_callback+0x2b4>)
 8006746:	2201      	movs	r2, #1
 8006748:	601a      	str	r2, [r3, #0]
      magCalibrated = 1;
 800674a:	4b4c      	ldr	r3, [pc, #304]	@ (800687c <calibration_callback+0x2b8>)
 800674c:	2201      	movs	r2, #1
 800674e:	601a      	str	r2, [r3, #0]

      HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8006750:	2201      	movs	r2, #1
 8006752:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006756:	484b      	ldr	r0, [pc, #300]	@ (8006884 <calibration_callback+0x2c0>)
 8006758:	f013 fd2a 	bl	801a1b0 <HAL_GPIO_WritePin>
//ble_tms_config_t temp;
//memset(&temp, 0, sizeof(temp)); // Reset values to zero -> Turn off all sensors
//err_code = imu_enable_sensors(&temp);
//APP_ERROR_CHECK(err_code);
#if PRINTF_APP_IMU
      waitToPrint();
 800675c:	f004 fe74 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_imu] Stop gyroscope.\r\n",(unsigned int) xTaskGetTickCount());
 8006760:	f01a fc84 	bl	802106c <xTaskGetTickCount>
 8006764:	4602      	mov	r2, r0
 8006766:	460b      	mov	r3, r1
 8006768:	4613      	mov	r3, r2
 800676a:	4a47      	ldr	r2, [pc, #284]	@ (8006888 <calibration_callback+0x2c4>)
 800676c:	21c8      	movs	r1, #200	@ 0xc8
 800676e:	4839      	ldr	r0, [pc, #228]	@ (8006854 <calibration_callback+0x290>)
 8006770:	f004 fd64 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8006774:	4837      	ldr	r0, [pc, #220]	@ (8006854 <calibration_callback+0x290>)
 8006776:	f7f9 fd13 	bl	80001a0 <strlen>
 800677a:	4603      	mov	r3, r0
 800677c:	b2db      	uxtb	r3, r3
 800677e:	4619      	mov	r1, r3
 8006780:	4834      	ldr	r0, [pc, #208]	@ (8006854 <calibration_callback+0x290>)
 8006782:	f004 fe73 	bl	800b46c <huart2print>
#endif
      rc += inv_device_stop_sensor(device, INV_SENSOR_TYPE_GYROSCOPE);
 8006786:	4b41      	ldr	r3, [pc, #260]	@ (800688c <calibration_callback+0x2c8>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2104      	movs	r1, #4
 800678c:	4618      	mov	r0, r3
 800678e:	f7fe f89f 	bl	80048d0 <inv_device_stop_sensor>
 8006792:	4602      	mov	r2, r0
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4413      	add	r3, r2
 8006798:	607b      	str	r3, [r7, #4]
      check_rc(rc);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fe feaa 	bl	80054f4 <check_rc>
#if PRINTF_APP_IMU
      waitToPrint();
 80067a0:	f004 fe52 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_imu] Stop accelerometer.\r\n",(unsigned int) xTaskGetTickCount());
 80067a4:	f01a fc62 	bl	802106c <xTaskGetTickCount>
 80067a8:	4602      	mov	r2, r0
 80067aa:	460b      	mov	r3, r1
 80067ac:	4613      	mov	r3, r2
 80067ae:	4a38      	ldr	r2, [pc, #224]	@ (8006890 <calibration_callback+0x2cc>)
 80067b0:	21c8      	movs	r1, #200	@ 0xc8
 80067b2:	4828      	ldr	r0, [pc, #160]	@ (8006854 <calibration_callback+0x290>)
 80067b4:	f004 fd42 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80067b8:	4826      	ldr	r0, [pc, #152]	@ (8006854 <calibration_callback+0x290>)
 80067ba:	f7f9 fcf1 	bl	80001a0 <strlen>
 80067be:	4603      	mov	r3, r0
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	4619      	mov	r1, r3
 80067c4:	4823      	ldr	r0, [pc, #140]	@ (8006854 <calibration_callback+0x290>)
 80067c6:	f004 fe51 	bl	800b46c <huart2print>
#endif
      rc += inv_device_stop_sensor(device, INV_SENSOR_TYPE_ACCELEROMETER);
 80067ca:	4b30      	ldr	r3, [pc, #192]	@ (800688c <calibration_callback+0x2c8>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2101      	movs	r1, #1
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7fe f87d 	bl	80048d0 <inv_device_stop_sensor>
 80067d6:	4602      	mov	r2, r0
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4413      	add	r3, r2
 80067dc:	607b      	str	r3, [r7, #4]
      check_rc(rc);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f7fe fe88 	bl	80054f4 <check_rc>
#if PRINTF_APP_IMU
      waitToPrint();
 80067e4:	f004 fe30 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [app_imu] Stop magnetometer.\r\n",(unsigned int) xTaskGetTickCount());
 80067e8:	f01a fc40 	bl	802106c <xTaskGetTickCount>
 80067ec:	4602      	mov	r2, r0
 80067ee:	460b      	mov	r3, r1
 80067f0:	4613      	mov	r3, r2
 80067f2:	4a28      	ldr	r2, [pc, #160]	@ (8006894 <calibration_callback+0x2d0>)
 80067f4:	21c8      	movs	r1, #200	@ 0xc8
 80067f6:	4817      	ldr	r0, [pc, #92]	@ (8006854 <calibration_callback+0x290>)
 80067f8:	f004 fd20 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80067fc:	4815      	ldr	r0, [pc, #84]	@ (8006854 <calibration_callback+0x290>)
 80067fe:	f7f9 fccf 	bl	80001a0 <strlen>
 8006802:	4603      	mov	r3, r0
 8006804:	b2db      	uxtb	r3, r3
 8006806:	4619      	mov	r1, r3
 8006808:	4812      	ldr	r0, [pc, #72]	@ (8006854 <calibration_callback+0x290>)
 800680a:	f004 fe2f 	bl	800b46c <huart2print>
#endif
      rc += inv_device_stop_sensor(device, INV_SENSOR_TYPE_MAGNETOMETER);
 800680e:	4b1f      	ldr	r3, [pc, #124]	@ (800688c <calibration_callback+0x2c8>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	2102      	movs	r1, #2
 8006814:	4618      	mov	r0, r3
 8006816:	f7fe f85b 	bl	80048d0 <inv_device_stop_sensor>
 800681a:	4602      	mov	r2, r0
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4413      	add	r3, r2
 8006820:	607b      	str	r3, [r7, #4]
      check_rc(rc);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f7fe fe66 	bl	80054f4 <check_rc>
// Reset scale to user values
      imu_config_fsr_gyro(PLANTSENSOR_GRYO_FSR);
 8006828:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800682c:	f7ff fd60 	bl	80062f0 <imu_config_fsr_gyro>
      imu_config_fsr_accel(PLANTSENSOR_ACCEL_FSR);
 8006830:	2002      	movs	r0, #2
 8006832:	f7ff fe11 	bl	8006458 <imu_config_fsr_accel>
      HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8006836:	2201      	movs	r2, #1
 8006838:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800683c:	4811      	ldr	r0, [pc, #68]	@ (8006884 <calibration_callback+0x2c0>)
 800683e:	f013 fcb7 	bl	801a1b0 <HAL_GPIO_WritePin>
      calibrationActive = 0;
 8006842:	4b15      	ldr	r3, [pc, #84]	@ (8006898 <calibration_callback+0x2d4>)
 8006844:	2200      	movs	r2, #0
 8006846:	601a      	str	r2, [r3, #0]
 8006848:	e13e      	b.n	8006ac8 <calibration_callback+0x504>
 800684a:	bf00      	nop
 800684c:	20000480 	.word	0x20000480
 8006850:	080272a8 	.word	0x080272a8
 8006854:	200011d8 	.word	0x200011d8
 8006858:	08026ce8 	.word	0x08026ce8
 800685c:	20000478 	.word	0x20000478
 8006860:	2000047c 	.word	0x2000047c
 8006864:	080272cc 	.word	0x080272cc
 8006868:	08027318 	.word	0x08027318
 800686c:	08027338 	.word	0x08027338
 8006870:	20000028 	.word	0x20000028
 8006874:	20000484 	.word	0x20000484
 8006878:	20000488 	.word	0x20000488
 800687c:	2000048c 	.word	0x2000048c
 8006880:	0802735c 	.word	0x0802735c
 8006884:	42020400 	.word	0x42020400
 8006888:	08027394 	.word	0x08027394
 800688c:	20000490 	.word	0x20000490
 8006890:	080273b4 	.word	0x080273b4
 8006894:	080273d8 	.word	0x080273d8
 8006898:	20000030 	.word	0x20000030
// accelAccuracy = 0;
// magAccuracy = 0;
    }
    else
    {
      if (gyroAccuracy == 3 && accelAccuracy == 3)
 800689c:	4b8c      	ldr	r3, [pc, #560]	@ (8006ad0 <calibration_callback+0x50c>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2b03      	cmp	r3, #3
 80068a2:	f040 808a 	bne.w	80069ba <calibration_callback+0x3f6>
 80068a6:	4b8b      	ldr	r3, [pc, #556]	@ (8006ad4 <calibration_callback+0x510>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2b03      	cmp	r3, #3
 80068ac:	f040 8085 	bne.w	80069ba <calibration_callback+0x3f6>
      {
#if PRINTF_APP_IMU
        waitToPrint();
 80068b0:	f004 fdca 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_imu] Start timer 200ms\r\n",(unsigned int) xTaskGetTickCount());
 80068b4:	f01a fbda 	bl	802106c <xTaskGetTickCount>
 80068b8:	4602      	mov	r2, r0
 80068ba:	460b      	mov	r3, r1
 80068bc:	4613      	mov	r3, r2
 80068be:	4a86      	ldr	r2, [pc, #536]	@ (8006ad8 <calibration_callback+0x514>)
 80068c0:	21c8      	movs	r1, #200	@ 0xc8
 80068c2:	4886      	ldr	r0, [pc, #536]	@ (8006adc <calibration_callback+0x518>)
 80068c4:	f004 fcba 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80068c8:	4884      	ldr	r0, [pc, #528]	@ (8006adc <calibration_callback+0x518>)
 80068ca:	f7f9 fc69 	bl	80001a0 <strlen>
 80068ce:	4603      	mov	r3, r0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	4619      	mov	r1, r3
 80068d4:	4881      	ldr	r0, [pc, #516]	@ (8006adc <calibration_callback+0x518>)
 80068d6:	f004 fdc9 	bl	800b46c <huart2print>
#endif
#if PRINTF_APP_IMU
        waitToPrint();
 80068da:	f004 fdb5 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_imu] ACCELEROMETER CALIBRATED\r\n",(unsigned int) xTaskGetTickCount());
 80068de:	f01a fbc5 	bl	802106c <xTaskGetTickCount>
 80068e2:	4602      	mov	r2, r0
 80068e4:	460b      	mov	r3, r1
 80068e6:	4613      	mov	r3, r2
 80068e8:	4a7d      	ldr	r2, [pc, #500]	@ (8006ae0 <calibration_callback+0x51c>)
 80068ea:	21c8      	movs	r1, #200	@ 0xc8
 80068ec:	487b      	ldr	r0, [pc, #492]	@ (8006adc <calibration_callback+0x518>)
 80068ee:	f004 fca5 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80068f2:	487a      	ldr	r0, [pc, #488]	@ (8006adc <calibration_callback+0x518>)
 80068f4:	f7f9 fc54 	bl	80001a0 <strlen>
 80068f8:	4603      	mov	r3, r0
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	4619      	mov	r1, r3
 80068fe:	4877      	ldr	r0, [pc, #476]	@ (8006adc <calibration_callback+0x518>)
 8006900:	f004 fdb4 	bl	800b46c <huart2print>
        npf_snprintf(uart_buf, 200, ".\r\n");
 8006904:	4a77      	ldr	r2, [pc, #476]	@ (8006ae4 <calibration_callback+0x520>)
 8006906:	21c8      	movs	r1, #200	@ 0xc8
 8006908:	4874      	ldr	r0, [pc, #464]	@ (8006adc <calibration_callback+0x518>)
 800690a:	f004 fc97 	bl	800b23c <npf_snprintf>
#endif
//stop_calibration_timer();
        ledFreq = 200;
 800690e:	4976      	ldr	r1, [pc, #472]	@ (8006ae8 <calibration_callback+0x524>)
 8006910:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 8006914:	f04f 0300 	mov.w	r3, #0
 8006918:	e9c1 2300 	strd	r2, r3, [r1]
//start_calibration_timer(200);
//send_calibration(false, true, true, false);
        gyroCalibrated = 1;
 800691c:	4b73      	ldr	r3, [pc, #460]	@ (8006aec <calibration_callback+0x528>)
 800691e:	2201      	movs	r2, #1
 8006920:	601a      	str	r2, [r3, #0]
        accelCalibrated = 1;
 8006922:	4b73      	ldr	r3, [pc, #460]	@ (8006af0 <calibration_callback+0x52c>)
 8006924:	2201      	movs	r2, #1
 8006926:	601a      	str	r2, [r3, #0]
        magCalibrated = 0;
 8006928:	4b72      	ldr	r3, [pc, #456]	@ (8006af4 <calibration_callback+0x530>)
 800692a:	2200      	movs	r2, #0
 800692c:	601a      	str	r2, [r3, #0]
        calibrationActive = 1;
 800692e:	4b72      	ldr	r3, [pc, #456]	@ (8006af8 <calibration_callback+0x534>)
 8006930:	2201      	movs	r2, #1
 8006932:	601a      	str	r2, [r3, #0]
#if PRINTF_APP_IMU
        waitToPrint();
 8006934:	f004 fd88 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [app_imu] Start MAGNETOMETER for calibration\r\n",(unsigned int) xTaskGetTickCount());
 8006938:	f01a fb98 	bl	802106c <xTaskGetTickCount>
 800693c:	4602      	mov	r2, r0
 800693e:	460b      	mov	r3, r1
 8006940:	4613      	mov	r3, r2
 8006942:	4a6e      	ldr	r2, [pc, #440]	@ (8006afc <calibration_callback+0x538>)
 8006944:	21c8      	movs	r1, #200	@ 0xc8
 8006946:	4865      	ldr	r0, [pc, #404]	@ (8006adc <calibration_callback+0x518>)
 8006948:	f004 fc78 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 800694c:	4863      	ldr	r0, [pc, #396]	@ (8006adc <calibration_callback+0x518>)
 800694e:	f7f9 fc27 	bl	80001a0 <strlen>
 8006952:	4603      	mov	r3, r0
 8006954:	b2db      	uxtb	r3, r3
 8006956:	4619      	mov	r1, r3
 8006958:	4860      	ldr	r0, [pc, #384]	@ (8006adc <calibration_callback+0x518>)
 800695a:	f004 fd87 	bl	800b46c <huart2print>
        npf_snprintf(uart_buf, 200, ".\r\n");
 800695e:	4a61      	ldr	r2, [pc, #388]	@ (8006ae4 <calibration_callback+0x520>)
 8006960:	21c8      	movs	r1, #200	@ 0xc8
 8006962:	485e      	ldr	r0, [pc, #376]	@ (8006adc <calibration_callback+0x518>)
 8006964:	f004 fc6a 	bl	800b23c <npf_snprintf>
#endif
        rc += inv_device_ping_sensor(device, INV_SENSOR_TYPE_MAGNETOMETER);
 8006968:	4b65      	ldr	r3, [pc, #404]	@ (8006b00 <calibration_callback+0x53c>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2102      	movs	r1, #2
 800696e:	4618      	mov	r0, r3
 8006970:	f7fd ff52 	bl	8004818 <inv_device_ping_sensor>
 8006974:	4602      	mov	r2, r0
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4413      	add	r3, r2
 800697a:	607b      	str	r3, [r7, #4]
        check_rc(rc);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f7fe fdb9 	bl	80054f4 <check_rc>
        rc += inv_device_set_sensor_period(device, INV_SENSOR_TYPE_MAGNETOMETER, IMU_DEFAULT_SAMPL_FREQ);
 8006982:	4b5f      	ldr	r3, [pc, #380]	@ (8006b00 <calibration_callback+0x53c>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2216      	movs	r2, #22
 8006988:	2102      	movs	r1, #2
 800698a:	4618      	mov	r0, r3
 800698c:	f7fd fffe 	bl	800498c <inv_device_set_sensor_period>
 8006990:	4602      	mov	r2, r0
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4413      	add	r3, r2
 8006996:	607b      	str	r3, [r7, #4]
        check_rc(rc);
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f7fe fdab 	bl	80054f4 <check_rc>
        rc += inv_device_start_sensor(device, INV_SENSOR_TYPE_MAGNETOMETER);
 800699e:	4b58      	ldr	r3, [pc, #352]	@ (8006b00 <calibration_callback+0x53c>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2102      	movs	r1, #2
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7fd ff65 	bl	8004874 <inv_device_start_sensor>
 80069aa:	4602      	mov	r2, r0
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4413      	add	r3, r2
 80069b0:	607b      	str	r3, [r7, #4]
        check_rc(rc);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7fe fd9e 	bl	80054f4 <check_rc>
 80069b8:	e086      	b.n	8006ac8 <calibration_callback+0x504>
      }
      else
      {
        if (gyroAccuracy == 3)
 80069ba:	4b45      	ldr	r3, [pc, #276]	@ (8006ad0 <calibration_callback+0x50c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b03      	cmp	r3, #3
 80069c0:	f040 8082 	bne.w	8006ac8 <calibration_callback+0x504>
        {
#if PRINTF_APP_IMU
          waitToPrint();
 80069c4:	f004 fd40 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_imu] Start timer 500ms\r\n",(unsigned int) xTaskGetTickCount());
 80069c8:	f01a fb50 	bl	802106c <xTaskGetTickCount>
 80069cc:	4602      	mov	r2, r0
 80069ce:	460b      	mov	r3, r1
 80069d0:	4613      	mov	r3, r2
 80069d2:	4a4c      	ldr	r2, [pc, #304]	@ (8006b04 <calibration_callback+0x540>)
 80069d4:	21c8      	movs	r1, #200	@ 0xc8
 80069d6:	4841      	ldr	r0, [pc, #260]	@ (8006adc <calibration_callback+0x518>)
 80069d8:	f004 fc30 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 80069dc:	483f      	ldr	r0, [pc, #252]	@ (8006adc <calibration_callback+0x518>)
 80069de:	f7f9 fbdf 	bl	80001a0 <strlen>
 80069e2:	4603      	mov	r3, r0
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	4619      	mov	r1, r3
 80069e8:	483c      	ldr	r0, [pc, #240]	@ (8006adc <calibration_callback+0x518>)
 80069ea:	f004 fd3f 	bl	800b46c <huart2print>
#endif
#if PRINTF_APP_IMU
          waitToPrint();
 80069ee:	f004 fd2b 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_imu] GYROMETER CALIBRATED\r\n",(unsigned int) xTaskGetTickCount());
 80069f2:	f01a fb3b 	bl	802106c <xTaskGetTickCount>
 80069f6:	4602      	mov	r2, r0
 80069f8:	460b      	mov	r3, r1
 80069fa:	4613      	mov	r3, r2
 80069fc:	4a42      	ldr	r2, [pc, #264]	@ (8006b08 <calibration_callback+0x544>)
 80069fe:	21c8      	movs	r1, #200	@ 0xc8
 8006a00:	4836      	ldr	r0, [pc, #216]	@ (8006adc <calibration_callback+0x518>)
 8006a02:	f004 fc1b 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8006a06:	4835      	ldr	r0, [pc, #212]	@ (8006adc <calibration_callback+0x518>)
 8006a08:	f7f9 fbca 	bl	80001a0 <strlen>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	4619      	mov	r1, r3
 8006a12:	4832      	ldr	r0, [pc, #200]	@ (8006adc <calibration_callback+0x518>)
 8006a14:	f004 fd2a 	bl	800b46c <huart2print>
          npf_snprintf(uart_buf, 200, ".\r\n");
 8006a18:	4a32      	ldr	r2, [pc, #200]	@ (8006ae4 <calibration_callback+0x520>)
 8006a1a:	21c8      	movs	r1, #200	@ 0xc8
 8006a1c:	482f      	ldr	r0, [pc, #188]	@ (8006adc <calibration_callback+0x518>)
 8006a1e:	f004 fc0d 	bl	800b23c <npf_snprintf>
#endif
//stop_calibration_timer();
//start_calibration_timer(500);
          ledFreq = 500;
 8006a22:	4931      	ldr	r1, [pc, #196]	@ (8006ae8 <calibration_callback+0x524>)
 8006a24:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8006a28:	f04f 0300 	mov.w	r3, #0
 8006a2c:	e9c1 2300 	strd	r2, r3, [r1]
//send_calibration(false, true, false, false);
          gyroCalibrated = 1;
 8006a30:	4b2e      	ldr	r3, [pc, #184]	@ (8006aec <calibration_callback+0x528>)
 8006a32:	2201      	movs	r2, #1
 8006a34:	601a      	str	r2, [r3, #0]
          accelCalibrated = 0;
 8006a36:	4b2e      	ldr	r3, [pc, #184]	@ (8006af0 <calibration_callback+0x52c>)
 8006a38:	2200      	movs	r2, #0
 8006a3a:	601a      	str	r2, [r3, #0]
          magCalibrated = 0;
 8006a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8006af4 <calibration_callback+0x530>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	601a      	str	r2, [r3, #0]
#if PRINTF_APP_IMU
          waitToPrint();
 8006a42:	f004 fd01 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_imu] Start ACCELEROMETER for calibration\r\n",(unsigned int) xTaskGetTickCount());
 8006a46:	f01a fb11 	bl	802106c <xTaskGetTickCount>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	460b      	mov	r3, r1
 8006a4e:	4613      	mov	r3, r2
 8006a50:	4a2e      	ldr	r2, [pc, #184]	@ (8006b0c <calibration_callback+0x548>)
 8006a52:	21c8      	movs	r1, #200	@ 0xc8
 8006a54:	4821      	ldr	r0, [pc, #132]	@ (8006adc <calibration_callback+0x518>)
 8006a56:	f004 fbf1 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8006a5a:	4820      	ldr	r0, [pc, #128]	@ (8006adc <calibration_callback+0x518>)
 8006a5c:	f7f9 fba0 	bl	80001a0 <strlen>
 8006a60:	4603      	mov	r3, r0
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	4619      	mov	r1, r3
 8006a66:	481d      	ldr	r0, [pc, #116]	@ (8006adc <calibration_callback+0x518>)
 8006a68:	f004 fd00 	bl	800b46c <huart2print>
          npf_snprintf(uart_buf, 200, ".\r\n");
 8006a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ae4 <calibration_callback+0x520>)
 8006a6e:	21c8      	movs	r1, #200	@ 0xc8
 8006a70:	481a      	ldr	r0, [pc, #104]	@ (8006adc <calibration_callback+0x518>)
 8006a72:	f004 fbe3 	bl	800b23c <npf_snprintf>
#endif
          rc += inv_device_ping_sensor(device, INV_SENSOR_TYPE_ACCELEROMETER);
 8006a76:	4b22      	ldr	r3, [pc, #136]	@ (8006b00 <calibration_callback+0x53c>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2101      	movs	r1, #1
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f7fd fecb 	bl	8004818 <inv_device_ping_sensor>
 8006a82:	4602      	mov	r2, r0
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4413      	add	r3, r2
 8006a88:	607b      	str	r3, [r7, #4]
    	  check_rc(rc);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f7fe fd32 	bl	80054f4 <check_rc>
    	  rc += inv_device_set_sensor_period(device, INV_SENSOR_TYPE_ACCELEROMETER, IMU_DEFAULT_SAMPL_FREQ);
 8006a90:	4b1b      	ldr	r3, [pc, #108]	@ (8006b00 <calibration_callback+0x53c>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2216      	movs	r2, #22
 8006a96:	2101      	movs	r1, #1
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7fd ff77 	bl	800498c <inv_device_set_sensor_period>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	607b      	str	r3, [r7, #4]
    	  check_rc(rc);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f7fe fd24 	bl	80054f4 <check_rc>
    	  rc += inv_device_start_sensor(device, INV_SENSOR_TYPE_ACCELEROMETER);
 8006aac:	4b14      	ldr	r3, [pc, #80]	@ (8006b00 <calibration_callback+0x53c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2101      	movs	r1, #1
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7fd fede 	bl	8004874 <inv_device_start_sensor>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4413      	add	r3, r2
 8006abe:	607b      	str	r3, [r7, #4]
    	  check_rc(rc);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f7fe fd17 	bl	80054f4 <check_rc>
        } // endif (gyroAccuracy == 3)
      } // endif else, so not (gyroAccuracy == 3 && accelAccuracy == 3)
    } // endif else, so not (gyroAccuracy == 3 && accelAccuracy == 3 && magAccuracy == 3)
  } // endif else, so not (gyroAccuracy != 3 && accelAccuracy != 3 && magAccuracy != 3)
}
 8006ac6:	e7ff      	b.n	8006ac8 <calibration_callback+0x504>
 8006ac8:	bf00      	nop
 8006aca:	3708      	adds	r7, #8
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	20000478 	.word	0x20000478
 8006ad4:	2000047c 	.word	0x2000047c
 8006ad8:	080273fc 	.word	0x080273fc
 8006adc:	200011d8 	.word	0x200011d8
 8006ae0:	08027420 	.word	0x08027420
 8006ae4:	08026ce8 	.word	0x08026ce8
 8006ae8:	20000028 	.word	0x20000028
 8006aec:	20000484 	.word	0x20000484
 8006af0:	20000488 	.word	0x20000488
 8006af4:	2000048c 	.word	0x2000048c
 8006af8:	20000030 	.word	0x20000030
 8006afc:	08027448 	.word	0x08027448
 8006b00:	20000490 	.word	0x20000490
 8006b04:	0802747c 	.word	0x0802747c
 8006b08:	080274a0 	.word	0x080274a0
 8006b0c:	080274c4 	.word	0x080274c4

08006b10 <reset_DMP>:

int reset_DMP (void *context)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]

  inv_device_icm20948_t * self = (inv_device_icm20948_t *) context;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	617b      	str	r3, [r7, #20]
  struct inv_icm20948 * s = &self->icm20948_states;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	3330      	adds	r3, #48	@ 0x30
 8006b20:	613b      	str	r3, [r7, #16]
  int result = 0;
 8006b22:	2300      	movs	r3, #0
 8006b24:	60fb      	str	r3, [r7, #12]

  s->base_state.user_ctrl |= BIT_DMP_RST;
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	7f1b      	ldrb	r3, [r3, #28]
 8006b2a:	f043 0308 	orr.w	r3, r3, #8
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	771a      	strb	r2, [r3, #28]
  result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	7f1b      	ldrb	r3, [r3, #28]
 8006b38:	461a      	mov	r2, r3
 8006b3a:	2103      	movs	r1, #3
 8006b3c:	6938      	ldr	r0, [r7, #16]
 8006b3e:	f011 fb27 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8006b42:	4602      	mov	r2, r0
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	60fb      	str	r3, [r7, #12]
	//result |= inv_icm20948_write_single_mems_reg(device, REG_USER_CTRL,
  //                               (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
	inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 8006b4a:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8006b4e:	f7fe fcf3 	bl	8005538 <inv_icm20948_sleep_us>

  result |=inv_icm20948_set_dmp_address(s);
 8006b52:	6938      	ldr	r0, [r7, #16]
 8006b54:	f009 fdfa 	bl	801074c <inv_icm20948_set_dmp_address>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]
  result |=inv_icm20948_set_secondary(s);
 8006b60:	6938      	ldr	r0, [r7, #16]
 8006b62:	f009 fe15 	bl	8010790 <inv_icm20948_set_secondary>
 8006b66:	4602      	mov	r2, r0
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]
  result |=inv_icm20948_setup_compass_akm(s);
 8006b6e:	6938      	ldr	r0, [r7, #16]
 8006b70:	f006 fe62 	bl	800d838 <inv_icm20948_setup_compass_akm>
 8006b74:	4602      	mov	r2, r0
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	60fb      	str	r3, [r7, #12]
  result |= inv_icm20948_sleep_mems(s);
 8006b7c:	6938      	ldr	r0, [r7, #16]
 8006b7e:	f009 fdc9 	bl	8010714 <inv_icm20948_sleep_mems>
 8006b82:	4602      	mov	r2, r0
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	60fb      	str	r3, [r7, #12]

return result;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3718      	adds	r7, #24
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <PollImuDevice>:

void PollImuDevice(void)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	af00      	add	r7, sp, #0
  inv_device_poll(device); // Poll device for data
 8006b98:	4b03      	ldr	r3, [pc, #12]	@ (8006ba8 <PollImuDevice+0x14>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7fd fe23 	bl	80047e8 <inv_device_poll>
}
 8006ba2:	bf00      	nop
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	20000490 	.word	0x20000490

08006bac <ProjectInit>:
  osThreadId initThreadHandler;
#endif


void ProjectInit(void)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start(&htim2); // start the 16MHz timer to evaluate RTCPPS SubTicks
 8006bb0:	480c      	ldr	r0, [pc, #48]	@ (8006be4 <ProjectInit+0x38>)
 8006bb2:	f016 fd69 	bl	801d688 <HAL_TIM_Base_Start>
  /* Initialization of the common configuration */
  timeStampIntMutex = xSemaphoreCreateMutex(); // to guard shared resource timeStampInt
 8006bb6:	2001      	movs	r0, #1
 8006bb8:	f019 f9b2 	bl	801ff20 <xQueueCreateMutex>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8006be8 <ProjectInit+0x3c>)
 8006bc0:	6013      	str	r3, [r2, #0]
  recEpochMutex     = xSemaphoreCreateMutex(); // to guard shared resource received_epoch (epoch from a host to a node)
#endif
#if !STM32WBAUSED
  i2cGNSSMutex      = xSemaphoreCreateMutex(); // to guard shared resource i2cInUseGNSS
#endif
  CompTicksMutex    = xSemaphoreCreateMutex(); // to guard shared resource CompensateTicks
 8006bc2:	2001      	movs	r0, #1
 8006bc4:	f019 f9ac 	bl	801ff20 <xQueueCreateMutex>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	4a08      	ldr	r2, [pc, #32]	@ (8006bec <ProjectInit+0x40>)
 8006bcc:	6013      	str	r3, [r2, #0]
//  imuDataMutex = xSemaphoreCreateMutex(); // to guard shared variables: yaw, pitch and roll
  schedulerStartTime = HAL_GetTick();
 8006bce:	f011 fe1b 	bl	8018808 <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	4b06      	ldr	r3, [pc, #24]	@ (8006bf0 <ProjectInit+0x44>)
 8006bd8:	601a      	str	r2, [r3, #0]
//  schedulerStartTime++;  // add one more to align exactly (otherwise RTOS tick is one tick behind HAL tick)
  InitThreadInit();
 8006bda:	f000 f80b 	bl	8006bf4 <InitThreadInit>
}
 8006bde:	bf00      	nop
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	20001a34 	.word	0x20001a34
 8006be8:	20001908 	.word	0x20001908
 8006bec:	2000190c 	.word	0x2000190c
 8006bf0:	200012d0 	.word	0x200012d0

08006bf4 <InitThreadInit>:

void InitThreadInit(void)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af02      	add	r7, sp, #8
#if STM32WBAUSED
  if (xTaskCreate ((TaskFunction_t)InitThreadStart, "InitThread", (configSTACK_DEPTH_TYPE)512, NULL, osPriorityRealtime, &initThreadHandler) != pdPASS)
 8006bfa:	4b13      	ldr	r3, [pc, #76]	@ (8006c48 <InitThreadInit+0x54>)
 8006bfc:	9301      	str	r3, [sp, #4]
 8006bfe:	2330      	movs	r3, #48	@ 0x30
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	2300      	movs	r3, #0
 8006c04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c08:	4910      	ldr	r1, [pc, #64]	@ (8006c4c <InitThreadInit+0x58>)
 8006c0a:	4811      	ldr	r0, [pc, #68]	@ (8006c50 <InitThreadInit+0x5c>)
 8006c0c:	f019 fdf0 	bl	80207f0 <xTaskCreate>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d014      	beq.n	8006c40 <InitThreadInit+0x4c>
  {
    waitToPrint();
 8006c16:	f004 fc17 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_init] Could not be started.\n",(unsigned int) xTaskGetTickCount());
 8006c1a:	f01a fa27 	bl	802106c <xTaskGetTickCount>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	4613      	mov	r3, r2
 8006c24:	4a0b      	ldr	r2, [pc, #44]	@ (8006c54 <InitThreadInit+0x60>)
 8006c26:	21c8      	movs	r1, #200	@ 0xc8
 8006c28:	480b      	ldr	r0, [pc, #44]	@ (8006c58 <InitThreadInit+0x64>)
 8006c2a:	f004 fb07 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8006c2e:	480a      	ldr	r0, [pc, #40]	@ (8006c58 <InitThreadInit+0x64>)
 8006c30:	f7f9 fab6 	bl	80001a0 <strlen>
 8006c34:	4603      	mov	r3, r0
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4807      	ldr	r0, [pc, #28]	@ (8006c58 <InitThreadInit+0x64>)
 8006c3c:	f004 fc16 	bl	800b46c <huart2print>
  }
#else
  osThreadDef(InitThread, InitThreadStart, osPriorityNormal, 0, 128);
  initThreadHandler = osThreadCreate(osThread(InitThread), NULL);
#endif
}
 8006c40:	bf00      	nop
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20000b08 	.word	0x20000b08
 8006c4c:	080274f8 	.word	0x080274f8
 8006c50:	08006c5d 	.word	0x08006c5d
 8006c54:	08027504 	.word	0x08027504
 8006c58:	200011d8 	.word	0x200011d8

08006c5c <InitThreadStart>:

void InitThreadStart(void * params)
{
 8006c5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c60:	b0c7      	sub	sp, #284	@ 0x11c
 8006c62:	af20      	add	r7, sp, #128	@ 0x80
 8006c64:	6678      	str	r0, [r7, #100]	@ 0x64
  uint32_t regVal = 0;
 8006c66:	2300      	movs	r3, #0
 8006c68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  regVal = READ_REG(PWR->SR); // Wake Up and Interrupt pins
 8006c6c:	4baa      	ldr	r3, [pc, #680]	@ (8006f18 <InitThreadStart+0x2bc>)
 8006c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c70:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
#if PRINTF_APP_INIT
  waitToPrint();
 8006c74:	f004 fbe8 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "[Init] PWR->SRSBF    = 0x%08X 0b" UINT32_T_TO_BINARY_PATTERN "\r\n",(unsigned int) regVal, UINT32_T_TO_BINARY(regVal));
 8006c78:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	da02      	bge.n	8006c86 <InitThreadStart+0x2a>
 8006c80:	2331      	movs	r3, #49	@ 0x31
 8006c82:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c84:	e001      	b.n	8006c8a <InitThreadStart+0x2e>
 8006c86:	2330      	movs	r3, #48	@ 0x30
 8006c88:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c8e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d002      	beq.n	8006c9c <InitThreadStart+0x40>
 8006c96:	2331      	movs	r3, #49	@ 0x31
 8006c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c9a:	e001      	b.n	8006ca0 <InitThreadStart+0x44>
 8006c9c:	2330      	movs	r3, #48	@ 0x30
 8006c9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ca0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ca4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d002      	beq.n	8006cb2 <InitThreadStart+0x56>
 8006cac:	2331      	movs	r3, #49	@ 0x31
 8006cae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006cb0:	e001      	b.n	8006cb6 <InitThreadStart+0x5a>
 8006cb2:	2330      	movs	r3, #48	@ 0x30
 8006cb4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006cb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d002      	beq.n	8006cc8 <InitThreadStart+0x6c>
 8006cc2:	2331      	movs	r3, #49	@ 0x31
 8006cc4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cc6:	e001      	b.n	8006ccc <InitThreadStart+0x70>
 8006cc8:	2330      	movs	r3, #48	@ 0x30
 8006cca:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ccc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d002      	beq.n	8006cde <InitThreadStart+0x82>
 8006cd8:	2331      	movs	r3, #49	@ 0x31
 8006cda:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cdc:	e001      	b.n	8006ce2 <InitThreadStart+0x86>
 8006cde:	2330      	movs	r3, #48	@ 0x30
 8006ce0:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ce2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ce6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d002      	beq.n	8006cf4 <InitThreadStart+0x98>
 8006cee:	2331      	movs	r3, #49	@ 0x31
 8006cf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cf2:	e001      	b.n	8006cf8 <InitThreadStart+0x9c>
 8006cf4:	2330      	movs	r3, #48	@ 0x30
 8006cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cf8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d002      	beq.n	8006d0a <InitThreadStart+0xae>
 8006d04:	2331      	movs	r3, #49	@ 0x31
 8006d06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d08:	e001      	b.n	8006d0e <InitThreadStart+0xb2>
 8006d0a:	2330      	movs	r3, #48	@ 0x30
 8006d0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d002      	beq.n	8006d20 <InitThreadStart+0xc4>
 8006d1a:	2331      	movs	r3, #49	@ 0x31
 8006d1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d1e:	e001      	b.n	8006d24 <InitThreadStart+0xc8>
 8006d20:	2330      	movs	r3, #48	@ 0x30
 8006d22:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d002      	beq.n	8006d36 <InitThreadStart+0xda>
 8006d30:	2331      	movs	r3, #49	@ 0x31
 8006d32:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d34:	e001      	b.n	8006d3a <InitThreadStart+0xde>
 8006d36:	2330      	movs	r3, #48	@ 0x30
 8006d38:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d002      	beq.n	8006d4c <InitThreadStart+0xf0>
 8006d46:	2331      	movs	r3, #49	@ 0x31
 8006d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d4a:	e001      	b.n	8006d50 <InitThreadStart+0xf4>
 8006d4c:	2330      	movs	r3, #48	@ 0x30
 8006d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d002      	beq.n	8006d62 <InitThreadStart+0x106>
 8006d5c:	2331      	movs	r3, #49	@ 0x31
 8006d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d60:	e001      	b.n	8006d66 <InitThreadStart+0x10a>
 8006d62:	2330      	movs	r3, #48	@ 0x30
 8006d64:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d002      	beq.n	8006d78 <InitThreadStart+0x11c>
 8006d72:	2331      	movs	r3, #49	@ 0x31
 8006d74:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d76:	e001      	b.n	8006d7c <InitThreadStart+0x120>
 8006d78:	2330      	movs	r3, #48	@ 0x30
 8006d7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d002      	beq.n	8006d8e <InitThreadStart+0x132>
 8006d88:	2331      	movs	r3, #49	@ 0x31
 8006d8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d8c:	e001      	b.n	8006d92 <InitThreadStart+0x136>
 8006d8e:	2330      	movs	r3, #48	@ 0x30
 8006d90:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d002      	beq.n	8006da4 <InitThreadStart+0x148>
 8006d9e:	2331      	movs	r3, #49	@ 0x31
 8006da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006da2:	e001      	b.n	8006da8 <InitThreadStart+0x14c>
 8006da4:	2330      	movs	r3, #48	@ 0x30
 8006da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006da8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d002      	beq.n	8006dba <InitThreadStart+0x15e>
 8006db4:	2331      	movs	r3, #49	@ 0x31
 8006db6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006db8:	e001      	b.n	8006dbe <InitThreadStart+0x162>
 8006dba:	2330      	movs	r3, #48	@ 0x30
 8006dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006dbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d002      	beq.n	8006dd0 <InitThreadStart+0x174>
 8006dca:	2331      	movs	r3, #49	@ 0x31
 8006dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dce:	e001      	b.n	8006dd4 <InitThreadStart+0x178>
 8006dd0:	2330      	movs	r3, #48	@ 0x30
 8006dd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d002      	beq.n	8006de6 <InitThreadStart+0x18a>
 8006de0:	2331      	movs	r3, #49	@ 0x31
 8006de2:	623b      	str	r3, [r7, #32]
 8006de4:	e001      	b.n	8006dea <InitThreadStart+0x18e>
 8006de6:	2330      	movs	r3, #48	@ 0x30
 8006de8:	623b      	str	r3, [r7, #32]
 8006dea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d002      	beq.n	8006dfc <InitThreadStart+0x1a0>
 8006df6:	2331      	movs	r3, #49	@ 0x31
 8006df8:	61fb      	str	r3, [r7, #28]
 8006dfa:	e001      	b.n	8006e00 <InitThreadStart+0x1a4>
 8006dfc:	2330      	movs	r3, #48	@ 0x30
 8006dfe:	61fb      	str	r3, [r7, #28]
 8006e00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d002      	beq.n	8006e12 <InitThreadStart+0x1b6>
 8006e0c:	2331      	movs	r3, #49	@ 0x31
 8006e0e:	61bb      	str	r3, [r7, #24]
 8006e10:	e001      	b.n	8006e16 <InitThreadStart+0x1ba>
 8006e12:	2330      	movs	r3, #48	@ 0x30
 8006e14:	61bb      	str	r3, [r7, #24]
 8006e16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d002      	beq.n	8006e28 <InitThreadStart+0x1cc>
 8006e22:	2331      	movs	r3, #49	@ 0x31
 8006e24:	617b      	str	r3, [r7, #20]
 8006e26:	e001      	b.n	8006e2c <InitThreadStart+0x1d0>
 8006e28:	2330      	movs	r3, #48	@ 0x30
 8006e2a:	617b      	str	r3, [r7, #20]
 8006e2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d002      	beq.n	8006e3e <InitThreadStart+0x1e2>
 8006e38:	2331      	movs	r3, #49	@ 0x31
 8006e3a:	613b      	str	r3, [r7, #16]
 8006e3c:	e001      	b.n	8006e42 <InitThreadStart+0x1e6>
 8006e3e:	2330      	movs	r3, #48	@ 0x30
 8006e40:	613b      	str	r3, [r7, #16]
 8006e42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d002      	beq.n	8006e54 <InitThreadStart+0x1f8>
 8006e4e:	2331      	movs	r3, #49	@ 0x31
 8006e50:	60fb      	str	r3, [r7, #12]
 8006e52:	e001      	b.n	8006e58 <InitThreadStart+0x1fc>
 8006e54:	2330      	movs	r3, #48	@ 0x30
 8006e56:	60fb      	str	r3, [r7, #12]
 8006e58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <InitThreadStart+0x20e>
 8006e64:	2331      	movs	r3, #49	@ 0x31
 8006e66:	60bb      	str	r3, [r7, #8]
 8006e68:	e001      	b.n	8006e6e <InitThreadStart+0x212>
 8006e6a:	2330      	movs	r3, #48	@ 0x30
 8006e6c:	60bb      	str	r3, [r7, #8]
 8006e6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d002      	beq.n	8006e80 <InitThreadStart+0x224>
 8006e7a:	2331      	movs	r3, #49	@ 0x31
 8006e7c:	607b      	str	r3, [r7, #4]
 8006e7e:	e001      	b.n	8006e84 <InitThreadStart+0x228>
 8006e80:	2330      	movs	r3, #48	@ 0x30
 8006e82:	607b      	str	r3, [r7, #4]
 8006e84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d002      	beq.n	8006e96 <InitThreadStart+0x23a>
 8006e90:	2331      	movs	r3, #49	@ 0x31
 8006e92:	603b      	str	r3, [r7, #0]
 8006e94:	e001      	b.n	8006e9a <InitThreadStart+0x23e>
 8006e96:	2330      	movs	r3, #48	@ 0x30
 8006e98:	603b      	str	r3, [r7, #0]
 8006e9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d001      	beq.n	8006eaa <InitThreadStart+0x24e>
 8006ea6:	2631      	movs	r6, #49	@ 0x31
 8006ea8:	e000      	b.n	8006eac <InitThreadStart+0x250>
 8006eaa:	2630      	movs	r6, #48	@ 0x30
 8006eac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006eb0:	f003 0320 	and.w	r3, r3, #32
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d001      	beq.n	8006ebc <InitThreadStart+0x260>
 8006eb8:	2531      	movs	r5, #49	@ 0x31
 8006eba:	e000      	b.n	8006ebe <InitThreadStart+0x262>
 8006ebc:	2530      	movs	r5, #48	@ 0x30
 8006ebe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ec2:	f003 0310 	and.w	r3, r3, #16
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d001      	beq.n	8006ece <InitThreadStart+0x272>
 8006eca:	2431      	movs	r4, #49	@ 0x31
 8006ecc:	e000      	b.n	8006ed0 <InitThreadStart+0x274>
 8006ece:	2430      	movs	r4, #48	@ 0x30
 8006ed0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ed4:	f003 0308 	and.w	r3, r3, #8
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d001      	beq.n	8006ee0 <InitThreadStart+0x284>
 8006edc:	2031      	movs	r0, #49	@ 0x31
 8006ede:	e000      	b.n	8006ee2 <InitThreadStart+0x286>
 8006ee0:	2030      	movs	r0, #48	@ 0x30
 8006ee2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ee6:	f003 0304 	and.w	r3, r3, #4
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d001      	beq.n	8006ef2 <InitThreadStart+0x296>
 8006eee:	2131      	movs	r1, #49	@ 0x31
 8006ef0:	e000      	b.n	8006ef4 <InitThreadStart+0x298>
 8006ef2:	2130      	movs	r1, #48	@ 0x30
 8006ef4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ef8:	f003 0302 	and.w	r3, r3, #2
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d001      	beq.n	8006f04 <InitThreadStart+0x2a8>
 8006f00:	2231      	movs	r2, #49	@ 0x31
 8006f02:	e000      	b.n	8006f06 <InitThreadStart+0x2aa>
 8006f04:	2230      	movs	r2, #48	@ 0x30
 8006f06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f0a:	f003 0301 	and.w	r3, r3, #1
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d004      	beq.n	8006f1c <InitThreadStart+0x2c0>
 8006f12:	2331      	movs	r3, #49	@ 0x31
 8006f14:	e003      	b.n	8006f1e <InitThreadStart+0x2c2>
 8006f16:	bf00      	nop
 8006f18:	46020800 	.word	0x46020800
 8006f1c:	2330      	movs	r3, #48	@ 0x30
 8006f1e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8006f20:	921e      	str	r2, [sp, #120]	@ 0x78
 8006f22:	911d      	str	r1, [sp, #116]	@ 0x74
 8006f24:	901c      	str	r0, [sp, #112]	@ 0x70
 8006f26:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006f28:	951a      	str	r5, [sp, #104]	@ 0x68
 8006f2a:	9619      	str	r6, [sp, #100]	@ 0x64
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	9318      	str	r3, [sp, #96]	@ 0x60
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	9316      	str	r3, [sp, #88]	@ 0x58
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	9315      	str	r3, [sp, #84]	@ 0x54
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	9314      	str	r3, [sp, #80]	@ 0x50
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	9311      	str	r3, [sp, #68]	@ 0x44
 8006f4c:	6a3b      	ldr	r3, [r7, #32]
 8006f4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f56:	930e      	str	r3, [sp, #56]	@ 0x38
 8006f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5a:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f66:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f6e:	9308      	str	r3, [sp, #32]
 8006f70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f72:	9307      	str	r3, [sp, #28]
 8006f74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f76:	9306      	str	r3, [sp, #24]
 8006f78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f7a:	9305      	str	r3, [sp, #20]
 8006f7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f7e:	9304      	str	r3, [sp, #16]
 8006f80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f82:	9303      	str	r3, [sp, #12]
 8006f84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f86:	9302      	str	r3, [sp, #8]
 8006f88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f8a:	9301      	str	r3, [sp, #4]
 8006f8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f94:	4aac      	ldr	r2, [pc, #688]	@ (8007248 <InitThreadStart+0x5ec>)
 8006f96:	21c8      	movs	r1, #200	@ 0xc8
 8006f98:	48ac      	ldr	r0, [pc, #688]	@ (800724c <InitThreadStart+0x5f0>)
 8006f9a:	f004 f94f 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8006f9e:	48ab      	ldr	r0, [pc, #684]	@ (800724c <InitThreadStart+0x5f0>)
 8006fa0:	f7f9 f8fe 	bl	80001a0 <strlen>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	4619      	mov	r1, r3
 8006faa:	48a8      	ldr	r0, [pc, #672]	@ (800724c <InitThreadStart+0x5f0>)
 8006fac:	f004 fa5e 	bl	800b46c <huart2print>
#endif
  // check Bit 2: SBF: Standby flag. This bit is set by hardware when the device enters the Standby mode and the CPU restarts from its reset vector.
  if ((regVal & PWR_SR_SBF_Msk) == PWR_SR_SBF_Msk)
 8006fb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fb4:	f003 0304 	and.w	r3, r3, #4
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d010      	beq.n	8006fde <InitThreadStart+0x382>
  {
#if PRINTF_APP_INIT
    waitToPrint();
 8006fbc:	f004 fa44 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "[Init] PWR->SRSBF: the device is starting from standby mode.\r\n");
 8006fc0:	4aa3      	ldr	r2, [pc, #652]	@ (8007250 <InitThreadStart+0x5f4>)
 8006fc2:	21c8      	movs	r1, #200	@ 0xc8
 8006fc4:	48a1      	ldr	r0, [pc, #644]	@ (800724c <InitThreadStart+0x5f0>)
 8006fc6:	f004 f939 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8006fca:	48a0      	ldr	r0, [pc, #640]	@ (800724c <InitThreadStart+0x5f0>)
 8006fcc:	f7f9 f8e8 	bl	80001a0 <strlen>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	489d      	ldr	r0, [pc, #628]	@ (800724c <InitThreadStart+0x5f0>)
 8006fd8:	f004 fa48 	bl	800b46c <huart2print>
 8006fdc:	e00f      	b.n	8006ffe <InitThreadStart+0x3a2>
    //todo if STANDBY mode will be implemented, a different start up scenario needs to be implemented
  }
  else
  {
#if PRINTF_APP_INIT
    waitToPrint();
 8006fde:	f004 fa33 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "[Init] PWR->SRSBF: the device is starting from a hardware reset.\r\n");
 8006fe2:	4a9c      	ldr	r2, [pc, #624]	@ (8007254 <InitThreadStart+0x5f8>)
 8006fe4:	21c8      	movs	r1, #200	@ 0xc8
 8006fe6:	4899      	ldr	r0, [pc, #612]	@ (800724c <InitThreadStart+0x5f0>)
 8006fe8:	f004 f928 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8006fec:	4897      	ldr	r0, [pc, #604]	@ (800724c <InitThreadStart+0x5f0>)
 8006fee:	f7f9 f8d7 	bl	80001a0 <strlen>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	4894      	ldr	r0, [pc, #592]	@ (800724c <InitThreadStart+0x5f0>)
 8006ffa:	f004 fa37 	bl	800b46c <huart2print>
  uint32_t   sertemp;
  uint8_t    IDreceived;
//  TickType_t xLastWakeTime = xTaskGetTickCount();
//  uint32_t ulInterruptStatus;
  char       printchar;
  uint32_t   notificationValue = 0;
 8006ffe:	2300      	movs	r3, #0
 8007000:	66bb      	str	r3, [r7, #104]	@ 0x68
//  uint32_t   superCapCounter = 0;
//  uint32_t   testValue = 0xF0F0F0F0;

  float      tickTime                     = 0;
 8007002:	f04f 0300 	mov.w	r3, #0
 8007006:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  float      tickTimeReference            = 0.001;
 800700a:	4b93      	ldr	r3, [pc, #588]	@ (8007258 <InitThreadStart+0x5fc>)
 800700c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  tickTime = 1/(float)configTICK_RATE_HZ;
 8007010:	4b91      	ldr	r3, [pc, #580]	@ (8007258 <InitThreadStart+0x5fc>)
 8007012:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  tickSpeedToReference = tickTimeReference / tickTime;
 8007016:	edd7 6a21 	vldr	s13, [r7, #132]	@ 0x84
 800701a:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800701e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007022:	4b8e      	ldr	r3, [pc, #568]	@ (800725c <InitThreadStart+0x600>)
 8007024:	edc3 7a00 	vstr	s15, [r3]

#if PRINTF_APP_INIT
  waitToPrint();
 8007028:	f004 fa0e 	bl	800b448 <waitToPrint>
  if (tickSpeedToReference == 1)
 800702c:	4b8b      	ldr	r3, [pc, #556]	@ (800725c <InitThreadStart+0x600>)
 800702e:	edd3 7a00 	vldr	s15, [r3]
 8007032:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007036:	eef4 7a47 	vcmp.f32	s15, s14
 800703a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800703e:	d10d      	bne.n	800705c <InitThreadStart+0x400>
  {
    npf_snprintf(uart_buf, 200, "%u [Init] TickRate = %uHz, 1 Tick = 1ms (= reference value).\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int) configTICK_RATE_HZ);
 8007040:	f01a f814 	bl	802106c <xTaskGetTickCount>
 8007044:	4602      	mov	r2, r0
 8007046:	460b      	mov	r3, r1
 8007048:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800704c:	9300      	str	r3, [sp, #0]
 800704e:	4613      	mov	r3, r2
 8007050:	4a83      	ldr	r2, [pc, #524]	@ (8007260 <InitThreadStart+0x604>)
 8007052:	21c8      	movs	r1, #200	@ 0xc8
 8007054:	487d      	ldr	r0, [pc, #500]	@ (800724c <InitThreadStart+0x5f0>)
 8007056:	f004 f8f1 	bl	800b23c <npf_snprintf>
 800705a:	e01e      	b.n	800709a <InitThreadStart+0x43e>

  }
  else
  {
    npf_snprintf(uart_buf, 200, "%u [Init] TickRate = %uHz, 1 Tick = %fs, %f times faster than the reference of 1ms.\r\n",
      (unsigned int) xTaskGetTickCount(), (unsigned int) configTICK_RATE_HZ, tickTime, tickSpeedToReference);
 800705c:	f01a f806 	bl	802106c <xTaskGetTickCount>
 8007060:	4602      	mov	r2, r0
 8007062:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Init] TickRate = %uHz, 1 Tick = %fs, %f times faster than the reference of 1ms.\r\n",
 8007064:	4616      	mov	r6, r2
 8007066:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800706a:	f7f9 fa05 	bl	8000478 <__aeabi_f2d>
 800706e:	4604      	mov	r4, r0
 8007070:	460d      	mov	r5, r1
 8007072:	4b7a      	ldr	r3, [pc, #488]	@ (800725c <InitThreadStart+0x600>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4618      	mov	r0, r3
 8007078:	f7f9 f9fe 	bl	8000478 <__aeabi_f2d>
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007084:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007088:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	4633      	mov	r3, r6
 8007090:	4a74      	ldr	r2, [pc, #464]	@ (8007264 <InitThreadStart+0x608>)
 8007092:	21c8      	movs	r1, #200	@ 0xc8
 8007094:	486d      	ldr	r0, [pc, #436]	@ (800724c <InitThreadStart+0x5f0>)
 8007096:	f004 f8d1 	bl	800b23c <npf_snprintf>
  }
  huart2print(uart_buf, strlen(uart_buf));
 800709a:	486c      	ldr	r0, [pc, #432]	@ (800724c <InitThreadStart+0x5f0>)
 800709c:	f7f9 f880 	bl	80001a0 <strlen>
 80070a0:	4603      	mov	r3, r0
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	4619      	mov	r1, r3
 80070a6:	4869      	ldr	r0, [pc, #420]	@ (800724c <InitThreadStart+0x5f0>)
 80070a8:	f004 f9e0 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 200, "[Init] TIM2->OR     = 0x%08X 0b" UINT32_T_TO_BINARY_PATTERN "\r\n",(unsigned int) regVal, UINT32_T_TO_BINARY(regVal));
  huart2print(uart_buf, strlen(uart_buf));

#endif

  xTaskCatchUpTicks((TickType_t) schedulerStartTime); // align RTOS tick with HAL tick
 80070ac:	4b6e      	ldr	r3, [pc, #440]	@ (8007268 <InitThreadStart+0x60c>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2200      	movs	r2, #0
 80070b2:	4698      	mov	r8, r3
 80070b4:	4691      	mov	r9, r2
 80070b6:	4640      	mov	r0, r8
 80070b8:	4649      	mov	r1, r9
 80070ba:	f01a f87b 	bl	80211b4 <xTaskCatchUpTicks>

#if PRINTF_APP_INIT
  waitToPrint();
 80070be:	f004 f9c3 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u %u [init] Started.\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int)xTaskGetTickCount());
 80070c2:	f019 ffd3 	bl	802106c <xTaskGetTickCount>
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	4614      	mov	r4, r2
 80070cc:	f019 ffce 	bl	802106c <xTaskGetTickCount>
 80070d0:	4602      	mov	r2, r0
 80070d2:	460b      	mov	r3, r1
 80070d4:	4613      	mov	r3, r2
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	4623      	mov	r3, r4
 80070da:	4a64      	ldr	r2, [pc, #400]	@ (800726c <InitThreadStart+0x610>)
 80070dc:	21c8      	movs	r1, #200	@ 0xc8
 80070de:	485b      	ldr	r0, [pc, #364]	@ (800724c <InitThreadStart+0x5f0>)
 80070e0:	f004 f8ac 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 80070e4:	4859      	ldr	r0, [pc, #356]	@ (800724c <InitThreadStart+0x5f0>)
 80070e6:	f7f9 f85b 	bl	80001a0 <strlen>
 80070ea:	4603      	mov	r3, r0
 80070ec:	b2db      	uxtb	r3, r3
 80070ee:	4619      	mov	r1, r3
 80070f0:	4856      	ldr	r0, [pc, #344]	@ (800724c <InitThreadStart+0x5f0>)
 80070f2:	f004 f9bb 	bl	800b46c <huart2print>
#endif

  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port,   CS_SX1280_Pin,   GPIO_PIN_SET);   // Radio SX1280 chip select off
 80070f6:	2201      	movs	r2, #1
 80070f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80070fc:	485c      	ldr	r0, [pc, #368]	@ (8007270 <InitThreadStart+0x614>)
 80070fe:	f013 f857 	bl	801a1b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_ICM20948_GPIO_Port, CS_ICM20948_Pin, GPIO_PIN_SET);   // IMU ICM-20948 chip select off
 8007102:	2201      	movs	r2, #1
 8007104:	2104      	movs	r1, #4
 8007106:	485a      	ldr	r0, [pc, #360]	@ (8007270 <InitThreadStart+0x614>)
 8007108:	f013 f852 	bl	801a1b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_BME280_GPIO_Port,   CS_BME280_Pin,   GPIO_PIN_SET);   // environmental sensor BME280 chip select off
 800710c:	2201      	movs	r2, #1
 800710e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007112:	4858      	ldr	r0, [pc, #352]	@ (8007274 <InitThreadStart+0x618>)
 8007114:	f013 f84c 	bl	801a1b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_RTC_GPIO_Port,      CS_RTC_Pin,      GPIO_PIN_SET);   // RTC PCF2131 chip select off
 8007118:	2201      	movs	r2, #1
 800711a:	2102      	movs	r1, #2
 800711c:	4854      	ldr	r0, [pc, #336]	@ (8007270 <InitThreadStart+0x614>)
 800711e:	f013 f847 	bl	801a1b0 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(GNSS_WakeUp_GPIO_Port, GNSS_WakeUp_Pin, GPIO_PIN_RESET); // GNSS WakeUp, in case a GNSS module is connected
  HAL_GPIO_WritePin(GNSS_Reset_GPIO_Port,  GNSS_Reset_Pin,  GPIO_PIN_SET);   // GNSS Reset, in case a GNSS module is connected
 8007122:	2201      	movs	r2, #1
 8007124:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007128:	4853      	ldr	r0, [pc, #332]	@ (8007278 <InitThreadStart+0x61c>)
 800712a:	f013 f841 	bl	801a1b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USER_LED_GPIO_Port,    USER_LED_Pin,    GPIO_PIN_SET); // LED off
 800712e:	2201      	movs	r2, #1
 8007130:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007134:	4850      	ldr	r0, [pc, #320]	@ (8007278 <InitThreadStart+0x61c>)
 8007136:	f013 f83b 	bl	801a1b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ANT_SELECT_GPIO_Port,  ANT_SELECT_Pin,  GPIO_PIN_RESET); // RESET = Lora, SET = Bleutooth
 800713a:	2200      	movs	r2, #0
 800713c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007140:	484d      	ldr	r0, [pc, #308]	@ (8007278 <InitThreadStart+0x61c>)
 8007142:	f013 f835 	bl	801a1b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(VSW1V8_On_GPIO_Port,   VSW1V8_On_Pin,   GPIO_PIN_SET);   // switch 1V8 for IMU, BME280 and VEML6035 on
 8007146:	2201      	movs	r2, #1
 8007148:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800714c:	484a      	ldr	r0, [pc, #296]	@ (8007278 <InitThreadStart+0x61c>)
 800714e:	f013 f82f 	bl	801a1b0 <HAL_GPIO_WritePin>

#if PRINTF_APP_INIT
  waitToPrint();
 8007152:	f004 f979 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [Init] SPI select pins switched off, LED off, VSW on, Lora antenna selected.\r\n",(unsigned int) xTaskGetTickCount());
 8007156:	f019 ff89 	bl	802106c <xTaskGetTickCount>
 800715a:	4602      	mov	r2, r0
 800715c:	460b      	mov	r3, r1
 800715e:	4613      	mov	r3, r2
 8007160:	4a46      	ldr	r2, [pc, #280]	@ (800727c <InitThreadStart+0x620>)
 8007162:	21c8      	movs	r1, #200	@ 0xc8
 8007164:	4839      	ldr	r0, [pc, #228]	@ (800724c <InitThreadStart+0x5f0>)
 8007166:	f004 f869 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800716a:	4838      	ldr	r0, [pc, #224]	@ (800724c <InitThreadStart+0x5f0>)
 800716c:	f7f9 f818 	bl	80001a0 <strlen>
 8007170:	4603      	mov	r3, r0
 8007172:	b2db      	uxtb	r3, r3
 8007174:	4619      	mov	r1, r3
 8007176:	4835      	ldr	r0, [pc, #212]	@ (800724c <InitThreadStart+0x5f0>)
 8007178:	f004 f978 	bl	800b46c <huart2print>
#endif
#if !IMUTEST
  LedThreadInit();
 800717c:	f000 fb6e 	bl	800785c <LedThreadInit>
#endif

  uint32_t whileIterations = 0; // to prevent lock into while loop
 8007180:	2300      	movs	r3, #0
 8007182:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
#if !IMUTEST
#if SUPERCAPUSED
  AdcThreadInit();
 8007186:	f7f9 feb5 	bl	8000ef4 <AdcThreadInit>
  vTaskDelay(1000U); // give the ADC some time to start up and determine the BATTIN voltage level.
 800718a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800718e:	f04f 0100 	mov.w	r1, #0
 8007192:	f019 fd1b 	bl	8020bcc <vTaskDelay>
  ScapThreadInit();
 8007196:	f001 fe7d 	bl	8008e94 <ScapThreadInit>
  vTaskDelay(1000U); // give the ScapThread some time to start up
 800719a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800719e:	f04f 0100 	mov.w	r1, #0
 80071a2:	f019 fd13 	bl	8020bcc <vTaskDelay>
  ScapThreadNotify(NOTIFICATION_LOAD_SCAP);     // first make sure that the supercap is loaded
 80071a6:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80071aa:	f002 f895 	bl	80092d8 <ScapThreadNotify>
  xTaskNotifyStateClear(initThreadHandler);
 80071ae:	4b34      	ldr	r3, [pc, #208]	@ (8007280 <InitThreadStart+0x624>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2100      	movs	r1, #0
 80071b4:	4618      	mov	r0, r3
 80071b6:	f01b f80f 	bl	80221d8 <xTaskGenericNotifyStateClear>
  notificationValue = 0;
 80071ba:	2300      	movs	r3, #0
 80071bc:	66bb      	str	r3, [r7, #104]	@ 0x68
  while ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) != NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 80071be:	e0a3      	b.n	8007308 <InitThreadStart+0x6ac>
  { // waiting for a notification value from the app_supercap that the super capacitor is loaded
    xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(30000));
 80071c0:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 80071c4:	f247 5230 	movw	r2, #30000	@ 0x7530
 80071c8:	f04f 0300 	mov.w	r3, #0
 80071cc:	e9cd 2300 	strd	r2, r3, [sp]
 80071d0:	460b      	mov	r3, r1
 80071d2:	f04f 32ff 	mov.w	r2, #4294967295
 80071d6:	2100      	movs	r1, #0
 80071d8:	2000      	movs	r0, #0
 80071da:	f01a fd47 	bl	8021c6c <xTaskGenericNotifyWait>
    if ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) == NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 80071de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80071e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d015      	beq.n	8007214 <InitThreadStart+0x5b8>
    {
#if PRINTF_APP_INIT
      waitToPrint();
 80071e8:	f004 f92e 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [Init] Super capacitor loaded. Ready to start.\r\n",(unsigned int) xTaskGetTickCount());
 80071ec:	f019 ff3e 	bl	802106c <xTaskGetTickCount>
 80071f0:	4602      	mov	r2, r0
 80071f2:	460b      	mov	r3, r1
 80071f4:	4613      	mov	r3, r2
 80071f6:	4a23      	ldr	r2, [pc, #140]	@ (8007284 <InitThreadStart+0x628>)
 80071f8:	21c8      	movs	r1, #200	@ 0xc8
 80071fa:	4814      	ldr	r0, [pc, #80]	@ (800724c <InitThreadStart+0x5f0>)
 80071fc:	f004 f81e 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8007200:	4812      	ldr	r0, [pc, #72]	@ (800724c <InitThreadStart+0x5f0>)
 8007202:	f7f8 ffcd 	bl	80001a0 <strlen>
 8007206:	4603      	mov	r3, r0
 8007208:	b2db      	uxtb	r3, r3
 800720a:	4619      	mov	r1, r3
 800720c:	480f      	ldr	r0, [pc, #60]	@ (800724c <InitThreadStart+0x5f0>)
 800720e:	f004 f92d 	bl	800b46c <huart2print>
 8007212:	e05a      	b.n	80072ca <InitThreadStart+0x66e>
#endif
    }
    else
    {
      if (!notificationValue)
 8007214:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007216:	2b00      	cmp	r3, #0
 8007218:	d138      	bne.n	800728c <InitThreadStart+0x630>
      {
#if PRINTF_APP_INIT
        waitToPrint();
 800721a:	f004 f915 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [Init] No notification from supercap in the last 30s.\r\n",(unsigned int) xTaskGetTickCount());
 800721e:	f019 ff25 	bl	802106c <xTaskGetTickCount>
 8007222:	4602      	mov	r2, r0
 8007224:	460b      	mov	r3, r1
 8007226:	4613      	mov	r3, r2
 8007228:	4a17      	ldr	r2, [pc, #92]	@ (8007288 <InitThreadStart+0x62c>)
 800722a:	21c8      	movs	r1, #200	@ 0xc8
 800722c:	4807      	ldr	r0, [pc, #28]	@ (800724c <InitThreadStart+0x5f0>)
 800722e:	f004 f805 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8007232:	4806      	ldr	r0, [pc, #24]	@ (800724c <InitThreadStart+0x5f0>)
 8007234:	f7f8 ffb4 	bl	80001a0 <strlen>
 8007238:	4603      	mov	r3, r0
 800723a:	b2db      	uxtb	r3, r3
 800723c:	4619      	mov	r1, r3
 800723e:	4803      	ldr	r0, [pc, #12]	@ (800724c <InitThreadStart+0x5f0>)
 8007240:	f004 f914 	bl	800b46c <huart2print>
 8007244:	e039      	b.n	80072ba <InitThreadStart+0x65e>
 8007246:	bf00      	nop
 8007248:	0802752c 	.word	0x0802752c
 800724c:	200011d8 	.word	0x200011d8
 8007250:	08027590 	.word	0x08027590
 8007254:	080275d0 	.word	0x080275d0
 8007258:	3a83126f 	.word	0x3a83126f
 800725c:	2000135c 	.word	0x2000135c
 8007260:	08027614 	.word	0x08027614
 8007264:	08027654 	.word	0x08027654
 8007268:	200012d0 	.word	0x200012d0
 800726c:	080276ac 	.word	0x080276ac
 8007270:	42020000 	.word	0x42020000
 8007274:	42020800 	.word	0x42020800
 8007278:	42020400 	.word	0x42020400
 800727c:	080276c4 	.word	0x080276c4
 8007280:	20000b08 	.word	0x20000b08
 8007284:	08027718 	.word	0x08027718
 8007288:	0802774c 	.word	0x0802774c
#endif
      }
      else
      {
#if PRINTF_APP_INIT
        waitToPrint();
 800728c:	f004 f8dc 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [Init] Wrong notification value received to load supercap: 0x%08X.\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue);
 8007290:	f019 feec 	bl	802106c <xTaskGetTickCount>
 8007294:	4602      	mov	r2, r0
 8007296:	460b      	mov	r3, r1
 8007298:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	4613      	mov	r3, r2
 800729e:	4ab7      	ldr	r2, [pc, #732]	@ (800757c <InitThreadStart+0x920>)
 80072a0:	21c8      	movs	r1, #200	@ 0xc8
 80072a2:	48b7      	ldr	r0, [pc, #732]	@ (8007580 <InitThreadStart+0x924>)
 80072a4:	f003 ffca 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80072a8:	48b5      	ldr	r0, [pc, #724]	@ (8007580 <InitThreadStart+0x924>)
 80072aa:	f7f8 ff79 	bl	80001a0 <strlen>
 80072ae:	4603      	mov	r3, r0
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	4619      	mov	r1, r3
 80072b4:	48b2      	ldr	r0, [pc, #712]	@ (8007580 <InitThreadStart+0x924>)
 80072b6:	f004 f8d9 	bl	800b46c <huart2print>
#endif
      }
      xTaskNotifyStateClear(initThreadHandler);
 80072ba:	4bb2      	ldr	r3, [pc, #712]	@ (8007584 <InitThreadStart+0x928>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2100      	movs	r1, #0
 80072c0:	4618      	mov	r0, r3
 80072c2:	f01a ff89 	bl	80221d8 <xTaskGenericNotifyStateClear>
      notificationValue = 0;
 80072c6:	2300      	movs	r3, #0
 80072c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    if (whileIterations++ > 15)
 80072ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80072d4:	2b0f      	cmp	r3, #15
 80072d6:	d917      	bls.n	8007308 <InitThreadStart+0x6ac>
    {
      waitToPrint();
 80072d8:	f004 f8b6 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [Init] Error: Jump out of while loop waiting for a notification from supercap.\r\n",(unsigned int) xTaskGetTickCount());
 80072dc:	f019 fec6 	bl	802106c <xTaskGetTickCount>
 80072e0:	4602      	mov	r2, r0
 80072e2:	460b      	mov	r3, r1
 80072e4:	4613      	mov	r3, r2
 80072e6:	4aa8      	ldr	r2, [pc, #672]	@ (8007588 <InitThreadStart+0x92c>)
 80072e8:	21c8      	movs	r1, #200	@ 0xc8
 80072ea:	48a5      	ldr	r0, [pc, #660]	@ (8007580 <InitThreadStart+0x924>)
 80072ec:	f003 ffa6 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80072f0:	48a3      	ldr	r0, [pc, #652]	@ (8007580 <InitThreadStart+0x924>)
 80072f2:	f7f8 ff55 	bl	80001a0 <strlen>
 80072f6:	4603      	mov	r3, r0
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	4619      	mov	r1, r3
 80072fc:	48a0      	ldr	r0, [pc, #640]	@ (8007580 <InitThreadStart+0x924>)
 80072fe:	f004 f8b5 	bl	800b46c <huart2print>
      notificationValue = NOTIFICATION_FROM_SCAP_SUPERCAP_READY;
 8007302:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007306:	66bb      	str	r3, [r7, #104]	@ 0x68
  while ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) != NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 8007308:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800730a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800730e:	2b00      	cmp	r3, #0
 8007310:	f43f af56 	beq.w	80071c0 <InitThreadStart+0x564>
  // moduleTable[0].ID      [7]       [6]       [5]       [4]       [3]       [2]       [1]       [0]
  //                0x   0    0    3    C    1    C    0    7    0    A    A    3    F    3    8    1
  //                0x003C1C070AA3F381
  //                    81F3A30A073C1C
#if STM32WBAUSED
  sertemp = *((uint32_t *)0x0BF90700); // for STM32WBA used
 8007314:	4b9d      	ldr	r3, [pc, #628]	@ (800758c <InitThreadStart+0x930>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] Unique ID [95:64] @0x1FF80064: 0x%08X.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int)sertemp);
  huart2print(uart_buf, strlen(uart_buf));
#endif
#endif
  moduleTable[0].ID[6] = (uint8_t)(sertemp & 0xFF);                    // take Y-coordinate on wafer (BCD format)
 800731c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007320:	b2da      	uxtb	r2, r3
 8007322:	4b9b      	ldr	r3, [pc, #620]	@ (8007590 <InitThreadStart+0x934>)
 8007324:	729a      	strb	r2, [r3, #10]
#if PRINTF_APP_INIT_ID
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] Y-coordinate converts to: 0x%02X.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int)moduleTable[0].ID[6]);
  huart2print(uart_buf, strlen(uart_buf));
#endif
  moduleTable[0].ID[5] = (uint8_t)((sertemp >> 16) & 0xFF);           // take X-coordinate on wafer (BCD format)
 8007326:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800732a:	0c1b      	lsrs	r3, r3, #16
 800732c:	b2da      	uxtb	r2, r3
 800732e:	4b98      	ldr	r3, [pc, #608]	@ (8007590 <InitThreadStart+0x934>)
 8007330:	725a      	strb	r2, [r3, #9]
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] X-coordinate converts to: 0x%02X.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int)moduleTable[0].ID[5]);
  huart2print(uart_buf, strlen(uart_buf));
#endif

#if STM32WBAUSED
  lSerNum = *((uint32_t *)0x0BF90704); // for STM32WBA used
 8007332:	4b98      	ldr	r3, [pc, #608]	@ (8007594 <InitThreadStart+0x938>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	67fb      	str	r3, [r7, #124]	@ 0x7c
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] Unique ID [63:32] @0x1FF80054: 0x%08X.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int)lSerNum);
  huart2print(uart_buf, strlen(uart_buf));
#endif
#endif
  sertemp = (uint32_t)(lSerNum & 0xFF) - 0x30;                      // take 1st Lot number (ASCII format, 0x30 = 0)
 8007338:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800733a:	b2db      	uxtb	r3, r3
 800733c:	3b30      	subs	r3, #48	@ 0x30
 800733e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
#if PRINTF_APP_INIT_ID
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] 1st Lot number: 0x%02X.\r\n", (unsigned int) xTaskGetTickCount(), (char)(lSerNum & 0xFF));
  huart2print(uart_buf, strlen(uart_buf));
#endif
  sertemp += (uint32_t)((((lSerNum >> 8) & 0xFF) - 0x30) * 10);      // take 2nd Lot number (ASCII format, 0x30 = 0)
 8007342:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007344:	0a1b      	lsrs	r3, r3, #8
 8007346:	b2da      	uxtb	r2, r3
 8007348:	4613      	mov	r3, r2
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	4413      	add	r3, r2
 800734e:	005b      	lsls	r3, r3, #1
 8007350:	461a      	mov	r2, r3
 8007352:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007356:	4413      	add	r3, r2
 8007358:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800735c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
#if PRINTF_APP_INIT_ID
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] 2nd Lot number: 0x%02X.\r\n", (unsigned int) xTaskGetTickCount(), (char)((lSerNum >> 8) & 0xFF));
  huart2print(uart_buf, strlen(uart_buf));
#endif
  sertemp += (uint32_t)((((lSerNum >> 16) & 0xFF) - 0x30) * 100);     // take 3rd Lot number (ASCII format, 0x30 = 0)
 8007360:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007362:	0c1b      	lsrs	r3, r3, #16
 8007364:	b2db      	uxtb	r3, r3
 8007366:	2264      	movs	r2, #100	@ 0x64
 8007368:	fb03 f202 	mul.w	r2, r3, r2
 800736c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007370:	4413      	add	r3, r2
 8007372:	f5a3 5396 	sub.w	r3, r3, #4800	@ 0x12c0
 8007376:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
#if PRINTF_APP_INIT_ID
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] 3rd Lot number: 0x%02X.\r\n", (unsigned int) xTaskGetTickCount(), (char)((lSerNum >> 16) & 0xFF));
  huart2print(uart_buf, strlen(uart_buf));
#endif
  sertemp += (uint32_t)((((lSerNum >> 24) & 0xFF) - 0x30) * 1000);    // take 4th Lot number (ASCII format, 0x30 = 0)
 800737a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800737c:	0e1b      	lsrs	r3, r3, #24
 800737e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007382:	fb03 f202 	mul.w	r2, r3, r2
 8007386:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800738a:	4413      	add	r3, r2
 800738c:	f5a3 433b 	sub.w	r3, r3, #47872	@ 0xbb00
 8007390:	3b80      	subs	r3, #128	@ 0x80
 8007392:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] 4th Lot number: 0x%02X.\r\n", (unsigned int) xTaskGetTickCount(), (char)((lSerNum >> 24) & 0xFF));
  huart2print(uart_buf, strlen(uart_buf));
#endif
#if STM32WBAUSED
  lSerNum = *((uint32_t *)0x0BF90708);
 8007396:	4b80      	ldr	r3, [pc, #512]	@ (8007598 <InitThreadStart+0x93c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] Unique ID[31:00] @0x1FF80050: 0x%08X.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int)lSerNum);
  huart2print(uart_buf, strlen(uart_buf));
#endif
#endif
  sertemp += (uint32_t)(((lSerNum & 0xFF) - 0x30) * 10000);          // take 5th Lot number (ASCII format, 0x30 = 0)
 800739c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80073a4:	fb03 f202 	mul.w	r2, r3, r2
 80073a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80073ac:	4413      	add	r3, r2
 80073ae:	f5a3 23ea 	sub.w	r3, r3, #479232	@ 0x75000
 80073b2:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80073b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
#if PRINTF_APP_INIT_ID
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] 5th Lot number: 0x%02X.\r\n", (unsigned int) xTaskGetTickCount(), (char)(lSerNum & 0xFF));
  huart2print(uart_buf, strlen(uart_buf));
#endif
  sertemp += (uint32_t)((((lSerNum >> 8) & 0xFF) - 0x30) * 100000);  // take 6th Lot number (ASCII format, 0x30 = 0)
 80073ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80073bc:	0a1b      	lsrs	r3, r3, #8
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	4a76      	ldr	r2, [pc, #472]	@ (800759c <InitThreadStart+0x940>)
 80073c2:	fb03 f202 	mul.w	r2, r3, r2
 80073c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80073ca:	4413      	add	r3, r2
 80073cc:	f5a3 0392 	sub.w	r3, r3, #4784128	@ 0x490000
 80073d0:	f5a3 5378 	sub.w	r3, r3, #15872	@ 0x3e00
 80073d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
#if PRINTF_APP_INIT_ID
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] Full lot number: %d.\r\n", (unsigned int) xTaskGetTickCount(), (unsigned int)sertemp);
  huart2print(uart_buf, strlen(uart_buf));
#endif
  moduleTable[0].ID[3] = (uint8_t)((sertemp >> 12) & 0xFF); // take first 8 bits of lot number
 80073d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80073dc:	0b1b      	lsrs	r3, r3, #12
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	4b6b      	ldr	r3, [pc, #428]	@ (8007590 <InitThreadStart+0x934>)
 80073e2:	71da      	strb	r2, [r3, #7]
  moduleTable[0].ID[2] = (uint8_t)((sertemp >>  4) & 0xFF); // take second 8 bits of lot number
 80073e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80073e8:	091b      	lsrs	r3, r3, #4
 80073ea:	b2da      	uxtb	r2, r3
 80073ec:	4b68      	ldr	r3, [pc, #416]	@ (8007590 <InitThreadStart+0x934>)
 80073ee:	719a      	strb	r2, [r3, #6]
  moduleTable[0].ID[1] = (uint8_t)((sertemp      ) & 0x0F); // take last 4 bits of lot number
 80073f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	f003 030f 	and.w	r3, r3, #15
 80073fa:	b2da      	uxtb	r2, r3
 80073fc:	4b64      	ldr	r3, [pc, #400]	@ (8007590 <InitThreadStart+0x934>)
 80073fe:	715a      	strb	r2, [r3, #5]
  sertemp = (uint32_t)(lSerNum >> 16  & 0xFF) - 0x40;       // take letter of Lot number (ASCII format, 0x41 = A, so A = 1, Z = 26)
 8007400:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007402:	0c1b      	lsrs	r3, r3, #16
 8007404:	b2db      	uxtb	r3, r3
 8007406:	3b40      	subs	r3, #64	@ 0x40
 8007408:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  moduleTable[0].ID[1] = moduleTable[0].ID[1] << 4;
 800740c:	4b60      	ldr	r3, [pc, #384]	@ (8007590 <InitThreadStart+0x934>)
 800740e:	795b      	ldrb	r3, [r3, #5]
 8007410:	011b      	lsls	r3, r3, #4
 8007412:	b2da      	uxtb	r2, r3
 8007414:	4b5e      	ldr	r3, [pc, #376]	@ (8007590 <InitThreadStart+0x934>)
 8007416:	715a      	strb	r2, [r3, #5]
  moduleTable[0].ID[1] |= (uint8_t)((sertemp >> 1) & 0x0F); // take highest 4 bits of lot nr character
 8007418:	4b5d      	ldr	r3, [pc, #372]	@ (8007590 <InitThreadStart+0x934>)
 800741a:	795b      	ldrb	r3, [r3, #5]
 800741c:	b25a      	sxtb	r2, r3
 800741e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007422:	085b      	lsrs	r3, r3, #1
 8007424:	b25b      	sxtb	r3, r3
 8007426:	f003 030f 	and.w	r3, r3, #15
 800742a:	b25b      	sxtb	r3, r3
 800742c:	4313      	orrs	r3, r2
 800742e:	b25b      	sxtb	r3, r3
 8007430:	b2da      	uxtb	r2, r3
 8007432:	4b57      	ldr	r3, [pc, #348]	@ (8007590 <InitThreadStart+0x934>)
 8007434:	715a      	strb	r2, [r3, #5]
#if PRINTF_APP_INIT_ID
  waitToPrint();
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] Letter Lot number: 0x%02X.\r\n", (unsigned int) xTaskGetTickCount(), (char)sertemp);
  huart2print(uart_buf, strlen(uart_buf));
#endif
  moduleTable[0].ID[0] = (uint8_t)(sertemp & 0x01);         // take least significant bit of lot nr character
 8007436:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800743a:	b2db      	uxtb	r3, r3
 800743c:	f003 0301 	and.w	r3, r3, #1
 8007440:	b2da      	uxtb	r2, r3
 8007442:	4b53      	ldr	r3, [pc, #332]	@ (8007590 <InitThreadStart+0x934>)
 8007444:	711a      	strb	r2, [r3, #4]
  moduleTable[0].ID[0] = moduleTable[0].ID[0] << 7;         // shift 7 positions to the left
 8007446:	4b52      	ldr	r3, [pc, #328]	@ (8007590 <InitThreadStart+0x934>)
 8007448:	791b      	ldrb	r3, [r3, #4]
 800744a:	01db      	lsls	r3, r3, #7
 800744c:	b2da      	uxtb	r2, r3
 800744e:	4b50      	ldr	r3, [pc, #320]	@ (8007590 <InitThreadStart+0x934>)
 8007450:	711a      	strb	r2, [r3, #4]
  moduleTable[0].ID[4] = (uint8_t)((lSerNum >> 24) & 0xFF); // take Wafer number (number 0-255)
 8007452:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007454:	0e1b      	lsrs	r3, r3, #24
 8007456:	b2da      	uxtb	r2, r3
 8007458:	4b4d      	ldr	r3, [pc, #308]	@ (8007590 <InitThreadStart+0x934>)
 800745a:	721a      	strb	r2, [r3, #8]
#endif
#if SENSOR_HOST
  moduleTable[0].ID[0] |= 0x01;
  moduleTable[0].type = 1;
#else
  moduleTable[0].type = 0;
 800745c:	4b4c      	ldr	r3, [pc, #304]	@ (8007590 <InitThreadStart+0x934>)
 800745e:	2200      	movs	r2, #0
 8007460:	741a      	strb	r2, [r3, #16]

// remove status bits from ID:
// moduleTable[0].ID[0] &= 0b10000001;

#if PRINTF_APP_INIT
  waitToPrint();
 8007462:	f003 fff1 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [Init] [initThread] Sensor Unique ID: ",(unsigned int) xTaskGetTickCount());
 8007466:	f019 fe01 	bl	802106c <xTaskGetTickCount>
 800746a:	4602      	mov	r2, r0
 800746c:	460b      	mov	r3, r1
 800746e:	4613      	mov	r3, r2
 8007470:	4a4b      	ldr	r2, [pc, #300]	@ (80075a0 <InitThreadStart+0x944>)
 8007472:	21c8      	movs	r1, #200	@ 0xc8
 8007474:	4842      	ldr	r0, [pc, #264]	@ (8007580 <InitThreadStart+0x924>)
 8007476:	f003 fee1 	bl	800b23c <npf_snprintf>
  for (unsigned int i = 0; i < 8; i++)
 800747a:	2300      	movs	r3, #0
 800747c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007480:	e013      	b.n	80074aa <InitThreadStart+0x84e>
  {
    npf_snprintf(byteString, 3, "%02X", moduleTable[0].ID[i]);
 8007482:	4a43      	ldr	r2, [pc, #268]	@ (8007590 <InitThreadStart+0x934>)
 8007484:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007488:	4413      	add	r3, r2
 800748a:	3304      	adds	r3, #4
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	4a45      	ldr	r2, [pc, #276]	@ (80075a4 <InitThreadStart+0x948>)
 8007490:	2103      	movs	r1, #3
 8007492:	4845      	ldr	r0, [pc, #276]	@ (80075a8 <InitThreadStart+0x94c>)
 8007494:	f003 fed2 	bl	800b23c <npf_snprintf>
    strcat(uart_buf, byteString);
 8007498:	4943      	ldr	r1, [pc, #268]	@ (80075a8 <InitThreadStart+0x94c>)
 800749a:	4839      	ldr	r0, [pc, #228]	@ (8007580 <InitThreadStart+0x924>)
 800749c:	f01c fb16 	bl	8023acc <strcat>
  for (unsigned int i = 0; i < 8; i++)
 80074a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80074a4:	3301      	adds	r3, #1
 80074a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80074ae:	2b07      	cmp	r3, #7
 80074b0:	d9e7      	bls.n	8007482 <InitThreadStart+0x826>
  }
  strcat(uart_buf, ".\n");
 80074b2:	4833      	ldr	r0, [pc, #204]	@ (8007580 <InitThreadStart+0x924>)
 80074b4:	f7f8 fe74 	bl	80001a0 <strlen>
 80074b8:	4603      	mov	r3, r0
 80074ba:	461a      	mov	r2, r3
 80074bc:	4b30      	ldr	r3, [pc, #192]	@ (8007580 <InitThreadStart+0x924>)
 80074be:	4413      	add	r3, r2
 80074c0:	4a3a      	ldr	r2, [pc, #232]	@ (80075ac <InitThreadStart+0x950>)
 80074c2:	8811      	ldrh	r1, [r2, #0]
 80074c4:	7892      	ldrb	r2, [r2, #2]
 80074c6:	8019      	strh	r1, [r3, #0]
 80074c8:	709a      	strb	r2, [r3, #2]
  huart2print(uart_buf, strlen(uart_buf));
 80074ca:	482d      	ldr	r0, [pc, #180]	@ (8007580 <InitThreadStart+0x924>)
 80074cc:	f7f8 fe68 	bl	80001a0 <strlen>
 80074d0:	4603      	mov	r3, r0
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	4619      	mov	r1, r3
 80074d6:	482a      	ldr	r0, [pc, #168]	@ (8007580 <InitThreadStart+0x924>)
 80074d8:	f003 ffc8 	bl	800b46c <huart2print>
#if PCF2131USED
  HalPPSThreadInit();
  RtcThreadInit();
  HalSyncThreadInit();
#else
  ImuThreadInit();
 80074dc:	f7fd fae4 	bl	8004aa8 <ImuThreadInit>
#endif
  whileIterations = 0; // to prevent lock into while loop
 80074e0:	2300      	movs	r3, #0
 80074e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  xTaskNotifyStateClear(initThreadHandler);
 80074e6:	4b27      	ldr	r3, [pc, #156]	@ (8007584 <InitThreadStart+0x928>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	2100      	movs	r1, #0
 80074ec:	4618      	mov	r0, r3
 80074ee:	f01a fe73 	bl	80221d8 <xTaskGenericNotifyStateClear>
  notificationValue = 0;
 80074f2:	2300      	movs	r3, #0
 80074f4:	66bb      	str	r3, [r7, #104]	@ 0x68
  while ((notificationValue & NOTIFICATION_FROM_IMU_INITIALIZED) != NOTIFICATION_FROM_IMU_INITIALIZED)
 80074f6:	e09f      	b.n	8007638 <InitThreadStart+0x9dc>
  { // waiting for a notification value from the app_supercap that the super capacitor is loaded
    xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(600000));
 80074f8:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 80074fc:	4a2c      	ldr	r2, [pc, #176]	@ (80075b0 <InitThreadStart+0x954>)
 80074fe:	f04f 0300 	mov.w	r3, #0
 8007502:	e9cd 2300 	strd	r2, r3, [sp]
 8007506:	460b      	mov	r3, r1
 8007508:	f04f 32ff 	mov.w	r2, #4294967295
 800750c:	2100      	movs	r1, #0
 800750e:	2000      	movs	r0, #0
 8007510:	f01a fbac 	bl	8021c6c <xTaskGenericNotifyWait>
    if ((notificationValue & NOTIFICATION_FROM_IMU_INITIALIZED) == NOTIFICATION_FROM_IMU_INITIALIZED)
 8007514:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007516:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d015      	beq.n	800754a <InitThreadStart+0x8ee>
    {
#if PRINTF_APP_INIT
      waitToPrint();
 800751e:	f003 ff93 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [init] Notification received that IMU is initialized. Initialize radio.\r\n",(unsigned int) xTaskGetTickCount());
 8007522:	f019 fda3 	bl	802106c <xTaskGetTickCount>
 8007526:	4602      	mov	r2, r0
 8007528:	460b      	mov	r3, r1
 800752a:	4613      	mov	r3, r2
 800752c:	4a21      	ldr	r2, [pc, #132]	@ (80075b4 <InitThreadStart+0x958>)
 800752e:	21c8      	movs	r1, #200	@ 0xc8
 8007530:	4813      	ldr	r0, [pc, #76]	@ (8007580 <InitThreadStart+0x924>)
 8007532:	f003 fe83 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8007536:	4812      	ldr	r0, [pc, #72]	@ (8007580 <InitThreadStart+0x924>)
 8007538:	f7f8 fe32 	bl	80001a0 <strlen>
 800753c:	4603      	mov	r3, r0
 800753e:	b2db      	uxtb	r3, r3
 8007540:	4619      	mov	r1, r3
 8007542:	480f      	ldr	r0, [pc, #60]	@ (8007580 <InitThreadStart+0x924>)
 8007544:	f003 ff92 	bl	800b46c <huart2print>
 8007548:	e057      	b.n	80075fa <InitThreadStart+0x99e>
#endif
    }
    else
    {
      if (!notificationValue)
 800754a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800754c:	2b00      	cmp	r3, #0
 800754e:	d135      	bne.n	80075bc <InitThreadStart+0x960>
      {
#if PRINTF_APP_INIT
        waitToPrint();
 8007550:	f003 ff7a 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [init] PLEASE FINISH IMU CALIBRATION PROCESS!!!.\r\n",(unsigned int) xTaskGetTickCount());
 8007554:	f019 fd8a 	bl	802106c <xTaskGetTickCount>
 8007558:	4602      	mov	r2, r0
 800755a:	460b      	mov	r3, r1
 800755c:	4613      	mov	r3, r2
 800755e:	4a16      	ldr	r2, [pc, #88]	@ (80075b8 <InitThreadStart+0x95c>)
 8007560:	21c8      	movs	r1, #200	@ 0xc8
 8007562:	4807      	ldr	r0, [pc, #28]	@ (8007580 <InitThreadStart+0x924>)
 8007564:	f003 fe6a 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8007568:	4805      	ldr	r0, [pc, #20]	@ (8007580 <InitThreadStart+0x924>)
 800756a:	f7f8 fe19 	bl	80001a0 <strlen>
 800756e:	4603      	mov	r3, r0
 8007570:	b2db      	uxtb	r3, r3
 8007572:	4619      	mov	r1, r3
 8007574:	4802      	ldr	r0, [pc, #8]	@ (8007580 <InitThreadStart+0x924>)
 8007576:	f003 ff79 	bl	800b46c <huart2print>
 800757a:	e036      	b.n	80075ea <InitThreadStart+0x98e>
 800757c:	08027788 	.word	0x08027788
 8007580:	200011d8 	.word	0x200011d8
 8007584:	20000b08 	.word	0x20000b08
 8007588:	080277d0 	.word	0x080277d0
 800758c:	0bf90700 	.word	0x0bf90700
 8007590:	20000ec0 	.word	0x20000ec0
 8007594:	0bf90704 	.word	0x0bf90704
 8007598:	0bf90708 	.word	0x0bf90708
 800759c:	000186a0 	.word	0x000186a0
 80075a0:	08027824 	.word	0x08027824
 80075a4:	08027850 	.word	0x08027850
 80075a8:	200012a0 	.word	0x200012a0
 80075ac:	08027858 	.word	0x08027858
 80075b0:	000927c0 	.word	0x000927c0
 80075b4:	0802785c 	.word	0x0802785c
 80075b8:	080278ac 	.word	0x080278ac
#endif
      }
      else
      {
#if PRINTF_APP_INIT
        waitToPrint();
 80075bc:	f003 ff44 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [init] Wrong notification value received during IMU calibration process: 0x%08X.\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue);
 80075c0:	f019 fd54 	bl	802106c <xTaskGetTickCount>
 80075c4:	4602      	mov	r2, r0
 80075c6:	460b      	mov	r3, r1
 80075c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075ca:	9300      	str	r3, [sp, #0]
 80075cc:	4613      	mov	r3, r2
 80075ce:	4a8d      	ldr	r2, [pc, #564]	@ (8007804 <InitThreadStart+0xba8>)
 80075d0:	21c8      	movs	r1, #200	@ 0xc8
 80075d2:	488d      	ldr	r0, [pc, #564]	@ (8007808 <InitThreadStart+0xbac>)
 80075d4:	f003 fe32 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 80075d8:	488b      	ldr	r0, [pc, #556]	@ (8007808 <InitThreadStart+0xbac>)
 80075da:	f7f8 fde1 	bl	80001a0 <strlen>
 80075de:	4603      	mov	r3, r0
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	4619      	mov	r1, r3
 80075e4:	4888      	ldr	r0, [pc, #544]	@ (8007808 <InitThreadStart+0xbac>)
 80075e6:	f003 ff41 	bl	800b46c <huart2print>
#endif

      }
      xTaskNotifyStateClear(initThreadHandler);
 80075ea:	4b88      	ldr	r3, [pc, #544]	@ (800780c <InitThreadStart+0xbb0>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2100      	movs	r1, #0
 80075f0:	4618      	mov	r0, r3
 80075f2:	f01a fdf1 	bl	80221d8 <xTaskGenericNotifyStateClear>
      notificationValue = 0;
 80075f6:	2300      	movs	r3, #0
 80075f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    if (whileIterations++ > 20)
 80075fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80075fe:	1c5a      	adds	r2, r3, #1
 8007600:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007604:	2b14      	cmp	r3, #20
 8007606:	d917      	bls.n	8007638 <InitThreadStart+0x9dc>
    {
      waitToPrint();
 8007608:	f003 ff1e 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [init] Error: Jump out of while loop waiting to finish IMU calibration process.\r\n",(unsigned int) xTaskGetTickCount());
 800760c:	f019 fd2e 	bl	802106c <xTaskGetTickCount>
 8007610:	4602      	mov	r2, r0
 8007612:	460b      	mov	r3, r1
 8007614:	4613      	mov	r3, r2
 8007616:	4a7e      	ldr	r2, [pc, #504]	@ (8007810 <InitThreadStart+0xbb4>)
 8007618:	21c8      	movs	r1, #200	@ 0xc8
 800761a:	487b      	ldr	r0, [pc, #492]	@ (8007808 <InitThreadStart+0xbac>)
 800761c:	f003 fe0e 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8007620:	4879      	ldr	r0, [pc, #484]	@ (8007808 <InitThreadStart+0xbac>)
 8007622:	f7f8 fdbd 	bl	80001a0 <strlen>
 8007626:	4603      	mov	r3, r0
 8007628:	b2db      	uxtb	r3, r3
 800762a:	4619      	mov	r1, r3
 800762c:	4876      	ldr	r0, [pc, #472]	@ (8007808 <InitThreadStart+0xbac>)
 800762e:	f003 ff1d 	bl	800b46c <huart2print>
      notificationValue = NOTIFICATION_FROM_IMU_INITIALIZED;
 8007632:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8007636:	66bb      	str	r3, [r7, #104]	@ 0x68
  while ((notificationValue & NOTIFICATION_FROM_IMU_INITIALIZED) != NOTIFICATION_FROM_IMU_INITIALIZED)
 8007638:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800763a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800763e:	2b00      	cmp	r3, #0
 8007640:	f43f af5a 	beq.w	80074f8 <InitThreadStart+0x89c>
    }
  }

#if PRINTF_APP_INIT
  waitToPrint();
 8007644:	f003 ff00 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [init] IMU calibration process done.\r\n",(unsigned int) xTaskGetTickCount());
 8007648:	f019 fd10 	bl	802106c <xTaskGetTickCount>
 800764c:	4602      	mov	r2, r0
 800764e:	460b      	mov	r3, r1
 8007650:	4613      	mov	r3, r2
 8007652:	4a70      	ldr	r2, [pc, #448]	@ (8007814 <InitThreadStart+0xbb8>)
 8007654:	21c8      	movs	r1, #200	@ 0xc8
 8007656:	486c      	ldr	r0, [pc, #432]	@ (8007808 <InitThreadStart+0xbac>)
 8007658:	f003 fdf0 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800765c:	486a      	ldr	r0, [pc, #424]	@ (8007808 <InitThreadStart+0xbac>)
 800765e:	f7f8 fd9f 	bl	80001a0 <strlen>
 8007662:	4603      	mov	r3, r0
 8007664:	b2db      	uxtb	r3, r3
 8007666:	4619      	mov	r1, r3
 8007668:	4867      	ldr	r0, [pc, #412]	@ (8007808 <InitThreadStart+0xbac>)
 800766a:	f003 feff 	bl	800b46c <huart2print>
#endif


  whileIterations = 0; // to prevent lock into while loop
 800766e:	2300      	movs	r3, #0
 8007670:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  xTaskNotifyStateClear(initThreadHandler);
 8007674:	4b65      	ldr	r3, [pc, #404]	@ (800780c <InitThreadStart+0xbb0>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2100      	movs	r1, #0
 800767a:	4618      	mov	r0, r3
 800767c:	f01a fdac 	bl	80221d8 <xTaskGenericNotifyStateClear>
  notificationValue = 0;
 8007680:	2300      	movs	r3, #0
 8007682:	66bb      	str	r3, [r7, #104]	@ 0x68

  ScapThreadNotify(NOTIFICATION_LOAD_SCAP);     // first make sure that the supercap is loaded
 8007684:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8007688:	f001 fe26 	bl	80092d8 <ScapThreadNotify>

  while ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) != NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 800768c:	e080      	b.n	8007790 <InitThreadStart+0xb34>
  { // waiting for a notification value from the app_supercap that the super capacitor is loaded
    xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(30000));
 800768e:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8007692:	f247 5230 	movw	r2, #30000	@ 0x7530
 8007696:	f04f 0300 	mov.w	r3, #0
 800769a:	e9cd 2300 	strd	r2, r3, [sp]
 800769e:	460b      	mov	r3, r1
 80076a0:	f04f 32ff 	mov.w	r2, #4294967295
 80076a4:	2100      	movs	r1, #0
 80076a6:	2000      	movs	r0, #0
 80076a8:	f01a fae0 	bl	8021c6c <xTaskGenericNotifyWait>
    if ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) == NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 80076ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d015      	beq.n	80076e2 <InitThreadStart+0xa86>
    {
#if PRINTF_APP_INIT
      waitToPrint();
 80076b6:	f003 fec7 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [init] Super capacitor loaded. Ready to start the radio.\r\n",(unsigned int) xTaskGetTickCount());
 80076ba:	f019 fcd7 	bl	802106c <xTaskGetTickCount>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	4613      	mov	r3, r2
 80076c4:	4a54      	ldr	r2, [pc, #336]	@ (8007818 <InitThreadStart+0xbbc>)
 80076c6:	21c8      	movs	r1, #200	@ 0xc8
 80076c8:	484f      	ldr	r0, [pc, #316]	@ (8007808 <InitThreadStart+0xbac>)
 80076ca:	f003 fdb7 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80076ce:	484e      	ldr	r0, [pc, #312]	@ (8007808 <InitThreadStart+0xbac>)
 80076d0:	f7f8 fd66 	bl	80001a0 <strlen>
 80076d4:	4603      	mov	r3, r0
 80076d6:	b2db      	uxtb	r3, r3
 80076d8:	4619      	mov	r1, r3
 80076da:	484b      	ldr	r0, [pc, #300]	@ (8007808 <InitThreadStart+0xbac>)
 80076dc:	f003 fec6 	bl	800b46c <huart2print>
 80076e0:	e037      	b.n	8007752 <InitThreadStart+0xaf6>
#endif
    }
    else
    {
      if (!notificationValue)
 80076e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d115      	bne.n	8007714 <InitThreadStart+0xab8>
      {
#if PRINTF_APP_INIT
        waitToPrint();
 80076e8:	f003 feae 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [init] No notification from supercap in the last 30s.\r\n",(unsigned int) xTaskGetTickCount());
 80076ec:	f019 fcbe 	bl	802106c <xTaskGetTickCount>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	4613      	mov	r3, r2
 80076f6:	4a49      	ldr	r2, [pc, #292]	@ (800781c <InitThreadStart+0xbc0>)
 80076f8:	21c8      	movs	r1, #200	@ 0xc8
 80076fa:	4843      	ldr	r0, [pc, #268]	@ (8007808 <InitThreadStart+0xbac>)
 80076fc:	f003 fd9e 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8007700:	4841      	ldr	r0, [pc, #260]	@ (8007808 <InitThreadStart+0xbac>)
 8007702:	f7f8 fd4d 	bl	80001a0 <strlen>
 8007706:	4603      	mov	r3, r0
 8007708:	b2db      	uxtb	r3, r3
 800770a:	4619      	mov	r1, r3
 800770c:	483e      	ldr	r0, [pc, #248]	@ (8007808 <InitThreadStart+0xbac>)
 800770e:	f003 fead 	bl	800b46c <huart2print>
 8007712:	e016      	b.n	8007742 <InitThreadStart+0xae6>
#endif
      }
      else
      {
#if PRINTF_APP_INIT
        waitToPrint();
 8007714:	f003 fe98 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 200, "%u [init] Wrong notification value received to load supercap: 0x%08X.\r\n",(unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue);
 8007718:	f019 fca8 	bl	802106c <xTaskGetTickCount>
 800771c:	4602      	mov	r2, r0
 800771e:	460b      	mov	r3, r1
 8007720:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007722:	9300      	str	r3, [sp, #0]
 8007724:	4613      	mov	r3, r2
 8007726:	4a3e      	ldr	r2, [pc, #248]	@ (8007820 <InitThreadStart+0xbc4>)
 8007728:	21c8      	movs	r1, #200	@ 0xc8
 800772a:	4837      	ldr	r0, [pc, #220]	@ (8007808 <InitThreadStart+0xbac>)
 800772c:	f003 fd86 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8007730:	4835      	ldr	r0, [pc, #212]	@ (8007808 <InitThreadStart+0xbac>)
 8007732:	f7f8 fd35 	bl	80001a0 <strlen>
 8007736:	4603      	mov	r3, r0
 8007738:	b2db      	uxtb	r3, r3
 800773a:	4619      	mov	r1, r3
 800773c:	4832      	ldr	r0, [pc, #200]	@ (8007808 <InitThreadStart+0xbac>)
 800773e:	f003 fe95 	bl	800b46c <huart2print>
#endif
      }
      xTaskNotifyStateClear(initThreadHandler);
 8007742:	4b32      	ldr	r3, [pc, #200]	@ (800780c <InitThreadStart+0xbb0>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2100      	movs	r1, #0
 8007748:	4618      	mov	r0, r3
 800774a:	f01a fd45 	bl	80221d8 <xTaskGenericNotifyStateClear>
      notificationValue = 0;
 800774e:	2300      	movs	r3, #0
 8007750:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    if (whileIterations++ > 15)
 8007752:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007756:	1c5a      	adds	r2, r3, #1
 8007758:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800775c:	2b0f      	cmp	r3, #15
 800775e:	d917      	bls.n	8007790 <InitThreadStart+0xb34>
    {
      waitToPrint();
 8007760:	f003 fe72 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [init] Error: Jump out of while loop waiting for a notification from supercap.\r\n",(unsigned int) xTaskGetTickCount());
 8007764:	f019 fc82 	bl	802106c <xTaskGetTickCount>
 8007768:	4602      	mov	r2, r0
 800776a:	460b      	mov	r3, r1
 800776c:	4613      	mov	r3, r2
 800776e:	4a2d      	ldr	r2, [pc, #180]	@ (8007824 <InitThreadStart+0xbc8>)
 8007770:	21c8      	movs	r1, #200	@ 0xc8
 8007772:	4825      	ldr	r0, [pc, #148]	@ (8007808 <InitThreadStart+0xbac>)
 8007774:	f003 fd62 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8007778:	4823      	ldr	r0, [pc, #140]	@ (8007808 <InitThreadStart+0xbac>)
 800777a:	f7f8 fd11 	bl	80001a0 <strlen>
 800777e:	4603      	mov	r3, r0
 8007780:	b2db      	uxtb	r3, r3
 8007782:	4619      	mov	r1, r3
 8007784:	4820      	ldr	r0, [pc, #128]	@ (8007808 <InitThreadStart+0xbac>)
 8007786:	f003 fe71 	bl	800b46c <huart2print>
      notificationValue = NOTIFICATION_FROM_SCAP_SUPERCAP_READY;
 800778a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800778e:	66bb      	str	r3, [r7, #104]	@ 0x68
  while ((notificationValue & NOTIFICATION_FROM_SCAP_SUPERCAP_READY) != NOTIFICATION_FROM_SCAP_SUPERCAP_READY)
 8007790:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007796:	2b00      	cmp	r3, #0
 8007798:	f43f af79 	beq.w	800768e <InitThreadStart+0xa32>
      // todo: check what is wrong...
    }
  }
  SX1280Init();
 800779c:	f017 ff16 	bl	801f5cc <SX1280Init>
  GoToStandby(0);
 80077a0:	2000      	movs	r0, #0
 80077a2:	f017 fb71 	bl	801ee88 <GoToStandby>
  vTaskDelay(200U);
 80077a6:	f04f 00c8 	mov.w	r0, #200	@ 0xc8
 80077aa:	f04f 0100 	mov.w	r1, #0
 80077ae:	f019 fa0d 	bl	8020bcc <vTaskDelay>
  SX1280SetSleep();
 80077b2:	f017 fb59 	bl	801ee68 <SX1280SetSleep>
  vTaskDelay(500U);
 80077b6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80077ba:	f04f 0100 	mov.w	r1, #0
 80077be:	f019 fa05 	bl	8020bcc <vTaskDelay>
  GatewayThreadInit();
 80077c2:	f7fa f9a1 	bl	8001b08 <GatewayThreadInit>
#if PRINTF_APP_INIT
  waitToPrint();
 80077c6:	f003 fe3f 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_init] [initThread] Suspended.\r\n",(unsigned int) xTaskGetTickCount());
 80077ca:	f019 fc4f 	bl	802106c <xTaskGetTickCount>
 80077ce:	4602      	mov	r2, r0
 80077d0:	460b      	mov	r3, r1
 80077d2:	4613      	mov	r3, r2
 80077d4:	4a14      	ldr	r2, [pc, #80]	@ (8007828 <InitThreadStart+0xbcc>)
 80077d6:	21c8      	movs	r1, #200	@ 0xc8
 80077d8:	480b      	ldr	r0, [pc, #44]	@ (8007808 <InitThreadStart+0xbac>)
 80077da:	f003 fd2f 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 80077de:	480a      	ldr	r0, [pc, #40]	@ (8007808 <InitThreadStart+0xbac>)
 80077e0:	f7f8 fcde 	bl	80001a0 <strlen>
 80077e4:	4603      	mov	r3, r0
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	4619      	mov	r1, r3
 80077ea:	4807      	ldr	r0, [pc, #28]	@ (8007808 <InitThreadStart+0xbac>)
 80077ec:	f003 fe3e 	bl	800b46c <huart2print>
#endif
  vTaskSuspend(initThreadHandler);
 80077f0:	4b06      	ldr	r3, [pc, #24]	@ (800780c <InitThreadStart+0xbb0>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4618      	mov	r0, r3
 80077f6:	f019 fa11 	bl	8020c1c <vTaskSuspend>
//  {
//    //HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
//
//    vTaskDelayUntil(&xLastWakeTime, 100000U);
//  }
}
 80077fa:	bf00      	nop
 80077fc:	379c      	adds	r7, #156	@ 0x9c
 80077fe:	46bd      	mov	sp, r7
 8007800:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007804:	080278e4 	.word	0x080278e4
 8007808:	200011d8 	.word	0x200011d8
 800780c:	20000b08 	.word	0x20000b08
 8007810:	0802793c 	.word	0x0802793c
 8007814:	08027994 	.word	0x08027994
 8007818:	080279c0 	.word	0x080279c0
 800781c:	08027a00 	.word	0x08027a00
 8007820:	08027a3c 	.word	0x08027a3c
 8007824:	08027a84 	.word	0x08027a84
 8007828:	08027ad8 	.word	0x08027ad8

0800782c <InitThreadNotify>:

void InitThreadNotify(uint32_t notValue)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af02      	add	r7, sp, #8
 8007832:	6078      	str	r0, [r7, #4]
  if (initThreadHandler != NULL)
 8007834:	4b08      	ldr	r3, [pc, #32]	@ (8007858 <InitThreadNotify+0x2c>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d008      	beq.n	800784e <InitThreadNotify+0x22>
  {
    xTaskNotify(initThreadHandler, notValue, eSetBits);
 800783c:	4b06      	ldr	r3, [pc, #24]	@ (8007858 <InitThreadNotify+0x2c>)
 800783e:	6818      	ldr	r0, [r3, #0]
 8007840:	2300      	movs	r3, #0
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	2301      	movs	r3, #1
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	2100      	movs	r1, #0
 800784a:	f01a fa87 	bl	8021d5c <xTaskGenericNotify>
  }
}
 800784e:	bf00      	nop
 8007850:	3708      	adds	r7, #8
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	20000b08 	.word	0x20000b08

0800785c <LedThreadInit>:
#else
  osThreadId ledThreadHandler;
#endif

void LedThreadInit()
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af02      	add	r7, sp, #8
#if STM32WBAUSED
  if (xTaskCreate ((TaskFunction_t)StartLedThread, "LedThread", (configSTACK_DEPTH_TYPE)512, NULL, osPriorityHigh, &ledThreadHandler) != pdPASS)
 8007862:	4b13      	ldr	r3, [pc, #76]	@ (80078b0 <LedThreadInit+0x54>)
 8007864:	9301      	str	r3, [sp, #4]
 8007866:	2328      	movs	r3, #40	@ 0x28
 8007868:	9300      	str	r3, [sp, #0]
 800786a:	2300      	movs	r3, #0
 800786c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007870:	4910      	ldr	r1, [pc, #64]	@ (80078b4 <LedThreadInit+0x58>)
 8007872:	4811      	ldr	r0, [pc, #68]	@ (80078b8 <LedThreadInit+0x5c>)
 8007874:	f018 ffbc 	bl	80207f0 <xTaskCreate>
 8007878:	4603      	mov	r3, r0
 800787a:	2b01      	cmp	r3, #1
 800787c:	d014      	beq.n	80078a8 <LedThreadInit+0x4c>
  {
#if PRINTF_APP_LED
    waitToPrint();
 800787e:	f003 fde3 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_led] [LedThread] Could not be started.\n",(unsigned int) xTaskGetTickCount());
 8007882:	f019 fbf3 	bl	802106c <xTaskGetTickCount>
 8007886:	4602      	mov	r2, r0
 8007888:	460b      	mov	r3, r1
 800788a:	4613      	mov	r3, r2
 800788c:	4a0b      	ldr	r2, [pc, #44]	@ (80078bc <LedThreadInit+0x60>)
 800788e:	21c8      	movs	r1, #200	@ 0xc8
 8007890:	480b      	ldr	r0, [pc, #44]	@ (80078c0 <LedThreadInit+0x64>)
 8007892:	f003 fcd3 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8007896:	480a      	ldr	r0, [pc, #40]	@ (80078c0 <LedThreadInit+0x64>)
 8007898:	f7f8 fc82 	bl	80001a0 <strlen>
 800789c:	4603      	mov	r3, r0
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	4619      	mov	r1, r3
 80078a2:	4807      	ldr	r0, [pc, #28]	@ (80078c0 <LedThreadInit+0x64>)
 80078a4:	f003 fde2 	bl	800b46c <huart2print>
  }
#else
  osThreadDef(LedThread, StartLedThread, osPriorityHigh, 0, 128);
  ledThreadHandler = osThreadCreate(osThread(LedThread), NULL);
#endif
}
 80078a8:	bf00      	nop
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	bf00      	nop
 80078b0:	20000b0c 	.word	0x20000b0c
 80078b4:	08027b00 	.word	0x08027b00
 80078b8:	080078c5 	.word	0x080078c5
 80078bc:	08027b0c 	.word	0x08027b0c
 80078c0:	200011d8 	.word	0x200011d8

080078c4 <StartLedThread>:

void StartLedThread(const void * params)
{
 80078c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078c8:	b088      	sub	sp, #32
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	6178      	str	r0, [r7, #20]
  uint32_t notificationValue = 0; // Used to identify where the notification is coming from.
 80078ce:	2300      	movs	r3, #0
 80078d0:	61fb      	str	r3, [r7, #28]
  uint32_t whileIterations   = 0; // to prevent lock into while loop
 80078d2:	2300      	movs	r3, #0
 80078d4:	61bb      	str	r3, [r7, #24]
#if PRINTF_APP_LED
  waitToPrint();
 80078d6:	f003 fdb7 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_led] [LedThread] Started.\n",(unsigned int) xTaskGetTickCount());
 80078da:	f019 fbc7 	bl	802106c <xTaskGetTickCount>
 80078de:	4602      	mov	r2, r0
 80078e0:	460b      	mov	r3, r1
 80078e2:	4613      	mov	r3, r2
 80078e4:	4a51      	ldr	r2, [pc, #324]	@ (8007a2c <StartLedThread+0x168>)
 80078e6:	21c8      	movs	r1, #200	@ 0xc8
 80078e8:	4851      	ldr	r0, [pc, #324]	@ (8007a30 <StartLedThread+0x16c>)
 80078ea:	f003 fca7 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 80078ee:	4850      	ldr	r0, [pc, #320]	@ (8007a30 <StartLedThread+0x16c>)
 80078f0:	f7f8 fc56 	bl	80001a0 <strlen>
 80078f4:	4603      	mov	r3, r0
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	4619      	mov	r1, r3
 80078fa:	484d      	ldr	r0, [pc, #308]	@ (8007a30 <StartLedThread+0x16c>)
 80078fc:	f003 fdb6 	bl	800b46c <huart2print>
#endif
  for(;;)
  { // Infinite loop
#if PLANTSENSOR
    if (calibrationActive)
 8007900:	4b4c      	ldr	r3, [pc, #304]	@ (8007a34 <StartLedThread+0x170>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d0fb      	beq.n	8007900 <StartLedThread+0x3c>
    {
      HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8007908:	2201      	movs	r2, #1
 800790a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800790e:	484a      	ldr	r0, [pc, #296]	@ (8007a38 <StartLedThread+0x174>)
 8007910:	f012 fc4e 	bl	801a1b0 <HAL_GPIO_WritePin>
      vTaskDelay(pdMS_TO_TICKS(ledFreq)); //was 500U
 8007914:	4b49      	ldr	r3, [pc, #292]	@ (8007a3c <StartLedThread+0x178>)
 8007916:	e9d3 0100 	ldrd	r0, r1, [r3]
 800791a:	4602      	mov	r2, r0
 800791c:	460b      	mov	r3, r1
 800791e:	f04f 0400 	mov.w	r4, #0
 8007922:	f04f 0500 	mov.w	r5, #0
 8007926:	015d      	lsls	r5, r3, #5
 8007928:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800792c:	0154      	lsls	r4, r2, #5
 800792e:	4622      	mov	r2, r4
 8007930:	462b      	mov	r3, r5
 8007932:	ebb2 0800 	subs.w	r8, r2, r0
 8007936:	eb63 0901 	sbc.w	r9, r3, r1
 800793a:	f04f 0200 	mov.w	r2, #0
 800793e:	f04f 0300 	mov.w	r3, #0
 8007942:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8007946:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800794a:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800794e:	4690      	mov	r8, r2
 8007950:	4699      	mov	r9, r3
 8007952:	eb18 0300 	adds.w	r3, r8, r0
 8007956:	60bb      	str	r3, [r7, #8]
 8007958:	eb49 0301 	adc.w	r3, r9, r1
 800795c:	60fb      	str	r3, [r7, #12]
 800795e:	f04f 0200 	mov.w	r2, #0
 8007962:	f04f 0300 	mov.w	r3, #0
 8007966:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800796a:	4629      	mov	r1, r5
 800796c:	00cb      	lsls	r3, r1, #3
 800796e:	4621      	mov	r1, r4
 8007970:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007974:	4621      	mov	r1, r4
 8007976:	00ca      	lsls	r2, r1, #3
 8007978:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800797c:	4610      	mov	r0, r2
 800797e:	4619      	mov	r1, r3
 8007980:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007984:	f04f 0300 	mov.w	r3, #0
 8007988:	f7f9 f928 	bl	8000bdc <__aeabi_uldivmod>
 800798c:	4602      	mov	r2, r0
 800798e:	460b      	mov	r3, r1
 8007990:	4610      	mov	r0, r2
 8007992:	4619      	mov	r1, r3
 8007994:	f019 f91a 	bl	8020bcc <vTaskDelay>
      HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8007998:	2200      	movs	r2, #0
 800799a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800799e:	4826      	ldr	r0, [pc, #152]	@ (8007a38 <StartLedThread+0x174>)
 80079a0:	f012 fc06 	bl	801a1b0 <HAL_GPIO_WritePin>
      vTaskDelay(pdMS_TO_TICKS(ledFreq));
 80079a4:	4b25      	ldr	r3, [pc, #148]	@ (8007a3c <StartLedThread+0x178>)
 80079a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80079aa:	4602      	mov	r2, r0
 80079ac:	460b      	mov	r3, r1
 80079ae:	f04f 0400 	mov.w	r4, #0
 80079b2:	f04f 0500 	mov.w	r5, #0
 80079b6:	015d      	lsls	r5, r3, #5
 80079b8:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80079bc:	0154      	lsls	r4, r2, #5
 80079be:	4622      	mov	r2, r4
 80079c0:	462b      	mov	r3, r5
 80079c2:	ebb2 0a00 	subs.w	sl, r2, r0
 80079c6:	eb63 0b01 	sbc.w	fp, r3, r1
 80079ca:	f04f 0200 	mov.w	r2, #0
 80079ce:	f04f 0300 	mov.w	r3, #0
 80079d2:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80079d6:	ea43 739a 	orr.w	r3, r3, sl, lsr #30
 80079da:	ea4f 028a 	mov.w	r2, sl, lsl #2
 80079de:	4692      	mov	sl, r2
 80079e0:	469b      	mov	fp, r3
 80079e2:	eb1a 0300 	adds.w	r3, sl, r0
 80079e6:	603b      	str	r3, [r7, #0]
 80079e8:	eb4b 0301 	adc.w	r3, fp, r1
 80079ec:	607b      	str	r3, [r7, #4]
 80079ee:	f04f 0200 	mov.w	r2, #0
 80079f2:	f04f 0300 	mov.w	r3, #0
 80079f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80079fa:	4629      	mov	r1, r5
 80079fc:	00cb      	lsls	r3, r1, #3
 80079fe:	4621      	mov	r1, r4
 8007a00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a04:	4621      	mov	r1, r4
 8007a06:	00ca      	lsls	r2, r1, #3
 8007a08:	e9c7 2300 	strd	r2, r3, [r7]
 8007a0c:	4610      	mov	r0, r2
 8007a0e:	4619      	mov	r1, r3
 8007a10:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007a14:	f04f 0300 	mov.w	r3, #0
 8007a18:	f7f9 f8e0 	bl	8000bdc <__aeabi_uldivmod>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	460b      	mov	r3, r1
 8007a20:	4610      	mov	r0, r2
 8007a22:	4619      	mov	r1, r3
 8007a24:	f019 f8d2 	bl	8020bcc <vTaskDelay>
    if (calibrationActive)
 8007a28:	e76a      	b.n	8007900 <StartLedThread+0x3c>
 8007a2a:	bf00      	nop
 8007a2c:	08027b3c 	.word	0x08027b3c
 8007a30:	200011d8 	.word	0x200011d8
 8007a34:	20000030 	.word	0x20000030
 8007a38:	42020400 	.word	0x42020400
 8007a3c:	20000028 	.word	0x20000028

08007a40 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	781a      	ldrb	r2, [r3, #0]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	3301      	adds	r3, #1
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	7852      	ldrb	r2, [r2, #1]
 8007a5a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	3302      	adds	r3, #2
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	7892      	ldrb	r2, [r2, #2]
 8007a64:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	3303      	adds	r3, #3
 8007a6a:	683a      	ldr	r2, [r7, #0]
 8007a6c:	78d2      	ldrb	r2, [r2, #3]
 8007a6e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	3304      	adds	r3, #4
 8007a74:	683a      	ldr	r2, [r7, #0]
 8007a76:	7912      	ldrb	r2, [r2, #4]
 8007a78:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	3305      	adds	r3, #5
 8007a7e:	683a      	ldr	r2, [r7, #0]
 8007a80:	7952      	ldrb	r2, [r2, #5]
 8007a82:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	3306      	adds	r3, #6
 8007a88:	683a      	ldr	r2, [r7, #0]
 8007a8a:	7992      	ldrb	r2, [r2, #6]
 8007a8c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	3307      	adds	r3, #7
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	79d2      	ldrb	r2, [r2, #7]
 8007a96:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	3308      	adds	r3, #8
 8007a9c:	683a      	ldr	r2, [r7, #0]
 8007a9e:	7a12      	ldrb	r2, [r2, #8]
 8007aa0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	3309      	adds	r3, #9
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	7a52      	ldrb	r2, [r2, #9]
 8007aaa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	330a      	adds	r3, #10
 8007ab0:	683a      	ldr	r2, [r7, #0]
 8007ab2:	7a92      	ldrb	r2, [r2, #10]
 8007ab4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	330b      	adds	r3, #11
 8007aba:	683a      	ldr	r2, [r7, #0]
 8007abc:	7ad2      	ldrb	r2, [r2, #11]
 8007abe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	330c      	adds	r3, #12
 8007ac4:	683a      	ldr	r2, [r7, #0]
 8007ac6:	7b12      	ldrb	r2, [r2, #12]
 8007ac8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	330d      	adds	r3, #13
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	7b52      	ldrb	r2, [r2, #13]
 8007ad2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	330e      	adds	r3, #14
 8007ad8:	683a      	ldr	r2, [r7, #0]
 8007ada:	7b92      	ldrb	r2, [r2, #14]
 8007adc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	330f      	adds	r3, #15
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	7bd2      	ldrb	r2, [r2, #15]
 8007ae6:	701a      	strb	r2, [r3, #0]
#endif
}
 8007ae8:	bf00      	nop
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 8007af4:	b480      	push	{r7}
 8007af6:	b085      	sub	sp, #20
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	4613      	mov	r3, r2
 8007b00:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 8007b02:	e007      	b.n	8007b14 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 8007b04:	68ba      	ldr	r2, [r7, #8]
 8007b06:	1c53      	adds	r3, r2, #1
 8007b08:	60bb      	str	r3, [r7, #8]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	1c59      	adds	r1, r3, #1
 8007b0e:	60f9      	str	r1, [r7, #12]
 8007b10:	7812      	ldrb	r2, [r2, #0]
 8007b12:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 8007b14:	79fb      	ldrb	r3, [r7, #7]
 8007b16:	1e5a      	subs	r2, r3, #1
 8007b18:	71fa      	strb	r2, [r7, #7]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1f2      	bne.n	8007b04 <copy_block_nn+0x10>
}
 8007b1e:	bf00      	nop
 8007b20:	bf00      	nop
 8007b22:	3714      	adds	r7, #20
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <xor_block>:

static void xor_block( void *d, const void *s )
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	781a      	ldrb	r2, [r3, #0]
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	4053      	eors	r3, r2
 8007b40:	b2da      	uxtb	r2, r3
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	7819      	ldrb	r1, [r3, #0]
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	3301      	adds	r3, #1
 8007b50:	781a      	ldrb	r2, [r3, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	3301      	adds	r3, #1
 8007b56:	404a      	eors	r2, r1
 8007b58:	b2d2      	uxtb	r2, r2
 8007b5a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	3302      	adds	r3, #2
 8007b60:	7819      	ldrb	r1, [r3, #0]
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	3302      	adds	r3, #2
 8007b66:	781a      	ldrb	r2, [r3, #0]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	3302      	adds	r3, #2
 8007b6c:	404a      	eors	r2, r1
 8007b6e:	b2d2      	uxtb	r2, r2
 8007b70:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	3303      	adds	r3, #3
 8007b76:	7819      	ldrb	r1, [r3, #0]
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	3303      	adds	r3, #3
 8007b7c:	781a      	ldrb	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	3303      	adds	r3, #3
 8007b82:	404a      	eors	r2, r1
 8007b84:	b2d2      	uxtb	r2, r2
 8007b86:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	7819      	ldrb	r1, [r3, #0]
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	3304      	adds	r3, #4
 8007b92:	781a      	ldrb	r2, [r3, #0]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	3304      	adds	r3, #4
 8007b98:	404a      	eors	r2, r1
 8007b9a:	b2d2      	uxtb	r2, r2
 8007b9c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	3305      	adds	r3, #5
 8007ba2:	7819      	ldrb	r1, [r3, #0]
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	3305      	adds	r3, #5
 8007ba8:	781a      	ldrb	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	3305      	adds	r3, #5
 8007bae:	404a      	eors	r2, r1
 8007bb0:	b2d2      	uxtb	r2, r2
 8007bb2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	3306      	adds	r3, #6
 8007bb8:	7819      	ldrb	r1, [r3, #0]
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	3306      	adds	r3, #6
 8007bbe:	781a      	ldrb	r2, [r3, #0]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	3306      	adds	r3, #6
 8007bc4:	404a      	eors	r2, r1
 8007bc6:	b2d2      	uxtb	r2, r2
 8007bc8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	3307      	adds	r3, #7
 8007bce:	7819      	ldrb	r1, [r3, #0]
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	3307      	adds	r3, #7
 8007bd4:	781a      	ldrb	r2, [r3, #0]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	3307      	adds	r3, #7
 8007bda:	404a      	eors	r2, r1
 8007bdc:	b2d2      	uxtb	r2, r2
 8007bde:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	3308      	adds	r3, #8
 8007be4:	7819      	ldrb	r1, [r3, #0]
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	3308      	adds	r3, #8
 8007bea:	781a      	ldrb	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	3308      	adds	r3, #8
 8007bf0:	404a      	eors	r2, r1
 8007bf2:	b2d2      	uxtb	r2, r2
 8007bf4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	3309      	adds	r3, #9
 8007bfa:	7819      	ldrb	r1, [r3, #0]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	3309      	adds	r3, #9
 8007c00:	781a      	ldrb	r2, [r3, #0]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	3309      	adds	r3, #9
 8007c06:	404a      	eors	r2, r1
 8007c08:	b2d2      	uxtb	r2, r2
 8007c0a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	330a      	adds	r3, #10
 8007c10:	7819      	ldrb	r1, [r3, #0]
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	330a      	adds	r3, #10
 8007c16:	781a      	ldrb	r2, [r3, #0]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	330a      	adds	r3, #10
 8007c1c:	404a      	eors	r2, r1
 8007c1e:	b2d2      	uxtb	r2, r2
 8007c20:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	330b      	adds	r3, #11
 8007c26:	7819      	ldrb	r1, [r3, #0]
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	330b      	adds	r3, #11
 8007c2c:	781a      	ldrb	r2, [r3, #0]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	330b      	adds	r3, #11
 8007c32:	404a      	eors	r2, r1
 8007c34:	b2d2      	uxtb	r2, r2
 8007c36:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	330c      	adds	r3, #12
 8007c3c:	7819      	ldrb	r1, [r3, #0]
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	330c      	adds	r3, #12
 8007c42:	781a      	ldrb	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	330c      	adds	r3, #12
 8007c48:	404a      	eors	r2, r1
 8007c4a:	b2d2      	uxtb	r2, r2
 8007c4c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	330d      	adds	r3, #13
 8007c52:	7819      	ldrb	r1, [r3, #0]
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	330d      	adds	r3, #13
 8007c58:	781a      	ldrb	r2, [r3, #0]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	330d      	adds	r3, #13
 8007c5e:	404a      	eors	r2, r1
 8007c60:	b2d2      	uxtb	r2, r2
 8007c62:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	330e      	adds	r3, #14
 8007c68:	7819      	ldrb	r1, [r3, #0]
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	330e      	adds	r3, #14
 8007c6e:	781a      	ldrb	r2, [r3, #0]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	330e      	adds	r3, #14
 8007c74:	404a      	eors	r2, r1
 8007c76:	b2d2      	uxtb	r2, r2
 8007c78:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	330f      	adds	r3, #15
 8007c7e:	7819      	ldrb	r1, [r3, #0]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	330f      	adds	r3, #15
 8007c84:	781a      	ldrb	r2, [r3, #0]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	330f      	adds	r3, #15
 8007c8a:	404a      	eors	r2, r1
 8007c8c:	b2d2      	uxtb	r2, r2
 8007c8e:	701a      	strb	r2, [r3, #0]
#endif
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	781a      	ldrb	r2, [r3, #0]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	4053      	eors	r3, r2
 8007cb2:	b2da      	uxtb	r2, r3
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	7819      	ldrb	r1, [r3, #0]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	781a      	ldrb	r2, [r3, #0]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	404a      	eors	r2, r1
 8007cca:	b2d2      	uxtb	r2, r2
 8007ccc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	3302      	adds	r3, #2
 8007cd2:	7819      	ldrb	r1, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	3302      	adds	r3, #2
 8007cd8:	781a      	ldrb	r2, [r3, #0]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	3302      	adds	r3, #2
 8007cde:	404a      	eors	r2, r1
 8007ce0:	b2d2      	uxtb	r2, r2
 8007ce2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	3303      	adds	r3, #3
 8007ce8:	7819      	ldrb	r1, [r3, #0]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	3303      	adds	r3, #3
 8007cee:	781a      	ldrb	r2, [r3, #0]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	3303      	adds	r3, #3
 8007cf4:	404a      	eors	r2, r1
 8007cf6:	b2d2      	uxtb	r2, r2
 8007cf8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	7819      	ldrb	r1, [r3, #0]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	3304      	adds	r3, #4
 8007d04:	781a      	ldrb	r2, [r3, #0]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	3304      	adds	r3, #4
 8007d0a:	404a      	eors	r2, r1
 8007d0c:	b2d2      	uxtb	r2, r2
 8007d0e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	3305      	adds	r3, #5
 8007d14:	7819      	ldrb	r1, [r3, #0]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	3305      	adds	r3, #5
 8007d1a:	781a      	ldrb	r2, [r3, #0]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	3305      	adds	r3, #5
 8007d20:	404a      	eors	r2, r1
 8007d22:	b2d2      	uxtb	r2, r2
 8007d24:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	3306      	adds	r3, #6
 8007d2a:	7819      	ldrb	r1, [r3, #0]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	3306      	adds	r3, #6
 8007d30:	781a      	ldrb	r2, [r3, #0]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	3306      	adds	r3, #6
 8007d36:	404a      	eors	r2, r1
 8007d38:	b2d2      	uxtb	r2, r2
 8007d3a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	3307      	adds	r3, #7
 8007d40:	7819      	ldrb	r1, [r3, #0]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	3307      	adds	r3, #7
 8007d46:	781a      	ldrb	r2, [r3, #0]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	3307      	adds	r3, #7
 8007d4c:	404a      	eors	r2, r1
 8007d4e:	b2d2      	uxtb	r2, r2
 8007d50:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	3308      	adds	r3, #8
 8007d56:	7819      	ldrb	r1, [r3, #0]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	3308      	adds	r3, #8
 8007d5c:	781a      	ldrb	r2, [r3, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	3308      	adds	r3, #8
 8007d62:	404a      	eors	r2, r1
 8007d64:	b2d2      	uxtb	r2, r2
 8007d66:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	3309      	adds	r3, #9
 8007d6c:	7819      	ldrb	r1, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	3309      	adds	r3, #9
 8007d72:	781a      	ldrb	r2, [r3, #0]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	3309      	adds	r3, #9
 8007d78:	404a      	eors	r2, r1
 8007d7a:	b2d2      	uxtb	r2, r2
 8007d7c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	330a      	adds	r3, #10
 8007d82:	7819      	ldrb	r1, [r3, #0]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	330a      	adds	r3, #10
 8007d88:	781a      	ldrb	r2, [r3, #0]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	330a      	adds	r3, #10
 8007d8e:	404a      	eors	r2, r1
 8007d90:	b2d2      	uxtb	r2, r2
 8007d92:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	330b      	adds	r3, #11
 8007d98:	7819      	ldrb	r1, [r3, #0]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	330b      	adds	r3, #11
 8007d9e:	781a      	ldrb	r2, [r3, #0]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	330b      	adds	r3, #11
 8007da4:	404a      	eors	r2, r1
 8007da6:	b2d2      	uxtb	r2, r2
 8007da8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	330c      	adds	r3, #12
 8007dae:	7819      	ldrb	r1, [r3, #0]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	330c      	adds	r3, #12
 8007db4:	781a      	ldrb	r2, [r3, #0]
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	330c      	adds	r3, #12
 8007dba:	404a      	eors	r2, r1
 8007dbc:	b2d2      	uxtb	r2, r2
 8007dbe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	330d      	adds	r3, #13
 8007dc4:	7819      	ldrb	r1, [r3, #0]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	330d      	adds	r3, #13
 8007dca:	781a      	ldrb	r2, [r3, #0]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	330d      	adds	r3, #13
 8007dd0:	404a      	eors	r2, r1
 8007dd2:	b2d2      	uxtb	r2, r2
 8007dd4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	330e      	adds	r3, #14
 8007dda:	7819      	ldrb	r1, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	330e      	adds	r3, #14
 8007de0:	781a      	ldrb	r2, [r3, #0]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	330e      	adds	r3, #14
 8007de6:	404a      	eors	r2, r1
 8007de8:	b2d2      	uxtb	r2, r2
 8007dea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	330f      	adds	r3, #15
 8007df0:	7819      	ldrb	r1, [r3, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	330f      	adds	r3, #15
 8007df6:	781a      	ldrb	r2, [r3, #0]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	330f      	adds	r3, #15
 8007dfc:	404a      	eors	r2, r1
 8007dfe:	b2d2      	uxtb	r2, r2
 8007e00:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8007e02:	bf00      	nop
 8007e04:	3714      	adds	r7, #20
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b082      	sub	sp, #8
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
 8007e16:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 8007e18:	6839      	ldr	r1, [r7, #0]
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f7ff fe86 	bl	8007b2c <xor_block>
}
 8007e20:	bf00      	nop
 8007e22:	3708      	adds	r7, #8
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	461a      	mov	r2, r3
 8007e36:	4b48      	ldr	r3, [pc, #288]	@ (8007f58 <shift_sub_rows+0x130>)
 8007e38:	5c9a      	ldrb	r2, [r3, r2]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	701a      	strb	r2, [r3, #0]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	3304      	adds	r3, #4
 8007e42:	781b      	ldrb	r3, [r3, #0]
 8007e44:	4619      	mov	r1, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	3304      	adds	r3, #4
 8007e4a:	4a43      	ldr	r2, [pc, #268]	@ (8007f58 <shift_sub_rows+0x130>)
 8007e4c:	5c52      	ldrb	r2, [r2, r1]
 8007e4e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	3308      	adds	r3, #8
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	4619      	mov	r1, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	3308      	adds	r3, #8
 8007e5c:	4a3e      	ldr	r2, [pc, #248]	@ (8007f58 <shift_sub_rows+0x130>)
 8007e5e:	5c52      	ldrb	r2, [r2, r1]
 8007e60:	701a      	strb	r2, [r3, #0]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	330c      	adds	r3, #12
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	4619      	mov	r1, r3
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	330c      	adds	r3, #12
 8007e6e:	4a3a      	ldr	r2, [pc, #232]	@ (8007f58 <shift_sub_rows+0x130>)
 8007e70:	5c52      	ldrb	r2, [r2, r1]
 8007e72:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	785b      	ldrb	r3, [r3, #1]
 8007e78:	73fb      	strb	r3, [r7, #15]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	3305      	adds	r3, #5
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	4619      	mov	r1, r3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	3301      	adds	r3, #1
 8007e86:	4a34      	ldr	r2, [pc, #208]	@ (8007f58 <shift_sub_rows+0x130>)
 8007e88:	5c52      	ldrb	r2, [r2, r1]
 8007e8a:	701a      	strb	r2, [r3, #0]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	3309      	adds	r3, #9
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	4619      	mov	r1, r3
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	3305      	adds	r3, #5
 8007e98:	4a2f      	ldr	r2, [pc, #188]	@ (8007f58 <shift_sub_rows+0x130>)
 8007e9a:	5c52      	ldrb	r2, [r2, r1]
 8007e9c:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	330d      	adds	r3, #13
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	3309      	adds	r3, #9
 8007eaa:	4a2b      	ldr	r2, [pc, #172]	@ (8007f58 <shift_sub_rows+0x130>)
 8007eac:	5c52      	ldrb	r2, [r2, r1]
 8007eae:	701a      	strb	r2, [r3, #0]
 8007eb0:	7bfa      	ldrb	r2, [r7, #15]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	330d      	adds	r3, #13
 8007eb6:	4928      	ldr	r1, [pc, #160]	@ (8007f58 <shift_sub_rows+0x130>)
 8007eb8:	5c8a      	ldrb	r2, [r1, r2]
 8007eba:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	789b      	ldrb	r3, [r3, #2]
 8007ec0:	73fb      	strb	r3, [r7, #15]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	330a      	adds	r3, #10
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	4619      	mov	r1, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	3302      	adds	r3, #2
 8007ece:	4a22      	ldr	r2, [pc, #136]	@ (8007f58 <shift_sub_rows+0x130>)
 8007ed0:	5c52      	ldrb	r2, [r2, r1]
 8007ed2:	701a      	strb	r2, [r3, #0]
 8007ed4:	7bfa      	ldrb	r2, [r7, #15]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	330a      	adds	r3, #10
 8007eda:	491f      	ldr	r1, [pc, #124]	@ (8007f58 <shift_sub_rows+0x130>)
 8007edc:	5c8a      	ldrb	r2, [r1, r2]
 8007ede:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	799b      	ldrb	r3, [r3, #6]
 8007ee4:	73fb      	strb	r3, [r7, #15]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	330e      	adds	r3, #14
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	4619      	mov	r1, r3
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	3306      	adds	r3, #6
 8007ef2:	4a19      	ldr	r2, [pc, #100]	@ (8007f58 <shift_sub_rows+0x130>)
 8007ef4:	5c52      	ldrb	r2, [r2, r1]
 8007ef6:	701a      	strb	r2, [r3, #0]
 8007ef8:	7bfa      	ldrb	r2, [r7, #15]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	330e      	adds	r3, #14
 8007efe:	4916      	ldr	r1, [pc, #88]	@ (8007f58 <shift_sub_rows+0x130>)
 8007f00:	5c8a      	ldrb	r2, [r1, r2]
 8007f02:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	7bdb      	ldrb	r3, [r3, #15]
 8007f08:	73fb      	strb	r3, [r7, #15]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	330b      	adds	r3, #11
 8007f0e:	781b      	ldrb	r3, [r3, #0]
 8007f10:	4619      	mov	r1, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	330f      	adds	r3, #15
 8007f16:	4a10      	ldr	r2, [pc, #64]	@ (8007f58 <shift_sub_rows+0x130>)
 8007f18:	5c52      	ldrb	r2, [r2, r1]
 8007f1a:	701a      	strb	r2, [r3, #0]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	3307      	adds	r3, #7
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	4619      	mov	r1, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	330b      	adds	r3, #11
 8007f28:	4a0b      	ldr	r2, [pc, #44]	@ (8007f58 <shift_sub_rows+0x130>)
 8007f2a:	5c52      	ldrb	r2, [r2, r1]
 8007f2c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	3303      	adds	r3, #3
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	4619      	mov	r1, r3
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	3307      	adds	r3, #7
 8007f3a:	4a07      	ldr	r2, [pc, #28]	@ (8007f58 <shift_sub_rows+0x130>)
 8007f3c:	5c52      	ldrb	r2, [r2, r1]
 8007f3e:	701a      	strb	r2, [r3, #0]
 8007f40:	7bfa      	ldrb	r2, [r7, #15]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	3303      	adds	r3, #3
 8007f46:	4904      	ldr	r1, [pc, #16]	@ (8007f58 <shift_sub_rows+0x130>)
 8007f48:	5c8a      	ldrb	r2, [r1, r2]
 8007f4a:	701a      	strb	r2, [r3, #0]
}
 8007f4c:	bf00      	nop
 8007f4e:	3714      	adds	r7, #20
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr
 8007f58:	0802d914 	.word	0x0802d914

08007f5c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns(uint8_t dt[N_BLOCK])
  {
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b086      	sub	sp, #24
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
	uint8_t st[N_BLOCK];
    block_copy(st, dt);
 8007f64:	f107 0308 	add.w	r3, r7, #8
 8007f68:	6879      	ldr	r1, [r7, #4]
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f7ff fd68 	bl	8007a40 <copy_block>
#else
  static void mix_sub_columns(uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK])
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8007f70:	7a3b      	ldrb	r3, [r7, #8]
 8007f72:	461a      	mov	r2, r3
 8007f74:	4b9a      	ldr	r3, [pc, #616]	@ (80081e0 <mix_sub_columns+0x284>)
 8007f76:	5c9a      	ldrb	r2, [r3, r2]
 8007f78:	7b7b      	ldrb	r3, [r7, #13]
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	4b99      	ldr	r3, [pc, #612]	@ (80081e4 <mix_sub_columns+0x288>)
 8007f7e:	5c5b      	ldrb	r3, [r3, r1]
 8007f80:	4053      	eors	r3, r2
 8007f82:	b2da      	uxtb	r2, r3
 8007f84:	7cbb      	ldrb	r3, [r7, #18]
 8007f86:	4619      	mov	r1, r3
 8007f88:	4b97      	ldr	r3, [pc, #604]	@ (80081e8 <mix_sub_columns+0x28c>)
 8007f8a:	5c5b      	ldrb	r3, [r3, r1]
 8007f8c:	4053      	eors	r3, r2
 8007f8e:	b2da      	uxtb	r2, r3
 8007f90:	7dfb      	ldrb	r3, [r7, #23]
 8007f92:	4619      	mov	r1, r3
 8007f94:	4b94      	ldr	r3, [pc, #592]	@ (80081e8 <mix_sub_columns+0x28c>)
 8007f96:	5c5b      	ldrb	r3, [r3, r1]
 8007f98:	4053      	eors	r3, r2
 8007f9a:	b2da      	uxtb	r2, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8007fa0:	7a3b      	ldrb	r3, [r7, #8]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	4b90      	ldr	r3, [pc, #576]	@ (80081e8 <mix_sub_columns+0x28c>)
 8007fa6:	5c9a      	ldrb	r2, [r3, r2]
 8007fa8:	7b7b      	ldrb	r3, [r7, #13]
 8007faa:	4619      	mov	r1, r3
 8007fac:	4b8c      	ldr	r3, [pc, #560]	@ (80081e0 <mix_sub_columns+0x284>)
 8007fae:	5c5b      	ldrb	r3, [r3, r1]
 8007fb0:	4053      	eors	r3, r2
 8007fb2:	b2da      	uxtb	r2, r3
 8007fb4:	7cbb      	ldrb	r3, [r7, #18]
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	4b8a      	ldr	r3, [pc, #552]	@ (80081e4 <mix_sub_columns+0x288>)
 8007fba:	5c5b      	ldrb	r3, [r3, r1]
 8007fbc:	4053      	eors	r3, r2
 8007fbe:	b2d9      	uxtb	r1, r3
 8007fc0:	7dfb      	ldrb	r3, [r7, #23]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	4b88      	ldr	r3, [pc, #544]	@ (80081e8 <mix_sub_columns+0x28c>)
 8007fc6:	5c9a      	ldrb	r2, [r3, r2]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	404a      	eors	r2, r1
 8007fce:	b2d2      	uxtb	r2, r2
 8007fd0:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8007fd2:	7a3b      	ldrb	r3, [r7, #8]
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	4b84      	ldr	r3, [pc, #528]	@ (80081e8 <mix_sub_columns+0x28c>)
 8007fd8:	5c9a      	ldrb	r2, [r3, r2]
 8007fda:	7b7b      	ldrb	r3, [r7, #13]
 8007fdc:	4619      	mov	r1, r3
 8007fde:	4b82      	ldr	r3, [pc, #520]	@ (80081e8 <mix_sub_columns+0x28c>)
 8007fe0:	5c5b      	ldrb	r3, [r3, r1]
 8007fe2:	4053      	eors	r3, r2
 8007fe4:	b2da      	uxtb	r2, r3
 8007fe6:	7cbb      	ldrb	r3, [r7, #18]
 8007fe8:	4619      	mov	r1, r3
 8007fea:	4b7d      	ldr	r3, [pc, #500]	@ (80081e0 <mix_sub_columns+0x284>)
 8007fec:	5c5b      	ldrb	r3, [r3, r1]
 8007fee:	4053      	eors	r3, r2
 8007ff0:	b2d9      	uxtb	r1, r3
 8007ff2:	7dfb      	ldrb	r3, [r7, #23]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	4b7b      	ldr	r3, [pc, #492]	@ (80081e4 <mix_sub_columns+0x288>)
 8007ff8:	5c9a      	ldrb	r2, [r3, r2]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	3302      	adds	r3, #2
 8007ffe:	404a      	eors	r2, r1
 8008000:	b2d2      	uxtb	r2, r2
 8008002:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8008004:	7a3b      	ldrb	r3, [r7, #8]
 8008006:	461a      	mov	r2, r3
 8008008:	4b76      	ldr	r3, [pc, #472]	@ (80081e4 <mix_sub_columns+0x288>)
 800800a:	5c9a      	ldrb	r2, [r3, r2]
 800800c:	7b7b      	ldrb	r3, [r7, #13]
 800800e:	4619      	mov	r1, r3
 8008010:	4b75      	ldr	r3, [pc, #468]	@ (80081e8 <mix_sub_columns+0x28c>)
 8008012:	5c5b      	ldrb	r3, [r3, r1]
 8008014:	4053      	eors	r3, r2
 8008016:	b2da      	uxtb	r2, r3
 8008018:	7cbb      	ldrb	r3, [r7, #18]
 800801a:	4619      	mov	r1, r3
 800801c:	4b72      	ldr	r3, [pc, #456]	@ (80081e8 <mix_sub_columns+0x28c>)
 800801e:	5c5b      	ldrb	r3, [r3, r1]
 8008020:	4053      	eors	r3, r2
 8008022:	b2d9      	uxtb	r1, r3
 8008024:	7dfb      	ldrb	r3, [r7, #23]
 8008026:	461a      	mov	r2, r3
 8008028:	4b6d      	ldr	r3, [pc, #436]	@ (80081e0 <mix_sub_columns+0x284>)
 800802a:	5c9a      	ldrb	r2, [r3, r2]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	3303      	adds	r3, #3
 8008030:	404a      	eors	r2, r1
 8008032:	b2d2      	uxtb	r2, r2
 8008034:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8008036:	7b3b      	ldrb	r3, [r7, #12]
 8008038:	461a      	mov	r2, r3
 800803a:	4b69      	ldr	r3, [pc, #420]	@ (80081e0 <mix_sub_columns+0x284>)
 800803c:	5c9a      	ldrb	r2, [r3, r2]
 800803e:	7c7b      	ldrb	r3, [r7, #17]
 8008040:	4619      	mov	r1, r3
 8008042:	4b68      	ldr	r3, [pc, #416]	@ (80081e4 <mix_sub_columns+0x288>)
 8008044:	5c5b      	ldrb	r3, [r3, r1]
 8008046:	4053      	eors	r3, r2
 8008048:	b2da      	uxtb	r2, r3
 800804a:	7dbb      	ldrb	r3, [r7, #22]
 800804c:	4619      	mov	r1, r3
 800804e:	4b66      	ldr	r3, [pc, #408]	@ (80081e8 <mix_sub_columns+0x28c>)
 8008050:	5c5b      	ldrb	r3, [r3, r1]
 8008052:	4053      	eors	r3, r2
 8008054:	b2d9      	uxtb	r1, r3
 8008056:	7afb      	ldrb	r3, [r7, #11]
 8008058:	461a      	mov	r2, r3
 800805a:	4b63      	ldr	r3, [pc, #396]	@ (80081e8 <mix_sub_columns+0x28c>)
 800805c:	5c9a      	ldrb	r2, [r3, r2]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	3304      	adds	r3, #4
 8008062:	404a      	eors	r2, r1
 8008064:	b2d2      	uxtb	r2, r2
 8008066:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8008068:	7b3b      	ldrb	r3, [r7, #12]
 800806a:	461a      	mov	r2, r3
 800806c:	4b5e      	ldr	r3, [pc, #376]	@ (80081e8 <mix_sub_columns+0x28c>)
 800806e:	5c9a      	ldrb	r2, [r3, r2]
 8008070:	7c7b      	ldrb	r3, [r7, #17]
 8008072:	4619      	mov	r1, r3
 8008074:	4b5a      	ldr	r3, [pc, #360]	@ (80081e0 <mix_sub_columns+0x284>)
 8008076:	5c5b      	ldrb	r3, [r3, r1]
 8008078:	4053      	eors	r3, r2
 800807a:	b2da      	uxtb	r2, r3
 800807c:	7dbb      	ldrb	r3, [r7, #22]
 800807e:	4619      	mov	r1, r3
 8008080:	4b58      	ldr	r3, [pc, #352]	@ (80081e4 <mix_sub_columns+0x288>)
 8008082:	5c5b      	ldrb	r3, [r3, r1]
 8008084:	4053      	eors	r3, r2
 8008086:	b2d9      	uxtb	r1, r3
 8008088:	7afb      	ldrb	r3, [r7, #11]
 800808a:	461a      	mov	r2, r3
 800808c:	4b56      	ldr	r3, [pc, #344]	@ (80081e8 <mix_sub_columns+0x28c>)
 800808e:	5c9a      	ldrb	r2, [r3, r2]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	3305      	adds	r3, #5
 8008094:	404a      	eors	r2, r1
 8008096:	b2d2      	uxtb	r2, r2
 8008098:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800809a:	7b3b      	ldrb	r3, [r7, #12]
 800809c:	461a      	mov	r2, r3
 800809e:	4b52      	ldr	r3, [pc, #328]	@ (80081e8 <mix_sub_columns+0x28c>)
 80080a0:	5c9a      	ldrb	r2, [r3, r2]
 80080a2:	7c7b      	ldrb	r3, [r7, #17]
 80080a4:	4619      	mov	r1, r3
 80080a6:	4b50      	ldr	r3, [pc, #320]	@ (80081e8 <mix_sub_columns+0x28c>)
 80080a8:	5c5b      	ldrb	r3, [r3, r1]
 80080aa:	4053      	eors	r3, r2
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	7dbb      	ldrb	r3, [r7, #22]
 80080b0:	4619      	mov	r1, r3
 80080b2:	4b4b      	ldr	r3, [pc, #300]	@ (80081e0 <mix_sub_columns+0x284>)
 80080b4:	5c5b      	ldrb	r3, [r3, r1]
 80080b6:	4053      	eors	r3, r2
 80080b8:	b2d9      	uxtb	r1, r3
 80080ba:	7afb      	ldrb	r3, [r7, #11]
 80080bc:	461a      	mov	r2, r3
 80080be:	4b49      	ldr	r3, [pc, #292]	@ (80081e4 <mix_sub_columns+0x288>)
 80080c0:	5c9a      	ldrb	r2, [r3, r2]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	3306      	adds	r3, #6
 80080c6:	404a      	eors	r2, r1
 80080c8:	b2d2      	uxtb	r2, r2
 80080ca:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 80080cc:	7b3b      	ldrb	r3, [r7, #12]
 80080ce:	461a      	mov	r2, r3
 80080d0:	4b44      	ldr	r3, [pc, #272]	@ (80081e4 <mix_sub_columns+0x288>)
 80080d2:	5c9a      	ldrb	r2, [r3, r2]
 80080d4:	7c7b      	ldrb	r3, [r7, #17]
 80080d6:	4619      	mov	r1, r3
 80080d8:	4b43      	ldr	r3, [pc, #268]	@ (80081e8 <mix_sub_columns+0x28c>)
 80080da:	5c5b      	ldrb	r3, [r3, r1]
 80080dc:	4053      	eors	r3, r2
 80080de:	b2da      	uxtb	r2, r3
 80080e0:	7dbb      	ldrb	r3, [r7, #22]
 80080e2:	4619      	mov	r1, r3
 80080e4:	4b40      	ldr	r3, [pc, #256]	@ (80081e8 <mix_sub_columns+0x28c>)
 80080e6:	5c5b      	ldrb	r3, [r3, r1]
 80080e8:	4053      	eors	r3, r2
 80080ea:	b2d9      	uxtb	r1, r3
 80080ec:	7afb      	ldrb	r3, [r7, #11]
 80080ee:	461a      	mov	r2, r3
 80080f0:	4b3b      	ldr	r3, [pc, #236]	@ (80081e0 <mix_sub_columns+0x284>)
 80080f2:	5c9a      	ldrb	r2, [r3, r2]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	3307      	adds	r3, #7
 80080f8:	404a      	eors	r2, r1
 80080fa:	b2d2      	uxtb	r2, r2
 80080fc:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 80080fe:	7c3b      	ldrb	r3, [r7, #16]
 8008100:	461a      	mov	r2, r3
 8008102:	4b37      	ldr	r3, [pc, #220]	@ (80081e0 <mix_sub_columns+0x284>)
 8008104:	5c9a      	ldrb	r2, [r3, r2]
 8008106:	7d7b      	ldrb	r3, [r7, #21]
 8008108:	4619      	mov	r1, r3
 800810a:	4b36      	ldr	r3, [pc, #216]	@ (80081e4 <mix_sub_columns+0x288>)
 800810c:	5c5b      	ldrb	r3, [r3, r1]
 800810e:	4053      	eors	r3, r2
 8008110:	b2da      	uxtb	r2, r3
 8008112:	7abb      	ldrb	r3, [r7, #10]
 8008114:	4619      	mov	r1, r3
 8008116:	4b34      	ldr	r3, [pc, #208]	@ (80081e8 <mix_sub_columns+0x28c>)
 8008118:	5c5b      	ldrb	r3, [r3, r1]
 800811a:	4053      	eors	r3, r2
 800811c:	b2d9      	uxtb	r1, r3
 800811e:	7bfb      	ldrb	r3, [r7, #15]
 8008120:	461a      	mov	r2, r3
 8008122:	4b31      	ldr	r3, [pc, #196]	@ (80081e8 <mix_sub_columns+0x28c>)
 8008124:	5c9a      	ldrb	r2, [r3, r2]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	3308      	adds	r3, #8
 800812a:	404a      	eors	r2, r1
 800812c:	b2d2      	uxtb	r2, r2
 800812e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8008130:	7c3b      	ldrb	r3, [r7, #16]
 8008132:	461a      	mov	r2, r3
 8008134:	4b2c      	ldr	r3, [pc, #176]	@ (80081e8 <mix_sub_columns+0x28c>)
 8008136:	5c9a      	ldrb	r2, [r3, r2]
 8008138:	7d7b      	ldrb	r3, [r7, #21]
 800813a:	4619      	mov	r1, r3
 800813c:	4b28      	ldr	r3, [pc, #160]	@ (80081e0 <mix_sub_columns+0x284>)
 800813e:	5c5b      	ldrb	r3, [r3, r1]
 8008140:	4053      	eors	r3, r2
 8008142:	b2da      	uxtb	r2, r3
 8008144:	7abb      	ldrb	r3, [r7, #10]
 8008146:	4619      	mov	r1, r3
 8008148:	4b26      	ldr	r3, [pc, #152]	@ (80081e4 <mix_sub_columns+0x288>)
 800814a:	5c5b      	ldrb	r3, [r3, r1]
 800814c:	4053      	eors	r3, r2
 800814e:	b2d9      	uxtb	r1, r3
 8008150:	7bfb      	ldrb	r3, [r7, #15]
 8008152:	461a      	mov	r2, r3
 8008154:	4b24      	ldr	r3, [pc, #144]	@ (80081e8 <mix_sub_columns+0x28c>)
 8008156:	5c9a      	ldrb	r2, [r3, r2]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	3309      	adds	r3, #9
 800815c:	404a      	eors	r2, r1
 800815e:	b2d2      	uxtb	r2, r2
 8008160:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8008162:	7c3b      	ldrb	r3, [r7, #16]
 8008164:	461a      	mov	r2, r3
 8008166:	4b20      	ldr	r3, [pc, #128]	@ (80081e8 <mix_sub_columns+0x28c>)
 8008168:	5c9a      	ldrb	r2, [r3, r2]
 800816a:	7d7b      	ldrb	r3, [r7, #21]
 800816c:	4619      	mov	r1, r3
 800816e:	4b1e      	ldr	r3, [pc, #120]	@ (80081e8 <mix_sub_columns+0x28c>)
 8008170:	5c5b      	ldrb	r3, [r3, r1]
 8008172:	4053      	eors	r3, r2
 8008174:	b2da      	uxtb	r2, r3
 8008176:	7abb      	ldrb	r3, [r7, #10]
 8008178:	4619      	mov	r1, r3
 800817a:	4b19      	ldr	r3, [pc, #100]	@ (80081e0 <mix_sub_columns+0x284>)
 800817c:	5c5b      	ldrb	r3, [r3, r1]
 800817e:	4053      	eors	r3, r2
 8008180:	b2d9      	uxtb	r1, r3
 8008182:	7bfb      	ldrb	r3, [r7, #15]
 8008184:	461a      	mov	r2, r3
 8008186:	4b17      	ldr	r3, [pc, #92]	@ (80081e4 <mix_sub_columns+0x288>)
 8008188:	5c9a      	ldrb	r2, [r3, r2]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	330a      	adds	r3, #10
 800818e:	404a      	eors	r2, r1
 8008190:	b2d2      	uxtb	r2, r2
 8008192:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8008194:	7c3b      	ldrb	r3, [r7, #16]
 8008196:	461a      	mov	r2, r3
 8008198:	4b12      	ldr	r3, [pc, #72]	@ (80081e4 <mix_sub_columns+0x288>)
 800819a:	5c9a      	ldrb	r2, [r3, r2]
 800819c:	7d7b      	ldrb	r3, [r7, #21]
 800819e:	4619      	mov	r1, r3
 80081a0:	4b11      	ldr	r3, [pc, #68]	@ (80081e8 <mix_sub_columns+0x28c>)
 80081a2:	5c5b      	ldrb	r3, [r3, r1]
 80081a4:	4053      	eors	r3, r2
 80081a6:	b2da      	uxtb	r2, r3
 80081a8:	7abb      	ldrb	r3, [r7, #10]
 80081aa:	4619      	mov	r1, r3
 80081ac:	4b0e      	ldr	r3, [pc, #56]	@ (80081e8 <mix_sub_columns+0x28c>)
 80081ae:	5c5b      	ldrb	r3, [r3, r1]
 80081b0:	4053      	eors	r3, r2
 80081b2:	b2d9      	uxtb	r1, r3
 80081b4:	7bfb      	ldrb	r3, [r7, #15]
 80081b6:	461a      	mov	r2, r3
 80081b8:	4b09      	ldr	r3, [pc, #36]	@ (80081e0 <mix_sub_columns+0x284>)
 80081ba:	5c9a      	ldrb	r2, [r3, r2]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	330b      	adds	r3, #11
 80081c0:	404a      	eors	r2, r1
 80081c2:	b2d2      	uxtb	r2, r2
 80081c4:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 80081c6:	7d3b      	ldrb	r3, [r7, #20]
 80081c8:	461a      	mov	r2, r3
 80081ca:	4b05      	ldr	r3, [pc, #20]	@ (80081e0 <mix_sub_columns+0x284>)
 80081cc:	5c9a      	ldrb	r2, [r3, r2]
 80081ce:	7a7b      	ldrb	r3, [r7, #9]
 80081d0:	4619      	mov	r1, r3
 80081d2:	4b04      	ldr	r3, [pc, #16]	@ (80081e4 <mix_sub_columns+0x288>)
 80081d4:	5c5b      	ldrb	r3, [r3, r1]
 80081d6:	4053      	eors	r3, r2
 80081d8:	b2da      	uxtb	r2, r3
 80081da:	7bbb      	ldrb	r3, [r7, #14]
 80081dc:	4619      	mov	r1, r3
 80081de:	e005      	b.n	80081ec <mix_sub_columns+0x290>
 80081e0:	0802da14 	.word	0x0802da14
 80081e4:	0802db14 	.word	0x0802db14
 80081e8:	0802d914 	.word	0x0802d914
 80081ec:	4b2d      	ldr	r3, [pc, #180]	@ (80082a4 <mix_sub_columns+0x348>)
 80081ee:	5c5b      	ldrb	r3, [r3, r1]
 80081f0:	4053      	eors	r3, r2
 80081f2:	b2d9      	uxtb	r1, r3
 80081f4:	7cfb      	ldrb	r3, [r7, #19]
 80081f6:	461a      	mov	r2, r3
 80081f8:	4b2a      	ldr	r3, [pc, #168]	@ (80082a4 <mix_sub_columns+0x348>)
 80081fa:	5c9a      	ldrb	r2, [r3, r2]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	330c      	adds	r3, #12
 8008200:	404a      	eors	r2, r1
 8008202:	b2d2      	uxtb	r2, r2
 8008204:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8008206:	7d3b      	ldrb	r3, [r7, #20]
 8008208:	461a      	mov	r2, r3
 800820a:	4b26      	ldr	r3, [pc, #152]	@ (80082a4 <mix_sub_columns+0x348>)
 800820c:	5c9a      	ldrb	r2, [r3, r2]
 800820e:	7a7b      	ldrb	r3, [r7, #9]
 8008210:	4619      	mov	r1, r3
 8008212:	4b25      	ldr	r3, [pc, #148]	@ (80082a8 <mix_sub_columns+0x34c>)
 8008214:	5c5b      	ldrb	r3, [r3, r1]
 8008216:	4053      	eors	r3, r2
 8008218:	b2da      	uxtb	r2, r3
 800821a:	7bbb      	ldrb	r3, [r7, #14]
 800821c:	4619      	mov	r1, r3
 800821e:	4b23      	ldr	r3, [pc, #140]	@ (80082ac <mix_sub_columns+0x350>)
 8008220:	5c5b      	ldrb	r3, [r3, r1]
 8008222:	4053      	eors	r3, r2
 8008224:	b2d9      	uxtb	r1, r3
 8008226:	7cfb      	ldrb	r3, [r7, #19]
 8008228:	461a      	mov	r2, r3
 800822a:	4b1e      	ldr	r3, [pc, #120]	@ (80082a4 <mix_sub_columns+0x348>)
 800822c:	5c9a      	ldrb	r2, [r3, r2]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	330d      	adds	r3, #13
 8008232:	404a      	eors	r2, r1
 8008234:	b2d2      	uxtb	r2, r2
 8008236:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8008238:	7d3b      	ldrb	r3, [r7, #20]
 800823a:	461a      	mov	r2, r3
 800823c:	4b19      	ldr	r3, [pc, #100]	@ (80082a4 <mix_sub_columns+0x348>)
 800823e:	5c9a      	ldrb	r2, [r3, r2]
 8008240:	7a7b      	ldrb	r3, [r7, #9]
 8008242:	4619      	mov	r1, r3
 8008244:	4b17      	ldr	r3, [pc, #92]	@ (80082a4 <mix_sub_columns+0x348>)
 8008246:	5c5b      	ldrb	r3, [r3, r1]
 8008248:	4053      	eors	r3, r2
 800824a:	b2da      	uxtb	r2, r3
 800824c:	7bbb      	ldrb	r3, [r7, #14]
 800824e:	4619      	mov	r1, r3
 8008250:	4b15      	ldr	r3, [pc, #84]	@ (80082a8 <mix_sub_columns+0x34c>)
 8008252:	5c5b      	ldrb	r3, [r3, r1]
 8008254:	4053      	eors	r3, r2
 8008256:	b2d9      	uxtb	r1, r3
 8008258:	7cfb      	ldrb	r3, [r7, #19]
 800825a:	461a      	mov	r2, r3
 800825c:	4b13      	ldr	r3, [pc, #76]	@ (80082ac <mix_sub_columns+0x350>)
 800825e:	5c9a      	ldrb	r2, [r3, r2]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	330e      	adds	r3, #14
 8008264:	404a      	eors	r2, r1
 8008266:	b2d2      	uxtb	r2, r2
 8008268:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800826a:	7d3b      	ldrb	r3, [r7, #20]
 800826c:	461a      	mov	r2, r3
 800826e:	4b0f      	ldr	r3, [pc, #60]	@ (80082ac <mix_sub_columns+0x350>)
 8008270:	5c9a      	ldrb	r2, [r3, r2]
 8008272:	7a7b      	ldrb	r3, [r7, #9]
 8008274:	4619      	mov	r1, r3
 8008276:	4b0b      	ldr	r3, [pc, #44]	@ (80082a4 <mix_sub_columns+0x348>)
 8008278:	5c5b      	ldrb	r3, [r3, r1]
 800827a:	4053      	eors	r3, r2
 800827c:	b2da      	uxtb	r2, r3
 800827e:	7bbb      	ldrb	r3, [r7, #14]
 8008280:	4619      	mov	r1, r3
 8008282:	4b08      	ldr	r3, [pc, #32]	@ (80082a4 <mix_sub_columns+0x348>)
 8008284:	5c5b      	ldrb	r3, [r3, r1]
 8008286:	4053      	eors	r3, r2
 8008288:	b2d9      	uxtb	r1, r3
 800828a:	7cfb      	ldrb	r3, [r7, #19]
 800828c:	461a      	mov	r2, r3
 800828e:	4b06      	ldr	r3, [pc, #24]	@ (80082a8 <mix_sub_columns+0x34c>)
 8008290:	5c9a      	ldrb	r2, [r3, r2]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	330f      	adds	r3, #15
 8008296:	404a      	eors	r2, r1
 8008298:	b2d2      	uxtb	r2, r2
 800829a:	701a      	strb	r2, [r3, #0]
  }
 800829c:	bf00      	nop
 800829e:	3718      	adds	r7, #24
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	0802d914 	.word	0x0802d914
 80082a8:	0802da14 	.word	0x0802da14
 80082ac:	0802db14 	.word	0x0802db14

080082b0 <aes_set_key>:
#if defined (AES_ENC_PREKEYED) || defined (AES_DEC_PREKEYED)

/*  Set the cipher key for the pre-keyed version */

return_type aes_set_key(const uint8_t key[], length_type keylen, aes_context ctx[1])
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	460b      	mov	r3, r1
 80082ba:	607a      	str	r2, [r7, #4]
 80082bc:	72fb      	strb	r3, [r7, #11]
  uint8_t cc, rc, hi;
  switch (keylen)
 80082be:	7afb      	ldrb	r3, [r7, #11]
 80082c0:	3b10      	subs	r3, #16
 80082c2:	2b10      	cmp	r3, #16
 80082c4:	bf8c      	ite	hi
 80082c6:	2201      	movhi	r2, #1
 80082c8:	2200      	movls	r2, #0
 80082ca:	b2d2      	uxtb	r2, r2
 80082cc:	2a00      	cmp	r2, #0
 80082ce:	d10b      	bne.n	80082e8 <aes_set_key+0x38>
 80082d0:	4a64      	ldr	r2, [pc, #400]	@ (8008464 <aes_set_key+0x1b4>)
 80082d2:	fa22 f303 	lsr.w	r3, r2, r3
 80082d6:	f003 0301 	and.w	r3, r3, #1
 80082da:	2b00      	cmp	r3, #0
 80082dc:	bf14      	ite	ne
 80082de:	2301      	movne	r3, #1
 80082e0:	2300      	moveq	r3, #0
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d105      	bne.n	80082f4 <aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 80082f0:	23ff      	movs	r3, #255	@ 0xff
 80082f2:	e0b2      	b.n	800845a <aes_set_key+0x1aa>
        break;
 80082f4:	bf00      	nop
  }
  block_copy_nn(ctx->ksch, key, keylen);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	7afa      	ldrb	r2, [r7, #11]
 80082fa:	68f9      	ldr	r1, [r7, #12]
 80082fc:	4618      	mov	r0, r3
 80082fe:	f7ff fbf9 	bl	8007af4 <copy_block_nn>
  hi = (keylen + 28) << 2; //if keylen = 16, then hi = 176
 8008302:	7afb      	ldrb	r3, [r7, #11]
 8008304:	331c      	adds	r3, #28
 8008306:	b2db      	uxtb	r3, r3
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	747b      	strb	r3, [r7, #17]
  ctx->rnd = (hi >> 4) - 1; //if hi = 176, then rnd = 10
 800830c:	7c7b      	ldrb	r3, [r7, #17]
 800830e:	091b      	lsrs	r3, r3, #4
 8008310:	b2db      	uxtb	r3, r3
 8008312:	3b01      	subs	r3, #1
 8008314:	b2da      	uxtb	r2, r3
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  for (cc = keylen, rc = 1; cc < hi; cc += 4)
 800831c:	7afb      	ldrb	r3, [r7, #11]
 800831e:	75fb      	strb	r3, [r7, #23]
 8008320:	2301      	movs	r3, #1
 8008322:	75bb      	strb	r3, [r7, #22]
 8008324:	e093      	b.n	800844e <aes_set_key+0x19e>
  {
    uint8_t tt, t0, t1, t2, t3;
    //example with key 6D8611EE20137361C156BB4D1565FF92
    t0 = ctx->ksch[cc - 4]; //0x15
 8008326:	7dfb      	ldrb	r3, [r7, #23]
 8008328:	3b04      	subs	r3, #4
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	5cd3      	ldrb	r3, [r2, r3]
 800832e:	757b      	strb	r3, [r7, #21]
    t1 = ctx->ksch[cc - 3]; //0x65
 8008330:	7dfb      	ldrb	r3, [r7, #23]
 8008332:	3b03      	subs	r3, #3
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	5cd3      	ldrb	r3, [r2, r3]
 8008338:	753b      	strb	r3, [r7, #20]
    t2 = ctx->ksch[cc - 2]; //0xFF
 800833a:	7dfb      	ldrb	r3, [r7, #23]
 800833c:	3b02      	subs	r3, #2
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	5cd3      	ldrb	r3, [r2, r3]
 8008342:	74fb      	strb	r3, [r7, #19]
    t3 = ctx->ksch[cc - 1]; //0x92
 8008344:	7dfb      	ldrb	r3, [r7, #23]
 8008346:	3b01      	subs	r3, #1
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	5cd3      	ldrb	r3, [r2, r3]
 800834c:	74bb      	strb	r3, [r7, #18]
    if( cc % keylen == 0 )
 800834e:	7dfb      	ldrb	r3, [r7, #23]
 8008350:	7afa      	ldrb	r2, [r7, #11]
 8008352:	fbb3 f1f2 	udiv	r1, r3, r2
 8008356:	fb01 f202 	mul.w	r2, r1, r2
 800835a:	1a9b      	subs	r3, r3, r2
 800835c:	b2db      	uxtb	r3, r3
 800835e:	2b00      	cmp	r3, #0
 8008360:	d127      	bne.n	80083b2 <aes_set_key+0x102>
    {
      tt = t0; //0x15
 8008362:	7d7b      	ldrb	r3, [r7, #21]
 8008364:	743b      	strb	r3, [r7, #16]
      t0 = s_box(t1) ^ rc; //^ means XOR
 8008366:	7d3b      	ldrb	r3, [r7, #20]
 8008368:	4a3f      	ldr	r2, [pc, #252]	@ (8008468 <aes_set_key+0x1b8>)
 800836a:	5cd2      	ldrb	r2, [r2, r3]
 800836c:	7dbb      	ldrb	r3, [r7, #22]
 800836e:	4053      	eors	r3, r2
 8008370:	757b      	strb	r3, [r7, #21]
      t1 = s_box(t2);
 8008372:	7cfb      	ldrb	r3, [r7, #19]
 8008374:	4a3c      	ldr	r2, [pc, #240]	@ (8008468 <aes_set_key+0x1b8>)
 8008376:	5cd3      	ldrb	r3, [r2, r3]
 8008378:	753b      	strb	r3, [r7, #20]
      t2 = s_box(t3);
 800837a:	7cbb      	ldrb	r3, [r7, #18]
 800837c:	4a3a      	ldr	r2, [pc, #232]	@ (8008468 <aes_set_key+0x1b8>)
 800837e:	5cd3      	ldrb	r3, [r2, r3]
 8008380:	74fb      	strb	r3, [r7, #19]
      t3 = s_box(tt);
 8008382:	7c3b      	ldrb	r3, [r7, #16]
 8008384:	4a38      	ldr	r2, [pc, #224]	@ (8008468 <aes_set_key+0x1b8>)
 8008386:	5cd3      	ldrb	r3, [r2, r3]
 8008388:	74bb      	strb	r3, [r7, #18]
      rc = f2(rc);
 800838a:	7dbb      	ldrb	r3, [r7, #22]
 800838c:	005b      	lsls	r3, r3, #1
 800838e:	b25a      	sxtb	r2, r3
 8008390:	7dbb      	ldrb	r3, [r7, #22]
 8008392:	09db      	lsrs	r3, r3, #7
 8008394:	b2db      	uxtb	r3, r3
 8008396:	4619      	mov	r1, r3
 8008398:	0049      	lsls	r1, r1, #1
 800839a:	440b      	add	r3, r1
 800839c:	4619      	mov	r1, r3
 800839e:	00c8      	lsls	r0, r1, #3
 80083a0:	4619      	mov	r1, r3
 80083a2:	4603      	mov	r3, r0
 80083a4:	440b      	add	r3, r1
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	b25b      	sxtb	r3, r3
 80083aa:	4053      	eors	r3, r2
 80083ac:	b25b      	sxtb	r3, r3
 80083ae:	75bb      	strb	r3, [r7, #22]
 80083b0:	e01c      	b.n	80083ec <aes_set_key+0x13c>
    }
    else if (keylen > 24 && cc % keylen == 16)
 80083b2:	7afb      	ldrb	r3, [r7, #11]
 80083b4:	2b18      	cmp	r3, #24
 80083b6:	d919      	bls.n	80083ec <aes_set_key+0x13c>
 80083b8:	7dfb      	ldrb	r3, [r7, #23]
 80083ba:	7afa      	ldrb	r2, [r7, #11]
 80083bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80083c0:	fb01 f202 	mul.w	r2, r1, r2
 80083c4:	1a9b      	subs	r3, r3, r2
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	2b10      	cmp	r3, #16
 80083ca:	d10f      	bne.n	80083ec <aes_set_key+0x13c>
    {
      t0 = s_box(t0);
 80083cc:	7d7b      	ldrb	r3, [r7, #21]
 80083ce:	4a26      	ldr	r2, [pc, #152]	@ (8008468 <aes_set_key+0x1b8>)
 80083d0:	5cd3      	ldrb	r3, [r2, r3]
 80083d2:	757b      	strb	r3, [r7, #21]
      t1 = s_box(t1);
 80083d4:	7d3b      	ldrb	r3, [r7, #20]
 80083d6:	4a24      	ldr	r2, [pc, #144]	@ (8008468 <aes_set_key+0x1b8>)
 80083d8:	5cd3      	ldrb	r3, [r2, r3]
 80083da:	753b      	strb	r3, [r7, #20]
      t2 = s_box(t2);
 80083dc:	7cfb      	ldrb	r3, [r7, #19]
 80083de:	4a22      	ldr	r2, [pc, #136]	@ (8008468 <aes_set_key+0x1b8>)
 80083e0:	5cd3      	ldrb	r3, [r2, r3]
 80083e2:	74fb      	strb	r3, [r7, #19]
      t3 = s_box(t3);
 80083e4:	7cbb      	ldrb	r3, [r7, #18]
 80083e6:	4a20      	ldr	r2, [pc, #128]	@ (8008468 <aes_set_key+0x1b8>)
 80083e8:	5cd3      	ldrb	r3, [r2, r3]
 80083ea:	74bb      	strb	r3, [r7, #18]
    }
    tt = cc - keylen;
 80083ec:	7dfa      	ldrb	r2, [r7, #23]
 80083ee:	7afb      	ldrb	r3, [r7, #11]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	743b      	strb	r3, [r7, #16]
    ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 80083f4:	7c3b      	ldrb	r3, [r7, #16]
 80083f6:	687a      	ldr	r2, [r7, #4]
 80083f8:	5cd1      	ldrb	r1, [r2, r3]
 80083fa:	7dfb      	ldrb	r3, [r7, #23]
 80083fc:	7d7a      	ldrb	r2, [r7, #21]
 80083fe:	404a      	eors	r2, r1
 8008400:	b2d1      	uxtb	r1, r2
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	54d1      	strb	r1, [r2, r3]
    ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8008406:	7c3b      	ldrb	r3, [r7, #16]
 8008408:	3301      	adds	r3, #1
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	5cd1      	ldrb	r1, [r2, r3]
 800840e:	7dfb      	ldrb	r3, [r7, #23]
 8008410:	3301      	adds	r3, #1
 8008412:	7d3a      	ldrb	r2, [r7, #20]
 8008414:	404a      	eors	r2, r1
 8008416:	b2d1      	uxtb	r1, r2
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	54d1      	strb	r1, [r2, r3]
    ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800841c:	7c3b      	ldrb	r3, [r7, #16]
 800841e:	3302      	adds	r3, #2
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	5cd1      	ldrb	r1, [r2, r3]
 8008424:	7dfb      	ldrb	r3, [r7, #23]
 8008426:	3302      	adds	r3, #2
 8008428:	7cfa      	ldrb	r2, [r7, #19]
 800842a:	404a      	eors	r2, r1
 800842c:	b2d1      	uxtb	r1, r2
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	54d1      	strb	r1, [r2, r3]
    ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8008432:	7c3b      	ldrb	r3, [r7, #16]
 8008434:	3303      	adds	r3, #3
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	5cd1      	ldrb	r1, [r2, r3]
 800843a:	7dfb      	ldrb	r3, [r7, #23]
 800843c:	3303      	adds	r3, #3
 800843e:	7cba      	ldrb	r2, [r7, #18]
 8008440:	404a      	eors	r2, r1
 8008442:	b2d1      	uxtb	r1, r2
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	54d1      	strb	r1, [r2, r3]
  for (cc = keylen, rc = 1; cc < hi; cc += 4)
 8008448:	7dfb      	ldrb	r3, [r7, #23]
 800844a:	3304      	adds	r3, #4
 800844c:	75fb      	strb	r3, [r7, #23]
 800844e:	7dfa      	ldrb	r2, [r7, #23]
 8008450:	7c7b      	ldrb	r3, [r7, #17]
 8008452:	429a      	cmp	r2, r3
 8008454:	f4ff af67 	bcc.w	8008326 <aes_set_key+0x76>
  }
  return 0;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3718      	adds	r7, #24
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	00010101 	.word	0x00010101
 8008468:	0802d914 	.word	0x0802d914

0800846c <aes_encrypt>:
#if defined (AES_ENC_PREKEYED)

/*  Encrypt a single block of 16 bytes */

return_type aes_encrypt(const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const aes_context ctx[1])
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b08a      	sub	sp, #40	@ 0x28
 8008470:	af00      	add	r7, sp, #0
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
  if(ctx->rnd)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d038      	beq.n	80084f4 <aes_encrypt+0x88>
  {
    uint8_t s1[N_BLOCK], r;
    copy_and_key(s1, in, ctx->ksch);
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	f107 0314 	add.w	r3, r7, #20
 8008488:	68f9      	ldr	r1, [r7, #12]
 800848a:	4618      	mov	r0, r3
 800848c:	f7ff fc06 	bl	8007c9c <copy_and_key>
    for(r = 1 ; r < ctx->rnd ; ++r)
 8008490:	2301      	movs	r3, #1
 8008492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008496:	e014      	b.n	80084c2 <aes_encrypt+0x56>
#if defined (VERSION_1)
    {
      mix_sub_columns(s1);
 8008498:	f107 0314 	add.w	r3, r7, #20
 800849c:	4618      	mov	r0, r3
 800849e:	f7ff fd5d 	bl	8007f5c <mix_sub_columns>
      add_round_key(s1, ctx->ksch + r * N_BLOCK);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80084a8:	0112      	lsls	r2, r2, #4
 80084aa:	441a      	add	r2, r3
 80084ac:	f107 0314 	add.w	r3, r7, #20
 80084b0:	4611      	mov	r1, r2
 80084b2:	4618      	mov	r0, r3
 80084b4:	f7ff fcab 	bl	8007e0e <add_round_key>
    for(r = 1 ; r < ctx->rnd ; ++r)
 80084b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084bc:	3301      	adds	r3, #1
 80084be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 80084c8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d3e3      	bcc.n	8008498 <aes_encrypt+0x2c>
      uint8_t s2[N_BLOCK];
      mix_sub_columns(s2, s1);
      copy_and_key(s1, s2, ctx->ksch + r * N_BLOCK);
    }
#endif
    shift_sub_rows(s1);
 80084d0:	f107 0314 	add.w	r3, r7, #20
 80084d4:	4618      	mov	r0, r3
 80084d6:	f7ff fca7 	bl	8007e28 <shift_sub_rows>
    copy_and_key(out, s1, ctx->ksch + r * N_BLOCK);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80084e0:	0112      	lsls	r2, r2, #4
 80084e2:	441a      	add	r2, r3
 80084e4:	f107 0314 	add.w	r3, r7, #20
 80084e8:	4619      	mov	r1, r3
 80084ea:	68b8      	ldr	r0, [r7, #8]
 80084ec:	f7ff fbd6 	bl	8007c9c <copy_and_key>
  }
  else
  {
    return (uint8_t) -1;
  }
  return 0;
 80084f0:	2300      	movs	r3, #0
 80084f2:	e000      	b.n	80084f6 <aes_encrypt+0x8a>
    return (uint8_t) -1;
 80084f4:	23ff      	movs	r3, #255	@ 0xff
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3728      	adds	r7, #40	@ 0x28
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <AES_CMAC_Init>:
        }                          \
    } while (0) \


void AES_CMAC_Init(AES_CMAC_CTX *ctx)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b082      	sub	sp, #8
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  memset1(ctx->X, 0, sizeof ctx->X);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	33f1      	adds	r3, #241	@ 0xf1
 800850a:	2210      	movs	r2, #16
 800850c:	2100      	movs	r1, #0
 800850e:	4618      	mov	r0, r3
 8008510:	f000 fc80 	bl	8008e14 <memset1>
  ctx->M_n = 0;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  memset1(ctx->rijndael.ksch, '\0', 240);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	22f0      	movs	r2, #240	@ 0xf0
 8008520:	2100      	movs	r1, #0
 8008522:	4618      	mov	r0, r3
 8008524:	f000 fc76 	bl	8008e14 <memset1>
}
 8008528:	bf00      	nop
 800852a:	3708      	adds	r7, #8
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey(AES_CMAC_CTX *ctx, const uint8_t key[AES_CMAC_KEY_LENGTH])
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
  //rijndael_set_key_enc_only(&ctx->rijndael, key, 128);
  aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	461a      	mov	r2, r3
 800853e:	2110      	movs	r1, #16
 8008540:	6838      	ldr	r0, [r7, #0]
 8008542:	f7ff feb5 	bl	80082b0 <aes_set_key>
}
 8008546:	bf00      	nop
 8008548:	3708      	adds	r7, #8
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <AES_CMAC_Update>:

void AES_CMAC_Update(AES_CMAC_CTX *ctx, const uint8_t *data, uint32_t len)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b08c      	sub	sp, #48	@ 0x30
 8008552:	af00      	add	r7, sp, #0
 8008554:	60f8      	str	r0, [r7, #12]
 8008556:	60b9      	str	r1, [r7, #8]
 8008558:	607a      	str	r2, [r7, #4]
  uint32_t mlen;
  uint8_t in[16];
  if (ctx->M_n > 0)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 808f 	beq.w	8008684 <AES_CMAC_Update+0x136>
  {
    mlen = MIN(16 - ctx->M_n, len);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800856c:	f1c3 0310 	rsb	r3, r3, #16
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	4293      	cmp	r3, r2
 8008574:	bf28      	it	cs
 8008576:	4613      	movcs	r3, r2
 8008578:	627b      	str	r3, [r7, #36]	@ 0x24
    memcpy1(ctx->M_last + ctx->M_n, data, mlen);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f203 1201 	addw	r2, r3, #257	@ 0x101
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8008586:	4413      	add	r3, r2
 8008588:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800858a:	b292      	uxth	r2, r2
 800858c:	68b9      	ldr	r1, [r7, #8]
 800858e:	4618      	mov	r0, r3
 8008590:	f000 fc24 	bl	8008ddc <memcpy1>
    ctx->M_n += mlen;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800859a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800859c:	441a      	add	r2, r3
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    if (ctx->M_n < 16 || len == mlen)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80085aa:	2b0f      	cmp	r3, #15
 80085ac:	d97b      	bls.n	80086a6 <AES_CMAC_Update+0x158>
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d077      	beq.n	80086a6 <AES_CMAC_Update+0x158>
    {
      return;
    }
    XOR(ctx->M_last, ctx->X);
 80085b6:	2300      	movs	r3, #0
 80085b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085ba:	e015      	b.n	80085e8 <AES_CMAC_Update+0x9a>
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c0:	4413      	add	r3, r2
 80085c2:	33f1      	adds	r3, #241	@ 0xf1
 80085c4:	781a      	ldrb	r2, [r3, #0]
 80085c6:	68f9      	ldr	r1, [r7, #12]
 80085c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ca:	440b      	add	r3, r1
 80085cc:	f203 1301 	addw	r3, r3, #257	@ 0x101
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	4053      	eors	r3, r2
 80085d4:	b2d9      	uxtb	r1, r3
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085da:	4413      	add	r3, r2
 80085dc:	33f1      	adds	r3, #241	@ 0xf1
 80085de:	460a      	mov	r2, r1
 80085e0:	701a      	strb	r2, [r3, #0]
 80085e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e4:	3301      	adds	r3, #1
 80085e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ea:	2b0f      	cmp	r3, #15
 80085ec:	dde6      	ble.n	80085bc <AES_CMAC_Update+0x6e>
    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);
    aes_encrypt( ctx->X, ctx->X, &ctx->rijndael);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f103 00f1 	add.w	r0, r3, #241	@ 0xf1
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	33f1      	adds	r3, #241	@ 0xf1
 80085f8:	68fa      	ldr	r2, [r7, #12]
 80085fa:	4619      	mov	r1, r3
 80085fc:	f7ff ff36 	bl	800846c <aes_encrypt>
    data += mlen;
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008604:	4413      	add	r3, r2
 8008606:	60bb      	str	r3, [r7, #8]
    len -= mlen;
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	607b      	str	r3, [r7, #4]
  }
  while (len > 16)
 8008610:	e038      	b.n	8008684 <AES_CMAC_Update+0x136>
  { /* not last block */
    XOR(data, ctx->X);
 8008612:	2300      	movs	r3, #0
 8008614:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008616:	e013      	b.n	8008640 <AES_CMAC_Update+0xf2>
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800861c:	4413      	add	r3, r2
 800861e:	33f1      	adds	r3, #241	@ 0xf1
 8008620:	781a      	ldrb	r2, [r3, #0]
 8008622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008624:	68b9      	ldr	r1, [r7, #8]
 8008626:	440b      	add	r3, r1
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	4053      	eors	r3, r2
 800862c:	b2d9      	uxtb	r1, r3
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008632:	4413      	add	r3, r2
 8008634:	33f1      	adds	r3, #241	@ 0xf1
 8008636:	460a      	mov	r2, r1
 8008638:	701a      	strb	r2, [r3, #0]
 800863a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863c:	3301      	adds	r3, #1
 800863e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008642:	2b0f      	cmp	r3, #15
 8008644:	dde8      	ble.n	8008618 <AES_CMAC_Update+0xca>
    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);
    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800864c:	f107 0314 	add.w	r3, r7, #20
 8008650:	2210      	movs	r2, #16
 8008652:	4618      	mov	r0, r3
 8008654:	f000 fbc2 	bl	8008ddc <memcpy1>
    aes_encrypt( in, in, &ctx->rijndael);
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	f107 0114 	add.w	r1, r7, #20
 800865e:	f107 0314 	add.w	r3, r7, #20
 8008662:	4618      	mov	r0, r3
 8008664:	f7ff ff02 	bl	800846c <aes_encrypt>
    memcpy1(&ctx->X[0], in, 16);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	33f1      	adds	r3, #241	@ 0xf1
 800866c:	f107 0114 	add.w	r1, r7, #20
 8008670:	2210      	movs	r2, #16
 8008672:	4618      	mov	r0, r3
 8008674:	f000 fbb2 	bl	8008ddc <memcpy1>
    data += 16;
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	3310      	adds	r3, #16
 800867c:	60bb      	str	r3, [r7, #8]
    len -= 16;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	3b10      	subs	r3, #16
 8008682:	607b      	str	r3, [r7, #4]
  while (len > 16)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2b10      	cmp	r3, #16
 8008688:	d8c3      	bhi.n	8008612 <AES_CMAC_Update+0xc4>
  }
  /* potential last block, save it */
  memcpy1(ctx->M_last, data, len);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	b292      	uxth	r2, r2
 8008694:	68b9      	ldr	r1, [r7, #8]
 8008696:	4618      	mov	r0, r3
 8008698:	f000 fba0 	bl	8008ddc <memcpy1>
  ctx->M_n = len;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 80086a4:	e000      	b.n	80086a8 <AES_CMAC_Update+0x15a>
      return;
 80086a6:	bf00      	nop
}
 80086a8:	3730      	adds	r7, #48	@ 0x30
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}

080086ae <AES_CMAC_Final>:

void AES_CMAC_Final(uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX *ctx)
{
 80086ae:	b580      	push	{r7, lr}
 80086b0:	b092      	sub	sp, #72	@ 0x48
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
 80086b6:	6039      	str	r1, [r7, #0]
  uint8_t K[16];
  uint8_t in[16];
  /* generate subkey K1 */
  memset1(K, '\0', 16);
 80086b8:	f107 031c 	add.w	r3, r7, #28
 80086bc:	2210      	movs	r2, #16
 80086be:	2100      	movs	r1, #0
 80086c0:	4618      	mov	r0, r3
 80086c2:	f000 fba7 	bl	8008e14 <memset1>
  //rijndael_encrypt(&ctx->rijndael, K, K);
  aes_encrypt(K, K, &ctx->rijndael);
 80086c6:	683a      	ldr	r2, [r7, #0]
 80086c8:	f107 011c 	add.w	r1, r7, #28
 80086cc:	f107 031c 	add.w	r3, r7, #28
 80086d0:	4618      	mov	r0, r3
 80086d2:	f7ff fecb 	bl	800846c <aes_encrypt>
  if (K[0] & 0x80)
 80086d6:	7f3b      	ldrb	r3, [r7, #28]
 80086d8:	b25b      	sxtb	r3, r3
 80086da:	2b00      	cmp	r3, #0
 80086dc:	da30      	bge.n	8008740 <AES_CMAC_Final+0x92>
  {
    LSHIFT(K, K);
 80086de:	2300      	movs	r3, #0
 80086e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80086e2:	e01b      	b.n	800871c <AES_CMAC_Final+0x6e>
 80086e4:	f107 021c 	add.w	r2, r7, #28
 80086e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086ea:	4413      	add	r3, r2
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	005b      	lsls	r3, r3, #1
 80086f0:	b25a      	sxtb	r2, r3
 80086f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086f4:	3301      	adds	r3, #1
 80086f6:	3348      	adds	r3, #72	@ 0x48
 80086f8:	443b      	add	r3, r7
 80086fa:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80086fe:	09db      	lsrs	r3, r3, #7
 8008700:	b2db      	uxtb	r3, r3
 8008702:	b25b      	sxtb	r3, r3
 8008704:	4313      	orrs	r3, r2
 8008706:	b25b      	sxtb	r3, r3
 8008708:	b2d9      	uxtb	r1, r3
 800870a:	f107 021c 	add.w	r2, r7, #28
 800870e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008710:	4413      	add	r3, r2
 8008712:	460a      	mov	r2, r1
 8008714:	701a      	strb	r2, [r3, #0]
 8008716:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008718:	3301      	adds	r3, #1
 800871a:	647b      	str	r3, [r7, #68]	@ 0x44
 800871c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800871e:	2b0e      	cmp	r3, #14
 8008720:	dde0      	ble.n	80086e4 <AES_CMAC_Final+0x36>
 8008722:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008726:	005b      	lsls	r3, r3, #1
 8008728:	b2db      	uxtb	r3, r3
 800872a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    K[15] ^= 0x87;
 800872e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008732:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 8008736:	43db      	mvns	r3, r3
 8008738:	b2db      	uxtb	r3, r3
 800873a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800873e:	e027      	b.n	8008790 <AES_CMAC_Final+0xe2>
  }
  else
  {
    LSHIFT(K, K);
 8008740:	2300      	movs	r3, #0
 8008742:	643b      	str	r3, [r7, #64]	@ 0x40
 8008744:	e01b      	b.n	800877e <AES_CMAC_Final+0xd0>
 8008746:	f107 021c 	add.w	r2, r7, #28
 800874a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800874c:	4413      	add	r3, r2
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	005b      	lsls	r3, r3, #1
 8008752:	b25a      	sxtb	r2, r3
 8008754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008756:	3301      	adds	r3, #1
 8008758:	3348      	adds	r3, #72	@ 0x48
 800875a:	443b      	add	r3, r7
 800875c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8008760:	09db      	lsrs	r3, r3, #7
 8008762:	b2db      	uxtb	r3, r3
 8008764:	b25b      	sxtb	r3, r3
 8008766:	4313      	orrs	r3, r2
 8008768:	b25b      	sxtb	r3, r3
 800876a:	b2d9      	uxtb	r1, r3
 800876c:	f107 021c 	add.w	r2, r7, #28
 8008770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008772:	4413      	add	r3, r2
 8008774:	460a      	mov	r2, r1
 8008776:	701a      	strb	r2, [r3, #0]
 8008778:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800877a:	3301      	adds	r3, #1
 800877c:	643b      	str	r3, [r7, #64]	@ 0x40
 800877e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008780:	2b0e      	cmp	r3, #14
 8008782:	dde0      	ble.n	8008746 <AES_CMAC_Final+0x98>
 8008784:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008788:	005b      	lsls	r3, r3, #1
 800878a:	b2db      	uxtb	r3, r3
 800878c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  }
  if (ctx->M_n == 16)
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8008796:	2b10      	cmp	r3, #16
 8008798:	d11d      	bne.n	80087d6 <AES_CMAC_Final+0x128>
  { /* last block was a complete block */
    XOR(K, ctx->M_last);
 800879a:	2300      	movs	r3, #0
 800879c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800879e:	e016      	b.n	80087ce <AES_CMAC_Final+0x120>
 80087a0:	683a      	ldr	r2, [r7, #0]
 80087a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087a4:	4413      	add	r3, r2
 80087a6:	f203 1301 	addw	r3, r3, #257	@ 0x101
 80087aa:	781a      	ldrb	r2, [r3, #0]
 80087ac:	f107 011c 	add.w	r1, r7, #28
 80087b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087b2:	440b      	add	r3, r1
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	4053      	eors	r3, r2
 80087b8:	b2d9      	uxtb	r1, r3
 80087ba:	683a      	ldr	r2, [r7, #0]
 80087bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087be:	4413      	add	r3, r2
 80087c0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 80087c4:	460a      	mov	r2, r1
 80087c6:	701a      	strb	r2, [r3, #0]
 80087c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ca:	3301      	adds	r3, #1
 80087cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087d0:	2b0f      	cmp	r3, #15
 80087d2:	dde5      	ble.n	80087a0 <AES_CMAC_Final+0xf2>
 80087d4:	e096      	b.n	8008904 <AES_CMAC_Final+0x256>
  }
  else
  { /* generate subkey K2 */
    if (K[0] & 0x80)
 80087d6:	7f3b      	ldrb	r3, [r7, #28]
 80087d8:	b25b      	sxtb	r3, r3
 80087da:	2b00      	cmp	r3, #0
 80087dc:	da30      	bge.n	8008840 <AES_CMAC_Final+0x192>
    {
      LSHIFT(K, K);
 80087de:	2300      	movs	r3, #0
 80087e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80087e2:	e01b      	b.n	800881c <AES_CMAC_Final+0x16e>
 80087e4:	f107 021c 	add.w	r2, r7, #28
 80087e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ea:	4413      	add	r3, r2
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	005b      	lsls	r3, r3, #1
 80087f0:	b25a      	sxtb	r2, r3
 80087f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f4:	3301      	adds	r3, #1
 80087f6:	3348      	adds	r3, #72	@ 0x48
 80087f8:	443b      	add	r3, r7
 80087fa:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80087fe:	09db      	lsrs	r3, r3, #7
 8008800:	b2db      	uxtb	r3, r3
 8008802:	b25b      	sxtb	r3, r3
 8008804:	4313      	orrs	r3, r2
 8008806:	b25b      	sxtb	r3, r3
 8008808:	b2d9      	uxtb	r1, r3
 800880a:	f107 021c 	add.w	r2, r7, #28
 800880e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008810:	4413      	add	r3, r2
 8008812:	460a      	mov	r2, r1
 8008814:	701a      	strb	r2, [r3, #0]
 8008816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008818:	3301      	adds	r3, #1
 800881a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800881c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800881e:	2b0e      	cmp	r3, #14
 8008820:	dde0      	ble.n	80087e4 <AES_CMAC_Final+0x136>
 8008822:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008826:	005b      	lsls	r3, r3, #1
 8008828:	b2db      	uxtb	r3, r3
 800882a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      K[15] ^= 0x87;
 800882e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008832:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 8008836:	43db      	mvns	r3, r3
 8008838:	b2db      	uxtb	r3, r3
 800883a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800883e:	e027      	b.n	8008890 <AES_CMAC_Final+0x1e2>
    }
    else
    {
      LSHIFT(K, K);
 8008840:	2300      	movs	r3, #0
 8008842:	637b      	str	r3, [r7, #52]	@ 0x34
 8008844:	e01b      	b.n	800887e <AES_CMAC_Final+0x1d0>
 8008846:	f107 021c 	add.w	r2, r7, #28
 800884a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800884c:	4413      	add	r3, r2
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	005b      	lsls	r3, r3, #1
 8008852:	b25a      	sxtb	r2, r3
 8008854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008856:	3301      	adds	r3, #1
 8008858:	3348      	adds	r3, #72	@ 0x48
 800885a:	443b      	add	r3, r7
 800885c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8008860:	09db      	lsrs	r3, r3, #7
 8008862:	b2db      	uxtb	r3, r3
 8008864:	b25b      	sxtb	r3, r3
 8008866:	4313      	orrs	r3, r2
 8008868:	b25b      	sxtb	r3, r3
 800886a:	b2d9      	uxtb	r1, r3
 800886c:	f107 021c 	add.w	r2, r7, #28
 8008870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008872:	4413      	add	r3, r2
 8008874:	460a      	mov	r2, r1
 8008876:	701a      	strb	r2, [r3, #0]
 8008878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800887a:	3301      	adds	r3, #1
 800887c:	637b      	str	r3, [r7, #52]	@ 0x34
 800887e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008880:	2b0e      	cmp	r3, #14
 8008882:	dde0      	ble.n	8008846 <AES_CMAC_Final+0x198>
 8008884:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008888:	005b      	lsls	r3, r3, #1
 800888a:	b2db      	uxtb	r3, r3
 800888c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    }
    /* padding(M_last) */
    ctx->M_last[ctx->M_n] = 0x80;
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8008896:	683a      	ldr	r2, [r7, #0]
 8008898:	4413      	add	r3, r2
 800889a:	2280      	movs	r2, #128	@ 0x80
 800889c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    while (++ctx->M_n < 16)
 80088a0:	e007      	b.n	80088b2 <AES_CMAC_Final+0x204>
    {
      ctx->M_last[ctx->M_n] = 0;
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80088a8:	683a      	ldr	r2, [r7, #0]
 80088aa:	4413      	add	r3, r2
 80088ac:	2200      	movs	r2, #0
 80088ae:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    while (++ctx->M_n < 16)
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80088b8:	1c5a      	adds	r2, r3, #1
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80088c6:	2b0f      	cmp	r3, #15
 80088c8:	d9eb      	bls.n	80088a2 <AES_CMAC_Final+0x1f4>
    }
    XOR(K, ctx->M_last);
 80088ca:	2300      	movs	r3, #0
 80088cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80088ce:	e016      	b.n	80088fe <AES_CMAC_Final+0x250>
 80088d0:	683a      	ldr	r2, [r7, #0]
 80088d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d4:	4413      	add	r3, r2
 80088d6:	f203 1301 	addw	r3, r3, #257	@ 0x101
 80088da:	781a      	ldrb	r2, [r3, #0]
 80088dc:	f107 011c 	add.w	r1, r7, #28
 80088e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e2:	440b      	add	r3, r1
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	4053      	eors	r3, r2
 80088e8:	b2d9      	uxtb	r1, r3
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ee:	4413      	add	r3, r2
 80088f0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 80088f4:	460a      	mov	r2, r1
 80088f6:	701a      	strb	r2, [r3, #0]
 80088f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fa:	3301      	adds	r3, #1
 80088fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80088fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008900:	2b0f      	cmp	r3, #15
 8008902:	dde5      	ble.n	80088d0 <AES_CMAC_Final+0x222>
  }
  XOR(ctx->M_last, ctx->X);
 8008904:	2300      	movs	r3, #0
 8008906:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008908:	e015      	b.n	8008936 <AES_CMAC_Final+0x288>
 800890a:	683a      	ldr	r2, [r7, #0]
 800890c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890e:	4413      	add	r3, r2
 8008910:	33f1      	adds	r3, #241	@ 0xf1
 8008912:	781a      	ldrb	r2, [r3, #0]
 8008914:	6839      	ldr	r1, [r7, #0]
 8008916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008918:	440b      	add	r3, r1
 800891a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	4053      	eors	r3, r2
 8008922:	b2d9      	uxtb	r1, r3
 8008924:	683a      	ldr	r2, [r7, #0]
 8008926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008928:	4413      	add	r3, r2
 800892a:	33f1      	adds	r3, #241	@ 0xf1
 800892c:	460a      	mov	r2, r1
 800892e:	701a      	strb	r2, [r3, #0]
 8008930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008932:	3301      	adds	r3, #1
 8008934:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008938:	2b0f      	cmp	r3, #15
 800893a:	dde6      	ble.n	800890a <AES_CMAC_Final+0x25c>
  //rijndael_encrypt(&ctx->rijndael, ctx->X, digest);
  memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 8008942:	f107 030c 	add.w	r3, r7, #12
 8008946:	2210      	movs	r2, #16
 8008948:	4618      	mov	r0, r3
 800894a:	f000 fa47 	bl	8008ddc <memcpy1>
  aes_encrypt(in, digest, &ctx->rijndael);
 800894e:	683a      	ldr	r2, [r7, #0]
 8008950:	f107 030c 	add.w	r3, r7, #12
 8008954:	6879      	ldr	r1, [r7, #4]
 8008956:	4618      	mov	r0, r3
 8008958:	f7ff fd88 	bl	800846c <aes_encrypt>
  memset1(K, 0, sizeof K);
 800895c:	f107 031c 	add.w	r3, r7, #28
 8008960:	2210      	movs	r2, #16
 8008962:	2100      	movs	r1, #0
 8008964:	4618      	mov	r0, r3
 8008966:	f000 fa55 	bl	8008e14 <memset1>
}
 800896a:	bf00      	nop
 800896c:	3748      	adds	r7, #72	@ 0x48
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
	...

08008974 <compute_mic>:
 * \param [IN]  sequenceCounter Frame sequence counter
 * \param [OUT] mic Computed MIC field
 */

void compute_mic(const uint8_t *buffer, uint16_t size, const uint8_t *key, uint32_t address, uint8_t dir, uint32_t sequenceCounter, uint32_t *mic)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b088      	sub	sp, #32
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	607a      	str	r2, [r7, #4]
 800897e:	603b      	str	r3, [r7, #0]
 8008980:	460b      	mov	r3, r1
 8008982:	817b      	strh	r3, [r7, #10]
//todo: meaning of cmac.h files and functions???
#if PRINTF_APP_LORAWAN_CRYPTO
  waitToPrint();
 8008984:	f002 fd60 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_lorawan_crypto] [payload_encrypt] buffer: 0x",(unsigned int) xTaskGetTickCount());
 8008988:	f018 fb70 	bl	802106c <xTaskGetTickCount>
 800898c:	4602      	mov	r2, r0
 800898e:	460b      	mov	r3, r1
 8008990:	4613      	mov	r3, r2
 8008992:	4a78      	ldr	r2, [pc, #480]	@ (8008b74 <compute_mic+0x200>)
 8008994:	21c8      	movs	r1, #200	@ 0xc8
 8008996:	4878      	ldr	r0, [pc, #480]	@ (8008b78 <compute_mic+0x204>)
 8008998:	f002 fc50 	bl	800b23c <npf_snprintf>
  for (unsigned int i = 0; i < 13; i++)
 800899c:	2300      	movs	r3, #0
 800899e:	61fb      	str	r3, [r7, #28]
 80089a0:	e00f      	b.n	80089c2 <compute_mic+0x4e>
  {
    npf_snprintf(byteString, 3, "%02X", buffer[i]);
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	4413      	add	r3, r2
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	4a74      	ldr	r2, [pc, #464]	@ (8008b7c <compute_mic+0x208>)
 80089ac:	2103      	movs	r1, #3
 80089ae:	4874      	ldr	r0, [pc, #464]	@ (8008b80 <compute_mic+0x20c>)
 80089b0:	f002 fc44 	bl	800b23c <npf_snprintf>
    strcat(uart_buf, byteString);
 80089b4:	4972      	ldr	r1, [pc, #456]	@ (8008b80 <compute_mic+0x20c>)
 80089b6:	4870      	ldr	r0, [pc, #448]	@ (8008b78 <compute_mic+0x204>)
 80089b8:	f01b f888 	bl	8023acc <strcat>
  for (unsigned int i = 0; i < 13; i++)
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	3301      	adds	r3, #1
 80089c0:	61fb      	str	r3, [r7, #28]
 80089c2:	69fb      	ldr	r3, [r7, #28]
 80089c4:	2b0c      	cmp	r3, #12
 80089c6:	d9ec      	bls.n	80089a2 <compute_mic+0x2e>
  }
    strcat(uart_buf, ". \n");
 80089c8:	486b      	ldr	r0, [pc, #428]	@ (8008b78 <compute_mic+0x204>)
 80089ca:	f7f7 fbe9 	bl	80001a0 <strlen>
 80089ce:	4603      	mov	r3, r0
 80089d0:	461a      	mov	r2, r3
 80089d2:	4b69      	ldr	r3, [pc, #420]	@ (8008b78 <compute_mic+0x204>)
 80089d4:	4413      	add	r3, r2
 80089d6:	4a6b      	ldr	r2, [pc, #428]	@ (8008b84 <compute_mic+0x210>)
 80089d8:	6810      	ldr	r0, [r2, #0]
 80089da:	6018      	str	r0, [r3, #0]
  huart2print(uart_buf, strlen(uart_buf));
 80089dc:	4866      	ldr	r0, [pc, #408]	@ (8008b78 <compute_mic+0x204>)
 80089de:	f7f7 fbdf 	bl	80001a0 <strlen>
 80089e2:	4603      	mov	r3, r0
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	4619      	mov	r1, r3
 80089e8:	4863      	ldr	r0, [pc, #396]	@ (8008b78 <compute_mic+0x204>)
 80089ea:	f002 fd3f 	bl	800b46c <huart2print>
#endif
  MicBlockB0[ 5] = dir;
 80089ee:	4a66      	ldr	r2, [pc, #408]	@ (8008b88 <compute_mic+0x214>)
 80089f0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80089f4:	7153      	strb	r3, [r2, #5]
  MicBlockB0[ 6] = (address              ) & 0xFF;
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	b2da      	uxtb	r2, r3
 80089fa:	4b63      	ldr	r3, [pc, #396]	@ (8008b88 <compute_mic+0x214>)
 80089fc:	719a      	strb	r2, [r3, #6]
  MicBlockB0[ 7] = (address         >>  8) & 0xFF;
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	0a1b      	lsrs	r3, r3, #8
 8008a02:	b2da      	uxtb	r2, r3
 8008a04:	4b60      	ldr	r3, [pc, #384]	@ (8008b88 <compute_mic+0x214>)
 8008a06:	71da      	strb	r2, [r3, #7]
  MicBlockB0[ 8] = (address         >> 16) & 0xFF;
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	0c1b      	lsrs	r3, r3, #16
 8008a0c:	b2da      	uxtb	r2, r3
 8008a0e:	4b5e      	ldr	r3, [pc, #376]	@ (8008b88 <compute_mic+0x214>)
 8008a10:	721a      	strb	r2, [r3, #8]
  MicBlockB0[ 9] = (address         >> 24) & 0xFF;
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	0e1b      	lsrs	r3, r3, #24
 8008a16:	b2da      	uxtb	r2, r3
 8008a18:	4b5b      	ldr	r3, [pc, #364]	@ (8008b88 <compute_mic+0x214>)
 8008a1a:	725a      	strb	r2, [r3, #9]
  MicBlockB0[10] = (sequenceCounter      ) & 0xFF;
 8008a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a1e:	b2da      	uxtb	r2, r3
 8008a20:	4b59      	ldr	r3, [pc, #356]	@ (8008b88 <compute_mic+0x214>)
 8008a22:	729a      	strb	r2, [r3, #10]
  MicBlockB0[11] = (sequenceCounter >>  8) & 0xFF;
 8008a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a26:	0a1b      	lsrs	r3, r3, #8
 8008a28:	b2da      	uxtb	r2, r3
 8008a2a:	4b57      	ldr	r3, [pc, #348]	@ (8008b88 <compute_mic+0x214>)
 8008a2c:	72da      	strb	r2, [r3, #11]
  MicBlockB0[12] = (sequenceCounter >> 16) & 0xFF;
 8008a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a30:	0c1b      	lsrs	r3, r3, #16
 8008a32:	b2da      	uxtb	r2, r3
 8008a34:	4b54      	ldr	r3, [pc, #336]	@ (8008b88 <compute_mic+0x214>)
 8008a36:	731a      	strb	r2, [r3, #12]
  MicBlockB0[13] = (sequenceCounter >> 24) & 0xFF;
 8008a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a3a:	0e1b      	lsrs	r3, r3, #24
 8008a3c:	b2da      	uxtb	r2, r3
 8008a3e:	4b52      	ldr	r3, [pc, #328]	@ (8008b88 <compute_mic+0x214>)
 8008a40:	735a      	strb	r2, [r3, #13]
  MicBlockB0[15] = size & 0xFF;
 8008a42:	897b      	ldrh	r3, [r7, #10]
 8008a44:	b2da      	uxtb	r2, r3
 8008a46:	4b50      	ldr	r3, [pc, #320]	@ (8008b88 <compute_mic+0x214>)
 8008a48:	73da      	strb	r2, [r3, #15]
#if PRINTF_APP_LORAWAN_CRYPTO
  waitToPrint();
 8008a4a:	f002 fcfd 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_lorawan_crypto] [payload_encrypt] MicBlockB0: 0x",(unsigned int) xTaskGetTickCount());
 8008a4e:	f018 fb0d 	bl	802106c <xTaskGetTickCount>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	4613      	mov	r3, r2
 8008a58:	4a4c      	ldr	r2, [pc, #304]	@ (8008b8c <compute_mic+0x218>)
 8008a5a:	21c8      	movs	r1, #200	@ 0xc8
 8008a5c:	4846      	ldr	r0, [pc, #280]	@ (8008b78 <compute_mic+0x204>)
 8008a5e:	f002 fbed 	bl	800b23c <npf_snprintf>
  for (unsigned int i = 0; i < 16; i++)
 8008a62:	2300      	movs	r3, #0
 8008a64:	61bb      	str	r3, [r7, #24]
 8008a66:	e00f      	b.n	8008a88 <compute_mic+0x114>
  {
    npf_snprintf(byteString, 3, "%02X", MicBlockB0[i]);
 8008a68:	4a47      	ldr	r2, [pc, #284]	@ (8008b88 <compute_mic+0x214>)
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	781b      	ldrb	r3, [r3, #0]
 8008a70:	4a42      	ldr	r2, [pc, #264]	@ (8008b7c <compute_mic+0x208>)
 8008a72:	2103      	movs	r1, #3
 8008a74:	4842      	ldr	r0, [pc, #264]	@ (8008b80 <compute_mic+0x20c>)
 8008a76:	f002 fbe1 	bl	800b23c <npf_snprintf>
    strcat(uart_buf, byteString);
 8008a7a:	4941      	ldr	r1, [pc, #260]	@ (8008b80 <compute_mic+0x20c>)
 8008a7c:	483e      	ldr	r0, [pc, #248]	@ (8008b78 <compute_mic+0x204>)
 8008a7e:	f01b f825 	bl	8023acc <strcat>
  for (unsigned int i = 0; i < 16; i++)
 8008a82:	69bb      	ldr	r3, [r7, #24]
 8008a84:	3301      	adds	r3, #1
 8008a86:	61bb      	str	r3, [r7, #24]
 8008a88:	69bb      	ldr	r3, [r7, #24]
 8008a8a:	2b0f      	cmp	r3, #15
 8008a8c:	d9ec      	bls.n	8008a68 <compute_mic+0xf4>
  }
    strcat(uart_buf, ". \n");
 8008a8e:	483a      	ldr	r0, [pc, #232]	@ (8008b78 <compute_mic+0x204>)
 8008a90:	f7f7 fb86 	bl	80001a0 <strlen>
 8008a94:	4603      	mov	r3, r0
 8008a96:	461a      	mov	r2, r3
 8008a98:	4b37      	ldr	r3, [pc, #220]	@ (8008b78 <compute_mic+0x204>)
 8008a9a:	4413      	add	r3, r2
 8008a9c:	4a39      	ldr	r2, [pc, #228]	@ (8008b84 <compute_mic+0x210>)
 8008a9e:	6810      	ldr	r0, [r2, #0]
 8008aa0:	6018      	str	r0, [r3, #0]
  huart2print(uart_buf, strlen(uart_buf));
 8008aa2:	4835      	ldr	r0, [pc, #212]	@ (8008b78 <compute_mic+0x204>)
 8008aa4:	f7f7 fb7c 	bl	80001a0 <strlen>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	4619      	mov	r1, r3
 8008aae:	4832      	ldr	r0, [pc, #200]	@ (8008b78 <compute_mic+0x204>)
 8008ab0:	f002 fcdc 	bl	800b46c <huart2print>
#endif
  AES_CMAC_Init(AesCmacCtx);
 8008ab4:	4836      	ldr	r0, [pc, #216]	@ (8008b90 <compute_mic+0x21c>)
 8008ab6:	f7ff fd22 	bl	80084fe <AES_CMAC_Init>
  AES_CMAC_SetKey(AesCmacCtx, key);
 8008aba:	6879      	ldr	r1, [r7, #4]
 8008abc:	4834      	ldr	r0, [pc, #208]	@ (8008b90 <compute_mic+0x21c>)
 8008abe:	f7ff fd37 	bl	8008530 <AES_CMAC_SetKey>
  AES_CMAC_Update(AesCmacCtx, MicBlockB0, LORAMAC_MIC_BLOCK_B0_SIZE);
 8008ac2:	2210      	movs	r2, #16
 8008ac4:	4930      	ldr	r1, [pc, #192]	@ (8008b88 <compute_mic+0x214>)
 8008ac6:	4832      	ldr	r0, [pc, #200]	@ (8008b90 <compute_mic+0x21c>)
 8008ac8:	f7ff fd41 	bl	800854e <AES_CMAC_Update>
  AES_CMAC_Update(AesCmacCtx, buffer, size & 0xFF);
 8008acc:	897b      	ldrh	r3, [r7, #10]
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	68f9      	ldr	r1, [r7, #12]
 8008ad4:	482e      	ldr	r0, [pc, #184]	@ (8008b90 <compute_mic+0x21c>)
 8008ad6:	f7ff fd3a 	bl	800854e <AES_CMAC_Update>
  AES_CMAC_Final(Mic, AesCmacCtx);
 8008ada:	492d      	ldr	r1, [pc, #180]	@ (8008b90 <compute_mic+0x21c>)
 8008adc:	482d      	ldr	r0, [pc, #180]	@ (8008b94 <compute_mic+0x220>)
 8008ade:	f7ff fde6 	bl	80086ae <AES_CMAC_Final>
  *mic = (uint32_t)((uint32_t)Mic[3] << 24 | (uint32_t)Mic[2] << 16 | (uint32_t)Mic[1] << 8 | (uint32_t)Mic[0]);
 8008ae2:	4b2c      	ldr	r3, [pc, #176]	@ (8008b94 <compute_mic+0x220>)
 8008ae4:	78db      	ldrb	r3, [r3, #3]
 8008ae6:	061a      	lsls	r2, r3, #24
 8008ae8:	4b2a      	ldr	r3, [pc, #168]	@ (8008b94 <compute_mic+0x220>)
 8008aea:	789b      	ldrb	r3, [r3, #2]
 8008aec:	041b      	lsls	r3, r3, #16
 8008aee:	431a      	orrs	r2, r3
 8008af0:	4b28      	ldr	r3, [pc, #160]	@ (8008b94 <compute_mic+0x220>)
 8008af2:	785b      	ldrb	r3, [r3, #1]
 8008af4:	021b      	lsls	r3, r3, #8
 8008af6:	4313      	orrs	r3, r2
 8008af8:	4a26      	ldr	r2, [pc, #152]	@ (8008b94 <compute_mic+0x220>)
 8008afa:	7812      	ldrb	r2, [r2, #0]
 8008afc:	431a      	orrs	r2, r3
 8008afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b00:	601a      	str	r2, [r3, #0]
#if PRINTF_APP_LORAWAN_CRYPTO
  waitToPrint();
 8008b02:	f002 fca1 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_lorawan_crypto] [payload_encrypt] Mic: 0x",(unsigned int) xTaskGetTickCount());
 8008b06:	f018 fab1 	bl	802106c <xTaskGetTickCount>
 8008b0a:	4602      	mov	r2, r0
 8008b0c:	460b      	mov	r3, r1
 8008b0e:	4613      	mov	r3, r2
 8008b10:	4a21      	ldr	r2, [pc, #132]	@ (8008b98 <compute_mic+0x224>)
 8008b12:	21c8      	movs	r1, #200	@ 0xc8
 8008b14:	4818      	ldr	r0, [pc, #96]	@ (8008b78 <compute_mic+0x204>)
 8008b16:	f002 fb91 	bl	800b23c <npf_snprintf>
  for (unsigned int i = 0; i < 4; i++)
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	617b      	str	r3, [r7, #20]
 8008b1e:	e00f      	b.n	8008b40 <compute_mic+0x1cc>
  {
    npf_snprintf(byteString, 3, "%02X", Mic[i]);
 8008b20:	4a1c      	ldr	r2, [pc, #112]	@ (8008b94 <compute_mic+0x220>)
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	4413      	add	r3, r2
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	4a14      	ldr	r2, [pc, #80]	@ (8008b7c <compute_mic+0x208>)
 8008b2a:	2103      	movs	r1, #3
 8008b2c:	4814      	ldr	r0, [pc, #80]	@ (8008b80 <compute_mic+0x20c>)
 8008b2e:	f002 fb85 	bl	800b23c <npf_snprintf>
    strcat(uart_buf, byteString);
 8008b32:	4913      	ldr	r1, [pc, #76]	@ (8008b80 <compute_mic+0x20c>)
 8008b34:	4810      	ldr	r0, [pc, #64]	@ (8008b78 <compute_mic+0x204>)
 8008b36:	f01a ffc9 	bl	8023acc <strcat>
  for (unsigned int i = 0; i < 4; i++)
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	617b      	str	r3, [r7, #20]
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	2b03      	cmp	r3, #3
 8008b44:	d9ec      	bls.n	8008b20 <compute_mic+0x1ac>
  }
  strcat(uart_buf, ". \n");
 8008b46:	480c      	ldr	r0, [pc, #48]	@ (8008b78 <compute_mic+0x204>)
 8008b48:	f7f7 fb2a 	bl	80001a0 <strlen>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	461a      	mov	r2, r3
 8008b50:	4b09      	ldr	r3, [pc, #36]	@ (8008b78 <compute_mic+0x204>)
 8008b52:	4413      	add	r3, r2
 8008b54:	4a0b      	ldr	r2, [pc, #44]	@ (8008b84 <compute_mic+0x210>)
 8008b56:	6810      	ldr	r0, [r2, #0]
 8008b58:	6018      	str	r0, [r3, #0]
  huart2print(uart_buf, strlen(uart_buf));
 8008b5a:	4807      	ldr	r0, [pc, #28]	@ (8008b78 <compute_mic+0x204>)
 8008b5c:	f7f7 fb20 	bl	80001a0 <strlen>
 8008b60:	4603      	mov	r3, r0
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	4619      	mov	r1, r3
 8008b66:	4804      	ldr	r0, [pc, #16]	@ (8008b78 <compute_mic+0x204>)
 8008b68:	f002 fc80 	bl	800b46c <huart2print>
#endif
}
 8008b6c:	bf00      	nop
 8008b6e:	3720      	adds	r7, #32
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	08027b60 	.word	0x08027b60
 8008b78:	200011d8 	.word	0x200011d8
 8008b7c:	08027b98 	.word	0x08027b98
 8008b80:	200012a0 	.word	0x200012a0
 8008b84:	08027ba0 	.word	0x08027ba0
 8008b88:	20000000 	.word	0x20000000
 8008b8c:	08027ba4 	.word	0x08027ba4
 8008b90:	20000c24 	.word	0x20000c24
 8008b94:	20000b10 	.word	0x20000b10
 8008b98:	08027be0 	.word	0x08027be0

08008b9c <lora_crypto_payload_encrypt>:

void lora_crypto_payload_encrypt(const uint8_t *buffer, uint16_t size, const uint8_t *key, uint32_t address, uint8_t dir, uint32_t sequenceCounter, uint8_t *encBuffer)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b08a      	sub	sp, #40	@ 0x28
 8008ba0:	af02      	add	r7, sp, #8
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	607a      	str	r2, [r7, #4]
 8008ba6:	603b      	str	r3, [r7, #0]
 8008ba8:	460b      	mov	r3, r1
 8008baa:	817b      	strh	r3, [r7, #10]
#if PRINTF_APP_LORAWAN_CRYPTO
  waitToPrint();
 8008bac:	f002 fc4c 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_lorawan_crypto] [payload_encrypt] Buffer Size = %d, buffer: 0x",(unsigned int) xTaskGetTickCount(), size);
 8008bb0:	f018 fa5c 	bl	802106c <xTaskGetTickCount>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	897b      	ldrh	r3, [r7, #10]
 8008bba:	9300      	str	r3, [sp, #0]
 8008bbc:	4613      	mov	r3, r2
 8008bbe:	4a7e      	ldr	r2, [pc, #504]	@ (8008db8 <lora_crypto_payload_encrypt+0x21c>)
 8008bc0:	21c8      	movs	r1, #200	@ 0xc8
 8008bc2:	487e      	ldr	r0, [pc, #504]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008bc4:	f002 fb3a 	bl	800b23c <npf_snprintf>
  for (unsigned int i = 0; i < size; i++)
 8008bc8:	2300      	movs	r3, #0
 8008bca:	61fb      	str	r3, [r7, #28]
 8008bcc:	e00f      	b.n	8008bee <lora_crypto_payload_encrypt+0x52>
  {
    npf_snprintf(byteString, 3, "%02X", buffer[i]);
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	69fb      	ldr	r3, [r7, #28]
 8008bd2:	4413      	add	r3, r2
 8008bd4:	781b      	ldrb	r3, [r3, #0]
 8008bd6:	4a7a      	ldr	r2, [pc, #488]	@ (8008dc0 <lora_crypto_payload_encrypt+0x224>)
 8008bd8:	2103      	movs	r1, #3
 8008bda:	487a      	ldr	r0, [pc, #488]	@ (8008dc4 <lora_crypto_payload_encrypt+0x228>)
 8008bdc:	f002 fb2e 	bl	800b23c <npf_snprintf>
    strcat(uart_buf, byteString);
 8008be0:	4978      	ldr	r1, [pc, #480]	@ (8008dc4 <lora_crypto_payload_encrypt+0x228>)
 8008be2:	4876      	ldr	r0, [pc, #472]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008be4:	f01a ff72 	bl	8023acc <strcat>
  for (unsigned int i = 0; i < size; i++)
 8008be8:	69fb      	ldr	r3, [r7, #28]
 8008bea:	3301      	adds	r3, #1
 8008bec:	61fb      	str	r3, [r7, #28]
 8008bee:	897b      	ldrh	r3, [r7, #10]
 8008bf0:	69fa      	ldr	r2, [r7, #28]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d3eb      	bcc.n	8008bce <lora_crypto_payload_encrypt+0x32>
  }
  strcat(uart_buf, ". \n");
 8008bf6:	4871      	ldr	r0, [pc, #452]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008bf8:	f7f7 fad2 	bl	80001a0 <strlen>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	461a      	mov	r2, r3
 8008c00:	4b6e      	ldr	r3, [pc, #440]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008c02:	4413      	add	r3, r2
 8008c04:	4a70      	ldr	r2, [pc, #448]	@ (8008dc8 <lora_crypto_payload_encrypt+0x22c>)
 8008c06:	6810      	ldr	r0, [r2, #0]
 8008c08:	6018      	str	r0, [r3, #0]
  huart2print(uart_buf, strlen(uart_buf));
 8008c0a:	486c      	ldr	r0, [pc, #432]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008c0c:	f7f7 fac8 	bl	80001a0 <strlen>
 8008c10:	4603      	mov	r3, r0
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	4619      	mov	r1, r3
 8008c16:	4869      	ldr	r0, [pc, #420]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008c18:	f002 fc28 	bl	800b46c <huart2print>
#endif
  uint16_t i;
  uint8_t bufferIndex = 0;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	767b      	strb	r3, [r7, #25]
  uint16_t ctr = 1;
 8008c20:	2301      	movs	r3, #1
 8008c22:	82fb      	strh	r3, [r7, #22]
  memset1(AesContext.ksch, '\0', 240);
 8008c24:	22f0      	movs	r2, #240	@ 0xf0
 8008c26:	2100      	movs	r1, #0
 8008c28:	4868      	ldr	r0, [pc, #416]	@ (8008dcc <lora_crypto_payload_encrypt+0x230>)
 8008c2a:	f000 f8f3 	bl	8008e14 <memset1>
  aes_set_key(key, 16, &AesContext);
 8008c2e:	4a67      	ldr	r2, [pc, #412]	@ (8008dcc <lora_crypto_payload_encrypt+0x230>)
 8008c30:	2110      	movs	r1, #16
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f7ff fb3c 	bl	80082b0 <aes_set_key>
  aBlock[ 5] = dir;
 8008c38:	4a65      	ldr	r2, [pc, #404]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c3a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008c3e:	7153      	strb	r3, [r2, #5]
  aBlock[ 6] = (address              ) & 0xFF;
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	b2da      	uxtb	r2, r3
 8008c44:	4b62      	ldr	r3, [pc, #392]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c46:	719a      	strb	r2, [r3, #6]
  aBlock[ 7] = (address         >>  8) & 0xFF;
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	0a1b      	lsrs	r3, r3, #8
 8008c4c:	b2da      	uxtb	r2, r3
 8008c4e:	4b60      	ldr	r3, [pc, #384]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c50:	71da      	strb	r2, [r3, #7]
  aBlock[ 8] = (address         >> 16) & 0xFF;
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	0c1b      	lsrs	r3, r3, #16
 8008c56:	b2da      	uxtb	r2, r3
 8008c58:	4b5d      	ldr	r3, [pc, #372]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c5a:	721a      	strb	r2, [r3, #8]
  aBlock[ 9] = (address         >> 24) & 0xFF;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	0e1b      	lsrs	r3, r3, #24
 8008c60:	b2da      	uxtb	r2, r3
 8008c62:	4b5b      	ldr	r3, [pc, #364]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c64:	725a      	strb	r2, [r3, #9]
  aBlock[10] = (sequenceCounter      ) & 0xFF;
 8008c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c68:	b2da      	uxtb	r2, r3
 8008c6a:	4b59      	ldr	r3, [pc, #356]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c6c:	729a      	strb	r2, [r3, #10]
  aBlock[11] = (sequenceCounter >>  8) & 0xFF;
 8008c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c70:	0a1b      	lsrs	r3, r3, #8
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	4b56      	ldr	r3, [pc, #344]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c76:	72da      	strb	r2, [r3, #11]
  aBlock[12] = (sequenceCounter >> 16) & 0xFF;
 8008c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c7a:	0c1b      	lsrs	r3, r3, #16
 8008c7c:	b2da      	uxtb	r2, r3
 8008c7e:	4b54      	ldr	r3, [pc, #336]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c80:	731a      	strb	r2, [r3, #12]
  aBlock[13] = (sequenceCounter >> 24) & 0xFF;
 8008c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c84:	0e1b      	lsrs	r3, r3, #24
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	4b51      	ldr	r3, [pc, #324]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c8a:	735a      	strb	r2, [r3, #13]
  while (size >= 16)
 8008c8c:	e02d      	b.n	8008cea <lora_crypto_payload_encrypt+0x14e>
  {
    aBlock[15] = ((ctr)&0xFF); //gives number of blocks
 8008c8e:	8afb      	ldrh	r3, [r7, #22]
 8008c90:	b2da      	uxtb	r2, r3
 8008c92:	4b4f      	ldr	r3, [pc, #316]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008c94:	73da      	strb	r2, [r3, #15]
    ctr++;
 8008c96:	8afb      	ldrh	r3, [r7, #22]
 8008c98:	3301      	adds	r3, #1
 8008c9a:	82fb      	strh	r3, [r7, #22]
    aes_encrypt(aBlock, sBlock, &AesContext);
 8008c9c:	4a4b      	ldr	r2, [pc, #300]	@ (8008dcc <lora_crypto_payload_encrypt+0x230>)
 8008c9e:	494d      	ldr	r1, [pc, #308]	@ (8008dd4 <lora_crypto_payload_encrypt+0x238>)
 8008ca0:	484b      	ldr	r0, [pc, #300]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008ca2:	f7ff fbe3 	bl	800846c <aes_encrypt>
    for (i = 0; i < 16; i++)
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	837b      	strh	r3, [r7, #26]
 8008caa:	e015      	b.n	8008cd8 <lora_crypto_payload_encrypt+0x13c>
    {
      encBuffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8008cac:	7e7a      	ldrb	r2, [r7, #25]
 8008cae:	8b7b      	ldrh	r3, [r7, #26]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	7819      	ldrb	r1, [r3, #0]
 8008cba:	8b7b      	ldrh	r3, [r7, #26]
 8008cbc:	4a45      	ldr	r2, [pc, #276]	@ (8008dd4 <lora_crypto_payload_encrypt+0x238>)
 8008cbe:	5cd2      	ldrb	r2, [r2, r3]
 8008cc0:	7e78      	ldrb	r0, [r7, #25]
 8008cc2:	8b7b      	ldrh	r3, [r7, #26]
 8008cc4:	4403      	add	r3, r0
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cca:	4403      	add	r3, r0
 8008ccc:	404a      	eors	r2, r1
 8008cce:	b2d2      	uxtb	r2, r2
 8008cd0:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 16; i++)
 8008cd2:	8b7b      	ldrh	r3, [r7, #26]
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	837b      	strh	r3, [r7, #26]
 8008cd8:	8b7b      	ldrh	r3, [r7, #26]
 8008cda:	2b0f      	cmp	r3, #15
 8008cdc:	d9e6      	bls.n	8008cac <lora_crypto_payload_encrypt+0x110>
    }
    size -= 16;
 8008cde:	897b      	ldrh	r3, [r7, #10]
 8008ce0:	3b10      	subs	r3, #16
 8008ce2:	817b      	strh	r3, [r7, #10]
    bufferIndex += 16;
 8008ce4:	7e7b      	ldrb	r3, [r7, #25]
 8008ce6:	3310      	adds	r3, #16
 8008ce8:	767b      	strb	r3, [r7, #25]
  while (size >= 16)
 8008cea:	897b      	ldrh	r3, [r7, #10]
 8008cec:	2b0f      	cmp	r3, #15
 8008cee:	d8ce      	bhi.n	8008c8e <lora_crypto_payload_encrypt+0xf2>
  }
  if (size > 0)
 8008cf0:	897b      	ldrh	r3, [r7, #10]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d025      	beq.n	8008d42 <lora_crypto_payload_encrypt+0x1a6>
  {
    aBlock[15] = ((ctr)&0xFF);
 8008cf6:	8afb      	ldrh	r3, [r7, #22]
 8008cf8:	b2da      	uxtb	r2, r3
 8008cfa:	4b35      	ldr	r3, [pc, #212]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008cfc:	73da      	strb	r2, [r3, #15]
    aes_encrypt(aBlock, sBlock, &AesContext);
 8008cfe:	4a33      	ldr	r2, [pc, #204]	@ (8008dcc <lora_crypto_payload_encrypt+0x230>)
 8008d00:	4934      	ldr	r1, [pc, #208]	@ (8008dd4 <lora_crypto_payload_encrypt+0x238>)
 8008d02:	4833      	ldr	r0, [pc, #204]	@ (8008dd0 <lora_crypto_payload_encrypt+0x234>)
 8008d04:	f7ff fbb2 	bl	800846c <aes_encrypt>
    for (i = 0; i < size; i++)
 8008d08:	2300      	movs	r3, #0
 8008d0a:	837b      	strh	r3, [r7, #26]
 8008d0c:	e015      	b.n	8008d3a <lora_crypto_payload_encrypt+0x19e>
    {
      encBuffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8008d0e:	7e7a      	ldrb	r2, [r7, #25]
 8008d10:	8b7b      	ldrh	r3, [r7, #26]
 8008d12:	4413      	add	r3, r2
 8008d14:	461a      	mov	r2, r3
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	4413      	add	r3, r2
 8008d1a:	7819      	ldrb	r1, [r3, #0]
 8008d1c:	8b7b      	ldrh	r3, [r7, #26]
 8008d1e:	4a2d      	ldr	r2, [pc, #180]	@ (8008dd4 <lora_crypto_payload_encrypt+0x238>)
 8008d20:	5cd2      	ldrb	r2, [r2, r3]
 8008d22:	7e78      	ldrb	r0, [r7, #25]
 8008d24:	8b7b      	ldrh	r3, [r7, #26]
 8008d26:	4403      	add	r3, r0
 8008d28:	4618      	mov	r0, r3
 8008d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2c:	4403      	add	r3, r0
 8008d2e:	404a      	eors	r2, r1
 8008d30:	b2d2      	uxtb	r2, r2
 8008d32:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < size; i++)
 8008d34:	8b7b      	ldrh	r3, [r7, #26]
 8008d36:	3301      	adds	r3, #1
 8008d38:	837b      	strh	r3, [r7, #26]
 8008d3a:	8b7a      	ldrh	r2, [r7, #26]
 8008d3c:	897b      	ldrh	r3, [r7, #10]
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d3e5      	bcc.n	8008d0e <lora_crypto_payload_encrypt+0x172>
    }
  }
#if PRINTF_APP_LORAWAN_CRYPTO
  waitToPrint();
 8008d42:	f002 fb81 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_lorawan_crypto] [payload_encrypt] encBuffer check: 0x",(unsigned int) xTaskGetTickCount());
 8008d46:	f018 f991 	bl	802106c <xTaskGetTickCount>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	4613      	mov	r3, r2
 8008d50:	4a21      	ldr	r2, [pc, #132]	@ (8008dd8 <lora_crypto_payload_encrypt+0x23c>)
 8008d52:	21c8      	movs	r1, #200	@ 0xc8
 8008d54:	4819      	ldr	r0, [pc, #100]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008d56:	f002 fa71 	bl	800b23c <npf_snprintf>
  for (unsigned int i = 0; i < size; i++)
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	613b      	str	r3, [r7, #16]
 8008d5e:	e00f      	b.n	8008d80 <lora_crypto_payload_encrypt+0x1e4>
  {
    npf_snprintf(byteString, 3, "%02X", encBuffer[i]);
 8008d60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	4413      	add	r3, r2
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	4a15      	ldr	r2, [pc, #84]	@ (8008dc0 <lora_crypto_payload_encrypt+0x224>)
 8008d6a:	2103      	movs	r1, #3
 8008d6c:	4815      	ldr	r0, [pc, #84]	@ (8008dc4 <lora_crypto_payload_encrypt+0x228>)
 8008d6e:	f002 fa65 	bl	800b23c <npf_snprintf>
    strcat(uart_buf, byteString);
 8008d72:	4914      	ldr	r1, [pc, #80]	@ (8008dc4 <lora_crypto_payload_encrypt+0x228>)
 8008d74:	4811      	ldr	r0, [pc, #68]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008d76:	f01a fea9 	bl	8023acc <strcat>
  for (unsigned int i = 0; i < size; i++)
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	613b      	str	r3, [r7, #16]
 8008d80:	897b      	ldrh	r3, [r7, #10]
 8008d82:	693a      	ldr	r2, [r7, #16]
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d3eb      	bcc.n	8008d60 <lora_crypto_payload_encrypt+0x1c4>
  }
  strcat(uart_buf, ". \n");
 8008d88:	480c      	ldr	r0, [pc, #48]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008d8a:	f7f7 fa09 	bl	80001a0 <strlen>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	461a      	mov	r2, r3
 8008d92:	4b0a      	ldr	r3, [pc, #40]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008d94:	4413      	add	r3, r2
 8008d96:	4a0c      	ldr	r2, [pc, #48]	@ (8008dc8 <lora_crypto_payload_encrypt+0x22c>)
 8008d98:	6810      	ldr	r0, [r2, #0]
 8008d9a:	6018      	str	r0, [r3, #0]
  huart2print(uart_buf, strlen(uart_buf));
 8008d9c:	4807      	ldr	r0, [pc, #28]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008d9e:	f7f7 f9ff 	bl	80001a0 <strlen>
 8008da2:	4603      	mov	r3, r0
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	4619      	mov	r1, r3
 8008da8:	4804      	ldr	r0, [pc, #16]	@ (8008dbc <lora_crypto_payload_encrypt+0x220>)
 8008daa:	f002 fb5f 	bl	800b46c <huart2print>
#endif
}
 8008dae:	bf00      	nop
 8008db0:	3720      	adds	r7, #32
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	bf00      	nop
 8008db8:	08027c14 	.word	0x08027c14
 8008dbc:	200011d8 	.word	0x200011d8
 8008dc0:	08027b98 	.word	0x08027b98
 8008dc4:	200012a0 	.word	0x200012a0
 8008dc8:	08027ba0 	.word	0x08027ba0
 8008dcc:	20000b30 	.word	0x20000b30
 8008dd0:	20000010 	.word	0x20000010
 8008dd4:	20000b20 	.word	0x20000b20
 8008dd8:	08027c5c 	.word	0x08027c5c

08008ddc <memcpy1>:
#include "app_lorawan_utilities.h"
//#include "smtc_bsp.h"
#include "app_lorawan_defs.h"

void memcpy1( uint8_t* dst, const uint8_t* src, uint16_t size )
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b085      	sub	sp, #20
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	60f8      	str	r0, [r7, #12]
 8008de4:	60b9      	str	r1, [r7, #8]
 8008de6:	4613      	mov	r3, r2
 8008de8:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8008dea:	e007      	b.n	8008dfc <memcpy1+0x20>
    {
        *dst++ = *src++;
 8008dec:	68ba      	ldr	r2, [r7, #8]
 8008dee:	1c53      	adds	r3, r2, #1
 8008df0:	60bb      	str	r3, [r7, #8]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	1c59      	adds	r1, r3, #1
 8008df6:	60f9      	str	r1, [r7, #12]
 8008df8:	7812      	ldrb	r2, [r2, #0]
 8008dfa:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8008dfc:	88fb      	ldrh	r3, [r7, #6]
 8008dfe:	1e5a      	subs	r2, r3, #1
 8008e00:	80fa      	strh	r2, [r7, #6]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1f2      	bne.n	8008dec <memcpy1+0x10>
    }
}
 8008e06:	bf00      	nop
 8008e08:	bf00      	nop
 8008e0a:	3714      	adds	r7, #20
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <memset1>:

void memset1( uint8_t* dst, uint8_t value, uint16_t size )
{
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	460b      	mov	r3, r1
 8008e1e:	70fb      	strb	r3, [r7, #3]
 8008e20:	4613      	mov	r3, r2
 8008e22:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8008e24:	e004      	b.n	8008e30 <memset1+0x1c>
    {
        *dst++ = value;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	1c5a      	adds	r2, r3, #1
 8008e2a:	607a      	str	r2, [r7, #4]
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8008e30:	883b      	ldrh	r3, [r7, #0]
 8008e32:	1e5a      	subs	r2, r3, #1
 8008e34:	803a      	strh	r2, [r7, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1f5      	bne.n	8008e26 <memset1+0x12>
    }
}
 8008e3a:	bf00      	nop
 8008e3c:	bf00      	nop
 8008e3e:	370c      	adds	r7, #12
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr

08008e48 <RadioAvailableNotifyFromISR>:
    }
  }
}

void RadioAvailableNotifyFromISR(uint32_t notValue)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b086      	sub	sp, #24
 8008e4c:	af02      	add	r7, sp, #8
 8008e4e:	6078      	str	r0, [r7, #4]
  BaseType_t xHigherPriorityTaskWoken;
  xHigherPriorityTaskWoken = pdFALSE;
 8008e50:	2300      	movs	r3, #0
 8008e52:	60fb      	str	r3, [r7, #12]
  if (radioAvailableThreadHandler != NULL)
 8008e54:	4b0d      	ldr	r3, [pc, #52]	@ (8008e8c <RadioAvailableNotifyFromISR+0x44>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d00b      	beq.n	8008e74 <RadioAvailableNotifyFromISR+0x2c>
  {
    xTaskNotifyFromISR(radioAvailableThreadHandler, notValue, eSetBits, &xHigherPriorityTaskWoken);
 8008e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8008e8c <RadioAvailableNotifyFromISR+0x44>)
 8008e5e:	6818      	ldr	r0, [r3, #0]
 8008e60:	f107 030c 	add.w	r3, r7, #12
 8008e64:	9301      	str	r3, [sp, #4]
 8008e66:	2300      	movs	r3, #0
 8008e68:	9300      	str	r3, [sp, #0]
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	2100      	movs	r1, #0
 8008e70:	f019 f87a 	bl	8021f68 <xTaskGenericNotifyFromISR>
  }
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d003      	beq.n	8008e82 <RadioAvailableNotifyFromISR+0x3a>
 8008e7a:	4b05      	ldr	r3, [pc, #20]	@ (8008e90 <RadioAvailableNotifyFromISR+0x48>)
 8008e7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e80:	601a      	str	r2, [r3, #0]
}
 8008e82:	bf00      	nop
 8008e84:	3710      	adds	r7, #16
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop
 8008e8c:	20000d3c 	.word	0x20000d3c
 8008e90:	e000ed04 	.word	0xe000ed04

08008e94 <ScapThreadInit>:


TaskHandle_t scapThreadHandler;

void ScapThreadInit()
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b082      	sub	sp, #8
 8008e98:	af02      	add	r7, sp, #8
  if (xTaskCreate ((TaskFunction_t)StartScapThread, "ScapThread", (configSTACK_DEPTH_TYPE)512, NULL, osPriorityHigh, &scapThreadHandler) != pdPASS)
 8008e9a:	4b13      	ldr	r3, [pc, #76]	@ (8008ee8 <ScapThreadInit+0x54>)
 8008e9c:	9301      	str	r3, [sp, #4]
 8008e9e:	2328      	movs	r3, #40	@ 0x28
 8008ea0:	9300      	str	r3, [sp, #0]
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ea8:	4910      	ldr	r1, [pc, #64]	@ (8008eec <ScapThreadInit+0x58>)
 8008eaa:	4811      	ldr	r0, [pc, #68]	@ (8008ef0 <ScapThreadInit+0x5c>)
 8008eac:	f017 fca0 	bl	80207f0 <xTaskCreate>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d014      	beq.n	8008ee0 <ScapThreadInit+0x4c>
  {
#if PRINTF_APP_SCAP
    waitToPrint();
 8008eb6:	f002 fac7 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [app_supercap] [ScapThread] Could not be started.\n",(unsigned int) xTaskGetTickCount());
 8008eba:	f018 f8d7 	bl	802106c <xTaskGetTickCount>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	4613      	mov	r3, r2
 8008ec4:	4a0b      	ldr	r2, [pc, #44]	@ (8008ef4 <ScapThreadInit+0x60>)
 8008ec6:	21c8      	movs	r1, #200	@ 0xc8
 8008ec8:	480b      	ldr	r0, [pc, #44]	@ (8008ef8 <ScapThreadInit+0x64>)
 8008eca:	f002 f9b7 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8008ece:	480a      	ldr	r0, [pc, #40]	@ (8008ef8 <ScapThreadInit+0x64>)
 8008ed0:	f7f7 f966 	bl	80001a0 <strlen>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	4619      	mov	r1, r3
 8008eda:	4807      	ldr	r0, [pc, #28]	@ (8008ef8 <ScapThreadInit+0x64>)
 8008edc:	f002 fac6 	bl	800b46c <huart2print>
#endif
  }
}
 8008ee0:	bf00      	nop
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	20000d40 	.word	0x20000d40
 8008eec:	08027d24 	.word	0x08027d24
 8008ef0:	08008efd 	.word	0x08008efd
 8008ef4:	08027d30 	.word	0x08027d30
 8008ef8:	200011d8 	.word	0x200011d8

08008efc <StartScapThread>:

void StartScapThread(const void * params)
{
 8008efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008efe:	b08f      	sub	sp, #60	@ 0x3c
 8008f00:	af06      	add	r7, sp, #24
 8008f02:	6078      	str	r0, [r7, #4]
#if PRINTF_APP_SCAP
  waitToPrint();
 8008f04:	f002 faa0 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [app_supercap] [ScapThread] Started.\n",(unsigned int) xTaskGetTickCount());
 8008f08:	f018 f8b0 	bl	802106c <xTaskGetTickCount>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	460b      	mov	r3, r1
 8008f10:	4613      	mov	r3, r2
 8008f12:	4aa7      	ldr	r2, [pc, #668]	@ (80091b0 <StartScapThread+0x2b4>)
 8008f14:	21c8      	movs	r1, #200	@ 0xc8
 8008f16:	48a7      	ldr	r0, [pc, #668]	@ (80091b4 <StartScapThread+0x2b8>)
 8008f18:	f002 f990 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8008f1c:	48a5      	ldr	r0, [pc, #660]	@ (80091b4 <StartScapThread+0x2b8>)
 8008f1e:	f7f7 f93f 	bl	80001a0 <strlen>
 8008f22:	4603      	mov	r3, r0
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	4619      	mov	r1, r3
 8008f28:	48a2      	ldr	r0, [pc, #648]	@ (80091b4 <StartScapThread+0x2b8>)
 8008f2a:	f002 fa9f 	bl	800b46c <huart2print>
#endif
  uint32_t             superCapCounter = 0;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	61fb      	str	r3, [r7, #28]
  uint32_t           notificationValue = 0;      // Used to identify where the notification is coming from.
 8008f32:	2300      	movs	r3, #0
 8008f34:	60fb      	str	r3, [r7, #12]
  uint32_t   supercapVoltageDifference = 0;
 8008f36:	2300      	movs	r3, #0
 8008f38:	617b      	str	r3, [r7, #20]
  uint32_t     oldSupercapVoltageLevel = 0;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	61bb      	str	r3, [r7, #24]
  uint32_t initialSupercapVoltageLevel = 0;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	613b      	str	r3, [r7, #16]
      NwConThreadNotify(NOTIFICATION_FROM_SCAP_SUPERCAP_READY); // notify app_network_connect that the supercap is loaded
#endif
    }
    vTaskDelay(500);
#else
	xTaskNotifyStateClear(scapThreadHandler);
 8008f42:	4b9d      	ldr	r3, [pc, #628]	@ (80091b8 <StartScapThread+0x2bc>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2100      	movs	r1, #0
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f019 f945 	bl	80221d8 <xTaskGenericNotifyStateClear>
    while ((notificationValue & NOTIFICATION_LOAD_SCAP) != NOTIFICATION_LOAD_SCAP)
 8008f4e:	e1ac      	b.n	80092aa <StartScapThread+0x3ae>
    { // waiting for a notification value from either app_gateway or appnetwork_connect to start loading the supercap
      xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(60000));
 8008f50:	f107 010c 	add.w	r1, r7, #12
 8008f54:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8008f58:	f04f 0300 	mov.w	r3, #0
 8008f5c:	e9cd 2300 	strd	r2, r3, [sp]
 8008f60:	460b      	mov	r3, r1
 8008f62:	f04f 32ff 	mov.w	r2, #4294967295
 8008f66:	2100      	movs	r1, #0
 8008f68:	2000      	movs	r0, #0
 8008f6a:	f018 fe7f 	bl	8021c6c <xTaskGenericNotifyWait>
      if ((notificationValue & NOTIFICATION_LOAD_SCAP) == NOTIFICATION_LOAD_SCAP)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	f000 813b 	beq.w	80091f0 <StartScapThread+0x2f4>
      {
        if (superCapAvailable != 100)
 8008f7a:	4b90      	ldr	r3, [pc, #576]	@ (80091bc <StartScapThread+0x2c0>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b64      	cmp	r3, #100	@ 0x64
 8008f80:	f000 80f7 	beq.w	8009172 <StartScapThread+0x276>
        { // if the radio's are being powered with the super capacitor, loading starts, otherwise skip loading process
#if PRINTF_APP_SCAP
          waitToPrint();
 8008f84:	f002 fa60 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_supercap] Check Super capacitor voltage level.\r\n", (unsigned int) xTaskGetTickCount());
 8008f88:	f018 f870 	bl	802106c <xTaskGetTickCount>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	460b      	mov	r3, r1
 8008f90:	4613      	mov	r3, r2
 8008f92:	4a8b      	ldr	r2, [pc, #556]	@ (80091c0 <StartScapThread+0x2c4>)
 8008f94:	21c8      	movs	r1, #200	@ 0xc8
 8008f96:	4887      	ldr	r0, [pc, #540]	@ (80091b4 <StartScapThread+0x2b8>)
 8008f98:	f002 f950 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 8008f9c:	4885      	ldr	r0, [pc, #532]	@ (80091b4 <StartScapThread+0x2b8>)
 8008f9e:	f7f7 f8ff 	bl	80001a0 <strlen>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	4882      	ldr	r0, [pc, #520]	@ (80091b4 <StartScapThread+0x2b8>)
 8008faa:	f002 fa5f 	bl	800b46c <huart2print>
#endif
          //
          // switch on the super capacitor until voltage level is 1850mV
          //
          HAL_GPIO_WritePin(SCAP_ON_GPIO_Port, SCAP_ON_Pin, GPIO_PIN_SET);   // Supercap on
 8008fae:	2201      	movs	r2, #1
 8008fb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008fb4:	4883      	ldr	r0, [pc, #524]	@ (80091c4 <StartScapThread+0x2c8>)
 8008fb6:	f011 f8fb 	bl	801a1b0 <HAL_GPIO_WritePin>
#if PRINTF_APP_SCAP
          waitToPrint();
 8008fba:	f002 fa45 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_supercap] Super capacitor loading (iteration #%u), SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
              (unsigned int) xTaskGetTickCount(), (unsigned int) superCapCounter, (unsigned int) supercapVoltageLevel, (unsigned int) batteryVoltageLevel,
 8008fbe:	f018 f855 	bl	802106c <xTaskGetTickCount>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	460b      	mov	r3, r1
          npf_snprintf(uart_buf, 200, "%u [app_supercap] Super capacitor loading (iteration #%u), SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
 8008fc6:	4694      	mov	ip, r2
 8008fc8:	4b7f      	ldr	r3, [pc, #508]	@ (80091c8 <StartScapThread+0x2cc>)
 8008fca:	881b      	ldrh	r3, [r3, #0]
 8008fcc:	461a      	mov	r2, r3
 8008fce:	4b7f      	ldr	r3, [pc, #508]	@ (80091cc <StartScapThread+0x2d0>)
 8008fd0:	881b      	ldrh	r3, [r3, #0]
 8008fd2:	4619      	mov	r1, r3
 8008fd4:	4b7e      	ldr	r3, [pc, #504]	@ (80091d0 <StartScapThread+0x2d4>)
 8008fd6:	881b      	ldrh	r3, [r3, #0]
 8008fd8:	4618      	mov	r0, r3
 8008fda:	4b7e      	ldr	r3, [pc, #504]	@ (80091d4 <StartScapThread+0x2d8>)
 8008fdc:	881b      	ldrh	r3, [r3, #0]
 8008fde:	461e      	mov	r6, r3
 8008fe0:	4b7d      	ldr	r3, [pc, #500]	@ (80091d8 <StartScapThread+0x2dc>)
 8008fe2:	881b      	ldrh	r3, [r3, #0]
 8008fe4:	9305      	str	r3, [sp, #20]
 8008fe6:	9604      	str	r6, [sp, #16]
 8008fe8:	9003      	str	r0, [sp, #12]
 8008fea:	9102      	str	r1, [sp, #8]
 8008fec:	9201      	str	r2, [sp, #4]
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	9300      	str	r3, [sp, #0]
 8008ff2:	4663      	mov	r3, ip
 8008ff4:	4a79      	ldr	r2, [pc, #484]	@ (80091dc <StartScapThread+0x2e0>)
 8008ff6:	21c8      	movs	r1, #200	@ 0xc8
 8008ff8:	486e      	ldr	r0, [pc, #440]	@ (80091b4 <StartScapThread+0x2b8>)
 8008ffa:	f002 f91f 	bl	800b23c <npf_snprintf>
              (unsigned int) batteryInVoltageLevel,(unsigned int) vCoreVoltageLevel, (unsigned int) vCoreTemperature);
          huart2print(uart_buf, strlen(uart_buf));
 8008ffe:	486d      	ldr	r0, [pc, #436]	@ (80091b4 <StartScapThread+0x2b8>)
 8009000:	f7f7 f8ce 	bl	80001a0 <strlen>
 8009004:	4603      	mov	r3, r0
 8009006:	b2db      	uxtb	r3, r3
 8009008:	4619      	mov	r1, r3
 800900a:	486a      	ldr	r0, [pc, #424]	@ (80091b4 <StartScapThread+0x2b8>)
 800900c:	f002 fa2e 	bl	800b46c <huart2print>
#endif
          if (superCapCounter)
 8009010:	69fb      	ldr	r3, [r7, #28]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d006      	beq.n	8009024 <StartScapThread+0x128>
          {
        	supercapVoltageDifference = supercapVoltageLevel - oldSupercapVoltageLevel;
 8009016:	4b6c      	ldr	r3, [pc, #432]	@ (80091c8 <StartScapThread+0x2cc>)
 8009018:	881b      	ldrh	r3, [r3, #0]
 800901a:	461a      	mov	r2, r3
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	1ad3      	subs	r3, r2, r3
 8009020:	617b      	str	r3, [r7, #20]
 8009022:	e002      	b.n	800902a <StartScapThread+0x12e>
          }
          else
          {
        	initialSupercapVoltageLevel = supercapVoltageLevel;
 8009024:	4b68      	ldr	r3, [pc, #416]	@ (80091c8 <StartScapThread+0x2cc>)
 8009026:	881b      	ldrh	r3, [r3, #0]
 8009028:	613b      	str	r3, [r7, #16]
          }
          oldSupercapVoltageLevel = supercapVoltageLevel;
 800902a:	4b67      	ldr	r3, [pc, #412]	@ (80091c8 <StartScapThread+0x2cc>)
 800902c:	881b      	ldrh	r3, [r3, #0]
 800902e:	61bb      	str	r3, [r7, #24]
          startSuperCapOn = xTaskGetTickCount();
 8009030:	f018 f81c 	bl	802106c <xTaskGetTickCount>
 8009034:	4602      	mov	r2, r0
 8009036:	460b      	mov	r3, r1
 8009038:	4969      	ldr	r1, [pc, #420]	@ (80091e0 <StartScapThread+0x2e4>)
 800903a:	e9c1 2300 	strd	r2, r3, [r1]
          xTaskNotifyStateClear(scapThreadHandler);
 800903e:	4b5e      	ldr	r3, [pc, #376]	@ (80091b8 <StartScapThread+0x2bc>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2100      	movs	r1, #0
 8009044:	4618      	mov	r0, r3
 8009046:	f019 f8c7 	bl	80221d8 <xTaskGenericNotifyStateClear>
          notificationValue = 0;
 800904a:	2300      	movs	r3, #0
 800904c:	60fb      	str	r3, [r7, #12]
          while ((notificationValue & NOTIFICATION_FROM_ADC_SUPERCAP_READY) != NOTIFICATION_FROM_ADC_SUPERCAP_READY)
 800904e:	e049      	b.n	80090e4 <StartScapThread+0x1e8>
          { // waiting for a notification value from the ADC that the voltage of the super capacitor is 1800mV
            xTaskNotifyWait( 0x00, 0xffffffff, &notificationValue, pdMS_TO_TICKS(1000));
 8009050:	f107 010c 	add.w	r1, r7, #12
 8009054:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009058:	f04f 0300 	mov.w	r3, #0
 800905c:	e9cd 2300 	strd	r2, r3, [sp]
 8009060:	460b      	mov	r3, r1
 8009062:	f04f 32ff 	mov.w	r2, #4294967295
 8009066:	2100      	movs	r1, #0
 8009068:	2000      	movs	r0, #0
 800906a:	f018 fdff 	bl	8021c6c <xTaskGenericNotifyWait>
            if ((notificationValue & NOTIFICATION_FROM_ADC_SUPERCAP_READY) != NOTIFICATION_FROM_ADC_SUPERCAP_READY)
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009074:	2b00      	cmp	r3, #0
 8009076:	d135      	bne.n	80090e4 <StartScapThread+0x1e8>
            {
              superCapCounter++;
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	3301      	adds	r3, #1
 800907c:	61fb      	str	r3, [r7, #28]
#if PRINTF_APP_SCAP
              waitToPrint();
 800907e:	f002 f9e3 	bl	800b448 <waitToPrint>
              npf_snprintf(uart_buf, 200, "%u [app_supercap] Super capacitor loading (iteration #%u), SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
                  (unsigned int) xTaskGetTickCount(), (unsigned int) superCapCounter, (unsigned int) supercapVoltageLevel, (unsigned int) batteryVoltageLevel,
 8009082:	f017 fff3 	bl	802106c <xTaskGetTickCount>
 8009086:	4602      	mov	r2, r0
 8009088:	460b      	mov	r3, r1
              npf_snprintf(uart_buf, 200, "%u [app_supercap] Super capacitor loading (iteration #%u), SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
 800908a:	4694      	mov	ip, r2
 800908c:	4b4e      	ldr	r3, [pc, #312]	@ (80091c8 <StartScapThread+0x2cc>)
 800908e:	881b      	ldrh	r3, [r3, #0]
 8009090:	461a      	mov	r2, r3
 8009092:	4b4e      	ldr	r3, [pc, #312]	@ (80091cc <StartScapThread+0x2d0>)
 8009094:	881b      	ldrh	r3, [r3, #0]
 8009096:	4619      	mov	r1, r3
 8009098:	4b4d      	ldr	r3, [pc, #308]	@ (80091d0 <StartScapThread+0x2d4>)
 800909a:	881b      	ldrh	r3, [r3, #0]
 800909c:	4618      	mov	r0, r3
 800909e:	4b4d      	ldr	r3, [pc, #308]	@ (80091d4 <StartScapThread+0x2d8>)
 80090a0:	881b      	ldrh	r3, [r3, #0]
 80090a2:	461e      	mov	r6, r3
 80090a4:	4b4c      	ldr	r3, [pc, #304]	@ (80091d8 <StartScapThread+0x2dc>)
 80090a6:	881b      	ldrh	r3, [r3, #0]
 80090a8:	9305      	str	r3, [sp, #20]
 80090aa:	9604      	str	r6, [sp, #16]
 80090ac:	9003      	str	r0, [sp, #12]
 80090ae:	9102      	str	r1, [sp, #8]
 80090b0:	9201      	str	r2, [sp, #4]
 80090b2:	69fb      	ldr	r3, [r7, #28]
 80090b4:	9300      	str	r3, [sp, #0]
 80090b6:	4663      	mov	r3, ip
 80090b8:	4a48      	ldr	r2, [pc, #288]	@ (80091dc <StartScapThread+0x2e0>)
 80090ba:	21c8      	movs	r1, #200	@ 0xc8
 80090bc:	483d      	ldr	r0, [pc, #244]	@ (80091b4 <StartScapThread+0x2b8>)
 80090be:	f002 f8bd 	bl	800b23c <npf_snprintf>
                  (unsigned int) batteryInVoltageLevel,(unsigned int) vCoreVoltageLevel, (unsigned int) vCoreTemperature);
              huart2print(uart_buf, strlen(uart_buf));
 80090c2:	483c      	ldr	r0, [pc, #240]	@ (80091b4 <StartScapThread+0x2b8>)
 80090c4:	f7f7 f86c 	bl	80001a0 <strlen>
 80090c8:	4603      	mov	r3, r0
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	4619      	mov	r1, r3
 80090ce:	4839      	ldr	r0, [pc, #228]	@ (80091b4 <StartScapThread+0x2b8>)
 80090d0:	f002 f9cc 	bl	800b46c <huart2print>
#endif
              xTaskNotifyStateClear(scapThreadHandler);
 80090d4:	4b38      	ldr	r3, [pc, #224]	@ (80091b8 <StartScapThread+0x2bc>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2100      	movs	r1, #0
 80090da:	4618      	mov	r0, r3
 80090dc:	f019 f87c 	bl	80221d8 <xTaskGenericNotifyStateClear>
              notificationValue = 0;
 80090e0:	2300      	movs	r3, #0
 80090e2:	60fb      	str	r3, [r7, #12]
          while ((notificationValue & NOTIFICATION_FROM_ADC_SUPERCAP_READY) != NOTIFICATION_FROM_ADC_SUPERCAP_READY)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d0b0      	beq.n	8009050 <StartScapThread+0x154>
                notificationValue = NOTIFICATION_FROM_ADC_SUPERCAP_READY;
              }
#endif
            }
          } // end of while notificationValue != NOTIFICATION_FROM_ADC_SUPERCAP_READY
          HAL_GPIO_WritePin(SCAP_ON_GPIO_Port, SCAP_ON_Pin, GPIO_PIN_RESET); // Super Capacitor off
 80090ee:	2200      	movs	r2, #0
 80090f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80090f4:	4833      	ldr	r0, [pc, #204]	@ (80091c4 <StartScapThread+0x2c8>)
 80090f6:	f011 f85b 	bl	801a1b0 <HAL_GPIO_WritePin>
          superCapOnTime = xTaskGetTickCount() - startSuperCapOn;
 80090fa:	f017 ffb7 	bl	802106c <xTaskGetTickCount>
 80090fe:	4b38      	ldr	r3, [pc, #224]	@ (80091e0 <StartScapThread+0x2e4>)
 8009100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009104:	1a84      	subs	r4, r0, r2
 8009106:	eb61 0503 	sbc.w	r5, r1, r3
 800910a:	4b36      	ldr	r3, [pc, #216]	@ (80091e4 <StartScapThread+0x2e8>)
 800910c:	e9c3 4500 	strd	r4, r5, [r3]
          superCapCounter = 0;
 8009110:	2300      	movs	r3, #0
 8009112:	61fb      	str	r3, [r7, #28]
#if PRINTF_APP_SCAP
          waitToPrint();
 8009114:	f002 f998 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_supercap] Super capacitor loaded (load time = %ums), SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
              (unsigned int) xTaskGetTickCount(), (unsigned int) superCapOnTime, (unsigned int) supercapVoltageLevel, (unsigned int) batteryVoltageLevel,
 8009118:	f017 ffa8 	bl	802106c <xTaskGetTickCount>
 800911c:	4602      	mov	r2, r0
 800911e:	460b      	mov	r3, r1
          npf_snprintf(uart_buf, 200, "%u [app_supercap] Super capacitor loaded (load time = %ums), SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
 8009120:	4694      	mov	ip, r2
 8009122:	4b30      	ldr	r3, [pc, #192]	@ (80091e4 <StartScapThread+0x2e8>)
 8009124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009128:	4b27      	ldr	r3, [pc, #156]	@ (80091c8 <StartScapThread+0x2cc>)
 800912a:	881b      	ldrh	r3, [r3, #0]
 800912c:	4619      	mov	r1, r3
 800912e:	4b27      	ldr	r3, [pc, #156]	@ (80091cc <StartScapThread+0x2d0>)
 8009130:	881b      	ldrh	r3, [r3, #0]
 8009132:	4618      	mov	r0, r3
 8009134:	4b26      	ldr	r3, [pc, #152]	@ (80091d0 <StartScapThread+0x2d4>)
 8009136:	881b      	ldrh	r3, [r3, #0]
 8009138:	461e      	mov	r6, r3
 800913a:	4b26      	ldr	r3, [pc, #152]	@ (80091d4 <StartScapThread+0x2d8>)
 800913c:	881b      	ldrh	r3, [r3, #0]
 800913e:	603b      	str	r3, [r7, #0]
 8009140:	4b25      	ldr	r3, [pc, #148]	@ (80091d8 <StartScapThread+0x2dc>)
 8009142:	881b      	ldrh	r3, [r3, #0]
 8009144:	9305      	str	r3, [sp, #20]
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	9304      	str	r3, [sp, #16]
 800914a:	9603      	str	r6, [sp, #12]
 800914c:	9002      	str	r0, [sp, #8]
 800914e:	9101      	str	r1, [sp, #4]
 8009150:	9200      	str	r2, [sp, #0]
 8009152:	4663      	mov	r3, ip
 8009154:	4a24      	ldr	r2, [pc, #144]	@ (80091e8 <StartScapThread+0x2ec>)
 8009156:	21c8      	movs	r1, #200	@ 0xc8
 8009158:	4816      	ldr	r0, [pc, #88]	@ (80091b4 <StartScapThread+0x2b8>)
 800915a:	f002 f86f 	bl	800b23c <npf_snprintf>
              (unsigned int) batteryInVoltageLevel, (unsigned int) vCoreVoltageLevel, (unsigned int) vCoreTemperature);
          huart2print(uart_buf, strlen(uart_buf));
 800915e:	4815      	ldr	r0, [pc, #84]	@ (80091b4 <StartScapThread+0x2b8>)
 8009160:	f7f7 f81e 	bl	80001a0 <strlen>
 8009164:	4603      	mov	r3, r0
 8009166:	b2db      	uxtb	r3, r3
 8009168:	4619      	mov	r1, r3
 800916a:	4812      	ldr	r0, [pc, #72]	@ (80091b4 <StartScapThread+0x2b8>)
 800916c:	f002 f97e 	bl	800b46c <huart2print>
 8009170:	e014      	b.n	800919c <StartScapThread+0x2a0>
#endif
        }
        else
        {
#if PRINTF_APP_SCAP
          waitToPrint();
 8009172:	f002 f969 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_supercap] Radio's are not powered via super cap, skip loading process.\r\n", (unsigned int) xTaskGetTickCount());
 8009176:	f017 ff79 	bl	802106c <xTaskGetTickCount>
 800917a:	4602      	mov	r2, r0
 800917c:	460b      	mov	r3, r1
 800917e:	4613      	mov	r3, r2
 8009180:	4a1a      	ldr	r2, [pc, #104]	@ (80091ec <StartScapThread+0x2f0>)
 8009182:	21c8      	movs	r1, #200	@ 0xc8
 8009184:	480b      	ldr	r0, [pc, #44]	@ (80091b4 <StartScapThread+0x2b8>)
 8009186:	f002 f859 	bl	800b23c <npf_snprintf>
          huart2print(uart_buf, strlen(uart_buf));
 800918a:	480a      	ldr	r0, [pc, #40]	@ (80091b4 <StartScapThread+0x2b8>)
 800918c:	f7f7 f808 	bl	80001a0 <strlen>
 8009190:	4603      	mov	r3, r0
 8009192:	b2db      	uxtb	r3, r3
 8009194:	4619      	mov	r1, r3
 8009196:	4807      	ldr	r0, [pc, #28]	@ (80091b4 <StartScapThread+0x2b8>)
 8009198:	f002 f968 	bl	800b46c <huart2print>
#endif
        }
        InitThreadNotify(NOTIFICATION_FROM_SCAP_SUPERCAP_READY);  // notify app_init that the supercap is loaded
 800919c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80091a0:	f7fe fb44 	bl	800782c <InitThreadNotify>
#if PLANTSENSOR
        GatewayNotify(NOTIFICATION_FROM_SCAP_SUPERCAP_READY);     // notify app_gateway that the supercap is loaded
 80091a4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80091a8:	f7fb fae0 	bl	800476c <GatewayNotify>
 80091ac:	e07d      	b.n	80092aa <StartScapThread+0x3ae>
 80091ae:	bf00      	nop
 80091b0:	08027d68 	.word	0x08027d68
 80091b4:	200011d8 	.word	0x200011d8
 80091b8:	20000d40 	.word	0x20000d40
 80091bc:	20000038 	.word	0x20000038
 80091c0:	08027d94 	.word	0x08027d94
 80091c4:	42020000 	.word	0x42020000
 80091c8:	200013ba 	.word	0x200013ba
 80091cc:	200013b6 	.word	0x200013b6
 80091d0:	200013b8 	.word	0x200013b8
 80091d4:	200013bc 	.word	0x200013bc
 80091d8:	200013be 	.word	0x200013be
 80091dc:	08027dd0 	.word	0x08027dd0
 80091e0:	200013c0 	.word	0x200013c0
 80091e4:	200013c8 	.word	0x200013c8
 80091e8:	08027e58 	.word	0x08027e58
 80091ec:	08027ee0 	.word	0x08027ee0
        NwConThreadNotify(NOTIFICATION_FROM_SCAP_SUPERCAP_READY); // notify app_network_connect that the supercap is loaded
#endif
      }
      else
      { // notificationValue != NOTIFICATION_LOAD_SCAP
        if(notificationValue)
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d030      	beq.n	8009258 <StartScapThread+0x35c>
        {
          if (notificationValue != NOTIFICATION_FROM_ADC_SUPERCAP_READY)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091fc:	d055      	beq.n	80092aa <StartScapThread+0x3ae>
          {
#if PRINTF_APP_SCAP
            waitToPrint();
 80091fe:	f002 f923 	bl	800b448 <waitToPrint>
            npf_snprintf(uart_buf, 200, "%u [app_supercap] Wrong notification value received: 0x%02X, SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
              (unsigned int) xTaskGetTickCount(), (unsigned int) notificationValue, (unsigned int) supercapVoltageLevel, (unsigned int) batteryVoltageLevel,
 8009202:	f017 ff33 	bl	802106c <xTaskGetTickCount>
 8009206:	4602      	mov	r2, r0
 8009208:	460b      	mov	r3, r1
            npf_snprintf(uart_buf, 200, "%u [app_supercap] Wrong notification value received: 0x%02X, SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
 800920a:	4694      	mov	ip, r2
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	4a2a      	ldr	r2, [pc, #168]	@ (80092b8 <StartScapThread+0x3bc>)
 8009210:	8812      	ldrh	r2, [r2, #0]
 8009212:	4611      	mov	r1, r2
 8009214:	4a29      	ldr	r2, [pc, #164]	@ (80092bc <StartScapThread+0x3c0>)
 8009216:	8812      	ldrh	r2, [r2, #0]
 8009218:	4610      	mov	r0, r2
 800921a:	4a29      	ldr	r2, [pc, #164]	@ (80092c0 <StartScapThread+0x3c4>)
 800921c:	8812      	ldrh	r2, [r2, #0]
 800921e:	4616      	mov	r6, r2
 8009220:	4a28      	ldr	r2, [pc, #160]	@ (80092c4 <StartScapThread+0x3c8>)
 8009222:	8812      	ldrh	r2, [r2, #0]
 8009224:	603a      	str	r2, [r7, #0]
 8009226:	4a28      	ldr	r2, [pc, #160]	@ (80092c8 <StartScapThread+0x3cc>)
 8009228:	8812      	ldrh	r2, [r2, #0]
 800922a:	9205      	str	r2, [sp, #20]
 800922c:	683a      	ldr	r2, [r7, #0]
 800922e:	9204      	str	r2, [sp, #16]
 8009230:	9603      	str	r6, [sp, #12]
 8009232:	9002      	str	r0, [sp, #8]
 8009234:	9101      	str	r1, [sp, #4]
 8009236:	9300      	str	r3, [sp, #0]
 8009238:	4663      	mov	r3, ip
 800923a:	4a24      	ldr	r2, [pc, #144]	@ (80092cc <StartScapThread+0x3d0>)
 800923c:	21c8      	movs	r1, #200	@ 0xc8
 800923e:	4824      	ldr	r0, [pc, #144]	@ (80092d0 <StartScapThread+0x3d4>)
 8009240:	f001 fffc 	bl	800b23c <npf_snprintf>
              (unsigned int) batteryInVoltageLevel,(unsigned int) vCoreVoltageLevel, (unsigned int) vCoreTemperature);
            huart2print(uart_buf, strlen(uart_buf));
 8009244:	4822      	ldr	r0, [pc, #136]	@ (80092d0 <StartScapThread+0x3d4>)
 8009246:	f7f6 ffab 	bl	80001a0 <strlen>
 800924a:	4603      	mov	r3, r0
 800924c:	b2db      	uxtb	r3, r3
 800924e:	4619      	mov	r1, r3
 8009250:	481f      	ldr	r0, [pc, #124]	@ (80092d0 <StartScapThread+0x3d4>)
 8009252:	f002 f90b 	bl	800b46c <huart2print>
 8009256:	e028      	b.n	80092aa <StartScapThread+0x3ae>
        }
        else
        {
        // todo check the voltage level. If the voltage level is below 1200mV, load the supercap...
#if PRINTF_APP_SCAP
          waitToPrint();
 8009258:	f002 f8f6 	bl	800b448 <waitToPrint>
          npf_snprintf(uart_buf, 200, "%u [app_supercap] No request received in last 60s to load SCAP, SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
            (unsigned int) xTaskGetTickCount(), (unsigned int) supercapVoltageLevel, (unsigned int) batteryVoltageLevel,
 800925c:	f017 ff06 	bl	802106c <xTaskGetTickCount>
 8009260:	4602      	mov	r2, r0
 8009262:	460b      	mov	r3, r1
          npf_snprintf(uart_buf, 200, "%u [app_supercap] No request received in last 60s to load SCAP, SCAP = %umV, BATT = %umV, BATTIN = %umV, Core = %umV, Core temp = %uC.\r\n",
 8009264:	4694      	mov	ip, r2
 8009266:	4b14      	ldr	r3, [pc, #80]	@ (80092b8 <StartScapThread+0x3bc>)
 8009268:	881b      	ldrh	r3, [r3, #0]
 800926a:	461a      	mov	r2, r3
 800926c:	4b13      	ldr	r3, [pc, #76]	@ (80092bc <StartScapThread+0x3c0>)
 800926e:	881b      	ldrh	r3, [r3, #0]
 8009270:	4619      	mov	r1, r3
 8009272:	4b13      	ldr	r3, [pc, #76]	@ (80092c0 <StartScapThread+0x3c4>)
 8009274:	881b      	ldrh	r3, [r3, #0]
 8009276:	4618      	mov	r0, r3
 8009278:	4b12      	ldr	r3, [pc, #72]	@ (80092c4 <StartScapThread+0x3c8>)
 800927a:	881b      	ldrh	r3, [r3, #0]
 800927c:	461e      	mov	r6, r3
 800927e:	4b12      	ldr	r3, [pc, #72]	@ (80092c8 <StartScapThread+0x3cc>)
 8009280:	881b      	ldrh	r3, [r3, #0]
 8009282:	9304      	str	r3, [sp, #16]
 8009284:	9603      	str	r6, [sp, #12]
 8009286:	9002      	str	r0, [sp, #8]
 8009288:	9101      	str	r1, [sp, #4]
 800928a:	9200      	str	r2, [sp, #0]
 800928c:	4663      	mov	r3, ip
 800928e:	4a11      	ldr	r2, [pc, #68]	@ (80092d4 <StartScapThread+0x3d8>)
 8009290:	21c8      	movs	r1, #200	@ 0xc8
 8009292:	480f      	ldr	r0, [pc, #60]	@ (80092d0 <StartScapThread+0x3d4>)
 8009294:	f001 ffd2 	bl	800b23c <npf_snprintf>
            (unsigned int) batteryInVoltageLevel,(unsigned int) vCoreVoltageLevel, (unsigned int) vCoreTemperature);
          huart2print(uart_buf, strlen(uart_buf));
 8009298:	480d      	ldr	r0, [pc, #52]	@ (80092d0 <StartScapThread+0x3d4>)
 800929a:	f7f6 ff81 	bl	80001a0 <strlen>
 800929e:	4603      	mov	r3, r0
 80092a0:	b2db      	uxtb	r3, r3
 80092a2:	4619      	mov	r1, r3
 80092a4:	480a      	ldr	r0, [pc, #40]	@ (80092d0 <StartScapThread+0x3d4>)
 80092a6:	f002 f8e1 	bl	800b46c <huart2print>
    while ((notificationValue & NOTIFICATION_LOAD_SCAP) != NOTIFICATION_LOAD_SCAP)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f43f ae4d 	beq.w	8008f50 <StartScapThread+0x54>
	xTaskNotifyStateClear(scapThreadHandler);
 80092b6:	e644      	b.n	8008f42 <StartScapThread+0x46>
 80092b8:	200013ba 	.word	0x200013ba
 80092bc:	200013b6 	.word	0x200013b6
 80092c0:	200013b8 	.word	0x200013b8
 80092c4:	200013bc 	.word	0x200013bc
 80092c8:	200013be 	.word	0x200013be
 80092cc:	08027f34 	.word	0x08027f34
 80092d0:	200011d8 	.word	0x200011d8
 80092d4:	08027fbc 	.word	0x08027fbc

080092d8 <ScapThreadNotify>:
#endif //AUTOMATESUPERCAP
  } // end of infinite loop
}

void ScapThreadNotify(uint32_t notValue)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b084      	sub	sp, #16
 80092dc:	af02      	add	r7, sp, #8
 80092de:	6078      	str	r0, [r7, #4]
  if (scapThreadHandler != NULL)
 80092e0:	4b08      	ldr	r3, [pc, #32]	@ (8009304 <ScapThreadNotify+0x2c>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d008      	beq.n	80092fa <ScapThreadNotify+0x22>
  {
    xTaskNotify(scapThreadHandler, notValue, eSetBits);
 80092e8:	4b06      	ldr	r3, [pc, #24]	@ (8009304 <ScapThreadNotify+0x2c>)
 80092ea:	6818      	ldr	r0, [r3, #0]
 80092ec:	2300      	movs	r3, #0
 80092ee:	9300      	str	r3, [sp, #0]
 80092f0:	2301      	movs	r3, #1
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	2100      	movs	r1, #0
 80092f6:	f018 fd31 	bl	8021d5c <xTaskGenericNotify>
  }
}
 80092fa:	bf00      	nop
 80092fc:	3708      	adds	r7, #8
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	20000d40 	.word	0x20000d40

08009308 <MX_ADC4_Init>:

ADC_HandleTypeDef hadc4;

/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b084      	sub	sp, #16
 800930c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800930e:	1d3b      	adds	r3, r7, #4
 8009310:	2200      	movs	r2, #0
 8009312:	601a      	str	r2, [r3, #0]
 8009314:	605a      	str	r2, [r3, #4]
 8009316:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8009318:	4b2d      	ldr	r3, [pc, #180]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 800931a:	4a2e      	ldr	r2, [pc, #184]	@ (80093d4 <MX_ADC4_Init+0xcc>)
 800931c:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800931e:	4b2c      	ldr	r3, [pc, #176]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009320:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8009324:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8009326:	4b2a      	ldr	r3, [pc, #168]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009328:	2200      	movs	r2, #0
 800932a:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800932c:	4b28      	ldr	r3, [pc, #160]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 800932e:	2200      	movs	r2, #0
 8009330:	60da      	str	r2, [r3, #12]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8009332:	4b27      	ldr	r3, [pc, #156]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009334:	2200      	movs	r2, #0
 8009336:	611a      	str	r2, [r3, #16]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009338:	4b25      	ldr	r3, [pc, #148]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 800933a:	2204      	movs	r2, #4
 800933c:	615a      	str	r2, [r3, #20]
  hadc4.Init.LowPowerAutoPowerOff = DISABLE;
 800933e:	4b24      	ldr	r3, [pc, #144]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009340:	2200      	movs	r2, #0
 8009342:	765a      	strb	r2, [r3, #25]
  hadc4.Init.LowPowerAutonomousDPD = ADC_LP_AUTONOMOUS_DPD_DISABLE;
 8009344:	4b22      	ldr	r3, [pc, #136]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009346:	2200      	movs	r2, #0
 8009348:	61da      	str	r2, [r3, #28]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800934a:	4b21      	ldr	r3, [pc, #132]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 800934c:	2200      	movs	r2, #0
 800934e:	761a      	strb	r2, [r3, #24]
  hadc4.Init.ContinuousConvMode = DISABLE;
 8009350:	4b1f      	ldr	r3, [pc, #124]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009352:	2200      	movs	r2, #0
 8009354:	f883 2020 	strb.w	r2, [r3, #32]
  hadc4.Init.NbrOfConversion = 1;
 8009358:	4b1d      	ldr	r3, [pc, #116]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 800935a:	2201      	movs	r2, #1
 800935c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800935e:	4b1c      	ldr	r3, [pc, #112]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009360:	2200      	movs	r2, #0
 8009362:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009364:	4b1a      	ldr	r3, [pc, #104]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009366:	2200      	movs	r2, #0
 8009368:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 800936a:	4b19      	ldr	r3, [pc, #100]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 800936c:	2200      	movs	r2, #0
 800936e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc4.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 8009372:	4b17      	ldr	r3, [pc, #92]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009374:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8009378:	655a      	str	r2, [r3, #84]	@ 0x54
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800937a:	4b15      	ldr	r3, [pc, #84]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 800937c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009380:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc4.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_79CYCLES_5;
 8009382:	4b13      	ldr	r3, [pc, #76]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009384:	2206      	movs	r2, #6
 8009386:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 8009388:	4b11      	ldr	r3, [pc, #68]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 800938a:	2206      	movs	r2, #6
 800938c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc4.Init.OversamplingMode = DISABLE;
 800938e:	4b10      	ldr	r3, [pc, #64]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009390:	2200      	movs	r2, #0
 8009392:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8009396:	480e      	ldr	r0, [pc, #56]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 8009398:	f00f fbfe 	bl	8018b98 <HAL_ADC_Init>
 800939c:	4603      	mov	r3, r0
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d001      	beq.n	80093a6 <MX_ADC4_Init+0x9e>
  {
    Error_Handler();
 80093a2:	f002 f959 	bl	800b658 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80093a6:	4b0c      	ldr	r3, [pc, #48]	@ (80093d8 <MX_ADC4_Init+0xd0>)
 80093a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80093aa:	2300      	movs	r3, #0
 80093ac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80093ae:	2300      	movs	r3, #0
 80093b0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80093b2:	1d3b      	adds	r3, r7, #4
 80093b4:	4619      	mov	r1, r3
 80093b6:	4806      	ldr	r0, [pc, #24]	@ (80093d0 <MX_ADC4_Init+0xc8>)
 80093b8:	f00f ff56 	bl	8019268 <HAL_ADC_ConfigChannel>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d001      	beq.n	80093c6 <MX_ADC4_Init+0xbe>
  {
    Error_Handler();
 80093c2:	f002 f949 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 80093c6:	bf00      	nop
 80093c8:	3710      	adds	r7, #16
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}
 80093ce:	bf00      	nop
 80093d0:	20000d44 	.word	0x20000d44
 80093d4:	46021000 	.word	0x46021000
 80093d8:	10000010 	.word	0x10000010

080093dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b09a      	sub	sp, #104	@ 0x68
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]
 80093ec:	605a      	str	r2, [r3, #4]
 80093ee:	609a      	str	r2, [r3, #8]
 80093f0:	60da      	str	r2, [r3, #12]
 80093f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80093f4:	f107 0314 	add.w	r3, r7, #20
 80093f8:	2240      	movs	r2, #64	@ 0x40
 80093fa:	2100      	movs	r1, #0
 80093fc:	4618      	mov	r0, r3
 80093fe:	f01a fb5d 	bl	8023abc <memset>
  if(adcHandle->Instance==ADC4)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a24      	ldr	r2, [pc, #144]	@ (8009498 <HAL_ADC_MspInit+0xbc>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d141      	bne.n	8009490 <HAL_ADC_MspInit+0xb4>

  /* USER CODE END ADC4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800940c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009410:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_HCLK;
 8009412:	2300      	movs	r3, #0
 8009414:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009416:	f107 0314 	add.w	r3, r7, #20
 800941a:	4618      	mov	r0, r3
 800941c:	f012 fe2e 	bl	801c07c <HAL_RCCEx_PeriphCLKConfig>
 8009420:	4603      	mov	r3, r0
 8009422:	2b00      	cmp	r3, #0
 8009424:	d001      	beq.n	800942a <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8009426:	f002 f917 	bl	800b658 <Error_Handler>
    }

    /* ADC4 clock enable */
    __HAL_RCC_ADC4_CLK_ENABLE();
 800942a:	4b1c      	ldr	r3, [pc, #112]	@ (800949c <HAL_ADC_MspInit+0xc0>)
 800942c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009430:	4a1a      	ldr	r2, [pc, #104]	@ (800949c <HAL_ADC_MspInit+0xc0>)
 8009432:	f043 0320 	orr.w	r3, r3, #32
 8009436:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800943a:	4b18      	ldr	r3, [pc, #96]	@ (800949c <HAL_ADC_MspInit+0xc0>)
 800943c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009440:	f003 0320 	and.w	r3, r3, #32
 8009444:	613b      	str	r3, [r7, #16]
 8009446:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009448:	4b14      	ldr	r3, [pc, #80]	@ (800949c <HAL_ADC_MspInit+0xc0>)
 800944a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800944e:	4a13      	ldr	r2, [pc, #76]	@ (800949c <HAL_ADC_MspInit+0xc0>)
 8009450:	f043 0301 	orr.w	r3, r3, #1
 8009454:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009458:	4b10      	ldr	r3, [pc, #64]	@ (800949c <HAL_ADC_MspInit+0xc0>)
 800945a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800945e:	f003 0301 	and.w	r3, r3, #1
 8009462:	60fb      	str	r3, [r7, #12]
 8009464:	68fb      	ldr	r3, [r7, #12]
    /**ADC4 GPIO Configuration
    PA8     ------> ADC4_IN1
    PA5     ------> ADC4_IN4
    PA3     ------> ADC4_IN6
    */
    GPIO_InitStruct.Pin = SCAP_LEVEL_Pin|BATTIN_LEVEL_Pin|BATT_LEVEL_Pin;
 8009466:	f44f 7394 	mov.w	r3, #296	@ 0x128
 800946a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800946c:	2303      	movs	r3, #3
 800946e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009470:	2300      	movs	r3, #0
 8009472:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009474:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009478:	4619      	mov	r1, r3
 800947a:	4809      	ldr	r0, [pc, #36]	@ (80094a0 <HAL_ADC_MspInit+0xc4>)
 800947c:	f010 fd34 	bl	8019ee8 <HAL_GPIO_Init>

    /* ADC4 interrupt Init */
    HAL_NVIC_SetPriority(ADC4_IRQn, 3, 0);
 8009480:	2200      	movs	r2, #0
 8009482:	2103      	movs	r1, #3
 8009484:	2041      	movs	r0, #65	@ 0x41
 8009486:	f010 fa9d 	bl	80199c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 800948a:	2041      	movs	r0, #65	@ 0x41
 800948c:	f010 fab7 	bl	80199fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8009490:	bf00      	nop
 8009492:	3768      	adds	r7, #104	@ 0x68
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}
 8009498:	46021000 	.word	0x46021000
 800949c:	46020c00 	.word	0x46020c00
 80094a0:	42020000 	.word	0x42020000

080094a4 <PreSleepProcessing>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b083      	sub	sp, #12
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 80094c0:	bf00      	nop
 80094c2:	370c      	adds	r7, #12
 80094c4:	46bd      	mov	sp, r7
 80094c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ca:	4770      	bx	lr

080094cc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80094cc:	b580      	push	{r7, lr}
 80094ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80094d0:	4a05      	ldr	r2, [pc, #20]	@ (80094e8 <MX_FREERTOS_Init+0x1c>)
 80094d2:	2100      	movs	r1, #0
 80094d4:	4805      	ldr	r0, [pc, #20]	@ (80094ec <MX_FREERTOS_Init+0x20>)
 80094d6:	f016 fa31 	bl	801f93c <osThreadNew>
 80094da:	4603      	mov	r3, r0
 80094dc:	4a04      	ldr	r2, [pc, #16]	@ (80094f0 <MX_FREERTOS_Init+0x24>)
 80094de:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ProjectInit();
 80094e0:	f7fd fb64 	bl	8006bac <ProjectInit>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80094e4:	bf00      	nop
 80094e6:	bd80      	pop	{r7, pc}
 80094e8:	0802dc14 	.word	0x0802dc14
 80094ec:	080094f5 	.word	0x080094f5
 80094f0:	20000db0 	.word	0x20000db0

080094f4 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN defaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80094fc:	2001      	movs	r0, #1
 80094fe:	f016 faaf 	bl	801fa60 <osDelay>
 8009502:	e7fb      	b.n	80094fc <StartDefaultTask+0x8>

08009504 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     OSC_OUT   ------> RCC_OSC_OUT
     OSC_IN   ------> RCC_OSC_IN
*/
void MX_GPIO_Init(void)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b08a      	sub	sp, #40	@ 0x28
 8009508:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800950a:	f107 0314 	add.w	r3, r7, #20
 800950e:	2200      	movs	r2, #0
 8009510:	601a      	str	r2, [r3, #0]
 8009512:	605a      	str	r2, [r3, #4]
 8009514:	609a      	str	r2, [r3, #8]
 8009516:	60da      	str	r2, [r3, #12]
 8009518:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800951a:	4b7f      	ldr	r3, [pc, #508]	@ (8009718 <MX_GPIO_Init+0x214>)
 800951c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009520:	4a7d      	ldr	r2, [pc, #500]	@ (8009718 <MX_GPIO_Init+0x214>)
 8009522:	f043 0302 	orr.w	r3, r3, #2
 8009526:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800952a:	4b7b      	ldr	r3, [pc, #492]	@ (8009718 <MX_GPIO_Init+0x214>)
 800952c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009530:	f003 0302 	and.w	r3, r3, #2
 8009534:	613b      	str	r3, [r7, #16]
 8009536:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009538:	4b77      	ldr	r3, [pc, #476]	@ (8009718 <MX_GPIO_Init+0x214>)
 800953a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800953e:	4a76      	ldr	r2, [pc, #472]	@ (8009718 <MX_GPIO_Init+0x214>)
 8009540:	f043 0301 	orr.w	r3, r3, #1
 8009544:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009548:	4b73      	ldr	r3, [pc, #460]	@ (8009718 <MX_GPIO_Init+0x214>)
 800954a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800954e:	f003 0301 	and.w	r3, r3, #1
 8009552:	60fb      	str	r3, [r7, #12]
 8009554:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009556:	4b70      	ldr	r3, [pc, #448]	@ (8009718 <MX_GPIO_Init+0x214>)
 8009558:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800955c:	4a6e      	ldr	r2, [pc, #440]	@ (8009718 <MX_GPIO_Init+0x214>)
 800955e:	f043 0304 	orr.w	r3, r3, #4
 8009562:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009566:	4b6c      	ldr	r3, [pc, #432]	@ (8009718 <MX_GPIO_Init+0x214>)
 8009568:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800956c:	f003 0304 	and.w	r3, r3, #4
 8009570:	60bb      	str	r3, [r7, #8]
 8009572:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009574:	4b68      	ldr	r3, [pc, #416]	@ (8009718 <MX_GPIO_Init+0x214>)
 8009576:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800957a:	4a67      	ldr	r2, [pc, #412]	@ (8009718 <MX_GPIO_Init+0x214>)
 800957c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009580:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009584:	4b64      	ldr	r3, [pc, #400]	@ (8009718 <MX_GPIO_Init+0x214>)
 8009586:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800958a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800958e:	607b      	str	r3, [r7, #4]
 8009590:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GNSS_Reset_Pin|ANT_SELECT_Pin|VSW1V8_On_Pin|USER_LED_Pin, GPIO_PIN_RESET);
 8009592:	2200      	movs	r2, #0
 8009594:	f44f 4164 	mov.w	r1, #58368	@ 0xe400
 8009598:	4860      	ldr	r0, [pc, #384]	@ (800971c <MX_GPIO_Init+0x218>)
 800959a:	f010 fe09 	bl	801a1b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_ICM20948_Pin|CS_RTC_Pin|RESET_SX1280_Pin|CS_SX1280_Pin
 800959e:	2200      	movs	r2, #0
 80095a0:	f241 6106 	movw	r1, #5638	@ 0x1606
 80095a4:	485e      	ldr	r0, [pc, #376]	@ (8009720 <MX_GPIO_Init+0x21c>)
 80095a6:	f010 fe03 	bl	801a1b0 <HAL_GPIO_WritePin>
                          |SCAP_ON_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_BME280_GPIO_Port, CS_BME280_Pin, GPIO_PIN_RESET);
 80095aa:	2200      	movs	r2, #0
 80095ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80095b0:	485c      	ldr	r0, [pc, #368]	@ (8009724 <MX_GPIO_Init+0x220>)
 80095b2:	f010 fdfd 	bl	801a1b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GNSS_PPS_Pin|INT1_ICM20948_Pin|DIO1_SX1280_Pin|BUSY_SX1280_Pin;
 80095b6:	f640 0323 	movw	r3, #2083	@ 0x823
 80095ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80095bc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80095c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095c2:	2300      	movs	r3, #0
 80095c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80095c6:	f107 0314 	add.w	r3, r7, #20
 80095ca:	4619      	mov	r1, r3
 80095cc:	4853      	ldr	r0, [pc, #332]	@ (800971c <MX_GPIO_Init+0x218>)
 80095ce:	f010 fc8b 	bl	8019ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GNSS_Reset_Pin|ANT_SELECT_Pin|VSW1V8_On_Pin|USER_LED_Pin;
 80095d2:	f44f 4364 	mov.w	r3, #58368	@ 0xe400
 80095d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80095d8:	2301      	movs	r3, #1
 80095da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095dc:	2300      	movs	r3, #0
 80095de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80095e0:	2300      	movs	r3, #0
 80095e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80095e4:	f107 0314 	add.w	r3, r7, #20
 80095e8:	4619      	mov	r1, r3
 80095ea:	484c      	ldr	r0, [pc, #304]	@ (800971c <MX_GPIO_Init+0x218>)
 80095ec:	f010 fc7c 	bl	8019ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CS_ICM20948_Pin|CS_RTC_Pin|RESET_SX1280_Pin|CS_SX1280_Pin;
 80095f0:	f241 4306 	movw	r3, #5126	@ 0x1406
 80095f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80095f6:	2301      	movs	r3, #1
 80095f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095fa:	2300      	movs	r3, #0
 80095fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80095fe:	2300      	movs	r3, #0
 8009600:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009602:	f107 0314 	add.w	r3, r7, #20
 8009606:	4619      	mov	r1, r3
 8009608:	4845      	ldr	r0, [pc, #276]	@ (8009720 <MX_GPIO_Init+0x21c>)
 800960a:	f010 fc6d 	bl	8019ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_BME280_Pin;
 800960e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009614:	2301      	movs	r3, #1
 8009616:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009618:	2300      	movs	r3, #0
 800961a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800961c:	2300      	movs	r3, #0
 800961e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_BME280_GPIO_Port, &GPIO_InitStruct);
 8009620:	f107 0314 	add.w	r3, r7, #20
 8009624:	4619      	mov	r1, r3
 8009626:	483f      	ldr	r0, [pc, #252]	@ (8009724 <MX_GPIO_Init+0x220>)
 8009628:	f010 fc5e 	bl	8019ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RTC_PPS_Pin;
 800962c:	2380      	movs	r3, #128	@ 0x80
 800962e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8009630:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8009634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009636:	2301      	movs	r3, #1
 8009638:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RTC_PPS_GPIO_Port, &GPIO_InitStruct);
 800963a:	f107 0314 	add.w	r3, r7, #20
 800963e:	4619      	mov	r1, r3
 8009640:	4836      	ldr	r0, [pc, #216]	@ (800971c <MX_GPIO_Init+0x218>)
 8009642:	f010 fc51 	bl	8019ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8009646:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800964a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800964c:	2303      	movs	r3, #3
 800964e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009650:	2300      	movs	r3, #0
 8009652:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009654:	f107 0314 	add.w	r3, r7, #20
 8009658:	4619      	mov	r1, r3
 800965a:	4831      	ldr	r0, [pc, #196]	@ (8009720 <MX_GPIO_Init+0x21c>)
 800965c:	f010 fc44 	bl	8019ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO2_SX1280_Pin;
 8009660:	2304      	movs	r3, #4
 8009662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8009664:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8009668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800966a:	2300      	movs	r3, #0
 800966c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIO2_SX1280_GPIO_Port, &GPIO_InitStruct);
 800966e:	f107 0314 	add.w	r3, r7, #20
 8009672:	4619      	mov	r1, r3
 8009674:	4829      	ldr	r0, [pc, #164]	@ (800971c <MX_GPIO_Init+0x218>)
 8009676:	f010 fc37 	bl	8019ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800967a:	2308      	movs	r3, #8
 800967c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800967e:	2303      	movs	r3, #3
 8009680:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009682:	2300      	movs	r3, #0
 8009684:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8009686:	f107 0314 	add.w	r3, r7, #20
 800968a:	4619      	mov	r1, r3
 800968c:	4826      	ldr	r0, [pc, #152]	@ (8009728 <MX_GPIO_Init+0x224>)
 800968e:	f010 fc2b 	bl	8019ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCAP_ON_Pin;
 8009692:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8009698:	2311      	movs	r3, #17
 800969a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800969c:	2300      	movs	r3, #0
 800969e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80096a0:	2301      	movs	r3, #1
 80096a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SCAP_ON_GPIO_Port, &GPIO_InitStruct);
 80096a4:	f107 0314 	add.w	r3, r7, #20
 80096a8:	4619      	mov	r1, r3
 80096aa:	481d      	ldr	r0, [pc, #116]	@ (8009720 <MX_GPIO_Init+0x21c>)
 80096ac:	f010 fc1c 	bl	8019ee8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 80096b0:	2200      	movs	r2, #0
 80096b2:	2103      	movs	r1, #3
 80096b4:	200b      	movs	r0, #11
 80096b6:	f010 f985 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80096ba:	200b      	movs	r0, #11
 80096bc:	f010 f99f 	bl	80199fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 3, 0);
 80096c0:	2200      	movs	r2, #0
 80096c2:	2103      	movs	r1, #3
 80096c4:	200c      	movs	r0, #12
 80096c6:	f010 f97d 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80096ca:	200c      	movs	r0, #12
 80096cc:	f010 f997 	bl	80199fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 80096d0:	2200      	movs	r2, #0
 80096d2:	2103      	movs	r1, #3
 80096d4:	200d      	movs	r0, #13
 80096d6:	f010 f975 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80096da:	200d      	movs	r0, #13
 80096dc:	f010 f98f 	bl	80199fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI5_IRQn, 3, 0);
 80096e0:	2200      	movs	r2, #0
 80096e2:	2103      	movs	r1, #3
 80096e4:	2010      	movs	r0, #16
 80096e6:	f010 f96d 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI5_IRQn);
 80096ea:	2010      	movs	r0, #16
 80096ec:	f010 f987 	bl	80199fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI7_IRQn, 3, 0);
 80096f0:	2200      	movs	r2, #0
 80096f2:	2103      	movs	r1, #3
 80096f4:	2012      	movs	r0, #18
 80096f6:	f010 f965 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI7_IRQn);
 80096fa:	2012      	movs	r0, #18
 80096fc:	f010 f97f 	bl	80199fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI11_IRQn, 3, 0);
 8009700:	2200      	movs	r2, #0
 8009702:	2103      	movs	r1, #3
 8009704:	2016      	movs	r0, #22
 8009706:	f010 f95d 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI11_IRQn);
 800970a:	2016      	movs	r0, #22
 800970c:	f010 f977 	bl	80199fe <HAL_NVIC_EnableIRQ>

}
 8009710:	bf00      	nop
 8009712:	3728      	adds	r7, #40	@ 0x28
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}
 8009718:	46020c00 	.word	0x46020c00
 800971c:	42020400 	.word	0x42020400
 8009720:	42020000 	.word	0x42020000
 8009724:	42020800 	.word	0x42020800
 8009728:	42021c00 	.word	0x42021c00

0800972c <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8009730:	4b1b      	ldr	r3, [pc, #108]	@ (80097a0 <MX_I2C3_Init+0x74>)
 8009732:	4a1c      	ldr	r2, [pc, #112]	@ (80097a4 <MX_I2C3_Init+0x78>)
 8009734:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00303D5B;
 8009736:	4b1a      	ldr	r3, [pc, #104]	@ (80097a0 <MX_I2C3_Init+0x74>)
 8009738:	4a1b      	ldr	r2, [pc, #108]	@ (80097a8 <MX_I2C3_Init+0x7c>)
 800973a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800973c:	4b18      	ldr	r3, [pc, #96]	@ (80097a0 <MX_I2C3_Init+0x74>)
 800973e:	2200      	movs	r2, #0
 8009740:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009742:	4b17      	ldr	r3, [pc, #92]	@ (80097a0 <MX_I2C3_Init+0x74>)
 8009744:	2201      	movs	r2, #1
 8009746:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009748:	4b15      	ldr	r3, [pc, #84]	@ (80097a0 <MX_I2C3_Init+0x74>)
 800974a:	2200      	movs	r2, #0
 800974c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800974e:	4b14      	ldr	r3, [pc, #80]	@ (80097a0 <MX_I2C3_Init+0x74>)
 8009750:	2200      	movs	r2, #0
 8009752:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009754:	4b12      	ldr	r3, [pc, #72]	@ (80097a0 <MX_I2C3_Init+0x74>)
 8009756:	2200      	movs	r2, #0
 8009758:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800975a:	4b11      	ldr	r3, [pc, #68]	@ (80097a0 <MX_I2C3_Init+0x74>)
 800975c:	2200      	movs	r2, #0
 800975e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009760:	4b0f      	ldr	r3, [pc, #60]	@ (80097a0 <MX_I2C3_Init+0x74>)
 8009762:	2200      	movs	r2, #0
 8009764:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8009766:	480e      	ldr	r0, [pc, #56]	@ (80097a0 <MX_I2C3_Init+0x74>)
 8009768:	f010 fd60 	bl	801a22c <HAL_I2C_Init>
 800976c:	4603      	mov	r3, r0
 800976e:	2b00      	cmp	r3, #0
 8009770:	d001      	beq.n	8009776 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8009772:	f001 ff71 	bl	800b658 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009776:	2100      	movs	r1, #0
 8009778:	4809      	ldr	r0, [pc, #36]	@ (80097a0 <MX_I2C3_Init+0x74>)
 800977a:	f010 fdf2 	bl	801a362 <HAL_I2CEx_ConfigAnalogFilter>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8009784:	f001 ff68 	bl	800b658 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8009788:	2100      	movs	r1, #0
 800978a:	4805      	ldr	r0, [pc, #20]	@ (80097a0 <MX_I2C3_Init+0x74>)
 800978c:	f010 fe34 	bl	801a3f8 <HAL_I2CEx_ConfigDigitalFilter>
 8009790:	4603      	mov	r3, r0
 8009792:	2b00      	cmp	r3, #0
 8009794:	d001      	beq.n	800979a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8009796:	f001 ff5f 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800979a:	bf00      	nop
 800979c:	bd80      	pop	{r7, pc}
 800979e:	bf00      	nop
 80097a0:	20000db4 	.word	0x20000db4
 80097a4:	46002800 	.word	0x46002800
 80097a8:	00303d5b 	.word	0x00303d5b

080097ac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b09a      	sub	sp, #104	@ 0x68
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80097b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80097b8:	2200      	movs	r2, #0
 80097ba:	601a      	str	r2, [r3, #0]
 80097bc:	605a      	str	r2, [r3, #4]
 80097be:	609a      	str	r2, [r3, #8]
 80097c0:	60da      	str	r2, [r3, #12]
 80097c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80097c4:	f107 0314 	add.w	r3, r7, #20
 80097c8:	2240      	movs	r2, #64	@ 0x40
 80097ca:	2100      	movs	r1, #0
 80097cc:	4618      	mov	r0, r3
 80097ce:	f01a f975 	bl	8023abc <memset>
  if(i2cHandle->Instance==I2C3)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a28      	ldr	r2, [pc, #160]	@ (8009878 <HAL_I2C_MspInit+0xcc>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d148      	bne.n	800986e <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80097dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80097e0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK7;
 80097e2:	2300      	movs	r3, #0
 80097e4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80097e6:	f107 0314 	add.w	r3, r7, #20
 80097ea:	4618      	mov	r0, r3
 80097ec:	f012 fc46 	bl	801c07c <HAL_RCCEx_PeriphCLKConfig>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d001      	beq.n	80097fa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80097f6:	f001 ff2f 	bl	800b658 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80097fa:	4b20      	ldr	r3, [pc, #128]	@ (800987c <HAL_I2C_MspInit+0xd0>)
 80097fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009800:	4a1e      	ldr	r2, [pc, #120]	@ (800987c <HAL_I2C_MspInit+0xd0>)
 8009802:	f043 0301 	orr.w	r3, r3, #1
 8009806:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800980a:	4b1c      	ldr	r3, [pc, #112]	@ (800987c <HAL_I2C_MspInit+0xd0>)
 800980c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009810:	f003 0301 	and.w	r3, r3, #1
 8009814:	613b      	str	r3, [r7, #16]
 8009816:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PA7     ------> I2C3_SDA
    PA6     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8009818:	23c0      	movs	r3, #192	@ 0xc0
 800981a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800981c:	2312      	movs	r3, #18
 800981e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009820:	2300      	movs	r3, #0
 8009822:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8009824:	2301      	movs	r3, #1
 8009826:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8009828:	2304      	movs	r3, #4
 800982a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800982c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009830:	4619      	mov	r1, r3
 8009832:	4813      	ldr	r0, [pc, #76]	@ (8009880 <HAL_I2C_MspInit+0xd4>)
 8009834:	f010 fb58 	bl	8019ee8 <HAL_GPIO_Init>

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PA7);
 8009838:	4b12      	ldr	r3, [pc, #72]	@ (8009884 <HAL_I2C_MspInit+0xd8>)
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	4a11      	ldr	r2, [pc, #68]	@ (8009884 <HAL_I2C_MspInit+0xd8>)
 800983e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009842:	6053      	str	r3, [r2, #4]

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PA6);
 8009844:	4b0f      	ldr	r3, [pc, #60]	@ (8009884 <HAL_I2C_MspInit+0xd8>)
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	4a0e      	ldr	r2, [pc, #56]	@ (8009884 <HAL_I2C_MspInit+0xd8>)
 800984a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800984e:	6053      	str	r3, [r2, #4]

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8009850:	4b0a      	ldr	r3, [pc, #40]	@ (800987c <HAL_I2C_MspInit+0xd0>)
 8009852:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009856:	4a09      	ldr	r2, [pc, #36]	@ (800987c <HAL_I2C_MspInit+0xd0>)
 8009858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800985c:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009860:	4b06      	ldr	r3, [pc, #24]	@ (800987c <HAL_I2C_MspInit+0xd0>)
 8009862:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800986a:	60fb      	str	r3, [r7, #12]
 800986c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800986e:	bf00      	nop
 8009870:	3768      	adds	r7, #104	@ 0x68
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	46002800 	.word	0x46002800
 800987c:	46020c00 	.word	0x46020c00
 8009880:	42020000 	.word	0x42020000
 8009884:	46000400 	.word	0x46000400

08009888 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800988c:	2000      	movs	r0, #0
 800988e:	f010 fdff 	bl	801a490 <HAL_ICACHE_ConfigAssociativityMode>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d001      	beq.n	800989c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8009898:	f001 fede 	bl	800b658 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800989c:	f010 fe18 	bl	801a4d0 <HAL_ICACHE_Enable>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d001      	beq.n	80098aa <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80098a6:	f001 fed7 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80098aa:	bf00      	nop
 80098ac:	bd80      	pop	{r7, pc}
	...

080098b0 <spi_master_read_register>:
//		return -1;	// shall return a negative value on error
//	}
//}

uint8_t spi_master_read_register( uint8_t register_addr, uint32_t len, const uint8_t *value)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b086      	sub	sp, #24
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	4603      	mov	r3, r0
 80098b8:	60b9      	str	r1, [r7, #8]
 80098ba:	607a      	str	r2, [r7, #4]
 80098bc:	73fb      	strb	r3, [r7, #15]
//	regAddr = (uint8_t) (register_addr & 0x7F);
//	bank = (uint8_t) (register_addr >> 7);
//
//	select_userbank(bank);

  uint8_t read_reg = READ | register_addr;
 80098be:	7bfb      	ldrb	r3, [r7, #15]
 80098c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80098c4:	b2db      	uxtb	r3, r3
 80098c6:	74bb      	strb	r3, [r7, #18]
//    waitToPrint();
//	npf_snprintf(uart_buf, 100, "read_reg = %02x.\r\n", read_reg);
//	huart2print(uart_buf, strlen(uart_buf));


  uint32_t whileIterations = 0; // to prevent lock into while loop
 80098c8:	2300      	movs	r3, #0
 80098ca:	617b      	str	r3, [r7, #20]
  HAL_SPI_StateTypeDef SPIState = HAL_SPI_GetState(ICM20948_SPI);
 80098cc:	484e      	ldr	r0, [pc, #312]	@ (8009a08 <spi_master_read_register+0x158>)
 80098ce:	f013 fd3d 	bl	801d34c <HAL_SPI_GetState>
 80098d2:	4603      	mov	r3, r0
 80098d4:	74fb      	strb	r3, [r7, #19]
  while (SPIState != HAL_SPI_STATE_READY)
 80098d6:	e037      	b.n	8009948 <spi_master_read_register+0x98>
  {
    vTaskDelay(10);
 80098d8:	f04f 000a 	mov.w	r0, #10
 80098dc:	f04f 0100 	mov.w	r1, #0
 80098e0:	f017 f974 	bl	8020bcc <vTaskDelay>
    waitToPrint();
 80098e4:	f001 fdb0 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[IMU read register] IMU SPI busy before reading register, value = %u.\r\n", (int)SPIState);
 80098e8:	7cfb      	ldrb	r3, [r7, #19]
 80098ea:	4a48      	ldr	r2, [pc, #288]	@ (8009a0c <spi_master_read_register+0x15c>)
 80098ec:	2164      	movs	r1, #100	@ 0x64
 80098ee:	4848      	ldr	r0, [pc, #288]	@ (8009a10 <spi_master_read_register+0x160>)
 80098f0:	f001 fca4 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80098f4:	4846      	ldr	r0, [pc, #280]	@ (8009a10 <spi_master_read_register+0x160>)
 80098f6:	f7f6 fc53 	bl	80001a0 <strlen>
 80098fa:	4603      	mov	r3, r0
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	4619      	mov	r1, r3
 8009900:	4843      	ldr	r0, [pc, #268]	@ (8009a10 <spi_master_read_register+0x160>)
 8009902:	f001 fdb3 	bl	800b46c <huart2print>
    SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009906:	4840      	ldr	r0, [pc, #256]	@ (8009a08 <spi_master_read_register+0x158>)
 8009908:	f013 fd20 	bl	801d34c <HAL_SPI_GetState>
 800990c:	4603      	mov	r3, r0
 800990e:	74fb      	strb	r3, [r7, #19]
    if (whileIterations++ > 10)
 8009910:	697b      	ldr	r3, [r7, #20]
 8009912:	1c5a      	adds	r2, r3, #1
 8009914:	617a      	str	r2, [r7, #20]
 8009916:	2b0a      	cmp	r3, #10
 8009918:	d916      	bls.n	8009948 <spi_master_read_register+0x98>
    {
      waitToPrint();
 800991a:	f001 fd95 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [IMU read register] Error: Jump out of while loop IMU SPI busy before reading register.\r\n",(unsigned int) xTaskGetTickCount());
 800991e:	f017 fba5 	bl	802106c <xTaskGetTickCount>
 8009922:	4602      	mov	r2, r0
 8009924:	460b      	mov	r3, r1
 8009926:	4613      	mov	r3, r2
 8009928:	4a3a      	ldr	r2, [pc, #232]	@ (8009a14 <spi_master_read_register+0x164>)
 800992a:	21c8      	movs	r1, #200	@ 0xc8
 800992c:	4838      	ldr	r0, [pc, #224]	@ (8009a10 <spi_master_read_register+0x160>)
 800992e:	f001 fc85 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8009932:	4837      	ldr	r0, [pc, #220]	@ (8009a10 <spi_master_read_register+0x160>)
 8009934:	f7f6 fc34 	bl	80001a0 <strlen>
 8009938:	4603      	mov	r3, r0
 800993a:	b2db      	uxtb	r3, r3
 800993c:	4619      	mov	r1, r3
 800993e:	4834      	ldr	r0, [pc, #208]	@ (8009a10 <spi_master_read_register+0x160>)
 8009940:	f001 fd94 	bl	800b46c <huart2print>
      SPIState = HAL_SPI_STATE_READY;
 8009944:	2301      	movs	r3, #1
 8009946:	74fb      	strb	r3, [r7, #19]
  while (SPIState != HAL_SPI_STATE_READY)
 8009948:	7cfb      	ldrb	r3, [r7, #19]
 800994a:	2b01      	cmp	r3, #1
 800994c:	d1c4      	bne.n	80098d8 <spi_master_read_register+0x28>
    }
  }


  cs_low();
 800994e:	f000 f927 	bl	8009ba0 <cs_low>
  HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 8009952:	f107 0112 	add.w	r1, r7, #18
 8009956:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800995a:	2201      	movs	r2, #1
 800995c:	482a      	ldr	r0, [pc, #168]	@ (8009a08 <spi_master_read_register+0x158>)
 800995e:	f012 fe53 	bl	801c608 <HAL_SPI_Transmit>
  HAL_SPI_Receive(ICM20948_SPI, value, len, 1000);
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	b29a      	uxth	r2, r3
 8009966:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800996a:	6879      	ldr	r1, [r7, #4]
 800996c:	4826      	ldr	r0, [pc, #152]	@ (8009a08 <spi_master_read_register+0x158>)
 800996e:	f013 f887 	bl	801ca80 <HAL_SPI_Receive>
//	HAL_SPI_Receive(ICM20948_SPI, &reg_val, len, 1000);
  cs_high();
 8009972:	f000 f909 	bl	8009b88 <cs_high>


  whileIterations = 0;
 8009976:	2300      	movs	r3, #0
 8009978:	617b      	str	r3, [r7, #20]
  SPIState = HAL_SPI_GetState(ICM20948_SPI);
 800997a:	4823      	ldr	r0, [pc, #140]	@ (8009a08 <spi_master_read_register+0x158>)
 800997c:	f013 fce6 	bl	801d34c <HAL_SPI_GetState>
 8009980:	4603      	mov	r3, r0
 8009982:	74fb      	strb	r3, [r7, #19]
  while (SPIState != HAL_SPI_STATE_READY)
 8009984:	e037      	b.n	80099f6 <spi_master_read_register+0x146>
  {
    vTaskDelay(10);
 8009986:	f04f 000a 	mov.w	r0, #10
 800998a:	f04f 0100 	mov.w	r1, #0
 800998e:	f017 f91d 	bl	8020bcc <vTaskDelay>
    waitToPrint();
 8009992:	f001 fd59 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[IMU read register] IMU SPI busy after reading register, value = %u.\r\n", (int)SPIState);
 8009996:	7cfb      	ldrb	r3, [r7, #19]
 8009998:	4a1f      	ldr	r2, [pc, #124]	@ (8009a18 <spi_master_read_register+0x168>)
 800999a:	2164      	movs	r1, #100	@ 0x64
 800999c:	481c      	ldr	r0, [pc, #112]	@ (8009a10 <spi_master_read_register+0x160>)
 800999e:	f001 fc4d 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80099a2:	481b      	ldr	r0, [pc, #108]	@ (8009a10 <spi_master_read_register+0x160>)
 80099a4:	f7f6 fbfc 	bl	80001a0 <strlen>
 80099a8:	4603      	mov	r3, r0
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	4619      	mov	r1, r3
 80099ae:	4818      	ldr	r0, [pc, #96]	@ (8009a10 <spi_master_read_register+0x160>)
 80099b0:	f001 fd5c 	bl	800b46c <huart2print>
    SPIState = HAL_SPI_GetState(ICM20948_SPI);
 80099b4:	4814      	ldr	r0, [pc, #80]	@ (8009a08 <spi_master_read_register+0x158>)
 80099b6:	f013 fcc9 	bl	801d34c <HAL_SPI_GetState>
 80099ba:	4603      	mov	r3, r0
 80099bc:	74fb      	strb	r3, [r7, #19]
    if (whileIterations++ > 10)
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	1c5a      	adds	r2, r3, #1
 80099c2:	617a      	str	r2, [r7, #20]
 80099c4:	2b0a      	cmp	r3, #10
 80099c6:	d916      	bls.n	80099f6 <spi_master_read_register+0x146>
    {
      waitToPrint();
 80099c8:	f001 fd3e 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [IMU read register] Error: Jump out of while loop IMU SPI busy after reading register.\r\n",(unsigned int) xTaskGetTickCount());
 80099cc:	f017 fb4e 	bl	802106c <xTaskGetTickCount>
 80099d0:	4602      	mov	r2, r0
 80099d2:	460b      	mov	r3, r1
 80099d4:	4613      	mov	r3, r2
 80099d6:	4a11      	ldr	r2, [pc, #68]	@ (8009a1c <spi_master_read_register+0x16c>)
 80099d8:	21c8      	movs	r1, #200	@ 0xc8
 80099da:	480d      	ldr	r0, [pc, #52]	@ (8009a10 <spi_master_read_register+0x160>)
 80099dc:	f001 fc2e 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 80099e0:	480b      	ldr	r0, [pc, #44]	@ (8009a10 <spi_master_read_register+0x160>)
 80099e2:	f7f6 fbdd 	bl	80001a0 <strlen>
 80099e6:	4603      	mov	r3, r0
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	4619      	mov	r1, r3
 80099ec:	4808      	ldr	r0, [pc, #32]	@ (8009a10 <spi_master_read_register+0x160>)
 80099ee:	f001 fd3d 	bl	800b46c <huart2print>
      SPIState = HAL_SPI_STATE_READY;
 80099f2:	2301      	movs	r3, #1
 80099f4:	74fb      	strb	r3, [r7, #19]
  while (SPIState != HAL_SPI_STATE_READY)
 80099f6:	7cfb      	ldrb	r3, [r7, #19]
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d1c4      	bne.n	8009986 <spi_master_read_register+0xd6>

 //   waitToPrint();
//	npf_snprintf(uart_buf, 100, "In idd_io_hal na SPI transmit. read_reg = %02x, len = %ld, reg_val = %02X. \r\n", read_reg, len, *value);
//	huart2print(uart_buf, strlen(uart_buf));

  return 0; //TODO: change to something meaningful about spi communication
 80099fc:	2300      	movs	r3, #0

}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3718      	adds	r7, #24
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
 8009a06:	bf00      	nop
 8009a08:	200019a0 	.word	0x200019a0
 8009a0c:	08028054 	.word	0x08028054
 8009a10:	200011d8 	.word	0x200011d8
 8009a14:	0802809c 	.word	0x0802809c
 8009a18:	080280fc 	.word	0x080280fc
 8009a1c:	08028144 	.word	0x08028144

08009a20 <spi_master_write_register>:

//static uint8_t idd_io_hal_write_reg_spi(uint8_t reg, uint8_t * wbuffer, uint32_t wlen)
uint8_t spi_master_write_register(uint8_t register_addr, uint32_t len, const uint8_t *value)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b086      	sub	sp, #24
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	4603      	mov	r3, r0
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	607a      	str	r2, [r7, #4]
 8009a2c:	73fb      	strb	r3, [r7, #15]

//    waitToPrint();
//	npf_snprintf(uart_buf, 100, "Register address: %02X, bank: %d.\r\n", register_addr, bank);
//	huart2print(uart_buf, strlen(uart_buf));

  uint8_t write_reg = WRITE | register_addr;
 8009a2e:	7bfb      	ldrb	r3, [r7, #15]
 8009a30:	74bb      	strb	r3, [r7, #18]
	//uint8_t write_reg = WRITE | regAddr;


  uint32_t whileIterations = 0; // to prevent lock into while loop
 8009a32:	2300      	movs	r3, #0
 8009a34:	617b      	str	r3, [r7, #20]
  HAL_SPI_StateTypeDef SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009a36:	484e      	ldr	r0, [pc, #312]	@ (8009b70 <spi_master_write_register+0x150>)
 8009a38:	f013 fc88 	bl	801d34c <HAL_SPI_GetState>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	74fb      	strb	r3, [r7, #19]
  while (SPIState != HAL_SPI_STATE_READY)
 8009a40:	e037      	b.n	8009ab2 <spi_master_write_register+0x92>
  {
    vTaskDelay(10);
 8009a42:	f04f 000a 	mov.w	r0, #10
 8009a46:	f04f 0100 	mov.w	r1, #0
 8009a4a:	f017 f8bf 	bl	8020bcc <vTaskDelay>
    waitToPrint();
 8009a4e:	f001 fcfb 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[IMU write register] IMU SPI busy before writing register, value = %u.\r\n", (int)SPIState);
 8009a52:	7cfb      	ldrb	r3, [r7, #19]
 8009a54:	4a47      	ldr	r2, [pc, #284]	@ (8009b74 <spi_master_write_register+0x154>)
 8009a56:	2164      	movs	r1, #100	@ 0x64
 8009a58:	4847      	ldr	r0, [pc, #284]	@ (8009b78 <spi_master_write_register+0x158>)
 8009a5a:	f001 fbef 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8009a5e:	4846      	ldr	r0, [pc, #280]	@ (8009b78 <spi_master_write_register+0x158>)
 8009a60:	f7f6 fb9e 	bl	80001a0 <strlen>
 8009a64:	4603      	mov	r3, r0
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	4619      	mov	r1, r3
 8009a6a:	4843      	ldr	r0, [pc, #268]	@ (8009b78 <spi_master_write_register+0x158>)
 8009a6c:	f001 fcfe 	bl	800b46c <huart2print>
    SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009a70:	483f      	ldr	r0, [pc, #252]	@ (8009b70 <spi_master_write_register+0x150>)
 8009a72:	f013 fc6b 	bl	801d34c <HAL_SPI_GetState>
 8009a76:	4603      	mov	r3, r0
 8009a78:	74fb      	strb	r3, [r7, #19]
    if (whileIterations++ > 10)
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	1c5a      	adds	r2, r3, #1
 8009a7e:	617a      	str	r2, [r7, #20]
 8009a80:	2b0a      	cmp	r3, #10
 8009a82:	d916      	bls.n	8009ab2 <spi_master_write_register+0x92>
    {
      waitToPrint();
 8009a84:	f001 fce0 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [IMU write register] Error: Jump out of while loop IMU SPI busy before writing register.\r\n",(unsigned int) xTaskGetTickCount());
 8009a88:	f017 faf0 	bl	802106c <xTaskGetTickCount>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	460b      	mov	r3, r1
 8009a90:	4613      	mov	r3, r2
 8009a92:	4a3a      	ldr	r2, [pc, #232]	@ (8009b7c <spi_master_write_register+0x15c>)
 8009a94:	21c8      	movs	r1, #200	@ 0xc8
 8009a96:	4838      	ldr	r0, [pc, #224]	@ (8009b78 <spi_master_write_register+0x158>)
 8009a98:	f001 fbd0 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8009a9c:	4836      	ldr	r0, [pc, #216]	@ (8009b78 <spi_master_write_register+0x158>)
 8009a9e:	f7f6 fb7f 	bl	80001a0 <strlen>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	4833      	ldr	r0, [pc, #204]	@ (8009b78 <spi_master_write_register+0x158>)
 8009aaa:	f001 fcdf 	bl	800b46c <huart2print>
      SPIState = HAL_SPI_STATE_READY;
 8009aae:	2301      	movs	r3, #1
 8009ab0:	74fb      	strb	r3, [r7, #19]
  while (SPIState != HAL_SPI_STATE_READY)
 8009ab2:	7cfb      	ldrb	r3, [r7, #19]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d1c4      	bne.n	8009a42 <spi_master_write_register+0x22>
    }
  }

  cs_low();
 8009ab8:	f000 f872 	bl	8009ba0 <cs_low>
  HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 8009abc:	f107 0112 	add.w	r1, r7, #18
 8009ac0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	482a      	ldr	r0, [pc, #168]	@ (8009b70 <spi_master_write_register+0x150>)
 8009ac8:	f012 fd9e 	bl	801c608 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(ICM20948_SPI, value, len, 1000);
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	b29a      	uxth	r2, r3
 8009ad0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009ad4:	6879      	ldr	r1, [r7, #4]
 8009ad6:	4826      	ldr	r0, [pc, #152]	@ (8009b70 <spi_master_write_register+0x150>)
 8009ad8:	f012 fd96 	bl	801c608 <HAL_SPI_Transmit>
  cs_high();
 8009adc:	f000 f854 	bl	8009b88 <cs_high>


  whileIterations = 0;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	617b      	str	r3, [r7, #20]
  SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009ae4:	4822      	ldr	r0, [pc, #136]	@ (8009b70 <spi_master_write_register+0x150>)
 8009ae6:	f013 fc31 	bl	801d34c <HAL_SPI_GetState>
 8009aea:	4603      	mov	r3, r0
 8009aec:	74fb      	strb	r3, [r7, #19]
  while (SPIState != HAL_SPI_STATE_READY)
 8009aee:	e037      	b.n	8009b60 <spi_master_write_register+0x140>
  {
    vTaskDelay(10);
 8009af0:	f04f 000a 	mov.w	r0, #10
 8009af4:	f04f 0100 	mov.w	r1, #0
 8009af8:	f017 f868 	bl	8020bcc <vTaskDelay>
    waitToPrint();
 8009afc:	f001 fca4 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[IMU write register] IMU SPI busy after writing register, value = %u.\r\n", (int)SPIState);
 8009b00:	7cfb      	ldrb	r3, [r7, #19]
 8009b02:	4a1f      	ldr	r2, [pc, #124]	@ (8009b80 <spi_master_write_register+0x160>)
 8009b04:	2164      	movs	r1, #100	@ 0x64
 8009b06:	481c      	ldr	r0, [pc, #112]	@ (8009b78 <spi_master_write_register+0x158>)
 8009b08:	f001 fb98 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8009b0c:	481a      	ldr	r0, [pc, #104]	@ (8009b78 <spi_master_write_register+0x158>)
 8009b0e:	f7f6 fb47 	bl	80001a0 <strlen>
 8009b12:	4603      	mov	r3, r0
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	4619      	mov	r1, r3
 8009b18:	4817      	ldr	r0, [pc, #92]	@ (8009b78 <spi_master_write_register+0x158>)
 8009b1a:	f001 fca7 	bl	800b46c <huart2print>
    SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009b1e:	4814      	ldr	r0, [pc, #80]	@ (8009b70 <spi_master_write_register+0x150>)
 8009b20:	f013 fc14 	bl	801d34c <HAL_SPI_GetState>
 8009b24:	4603      	mov	r3, r0
 8009b26:	74fb      	strb	r3, [r7, #19]
    if (whileIterations++ > 10)
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	1c5a      	adds	r2, r3, #1
 8009b2c:	617a      	str	r2, [r7, #20]
 8009b2e:	2b0a      	cmp	r3, #10
 8009b30:	d916      	bls.n	8009b60 <spi_master_write_register+0x140>
    {
      waitToPrint();
 8009b32:	f001 fc89 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [IMU write register] Error: Jump out of while loop IMU SPI busy after writing register.\r\n",(unsigned int) xTaskGetTickCount());
 8009b36:	f017 fa99 	bl	802106c <xTaskGetTickCount>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	4613      	mov	r3, r2
 8009b40:	4a10      	ldr	r2, [pc, #64]	@ (8009b84 <spi_master_write_register+0x164>)
 8009b42:	21c8      	movs	r1, #200	@ 0xc8
 8009b44:	480c      	ldr	r0, [pc, #48]	@ (8009b78 <spi_master_write_register+0x158>)
 8009b46:	f001 fb79 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8009b4a:	480b      	ldr	r0, [pc, #44]	@ (8009b78 <spi_master_write_register+0x158>)
 8009b4c:	f7f6 fb28 	bl	80001a0 <strlen>
 8009b50:	4603      	mov	r3, r0
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	4619      	mov	r1, r3
 8009b56:	4808      	ldr	r0, [pc, #32]	@ (8009b78 <spi_master_write_register+0x158>)
 8009b58:	f001 fc88 	bl	800b46c <huart2print>
      SPIState = HAL_SPI_STATE_READY;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	74fb      	strb	r3, [r7, #19]
  while (SPIState != HAL_SPI_STATE_READY)
 8009b60:	7cfb      	ldrb	r3, [r7, #19]
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d1c4      	bne.n	8009af0 <spi_master_write_register+0xd0>
//  else
//  {
////	    waitToPrint();
////		npf_snprintf(uart_buf, 100, "SPI write successful.\r\n");
////		huart2print(uart_buf, strlen(uart_buf));
    return 0;
 8009b66:	2300      	movs	r3, #0
//  }
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3718      	adds	r7, #24
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	200019a0 	.word	0x200019a0
 8009b74:	080281a0 	.word	0x080281a0
 8009b78:	200011d8 	.word	0x200011d8
 8009b7c:	080281ec 	.word	0x080281ec
 8009b80:	0802824c 	.word	0x0802824c
 8009b84:	08028294 	.word	0x08028294

08009b88 <cs_high>:


/* Static Functions */
static void cs_high()
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(CS_ICM20948_GPIO_Port, CS_ICM20948_Pin, SET);
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	2104      	movs	r1, #4
 8009b90:	4802      	ldr	r0, [pc, #8]	@ (8009b9c <cs_high+0x14>)
 8009b92:	f010 fb0d 	bl	801a1b0 <HAL_GPIO_WritePin>
}
 8009b96:	bf00      	nop
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	42020000 	.word	0x42020000

08009ba0 <cs_low>:

static void cs_low()
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(CS_ICM20948_GPIO_Port, CS_ICM20948_Pin, RESET);
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	2104      	movs	r1, #4
 8009ba8:	4802      	ldr	r0, [pc, #8]	@ (8009bb4 <cs_low+0x14>)
 8009baa:	f010 fb01 	bl	801a1b0 <HAL_GPIO_WritePin>
}
 8009bae:	bf00      	nop
 8009bb0:	bd80      	pop	{r7, pc}
 8009bb2:	bf00      	nop
 8009bb4:	42020000 	.word	0x42020000

08009bb8 <select_userbank>:
//	}
//}

void select_userbank(userbank ub)
//void select_userbank(uint8_t bank)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b084      	sub	sp, #16
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	71fb      	strb	r3, [r7, #7]
  uint8_t write_reg[2];
  write_reg[0] = WRITE | REG_BANK_SEL;
 8009bc2:	237f      	movs	r3, #127	@ 0x7f
 8009bc4:	723b      	strb	r3, [r7, #8]
  write_reg[1] = ub;
 8009bc6:	79fb      	ldrb	r3, [r7, #7]
 8009bc8:	727b      	strb	r3, [r7, #9]
	//write_reg[1] = (bank << 4);


  uint32_t whileIterations = 0; // to prevent lock into while loop
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60fb      	str	r3, [r7, #12]
  HAL_SPI_StateTypeDef SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009bce:	484a      	ldr	r0, [pc, #296]	@ (8009cf8 <select_userbank+0x140>)
 8009bd0:	f013 fbbc 	bl	801d34c <HAL_SPI_GetState>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	72fb      	strb	r3, [r7, #11]
  while (SPIState != HAL_SPI_STATE_READY)
 8009bd8:	e037      	b.n	8009c4a <select_userbank+0x92>
  {
    vTaskDelay(10);
 8009bda:	f04f 000a 	mov.w	r0, #10
 8009bde:	f04f 0100 	mov.w	r1, #0
 8009be2:	f016 fff3 	bl	8020bcc <vTaskDelay>
    waitToPrint();
 8009be6:	f001 fc2f 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[IMU select user bank] IMU SPI busy before selecting user bank, value = %u.\r\n", (int)SPIState);
 8009bea:	7afb      	ldrb	r3, [r7, #11]
 8009bec:	4a43      	ldr	r2, [pc, #268]	@ (8009cfc <select_userbank+0x144>)
 8009bee:	2164      	movs	r1, #100	@ 0x64
 8009bf0:	4843      	ldr	r0, [pc, #268]	@ (8009d00 <select_userbank+0x148>)
 8009bf2:	f001 fb23 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8009bf6:	4842      	ldr	r0, [pc, #264]	@ (8009d00 <select_userbank+0x148>)
 8009bf8:	f7f6 fad2 	bl	80001a0 <strlen>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	b2db      	uxtb	r3, r3
 8009c00:	4619      	mov	r1, r3
 8009c02:	483f      	ldr	r0, [pc, #252]	@ (8009d00 <select_userbank+0x148>)
 8009c04:	f001 fc32 	bl	800b46c <huart2print>
    SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009c08:	483b      	ldr	r0, [pc, #236]	@ (8009cf8 <select_userbank+0x140>)
 8009c0a:	f013 fb9f 	bl	801d34c <HAL_SPI_GetState>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	72fb      	strb	r3, [r7, #11]
    if (whileIterations++ > 10)
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	1c5a      	adds	r2, r3, #1
 8009c16:	60fa      	str	r2, [r7, #12]
 8009c18:	2b0a      	cmp	r3, #10
 8009c1a:	d916      	bls.n	8009c4a <select_userbank+0x92>
    {
      waitToPrint();
 8009c1c:	f001 fc14 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [IMU select user bank] Error: Jump out of while loop IMU SPI busy before selecting user bank.\r\n",(unsigned int) xTaskGetTickCount());
 8009c20:	f017 fa24 	bl	802106c <xTaskGetTickCount>
 8009c24:	4602      	mov	r2, r0
 8009c26:	460b      	mov	r3, r1
 8009c28:	4613      	mov	r3, r2
 8009c2a:	4a36      	ldr	r2, [pc, #216]	@ (8009d04 <select_userbank+0x14c>)
 8009c2c:	21c8      	movs	r1, #200	@ 0xc8
 8009c2e:	4834      	ldr	r0, [pc, #208]	@ (8009d00 <select_userbank+0x148>)
 8009c30:	f001 fb04 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8009c34:	4832      	ldr	r0, [pc, #200]	@ (8009d00 <select_userbank+0x148>)
 8009c36:	f7f6 fab3 	bl	80001a0 <strlen>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	b2db      	uxtb	r3, r3
 8009c3e:	4619      	mov	r1, r3
 8009c40:	482f      	ldr	r0, [pc, #188]	@ (8009d00 <select_userbank+0x148>)
 8009c42:	f001 fc13 	bl	800b46c <huart2print>
      SPIState = HAL_SPI_STATE_READY;
 8009c46:	2301      	movs	r3, #1
 8009c48:	72fb      	strb	r3, [r7, #11]
  while (SPIState != HAL_SPI_STATE_READY)
 8009c4a:	7afb      	ldrb	r3, [r7, #11]
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d1c4      	bne.n	8009bda <select_userbank+0x22>
    }
  }

  cs_low();
 8009c50:	f7ff ffa6 	bl	8009ba0 <cs_low>
  HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8009c54:	f107 0108 	add.w	r1, r7, #8
 8009c58:	230a      	movs	r3, #10
 8009c5a:	2202      	movs	r2, #2
 8009c5c:	4826      	ldr	r0, [pc, #152]	@ (8009cf8 <select_userbank+0x140>)
 8009c5e:	f012 fcd3 	bl	801c608 <HAL_SPI_Transmit>
  cs_high();
 8009c62:	f7ff ff91 	bl	8009b88 <cs_high>


  whileIterations = 0;
 8009c66:	2300      	movs	r3, #0
 8009c68:	60fb      	str	r3, [r7, #12]
  SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009c6a:	4823      	ldr	r0, [pc, #140]	@ (8009cf8 <select_userbank+0x140>)
 8009c6c:	f013 fb6e 	bl	801d34c <HAL_SPI_GetState>
 8009c70:	4603      	mov	r3, r0
 8009c72:	72fb      	strb	r3, [r7, #11]
  while (SPIState != HAL_SPI_STATE_READY)
 8009c74:	e037      	b.n	8009ce6 <select_userbank+0x12e>
  {
    vTaskDelay(10);
 8009c76:	f04f 000a 	mov.w	r0, #10
 8009c7a:	f04f 0100 	mov.w	r1, #0
 8009c7e:	f016 ffa5 	bl	8020bcc <vTaskDelay>
    waitToPrint();
 8009c82:	f001 fbe1 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "[IMU select user bank] IMU SPI busy after selecting user bank, value = %u.\r\n", (int)SPIState);
 8009c86:	7afb      	ldrb	r3, [r7, #11]
 8009c88:	4a1f      	ldr	r2, [pc, #124]	@ (8009d08 <select_userbank+0x150>)
 8009c8a:	2164      	movs	r1, #100	@ 0x64
 8009c8c:	481c      	ldr	r0, [pc, #112]	@ (8009d00 <select_userbank+0x148>)
 8009c8e:	f001 fad5 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8009c92:	481b      	ldr	r0, [pc, #108]	@ (8009d00 <select_userbank+0x148>)
 8009c94:	f7f6 fa84 	bl	80001a0 <strlen>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	4818      	ldr	r0, [pc, #96]	@ (8009d00 <select_userbank+0x148>)
 8009ca0:	f001 fbe4 	bl	800b46c <huart2print>
    SPIState = HAL_SPI_GetState(ICM20948_SPI);
 8009ca4:	4814      	ldr	r0, [pc, #80]	@ (8009cf8 <select_userbank+0x140>)
 8009ca6:	f013 fb51 	bl	801d34c <HAL_SPI_GetState>
 8009caa:	4603      	mov	r3, r0
 8009cac:	72fb      	strb	r3, [r7, #11]
    if (whileIterations++ > 10)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	1c5a      	adds	r2, r3, #1
 8009cb2:	60fa      	str	r2, [r7, #12]
 8009cb4:	2b0a      	cmp	r3, #10
 8009cb6:	d916      	bls.n	8009ce6 <select_userbank+0x12e>
    {
      waitToPrint();
 8009cb8:	f001 fbc6 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [IMU select user bank] Error: Jump out of while loop IMU SPI busy after selecting user bank.\r\n",(unsigned int) xTaskGetTickCount());
 8009cbc:	f017 f9d6 	bl	802106c <xTaskGetTickCount>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	460b      	mov	r3, r1
 8009cc4:	4613      	mov	r3, r2
 8009cc6:	4a11      	ldr	r2, [pc, #68]	@ (8009d0c <select_userbank+0x154>)
 8009cc8:	21c8      	movs	r1, #200	@ 0xc8
 8009cca:	480d      	ldr	r0, [pc, #52]	@ (8009d00 <select_userbank+0x148>)
 8009ccc:	f001 fab6 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 8009cd0:	480b      	ldr	r0, [pc, #44]	@ (8009d00 <select_userbank+0x148>)
 8009cd2:	f7f6 fa65 	bl	80001a0 <strlen>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	4619      	mov	r1, r3
 8009cdc:	4808      	ldr	r0, [pc, #32]	@ (8009d00 <select_userbank+0x148>)
 8009cde:	f001 fbc5 	bl	800b46c <huart2print>
      SPIState = HAL_SPI_STATE_READY;
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	72fb      	strb	r3, [r7, #11]
  while (SPIState != HAL_SPI_STATE_READY)
 8009ce6:	7afb      	ldrb	r3, [r7, #11]
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d1c4      	bne.n	8009c76 <select_userbank+0xbe>
    }
  }

}
 8009cec:	bf00      	nop
 8009cee:	bf00      	nop
 8009cf0:	3710      	adds	r7, #16
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}
 8009cf6:	bf00      	nop
 8009cf8:	200019a0 	.word	0x200019a0
 8009cfc:	080282f4 	.word	0x080282f4
 8009d00:	200011d8 	.word	0x200011d8
 8009d04:	08028344 	.word	0x08028344
 8009d08:	080283a8 	.word	0x080283a8
 8009d0c:	080283f8 	.word	0x080283f8

08009d10 <idd_io_hal_init_spi>:

static int idd_io_hal_init_spi(void)
{
 8009d10:	b480      	push	{r7}
 8009d12:	af00      	add	r7, sp, #0
	//spi_master_init(SPI_NUM1, SPI_1562KHZ);
  return 0;
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <idd_io_hal_read_reg_spi>:

static int idd_io_hal_read_reg_spi(uint8_t reg, uint8_t * rbuffer, uint32_t rlen)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b084      	sub	sp, #16
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	4603      	mov	r3, r0
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	607a      	str	r2, [r7, #4]
 8009d2c:	73fb      	strb	r3, [r7, #15]
  return spi_master_read_register(reg, rlen, rbuffer);
 8009d2e:	7bfb      	ldrb	r3, [r7, #15]
 8009d30:	68ba      	ldr	r2, [r7, #8]
 8009d32:	6879      	ldr	r1, [r7, #4]
 8009d34:	4618      	mov	r0, r3
 8009d36:	f7ff fdbb 	bl	80098b0 <spi_master_read_register>
 8009d3a:	4603      	mov	r3, r0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3710      	adds	r7, #16
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <idd_io_hal_write_reg_spi>:

static int idd_io_hal_write_reg_spi(uint8_t reg, const uint8_t * wbuffer, uint32_t wlen)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	607a      	str	r2, [r7, #4]
 8009d50:	73fb      	strb	r3, [r7, #15]
  return spi_master_write_register(reg, wlen, wbuffer);
 8009d52:	7bfb      	ldrb	r3, [r7, #15]
 8009d54:	68ba      	ldr	r2, [r7, #8]
 8009d56:	6879      	ldr	r1, [r7, #4]
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7ff fe61 	bl	8009a20 <spi_master_write_register>
 8009d5e:	4603      	mov	r3, r0
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <idd_io_hal_get_serif_instance_spi>:
	1024*32, /* max transaction size */
	INV_HOST_SERIF_TYPE_SPI,
};

const inv_host_serif_t * idd_io_hal_get_serif_instance_spi(void)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	af00      	add	r7, sp, #0
  return &serif_instance_spi;
 8009d6c:	4b02      	ldr	r3, [pc, #8]	@ (8009d78 <idd_io_hal_get_serif_instance_spi+0x10>)
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	46bd      	mov	sp, r7
 8009d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d76:	4770      	bx	lr
 8009d78:	0802dc38 	.word	0x0802dc38

08009d7c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IWDG_Init 0 */

  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */
  goto ownIWDG;
 8009d80:	bf00      	nop
  {
    Error_Handler();
  }
  /* USER CODE BEGIN IWDG_Init 2 */
  ownIWDG:
  hiwdg.Instance = IWDG;
 8009d82:	4b0f      	ldr	r3, [pc, #60]	@ (8009dc0 <MX_IWDG_Init+0x44>)
 8009d84:	4a0f      	ldr	r2, [pc, #60]	@ (8009dc4 <MX_IWDG_Init+0x48>)
 8009d86:	601a      	str	r2, [r3, #0]
#if PLANTSENSOR
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32; // = (1/7.8125Hz) x 4096 = 524.288s = 8min44s
 8009d88:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc0 <MX_IWDG_Init+0x44>)
 8009d8a:	2203      	movs	r2, #3
 8009d8c:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;  // standard configured to prescaler 4 = (1/62.5Hz) x 4096 = 65.536s TEMPORARY FOR TEST PURPOSES!!!
 8009d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8009dc0 <MX_IWDG_Init+0x44>)
 8009d90:	2202      	movs	r2, #2
 8009d92:	605a      	str	r2, [r3, #4]
#else
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;  // standard configured to prescaler 4 = (1/62.5Hz) x 4096 = 65.536s
#endif
  hiwdg.Init.Window = 4095;
 8009d94:	4b0a      	ldr	r3, [pc, #40]	@ (8009dc0 <MX_IWDG_Init+0x44>)
 8009d96:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8009d9a:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8009d9c:	4b08      	ldr	r3, [pc, #32]	@ (8009dc0 <MX_IWDG_Init+0x44>)
 8009d9e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8009da2:	609a      	str	r2, [r3, #8]
  hiwdg.Init.EWI = 100;
 8009da4:	4b06      	ldr	r3, [pc, #24]	@ (8009dc0 <MX_IWDG_Init+0x44>)
 8009da6:	2264      	movs	r2, #100	@ 0x64
 8009da8:	611a      	str	r2, [r3, #16]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8009daa:	4805      	ldr	r0, [pc, #20]	@ (8009dc0 <MX_IWDG_Init+0x44>)
 8009dac:	f010 fba0 	bl	801a4f0 <HAL_IWDG_Init>
 8009db0:	4603      	mov	r3, r0
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d001      	beq.n	8009dba <MX_IWDG_Init+0x3e>
  {
    Error_Handler();
 8009db6:	f001 fc4f 	bl	800b658 <Error_Handler>
  }
  /* USER CODE END IWDG_Init 2 */

}
 8009dba:	bf00      	nop
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop
 8009dc0:	20000e08 	.word	0x20000e08
 8009dc4:	40003000 	.word	0x40003000

08009dc8 <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim1;
LPTIM_HandleTypeDef hlptim2;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8009dcc:	4b15      	ldr	r3, [pc, #84]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009dce:	4a16      	ldr	r2, [pc, #88]	@ (8009e28 <MX_LPTIM1_Init+0x60>)
 8009dd0:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8009dd2:	4b14      	ldr	r3, [pc, #80]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV2;
 8009dd8:	4b12      	ldr	r3, [pc, #72]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009dda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009dde:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8009de0:	4b10      	ldr	r3, [pc, #64]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009de2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009de6:	615a      	str	r2, [r3, #20]
  hlptim1.Init.Period = 35426;
 8009de8:	4b0e      	ldr	r3, [pc, #56]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009dea:	f648 2262 	movw	r2, #35426	@ 0x8a62
 8009dee:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8009df0:	4b0c      	ldr	r3, [pc, #48]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009df2:	2200      	movs	r2, #0
 8009df4:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8009df6:	4b0b      	ldr	r3, [pc, #44]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009df8:	2200      	movs	r2, #0
 8009dfa:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8009dfc:	4b09      	ldr	r3, [pc, #36]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009dfe:	2200      	movs	r2, #0
 8009e00:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8009e02:	4b08      	ldr	r3, [pc, #32]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009e04:	2200      	movs	r2, #0
 8009e06:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim1.Init.RepetitionCounter = 0;
 8009e08:	4b06      	ldr	r3, [pc, #24]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8009e0e:	4805      	ldr	r0, [pc, #20]	@ (8009e24 <MX_LPTIM1_Init+0x5c>)
 8009e10:	f010 fc2e 	bl	801a670 <HAL_LPTIM_Init>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d001      	beq.n	8009e1e <MX_LPTIM1_Init+0x56>
  {
    Error_Handler();
 8009e1a:	f001 fc1d 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8009e1e:	bf00      	nop
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	20000e1c 	.word	0x20000e1c
 8009e28:	46004400 	.word	0x46004400

08009e2c <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 8009e30:	4b15      	ldr	r3, [pc, #84]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e32:	4a16      	ldr	r2, [pc, #88]	@ (8009e8c <MX_LPTIM2_Init+0x60>)
 8009e34:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8009e36:	4b14      	ldr	r3, [pc, #80]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e38:	2200      	movs	r2, #0
 8009e3a:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV2;
 8009e3c:	4b12      	ldr	r3, [pc, #72]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e42:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8009e44:	4b10      	ldr	r3, [pc, #64]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e4a:	615a      	str	r2, [r3, #20]
  hlptim2.Init.Period = 37081;
 8009e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e4e:	f249 02d9 	movw	r2, #37081	@ 0x90d9
 8009e52:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8009e54:	4b0c      	ldr	r3, [pc, #48]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e56:	2200      	movs	r2, #0
 8009e58:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8009e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8009e60:	4b09      	ldr	r3, [pc, #36]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e62:	2200      	movs	r2, #0
 8009e64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8009e66:	4b08      	ldr	r3, [pc, #32]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e68:	2200      	movs	r2, #0
 8009e6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim2.Init.RepetitionCounter = 0;
 8009e6c:	4b06      	ldr	r3, [pc, #24]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e6e:	2200      	movs	r2, #0
 8009e70:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8009e72:	4805      	ldr	r0, [pc, #20]	@ (8009e88 <MX_LPTIM2_Init+0x5c>)
 8009e74:	f010 fbfc 	bl	801a670 <HAL_LPTIM_Init>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d001      	beq.n	8009e82 <MX_LPTIM2_Init+0x56>
  {
    Error_Handler();
 8009e7e:	f001 fbeb 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8009e82:	bf00      	nop
 8009e84:	bd80      	pop	{r7, pc}
 8009e86:	bf00      	nop
 8009e88:	20000e6c 	.word	0x20000e6c
 8009e8c:	40009400 	.word	0x40009400

08009e90 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b094      	sub	sp, #80	@ 0x50
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009e98:	f107 0310 	add.w	r3, r7, #16
 8009e9c:	2240      	movs	r2, #64	@ 0x40
 8009e9e:	2100      	movs	r1, #0
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f019 fe0b 	bl	8023abc <memset>
  if(lptimHandle->Instance==LPTIM1)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a2d      	ldr	r2, [pc, #180]	@ (8009f60 <HAL_LPTIM_MspInit+0xd0>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d127      	bne.n	8009f00 <HAL_LPTIM_MspInit+0x70>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8009eb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009eb4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8009eb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009eba:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009ebc:	f107 0310 	add.w	r3, r7, #16
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f012 f8db 	bl	801c07c <HAL_RCCEx_PeriphCLKConfig>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d001      	beq.n	8009ed0 <HAL_LPTIM_MspInit+0x40>
    {
      Error_Handler();
 8009ecc:	f001 fbc4 	bl	800b658 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8009ed0:	4b24      	ldr	r3, [pc, #144]	@ (8009f64 <HAL_LPTIM_MspInit+0xd4>)
 8009ed2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009ed6:	4a23      	ldr	r2, [pc, #140]	@ (8009f64 <HAL_LPTIM_MspInit+0xd4>)
 8009ed8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009edc:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009ee0:	4b20      	ldr	r3, [pc, #128]	@ (8009f64 <HAL_LPTIM_MspInit+0xd4>)
 8009ee2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009ee6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009eea:	60fb      	str	r3, [r7, #12]
 8009eec:	68fb      	ldr	r3, [r7, #12]

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 3, 0);
 8009eee:	2200      	movs	r2, #0
 8009ef0:	2103      	movs	r1, #3
 8009ef2:	2031      	movs	r0, #49	@ 0x31
 8009ef4:	f00f fd66 	bl	80199c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8009ef8:	2031      	movs	r0, #49	@ 0x31
 8009efa:	f00f fd80 	bl	80199fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }
}
 8009efe:	e02a      	b.n	8009f56 <HAL_LPTIM_MspInit+0xc6>
  else if(lptimHandle->Instance==LPTIM2)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4a18      	ldr	r2, [pc, #96]	@ (8009f68 <HAL_LPTIM_MspInit+0xd8>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d125      	bne.n	8009f56 <HAL_LPTIM_MspInit+0xc6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8009f0a:	2308      	movs	r3, #8
 8009f0c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_LSI;
 8009f0e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009f12:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009f14:	f107 0310 	add.w	r3, r7, #16
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f012 f8af 	bl	801c07c <HAL_RCCEx_PeriphCLKConfig>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d001      	beq.n	8009f28 <HAL_LPTIM_MspInit+0x98>
      Error_Handler();
 8009f24:	f001 fb98 	bl	800b658 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8009f28:	4b0e      	ldr	r3, [pc, #56]	@ (8009f64 <HAL_LPTIM_MspInit+0xd4>)
 8009f2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009f2e:	4a0d      	ldr	r2, [pc, #52]	@ (8009f64 <HAL_LPTIM_MspInit+0xd4>)
 8009f30:	f043 0320 	orr.w	r3, r3, #32
 8009f34:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8009f38:	4b0a      	ldr	r3, [pc, #40]	@ (8009f64 <HAL_LPTIM_MspInit+0xd4>)
 8009f3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009f3e:	f003 0320 	and.w	r3, r3, #32
 8009f42:	60bb      	str	r3, [r7, #8]
 8009f44:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 3, 0);
 8009f46:	2200      	movs	r2, #0
 8009f48:	2103      	movs	r1, #3
 8009f4a:	2032      	movs	r0, #50	@ 0x32
 8009f4c:	f00f fd3a 	bl	80199c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8009f50:	2032      	movs	r0, #50	@ 0x32
 8009f52:	f00f fd54 	bl	80199fe <HAL_NVIC_EnableIRQ>
}
 8009f56:	bf00      	nop
 8009f58:	3750      	adds	r7, #80	@ 0x50
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	46004400 	.word	0x46004400
 8009f64:	46020c00 	.word	0x46020c00
 8009f68:	40009400 	.word	0x40009400

08009f6c <npf_min>:

#ifdef _MSC_VER
  #include <intrin.h>
#endif

static int npf_min(int x, int y) { return (x < y) ? x : y; }
 8009f6c:	b480      	push	{r7}
 8009f6e:	b083      	sub	sp, #12
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
 8009f76:	683a      	ldr	r2, [r7, #0]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	bfa8      	it	ge
 8009f7e:	4613      	movge	r3, r2
 8009f80:	4618      	mov	r0, r3
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <npf_max>:
static int npf_max(int x, int y) { return (x > y) ? x : y; }
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	6039      	str	r1, [r7, #0]
 8009f96:	683a      	ldr	r2, [r7, #0]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	bfb8      	it	lt
 8009f9e:	4613      	movlt	r3, r2
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <npf_parse_format_spec>:

int npf_parse_format_spec(char const *format, npf_format_spec_t *out_spec) {
 8009fac:	b480      	push	{r7}
 8009fae:	b085      	sub	sp, #20
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  char const *cur = format;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	60fb      	str	r3, [r7, #12]

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
  out_spec->left_justified = 0;
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	721a      	strb	r2, [r3, #8]
  out_spec->leading_zero_pad = 0;
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	725a      	strb	r2, [r3, #9]
#endif
  out_spec->case_adjust = 'a'-'A'; // lowercase
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	2220      	movs	r2, #32
 8009fca:	749a      	strb	r2, [r3, #18]
  out_spec->prepend = 0;
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	701a      	strb	r2, [r3, #0]
  out_spec->alt_form = 0;
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	705a      	strb	r2, [r3, #1]

  while (*++cur) { // cur points at the leading '%' character
 8009fd8:	e04f      	b.n	800a07a <npf_parse_format_spec+0xce>
    switch (*cur) { // Optional flags
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	781b      	ldrb	r3, [r3, #0]
 8009fde:	3b20      	subs	r3, #32
 8009fe0:	2b10      	cmp	r3, #16
 8009fe2:	d847      	bhi.n	800a074 <npf_parse_format_spec+0xc8>
 8009fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8009fec <npf_parse_format_spec+0x40>)
 8009fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fea:	bf00      	nop
 8009fec:	0800a05d 	.word	0x0800a05d
 8009ff0:	0800a075 	.word	0x0800a075
 8009ff4:	0800a075 	.word	0x0800a075
 8009ff8:	0800a06d 	.word	0x0800a06d
 8009ffc:	0800a075 	.word	0x0800a075
 800a000:	0800a075 	.word	0x0800a075
 800a004:	0800a075 	.word	0x0800a075
 800a008:	0800a075 	.word	0x0800a075
 800a00c:	0800a075 	.word	0x0800a075
 800a010:	0800a075 	.word	0x0800a075
 800a014:	0800a075 	.word	0x0800a075
 800a018:	0800a055 	.word	0x0800a055
 800a01c:	0800a075 	.word	0x0800a075
 800a020:	0800a031 	.word	0x0800a031
 800a024:	0800a075 	.word	0x0800a075
 800a028:	0800a075 	.word	0x0800a075
 800a02c:	0800a03f 	.word	0x0800a03f
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
      case '-':
        out_spec->left_justified = '-';
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	222d      	movs	r2, #45	@ 0x2d
 800a034:	721a      	strb	r2, [r3, #8]
        out_spec->leading_zero_pad = 0;
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	2200      	movs	r2, #0
 800a03a:	725a      	strb	r2, [r3, #9]
        continue;
 800a03c:	e01d      	b.n	800a07a <npf_parse_format_spec+0xce>
      case '0':
        out_spec->leading_zero_pad = !out_spec->left_justified;
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	7a1b      	ldrb	r3, [r3, #8]
 800a042:	2b00      	cmp	r3, #0
 800a044:	bf0c      	ite	eq
 800a046:	2301      	moveq	r3, #1
 800a048:	2300      	movne	r3, #0
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	461a      	mov	r2, r3
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	725a      	strb	r2, [r3, #9]
        continue;
 800a052:	e012      	b.n	800a07a <npf_parse_format_spec+0xce>
#endif
      case '+':
        out_spec->prepend = '+';
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	222b      	movs	r2, #43	@ 0x2b
 800a058:	701a      	strb	r2, [r3, #0]
        continue;
 800a05a:	e00e      	b.n	800a07a <npf_parse_format_spec+0xce>
      case ' ':
        if (out_spec->prepend == 0) { out_spec->prepend = ' '; }
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	781b      	ldrb	r3, [r3, #0]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d109      	bne.n	800a078 <npf_parse_format_spec+0xcc>
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	2220      	movs	r2, #32
 800a068:	701a      	strb	r2, [r3, #0]
        continue;
 800a06a:	e005      	b.n	800a078 <npf_parse_format_spec+0xcc>
      case '#':
        out_spec->alt_form = '#';
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	2223      	movs	r2, #35	@ 0x23
 800a070:	705a      	strb	r2, [r3, #1]
        continue;
 800a072:	e002      	b.n	800a07a <npf_parse_format_spec+0xce>
      default: break;
 800a074:	bf00      	nop
    }
    break;
 800a076:	e007      	b.n	800a088 <npf_parse_format_spec+0xdc>
        continue;
 800a078:	bf00      	nop
  while (*++cur) { // cur points at the leading '%' character
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	3301      	adds	r3, #1
 800a07e:	60fb      	str	r3, [r7, #12]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	781b      	ldrb	r3, [r3, #0]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d1a8      	bne.n	8009fda <npf_parse_format_spec+0x2e>
  }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
  out_spec->field_width_opt = NPF_FMT_SPEC_OPT_NONE;
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	2200      	movs	r2, #0
 800a08c:	709a      	strb	r2, [r3, #2]
  if (*cur == '*') {
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	2b2a      	cmp	r3, #42	@ 0x2a
 800a094:	d106      	bne.n	800a0a4 <npf_parse_format_spec+0xf8>
    out_spec->field_width_opt = NPF_FMT_SPEC_OPT_STAR;
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	2202      	movs	r2, #2
 800a09a:	709a      	strb	r2, [r3, #2]
    ++cur;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	3301      	adds	r3, #1
 800a0a0:	60fb      	str	r3, [r7, #12]
 800a0a2:	e01d      	b.n	800a0e0 <npf_parse_format_spec+0x134>
  } else {
    out_spec->field_width = 0;
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	605a      	str	r2, [r3, #4]
    while ((*cur >= '0') && (*cur <= '9')) {
 800a0aa:	e011      	b.n	800a0d0 <npf_parse_format_spec+0x124>
      out_spec->field_width_opt = NPF_FMT_SPEC_OPT_LITERAL;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	709a      	strb	r2, [r3, #2]
      out_spec->field_width = (out_spec->field_width * 10) + (*cur++ - '0');
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	685a      	ldr	r2, [r3, #4]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	4413      	add	r3, r2
 800a0bc:	005b      	lsls	r3, r3, #1
 800a0be:	4619      	mov	r1, r3
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	1c5a      	adds	r2, r3, #1
 800a0c4:	60fa      	str	r2, [r7, #12]
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	3b30      	subs	r3, #48	@ 0x30
 800a0ca:	18ca      	adds	r2, r1, r3
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	605a      	str	r2, [r3, #4]
    while ((*cur >= '0') && (*cur <= '9')) {
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	2b2f      	cmp	r3, #47	@ 0x2f
 800a0d6:	d903      	bls.n	800a0e0 <npf_parse_format_spec+0x134>
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	2b39      	cmp	r3, #57	@ 0x39
 800a0de:	d9e5      	bls.n	800a0ac <npf_parse_format_spec+0x100>
    }
  }
#endif

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
  out_spec->prec = 0;
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	60da      	str	r2, [r3, #12]
  out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	729a      	strb	r2, [r3, #10]
  if (*cur == '.') {
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	781b      	ldrb	r3, [r3, #0]
 800a0f0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0f2:	d133      	bne.n	800a15c <npf_parse_format_spec+0x1b0>
    ++cur;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	60fb      	str	r3, [r7, #12]
    if (*cur == '*') {
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800a100:	d106      	bne.n	800a110 <npf_parse_format_spec+0x164>
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_STAR;
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	2202      	movs	r2, #2
 800a106:	729a      	strb	r2, [r3, #10]
      ++cur;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	3301      	adds	r3, #1
 800a10c:	60fb      	str	r3, [r7, #12]
 800a10e:	e025      	b.n	800a15c <npf_parse_format_spec+0x1b0>
    } else {
      if (*cur == '-') {
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	2b2d      	cmp	r3, #45	@ 0x2d
 800a116:	d106      	bne.n	800a126 <npf_parse_format_spec+0x17a>
        ++cur;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	3301      	adds	r3, #1
 800a11c:	60fb      	str	r3, [r7, #12]
        out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	2200      	movs	r2, #0
 800a122:	729a      	strb	r2, [r3, #10]
 800a124:	e012      	b.n	800a14c <npf_parse_format_spec+0x1a0>
      } else {
        out_spec->prec_opt = NPF_FMT_SPEC_OPT_LITERAL;
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	2201      	movs	r2, #1
 800a12a:	729a      	strb	r2, [r3, #10]
      }
      while ((*cur >= '0') && (*cur <= '9')) {
 800a12c:	e00e      	b.n	800a14c <npf_parse_format_spec+0x1a0>
        out_spec->prec = (out_spec->prec * 10) + (*cur++ - '0');
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	68da      	ldr	r2, [r3, #12]
 800a132:	4613      	mov	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4413      	add	r3, r2
 800a138:	005b      	lsls	r3, r3, #1
 800a13a:	4619      	mov	r1, r3
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	1c5a      	adds	r2, r3, #1
 800a140:	60fa      	str	r2, [r7, #12]
 800a142:	781b      	ldrb	r3, [r3, #0]
 800a144:	3b30      	subs	r3, #48	@ 0x30
 800a146:	18ca      	adds	r2, r1, r3
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	60da      	str	r2, [r3, #12]
      while ((*cur >= '0') && (*cur <= '9')) {
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	781b      	ldrb	r3, [r3, #0]
 800a150:	2b2f      	cmp	r3, #47	@ 0x2f
 800a152:	d903      	bls.n	800a15c <npf_parse_format_spec+0x1b0>
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	781b      	ldrb	r3, [r3, #0]
 800a158:	2b39      	cmp	r3, #57	@ 0x39
 800a15a:	d9e8      	bls.n	800a12e <npf_parse_format_spec+0x182>
      }
    }
  }
#endif

  out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_NONE;
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	2200      	movs	r2, #0
 800a160:	741a      	strb	r2, [r3, #16]
  switch (*cur++) { // Length modifier
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	1c5a      	adds	r2, r3, #1
 800a166:	60fa      	str	r2, [r7, #12]
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	2b6c      	cmp	r3, #108	@ 0x6c
 800a16c:	d013      	beq.n	800a196 <npf_parse_format_spec+0x1ea>
 800a16e:	2b6c      	cmp	r3, #108	@ 0x6c
 800a170:	dc19      	bgt.n	800a1a6 <npf_parse_format_spec+0x1fa>
 800a172:	2b4c      	cmp	r3, #76	@ 0x4c
 800a174:	d013      	beq.n	800a19e <npf_parse_format_spec+0x1f2>
 800a176:	2b68      	cmp	r3, #104	@ 0x68
 800a178:	d115      	bne.n	800a1a6 <npf_parse_format_spec+0x1fa>
    case 'h':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_SHORT;
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	2201      	movs	r2, #1
 800a17e:	741a      	strb	r2, [r3, #16]
      if (*cur == 'h') {
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	2b68      	cmp	r3, #104	@ 0x68
 800a186:	d112      	bne.n	800a1ae <npf_parse_format_spec+0x202>
        out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_CHAR;
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	2203      	movs	r2, #3
 800a18c:	741a      	strb	r2, [r3, #16]
        ++cur;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	3301      	adds	r3, #1
 800a192:	60fb      	str	r3, [r7, #12]
      }
      break;
 800a194:	e00b      	b.n	800a1ae <npf_parse_format_spec+0x202>
    case 'l':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LONG;
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	2204      	movs	r2, #4
 800a19a:	741a      	strb	r2, [r3, #16]
      if (*cur == 'l') {
        out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_LONG_LONG;
        ++cur;
      }
#endif
      break;
 800a19c:	e008      	b.n	800a1b0 <npf_parse_format_spec+0x204>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    case 'L':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LONG_DOUBLE;
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	2202      	movs	r2, #2
 800a1a2:	741a      	strb	r2, [r3, #16]
      break;
 800a1a4:	e004      	b.n	800a1b0 <npf_parse_format_spec+0x204>
      break;
    case 't':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_PTRDIFFT;
      break;
#endif
    default: --cur; break;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	3b01      	subs	r3, #1
 800a1aa:	60fb      	str	r3, [r7, #12]
 800a1ac:	e000      	b.n	800a1b0 <npf_parse_format_spec+0x204>
      break;
 800a1ae:	bf00      	nop
  }

  switch (*cur++) { // Conversion specifier
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	1c5a      	adds	r2, r3, #1
 800a1b4:	60fa      	str	r2, [r7, #12]
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	3b25      	subs	r3, #37	@ 0x25
 800a1ba:	2b53      	cmp	r3, #83	@ 0x53
 800a1bc:	f200 8113 	bhi.w	800a3e6 <npf_parse_format_spec+0x43a>
 800a1c0:	a201      	add	r2, pc, #4	@ (adr r2, 800a1c8 <npf_parse_format_spec+0x21c>)
 800a1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1c6:	bf00      	nop
 800a1c8:	0800a319 	.word	0x0800a319
 800a1cc:	0800a3e7 	.word	0x0800a3e7
 800a1d0:	0800a3e7 	.word	0x0800a3e7
 800a1d4:	0800a3e7 	.word	0x0800a3e7
 800a1d8:	0800a3e7 	.word	0x0800a3e7
 800a1dc:	0800a3e7 	.word	0x0800a3e7
 800a1e0:	0800a3e7 	.word	0x0800a3e7
 800a1e4:	0800a3e7 	.word	0x0800a3e7
 800a1e8:	0800a3e7 	.word	0x0800a3e7
 800a1ec:	0800a3e7 	.word	0x0800a3e7
 800a1f0:	0800a3e7 	.word	0x0800a3e7
 800a1f4:	0800a3e7 	.word	0x0800a3e7
 800a1f8:	0800a3e7 	.word	0x0800a3e7
 800a1fc:	0800a3e7 	.word	0x0800a3e7
 800a200:	0800a3e7 	.word	0x0800a3e7
 800a204:	0800a3e7 	.word	0x0800a3e7
 800a208:	0800a3e7 	.word	0x0800a3e7
 800a20c:	0800a3e7 	.word	0x0800a3e7
 800a210:	0800a3e7 	.word	0x0800a3e7
 800a214:	0800a3e7 	.word	0x0800a3e7
 800a218:	0800a3e7 	.word	0x0800a3e7
 800a21c:	0800a3e7 	.word	0x0800a3e7
 800a220:	0800a3e7 	.word	0x0800a3e7
 800a224:	0800a3e7 	.word	0x0800a3e7
 800a228:	0800a3e7 	.word	0x0800a3e7
 800a22c:	0800a3e7 	.word	0x0800a3e7
 800a230:	0800a3e7 	.word	0x0800a3e7
 800a234:	0800a3e7 	.word	0x0800a3e7
 800a238:	0800a3bd 	.word	0x0800a3bd
 800a23c:	0800a3e7 	.word	0x0800a3e7
 800a240:	0800a3e7 	.word	0x0800a3e7
 800a244:	0800a3e7 	.word	0x0800a3e7
 800a248:	0800a385 	.word	0x0800a385
 800a24c:	0800a369 	.word	0x0800a369
 800a250:	0800a3a1 	.word	0x0800a3a1
 800a254:	0800a3e7 	.word	0x0800a3e7
 800a258:	0800a3e7 	.word	0x0800a3e7
 800a25c:	0800a3e7 	.word	0x0800a3e7
 800a260:	0800a3e7 	.word	0x0800a3e7
 800a264:	0800a3e7 	.word	0x0800a3e7
 800a268:	0800a3e7 	.word	0x0800a3e7
 800a26c:	0800a3e7 	.word	0x0800a3e7
 800a270:	0800a3e7 	.word	0x0800a3e7
 800a274:	0800a3e7 	.word	0x0800a3e7
 800a278:	0800a3e7 	.word	0x0800a3e7
 800a27c:	0800a3e7 	.word	0x0800a3e7
 800a280:	0800a3e7 	.word	0x0800a3e7
 800a284:	0800a3e7 	.word	0x0800a3e7
 800a288:	0800a3e7 	.word	0x0800a3e7
 800a28c:	0800a3e7 	.word	0x0800a3e7
 800a290:	0800a3e7 	.word	0x0800a3e7
 800a294:	0800a35b 	.word	0x0800a35b
 800a298:	0800a3e7 	.word	0x0800a3e7
 800a29c:	0800a3e7 	.word	0x0800a3e7
 800a2a0:	0800a3e7 	.word	0x0800a3e7
 800a2a4:	0800a3e7 	.word	0x0800a3e7
 800a2a8:	0800a3e7 	.word	0x0800a3e7
 800a2ac:	0800a3e7 	.word	0x0800a3e7
 800a2b0:	0800a3e7 	.word	0x0800a3e7
 800a2b4:	0800a3e7 	.word	0x0800a3e7
 800a2b8:	0800a3c3 	.word	0x0800a3c3
 800a2bc:	0800a3e7 	.word	0x0800a3e7
 800a2c0:	0800a327 	.word	0x0800a327
 800a2c4:	0800a343 	.word	0x0800a343
 800a2c8:	0800a38b 	.word	0x0800a38b
 800a2cc:	0800a36f 	.word	0x0800a36f
 800a2d0:	0800a3a7 	.word	0x0800a3a7
 800a2d4:	0800a3e7 	.word	0x0800a3e7
 800a2d8:	0800a343 	.word	0x0800a343
 800a2dc:	0800a3e7 	.word	0x0800a3e7
 800a2e0:	0800a3e7 	.word	0x0800a3e7
 800a2e4:	0800a3e7 	.word	0x0800a3e7
 800a2e8:	0800a3e7 	.word	0x0800a3e7
 800a2ec:	0800a3e7 	.word	0x0800a3e7
 800a2f0:	0800a34b 	.word	0x0800a34b
 800a2f4:	0800a3d9 	.word	0x0800a3d9
 800a2f8:	0800a3e7 	.word	0x0800a3e7
 800a2fc:	0800a3e7 	.word	0x0800a3e7
 800a300:	0800a335 	.word	0x0800a335
 800a304:	0800a3e7 	.word	0x0800a3e7
 800a308:	0800a353 	.word	0x0800a353
 800a30c:	0800a3e7 	.word	0x0800a3e7
 800a310:	0800a3e7 	.word	0x0800a3e7
 800a314:	0800a361 	.word	0x0800a361
    case '%':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_PERCENT;
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	2200      	movs	r2, #0
 800a31c:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	2200      	movs	r2, #0
 800a322:	729a      	strb	r2, [r3, #10]
#endif
      break;
 800a324:	e068      	b.n	800a3f8 <npf_parse_format_spec+0x44c>
    case 'c':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_CHAR;
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	2201      	movs	r2, #1
 800a32a:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	2200      	movs	r2, #0
 800a330:	729a      	strb	r2, [r3, #10]
#endif
      break;
 800a332:	e061      	b.n	800a3f8 <npf_parse_format_spec+0x44c>
    case 's':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_STRING;
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	2202      	movs	r2, #2
 800a338:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
      out_spec->leading_zero_pad = 0;
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	2200      	movs	r2, #0
 800a33e:	725a      	strb	r2, [r3, #9]
#endif
      break;
 800a340:	e05a      	b.n	800a3f8 <npf_parse_format_spec+0x44c>

    case 'i':
    case 'd':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_SIGNED_INT;
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	2203      	movs	r2, #3
 800a346:	745a      	strb	r2, [r3, #17]
      break;
 800a348:	e056      	b.n	800a3f8 <npf_parse_format_spec+0x44c>

    case 'o':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_OCTAL;
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	2204      	movs	r2, #4
 800a34e:	745a      	strb	r2, [r3, #17]
      break;
 800a350:	e052      	b.n	800a3f8 <npf_parse_format_spec+0x44c>
    case 'u':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_UNSIGNED_INT;
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	2206      	movs	r2, #6
 800a356:	745a      	strb	r2, [r3, #17]
      break;
 800a358:	e04e      	b.n	800a3f8 <npf_parse_format_spec+0x44c>

    case 'X':
      out_spec->case_adjust = 0;
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	2200      	movs	r2, #0
 800a35e:	749a      	strb	r2, [r3, #18]
    case 'x':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_HEX_INT;
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	2205      	movs	r2, #5
 800a364:	745a      	strb	r2, [r3, #17]
      break;
 800a366:	e047      	b.n	800a3f8 <npf_parse_format_spec+0x44c>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    case 'F':
      out_spec->case_adjust = 0;
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	2200      	movs	r2, #0
 800a36c:	749a      	strb	r2, [r3, #18]
    case 'f':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_DEC;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	2208      	movs	r2, #8
 800a372:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	7a9b      	ldrb	r3, [r3, #10]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d136      	bne.n	800a3ea <npf_parse_format_spec+0x43e>
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	2206      	movs	r2, #6
 800a380:	60da      	str	r2, [r3, #12]
      break;
 800a382:	e032      	b.n	800a3ea <npf_parse_format_spec+0x43e>

    case 'E':
      out_spec->case_adjust = 0;
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	2200      	movs	r2, #0
 800a388:	749a      	strb	r2, [r3, #18]
    case 'e':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_SCI;
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	2209      	movs	r2, #9
 800a38e:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	7a9b      	ldrb	r3, [r3, #10]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d12a      	bne.n	800a3ee <npf_parse_format_spec+0x442>
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	2206      	movs	r2, #6
 800a39c:	60da      	str	r2, [r3, #12]
      break;
 800a39e:	e026      	b.n	800a3ee <npf_parse_format_spec+0x442>

    case 'G':
      out_spec->case_adjust = 0;
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	749a      	strb	r2, [r3, #18]
    case 'g':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_SHORTEST;
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	220a      	movs	r2, #10
 800a3aa:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	7a9b      	ldrb	r3, [r3, #10]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d11e      	bne.n	800a3f2 <npf_parse_format_spec+0x446>
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	2206      	movs	r2, #6
 800a3b8:	60da      	str	r2, [r3, #12]
      break;
 800a3ba:	e01a      	b.n	800a3f2 <npf_parse_format_spec+0x446>

    case 'A':
      out_spec->case_adjust = 0;
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	749a      	strb	r2, [r3, #18]
    case 'a':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_HEX;
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	220b      	movs	r2, #11
 800a3c6:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	7a9b      	ldrb	r3, [r3, #10]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d112      	bne.n	800a3f6 <npf_parse_format_spec+0x44a>
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	2206      	movs	r2, #6
 800a3d4:	60da      	str	r2, [r3, #12]
      break;
 800a3d6:	e00e      	b.n	800a3f6 <npf_parse_format_spec+0x44a>
#endif
      break;
#endif

    case 'p':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_POINTER;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	2207      	movs	r2, #7
 800a3dc:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	729a      	strb	r2, [r3, #10]
#endif
      break;
 800a3e4:	e008      	b.n	800a3f8 <npf_parse_format_spec+0x44c>
    case 'b':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_BINARY;
      break;
#endif

    default: return 0;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	e009      	b.n	800a3fe <npf_parse_format_spec+0x452>
      break;
 800a3ea:	bf00      	nop
 800a3ec:	e004      	b.n	800a3f8 <npf_parse_format_spec+0x44c>
      break;
 800a3ee:	bf00      	nop
 800a3f0:	e002      	b.n	800a3f8 <npf_parse_format_spec+0x44c>
      break;
 800a3f2:	bf00      	nop
 800a3f4:	e000      	b.n	800a3f8 <npf_parse_format_spec+0x44c>
      break;
 800a3f6:	bf00      	nop
  }

  return (int)(cur - format);
 800a3f8:	68fa      	ldr	r2, [r7, #12]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	1ad3      	subs	r3, r2, r3
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3714      	adds	r7, #20
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
 800a40a:	bf00      	nop

0800a40c <npf_itoa_rev>:

int npf_itoa_rev(char *buf, npf_int_t i) {
 800a40c:	b480      	push	{r7}
 800a40e:	b085      	sub	sp, #20
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
  int n = 0;
 800a416:	2300      	movs	r3, #0
 800a418:	60fb      	str	r3, [r7, #12]
  int const sign = (i >= 0) ? 1 : -1;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	db01      	blt.n	800a424 <npf_itoa_rev+0x18>
 800a420:	2301      	movs	r3, #1
 800a422:	e001      	b.n	800a428 <npf_itoa_rev+0x1c>
 800a424:	f04f 33ff 	mov.w	r3, #4294967295
 800a428:	60bb      	str	r3, [r7, #8]
  do { *buf++ = (char)('0' + (sign * (i % 10))); i /= 10; ++n; } while (i);
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	b2d8      	uxtb	r0, r3
 800a42e:	683a      	ldr	r2, [r7, #0]
 800a430:	4b14      	ldr	r3, [pc, #80]	@ (800a484 <npf_itoa_rev+0x78>)
 800a432:	fb83 1302 	smull	r1, r3, r3, r2
 800a436:	1099      	asrs	r1, r3, #2
 800a438:	17d3      	asrs	r3, r2, #31
 800a43a:	1ac9      	subs	r1, r1, r3
 800a43c:	460b      	mov	r3, r1
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	440b      	add	r3, r1
 800a442:	005b      	lsls	r3, r3, #1
 800a444:	1ad1      	subs	r1, r2, r3
 800a446:	b2cb      	uxtb	r3, r1
 800a448:	fb10 f303 	smulbb	r3, r0, r3
 800a44c:	b2da      	uxtb	r2, r3
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	1c59      	adds	r1, r3, #1
 800a452:	6079      	str	r1, [r7, #4]
 800a454:	3230      	adds	r2, #48	@ 0x30
 800a456:	b2d2      	uxtb	r2, r2
 800a458:	701a      	strb	r2, [r3, #0]
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	4a09      	ldr	r2, [pc, #36]	@ (800a484 <npf_itoa_rev+0x78>)
 800a45e:	fb82 1203 	smull	r1, r2, r2, r3
 800a462:	1092      	asrs	r2, r2, #2
 800a464:	17db      	asrs	r3, r3, #31
 800a466:	1ad3      	subs	r3, r2, r3
 800a468:	603b      	str	r3, [r7, #0]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	3301      	adds	r3, #1
 800a46e:	60fb      	str	r3, [r7, #12]
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d1d9      	bne.n	800a42a <npf_itoa_rev+0x1e>
  return n;
 800a476:	68fb      	ldr	r3, [r7, #12]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	66666667 	.word	0x66666667

0800a488 <npf_utoa_rev>:

int npf_utoa_rev(char *buf, npf_uint_t i, unsigned base, unsigned case_adj) {
 800a488:	b480      	push	{r7}
 800a48a:	b087      	sub	sp, #28
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607a      	str	r2, [r7, #4]
 800a494:	603b      	str	r3, [r7, #0]
  int n = 0;
 800a496:	2300      	movs	r3, #0
 800a498:	617b      	str	r3, [r7, #20]
  do {
    unsigned const d = (unsigned)(i % base);
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	687a      	ldr	r2, [r7, #4]
 800a49e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a4a2:	6879      	ldr	r1, [r7, #4]
 800a4a4:	fb01 f202 	mul.w	r2, r1, r2
 800a4a8:	1a9b      	subs	r3, r3, r2
 800a4aa:	613b      	str	r3, [r7, #16]
    *buf++ = (char)((d < 10) ? ('0' + d) : ('A' + case_adj + (d - 10)));
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	2b09      	cmp	r3, #9
 800a4b0:	d804      	bhi.n	800a4bc <npf_utoa_rev+0x34>
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	3330      	adds	r3, #48	@ 0x30
 800a4b8:	b2da      	uxtb	r2, r3
 800a4ba:	e007      	b.n	800a4cc <npf_utoa_rev+0x44>
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	b2da      	uxtb	r2, r3
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	b2db      	uxtb	r3, r3
 800a4c4:	4413      	add	r3, r2
 800a4c6:	b2db      	uxtb	r3, r3
 800a4c8:	3337      	adds	r3, #55	@ 0x37
 800a4ca:	b2da      	uxtb	r2, r3
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	1c59      	adds	r1, r3, #1
 800a4d0:	60f9      	str	r1, [r7, #12]
 800a4d2:	701a      	strb	r2, [r3, #0]
    i /= base;
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4dc:	60bb      	str	r3, [r7, #8]
    ++n;
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	617b      	str	r3, [r7, #20]
  } while (i);
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d1d7      	bne.n	800a49a <npf_utoa_rev+0x12>
  return n;
 800a4ea:	697b      	ldr	r3, [r7, #20]
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	371c      	adds	r7, #28
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <npf_fsplit_abs>:
  NPF_FRACTION_BIN_DIGITS = 64,
  NPF_MAX_FRACTION_DEC_DIGITS = 8
};

int npf_fsplit_abs(float f, uint64_t *out_int_part, uint64_t *out_frac_part,
                   int *out_frac_base10_neg_exp) {
 800a4f8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a4fc:	b0b5      	sub	sp, #212	@ 0xd4
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	ed87 0a21 	vstr	s0, [r7, #132]	@ 0x84
 800a504:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
 800a508:	67f9      	str	r1, [r7, #124]	@ 0x7c
 800a50a:	67ba      	str	r2, [r7, #120]	@ 0x78
     http://0x80.pl/notesen/2015-12-29-float-to-string.html
     grisu2 (https://bit.ly/2JgMggX) and ryu (https://bit.ly/2RLXSg0)
     are fast + precise + round, but require large lookup tables. */

  uint32_t f_bits; { // union-cast is UB, let compiler optimize byte-copy loop.
    char const *src = (char const *)&f;
 800a50c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800a510:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    char *dst = (char *)&f_bits;
 800a514:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800a518:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    for (unsigned i = 0; i < sizeof(f_bits); ++i) { dst[i] = src[i]; }
 800a51c:	2300      	movs	r3, #0
 800a51e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a522:	e010      	b.n	800a546 <npf_fsplit_abs+0x4e>
 800a524:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a528:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a52c:	18d1      	adds	r1, r2, r3
 800a52e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800a532:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a536:	441a      	add	r2, r3
 800a538:	780b      	ldrb	r3, [r1, #0]
 800a53a:	7013      	strb	r3, [r2, #0]
 800a53c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a540:	3301      	adds	r3, #1
 800a542:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a546:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a54a:	2b03      	cmp	r3, #3
 800a54c:	d9ea      	bls.n	800a524 <npf_fsplit_abs+0x2c>
  }

  int const exponent =
    ((int)((f_bits >> NPF_MANTISSA_BITS) & ((1u << NPF_EXPONENT_BITS) - 1u)) -
 800a54e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a552:	0ddb      	lsrs	r3, r3, #23
 800a554:	b2db      	uxtb	r3, r3
  int const exponent =
 800a556:	3b96      	subs	r3, #150	@ 0x96
 800a558:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      NPF_EXPONENT_BIAS) - NPF_MANTISSA_BITS;

  if (exponent >= (64 - NPF_MANTISSA_BITS)) { return 0; } // value is out of range
 800a55c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a560:	2b28      	cmp	r3, #40	@ 0x28
 800a562:	dd01      	ble.n	800a568 <npf_fsplit_abs+0x70>
 800a564:	2300      	movs	r3, #0
 800a566:	e17c      	b.n	800a862 <npf_fsplit_abs+0x36a>

  uint32_t const implicit_one = 1u << NPF_MANTISSA_BITS;
 800a568:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a56c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t const mantissa = f_bits & (implicit_one - 1);
 800a570:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a574:	1e5a      	subs	r2, r3, #1
 800a576:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a57a:	4013      	ands	r3, r2
 800a57c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  uint32_t const mantissa_norm = mantissa | implicit_one;
 800a580:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a584:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a588:	4313      	orrs	r3, r2
 800a58a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

  if (exponent > 0) {
 800a58e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a592:	2b00      	cmp	r3, #0
 800a594:	dd19      	ble.n	800a5ca <npf_fsplit_abs+0xd2>
    *out_int_part = (uint64_t)mantissa_norm << exponent;
 800a596:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a59a:	2200      	movs	r2, #0
 800a59c:	469a      	mov	sl, r3
 800a59e:	4693      	mov	fp, r2
 800a5a0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800a5a4:	f1a1 0320 	sub.w	r3, r1, #32
 800a5a8:	f1c1 0220 	rsb	r2, r1, #32
 800a5ac:	fa0b f501 	lsl.w	r5, fp, r1
 800a5b0:	fa0a f303 	lsl.w	r3, sl, r3
 800a5b4:	431d      	orrs	r5, r3
 800a5b6:	fa2a f202 	lsr.w	r2, sl, r2
 800a5ba:	4315      	orrs	r5, r2
 800a5bc:	fa0a f401 	lsl.w	r4, sl, r1
 800a5c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a5c4:	e9c3 4500 	strd	r4, r5, [r3]
 800a5c8:	e02c      	b.n	800a624 <npf_fsplit_abs+0x12c>
  } else if (exponent < 0) {
 800a5ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	da1d      	bge.n	800a60e <npf_fsplit_abs+0x116>
    if (-exponent > NPF_MANTISSA_BITS) {
 800a5d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a5d6:	f113 0f17 	cmn.w	r3, #23
 800a5da:	da08      	bge.n	800a5ee <npf_fsplit_abs+0xf6>
      *out_int_part = 0;
 800a5dc:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a5e0:	f04f 0200 	mov.w	r2, #0
 800a5e4:	f04f 0300 	mov.w	r3, #0
 800a5e8:	e9c1 2300 	strd	r2, r3, [r1]
 800a5ec:	e01a      	b.n	800a624 <npf_fsplit_abs+0x12c>
    } else {
      *out_int_part = mantissa_norm >> -exponent;
 800a5ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a5f2:	425a      	negs	r2, r3
 800a5f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a5f8:	40d3      	lsrs	r3, r2
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	653b      	str	r3, [r7, #80]	@ 0x50
 800a5fe:	657a      	str	r2, [r7, #84]	@ 0x54
 800a600:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a604:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a608:	e9c3 1200 	strd	r1, r2, [r3]
 800a60c:	e00a      	b.n	800a624 <npf_fsplit_abs+0x12c>
    }
  } else {
    *out_int_part = mantissa_norm;
 800a60e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a612:	2200      	movs	r2, #0
 800a614:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a616:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a618:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a61c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a620:	e9c3 1200 	strd	r1, r2, [r3]
  }

  uint64_t frac; {
    int const shift = NPF_FRACTION_BIN_DIGITS + exponent - 4;
 800a624:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a628:	333c      	adds	r3, #60	@ 0x3c
 800a62a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if ((shift >= (NPF_FRACTION_BIN_DIGITS - 4)) || (shift < 0)) {
 800a62e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a632:	2b3b      	cmp	r3, #59	@ 0x3b
 800a634:	dc03      	bgt.n	800a63e <npf_fsplit_abs+0x146>
 800a636:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	da06      	bge.n	800a64c <npf_fsplit_abs+0x154>
      frac = 0;
 800a63e:	f04f 0200 	mov.w	r2, #0
 800a642:	f04f 0300 	mov.w	r3, #0
 800a646:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
 800a64a:	e022      	b.n	800a692 <npf_fsplit_abs+0x19a>
    } else {
      frac = ((uint64_t)mantissa_norm) << shift;
 800a64c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a650:	2200      	movs	r2, #0
 800a652:	643b      	str	r3, [r7, #64]	@ 0x40
 800a654:	647a      	str	r2, [r7, #68]	@ 0x44
 800a656:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a65a:	f1a1 0320 	sub.w	r3, r1, #32
 800a65e:	f1c1 0220 	rsb	r2, r1, #32
 800a662:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800a666:	4628      	mov	r0, r5
 800a668:	4088      	lsls	r0, r1
 800a66a:	6778      	str	r0, [r7, #116]	@ 0x74
 800a66c:	4620      	mov	r0, r4
 800a66e:	fa00 f303 	lsl.w	r3, r0, r3
 800a672:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800a674:	4318      	orrs	r0, r3
 800a676:	6778      	str	r0, [r7, #116]	@ 0x74
 800a678:	4623      	mov	r3, r4
 800a67a:	fa23 f202 	lsr.w	r2, r3, r2
 800a67e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a680:	4313      	orrs	r3, r2
 800a682:	677b      	str	r3, [r7, #116]	@ 0x74
 800a684:	4623      	mov	r3, r4
 800a686:	408b      	lsls	r3, r1
 800a688:	673b      	str	r3, [r7, #112]	@ 0x70
 800a68a:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 800a68e:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
    }
    // multiply off the leading one's digit
    frac &= 0x0fffffffffffffffllu;
 800a692:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800a696:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a698:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a69c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a69e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800a6a2:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
    frac *= 10;
 800a6a6:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800a6aa:	4622      	mov	r2, r4
 800a6ac:	462b      	mov	r3, r5
 800a6ae:	f04f 0000 	mov.w	r0, #0
 800a6b2:	f04f 0100 	mov.w	r1, #0
 800a6b6:	0099      	lsls	r1, r3, #2
 800a6b8:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800a6bc:	0090      	lsls	r0, r2, #2
 800a6be:	4602      	mov	r2, r0
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	eb12 0804 	adds.w	r8, r2, r4
 800a6c6:	eb43 0905 	adc.w	r9, r3, r5
 800a6ca:	eb18 0308 	adds.w	r3, r8, r8
 800a6ce:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6d0:	eb49 0309 	adc.w	r3, r9, r9
 800a6d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6d6:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	@ 0x30
 800a6da:	e9c7 8930 	strd	r8, r9, [r7, #192]	@ 0xc0
  }

  { // Count the number of 0s at the beginning of the fractional part.
    int frac_base10_neg_exp = 0;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    while (frac && ((frac >> (NPF_FRACTION_BIN_DIGITS - 4))) == 0) {
 800a6e4:	e02f      	b.n	800a746 <npf_fsplit_abs+0x24e>
      ++frac_base10_neg_exp;
 800a6e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
      frac &= 0x0fffffffffffffffllu;
 800a6f0:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800a6f4:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a6f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a6fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a6fc:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800a700:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
      frac *= 10;
 800a704:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800a708:	4622      	mov	r2, r4
 800a70a:	462b      	mov	r3, r5
 800a70c:	f04f 0000 	mov.w	r0, #0
 800a710:	f04f 0100 	mov.w	r1, #0
 800a714:	0099      	lsls	r1, r3, #2
 800a716:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800a71a:	0090      	lsls	r0, r2, #2
 800a71c:	4602      	mov	r2, r0
 800a71e:	460b      	mov	r3, r1
 800a720:	1911      	adds	r1, r2, r4
 800a722:	66b9      	str	r1, [r7, #104]	@ 0x68
 800a724:	416b      	adcs	r3, r5
 800a726:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a728:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a72c:	460b      	mov	r3, r1
 800a72e:	18db      	adds	r3, r3, r3
 800a730:	623b      	str	r3, [r7, #32]
 800a732:	4613      	mov	r3, r2
 800a734:	eb42 0303 	adc.w	r3, r2, r3
 800a738:	627b      	str	r3, [r7, #36]	@ 0x24
 800a73a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a73e:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
 800a742:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
    while (frac && ((frac >> (NPF_FRACTION_BIN_DIGITS - 4))) == 0) {
 800a746:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800a74a:	4313      	orrs	r3, r2
 800a74c:	d00a      	beq.n	800a764 <npf_fsplit_abs+0x26c>
 800a74e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800a752:	f04f 0000 	mov.w	r0, #0
 800a756:	f04f 0100 	mov.w	r1, #0
 800a75a:	0f18      	lsrs	r0, r3, #28
 800a75c:	2100      	movs	r1, #0
 800a75e:	ea50 0301 	orrs.w	r3, r0, r1
 800a762:	d0c0      	beq.n	800a6e6 <npf_fsplit_abs+0x1ee>
    }
    *out_frac_base10_neg_exp = frac_base10_neg_exp;
 800a764:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a766:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800a76a:	601a      	str	r2, [r3, #0]
  }

  { // Convert the fractional part to base 10.
    uint64_t frac_part = 0;
 800a76c:	f04f 0200 	mov.w	r2, #0
 800a770:	f04f 0300 	mov.w	r3, #0
 800a774:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
    for (int i = 0; frac && (i < NPF_MAX_FRACTION_DEC_DIGITS); ++i) {
 800a778:	2300      	movs	r3, #0
 800a77a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a77e:	e062      	b.n	800a846 <npf_fsplit_abs+0x34e>
      frac_part *= 10;
 800a780:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 800a784:	4622      	mov	r2, r4
 800a786:	462b      	mov	r3, r5
 800a788:	f04f 0000 	mov.w	r0, #0
 800a78c:	f04f 0100 	mov.w	r1, #0
 800a790:	0099      	lsls	r1, r3, #2
 800a792:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800a796:	0090      	lsls	r0, r2, #2
 800a798:	4602      	mov	r2, r0
 800a79a:	460b      	mov	r3, r1
 800a79c:	1911      	adds	r1, r2, r4
 800a79e:	6639      	str	r1, [r7, #96]	@ 0x60
 800a7a0:	416b      	adcs	r3, r5
 800a7a2:	667b      	str	r3, [r7, #100]	@ 0x64
 800a7a4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	18db      	adds	r3, r3, r3
 800a7ac:	61bb      	str	r3, [r7, #24]
 800a7ae:	4613      	mov	r3, r2
 800a7b0:	eb42 0303 	adc.w	r3, r2, r3
 800a7b4:	61fb      	str	r3, [r7, #28]
 800a7b6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a7ba:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
 800a7be:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
      frac_part += (uint64_t)(frac >> (NPF_FRACTION_BIN_DIGITS - 4));
 800a7c2:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800a7c6:	f04f 0000 	mov.w	r0, #0
 800a7ca:	f04f 0100 	mov.w	r1, #0
 800a7ce:	0f18      	lsrs	r0, r3, #28
 800a7d0:	2100      	movs	r1, #0
 800a7d2:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800a7d6:	1814      	adds	r4, r2, r0
 800a7d8:	613c      	str	r4, [r7, #16]
 800a7da:	414b      	adcs	r3, r1
 800a7dc:	617b      	str	r3, [r7, #20]
 800a7de:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800a7e2:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
      frac &= 0x0fffffffffffffffllu;
 800a7e6:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800a7ea:	60ba      	str	r2, [r7, #8]
 800a7ec:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a7f0:	60fb      	str	r3, [r7, #12]
 800a7f2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800a7f6:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
      frac *= 10;
 800a7fa:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800a7fe:	4622      	mov	r2, r4
 800a800:	462b      	mov	r3, r5
 800a802:	f04f 0000 	mov.w	r0, #0
 800a806:	f04f 0100 	mov.w	r1, #0
 800a80a:	0099      	lsls	r1, r3, #2
 800a80c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800a810:	0090      	lsls	r0, r2, #2
 800a812:	4602      	mov	r2, r0
 800a814:	460b      	mov	r3, r1
 800a816:	1911      	adds	r1, r2, r4
 800a818:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a81a:	416b      	adcs	r3, r5
 800a81c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a81e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a822:	460b      	mov	r3, r1
 800a824:	18db      	adds	r3, r3, r3
 800a826:	603b      	str	r3, [r7, #0]
 800a828:	4613      	mov	r3, r2
 800a82a:	eb42 0303 	adc.w	r3, r2, r3
 800a82e:	607b      	str	r3, [r7, #4]
 800a830:	e9d7 3400 	ldrd	r3, r4, [r7]
 800a834:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
 800a838:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
    for (int i = 0; frac && (i < NPF_MAX_FRACTION_DEC_DIGITS); ++i) {
 800a83c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a840:	3301      	adds	r3, #1
 800a842:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a846:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800a84a:	4313      	orrs	r3, r2
 800a84c:	d003      	beq.n	800a856 <npf_fsplit_abs+0x35e>
 800a84e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a852:	2b07      	cmp	r3, #7
 800a854:	dd94      	ble.n	800a780 <npf_fsplit_abs+0x288>
    }
    *out_frac_part = frac_part;
 800a856:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a858:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800a85c:	e9c1 2300 	strd	r2, r3, [r1]
  }
  return 1;
 800a860:	2301      	movs	r3, #1
}
 800a862:	4618      	mov	r0, r3
 800a864:	37d4      	adds	r7, #212	@ 0xd4
 800a866:	46bd      	mov	sp, r7
 800a868:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a86c:	4770      	bx	lr
	...

0800a870 <npf_ftoa_rev>:

int npf_ftoa_rev(char *buf, float f, char case_adj, int *out_frac_chars) {
 800a870:	b580      	push	{r7, lr}
 800a872:	b092      	sub	sp, #72	@ 0x48
 800a874:	af00      	add	r7, sp, #0
 800a876:	60f8      	str	r0, [r7, #12]
 800a878:	ed87 0a02 	vstr	s0, [r7, #8]
 800a87c:	460b      	mov	r3, r1
 800a87e:	603a      	str	r2, [r7, #0]
 800a880:	71fb      	strb	r3, [r7, #7]
  uint32_t f_bits; { // union-cast is UB, let compiler optimize byte-copy loop.
    char const *src = (char const *)&f;
 800a882:	f107 0308 	add.w	r3, r7, #8
 800a886:	633b      	str	r3, [r7, #48]	@ 0x30
    char *dst = (char *)&f_bits;
 800a888:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a88c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (unsigned i = 0; i < sizeof(f_bits); ++i) { dst[i] = src[i]; }
 800a88e:	2300      	movs	r3, #0
 800a890:	647b      	str	r3, [r7, #68]	@ 0x44
 800a892:	e00a      	b.n	800a8aa <npf_ftoa_rev+0x3a>
 800a894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a896:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a898:	441a      	add	r2, r3
 800a89a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a89c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a89e:	440b      	add	r3, r1
 800a8a0:	7812      	ldrb	r2, [r2, #0]
 800a8a2:	701a      	strb	r2, [r3, #0]
 800a8a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8ac:	2b03      	cmp	r3, #3
 800a8ae:	d9f1      	bls.n	800a894 <npf_ftoa_rev+0x24>
  }

  if ((uint8_t)(f_bits >> 23) == 0xFF) {
 800a8b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b2:	0ddb      	lsrs	r3, r3, #23
 800a8b4:	b2db      	uxtb	r3, r3
 800a8b6:	2bff      	cmp	r3, #255	@ 0xff
 800a8b8:	d130      	bne.n	800a91c <npf_ftoa_rev+0xac>
    if (f_bits & 0x7fffff) {
 800a8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8bc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d014      	beq.n	800a8ee <npf_ftoa_rev+0x7e>
      for (int i = 0; i < 3; ++i) { *buf++ = (char)("NAN"[i] + case_adj); }
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8c8:	e00d      	b.n	800a8e6 <npf_ftoa_rev+0x76>
 800a8ca:	4a56      	ldr	r2, [pc, #344]	@ (800aa24 <npf_ftoa_rev+0x1b4>)
 800a8cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8ce:	4413      	add	r3, r2
 800a8d0:	7819      	ldrb	r1, [r3, #0]
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	1c5a      	adds	r2, r3, #1
 800a8d6:	60fa      	str	r2, [r7, #12]
 800a8d8:	79fa      	ldrb	r2, [r7, #7]
 800a8da:	440a      	add	r2, r1
 800a8dc:	b2d2      	uxtb	r2, r2
 800a8de:	701a      	strb	r2, [r3, #0]
 800a8e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8e8:	2b02      	cmp	r3, #2
 800a8ea:	ddee      	ble.n	800a8ca <npf_ftoa_rev+0x5a>
 800a8ec:	e013      	b.n	800a916 <npf_ftoa_rev+0xa6>
    } else {
      for (int i = 0; i < 3; ++i) { *buf++ = (char)("FNI"[i] + case_adj); }
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8f2:	e00d      	b.n	800a910 <npf_ftoa_rev+0xa0>
 800a8f4:	4a4c      	ldr	r2, [pc, #304]	@ (800aa28 <npf_ftoa_rev+0x1b8>)
 800a8f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8f8:	4413      	add	r3, r2
 800a8fa:	7819      	ldrb	r1, [r3, #0]
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	1c5a      	adds	r2, r3, #1
 800a900:	60fa      	str	r2, [r7, #12]
 800a902:	79fa      	ldrb	r2, [r7, #7]
 800a904:	440a      	add	r2, r1
 800a906:	b2d2      	uxtb	r2, r2
 800a908:	701a      	strb	r2, [r3, #0]
 800a90a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a90c:	3301      	adds	r3, #1
 800a90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a912:	2b02      	cmp	r3, #2
 800a914:	ddee      	ble.n	800a8f4 <npf_ftoa_rev+0x84>
    }
    return -3;
 800a916:	f06f 0302 	mvn.w	r3, #2
 800a91a:	e07f      	b.n	800aa1c <npf_ftoa_rev+0x1ac>
  }

  uint64_t int_part, frac_part;
  int frac_base10_neg_exp;
  if (npf_fsplit_abs(f, &int_part, &frac_part, &frac_base10_neg_exp) == 0) {
 800a91c:	edd7 7a02 	vldr	s15, [r7, #8]
 800a920:	f107 0214 	add.w	r2, r7, #20
 800a924:	f107 0118 	add.w	r1, r7, #24
 800a928:	f107 0320 	add.w	r3, r7, #32
 800a92c:	4618      	mov	r0, r3
 800a92e:	eeb0 0a67 	vmov.f32	s0, s15
 800a932:	f7ff fde1 	bl	800a4f8 <npf_fsplit_abs>
 800a936:	4603      	mov	r3, r0
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d116      	bne.n	800a96a <npf_ftoa_rev+0xfa>
    for (int i = 0; i < 3; ++i) { *buf++ = (char)("ROO"[i] + case_adj); }
 800a93c:	2300      	movs	r3, #0
 800a93e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a940:	e00d      	b.n	800a95e <npf_ftoa_rev+0xee>
 800a942:	4a3a      	ldr	r2, [pc, #232]	@ (800aa2c <npf_ftoa_rev+0x1bc>)
 800a944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a946:	4413      	add	r3, r2
 800a948:	7819      	ldrb	r1, [r3, #0]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	1c5a      	adds	r2, r3, #1
 800a94e:	60fa      	str	r2, [r7, #12]
 800a950:	79fa      	ldrb	r2, [r7, #7]
 800a952:	440a      	add	r2, r1
 800a954:	b2d2      	uxtb	r2, r2
 800a956:	701a      	strb	r2, [r3, #0]
 800a958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a95a:	3301      	adds	r3, #1
 800a95c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a95e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a960:	2b02      	cmp	r3, #2
 800a962:	ddee      	ble.n	800a942 <npf_ftoa_rev+0xd2>
    return -3;
 800a964:	f06f 0302 	mvn.w	r3, #2
 800a968:	e058      	b.n	800aa1c <npf_ftoa_rev+0x1ac>
  }

  char *dst = buf;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	637b      	str	r3, [r7, #52]	@ 0x34

  while (frac_part) { // write the fractional digits
 800a96e:	e01a      	b.n	800a9a6 <npf_ftoa_rev+0x136>
    *dst++ = (char)('0' + (frac_part % 10));
 800a970:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a974:	f04f 020a 	mov.w	r2, #10
 800a978:	f04f 0300 	mov.w	r3, #0
 800a97c:	f7f6 f92e 	bl	8000bdc <__aeabi_uldivmod>
 800a980:	b2d2      	uxtb	r2, r2
 800a982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a984:	1c59      	adds	r1, r3, #1
 800a986:	6379      	str	r1, [r7, #52]	@ 0x34
 800a988:	3230      	adds	r2, #48	@ 0x30
 800a98a:	b2d2      	uxtb	r2, r2
 800a98c:	701a      	strb	r2, [r3, #0]
    frac_part /= 10;
 800a98e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a992:	f04f 020a 	mov.w	r2, #10
 800a996:	f04f 0300 	mov.w	r3, #0
 800a99a:	f7f6 f91f 	bl	8000bdc <__aeabi_uldivmod>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	e9c7 2306 	strd	r2, r3, [r7, #24]
  while (frac_part) { // write the fractional digits
 800a9a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	d1e0      	bne.n	800a970 <npf_ftoa_rev+0x100>
  }

  // write the 0 digits between the . and the first fractional digit
  while (frac_base10_neg_exp-- > 0) { *dst++ = '0'; }
 800a9ae:	e004      	b.n	800a9ba <npf_ftoa_rev+0x14a>
 800a9b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9b2:	1c5a      	adds	r2, r3, #1
 800a9b4:	637a      	str	r2, [r7, #52]	@ 0x34
 800a9b6:	2230      	movs	r2, #48	@ 0x30
 800a9b8:	701a      	strb	r2, [r3, #0]
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	1e5a      	subs	r2, r3, #1
 800a9be:	617a      	str	r2, [r7, #20]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	dcf5      	bgt.n	800a9b0 <npf_ftoa_rev+0x140>
  *out_frac_chars = (int)(dst - buf);
 800a9c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	1ad2      	subs	r2, r2, r3
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	601a      	str	r2, [r3, #0]
  *dst++ = '.';
 800a9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d0:	1c5a      	adds	r2, r3, #1
 800a9d2:	637a      	str	r2, [r7, #52]	@ 0x34
 800a9d4:	222e      	movs	r2, #46	@ 0x2e
 800a9d6:	701a      	strb	r2, [r3, #0]

  // write the integer digits
  do { *dst++ = (char)('0' + (int_part % 10)); int_part /= 10; } while (int_part);
 800a9d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a9dc:	f04f 020a 	mov.w	r2, #10
 800a9e0:	f04f 0300 	mov.w	r3, #0
 800a9e4:	f7f6 f8fa 	bl	8000bdc <__aeabi_uldivmod>
 800a9e8:	b2d2      	uxtb	r2, r2
 800a9ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ec:	1c59      	adds	r1, r3, #1
 800a9ee:	6379      	str	r1, [r7, #52]	@ 0x34
 800a9f0:	3230      	adds	r2, #48	@ 0x30
 800a9f2:	b2d2      	uxtb	r2, r2
 800a9f4:	701a      	strb	r2, [r3, #0]
 800a9f6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a9fa:	f04f 020a 	mov.w	r2, #10
 800a9fe:	f04f 0300 	mov.w	r3, #0
 800aa02:	f7f6 f8eb 	bl	8000bdc <__aeabi_uldivmod>
 800aa06:	4602      	mov	r2, r0
 800aa08:	460b      	mov	r3, r1
 800aa0a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800aa0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aa12:	4313      	orrs	r3, r2
 800aa14:	d1e0      	bne.n	800a9d8 <npf_ftoa_rev+0x168>
  return (int)(dst - buf);
 800aa16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	1ad3      	subs	r3, r2, r3
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3748      	adds	r7, #72	@ 0x48
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}
 800aa24:	0802845c 	.word	0x0802845c
 800aa28:	08028460 	.word	0x08028460
 800aa2c:	08028464 	.word	0x08028464

0800aa30 <npf_bufputc>:
  #undef NPF_CLZ
#endif
}
#endif

void npf_bufputc(int c, void *ctx) {
 800aa30:	b480      	push	{r7}
 800aa32:	b085      	sub	sp, #20
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  npf_bufputc_ctx_t *bpc = (npf_bufputc_ctx_t *)ctx;
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	60fb      	str	r3, [r7, #12]
  if (bpc->cur < bpc->len) { bpc->dst[bpc->cur++] = (char)c; }
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	689a      	ldr	r2, [r3, #8]
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d20a      	bcs.n	800aa60 <npf_bufputc+0x30>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	689b      	ldr	r3, [r3, #8]
 800aa52:	1c58      	adds	r0, r3, #1
 800aa54:	68f9      	ldr	r1, [r7, #12]
 800aa56:	6088      	str	r0, [r1, #8]
 800aa58:	4413      	add	r3, r2
 800aa5a:	687a      	ldr	r2, [r7, #4]
 800aa5c:	b2d2      	uxtb	r2, r2
 800aa5e:	701a      	strb	r2, [r3, #0]
}
 800aa60:	bf00      	nop
 800aa62:	3714      	adds	r7, #20
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr

0800aa6c <npf_bufputc_nop>:

void npf_bufputc_nop(int c, void *ctx) { (void)c; (void)ctx; }
 800aa6c:	b480      	push	{r7}
 800aa6e:	b083      	sub	sp, #12
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
 800aa76:	bf00      	nop
 800aa78:	370c      	adds	r7, #12
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr

0800aa82 <npf_putc_cnt>:
  npf_putc pc;
  void *ctx;
  int n;
} npf_cnt_putc_ctx_t;

static void npf_putc_cnt(int c, void *ctx) {
 800aa82:	b580      	push	{r7, lr}
 800aa84:	b084      	sub	sp, #16
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	6078      	str	r0, [r7, #4]
 800aa8a:	6039      	str	r1, [r7, #0]
  npf_cnt_putc_ctx_t *pc_cnt = (npf_cnt_putc_ctx_t *)ctx;
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	60fb      	str	r3, [r7, #12]
  ++pc_cnt->n;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	689b      	ldr	r3, [r3, #8]
 800aa94:	1c5a      	adds	r2, r3, #1
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	609a      	str	r2, [r3, #8]
  pc_cnt->pc(c, pc_cnt->ctx); // sibling-call optimization
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	68fa      	ldr	r2, [r7, #12]
 800aaa0:	6852      	ldr	r2, [r2, #4]
 800aaa2:	4611      	mov	r1, r2
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	4798      	blx	r3
}
 800aaa8:	bf00      	nop
 800aaaa:	3710      	adds	r7, #16
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <npf_vpprintf>:
  case NPF_FMT_SPEC_LEN_MOD_##MOD: val = (CAST_TO)va_arg(args, EXTRACT_AS); break

#define NPF_WRITEBACK(MOD, TYPE) \
  case NPF_FMT_SPEC_LEN_MOD_##MOD: *(va_arg(args, TYPE *)) = (TYPE)pc_cnt.n; break

int npf_vpprintf(npf_putc pc, void *pc_ctx, char const *format, va_list args) {
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b0a8      	sub	sp, #160	@ 0xa0
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	60f8      	str	r0, [r7, #12]
 800aab8:	60b9      	str	r1, [r7, #8]
 800aaba:	607a      	str	r2, [r7, #4]
 800aabc:	603b      	str	r3, [r7, #0]
  npf_format_spec_t fs;
  char const *cur = format;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  npf_cnt_putc_ctx_t pc_cnt;
  pc_cnt.pc = pc;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	637b      	str	r3, [r7, #52]	@ 0x34
  pc_cnt.ctx = pc_ctx;
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	63bb      	str	r3, [r7, #56]	@ 0x38
  pc_cnt.n = 0;
 800aacc:	2300      	movs	r3, #0
 800aace:	63fb      	str	r3, [r7, #60]	@ 0x3c

  while (*cur) {
 800aad0:	e3a8      	b.n	800b224 <npf_vpprintf+0x774>
    int const fs_len = (*cur != '%') ? 0 : npf_parse_format_spec(cur, &fs);
 800aad2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aad6:	781b      	ldrb	r3, [r3, #0]
 800aad8:	2b25      	cmp	r3, #37	@ 0x25
 800aada:	d108      	bne.n	800aaee <npf_vpprintf+0x3e>
 800aadc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800aae0:	4619      	mov	r1, r3
 800aae2:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 800aae6:	f7ff fa61 	bl	8009fac <npf_parse_format_spec>
 800aaea:	4603      	mov	r3, r0
 800aaec:	e000      	b.n	800aaf0 <npf_vpprintf+0x40>
 800aaee:	2300      	movs	r3, #0
 800aaf0:	663b      	str	r3, [r7, #96]	@ 0x60
    if (!fs_len) { NPF_PUTC(*cur++); continue; }
 800aaf2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d10d      	bne.n	800ab14 <npf_vpprintf+0x64>
 800aaf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aafc:	1c5a      	adds	r2, r3, #1
 800aafe:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	461a      	mov	r2, r3
 800ab06:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	4610      	mov	r0, r2
 800ab0e:	f7ff ffb8 	bl	800aa82 <npf_putc_cnt>
 800ab12:	e387      	b.n	800b224 <npf_vpprintf+0x774>
    cur += fs_len;
 800ab14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ab16:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800ab1a:	4413      	add	r3, r2
 800ab1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    // Extract star-args immediately
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    if (fs.field_width_opt == NPF_FMT_SPEC_OPT_STAR) {
 800ab20:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800ab24:	2b02      	cmp	r3, #2
 800ab26:	d110      	bne.n	800ab4a <npf_vpprintf+0x9a>
      fs.field_width_opt = NPF_FMT_SPEC_OPT_LITERAL;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      fs.field_width = va_arg(args, int);
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	1d1a      	adds	r2, r3, #4
 800ab32:	603a      	str	r2, [r7, #0]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	647b      	str	r3, [r7, #68]	@ 0x44
      if (fs.field_width < 0) {
 800ab38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	da05      	bge.n	800ab4a <npf_vpprintf+0x9a>
        fs.field_width = -fs.field_width;
 800ab3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab40:	425b      	negs	r3, r3
 800ab42:	647b      	str	r3, [r7, #68]	@ 0x44
        fs.left_justified = 1;
 800ab44:	2301      	movs	r3, #1
 800ab46:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
      }
    }
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    if (fs.prec_opt == NPF_FMT_SPEC_OPT_STAR) {
 800ab4a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800ab4e:	2b02      	cmp	r3, #2
 800ab50:	d10d      	bne.n	800ab6e <npf_vpprintf+0xbe>
      fs.prec_opt = NPF_FMT_SPEC_OPT_NONE;
 800ab52:	2300      	movs	r3, #0
 800ab54:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
      fs.prec = va_arg(args, int);
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	1d1a      	adds	r2, r3, #4
 800ab5c:	603a      	str	r2, [r7, #0]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	64fb      	str	r3, [r7, #76]	@ 0x4c
      if (fs.prec >= 0) { fs.prec_opt = NPF_FMT_SPEC_OPT_LITERAL; }
 800ab62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	db02      	blt.n	800ab6e <npf_vpprintf+0xbe>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    }
#endif

    union { char cbuf_mem[32]; npf_uint_t binval; } u;
    char *cbuf = u.cbuf_mem, sign_c = 0;
 800ab6e:	f107 0310 	add.w	r3, r7, #16
 800ab72:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ab76:	2300      	movs	r3, #0
 800ab78:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    int cbuf_len = 0, need_0x = 0;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ab82:	2300      	movs	r3, #0
 800ab84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    int field_pad = 0;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    char pad_c = 0;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    int prec_pad = 0;
 800ab94:	2300      	movs	r3, #0
 800ab96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    int zero = 0;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
#endif
#endif
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    int frac_chars = 0, inf_or_nan = 0;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	633b      	str	r3, [r7, #48]	@ 0x30
 800aba2:	2300      	movs	r3, #0
 800aba4:	67bb      	str	r3, [r7, #120]	@ 0x78
#endif

    // Extract and convert the argument to string, point cbuf at the text.
    switch (fs.conv_spec) {
 800aba6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800abaa:	2b0b      	cmp	r3, #11
 800abac:	f200 81cb 	bhi.w	800af46 <npf_vpprintf+0x496>
 800abb0:	a201      	add	r2, pc, #4	@ (adr r2, 800abb8 <npf_vpprintf+0x108>)
 800abb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb6:	bf00      	nop
 800abb8:	0800abe9 	.word	0x0800abe9
 800abbc:	0800abfd 	.word	0x0800abfd
 800abc0:	0800ac19 	.word	0x0800ac19
 800abc4:	0800ac61 	.word	0x0800ac61
 800abc8:	0800ad17 	.word	0x0800ad17
 800abcc:	0800ad17 	.word	0x0800ad17
 800abd0:	0800ad17 	.word	0x0800ad17
 800abd4:	0800ae53 	.word	0x0800ae53
 800abd8:	0800ae75 	.word	0x0800ae75
 800abdc:	0800ae75 	.word	0x0800ae75
 800abe0:	0800ae75 	.word	0x0800ae75
 800abe4:	0800ae75 	.word	0x0800ae75
      case NPF_FMT_SPEC_CONV_PERCENT:
        *cbuf = '%';
 800abe8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800abec:	2225      	movs	r2, #37	@ 0x25
 800abee:	701a      	strb	r2, [r3, #0]
        ++cbuf_len;
 800abf0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800abf4:	3301      	adds	r3, #1
 800abf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        break;
 800abfa:	e1a9      	b.n	800af50 <npf_vpprintf+0x4a0>

      case NPF_FMT_SPEC_CONV_CHAR:
        *cbuf = (char)va_arg(args, int);
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	1d1a      	adds	r2, r3, #4
 800ac00:	603a      	str	r2, [r7, #0]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	b2da      	uxtb	r2, r3
 800ac06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac0a:	701a      	strb	r2, [r3, #0]
        ++cbuf_len;
 800ac0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ac10:	3301      	adds	r3, #1
 800ac12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        break;
 800ac16:	e19b      	b.n	800af50 <npf_vpprintf+0x4a0>

      case NPF_FMT_SPEC_CONV_STRING: {
        cbuf = va_arg(args, char *);
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	1d1a      	adds	r2, r3, #4
 800ac1c:	603a      	str	r2, [r7, #0]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        for (char const *s = cbuf; *s; ++s, ++cbuf_len); // strlen
 800ac24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac28:	677b      	str	r3, [r7, #116]	@ 0x74
 800ac2a:	e007      	b.n	800ac3c <npf_vpprintf+0x18c>
 800ac2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac2e:	3301      	adds	r3, #1
 800ac30:	677b      	str	r3, [r7, #116]	@ 0x74
 800ac32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ac36:	3301      	adds	r3, #1
 800ac38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ac3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d1f3      	bne.n	800ac2c <npf_vpprintf+0x17c>
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
        if (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) {
 800ac44:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800ac48:	2b01      	cmp	r3, #1
 800ac4a:	f040 817e 	bne.w	800af4a <npf_vpprintf+0x49a>
          cbuf_len = npf_min(fs.prec, cbuf_len); // prec truncates strings
 800ac4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac50:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ac54:	4618      	mov	r0, r3
 800ac56:	f7ff f989 	bl	8009f6c <npf_min>
 800ac5a:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
        }
#endif
      } break;
 800ac5e:	e174      	b.n	800af4a <npf_vpprintf+0x49a>

      case NPF_FMT_SPEC_CONV_SIGNED_INT: {
        npf_int_t val = 0;
 800ac60:	2300      	movs	r3, #0
 800ac62:	673b      	str	r3, [r7, #112]	@ 0x70
        switch (fs.length_modifier) {
 800ac64:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800ac68:	2b04      	cmp	r3, #4
 800ac6a:	d82d      	bhi.n	800acc8 <npf_vpprintf+0x218>
 800ac6c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac74 <npf_vpprintf+0x1c4>)
 800ac6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac72:	bf00      	nop
 800ac74:	0800ac89 	.word	0x0800ac89
 800ac78:	0800ac95 	.word	0x0800ac95
 800ac7c:	0800aca3 	.word	0x0800aca3
 800ac80:	0800acaf 	.word	0x0800acaf
 800ac84:	0800acbd 	.word	0x0800acbd
          NPF_EXTRACT(NONE, int, int);
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	1d1a      	adds	r2, r3, #4
 800ac8c:	603a      	str	r2, [r7, #0]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	673b      	str	r3, [r7, #112]	@ 0x70
 800ac92:	e01a      	b.n	800acca <npf_vpprintf+0x21a>
          NPF_EXTRACT(SHORT, short, int);
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	1d1a      	adds	r2, r3, #4
 800ac98:	603a      	str	r2, [r7, #0]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	b21b      	sxth	r3, r3
 800ac9e:	673b      	str	r3, [r7, #112]	@ 0x70
 800aca0:	e013      	b.n	800acca <npf_vpprintf+0x21a>
          NPF_EXTRACT(LONG_DOUBLE, int, int);
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	1d1a      	adds	r2, r3, #4
 800aca6:	603a      	str	r2, [r7, #0]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	673b      	str	r3, [r7, #112]	@ 0x70
 800acac:	e00d      	b.n	800acca <npf_vpprintf+0x21a>
          NPF_EXTRACT(CHAR, char, int);
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	1d1a      	adds	r2, r3, #4
 800acb2:	603a      	str	r2, [r7, #0]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	b2db      	uxtb	r3, r3
 800acb8:	673b      	str	r3, [r7, #112]	@ 0x70
 800acba:	e006      	b.n	800acca <npf_vpprintf+0x21a>
          NPF_EXTRACT(LONG, long, long);
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	1d1a      	adds	r2, r3, #4
 800acc0:	603a      	str	r2, [r7, #0]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	673b      	str	r3, [r7, #112]	@ 0x70
 800acc6:	e000      	b.n	800acca <npf_vpprintf+0x21a>
          NPF_EXTRACT(LARGE_LONG_LONG, long long, long long);
          NPF_EXTRACT(LARGE_INTMAX, intmax_t, intmax_t);
          NPF_EXTRACT(LARGE_SIZET, ssize_t, ssize_t);
          NPF_EXTRACT(LARGE_PTRDIFFT, ptrdiff_t, ptrdiff_t);
#endif
          default: break;
 800acc8:	bf00      	nop
        }

        sign_c = (val < 0) ? '-' : fs.prepend;
 800acca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800accc:	2b00      	cmp	r3, #0
 800acce:	db02      	blt.n	800acd6 <npf_vpprintf+0x226>
 800acd0:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800acd4:	e000      	b.n	800acd8 <npf_vpprintf+0x228>
 800acd6:	232d      	movs	r3, #45	@ 0x2d
 800acd8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = !val;
 800acdc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800acde:	2b00      	cmp	r3, #0
 800ace0:	bf0c      	ite	eq
 800ace2:	2301      	moveq	r3, #1
 800ace4:	2300      	movne	r3, #0
 800ace6:	b2db      	uxtb	r3, r3
 800ace8:	67fb      	str	r3, [r7, #124]	@ 0x7c
#endif
        // special case, if prec and value are 0, skip
        if (!val && (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec) {
 800acea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800acec:	2b00      	cmp	r3, #0
 800acee:	d10a      	bne.n	800ad06 <npf_vpprintf+0x256>
 800acf0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	d106      	bne.n	800ad06 <npf_vpprintf+0x256>
 800acf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d103      	bne.n	800ad06 <npf_vpprintf+0x256>
          cbuf_len = 0;
 800acfe:	2300      	movs	r3, #0
 800ad00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        } else
#endif
        { cbuf_len = npf_itoa_rev(cbuf, val); }
      } break;
 800ad04:	e124      	b.n	800af50 <npf_vpprintf+0x4a0>
        { cbuf_len = npf_itoa_rev(cbuf, val); }
 800ad06:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800ad08:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800ad0c:	f7ff fb7e 	bl	800a40c <npf_itoa_rev>
 800ad10:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      } break;
 800ad14:	e11c      	b.n	800af50 <npf_vpprintf+0x4a0>
      case NPF_FMT_SPEC_CONV_BINARY:
#endif
      case NPF_FMT_SPEC_CONV_OCTAL:
      case NPF_FMT_SPEC_CONV_HEX_INT:
      case NPF_FMT_SPEC_CONV_UNSIGNED_INT: {
        npf_uint_t val = 0;
 800ad16:	2300      	movs	r3, #0
 800ad18:	66fb      	str	r3, [r7, #108]	@ 0x6c

        switch (fs.length_modifier) {
 800ad1a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800ad1e:	2b04      	cmp	r3, #4
 800ad20:	d82c      	bhi.n	800ad7c <npf_vpprintf+0x2cc>
 800ad22:	a201      	add	r2, pc, #4	@ (adr r2, 800ad28 <npf_vpprintf+0x278>)
 800ad24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad28:	0800ad3d 	.word	0x0800ad3d
 800ad2c:	0800ad49 	.word	0x0800ad49
 800ad30:	0800ad57 	.word	0x0800ad57
 800ad34:	0800ad63 	.word	0x0800ad63
 800ad38:	0800ad71 	.word	0x0800ad71
          NPF_EXTRACT(NONE, unsigned, unsigned);
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	1d1a      	adds	r2, r3, #4
 800ad40:	603a      	str	r2, [r7, #0]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad46:	e01a      	b.n	800ad7e <npf_vpprintf+0x2ce>
          NPF_EXTRACT(SHORT, unsigned short, unsigned);
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	1d1a      	adds	r2, r3, #4
 800ad4c:	603a      	str	r2, [r7, #0]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	b29b      	uxth	r3, r3
 800ad52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad54:	e013      	b.n	800ad7e <npf_vpprintf+0x2ce>
          NPF_EXTRACT(LONG_DOUBLE, unsigned, unsigned);
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	1d1a      	adds	r2, r3, #4
 800ad5a:	603a      	str	r2, [r7, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad60:	e00d      	b.n	800ad7e <npf_vpprintf+0x2ce>
          NPF_EXTRACT(CHAR, unsigned char, unsigned);
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	1d1a      	adds	r2, r3, #4
 800ad66:	603a      	str	r2, [r7, #0]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	b2db      	uxtb	r3, r3
 800ad6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad6e:	e006      	b.n	800ad7e <npf_vpprintf+0x2ce>
          NPF_EXTRACT(LONG, unsigned long, unsigned long);
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	1d1a      	adds	r2, r3, #4
 800ad74:	603a      	str	r2, [r7, #0]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad7a:	e000      	b.n	800ad7e <npf_vpprintf+0x2ce>
          NPF_EXTRACT(LARGE_LONG_LONG, unsigned long long, unsigned long long);
          NPF_EXTRACT(LARGE_INTMAX, uintmax_t, uintmax_t);
          NPF_EXTRACT(LARGE_SIZET, size_t, size_t);
          NPF_EXTRACT(LARGE_PTRDIFFT, size_t, size_t);
#endif
          default: break;
 800ad7c:	bf00      	nop
        }

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = !val;
 800ad7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	bf0c      	ite	eq
 800ad84:	2301      	moveq	r3, #1
 800ad86:	2300      	movne	r3, #0
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
#endif
        if (!val && (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec) {
 800ad8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d111      	bne.n	800adb6 <npf_vpprintf+0x306>
 800ad92:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800ad96:	2b01      	cmp	r3, #1
 800ad98:	d10d      	bne.n	800adb6 <npf_vpprintf+0x306>
 800ad9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d10a      	bne.n	800adb6 <npf_vpprintf+0x306>
          // Zero value and explicitly-requested zero precision means "print nothing".
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 800ada0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800ada4:	2b04      	cmp	r3, #4
 800ada6:	d11f      	bne.n	800ade8 <npf_vpprintf+0x338>
 800ada8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800adac:	2b00      	cmp	r3, #0
 800adae:	d01b      	beq.n	800ade8 <npf_vpprintf+0x338>
            fs.prec = 1; // octal special case, print a single '0'
 800adb0:	2301      	movs	r3, #1
 800adb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 800adb4:	e018      	b.n	800ade8 <npf_vpprintf+0x338>
        if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) {
          cbuf_len = npf_bin_len(val); u.binval = val;
        } else
#endif
        {
          unsigned const base = (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) ?
 800adb6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
            8u : ((fs.conv_spec == NPF_FMT_SPEC_CONV_HEX_INT) ? 16u : 10u);
 800adba:	2b04      	cmp	r3, #4
 800adbc:	d007      	beq.n	800adce <npf_vpprintf+0x31e>
 800adbe:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800adc2:	2b05      	cmp	r3, #5
 800adc4:	d101      	bne.n	800adca <npf_vpprintf+0x31a>
 800adc6:	2310      	movs	r3, #16
 800adc8:	e002      	b.n	800add0 <npf_vpprintf+0x320>
 800adca:	230a      	movs	r3, #10
 800adcc:	e000      	b.n	800add0 <npf_vpprintf+0x320>
 800adce:	2308      	movs	r3, #8
          unsigned const base = (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) ?
 800add0:	65bb      	str	r3, [r7, #88]	@ 0x58
          cbuf_len = npf_utoa_rev(cbuf, val, base, (unsigned)fs.case_adjust);
 800add2:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800add6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800add8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800adda:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800adde:	f7ff fb53 	bl	800a488 <npf_utoa_rev>
 800ade2:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
 800ade6:	e000      	b.n	800adea <npf_vpprintf+0x33a>
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 800ade8:	bf00      	nop
        }

        if (val && fs.alt_form && (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL)) {
 800adea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adec:	2b00      	cmp	r3, #0
 800adee:	d012      	beq.n	800ae16 <npf_vpprintf+0x366>
 800adf0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d00e      	beq.n	800ae16 <npf_vpprintf+0x366>
 800adf8:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800adfc:	2b04      	cmp	r3, #4
 800adfe:	d10a      	bne.n	800ae16 <npf_vpprintf+0x366>
          cbuf[cbuf_len++] = '0'; // OK to add leading octal '0' immediately.
 800ae00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ae04:	1c5a      	adds	r2, r3, #1
 800ae06:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800ae0a:	461a      	mov	r2, r3
 800ae0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae10:	4413      	add	r3, r2
 800ae12:	2230      	movs	r2, #48	@ 0x30
 800ae14:	701a      	strb	r2, [r3, #0]
        }

        if (val && fs.alt_form) { // 0x or 0b but can't write it yet.
 800ae16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	f000 8098 	beq.w	800af4e <npf_vpprintf+0x49e>
 800ae1e:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	f000 8093 	beq.w	800af4e <npf_vpprintf+0x49e>
          if (fs.conv_spec == NPF_FMT_SPEC_CONV_HEX_INT) { need_0x = 'X'; }
 800ae28:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800ae2c:	2b05      	cmp	r3, #5
 800ae2e:	d102      	bne.n	800ae36 <npf_vpprintf+0x386>
 800ae30:	2358      	movs	r3, #88	@ 0x58
 800ae32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
#if NANOPRINTF_USE_BINARY_FORMAT_SPECIFIERS == 1
          else if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) { need_0x = 'B'; }
#endif
          if (need_0x) { need_0x += fs.case_adjust; }
 800ae36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	f000 8087 	beq.w	800af4e <npf_vpprintf+0x49e>
 800ae40:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800ae44:	461a      	mov	r2, r3
 800ae46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae4a:	4413      	add	r3, r2
 800ae4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        }
      } break;
 800ae50:	e07d      	b.n	800af4e <npf_vpprintf+0x49e>

      case NPF_FMT_SPEC_CONV_POINTER: {
        cbuf_len =
          npf_utoa_rev(cbuf, (npf_uint_t)(uintptr_t)va_arg(args, void *), 16, 'a'-'A');
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	1d1a      	adds	r2, r3, #4
 800ae56:	603a      	str	r2, [r7, #0]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4619      	mov	r1, r3
 800ae5c:	2320      	movs	r3, #32
 800ae5e:	2210      	movs	r2, #16
 800ae60:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800ae64:	f7ff fb10 	bl	800a488 <npf_utoa_rev>
 800ae68:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
        need_0x = 'x';
 800ae6c:	2378      	movs	r3, #120	@ 0x78
 800ae6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      } break;
 800ae72:	e06d      	b.n	800af50 <npf_vpprintf+0x4a0>
      case NPF_FMT_SPEC_CONV_FLOAT_DEC:
      case NPF_FMT_SPEC_CONV_FLOAT_SCI:
      case NPF_FMT_SPEC_CONV_FLOAT_SHORTEST:
      case NPF_FMT_SPEC_CONV_FLOAT_HEX: {
        float val;
        if (fs.length_modifier == NPF_FMT_SPEC_LEN_MOD_LONG_DOUBLE) {
 800ae74:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800ae78:	2b02      	cmp	r3, #2
 800ae7a:	d10f      	bne.n	800ae9c <npf_vpprintf+0x3ec>
          val = (float)va_arg(args, long double);
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	3307      	adds	r3, #7
 800ae80:	f023 0307 	bic.w	r3, r3, #7
 800ae84:	f103 0208 	add.w	r2, r3, #8
 800ae88:	603a      	str	r2, [r7, #0]
 800ae8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae8e:	4610      	mov	r0, r2
 800ae90:	4619      	mov	r1, r3
 800ae92:	f7f5 fe03 	bl	8000a9c <__aeabi_d2f>
 800ae96:	4603      	mov	r3, r0
 800ae98:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ae9a:	e00e      	b.n	800aeba <npf_vpprintf+0x40a>
        } else {
          val = (float)va_arg(args, double);
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	3307      	adds	r3, #7
 800aea0:	f023 0307 	bic.w	r3, r3, #7
 800aea4:	f103 0208 	add.w	r2, r3, #8
 800aea8:	603a      	str	r2, [r7, #0]
 800aeaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeae:	4610      	mov	r0, r2
 800aeb0:	4619      	mov	r1, r3
 800aeb2:	f7f5 fdf3 	bl	8000a9c <__aeabi_d2f>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	66bb      	str	r3, [r7, #104]	@ 0x68
        }

        sign_c = (val < 0.f) ? '-' : fs.prepend;
 800aeba:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800aebe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800aec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec6:	d501      	bpl.n	800aecc <npf_vpprintf+0x41c>
 800aec8:	232d      	movs	r3, #45	@ 0x2d
 800aeca:	e001      	b.n	800aed0 <npf_vpprintf+0x420>
 800aecc:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800aed0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = (val == 0.f);
 800aed4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800aed8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800aedc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aee0:	bf0c      	ite	eq
 800aee2:	2301      	moveq	r3, #1
 800aee4:	2300      	movne	r3, #0
 800aee6:	b2db      	uxtb	r3, r3
 800aee8:	67fb      	str	r3, [r7, #124]	@ 0x7c
#endif
        cbuf_len = npf_ftoa_rev(cbuf, val, fs.case_adjust, &frac_chars);
 800aeea:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800aeee:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800aef2:	4619      	mov	r1, r3
 800aef4:	ed97 0a1a 	vldr	s0, [r7, #104]	@ 0x68
 800aef8:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800aefc:	f7ff fcb8 	bl	800a870 <npf_ftoa_rev>
 800af00:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if (cbuf_len < 0) {
 800af04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af08:	2b00      	cmp	r3, #0
 800af0a:	da07      	bge.n	800af1c <npf_vpprintf+0x46c>
          cbuf_len = -cbuf_len;
 800af0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af10:	425b      	negs	r3, r3
 800af12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
          inf_or_nan = 1;
 800af16:	2301      	movs	r3, #1
 800af18:	67bb      	str	r3, [r7, #120]	@ 0x78
        } else {
          int const prec_adj = npf_max(0, frac_chars - fs.prec);
          cbuf += prec_adj;
          cbuf_len -= prec_adj;
        }
      } break;
 800af1a:	e019      	b.n	800af50 <npf_vpprintf+0x4a0>
          int const prec_adj = npf_max(0, frac_chars - fs.prec);
 800af1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af20:	1ad3      	subs	r3, r2, r3
 800af22:	4619      	mov	r1, r3
 800af24:	2000      	movs	r0, #0
 800af26:	f7ff f831 	bl	8009f8c <npf_max>
 800af2a:	65f8      	str	r0, [r7, #92]	@ 0x5c
          cbuf += prec_adj;
 800af2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af2e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800af32:	4413      	add	r3, r2
 800af34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
          cbuf_len -= prec_adj;
 800af38:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800af3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af3e:	1ad3      	subs	r3, r2, r3
 800af40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      } break;
 800af44:	e004      	b.n	800af50 <npf_vpprintf+0x4a0>
#endif
      default: break;
 800af46:	bf00      	nop
 800af48:	e002      	b.n	800af50 <npf_vpprintf+0x4a0>
      } break;
 800af4a:	bf00      	nop
 800af4c:	e000      	b.n	800af50 <npf_vpprintf+0x4a0>
      } break;
 800af4e:	bf00      	nop
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Compute the field width pad character
    if (fs.field_width_opt == NPF_FMT_SPEC_OPT_LITERAL) {
 800af50:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800af54:	2b01      	cmp	r3, #1
 800af56:	d124      	bne.n	800afa2 <npf_vpprintf+0x4f2>
      if (fs.leading_zero_pad) { // '0' flag is only legal with numeric types
 800af58:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d01d      	beq.n	800af9c <npf_vpprintf+0x4ec>
        if ((fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) &&
 800af60:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800af64:	2b02      	cmp	r3, #2
 800af66:	d01c      	beq.n	800afa2 <npf_vpprintf+0x4f2>
            (fs.conv_spec != NPF_FMT_SPEC_CONV_CHAR) &&
 800af68:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
        if ((fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) &&
 800af6c:	2b01      	cmp	r3, #1
 800af6e:	d018      	beq.n	800afa2 <npf_vpprintf+0x4f2>
            (fs.conv_spec != NPF_FMT_SPEC_CONV_PERCENT)) {
 800af70:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
            (fs.conv_spec != NPF_FMT_SPEC_CONV_CHAR) &&
 800af74:	2b00      	cmp	r3, #0
 800af76:	d014      	beq.n	800afa2 <npf_vpprintf+0x4f2>
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
          if ((fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec && zero) {
 800af78:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800af7c:	2b01      	cmp	r3, #1
 800af7e:	d109      	bne.n	800af94 <npf_vpprintf+0x4e4>
 800af80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af82:	2b00      	cmp	r3, #0
 800af84:	d106      	bne.n	800af94 <npf_vpprintf+0x4e4>
 800af86:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d003      	beq.n	800af94 <npf_vpprintf+0x4e4>
            pad_c = ' ';
 800af8c:	2320      	movs	r3, #32
 800af8e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800af92:	e006      	b.n	800afa2 <npf_vpprintf+0x4f2>
          } else
#endif
          { pad_c = '0'; }
 800af94:	2330      	movs	r3, #48	@ 0x30
 800af96:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800af9a:	e002      	b.n	800afa2 <npf_vpprintf+0x4f2>
        }
      } else { pad_c = ' '; }
 800af9c:	2320      	movs	r3, #32
 800af9e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    }
#endif

    // Compute the number of bytes to truncate or '0'-pad.
    if (fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) {
 800afa2:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800afa6:	2b02      	cmp	r3, #2
 800afa8:	d014      	beq.n	800afd4 <npf_vpprintf+0x524>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      if (!inf_or_nan) { // float precision is after the decimal point
 800afaa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afac:	2b00      	cmp	r3, #0
 800afae:	d111      	bne.n	800afd4 <npf_vpprintf+0x524>
        int const prec_start =
          (fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) ? frac_chars : cbuf_len;
 800afb0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800afb4:	2b08      	cmp	r3, #8
 800afb6:	d101      	bne.n	800afbc <npf_vpprintf+0x50c>
 800afb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afba:	e001      	b.n	800afc0 <npf_vpprintf+0x510>
 800afbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
        int const prec_start =
 800afc0:	657b      	str	r3, [r7, #84]	@ 0x54
        prec_pad = npf_max(0, fs.prec - prec_start);
 800afc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800afc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afc6:	1ad3      	subs	r3, r2, r3
 800afc8:	4619      	mov	r1, r3
 800afca:	2000      	movs	r0, #0
 800afcc:	f7fe ffde 	bl	8009f8c <npf_max>
 800afd0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
#endif
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Given the full converted length, how many pad bytes?
    field_pad = fs.field_width - cbuf_len - !!sign_c;
 800afd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800afda:	1ad3      	subs	r3, r2, r3
 800afdc:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 800afe0:	2a00      	cmp	r2, #0
 800afe2:	bf14      	ite	ne
 800afe4:	2201      	movne	r2, #1
 800afe6:	2200      	moveq	r2, #0
 800afe8:	b2d2      	uxtb	r2, r2
 800afea:	1a9b      	subs	r3, r3, r2
 800afec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (need_0x) { field_pad -= 2; }
 800aff0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d004      	beq.n	800b002 <npf_vpprintf+0x552>
 800aff8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800affc:	3b02      	subs	r3, #2
 800affe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    if ((fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) && !fs.prec && !fs.alt_form) {
 800b002:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800b006:	2b08      	cmp	r3, #8
 800b008:	d10b      	bne.n	800b022 <npf_vpprintf+0x572>
 800b00a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d108      	bne.n	800b022 <npf_vpprintf+0x572>
 800b010:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800b014:	2b00      	cmp	r3, #0
 800b016:	d104      	bne.n	800b022 <npf_vpprintf+0x572>
      ++field_pad; // 0-pad, no decimal point.
 800b018:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b01c:	3301      	adds	r3, #1
 800b01e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    field_pad -= prec_pad;
 800b022:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b026:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b02a:	1ad3      	subs	r3, r2, r3
 800b02c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
#endif
    field_pad = npf_max(0, field_pad);
 800b030:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800b034:	2000      	movs	r0, #0
 800b036:	f7fe ffa9 	bl	8009f8c <npf_max>
 800b03a:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
#endif // NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Apply right-justified field width if requested
    if (!fs.left_justified && pad_c) { // If leading zeros pad, sign goes first.
 800b03e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800b042:	2b00      	cmp	r3, #0
 800b044:	d14d      	bne.n	800b0e2 <npf_vpprintf+0x632>
 800b046:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d049      	beq.n	800b0e2 <npf_vpprintf+0x632>
      if (pad_c == '0') {
 800b04e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800b052:	2b30      	cmp	r3, #48	@ 0x30
 800b054:	d128      	bne.n	800b0a8 <npf_vpprintf+0x5f8>
        if (sign_c) { NPF_PUTC(sign_c); sign_c = 0; }
 800b056:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d00a      	beq.n	800b074 <npf_vpprintf+0x5c4>
 800b05e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800b062:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b066:	4611      	mov	r1, r2
 800b068:	4618      	mov	r0, r3
 800b06a:	f7ff fd0a 	bl	800aa82 <npf_putc_cnt>
 800b06e:	2300      	movs	r3, #0
 800b070:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        // Pad byte is '0', write '0x' before '0' pad chars.
        if (need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 800b074:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d015      	beq.n	800b0a8 <npf_vpprintf+0x5f8>
 800b07c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b080:	4619      	mov	r1, r3
 800b082:	2030      	movs	r0, #48	@ 0x30
 800b084:	f7ff fcfd 	bl	800aa82 <npf_putc_cnt>
 800b088:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b08c:	4619      	mov	r1, r3
 800b08e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800b092:	f7ff fcf6 	bl	800aa82 <npf_putc_cnt>
      }
      while (field_pad-- > 0) { NPF_PUTC(pad_c); }
 800b096:	e007      	b.n	800b0a8 <npf_vpprintf+0x5f8>
 800b098:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800b09c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b0a0:	4611      	mov	r1, r2
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	f7ff fced 	bl	800aa82 <npf_putc_cnt>
 800b0a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b0ac:	1e5a      	subs	r2, r3, #1
 800b0ae:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	dcf0      	bgt.n	800b098 <npf_vpprintf+0x5e8>
      // Pad byte is ' ', write '0x' after ' ' pad chars but before number.
      if ((pad_c != '0') && need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 800b0b6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800b0ba:	2b30      	cmp	r3, #48	@ 0x30
 800b0bc:	d023      	beq.n	800b106 <npf_vpprintf+0x656>
 800b0be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d01f      	beq.n	800b106 <npf_vpprintf+0x656>
 800b0c6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b0ca:	4619      	mov	r1, r3
 800b0cc:	2030      	movs	r0, #48	@ 0x30
 800b0ce:	f7ff fcd8 	bl	800aa82 <npf_putc_cnt>
 800b0d2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b0d6:	4619      	mov	r1, r3
 800b0d8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800b0dc:	f7ff fcd1 	bl	800aa82 <npf_putc_cnt>
 800b0e0:	e011      	b.n	800b106 <npf_vpprintf+0x656>
    } else
#endif
    { if (need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); } } // no pad, '0x' requested.
 800b0e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d00e      	beq.n	800b108 <npf_vpprintf+0x658>
 800b0ea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	2030      	movs	r0, #48	@ 0x30
 800b0f2:	f7ff fcc6 	bl	800aa82 <npf_putc_cnt>
 800b0f6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800b100:	f7ff fcbf 	bl	800aa82 <npf_putc_cnt>
 800b104:	e000      	b.n	800b108 <npf_vpprintf+0x658>
      if ((pad_c != '0') && need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 800b106:	bf00      	nop

    // Write the converted payload
    if (fs.conv_spec == NPF_FMT_SPEC_CONV_STRING) {
 800b108:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	d117      	bne.n	800b140 <npf_vpprintf+0x690>
      for (int i = 0; i < cbuf_len; ++i) { NPF_PUTC(cbuf[i]); }
 800b110:	2300      	movs	r3, #0
 800b112:	667b      	str	r3, [r7, #100]	@ 0x64
 800b114:	e00e      	b.n	800b134 <npf_vpprintf+0x684>
 800b116:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b118:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b11c:	4413      	add	r3, r2
 800b11e:	781b      	ldrb	r3, [r3, #0]
 800b120:	461a      	mov	r2, r3
 800b122:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b126:	4619      	mov	r1, r3
 800b128:	4610      	mov	r0, r2
 800b12a:	f7ff fcaa 	bl	800aa82 <npf_putc_cnt>
 800b12e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b130:	3301      	adds	r3, #1
 800b132:	667b      	str	r3, [r7, #100]	@ 0x64
 800b134:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b136:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b13a:	429a      	cmp	r2, r3
 800b13c:	dbeb      	blt.n	800b116 <npf_vpprintf+0x666>
 800b13e:	e059      	b.n	800b1f4 <npf_vpprintf+0x744>
    } else {
      if (sign_c) { NPF_PUTC(sign_c); }
 800b140:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800b144:	2b00      	cmp	r3, #0
 800b146:	d007      	beq.n	800b158 <npf_vpprintf+0x6a8>
 800b148:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800b14c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b150:	4611      	mov	r1, r2
 800b152:	4618      	mov	r0, r3
 800b154:	f7ff fc95 	bl	800aa82 <npf_putc_cnt>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      if (fs.conv_spec != NPF_FMT_SPEC_CONV_FLOAT_DEC) {
 800b158:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800b15c:	2b08      	cmp	r3, #8
 800b15e:	d00e      	beq.n	800b17e <npf_vpprintf+0x6ce>
#endif

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
        while (prec_pad-- > 0) { NPF_PUTC('0'); } // int precision leads.
 800b160:	e005      	b.n	800b16e <npf_vpprintf+0x6be>
 800b162:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b166:	4619      	mov	r1, r3
 800b168:	2030      	movs	r0, #48	@ 0x30
 800b16a:	f7ff fc8a 	bl	800aa82 <npf_putc_cnt>
 800b16e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b172:	1e5a      	subs	r2, r3, #1
 800b174:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b178:	2b00      	cmp	r3, #0
 800b17a:	dcf2      	bgt.n	800b162 <npf_vpprintf+0x6b2>
 800b17c:	e01e      	b.n	800b1bc <npf_vpprintf+0x70c>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      } else {
        // if 0 precision, skip the fractional part and '.'
        // if 0 prec + alternative form, keep the '.'
        if (!fs.prec && !fs.alt_form) { ++cbuf; --cbuf_len; }
 800b17e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b180:	2b00      	cmp	r3, #0
 800b182:	d11b      	bne.n	800b1bc <npf_vpprintf+0x70c>
 800b184:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d117      	bne.n	800b1bc <npf_vpprintf+0x70c>
 800b18c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b190:	3301      	adds	r3, #1
 800b192:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b196:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b19a:	3b01      	subs	r3, #1
 800b19c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
#if NANOPRINTF_USE_BINARY_FORMAT_SPECIFIERS == 1
      if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) {
        while (cbuf_len) { NPF_PUTC('0' + ((u.binval >> --cbuf_len) & 1)); }
      } else
#endif
      { while (cbuf_len-- > 0) { NPF_PUTC(cbuf[cbuf_len]); } } // payload is reversed
 800b1a0:	e00c      	b.n	800b1bc <npf_vpprintf+0x70c>
 800b1a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b1a6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b1aa:	4413      	add	r3, r2
 800b1ac:	781b      	ldrb	r3, [r3, #0]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	4610      	mov	r0, r2
 800b1b8:	f7ff fc63 	bl	800aa82 <npf_putc_cnt>
 800b1bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b1c0:	1e5a      	subs	r2, r3, #1
 800b1c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	dceb      	bgt.n	800b1a2 <npf_vpprintf+0x6f2>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      // real precision comes after the number.
      if ((fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) && !inf_or_nan) {
 800b1ca:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800b1ce:	2b08      	cmp	r3, #8
 800b1d0:	d110      	bne.n	800b1f4 <npf_vpprintf+0x744>
 800b1d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d10d      	bne.n	800b1f4 <npf_vpprintf+0x744>
        while (prec_pad-- > 0) { NPF_PUTC('0'); }
 800b1d8:	e005      	b.n	800b1e6 <npf_vpprintf+0x736>
 800b1da:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b1de:	4619      	mov	r1, r3
 800b1e0:	2030      	movs	r0, #48	@ 0x30
 800b1e2:	f7ff fc4e 	bl	800aa82 <npf_putc_cnt>
 800b1e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b1ea:	1e5a      	subs	r2, r3, #1
 800b1ec:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	dcf2      	bgt.n	800b1da <npf_vpprintf+0x72a>
      }
#endif
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    if (fs.left_justified && pad_c) { // Apply left-justified field width
 800b1f4:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d013      	beq.n	800b224 <npf_vpprintf+0x774>
 800b1fc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800b200:	2b00      	cmp	r3, #0
 800b202:	d00f      	beq.n	800b224 <npf_vpprintf+0x774>
      while (field_pad-- > 0) { NPF_PUTC(pad_c); }
 800b204:	e007      	b.n	800b216 <npf_vpprintf+0x766>
 800b206:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800b20a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b20e:	4611      	mov	r1, r2
 800b210:	4618      	mov	r0, r3
 800b212:	f7ff fc36 	bl	800aa82 <npf_putc_cnt>
 800b216:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b21a:	1e5a      	subs	r2, r3, #1
 800b21c:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800b220:	2b00      	cmp	r3, #0
 800b222:	dcf0      	bgt.n	800b206 <npf_vpprintf+0x756>
  while (*cur) {
 800b224:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b228:	781b      	ldrb	r3, [r3, #0]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	f47f ac51 	bne.w	800aad2 <npf_vpprintf+0x22>
    }
#endif
  }

  return pc_cnt.n;
 800b230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b232:	4618      	mov	r0, r3
 800b234:	37a0      	adds	r7, #160	@ 0xa0
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}
 800b23a:	bf00      	nop

0800b23c <npf_snprintf>:
  int const rv = npf_vpprintf(pc, pc_ctx, format, val);
  va_end(val);
  return rv;
}

int npf_snprintf(char *buffer, size_t bufsz, const char *format, ...) {
 800b23c:	b40c      	push	{r2, r3}
 800b23e:	b580      	push	{r7, lr}
 800b240:	b084      	sub	sp, #16
 800b242:	af00      	add	r7, sp, #0
 800b244:	6078      	str	r0, [r7, #4]
 800b246:	6039      	str	r1, [r7, #0]
  va_list val;
  va_start(val, format);
 800b248:	f107 031c 	add.w	r3, r7, #28
 800b24c:	60bb      	str	r3, [r7, #8]
  int const rv = npf_vsnprintf(buffer, bufsz, format, val);
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	69ba      	ldr	r2, [r7, #24]
 800b252:	6839      	ldr	r1, [r7, #0]
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f000 f809 	bl	800b26c <npf_vsnprintf>
 800b25a:	60f8      	str	r0, [r7, #12]
  va_end(val);
  return rv;
 800b25c:	68fb      	ldr	r3, [r7, #12]
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3710      	adds	r7, #16
 800b262:	46bd      	mov	sp, r7
 800b264:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b268:	b002      	add	sp, #8
 800b26a:	4770      	bx	lr

0800b26c <npf_vsnprintf>:

int npf_vsnprintf(char *buffer, size_t bufsz, char const *format, va_list vlist) {
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b08a      	sub	sp, #40	@ 0x28
 800b270:	af00      	add	r7, sp, #0
 800b272:	60f8      	str	r0, [r7, #12]
 800b274:	60b9      	str	r1, [r7, #8]
 800b276:	607a      	str	r2, [r7, #4]
 800b278:	603b      	str	r3, [r7, #0]
  npf_bufputc_ctx_t bufputc_ctx;
  bufputc_ctx.dst = buffer;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	617b      	str	r3, [r7, #20]
  bufputc_ctx.len = bufsz;
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	61bb      	str	r3, [r7, #24]
  bufputc_ctx.cur = 0;
 800b282:	2300      	movs	r3, #0
 800b284:	61fb      	str	r3, [r7, #28]

  npf_putc const pc = buffer ? npf_bufputc : npf_bufputc_nop;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d001      	beq.n	800b290 <npf_vsnprintf+0x24>
 800b28c:	4b0b      	ldr	r3, [pc, #44]	@ (800b2bc <npf_vsnprintf+0x50>)
 800b28e:	e000      	b.n	800b292 <npf_vsnprintf+0x26>
 800b290:	4b0b      	ldr	r3, [pc, #44]	@ (800b2c0 <npf_vsnprintf+0x54>)
 800b292:	627b      	str	r3, [r7, #36]	@ 0x24
  int const n = npf_vpprintf(pc, &bufputc_ctx, format, vlist);
 800b294:	f107 0114 	add.w	r1, r7, #20
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	687a      	ldr	r2, [r7, #4]
 800b29c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b29e:	f7ff fc07 	bl	800aab0 <npf_vpprintf>
 800b2a2:	6238      	str	r0, [r7, #32]
  pc('\0', &bufputc_ctx);
 800b2a4:	f107 0214 	add.w	r2, r7, #20
 800b2a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2aa:	4611      	mov	r1, r2
 800b2ac:	2000      	movs	r0, #0
 800b2ae:	4798      	blx	r3
  if (bufsz && (n >= (int)bufsz)) { buffer[0] = '\0'; }
#elif defined(NANOPRINTF_SNPRINTF_SAFE_TRIM_STRING_ON_OVERFLOW)
  if (bufsz && (n >= (int)bufsz)) { buffer[bufsz - 1] = '\0'; }
#endif

  return n;
 800b2b0:	6a3b      	ldr	r3, [r7, #32]
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3728      	adds	r7, #40	@ 0x28
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop
 800b2bc:	0800aa31 	.word	0x0800aa31
 800b2c0:	0800aa6d 	.word	0x0800aa6d

0800b2c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b082      	sub	sp, #8
 800b2c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b2ca:	f00d f9ff 	bl	80186cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b2ce:	f000 f85f 	bl	800b390 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 800b2d2:	f000 f8ad 	bl	800b430 <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b2d6:	f7fe f915 	bl	8009504 <MX_GPIO_Init>
  MX_I2C3_Init();
 800b2da:	f7fe fa27 	bl	800972c <MX_I2C3_Init>
  MX_SPI1_Init();
 800b2de:	f000 f9db 	bl	800b698 <MX_SPI1_Init>
  MX_SPI3_Init();
 800b2e2:	f000 fa43 	bl	800b76c <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800b2e6:	f000 fe3f 	bl	800bf68 <MX_USART1_UART_Init>
  MX_ICACHE_Init();
 800b2ea:	f7fe facd 	bl	8009888 <MX_ICACHE_Init>
  MX_LPTIM1_Init();
 800b2ee:	f7fe fd6b 	bl	8009dc8 <MX_LPTIM1_Init>
  MX_LPTIM2_Init();
 800b2f2:	f7fe fd9b 	bl	8009e2c <MX_LPTIM2_Init>
  MX_ADC4_Init();
 800b2f6:	f7fe f807 	bl	8009308 <MX_ADC4_Init>
  MX_TIM2_Init();
 800b2fa:	f000 fdc7 	bl	800be8c <MX_TIM2_Init>
  MX_IWDG_Init();
 800b2fe:	f7fe fd3d 	bl	8009d7c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  //USART1->CR1 &= (0x0000); // Set OVER16 bit 0x00008000
#if PRINTF_APP_MAIN
  waitToPrint();
 800b302:	f000 f8a1 	bl	800b448 <waitToPrint>
#if SENSOR_HOST
  npf_snprintf(uart_buf, 200, "%u [main] Sensor HOST version %u.%u.\r\n",(unsigned int) HAL_GetTick(),(unsigned int) VERSION,(unsigned int) SUBVERSION);
#else
#if PLANTSENSOR
  npf_snprintf(uart_buf, 200, "%u [main] Plant Sensor version %u.%u.\r\n",(unsigned int) HAL_GetTick(),(unsigned int) VERSION,(unsigned int) SUBVERSION);
 800b306:	f00d fa7f 	bl	8018808 <HAL_GetTick>
 800b30a:	4602      	mov	r2, r0
 800b30c:	460b      	mov	r3, r1
 800b30e:	2302      	movs	r3, #2
 800b310:	9301      	str	r3, [sp, #4]
 800b312:	2301      	movs	r3, #1
 800b314:	9300      	str	r3, [sp, #0]
 800b316:	4613      	mov	r3, r2
 800b318:	4a18      	ldr	r2, [pc, #96]	@ (800b37c <main+0xb8>)
 800b31a:	21c8      	movs	r1, #200	@ 0xc8
 800b31c:	4818      	ldr	r0, [pc, #96]	@ (800b380 <main+0xbc>)
 800b31e:	f7ff ff8d 	bl	800b23c <npf_snprintf>
#else
  npf_snprintf(uart_buf, 200, "%u [main] Sensor NODE version %u.%u.\r\n",(unsigned int) HAL_GetTick(),(unsigned int) VERSION,(unsigned int) SUBVERSION);
#endif //PLANTSENSOR
#endif // SENSOR_HOST
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, sizeof(uart_buf), 100);
 800b322:	2364      	movs	r3, #100	@ 0x64
 800b324:	22c8      	movs	r2, #200	@ 0xc8
 800b326:	4916      	ldr	r1, [pc, #88]	@ (800b380 <main+0xbc>)
 800b328:	4816      	ldr	r0, [pc, #88]	@ (800b384 <main+0xc0>)
 800b32a:	f012 fca9 	bl	801dc80 <HAL_UART_Transmit>
#if PCF2131USED
  npf_snprintf(uart_buf, 200, "%u [main] External RTC is used.\r\n",(unsigned int) HAL_GetTick());
#else
  npf_snprintf(uart_buf, 200, "%u [main] No external RTC is used.\r\n",(unsigned int) HAL_GetTick());
 800b32e:	f00d fa6b 	bl	8018808 <HAL_GetTick>
 800b332:	4602      	mov	r2, r0
 800b334:	460b      	mov	r3, r1
 800b336:	4613      	mov	r3, r2
 800b338:	4a13      	ldr	r2, [pc, #76]	@ (800b388 <main+0xc4>)
 800b33a:	21c8      	movs	r1, #200	@ 0xc8
 800b33c:	4810      	ldr	r0, [pc, #64]	@ (800b380 <main+0xbc>)
 800b33e:	f7ff ff7d 	bl	800b23c <npf_snprintf>
#endif // PCF2131USED
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, sizeof(uart_buf), 100);
 800b342:	2364      	movs	r3, #100	@ 0x64
 800b344:	22c8      	movs	r2, #200	@ 0xc8
 800b346:	490e      	ldr	r1, [pc, #56]	@ (800b380 <main+0xbc>)
 800b348:	480e      	ldr	r0, [pc, #56]	@ (800b384 <main+0xc0>)
 800b34a:	f012 fc99 	bl	801dc80 <HAL_UART_Transmit>
#if PCF2131I2C
  npf_snprintf(uart_buf, 200, "%u [main] RTC works with I2C.\r\n",(unsigned int) HAL_GetTick());
#else
  npf_snprintf(uart_buf, 200, "%u [main] RTC works with SPI.\r\n",(unsigned int) HAL_GetTick());
 800b34e:	f00d fa5b 	bl	8018808 <HAL_GetTick>
 800b352:	4602      	mov	r2, r0
 800b354:	460b      	mov	r3, r1
 800b356:	4613      	mov	r3, r2
 800b358:	4a0c      	ldr	r2, [pc, #48]	@ (800b38c <main+0xc8>)
 800b35a:	21c8      	movs	r1, #200	@ 0xc8
 800b35c:	4808      	ldr	r0, [pc, #32]	@ (800b380 <main+0xbc>)
 800b35e:	f7ff ff6d 	bl	800b23c <npf_snprintf>
#endif // PCF2131I2C
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, sizeof(uart_buf), 100);
 800b362:	2364      	movs	r3, #100	@ 0x64
 800b364:	22c8      	movs	r2, #200	@ 0xc8
 800b366:	4906      	ldr	r1, [pc, #24]	@ (800b380 <main+0xbc>)
 800b368:	4806      	ldr	r0, [pc, #24]	@ (800b384 <main+0xc0>)
 800b36a:	f012 fc89 	bl	801dc80 <HAL_UART_Transmit>

  /* Init scheduler */
//  osKernelInitialize();

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800b36e:	f7fe f8ad 	bl	80094cc <MX_FREERTOS_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  vTaskStartScheduler();
 800b372:	f015 fcc7 	bl	8020d04 <vTaskStartScheduler>
  while (1)
 800b376:	bf00      	nop
 800b378:	e7fd      	b.n	800b376 <main+0xb2>
 800b37a:	bf00      	nop
 800b37c:	08028468 	.word	0x08028468
 800b380:	200011d8 	.word	0x200011d8
 800b384:	20001a80 	.word	0x20001a80
 800b388:	08028490 	.word	0x08028490
 800b38c:	080284b8 	.word	0x080284b8

0800b390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b098      	sub	sp, #96	@ 0x60
 800b394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b396:	f107 0320 	add.w	r3, r7, #32
 800b39a:	2240      	movs	r2, #64	@ 0x40
 800b39c:	2100      	movs	r1, #0
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f018 fb8c 	bl	8023abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b3a4:	463b      	mov	r3, r7
 800b3a6:	2220      	movs	r2, #32
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	f018 fb86 	bl	8023abc <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 800b3b0:	2000      	movs	r0, #0
 800b3b2:	f00f fd9d 	bl	801aef0 <HAL_PWREx_ControlVoltageScaling>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d001      	beq.n	800b3c0 <SystemClock_Config+0x30>
  {
    Error_Handler();
 800b3bc:	f000 f94c 	bl	800b658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800b3c0:	2309      	movs	r3, #9
 800b3c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800b3c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b3c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEDiv = RCC_HSE_DIV2;
 800b3ca:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b3ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI1_ON;
 800b3d0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800b3d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV128;
 800b3d6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b3da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b3e0:	f107 0320 	add.w	r3, r7, #32
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f00f fde1 	bl	801afac <HAL_RCC_OscConfig>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d001      	beq.n	800b3f4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800b3f0:	f000 f932 	bl	800b658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b3f4:	233f      	movs	r3, #63	@ 0x3f
 800b3f6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK7|RCC_CLOCKTYPE_HCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800b3f8:	2302      	movs	r3, #2
 800b3fa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800b400:	2300      	movs	r3, #0
 800b402:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b404:	2300      	movs	r3, #0
 800b406:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB7CLKDivider = RCC_HCLK_DIV1;
 800b408:	2300      	movs	r3, #0
 800b40a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHB5_PLL1_CLKDivider = RCC_SYSCLK_PLL1_DIV1;
 800b40c:	2300      	movs	r3, #0
 800b40e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHB5_HSEHSI_CLKDivider = RCC_SYSCLK_HSEHSI_DIV2;
 800b410:	2310      	movs	r3, #16
 800b412:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800b414:	463b      	mov	r3, r7
 800b416:	2101      	movs	r1, #1
 800b418:	4618      	mov	r0, r3
 800b41a:	f010 fbcf 	bl	801bbbc <HAL_RCC_ClockConfig>
 800b41e:	4603      	mov	r3, r0
 800b420:	2b00      	cmp	r3, #0
 800b422:	d001      	beq.n	800b428 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800b424:	f000 f918 	bl	800b658 <Error_Handler>
  }
}
 800b428:	bf00      	nop
 800b42a:	3760      	adds	r7, #96	@ 0x60
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	af00      	add	r7, sp, #0
  /* WKUP_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(WKUP_IRQn, 3, 0);
 800b434:	2200      	movs	r2, #0
 800b436:	2103      	movs	r1, #3
 800b438:	2043      	movs	r0, #67	@ 0x43
 800b43a:	f00e fac3 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(WKUP_IRQn);
 800b43e:	2043      	movs	r0, #67	@ 0x43
 800b440:	f00e fadd 	bl	80199fe <HAL_NVIC_EnableIRQ>
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800b444:	bf00      	nop
 800b446:	bd80      	pop	{r7, pc}

0800b448 <waitToPrint>:

/* USER CODE BEGIN 4 */
void waitToPrint(void)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	af00      	add	r7, sp, #0
#if	STM32WBAUSED
  while (huart1InUse)
 800b44c:	e005      	b.n	800b45a <waitToPrint+0x12>
  {
    vTaskDelay(4);
 800b44e:	f04f 0004 	mov.w	r0, #4
 800b452:	f04f 0100 	mov.w	r1, #0
 800b456:	f015 fbb9 	bl	8020bcc <vTaskDelay>
  while (huart1InUse)
 800b45a:	4b03      	ldr	r3, [pc, #12]	@ (800b468 <waitToPrint+0x20>)
 800b45c:	781b      	ldrb	r3, [r3, #0]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d1f5      	bne.n	800b44e <waitToPrint+0x6>
  while (huart2InUse)
  {
    osDelay(4);
  }
#endif
}
 800b462:	bf00      	nop
 800b464:	bf00      	nop
 800b466:	bd80      	pop	{r7, pc}
 800b468:	200012a3 	.word	0x200012a3

0800b46c <huart2print>:

void huart2print(char buf[], uint8_t length)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b082      	sub	sp, #8
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
 800b474:	460b      	mov	r3, r1
 800b476:	70fb      	strb	r3, [r7, #3]
#if	STM32WBAUSED
  huart1InUse = 1;
 800b478:	4b0b      	ldr	r3, [pc, #44]	@ (800b4a8 <huart2print+0x3c>)
 800b47a:	2201      	movs	r2, #1
 800b47c:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, length, 100);
 800b47e:	78fb      	ldrb	r3, [r7, #3]
 800b480:	b29a      	uxth	r2, r3
 800b482:	2364      	movs	r3, #100	@ 0x64
 800b484:	6879      	ldr	r1, [r7, #4]
 800b486:	4809      	ldr	r0, [pc, #36]	@ (800b4ac <huart2print+0x40>)
 800b488:	f012 fbfa 	bl	801dc80 <HAL_UART_Transmit>
  vTaskDelay(2);
 800b48c:	f04f 0002 	mov.w	r0, #2
 800b490:	f04f 0100 	mov.w	r1, #0
 800b494:	f015 fb9a 	bl	8020bcc <vTaskDelay>
  huart1InUse = 0;
 800b498:	4b03      	ldr	r3, [pc, #12]	@ (800b4a8 <huart2print+0x3c>)
 800b49a:	2200      	movs	r2, #0
 800b49c:	701a      	strb	r2, [r3, #0]
  huart2InUse = 1;
  HAL_UART_Transmit(&huart2, (uint8_t *)buf, length, 100);
  oskDelay(2);
  huart2InUse = 0;
#endif
}
 800b49e:	bf00      	nop
 800b4a0:	3708      	adds	r7, #8
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
 800b4a6:	bf00      	nop
 800b4a8:	200012a3 	.word	0x200012a3
 800b4ac:	20001a80 	.word	0x20001a80

0800b4b0 <HAL_ADC_ConvCpltCallback>:
  * @note   This function is executed when the transfer complete interrupt
  *         is generated
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b082      	sub	sp, #8
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  /* Update status variable of ADC unitary conversion                     */
//  ubAdcGrpRegularUnitaryConvStatus = 1;
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800b4b8:	4b09      	ldr	r3, [pc, #36]	@ (800b4e0 <HAL_ADC_ConvCpltCallback+0x30>)
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d003      	beq.n	800b4c8 <HAL_ADC_ConvCpltCallback+0x18>
 800b4c0:	4b08      	ldr	r3, [pc, #32]	@ (800b4e4 <HAL_ADC_ConvCpltCallback+0x34>)
 800b4c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4c6:	601a      	str	r2, [r3, #0]
  xHigherPriorityTaskWoken = pdFALSE;
 800b4c8:	4b05      	ldr	r3, [pc, #20]	@ (800b4e0 <HAL_ADC_ConvCpltCallback+0x30>)
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	601a      	str	r2, [r3, #0]
  AdcNotifyFromISR(NOTIFICATION_FROM_ADC);
 800b4ce:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800b4d2:	f7f6 faaf 	bl	8001a34 <AdcNotifyFromISR>
}
 800b4d6:	bf00      	nop
 800b4d8:	3708      	adds	r7, #8
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}
 800b4de:	bf00      	nop
 800b4e0:	20001360 	.word	0x20001360
 800b4e4:	e000ed04 	.word	0xe000ed04

0800b4e8 <HAL_IWDG_EarlyWakeupCallback>:
  return microseconds_since_start;
//  return (uint64_t)(uwTick * 1000 + TIM2->CNT);
}

void HAL_IWDG_EarlyWakeupCallback(IWDG_HandleTypeDef *hiwdg)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b086      	sub	sp, #24
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
    dmpBiasFlash[48] = 0xDA;
 800b4f0:	4b0e      	ldr	r3, [pc, #56]	@ (800b52c <HAL_IWDG_EarlyWakeupCallback+0x44>)
 800b4f2:	22da      	movs	r2, #218	@ 0xda
 800b4f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dmpBiasFlash[49] = 0xDA;
 800b4f8:	4b0c      	ldr	r3, [pc, #48]	@ (800b52c <HAL_IWDG_EarlyWakeupCallback+0x44>)
 800b4fa:	22da      	movs	r2, #218	@ 0xda
 800b4fc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    FLASH_EraseInitTypeDef flashEraseData;
    flashEraseData.TypeErase = FLASH_TYPEERASE_PAGES;
 800b500:	2302      	movs	r3, #2
 800b502:	60bb      	str	r3, [r7, #8]
    flashEraseData.Page = 127;
 800b504:	237f      	movs	r3, #127	@ 0x7f
 800b506:	60fb      	str	r3, [r7, #12]
    flashEraseData.NbPages = 1;
 800b508:	2301      	movs	r3, #1
 800b50a:	613b      	str	r3, [r7, #16]
    uint32_t flashErasePageError = 0;
 800b50c:	2300      	movs	r3, #0
 800b50e:	617b      	str	r3, [r7, #20]
    // write value(s) to this location:
    HAL_FLASH_Unlock();
 800b510:	f00e fb48 	bl	8019ba4 <HAL_FLASH_Unlock>
//    HAL_FLASHEx_Erase(&flashEraseData, &flashErasePageError);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 0x080FE030, (uint32_t) &dmpBiasFlash[48]); // QUADWORD = 16 bytes
 800b514:	4b06      	ldr	r3, [pc, #24]	@ (800b530 <HAL_IWDG_EarlyWakeupCallback+0x48>)
 800b516:	461a      	mov	r2, r3
 800b518:	4906      	ldr	r1, [pc, #24]	@ (800b534 <HAL_IWDG_EarlyWakeupCallback+0x4c>)
 800b51a:	2001      	movs	r0, #1
 800b51c:	f00e faf8 	bl	8019b10 <HAL_FLASH_Program>
                                                                                             // &dmpBiasFlash[48] needs to start at the beginning of a new UINT32_t!!!
    HAL_FLASH_Lock();
 800b520:	f00e fb62 	bl	8019be8 <HAL_FLASH_Lock>
//      waitToPrint();
//      npf_snprintf(uart_buf, 200, "%u [main] IWDG active, shut down.\r\n", (unsigned int) xTaskGetTickCount());
//      huart2print(uart_buf, strlen(uart_buf));


}
 800b524:	bf00      	nop
 800b526:	3718      	adds	r7, #24
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}
 800b52c:	200012f8 	.word	0x200012f8
 800b530:	20001328 	.word	0x20001328
 800b534:	080fe030 	.word	0x080fe030

0800b538 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t n)
{// only RTC_PPS_Pin has falling callback, no need to check...
 800b538:	b580      	push	{r7, lr}
 800b53a:	b082      	sub	sp, #8
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	4603      	mov	r3, r0
 800b540:	80fb      	strh	r3, [r7, #6]


//  __disable_irq();


  subTickCounterTIM2 = TIM2->CNT; // number of counts during 1 RTCPPS to determine the mean value of the frequency during the last RTCPPS
 800b542:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b548:	4a12      	ldr	r2, [pc, #72]	@ (800b594 <HAL_GPIO_EXTI_Falling_Callback+0x5c>)
 800b54a:	6013      	str	r3, [r2, #0]
  TIM2->CNT = 0; // could be moved to hal_sync, to reset after 10PPS, not every RTCPPS
 800b54c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b550:	2200      	movs	r2, #0
 800b552:	625a      	str	r2, [r3, #36]	@ 0x24
  subTickCurrentValue = (uint32_t) SYSTICK_CURRENT_VALUE_REG;
 800b554:	4b10      	ldr	r3, [pc, #64]	@ (800b598 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	4a10      	ldr	r2, [pc, #64]	@ (800b59c <HAL_GPIO_EXTI_Falling_Callback+0x64>)
 800b55a:	6013      	str	r3, [r2, #0]
//  SYSTICK_CURRENT_VALUE_REG = 0; // to align the start of the SysTick with the start of a new RTCPPS
  tickCountRTCPPS = xTaskGetTickCountFromISR();
 800b55c:	f015 fd9a 	bl	8021094 <xTaskGetTickCountFromISR>
 800b560:	4602      	mov	r2, r0
 800b562:	460b      	mov	r3, r1
 800b564:	490e      	ldr	r1, [pc, #56]	@ (800b5a0 <HAL_GPIO_EXTI_Falling_Callback+0x68>)
 800b566:	e9c1 2300 	strd	r2, r3, [r1]
  sysTickCurrentValue = (double) (SYSTICK_LOAD_REG - subTickCurrentValue); // the sysTickCounter counts down!
 800b56a:	4b0e      	ldr	r3, [pc, #56]	@ (800b5a4 <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 800b56c:	681a      	ldr	r2, [r3, #0]
 800b56e:	4b0b      	ldr	r3, [pc, #44]	@ (800b59c <HAL_GPIO_EXTI_Falling_Callback+0x64>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	1ad3      	subs	r3, r2, r3
 800b574:	4618      	mov	r0, r3
 800b576:	f7f4 ff5d 	bl	8000434 <__aeabi_ui2d>
 800b57a:	4602      	mov	r2, r0
 800b57c:	460b      	mov	r3, r1
 800b57e:	490a      	ldr	r1, [pc, #40]	@ (800b5a8 <HAL_GPIO_EXTI_Falling_Callback+0x70>)
 800b580:	e9c1 2300 	strd	r2, r3, [r1]
//  epoch;
//  xSemaphoreGiveFromISR(timeStampIntMutex, &xHigherPriorityTaskWoken);
//  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
//  if (n == RTC_PPS_Pin)
//  { // RTC_NINTA_Pin is available for both HOST and NODE
    app_hal_sync_notify_fromISR(NOTIFICATION_FROM_RTC_PPS);
 800b584:	2008      	movs	r0, #8
 800b586:	f7f9 f909 	bl	800479c <app_hal_sync_notify_fromISR>
//      vTaskNotifyGiveFromISR(halSyncThreadHandler, &xHigherPriorityTaskWoken);
//      portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
//    }
//    app_rtc_notify_fromISR(NOTIFICATION_FROM_RTC_PPS_START_RTC);
//  }
}
 800b58a:	bf00      	nop
 800b58c:	3708      	adds	r7, #8
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	200012bc 	.word	0x200012bc
 800b598:	e000e018 	.word	0xe000e018
 800b59c:	200012b8 	.word	0x200012b8
 800b5a0:	200012e0 	.word	0x200012e0
 800b5a4:	e000e014 	.word	0xe000e014
 800b5a8:	200012e8 	.word	0x200012e8

0800b5ac <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t n)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b082      	sub	sp, #8
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	80fb      	strh	r3, [r7, #6]
//  UBaseType_t uxSavedInterruptState;
  xSemaphoreTakeFromISR(timeStampIntMutex, &xHigherPriorityTaskWoken);
 800b5b6:	4b22      	ldr	r3, [pc, #136]	@ (800b640 <HAL_GPIO_EXTI_Rising_Callback+0x94>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	4a22      	ldr	r2, [pc, #136]	@ (800b644 <HAL_GPIO_EXTI_Rising_Callback+0x98>)
 800b5bc:	2100      	movs	r1, #0
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f014 fecc 	bl	802035c <xQueueReceiveFromISR>
//  timeStampInt = xTaskGetTickCountFromISR();
//  timeStampInt = uwTick * 1000 + (uint64_t)TIM2->CNT;
//  timeStampInt = xTaskGetTickCountFromISR() * 1000 + (uint64_t)TIM2->CNT;
//  uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();

  sysTickCurrentTimeStamp = (double)(SYSTICK_CURRENT_VALUE_REG);
 800b5c4:	4b20      	ldr	r3, [pc, #128]	@ (800b648 <HAL_GPIO_EXTI_Rising_Callback+0x9c>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f7f4 ff33 	bl	8000434 <__aeabi_ui2d>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	491e      	ldr	r1, [pc, #120]	@ (800b64c <HAL_GPIO_EXTI_Rising_Callback+0xa0>)
 800b5d4:	e9c1 2300 	strd	r2, r3, [r1]
  timeStampInt = xTaskGetTickCountFromISR();
 800b5d8:	f015 fd5c 	bl	8021094 <xTaskGetTickCountFromISR>
 800b5dc:	4602      	mov	r2, r0
 800b5de:	460b      	mov	r3, r1
 800b5e0:	491b      	ldr	r1, [pc, #108]	@ (800b650 <HAL_GPIO_EXTI_Rising_Callback+0xa4>)
 800b5e2:	e9c1 2300 	strd	r2, r3, [r1]

//  portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );
  xSemaphoreGiveFromISR(timeStampIntMutex, &xHigherPriorityTaskWoken);
 800b5e6:	4b16      	ldr	r3, [pc, #88]	@ (800b640 <HAL_GPIO_EXTI_Rising_Callback+0x94>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	4916      	ldr	r1, [pc, #88]	@ (800b644 <HAL_GPIO_EXTI_Rising_Callback+0x98>)
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f014 fd7f 	bl	80200f0 <xQueueGiveFromISR>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800b5f2:	4b14      	ldr	r3, [pc, #80]	@ (800b644 <HAL_GPIO_EXTI_Rising_Callback+0x98>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d003      	beq.n	800b602 <HAL_GPIO_EXTI_Rising_Callback+0x56>
 800b5fa:	4b16      	ldr	r3, [pc, #88]	@ (800b654 <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 800b5fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b600:	601a      	str	r2, [r3, #0]
  //  xHigherPriorityTaskWoken = pdFALSE;
  if (n == INT1_ICM20948_Pin)
 800b602:	88fb      	ldrh	r3, [r7, #6]
 800b604:	2b20      	cmp	r3, #32
 800b606:	d103      	bne.n	800b610 <HAL_GPIO_EXTI_Rising_Callback+0x64>
  {
	// 20240616:
    //ImuNotifyFromISR(NOTIFICATION_FROM_IMU);
	GatewayNotifyFromISR(NOTIFICATION_FROM_IMU);
 800b608:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800b60c:	f7f9 f888 	bl	8004720 <GatewayNotifyFromISR>
////      portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
////    }
////    app_rtc_notify_fromISR(NOTIFICATION_FROM_RTC_PPS_START_RTC);
//  }
#endif // !IMUTEST
  if (n == DIO1_SX1280_Pin)
 800b610:	88fb      	ldrh	r3, [r7, #6]
 800b612:	2b02      	cmp	r3, #2
 800b614:	d102      	bne.n	800b61c <HAL_GPIO_EXTI_Rising_Callback+0x70>
  {
#if PLANTSENSOR
    GatewayNotifyFromISR(NOTIFICATION_FROM_DIO1);
 800b616:	2010      	movs	r0, #16
 800b618:	f7f9 f882 	bl	8004720 <GatewayNotifyFromISR>
#endif
    //    waitToPrint();
    //    npf_snprintf(uart_buf, 200, "%u [HAL_GPIO_EXTI_Callback] DIO1_SX1280_Pin interrupt occurred.\r\n",(unsigned int) xTaskGetTickCount());
    //    huart2print(uart_buf, strlen(uart_buf));
  }
  if (n == DIO2_SX1280_Pin)
 800b61c:	88fb      	ldrh	r3, [r7, #6]
 800b61e:	2b04      	cmp	r3, #4
 800b620:	d102      	bne.n	800b628 <HAL_GPIO_EXTI_Rising_Callback+0x7c>
  {
#if PLANTSENSOR
    GatewayNotifyFromISR(NOTIFICATION_FROM_DIO2);
 800b622:	2020      	movs	r0, #32
 800b624:	f7f9 f87c 	bl	8004720 <GatewayNotifyFromISR>
#endif
    //    waitToPrint();
    //    npf_snprintf(uart_buf, 200, "%u [HAL_GPIO_EXTI_Callback] DIO1_SX1280_Pin interrupt occurred.\r\n",(unsigned int) xTaskGetTickCount());
    //    huart2print(uart_buf, strlen(uart_buf));
  }
  if (n == BUSY_SX1280_Pin)
 800b628:	88fb      	ldrh	r3, [r7, #6]
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d103      	bne.n	800b636 <HAL_GPIO_EXTI_Rising_Callback+0x8a>
  {
    RadioAvailableNotifyFromISR(NOTIFICATION_FROM_RADIO_AVAILABLE);
 800b62e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b632:	f7fd fc09 	bl	8008e48 <RadioAvailableNotifyFromISR>
  }

}
 800b636:	bf00      	nop
 800b638:	3708      	adds	r7, #8
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}
 800b63e:	bf00      	nop
 800b640:	20001908 	.word	0x20001908
 800b644:	20001360 	.word	0x20001360
 800b648:	e000e018 	.word	0xe000e018
 800b64c:	200012f0 	.word	0x200012f0
 800b650:	200012a8 	.word	0x200012a8
 800b654:	e000ed04 	.word	0xe000ed04

0800b658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800b65c:	b672      	cpsid	i
}
 800b65e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  waitToPrint();
 800b660:	f7ff fef2 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [main] Error: entering Error handler infinite loop.\r\n",(unsigned int) xTaskGetTickCount());
 800b664:	f015 fd02 	bl	802106c <xTaskGetTickCount>
 800b668:	4602      	mov	r2, r0
 800b66a:	460b      	mov	r3, r1
 800b66c:	4613      	mov	r3, r2
 800b66e:	4a08      	ldr	r2, [pc, #32]	@ (800b690 <Error_Handler+0x38>)
 800b670:	21c8      	movs	r1, #200	@ 0xc8
 800b672:	4808      	ldr	r0, [pc, #32]	@ (800b694 <Error_Handler+0x3c>)
 800b674:	f7ff fde2 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800b678:	4806      	ldr	r0, [pc, #24]	@ (800b694 <Error_Handler+0x3c>)
 800b67a:	f7f4 fd91 	bl	80001a0 <strlen>
 800b67e:	4603      	mov	r3, r0
 800b680:	b2db      	uxtb	r3, r3
 800b682:	4619      	mov	r1, r3
 800b684:	4803      	ldr	r0, [pc, #12]	@ (800b694 <Error_Handler+0x3c>)
 800b686:	f7ff fef1 	bl	800b46c <huart2print>
  while (1)
 800b68a:	bf00      	nop
 800b68c:	e7fd      	b.n	800b68a <Error_Handler+0x32>
 800b68e:	bf00      	nop
 800b690:	080285e8 	.word	0x080285e8
 800b694:	200011d8 	.word	0x200011d8

0800b698 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800b69e:	1d3b      	adds	r3, r7, #4
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	601a      	str	r2, [r3, #0]
 800b6a4:	605a      	str	r2, [r3, #4]
 800b6a6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800b6a8:	4b2e      	ldr	r3, [pc, #184]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6aa:	4a2f      	ldr	r2, [pc, #188]	@ (800b768 <MX_SPI1_Init+0xd0>)
 800b6ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800b6ae:	4b2d      	ldr	r3, [pc, #180]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6b0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800b6b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800b6b6:	4b2b      	ldr	r3, [pc, #172]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800b6bc:	4b29      	ldr	r3, [pc, #164]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6be:	2207      	movs	r2, #7
 800b6c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b6c2:	4b28      	ldr	r3, [pc, #160]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b6c8:	4b26      	ldr	r3, [pc, #152]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800b6ce:	4b25      	ldr	r3, [pc, #148]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6d0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800b6d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800b6d6:	4b23      	ldr	r3, [pc, #140]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6d8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800b6dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b6de:	4b21      	ldr	r3, [pc, #132]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800b6e4:	4b1f      	ldr	r3, [pc, #124]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b6ea:	4b1e      	ldr	r3, [pc, #120]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 800b6f0:	4b1c      	ldr	r3, [pc, #112]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6f2:	2207      	movs	r2, #7
 800b6f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b6f6:	4b1b      	ldr	r3, [pc, #108]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b6f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b6fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800b6fe:	4b19      	ldr	r3, [pc, #100]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b700:	2200      	movs	r2, #0
 800b702:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800b704:	4b17      	ldr	r3, [pc, #92]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b706:	2200      	movs	r2, #0
 800b708:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800b70a:	4b16      	ldr	r3, [pc, #88]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b70c:	2200      	movs	r2, #0
 800b70e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800b710:	4b14      	ldr	r3, [pc, #80]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b712:	2200      	movs	r2, #0
 800b714:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800b716:	4b13      	ldr	r3, [pc, #76]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b718:	2200      	movs	r2, #0
 800b71a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800b71c:	4b11      	ldr	r3, [pc, #68]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b71e:	2200      	movs	r2, #0
 800b720:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800b722:	4b10      	ldr	r3, [pc, #64]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b724:	2200      	movs	r2, #0
 800b726:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800b728:	4b0e      	ldr	r3, [pc, #56]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b72a:	2200      	movs	r2, #0
 800b72c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800b72e:	4b0d      	ldr	r3, [pc, #52]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b730:	2200      	movs	r2, #0
 800b732:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800b734:	480b      	ldr	r0, [pc, #44]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b736:	f010 fe7d 	bl	801c434 <HAL_SPI_Init>
 800b73a:	4603      	mov	r3, r0
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d001      	beq.n	800b744 <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 800b740:	f7ff ff8a 	bl	800b658 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800b744:	2300      	movs	r3, #0
 800b746:	607b      	str	r3, [r7, #4]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800b748:	1d3b      	adds	r3, r7, #4
 800b74a:	4619      	mov	r1, r3
 800b74c:	4805      	ldr	r0, [pc, #20]	@ (800b764 <MX_SPI1_Init+0xcc>)
 800b74e:	f011 ff02 	bl	801d556 <HAL_SPIEx_SetConfigAutonomousMode>
 800b752:	4603      	mov	r3, r0
 800b754:	2b00      	cmp	r3, #0
 800b756:	d001      	beq.n	800b75c <MX_SPI1_Init+0xc4>
  {
    Error_Handler();
 800b758:	f7ff ff7e 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800b75c:	bf00      	nop
 800b75e:	3710      	adds	r7, #16
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}
 800b764:	20001910 	.word	0x20001910
 800b768:	40013000 	.word	0x40013000

0800b76c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b084      	sub	sp, #16
 800b770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800b772:	1d3b      	adds	r3, r7, #4
 800b774:	2200      	movs	r2, #0
 800b776:	601a      	str	r2, [r3, #0]
 800b778:	605a      	str	r2, [r3, #4]
 800b77a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800b77c:	4b2e      	ldr	r3, [pc, #184]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b77e:	4a2f      	ldr	r2, [pc, #188]	@ (800b83c <MX_SPI3_Init+0xd0>)
 800b780:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800b782:	4b2d      	ldr	r3, [pc, #180]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b784:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800b788:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800b78a:	4b2b      	ldr	r3, [pc, #172]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b78c:	2200      	movs	r2, #0
 800b78e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800b790:	4b29      	ldr	r3, [pc, #164]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b792:	2207      	movs	r2, #7
 800b794:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b796:	4b28      	ldr	r3, [pc, #160]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b798:	2200      	movs	r2, #0
 800b79a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b79c:	4b26      	ldr	r3, [pc, #152]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b79e:	2200      	movs	r2, #0
 800b7a0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800b7a2:	4b25      	ldr	r3, [pc, #148]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7a4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800b7a8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800b7aa:	4b23      	ldr	r3, [pc, #140]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7b0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b7b2:	4b21      	ldr	r3, [pc, #132]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800b7b8:	4b1f      	ldr	r3, [pc, #124]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b7be:	4b1e      	ldr	r3, [pc, #120]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x7;
 800b7c4:	4b1c      	ldr	r3, [pc, #112]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7c6:	2207      	movs	r2, #7
 800b7c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b7ca:	4b1b      	ldr	r3, [pc, #108]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b7d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800b7d2:	4b19      	ldr	r3, [pc, #100]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800b7d8:	4b17      	ldr	r3, [pc, #92]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7da:	2200      	movs	r2, #0
 800b7dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800b7de:	4b16      	ldr	r3, [pc, #88]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800b7e4:	4b14      	ldr	r3, [pc, #80]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800b7ea:	4b13      	ldr	r3, [pc, #76]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800b7f0:	4b11      	ldr	r3, [pc, #68]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800b7f6:	4b10      	ldr	r3, [pc, #64]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi3.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800b7fc:	4b0e      	ldr	r3, [pc, #56]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b7fe:	2200      	movs	r2, #0
 800b800:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi3.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800b802:	4b0d      	ldr	r3, [pc, #52]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b804:	2200      	movs	r2, #0
 800b806:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800b808:	480b      	ldr	r0, [pc, #44]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b80a:	f010 fe13 	bl	801c434 <HAL_SPI_Init>
 800b80e:	4603      	mov	r3, r0
 800b810:	2b00      	cmp	r3, #0
 800b812:	d001      	beq.n	800b818 <MX_SPI3_Init+0xac>
  {
    Error_Handler();
 800b814:	f7ff ff20 	bl	800b658 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800b818:	2300      	movs	r3, #0
 800b81a:	607b      	str	r3, [r7, #4]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi3, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800b81c:	1d3b      	adds	r3, r7, #4
 800b81e:	4619      	mov	r1, r3
 800b820:	4805      	ldr	r0, [pc, #20]	@ (800b838 <MX_SPI3_Init+0xcc>)
 800b822:	f011 fe98 	bl	801d556 <HAL_SPIEx_SetConfigAutonomousMode>
 800b826:	4603      	mov	r3, r0
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d001      	beq.n	800b830 <MX_SPI3_Init+0xc4>
  {
    Error_Handler();
 800b82c:	f7ff ff14 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800b830:	bf00      	nop
 800b832:	3710      	adds	r7, #16
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}
 800b838:	200019a0 	.word	0x200019a0
 800b83c:	46002000 	.word	0x46002000

0800b840 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b09e      	sub	sp, #120	@ 0x78
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b848:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800b84c:	2200      	movs	r2, #0
 800b84e:	601a      	str	r2, [r3, #0]
 800b850:	605a      	str	r2, [r3, #4]
 800b852:	609a      	str	r2, [r3, #8]
 800b854:	60da      	str	r2, [r3, #12]
 800b856:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b858:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b85c:	2240      	movs	r2, #64	@ 0x40
 800b85e:	2100      	movs	r1, #0
 800b860:	4618      	mov	r0, r3
 800b862:	f018 f92b 	bl	8023abc <memset>
  if(spiHandle->Instance==SPI1)
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	4a69      	ldr	r2, [pc, #420]	@ (800ba10 <HAL_SPI_MspInit+0x1d0>)
 800b86c:	4293      	cmp	r3, r2
 800b86e:	d168      	bne.n	800b942 <HAL_SPI_MspInit+0x102>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800b870:	2310      	movs	r3, #16
 800b872:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PCLK2;
 800b874:	2300      	movs	r3, #0
 800b876:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b878:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b87c:	4618      	mov	r0, r3
 800b87e:	f010 fbfd 	bl	801c07c <HAL_RCCEx_PeriphCLKConfig>
 800b882:	4603      	mov	r3, r0
 800b884:	2b00      	cmp	r3, #0
 800b886:	d001      	beq.n	800b88c <HAL_SPI_MspInit+0x4c>
    {
      Error_Handler();
 800b888:	f7ff fee6 	bl	800b658 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800b88c:	4b61      	ldr	r3, [pc, #388]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b88e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b892:	4a60      	ldr	r2, [pc, #384]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b894:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b898:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800b89c:	4b5d      	ldr	r3, [pc, #372]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b89e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b8a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b8a6:	623b      	str	r3, [r7, #32]
 800b8a8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b8aa:	4b5a      	ldr	r3, [pc, #360]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b8ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8b0:	4a58      	ldr	r2, [pc, #352]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b8b2:	f043 0302 	orr.w	r3, r3, #2
 800b8b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b8ba:	4b56      	ldr	r3, [pc, #344]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b8bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8c0:	f003 0302 	and.w	r3, r3, #2
 800b8c4:	61fb      	str	r3, [r7, #28]
 800b8c6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b8c8:	4b52      	ldr	r3, [pc, #328]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b8ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8ce:	4a51      	ldr	r2, [pc, #324]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b8d0:	f043 0301 	orr.w	r3, r3, #1
 800b8d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b8d8:	4b4e      	ldr	r3, [pc, #312]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b8da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8de:	f003 0301 	and.w	r3, r3, #1
 800b8e2:	61bb      	str	r3, [r7, #24]
 800b8e4:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PB4 (NJTRST)     ------> SPI1_SCK
    PB3 (JTDO/TRACESWO)     ------> SPI1_MISO
    PA15 (JTDI)     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 800b8e6:	2318      	movs	r3, #24
 800b8e8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b8ea:	2302      	movs	r3, #2
 800b8ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b8f2:	2302      	movs	r3, #2
 800b8f4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800b8f6:	2305      	movs	r3, #5
 800b8f8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b8fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800b8fe:	4619      	mov	r1, r3
 800b900:	4845      	ldr	r0, [pc, #276]	@ (800ba18 <HAL_SPI_MspInit+0x1d8>)
 800b902:	f00e faf1 	bl	8019ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800b906:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b90a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b90c:	2302      	movs	r3, #2
 800b90e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b910:	2300      	movs	r3, #0
 800b912:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b914:	2302      	movs	r3, #2
 800b916:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800b918:	2305      	movs	r3, #5
 800b91a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b91c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800b920:	4619      	mov	r1, r3
 800b922:	483e      	ldr	r0, [pc, #248]	@ (800ba1c <HAL_SPI_MspInit+0x1dc>)
 800b924:	f00e fae0 	bl	8019ee8 <HAL_GPIO_Init>

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB3);
 800b928:	4b3d      	ldr	r3, [pc, #244]	@ (800ba20 <HAL_SPI_MspInit+0x1e0>)
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	4a3c      	ldr	r2, [pc, #240]	@ (800ba20 <HAL_SPI_MspInit+0x1e0>)
 800b92e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b932:	6053      	str	r3, [r2, #4]

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PA15);
 800b934:	4b3a      	ldr	r3, [pc, #232]	@ (800ba20 <HAL_SPI_MspInit+0x1e0>)
 800b936:	685b      	ldr	r3, [r3, #4]
 800b938:	4a39      	ldr	r2, [pc, #228]	@ (800ba20 <HAL_SPI_MspInit+0x1e0>)
 800b93a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b93e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800b940:	e061      	b.n	800ba06 <HAL_SPI_MspInit+0x1c6>
  else if(spiHandle->Instance==SPI3)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	4a37      	ldr	r2, [pc, #220]	@ (800ba24 <HAL_SPI_MspInit+0x1e4>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d15c      	bne.n	800ba06 <HAL_SPI_MspInit+0x1c6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 800b94c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b950:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Spi3ClockSelection = RCC_SPI3CLKSOURCE_PCLK7;
 800b952:	2300      	movs	r3, #0
 800b954:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b956:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b95a:	4618      	mov	r0, r3
 800b95c:	f010 fb8e 	bl	801c07c <HAL_RCCEx_PeriphCLKConfig>
 800b960:	4603      	mov	r3, r0
 800b962:	2b00      	cmp	r3, #0
 800b964:	d001      	beq.n	800b96a <HAL_SPI_MspInit+0x12a>
      Error_Handler();
 800b966:	f7ff fe77 	bl	800b658 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800b96a:	4b2a      	ldr	r3, [pc, #168]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b96c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b970:	4a28      	ldr	r2, [pc, #160]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b972:	f043 0320 	orr.w	r3, r3, #32
 800b976:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800b97a:	4b26      	ldr	r3, [pc, #152]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b97c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b980:	f003 0320 	and.w	r3, r3, #32
 800b984:	617b      	str	r3, [r7, #20]
 800b986:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b988:	4b22      	ldr	r3, [pc, #136]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b98a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b98e:	4a21      	ldr	r2, [pc, #132]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b990:	f043 0301 	orr.w	r3, r3, #1
 800b994:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b998:	4b1e      	ldr	r3, [pc, #120]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b99a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b99e:	f003 0301 	and.w	r3, r3, #1
 800b9a2:	613b      	str	r3, [r7, #16]
 800b9a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b9a6:	4b1b      	ldr	r3, [pc, #108]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b9a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b9ac:	4a19      	ldr	r2, [pc, #100]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b9ae:	f043 0302 	orr.w	r3, r3, #2
 800b9b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b9b6:	4b17      	ldr	r3, [pc, #92]	@ (800ba14 <HAL_SPI_MspInit+0x1d4>)
 800b9b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b9bc:	f003 0302 	and.w	r3, r3, #2
 800b9c0:	60fb      	str	r3, [r7, #12]
 800b9c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9c8:	2302      	movs	r3, #2
 800b9ca:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800b9d4:	2306      	movs	r3, #6
 800b9d6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b9d8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800b9dc:	4619      	mov	r1, r3
 800b9de:	480f      	ldr	r0, [pc, #60]	@ (800ba1c <HAL_SPI_MspInit+0x1dc>)
 800b9e0:	f00e fa82 	bl	8019ee8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800b9e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800b9e8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9ea:	2302      	movs	r3, #2
 800b9ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800b9f6:	2306      	movs	r3, #6
 800b9f8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b9fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800b9fe:	4619      	mov	r1, r3
 800ba00:	4805      	ldr	r0, [pc, #20]	@ (800ba18 <HAL_SPI_MspInit+0x1d8>)
 800ba02:	f00e fa71 	bl	8019ee8 <HAL_GPIO_Init>
}
 800ba06:	bf00      	nop
 800ba08:	3778      	adds	r7, #120	@ 0x78
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	40013000 	.word	0x40013000
 800ba14:	46020c00 	.word	0x46020c00
 800ba18:	42020400 	.word	0x42020400
 800ba1c:	42020000 	.word	0x42020000
 800ba20:	46000400 	.word	0x46000400
 800ba24:	46002000 	.word	0x46002000

0800ba28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800ba2e:	4b14      	ldr	r3, [pc, #80]	@ (800ba80 <HAL_MspInit+0x58>)
 800ba30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ba34:	4a12      	ldr	r2, [pc, #72]	@ (800ba80 <HAL_MspInit+0x58>)
 800ba36:	f043 0304 	orr.w	r3, r3, #4
 800ba3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800ba3e:	4b10      	ldr	r3, [pc, #64]	@ (800ba80 <HAL_MspInit+0x58>)
 800ba40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ba44:	f003 0304 	and.w	r3, r3, #4
 800ba48:	607b      	str	r3, [r7, #4]
 800ba4a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	210f      	movs	r1, #15
 800ba50:	f06f 0001 	mvn.w	r0, #1
 800ba54:	f00d ffb6 	bl	80199c4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 800ba58:	2200      	movs	r2, #0
 800ba5a:	2105      	movs	r1, #5
 800ba5c:	2009      	movs	r0, #9
 800ba5e:	f00d ffb1 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800ba62:	2009      	movs	r0, #9
 800ba64:	f00d ffcb 	bl	80199fe <HAL_NVIC_EnableIRQ>
  /* IWDG_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(IWDG_IRQn, 3, 0);
 800ba68:	2200      	movs	r2, #0
 800ba6a:	2103      	movs	r1, #3
 800ba6c:	201b      	movs	r0, #27
 800ba6e:	f00d ffa9 	bl	80199c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(IWDG_IRQn);
 800ba72:	201b      	movs	r0, #27
 800ba74:	f00d ffc3 	bl	80199fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ba78:	bf00      	nop
 800ba7a:	3708      	adds	r7, #8
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	46020c00 	.word	0x46020c00

0800ba84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ba84:	b480      	push	{r7}
 800ba86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800ba88:	bf00      	nop
 800ba8a:	e7fd      	b.n	800ba88 <NMI_Handler+0x4>

0800ba8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ba8c:	b480      	push	{r7}
 800ba8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ba90:	bf00      	nop
 800ba92:	e7fd      	b.n	800ba90 <HardFault_Handler+0x4>

0800ba94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ba94:	b480      	push	{r7}
 800ba96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ba98:	bf00      	nop
 800ba9a:	e7fd      	b.n	800ba98 <MemManage_Handler+0x4>

0800ba9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800baa0:	bf00      	nop
 800baa2:	e7fd      	b.n	800baa0 <BusFault_Handler+0x4>

0800baa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800baa4:	b480      	push	{r7}
 800baa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800baa8:	bf00      	nop
 800baaa:	e7fd      	b.n	800baa8 <UsageFault_Handler+0x4>

0800baac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800baac:	b480      	push	{r7}
 800baae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800bab0:	bf00      	nop
 800bab2:	46bd      	mov	sp, r7
 800bab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab8:	4770      	bx	lr

0800baba <RCC_IRQHandler>:

/**
  * @brief This function handles RCC non-secure global interrupt.
  */
void RCC_IRQHandler(void)
{
 800baba:	b480      	push	{r7}
 800babc:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800babe:	bf00      	nop
 800bac0:	46bd      	mov	sp, r7
 800bac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac6:	4770      	bx	lr

0800bac8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUSY_SX1280_Pin);
 800bacc:	2001      	movs	r0, #1
 800bace:	f00e fb87 	bl	801a1e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800bad2:	bf00      	nop
 800bad4:	bd80      	pop	{r7, pc}

0800bad6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800bad6:	b580      	push	{r7, lr}
 800bad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO1_SX1280_Pin);
 800bada:	2002      	movs	r0, #2
 800badc:	f00e fb80 	bl	801a1e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800bae0:	bf00      	nop
 800bae2:	bd80      	pop	{r7, pc}

0800bae4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI Line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO2_SX1280_Pin);
 800bae8:	2004      	movs	r0, #4
 800baea:	f00e fb79 	bl	801a1e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800baee:	bf00      	nop
 800baf0:	bd80      	pop	{r7, pc}

0800baf2 <EXTI5_IRQHandler>:

/**
  * @brief This function handles EXTI Line5 interrupt.
  */
void EXTI5_IRQHandler(void)
{
 800baf2:	b580      	push	{r7, lr}
 800baf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI5_IRQn 0 */

  /* USER CODE END EXTI5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_ICM20948_Pin);
 800baf6:	2020      	movs	r0, #32
 800baf8:	f00e fb72 	bl	801a1e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI5_IRQn 1 */

  /* USER CODE END EXTI5_IRQn 1 */
}
 800bafc:	bf00      	nop
 800bafe:	bd80      	pop	{r7, pc}

0800bb00 <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RTC_PPS_Pin);
 800bb04:	2080      	movs	r0, #128	@ 0x80
 800bb06:	f00e fb6b 	bl	801a1e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 800bb0a:	bf00      	nop
 800bb0c:	bd80      	pop	{r7, pc}

0800bb0e <EXTI11_IRQHandler>:

/**
  * @brief This function handles EXTI Line11 interrupt.
  */
void EXTI11_IRQHandler(void)
{
 800bb0e:	b580      	push	{r7, lr}
 800bb10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI11_IRQn 0 */

  /* USER CODE END EXTI11_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GNSS_PPS_Pin);
 800bb12:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800bb16:	f00e fb63 	bl	801a1e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI11_IRQn 1 */

  /* USER CODE END EXTI11_IRQn 1 */
}
 800bb1a:	bf00      	nop
 800bb1c:	bd80      	pop	{r7, pc}
	...

0800bb20 <IWDG_IRQHandler>:

/**
  * @brief This function handles IWDG global interrupt.
  */
void IWDG_IRQHandler(void)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IWDG_IRQn 0 */

  /* USER CODE END IWDG_IRQn 0 */
  HAL_IWDG_IRQHandler(&hiwdg);
 800bb24:	4802      	ldr	r0, [pc, #8]	@ (800bb30 <IWDG_IRQHandler+0x10>)
 800bb26:	f00e fd88 	bl	801a63a <HAL_IWDG_IRQHandler>
  /* USER CODE BEGIN IWDG_IRQn 1 */

  /* USER CODE END IWDG_IRQn 1 */
}
 800bb2a:	bf00      	nop
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	20000e08 	.word	0x20000e08

0800bb34 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 800bb38:	4802      	ldr	r0, [pc, #8]	@ (800bb44 <LPTIM1_IRQHandler+0x10>)
 800bb3a:	f00e ff1c 	bl	801a976 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 800bb3e:	bf00      	nop
 800bb40:	bd80      	pop	{r7, pc}
 800bb42:	bf00      	nop
 800bb44:	20000e1c 	.word	0x20000e1c

0800bb48 <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 800bb4c:	4802      	ldr	r0, [pc, #8]	@ (800bb58 <LPTIM2_IRQHandler+0x10>)
 800bb4e:	f00e ff12 	bl	801a976 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 800bb52:	bf00      	nop
 800bb54:	bd80      	pop	{r7, pc}
 800bb56:	bf00      	nop
 800bb58:	20000e6c 	.word	0x20000e6c

0800bb5c <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 (12bits) global interrupt.
  */
void ADC4_IRQHandler(void)
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 800bb60:	4802      	ldr	r0, [pc, #8]	@ (800bb6c <ADC4_IRQHandler+0x10>)
 800bb62:	f00d fa52 	bl	801900a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */

  /* USER CODE END ADC4_IRQn 1 */
}
 800bb66:	bf00      	nop
 800bb68:	bd80      	pop	{r7, pc}
 800bb6a:	bf00      	nop
 800bb6c:	20000d44 	.word	0x20000d44

0800bb70 <WKUP_IRQHandler>:

/**
  * @brief This function handles PWR global WKUP pin interrupt.
  */
void WKUP_IRQHandler(void)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN WKUP_IRQn 0 */

  /* USER CODE END WKUP_IRQn 0 */
  HAL_PWR_WKUP_IRQHandler();
 800bb74:	f00f f942 	bl	801adfc <HAL_PWR_WKUP_IRQHandler>
  /* USER CODE BEGIN WKUP_IRQn 1 */

  /* USER CODE END WKUP_IRQn 1 */
}
 800bb78:	bf00      	nop
 800bb7a:	bd80      	pop	{r7, pc}

0800bb7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	af00      	add	r7, sp, #0
  return 1;
 800bb80:	2301      	movs	r3, #1
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr

0800bb8c <_kill>:

int _kill(int pid, int sig)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b082      	sub	sp, #8
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
 800bb94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800bb96:	f017 ffef 	bl	8023b78 <__errno>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2216      	movs	r2, #22
 800bb9e:	601a      	str	r2, [r3, #0]
  return -1;
 800bba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3708      	adds	r7, #8
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}

0800bbac <_exit>:

void _exit (int status)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b082      	sub	sp, #8
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800bbb4:	f04f 31ff 	mov.w	r1, #4294967295
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f7ff ffe7 	bl	800bb8c <_kill>
  while (1) {}    /* Make sure we hang here */
 800bbbe:	bf00      	nop
 800bbc0:	e7fd      	b.n	800bbbe <_exit+0x12>

0800bbc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800bbc2:	b580      	push	{r7, lr}
 800bbc4:	b086      	sub	sp, #24
 800bbc6:	af00      	add	r7, sp, #0
 800bbc8:	60f8      	str	r0, [r7, #12]
 800bbca:	60b9      	str	r1, [r7, #8]
 800bbcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bbce:	2300      	movs	r3, #0
 800bbd0:	617b      	str	r3, [r7, #20]
 800bbd2:	e00a      	b.n	800bbea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800bbd4:	f3af 8000 	nop.w
 800bbd8:	4601      	mov	r1, r0
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	1c5a      	adds	r2, r3, #1
 800bbde:	60ba      	str	r2, [r7, #8]
 800bbe0:	b2ca      	uxtb	r2, r1
 800bbe2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	617b      	str	r3, [r7, #20]
 800bbea:	697a      	ldr	r2, [r7, #20]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	dbf0      	blt.n	800bbd4 <_read+0x12>
  }

  return len;
 800bbf2:	687b      	ldr	r3, [r7, #4]
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3718      	adds	r7, #24
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b086      	sub	sp, #24
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	60f8      	str	r0, [r7, #12]
 800bc04:	60b9      	str	r1, [r7, #8]
 800bc06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bc08:	2300      	movs	r3, #0
 800bc0a:	617b      	str	r3, [r7, #20]
 800bc0c:	e009      	b.n	800bc22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	1c5a      	adds	r2, r3, #1
 800bc12:	60ba      	str	r2, [r7, #8]
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	4618      	mov	r0, r3
 800bc18:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bc1c:	697b      	ldr	r3, [r7, #20]
 800bc1e:	3301      	adds	r3, #1
 800bc20:	617b      	str	r3, [r7, #20]
 800bc22:	697a      	ldr	r2, [r7, #20]
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	429a      	cmp	r2, r3
 800bc28:	dbf1      	blt.n	800bc0e <_write+0x12>
  }
  return len;
 800bc2a:	687b      	ldr	r3, [r7, #4]
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	3718      	adds	r7, #24
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}

0800bc34 <_close>:

int _close(int file)
{
 800bc34:	b480      	push	{r7}
 800bc36:	b083      	sub	sp, #12
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800bc3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	370c      	adds	r7, #12
 800bc44:	46bd      	mov	sp, r7
 800bc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4a:	4770      	bx	lr

0800bc4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b083      	sub	sp, #12
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800bc5c:	605a      	str	r2, [r3, #4]
  return 0;
 800bc5e:	2300      	movs	r3, #0
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	370c      	adds	r7, #12
 800bc64:	46bd      	mov	sp, r7
 800bc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6a:	4770      	bx	lr

0800bc6c <_isatty>:

int _isatty(int file)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b083      	sub	sp, #12
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800bc74:	2301      	movs	r3, #1
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	370c      	adds	r7, #12
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr

0800bc82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800bc82:	b480      	push	{r7}
 800bc84:	b085      	sub	sp, #20
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	60f8      	str	r0, [r7, #12]
 800bc8a:	60b9      	str	r1, [r7, #8]
 800bc8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800bc8e:	2300      	movs	r3, #0
}
 800bc90:	4618      	mov	r0, r3
 800bc92:	3714      	adds	r7, #20
 800bc94:	46bd      	mov	sp, r7
 800bc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9a:	4770      	bx	lr

0800bc9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b086      	sub	sp, #24
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800bca4:	4a14      	ldr	r2, [pc, #80]	@ (800bcf8 <_sbrk+0x5c>)
 800bca6:	4b15      	ldr	r3, [pc, #84]	@ (800bcfc <_sbrk+0x60>)
 800bca8:	1ad3      	subs	r3, r2, r3
 800bcaa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800bcac:	697b      	ldr	r3, [r7, #20]
 800bcae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800bcb0:	4b13      	ldr	r3, [pc, #76]	@ (800bd00 <_sbrk+0x64>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d102      	bne.n	800bcbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800bcb8:	4b11      	ldr	r3, [pc, #68]	@ (800bd00 <_sbrk+0x64>)
 800bcba:	4a12      	ldr	r2, [pc, #72]	@ (800bd04 <_sbrk+0x68>)
 800bcbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800bcbe:	4b10      	ldr	r3, [pc, #64]	@ (800bd00 <_sbrk+0x64>)
 800bcc0:	681a      	ldr	r2, [r3, #0]
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	4413      	add	r3, r2
 800bcc6:	693a      	ldr	r2, [r7, #16]
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d207      	bcs.n	800bcdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 800bccc:	f017 ff54 	bl	8023b78 <__errno>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	220c      	movs	r2, #12
 800bcd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800bcd6:	f04f 33ff 	mov.w	r3, #4294967295
 800bcda:	e009      	b.n	800bcf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800bcdc:	4b08      	ldr	r3, [pc, #32]	@ (800bd00 <_sbrk+0x64>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800bce2:	4b07      	ldr	r3, [pc, #28]	@ (800bd00 <_sbrk+0x64>)
 800bce4:	681a      	ldr	r2, [r3, #0]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	4413      	add	r3, r2
 800bcea:	4a05      	ldr	r2, [pc, #20]	@ (800bd00 <_sbrk+0x64>)
 800bcec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800bcee:	68fb      	ldr	r3, [r7, #12]
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3718      	adds	r7, #24
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	20020000 	.word	0x20020000
 800bcfc:	00000400 	.word	0x00000400
 800bd00:	20001a30 	.word	0x20001a30
 800bd04:	20013410 	.word	0x20013410

0800bd08 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b083      	sub	sp, #12
 800bd0c:	af00      	add	r7, sp, #0
  __IO uint32_t timeout_cpu_cycles;
  __IO uint32_t tmpreg;

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800bd0e:	4b07      	ldr	r3, [pc, #28]	@ (800bd2c <SystemInit+0x24>)
 800bd10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd14:	4a05      	ldr	r2, [pc, #20]	@ (800bd2c <SystemInit+0x24>)
 800bd16:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bd1a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  CLEAR_BIT(ADC4->CR, ADC_CR_ADVREGEN);

  /* Disable ADC kernel clock */
  CLEAR_BIT(RCC->AHB4ENR, RCC_AHB4ENR_ADC4EN);
#endif
}
 800bd1e:	bf00      	nop
 800bd20:	370c      	adds	r7, #12
 800bd22:	46bd      	mov	sp, r7
 800bd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd28:	4770      	bx	lr
 800bd2a:	bf00      	nop
 800bd2c:	e000ed00 	.word	0xe000ed00

0800bd30 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800bd30:	b480      	push	{r7}
 800bd32:	b089      	sub	sp, #36	@ 0x24
 800bd34:	af00      	add	r7, sp, #0
  uint32_t plln;
  float_t fracn;
  float_t pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 800bd36:	4b4f      	ldr	r3, [pc, #316]	@ (800be74 <SystemCoreClockUpdate+0x144>)
 800bd38:	69db      	ldr	r3, [r3, #28]
 800bd3a:	f003 030c 	and.w	r3, r3, #12
 800bd3e:	2b08      	cmp	r3, #8
 800bd40:	d002      	beq.n	800bd48 <SystemCoreClockUpdate+0x18>
 800bd42:	2b0c      	cmp	r3, #12
 800bd44:	d00b      	beq.n	800bd5e <SystemCoreClockUpdate+0x2e>
 800bd46:	e07d      	b.n	800be44 <SystemCoreClockUpdate+0x114>
  {
    case RCC_CFGR1_SWS_1:  /* HSE used as system clock source */
      SystemCoreClock = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 800bd48:	4b4a      	ldr	r3, [pc, #296]	@ (800be74 <SystemCoreClockUpdate+0x144>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	0d1b      	lsrs	r3, r3, #20
 800bd4e:	f003 0301 	and.w	r3, r3, #1
 800bd52:	4a49      	ldr	r2, [pc, #292]	@ (800be78 <SystemCoreClockUpdate+0x148>)
 800bd54:	fa22 f303 	lsr.w	r3, r2, r3
 800bd58:	4a48      	ldr	r2, [pc, #288]	@ (800be7c <SystemCoreClockUpdate+0x14c>)
 800bd5a:	6013      	str	r3, [r2, #0]
      break;
 800bd5c:	e076      	b.n	800be4c <SystemCoreClockUpdate+0x11c>

    case (RCC_CFGR1_SWS_0 | RCC_CFGR1_SWS_1):  /* PLL1 used as system clock source */
      /* PLL_VCO = (PLLsource / PLLM) * PLLN * FractionnalPart
          SYSCLK = PLL_VCO / PLLR */
      /* Get PLL1 CFGR and DIVR register values */
      tmp1 = RCC->PLL1CFGR;
 800bd5e:	4b45      	ldr	r3, [pc, #276]	@ (800be74 <SystemCoreClockUpdate+0x144>)
 800bd60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd62:	61fb      	str	r3, [r7, #28]
      tmp2 = RCC->PLL1DIVR;
 800bd64:	4b43      	ldr	r3, [pc, #268]	@ (800be74 <SystemCoreClockUpdate+0x144>)
 800bd66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd68:	617b      	str	r3, [r7, #20]

      /* Retrieve PLL1 multiplication factor and divider */
      pllm = ((tmp1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800bd6a:	69fb      	ldr	r3, [r7, #28]
 800bd6c:	0a1b      	lsrs	r3, r3, #8
 800bd6e:	f003 0307 	and.w	r3, r3, #7
 800bd72:	3301      	adds	r3, #1
 800bd74:	613b      	str	r3, [r7, #16]
      plln = (tmp2 & RCC_PLL1DIVR_PLL1N) + 1U;
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd7c:	3301      	adds	r3, #1
 800bd7e:	60fb      	str	r3, [r7, #12]
      pllr = ((tmp2 & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	0e1b      	lsrs	r3, r3, #24
 800bd84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd88:	3301      	adds	r3, #1
 800bd8a:	60bb      	str	r3, [r7, #8]

      /* Check if fractional part is enable */
      if ((tmp1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u)
 800bd8c:	69fb      	ldr	r3, [r7, #28]
 800bd8e:	f003 0310 	and.w	r3, r3, #16
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d00b      	beq.n	800bdae <SystemCoreClockUpdate+0x7e>
      {
        fracn = (float_t)((uint32_t)((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 800bd96:	4b37      	ldr	r3, [pc, #220]	@ (800be74 <SystemCoreClockUpdate+0x144>)
 800bd98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd9a:	08db      	lsrs	r3, r3, #3
 800bd9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bda0:	ee07 3a90 	vmov	s15, r3
 800bda4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bda8:	edc7 7a06 	vstr	s15, [r7, #24]
 800bdac:	e002      	b.n	800bdb4 <SystemCoreClockUpdate+0x84>
      }
      else
      {
        fracn = (float_t)0U;
 800bdae:	f04f 0300 	mov.w	r3, #0
 800bdb2:	61bb      	str	r3, [r7, #24]
      }

      /* determine PLL source */
      pllsource = (tmp1 & RCC_PLL1CFGR_PLL1SRC);
 800bdb4:	69fb      	ldr	r3, [r7, #28]
 800bdb6:	f003 0303 	and.w	r3, r3, #3
 800bdba:	607b      	str	r3, [r7, #4]
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2b02      	cmp	r3, #2
 800bdc0:	d003      	beq.n	800bdca <SystemCoreClockUpdate+0x9a>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2b03      	cmp	r3, #3
 800bdc6:	d003      	beq.n	800bdd0 <SystemCoreClockUpdate+0xa0>
 800bdc8:	e00c      	b.n	800bde4 <SystemCoreClockUpdate+0xb4>
      switch (pllsource)
      {
        /* HSI used as PLL1 clock source */
        case RCC_PLL1CFGR_PLL1SRC_1:
          tmp1 = HSI_VALUE;
 800bdca:	4b2d      	ldr	r3, [pc, #180]	@ (800be80 <SystemCoreClockUpdate+0x150>)
 800bdcc:	61fb      	str	r3, [r7, #28]
          break;
 800bdce:	e00c      	b.n	800bdea <SystemCoreClockUpdate+0xba>

        /* HSE used as PLL1 clock source */
        case (RCC_PLL1CFGR_PLL1SRC_0 | RCC_PLL1CFGR_PLL1SRC_1):
          tmp1 = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 800bdd0:	4b28      	ldr	r3, [pc, #160]	@ (800be74 <SystemCoreClockUpdate+0x144>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	0d1b      	lsrs	r3, r3, #20
 800bdd6:	f003 0301 	and.w	r3, r3, #1
 800bdda:	4a27      	ldr	r2, [pc, #156]	@ (800be78 <SystemCoreClockUpdate+0x148>)
 800bddc:	fa22 f303 	lsr.w	r3, r2, r3
 800bde0:	61fb      	str	r3, [r7, #28]
          break;
 800bde2:	e002      	b.n	800bdea <SystemCoreClockUpdate+0xba>

        default:
          tmp1 = 0U;
 800bde4:	2300      	movs	r3, #0
 800bde6:	61fb      	str	r3, [r7, #28]
          break;
 800bde8:	bf00      	nop
      }

      /* Compute VCO output frequency */
      pllvco = ((float_t) tmp1 / (float_t)pllm) * (((float_t)plln + (float_t)(fracn / (float_t)0x2000U)));
 800bdea:	69fb      	ldr	r3, [r7, #28]
 800bdec:	ee07 3a90 	vmov	s15, r3
 800bdf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdf4:	693b      	ldr	r3, [r7, #16]
 800bdf6:	ee07 3a90 	vmov	s15, r3
 800bdfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bdfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	ee07 3a90 	vmov	s15, r3
 800be08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be0c:	ed97 6a06 	vldr	s12, [r7, #24]
 800be10:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800be84 <SystemCoreClockUpdate+0x154>
 800be14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be20:	edc7 7a00 	vstr	s15, [r7]
      SystemCoreClock = (uint32_t)((float_t)(pllvco / (float_t)pllr));
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	ee07 3a90 	vmov	s15, r3
 800be2a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800be2e:	edd7 6a00 	vldr	s13, [r7]
 800be32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be3a:	ee17 2a90 	vmov	r2, s15
 800be3e:	4b0f      	ldr	r3, [pc, #60]	@ (800be7c <SystemCoreClockUpdate+0x14c>)
 800be40:	601a      	str	r2, [r3, #0]
      break;
 800be42:	e003      	b.n	800be4c <SystemCoreClockUpdate+0x11c>

    case 0x00u:  /* HSI used as system clock source */
    default:
      SystemCoreClock = HSI_VALUE;
 800be44:	4b0d      	ldr	r3, [pc, #52]	@ (800be7c <SystemCoreClockUpdate+0x14c>)
 800be46:	4a0e      	ldr	r2, [pc, #56]	@ (800be80 <SystemCoreClockUpdate+0x150>)
 800be48:	601a      	str	r2, [r3, #0]
      break;
 800be4a:	bf00      	nop
  }

  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp1 = AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE)];
 800be4c:	4b09      	ldr	r3, [pc, #36]	@ (800be74 <SystemCoreClockUpdate+0x144>)
 800be4e:	6a1b      	ldr	r3, [r3, #32]
 800be50:	f003 0307 	and.w	r3, r3, #7
 800be54:	4a0c      	ldr	r2, [pc, #48]	@ (800be88 <SystemCoreClockUpdate+0x158>)
 800be56:	5cd3      	ldrb	r3, [r2, r3]
 800be58:	61fb      	str	r3, [r7, #28]

  /* HCLK clock frequency */
  SystemCoreClock >>= tmp1;
 800be5a:	4b08      	ldr	r3, [pc, #32]	@ (800be7c <SystemCoreClockUpdate+0x14c>)
 800be5c:	681a      	ldr	r2, [r3, #0]
 800be5e:	69fb      	ldr	r3, [r7, #28]
 800be60:	fa22 f303 	lsr.w	r3, r2, r3
 800be64:	4a05      	ldr	r2, [pc, #20]	@ (800be7c <SystemCoreClockUpdate+0x14c>)
 800be66:	6013      	str	r3, [r2, #0]
}
 800be68:	bf00      	nop
 800be6a:	3724      	adds	r7, #36	@ 0x24
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr
 800be74:	46020c00 	.word	0x46020c00
 800be78:	01e84800 	.word	0x01e84800
 800be7c:	20000040 	.word	0x20000040
 800be80:	00f42400 	.word	0x00f42400
 800be84:	46000000 	.word	0x46000000
 800be88:	0802dcf8 	.word	0x0802dcf8

0800be8c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b088      	sub	sp, #32
 800be90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800be92:	f107 0310 	add.w	r3, r7, #16
 800be96:	2200      	movs	r2, #0
 800be98:	601a      	str	r2, [r3, #0]
 800be9a:	605a      	str	r2, [r3, #4]
 800be9c:	609a      	str	r2, [r3, #8]
 800be9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bea0:	1d3b      	adds	r3, r7, #4
 800bea2:	2200      	movs	r2, #0
 800bea4:	601a      	str	r2, [r3, #0]
 800bea6:	605a      	str	r2, [r3, #4]
 800bea8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800beaa:	4b1e      	ldr	r3, [pc, #120]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800beac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800beb0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800beb2:	4b1c      	ldr	r3, [pc, #112]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800beb4:	2200      	movs	r2, #0
 800beb6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800beb8:	4b1a      	ldr	r3, [pc, #104]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800beba:	2200      	movs	r2, #0
 800bebc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800bebe:	4b19      	ldr	r3, [pc, #100]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800bec0:	f04f 32ff 	mov.w	r2, #4294967295
 800bec4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bec6:	4b17      	ldr	r3, [pc, #92]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800bec8:	2200      	movs	r2, #0
 800beca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800becc:	4b15      	ldr	r3, [pc, #84]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800bece:	2200      	movs	r2, #0
 800bed0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800bed2:	4814      	ldr	r0, [pc, #80]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800bed4:	f011 fb80 	bl	801d5d8 <HAL_TIM_Base_Init>
 800bed8:	4603      	mov	r3, r0
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d001      	beq.n	800bee2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800bede:	f7ff fbbb 	bl	800b658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bee2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bee6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800bee8:	f107 0310 	add.w	r3, r7, #16
 800beec:	4619      	mov	r1, r3
 800beee:	480d      	ldr	r0, [pc, #52]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800bef0:	f011 fc16 	bl	801d720 <HAL_TIM_ConfigClockSource>
 800bef4:	4603      	mov	r3, r0
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d001      	beq.n	800befe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800befa:	f7ff fbad 	bl	800b658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800befe:	2310      	movs	r3, #16
 800bf00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bf02:	2300      	movs	r3, #0
 800bf04:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800bf06:	1d3b      	adds	r3, r7, #4
 800bf08:	4619      	mov	r1, r3
 800bf0a:	4806      	ldr	r0, [pc, #24]	@ (800bf24 <MX_TIM2_Init+0x98>)
 800bf0c:	f011 fdf8 	bl	801db00 <HAL_TIMEx_MasterConfigSynchronization>
 800bf10:	4603      	mov	r3, r0
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d001      	beq.n	800bf1a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800bf16:	f7ff fb9f 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800bf1a:	bf00      	nop
 800bf1c:	3720      	adds	r7, #32
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}
 800bf22:	bf00      	nop
 800bf24:	20001a34 	.word	0x20001a34

0800bf28 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf38:	d10e      	bne.n	800bf58 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800bf3a:	4b0a      	ldr	r3, [pc, #40]	@ (800bf64 <HAL_TIM_Base_MspInit+0x3c>)
 800bf3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf40:	4a08      	ldr	r2, [pc, #32]	@ (800bf64 <HAL_TIM_Base_MspInit+0x3c>)
 800bf42:	f043 0301 	orr.w	r3, r3, #1
 800bf46:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800bf4a:	4b06      	ldr	r3, [pc, #24]	@ (800bf64 <HAL_TIM_Base_MspInit+0x3c>)
 800bf4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf50:	f003 0301 	and.w	r3, r3, #1
 800bf54:	60fb      	str	r3, [r7, #12]
 800bf56:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800bf58:	bf00      	nop
 800bf5a:	3714      	adds	r7, #20
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf62:	4770      	bx	lr
 800bf64:	46020c00 	.word	0x46020c00

0800bf68 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800bf6c:	4b22      	ldr	r3, [pc, #136]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf6e:	4a23      	ldr	r2, [pc, #140]	@ (800bffc <MX_USART1_UART_Init+0x94>)
 800bf70:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 800bf72:	4b21      	ldr	r3, [pc, #132]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf74:	4a22      	ldr	r2, [pc, #136]	@ (800c000 <MX_USART1_UART_Init+0x98>)
 800bf76:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800bf78:	4b1f      	ldr	r3, [pc, #124]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800bf7e:	4b1e      	ldr	r3, [pc, #120]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf80:	2200      	movs	r2, #0
 800bf82:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800bf84:	4b1c      	ldr	r3, [pc, #112]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf86:	2200      	movs	r2, #0
 800bf88:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 800bf8a:	4b1b      	ldr	r3, [pc, #108]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf8c:	2208      	movs	r2, #8
 800bf8e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bf90:	4b19      	ldr	r3, [pc, #100]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf92:	2200      	movs	r2, #0
 800bf94:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800bf96:	4b18      	ldr	r3, [pc, #96]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf98:	2200      	movs	r2, #0
 800bf9a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800bf9c:	4b16      	ldr	r3, [pc, #88]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800bfa2:	4b15      	ldr	r3, [pc, #84]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800bfa8:	4b13      	ldr	r3, [pc, #76]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bfaa:	2200      	movs	r2, #0
 800bfac:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 800bfae:	4812      	ldr	r0, [pc, #72]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bfb0:	f011 fe0e 	bl	801dbd0 <HAL_HalfDuplex_Init>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d001      	beq.n	800bfbe <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 800bfba:	f7ff fb4d 	bl	800b658 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800bfbe:	2100      	movs	r1, #0
 800bfc0:	480d      	ldr	r0, [pc, #52]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bfc2:	f012 fbf6 	bl	801e7b2 <HAL_UARTEx_SetTxFifoThreshold>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d001      	beq.n	800bfd0 <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 800bfcc:	f7ff fb44 	bl	800b658 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800bfd0:	2100      	movs	r1, #0
 800bfd2:	4809      	ldr	r0, [pc, #36]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bfd4:	f012 fc2b 	bl	801e82e <HAL_UARTEx_SetRxFifoThreshold>
 800bfd8:	4603      	mov	r3, r0
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d001      	beq.n	800bfe2 <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 800bfde:	f7ff fb3b 	bl	800b658 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800bfe2:	4805      	ldr	r0, [pc, #20]	@ (800bff8 <MX_USART1_UART_Init+0x90>)
 800bfe4:	f012 fbac 	bl	801e740 <HAL_UARTEx_DisableFifoMode>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d001      	beq.n	800bff2 <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 800bfee:	f7ff fb33 	bl	800b658 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800bff2:	bf00      	nop
 800bff4:	bd80      	pop	{r7, pc}
 800bff6:	bf00      	nop
 800bff8:	20001a80 	.word	0x20001a80
 800bffc:	40013800 	.word	0x40013800
 800c000:	0003d090 	.word	0x0003d090

0800c004 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b09a      	sub	sp, #104	@ 0x68
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c00c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c010:	2200      	movs	r2, #0
 800c012:	601a      	str	r2, [r3, #0]
 800c014:	605a      	str	r2, [r3, #4]
 800c016:	609a      	str	r2, [r3, #8]
 800c018:	60da      	str	r2, [r3, #12]
 800c01a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c01c:	f107 0314 	add.w	r3, r7, #20
 800c020:	2240      	movs	r2, #64	@ 0x40
 800c022:	2100      	movs	r1, #0
 800c024:	4618      	mov	r0, r3
 800c026:	f017 fd49 	bl	8023abc <memset>
  if(uartHandle->Instance==USART1)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	4a22      	ldr	r2, [pc, #136]	@ (800c0b8 <HAL_UART_MspInit+0xb4>)
 800c030:	4293      	cmp	r3, r2
 800c032:	d13c      	bne.n	800c0ae <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800c034:	2301      	movs	r3, #1
 800c036:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 800c038:	2301      	movs	r3, #1
 800c03a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c03c:	f107 0314 	add.w	r3, r7, #20
 800c040:	4618      	mov	r0, r3
 800c042:	f010 f81b 	bl	801c07c <HAL_RCCEx_PeriphCLKConfig>
 800c046:	4603      	mov	r3, r0
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d001      	beq.n	800c050 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800c04c:	f7ff fb04 	bl	800b658 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800c050:	4b1a      	ldr	r3, [pc, #104]	@ (800c0bc <HAL_UART_MspInit+0xb8>)
 800c052:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c056:	4a19      	ldr	r2, [pc, #100]	@ (800c0bc <HAL_UART_MspInit+0xb8>)
 800c058:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c05c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800c060:	4b16      	ldr	r3, [pc, #88]	@ (800c0bc <HAL_UART_MspInit+0xb8>)
 800c062:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c06a:	613b      	str	r3, [r7, #16]
 800c06c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c06e:	4b13      	ldr	r3, [pc, #76]	@ (800c0bc <HAL_UART_MspInit+0xb8>)
 800c070:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c074:	4a11      	ldr	r2, [pc, #68]	@ (800c0bc <HAL_UART_MspInit+0xb8>)
 800c076:	f043 0302 	orr.w	r3, r3, #2
 800c07a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800c07e:	4b0f      	ldr	r3, [pc, #60]	@ (800c0bc <HAL_UART_MspInit+0xb8>)
 800c080:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c084:	f003 0302 	and.w	r3, r3, #2
 800c088:	60fb      	str	r3, [r7, #12]
 800c08a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB12     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800c08c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c090:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c092:	2312      	movs	r3, #18
 800c094:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c096:	2300      	movs	r3, #0
 800c098:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c09a:	2300      	movs	r3, #0
 800c09c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800c09e:	2307      	movs	r3, #7
 800c0a0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c0a2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c0a6:	4619      	mov	r1, r3
 800c0a8:	4805      	ldr	r0, [pc, #20]	@ (800c0c0 <HAL_UART_MspInit+0xbc>)
 800c0aa:	f00d ff1d 	bl	8019ee8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800c0ae:	bf00      	nop
 800c0b0:	3768      	adds	r7, #104	@ 0x68
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}
 800c0b6:	bf00      	nop
 800c0b8:	40013800 	.word	0x40013800
 800c0bc:	46020c00 	.word	0x46020c00
 800c0c0:	42020400 	.word	0x42020400

0800c0c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800c0c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800c0fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800c0c8:	f7ff fe1e 	bl	800bd08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800c0cc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800c0ce:	e003      	b.n	800c0d8 <LoopCopyDataInit>

0800c0d0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800c0d0:	4b0b      	ldr	r3, [pc, #44]	@ (800c100 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800c0d2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800c0d4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800c0d6:	3104      	adds	r1, #4

0800c0d8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800c0d8:	480a      	ldr	r0, [pc, #40]	@ (800c104 <LoopForever+0xa>)
	ldr	r3, =_edata
 800c0da:	4b0b      	ldr	r3, [pc, #44]	@ (800c108 <LoopForever+0xe>)
	adds	r2, r0, r1
 800c0dc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800c0de:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800c0e0:	d3f6      	bcc.n	800c0d0 <CopyDataInit>
	ldr	r2, =_sbss
 800c0e2:	4a0a      	ldr	r2, [pc, #40]	@ (800c10c <LoopForever+0x12>)
	b	LoopFillZerobss
 800c0e4:	e002      	b.n	800c0ec <LoopFillZerobss>

0800c0e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800c0e6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800c0e8:	f842 3b04 	str.w	r3, [r2], #4

0800c0ec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800c0ec:	4b08      	ldr	r3, [pc, #32]	@ (800c110 <LoopForever+0x16>)
	cmp	r2, r3
 800c0ee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800c0f0:	d3f9      	bcc.n	800c0e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800c0f2:	f017 fd47 	bl	8023b84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800c0f6:	f7ff f8e5 	bl	800b2c4 <main>

0800c0fa <LoopForever>:

LoopForever:
    b LoopForever
 800c0fa:	e7fe      	b.n	800c0fa <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800c0fc:	20020000 	.word	0x20020000
	ldr	r3, =_sidata
 800c100:	0802e480 	.word	0x0802e480
	ldr	r0, =_sdata
 800c104:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800c108:	200002cc 	.word	0x200002cc
	ldr	r2, =_sbss
 800c10c:	200002d0 	.word	0x200002d0
	ldr	r3, = _ebss
 800c110:	20013410 	.word	0x20013410

0800c114 <AES_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800c114:	e7fe      	b.n	800c114 <AES_IRQHandler>

0800c116 <inv_sensor_listener_notify>:

/** @brief Helper to notify a listener of a new sensor event
 */
static inline void inv_sensor_listener_notify(const inv_sensor_listener_t * listener,
		const inv_sensor_event_t * event)
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b082      	sub	sp, #8
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
 800c11e:	6039      	str	r1, [r7, #0]
	if(listener) {
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d006      	beq.n	800c134 <inv_sensor_listener_notify+0x1e>
		listener->event_cb(event, listener->context);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	687a      	ldr	r2, [r7, #4]
 800c12c:	6852      	ldr	r2, [r2, #4]
 800c12e:	4611      	mov	r1, r2
 800c130:	6838      	ldr	r0, [r7, #0]
 800c132:	4798      	blx	r3
	}
}
 800c134:	bf00      	nop
 800c136:	3708      	adds	r7, #8
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <inv_icm20948_reset_states>:
/** @brief Reset and initialize driver states
 *  @param[in] s             handle to driver states structure
 */
static inline void inv_icm20948_reset_states(struct inv_icm20948 * s,
		const struct inv_icm20948_serif * serif)
{
 800c13c:	b5b0      	push	{r4, r5, r7, lr}
 800c13e:	b082      	sub	sp, #8
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
	assert(icm20948_instance == 0);
 800c146:	4b10      	ldr	r3, [pc, #64]	@ (800c188 <inv_icm20948_reset_states+0x4c>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d005      	beq.n	800c15a <inv_icm20948_reset_states+0x1e>
 800c14e:	4b0f      	ldr	r3, [pc, #60]	@ (800c18c <inv_icm20948_reset_states+0x50>)
 800c150:	4a0f      	ldr	r2, [pc, #60]	@ (800c190 <inv_icm20948_reset_states+0x54>)
 800c152:	21d8      	movs	r1, #216	@ 0xd8
 800c154:	480f      	ldr	r0, [pc, #60]	@ (800c194 <inv_icm20948_reset_states+0x58>)
 800c156:	f016 ffe9 	bl	802312c <__assert_func>

	memset(s, 0, sizeof(*s));
 800c15a:	f44f 629f 	mov.w	r2, #1272	@ 0x4f8
 800c15e:	2100      	movs	r1, #0
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	f017 fcab 	bl	8023abc <memset>
	s->serif = *serif;
 800c166:	687a      	ldr	r2, [r7, #4]
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	4614      	mov	r4, r2
 800c16c:	461d      	mov	r5, r3
 800c16e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c170:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c172:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c176:	e884 0003 	stmia.w	r4, {r0, r1}
	icm20948_instance = s;
 800c17a:	4a03      	ldr	r2, [pc, #12]	@ (800c188 <inv_icm20948_reset_states+0x4c>)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	6013      	str	r3, [r2, #0]
}
 800c180:	bf00      	nop
 800c182:	3708      	adds	r7, #8
 800c184:	46bd      	mov	sp, r7
 800c186:	bdb0      	pop	{r4, r5, r7, pc}
 800c188:	20001fc4 	.word	0x20001fc4
 800c18c:	08028624 	.word	0x08028624
 800c190:	0802dd7c 	.word	0x0802dd7c
 800c194:	0802863c 	.word	0x0802863c

0800c198 <idd_sensortype_2_driver>:
	inv_device_icm20948_write_mems_register,
	inv_device_icm20948_read_mems_register,
};

static enum inv_icm20948_sensor idd_sensortype_2_driver(int sensor)
{
 800c198:	b480      	push	{r7}
 800c19a:	b083      	sub	sp, #12
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	3b01      	subs	r3, #1
 800c1a4:	2b20      	cmp	r3, #32
 800c1a6:	d86d      	bhi.n	800c284 <idd_sensortype_2_driver+0xec>
 800c1a8:	a201      	add	r2, pc, #4	@ (adr r2, 800c1b0 <idd_sensortype_2_driver+0x18>)
 800c1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1ae:	bf00      	nop
 800c1b0:	0800c23d 	.word	0x0800c23d
 800c1b4:	0800c265 	.word	0x0800c265
 800c1b8:	0800c27d 	.word	0x0800c27d
 800c1bc:	0800c241 	.word	0x0800c241
 800c1c0:	0800c285 	.word	0x0800c285
 800c1c4:	0800c285 	.word	0x0800c285
 800c1c8:	0800c285 	.word	0x0800c285
 800c1cc:	0800c285 	.word	0x0800c285
 800c1d0:	0800c275 	.word	0x0800c275
 800c1d4:	0800c279 	.word	0x0800c279
 800c1d8:	0800c25d 	.word	0x0800c25d
 800c1dc:	0800c285 	.word	0x0800c285
 800c1e0:	0800c285 	.word	0x0800c285
 800c1e4:	0800c245 	.word	0x0800c245
 800c1e8:	0800c259 	.word	0x0800c259
 800c1ec:	0800c249 	.word	0x0800c249
 800c1f0:	0800c269 	.word	0x0800c269
 800c1f4:	0800c251 	.word	0x0800c251
 800c1f8:	0800c255 	.word	0x0800c255
 800c1fc:	0800c261 	.word	0x0800c261
 800c200:	0800c285 	.word	0x0800c285
 800c204:	0800c271 	.word	0x0800c271
 800c208:	0800c285 	.word	0x0800c285
 800c20c:	0800c285 	.word	0x0800c285
 800c210:	0800c26d 	.word	0x0800c26d
 800c214:	0800c24d 	.word	0x0800c24d
 800c218:	0800c285 	.word	0x0800c285
 800c21c:	0800c281 	.word	0x0800c281
 800c220:	0800c285 	.word	0x0800c285
 800c224:	0800c285 	.word	0x0800c285
 800c228:	0800c285 	.word	0x0800c285
 800c22c:	0800c235 	.word	0x0800c235
 800c230:	0800c239 	.word	0x0800c239
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:       return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 800c234:	2302      	movs	r3, #2
 800c236:	e026      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:           return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 800c238:	2303      	movs	r3, #3
 800c23a:	e024      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ACCELEROMETER:           return INV_ICM20948_SENSOR_ACCELEROMETER;
 800c23c:	2300      	movs	r3, #0
 800c23e:	e022      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GYROSCOPE:               return INV_ICM20948_SENSOR_GYROSCOPE;
 800c240:	2301      	movs	r3, #1
 800c242:	e020      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800c244:	2304      	movs	r3, #4
 800c246:	e01e      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:         return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 800c248:	2305      	movs	r3, #5
 800c24a:	e01c      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_BAC:                     return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 800c24c:	2306      	movs	r3, #6
 800c24e:	e01a      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_DETECTOR:           return INV_ICM20948_SENSOR_STEP_DETECTOR;
 800c250:	2307      	movs	r3, #7
 800c252:	e018      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_COUNTER:            return INV_ICM20948_SENSOR_STEP_COUNTER;
 800c254:	2308      	movs	r3, #8
 800c256:	e016      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:    return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 800c258:	2309      	movs	r3, #9
 800c25a:	e014      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ROTATION_VECTOR:         return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 800c25c:	230a      	movs	r3, #10
 800c25e:	e012      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:  return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800c260:	230b      	movs	r3, #11
 800c262:	e010      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_MAGNETOMETER:            return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 800c264:	230c      	movs	r3, #12
 800c266:	e00e      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_SMD:                     return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800c268:	230d      	movs	r3, #13
 800c26a:	e00c      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:         return INV_ICM20948_SENSOR_FLIP_PICKUP;
 800c26c:	230e      	movs	r3, #14
 800c26e:	e00a      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_TILT_DETECTOR:           return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 800c270:	230f      	movs	r3, #15
 800c272:	e008      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GRAVITY:                 return INV_ICM20948_SENSOR_GRAVITY;
 800c274:	2310      	movs	r3, #16
 800c276:	e006      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:     return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 800c278:	2311      	movs	r3, #17
 800c27a:	e004      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ORIENTATION:             return INV_ICM20948_SENSOR_ORIENTATION;
 800c27c:	2312      	movs	r3, #18
 800c27e:	e002      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_B2S:                     return INV_ICM20948_SENSOR_B2S;
 800c280:	2313      	movs	r3, #19
 800c282:	e000      	b.n	800c286 <idd_sensortype_2_driver+0xee>
	default:                                      return INV_ICM20948_SENSOR_MAX;
 800c284:	2314      	movs	r3, #20
	}
}
 800c286:	4618      	mov	r0, r3
 800c288:	370c      	adds	r7, #12
 800c28a:	46bd      	mov	sp, r7
 800c28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c290:	4770      	bx	lr
 800c292:	bf00      	nop

0800c294 <idd_driver_2_sensortype>:

static int idd_driver_2_sensortype(enum inv_icm20948_sensor sensor)
{
 800c294:	b480      	push	{r7}
 800c296:	b083      	sub	sp, #12
 800c298:	af00      	add	r7, sp, #0
 800c29a:	4603      	mov	r3, r0
 800c29c:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 800c29e:	79fb      	ldrb	r3, [r7, #7]
 800c2a0:	2b13      	cmp	r3, #19
 800c2a2:	d853      	bhi.n	800c34c <idd_driver_2_sensortype+0xb8>
 800c2a4:	a201      	add	r2, pc, #4	@ (adr r2, 800c2ac <idd_driver_2_sensortype+0x18>)
 800c2a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2aa:	bf00      	nop
 800c2ac:	0800c2fd 	.word	0x0800c2fd
 800c2b0:	0800c301 	.word	0x0800c301
 800c2b4:	0800c305 	.word	0x0800c305
 800c2b8:	0800c309 	.word	0x0800c309
 800c2bc:	0800c30d 	.word	0x0800c30d
 800c2c0:	0800c311 	.word	0x0800c311
 800c2c4:	0800c315 	.word	0x0800c315
 800c2c8:	0800c319 	.word	0x0800c319
 800c2cc:	0800c31d 	.word	0x0800c31d
 800c2d0:	0800c321 	.word	0x0800c321
 800c2d4:	0800c325 	.word	0x0800c325
 800c2d8:	0800c329 	.word	0x0800c329
 800c2dc:	0800c32d 	.word	0x0800c32d
 800c2e0:	0800c331 	.word	0x0800c331
 800c2e4:	0800c335 	.word	0x0800c335
 800c2e8:	0800c339 	.word	0x0800c339
 800c2ec:	0800c33d 	.word	0x0800c33d
 800c2f0:	0800c341 	.word	0x0800c341
 800c2f4:	0800c345 	.word	0x0800c345
 800c2f8:	0800c349 	.word	0x0800c349
	case INV_ICM20948_SENSOR_ACCELEROMETER:                    return INV_SENSOR_TYPE_ACCELEROMETER;
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	e026      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                        return INV_SENSOR_TYPE_GYROSCOPE;
 800c300:	2304      	movs	r3, #4
 800c302:	e024      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:                return INV_SENSOR_TYPE_RAW_ACCELEROMETER;
 800c304:	2320      	movs	r3, #32
 800c306:	e022      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                    return INV_SENSOR_TYPE_RAW_GYROSCOPE;
 800c308:	2321      	movs	r3, #33	@ 0x21
 800c30a:	e020      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_SENSOR_TYPE_UNCAL_MAGNETOMETER;
 800c30c:	230e      	movs	r3, #14
 800c30e:	e01e      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_SENSOR_TYPE_UNCAL_GYROSCOPE;
 800c310:	2310      	movs	r3, #16
 800c312:	e01c      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_SENSOR_TYPE_BAC;
 800c314:	231a      	movs	r3, #26
 800c316:	e01a      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                    return INV_SENSOR_TYPE_STEP_DETECTOR;
 800c318:	2312      	movs	r3, #18
 800c31a:	e018      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                     return INV_SENSOR_TYPE_STEP_COUNTER;
 800c31c:	2313      	movs	r3, #19
 800c31e:	e016      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:             return INV_SENSOR_TYPE_GAME_ROTATION_VECTOR;
 800c320:	230f      	movs	r3, #15
 800c322:	e014      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:                  return INV_SENSOR_TYPE_ROTATION_VECTOR;
 800c324:	230b      	movs	r3, #11
 800c326:	e012      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR;
 800c328:	2314      	movs	r3, #20
 800c32a:	e010      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:                return INV_SENSOR_TYPE_MAGNETOMETER;
 800c32c:	2302      	movs	r3, #2
 800c32e:	e00e      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_SENSOR_TYPE_SMD;
 800c330:	2311      	movs	r3, #17
 800c332:	e00c      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                      return INV_SENSOR_TYPE_PICK_UP_GESTURE;
 800c334:	2319      	movs	r3, #25
 800c336:	e00a      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_SENSOR_TYPE_TILT_DETECTOR;
 800c338:	2316      	movs	r3, #22
 800c33a:	e008      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                          return INV_SENSOR_TYPE_GRAVITY;
 800c33c:	2309      	movs	r3, #9
 800c33e:	e006      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:              return INV_SENSOR_TYPE_LINEAR_ACCELERATION;
 800c340:	230a      	movs	r3, #10
 800c342:	e004      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                      return INV_SENSOR_TYPE_ORIENTATION;
 800c344:	2303      	movs	r3, #3
 800c346:	e002      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_B2S:                              return INV_SENSOR_TYPE_B2S;
 800c348:	231c      	movs	r3, #28
 800c34a:	e000      	b.n	800c34e <idd_driver_2_sensortype+0xba>
	default:                                                   return INV_SENSOR_TYPE_MAX;
 800c34c:	2341      	movs	r3, #65	@ 0x41
	}
}
 800c34e:	4618      	mov	r0, r3
 800c350:	370c      	adds	r7, #12
 800c352:	46bd      	mov	sp, r7
 800c354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c358:	4770      	bx	lr
 800c35a:	bf00      	nop

0800c35c <host_serif_read_reg_legacy>:
static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event);

static int host_serif_read_reg_legacy(void * context, uint8_t reg, uint8_t * data, uint32_t len)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b086      	sub	sp, #24
 800c360:	af00      	add	r7, sp, #0
 800c362:	60f8      	str	r0, [r7, #12]
 800c364:	607a      	str	r2, [r7, #4]
 800c366:	603b      	str	r3, [r7, #0]
 800c368:	460b      	mov	r3, r1
 800c36a:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	617b      	str	r3, [r7, #20]

	return serif->read_reg(reg, data, len);
 800c370:	697b      	ldr	r3, [r7, #20]
 800c372:	689b      	ldr	r3, [r3, #8]
 800c374:	7af8      	ldrb	r0, [r7, #11]
 800c376:	683a      	ldr	r2, [r7, #0]
 800c378:	6879      	ldr	r1, [r7, #4]
 800c37a:	4798      	blx	r3
 800c37c:	4603      	mov	r3, r0
}
 800c37e:	4618      	mov	r0, r3
 800c380:	3718      	adds	r7, #24
 800c382:	46bd      	mov	sp, r7
 800c384:	bd80      	pop	{r7, pc}

0800c386 <host_serif_write_reg_legacy>:
/* For BW compatibility
 * wrapper function to adapt prototype of write_reg() as defined in inv_host_serif
 * to expected prototype for inv_serif_hal
 */
static int host_serif_write_reg_legacy(void * context, uint8_t reg, const uint8_t * data, uint32_t len)
{
 800c386:	b580      	push	{r7, lr}
 800c388:	b086      	sub	sp, #24
 800c38a:	af00      	add	r7, sp, #0
 800c38c:	60f8      	str	r0, [r7, #12]
 800c38e:	607a      	str	r2, [r7, #4]
 800c390:	603b      	str	r3, [r7, #0]
 800c392:	460b      	mov	r3, r1
 800c394:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	617b      	str	r3, [r7, #20]

	return serif->write_reg(reg, data, len);
 800c39a:	697b      	ldr	r3, [r7, #20]
 800c39c:	68db      	ldr	r3, [r3, #12]
 800c39e:	7af8      	ldrb	r0, [r7, #11]
 800c3a0:	683a      	ldr	r2, [r7, #0]
 800c3a2:	6879      	ldr	r1, [r7, #4]
 800c3a4:	4798      	blx	r3
 800c3a6:	4603      	mov	r3, r0
}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	3718      	adds	r7, #24
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}

0800c3b0 <inv_device_icm20948_init>:

void inv_device_icm20948_init(inv_device_icm20948_t * self,
		const inv_host_serif_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 800c3b0:	b5b0      	push	{r4, r5, r7, lr}
 800c3b2:	b08c      	sub	sp, #48	@ 0x30
 800c3b4:	af02      	add	r7, sp, #8
 800c3b6:	60f8      	str	r0, [r7, #12]
 800c3b8:	60b9      	str	r1, [r7, #8]
 800c3ba:	607a      	str	r2, [r7, #4]
 800c3bc:	603b      	str	r3, [r7, #0]
	/* create an a inv_serif_hal_t object from a inv_host_serif_t */
	const inv_serif_hal_t serif_hal = {
 800c3be:	4b14      	ldr	r3, [pc, #80]	@ (800c410 <inv_device_icm20948_init+0x60>)
 800c3c0:	613b      	str	r3, [r7, #16]
 800c3c2:	4b14      	ldr	r3, [pc, #80]	@ (800c414 <inv_device_icm20948_init+0x64>)
 800c3c4:	617b      	str	r3, [r7, #20]
		host_serif_read_reg_legacy, host_serif_write_reg_legacy, /* use small wrappers to adapt prototype */
		serif->max_read_size, serif->max_write_size,
 800c3c6:	68bb      	ldr	r3, [r7, #8]
 800c3c8:	695b      	ldr	r3, [r3, #20]
	const inv_serif_hal_t serif_hal = {
 800c3ca:	61bb      	str	r3, [r7, #24]
		serif->max_read_size, serif->max_write_size,
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	699b      	ldr	r3, [r3, #24]
	const inv_serif_hal_t serif_hal = {
 800c3d0:	61fb      	str	r3, [r7, #28]
		serif->serif_type, &self->legacy_serif
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	69db      	ldr	r3, [r3, #28]
	const inv_serif_hal_t serif_hal = {
 800c3d6:	623b      	str	r3, [r7, #32]
		serif->serif_type, &self->legacy_serif
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	330c      	adds	r3, #12
	const inv_serif_hal_t serif_hal = {
 800c3dc:	627b      	str	r3, [r7, #36]	@ 0x24
	};

	/* call the 'constructor' */
	inv_device_icm20948_init2(self, &serif_hal, listener, dmp3_image, dmp3_image_size);
 800c3de:	f107 0110 	add.w	r1, r7, #16
 800c3e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e4:	9300      	str	r3, [sp, #0]
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	687a      	ldr	r2, [r7, #4]
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	f000 f814 	bl	800c418 <inv_device_icm20948_init2>
	/* keep a copy of the user inv_host_serif_t (used in the _legacy callbacks) */
	self->legacy_serif = *serif;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	68ba      	ldr	r2, [r7, #8]
 800c3f4:	f103 040c 	add.w	r4, r3, #12
 800c3f8:	4615      	mov	r5, r2
 800c3fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c3fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c3fe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c402:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800c406:	bf00      	nop
 800c408:	3728      	adds	r7, #40	@ 0x28
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bdb0      	pop	{r4, r5, r7, pc}
 800c40e:	bf00      	nop
 800c410:	0800c35d 	.word	0x0800c35d
 800c414:	0800c387 	.word	0x0800c387

0800c418 <inv_device_icm20948_init2>:

void inv_device_icm20948_init2(inv_device_icm20948_t * self,
		const inv_serif_hal_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 800c418:	b580      	push	{r7, lr}
 800c41a:	b08a      	sub	sp, #40	@ 0x28
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	60f8      	str	r0, [r7, #12]
 800c420:	60b9      	str	r1, [r7, #8]
 800c422:	607a      	str	r2, [r7, #4]
 800c424:	603b      	str	r3, [r7, #0]
    waitToPrint();
 800c426:	f7ff f80f 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Enter init2.\r\n");
 800c42a:	4a33      	ldr	r2, [pc, #204]	@ (800c4f8 <inv_device_icm20948_init2+0xe0>)
 800c42c:	2164      	movs	r1, #100	@ 0x64
 800c42e:	4833      	ldr	r0, [pc, #204]	@ (800c4fc <inv_device_icm20948_init2+0xe4>)
 800c430:	f7fe ff04 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 800c434:	4831      	ldr	r0, [pc, #196]	@ (800c4fc <inv_device_icm20948_init2+0xe4>)
 800c436:	f7f3 feb3 	bl	80001a0 <strlen>
 800c43a:	4603      	mov	r3, r0
 800c43c:	b2db      	uxtb	r3, r3
 800c43e:	4619      	mov	r1, r3
 800c440:	482e      	ldr	r0, [pc, #184]	@ (800c4fc <inv_device_icm20948_init2+0xe4>)
 800c442:	f7ff f813 	bl	800b46c <huart2print>

	struct inv_icm20948_serif icm20948_serif;

	assert(self);
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d105      	bne.n	800c458 <inv_device_icm20948_init2+0x40>
 800c44c:	4b2c      	ldr	r3, [pc, #176]	@ (800c500 <inv_device_icm20948_init2+0xe8>)
 800c44e:	4a2d      	ldr	r2, [pc, #180]	@ (800c504 <inv_device_icm20948_init2+0xec>)
 800c450:	21a2      	movs	r1, #162	@ 0xa2
 800c452:	482d      	ldr	r0, [pc, #180]	@ (800c508 <inv_device_icm20948_init2+0xf0>)
 800c454:	f016 fe6a 	bl	802312c <__assert_func>

	memset(self, 0, sizeof(*self));
 800c458:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 800c45c:	2100      	movs	r1, #0
 800c45e:	68f8      	ldr	r0, [r7, #12]
 800c460:	f017 fb2c 	bl	8023abc <memset>
	
	/* initialize icm20948 serif structure */
	icm20948_serif.context   = serif->context;
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	695b      	ldr	r3, [r3, #20]
 800c468:	613b      	str	r3, [r7, #16]
	icm20948_serif.read_reg  = serif->read_reg;
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	617b      	str	r3, [r7, #20]
	icm20948_serif.write_reg = serif->write_reg;
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	685b      	ldr	r3, [r3, #4]
 800c474:	61bb      	str	r3, [r7, #24]
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	689b      	ldr	r3, [r3, #8]
 800c47a:	61fb      	str	r3, [r7, #28]
	icm20948_serif.max_write = serif->max_write_transaction_size;
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	68db      	ldr	r3, [r3, #12]
 800c480:	623b      	str	r3, [r7, #32]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 800c482:	68bb      	ldr	r3, [r7, #8]
 800c484:	691b      	ldr	r3, [r3, #16]
 800c486:	2b02      	cmp	r3, #2
 800c488:	bf0c      	ite	eq
 800c48a:	2301      	moveq	r3, #1
 800c48c:	2300      	movne	r3, #0
 800c48e:	b2db      	uxtb	r3, r3
 800c490:	627b      	str	r3, [r7, #36]	@ 0x24
	
	/* build base */
	self->base.instance = self;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	68fa      	ldr	r2, [r7, #12]
 800c496:	601a      	str	r2, [r3, #0]
	self->base.vt       = &device_icm20948_vt;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	4a1c      	ldr	r2, [pc, #112]	@ (800c50c <inv_device_icm20948_init2+0xf4>)
 800c49c:	605a      	str	r2, [r3, #4]
	self->base.listener = listener;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	609a      	str	r2, [r3, #8]
	self->dmp3_image = dmp3_image;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	683a      	ldr	r2, [r7, #0]
 800c4a8:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
	self->dmp3_image_size = dmp3_image_size;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4b0:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
	/* reset icm20948 driver states */
	inv_icm20948_reset_states(&self->icm20948_states, &icm20948_serif);
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	3330      	adds	r3, #48	@ 0x30
 800c4b8:	f107 0210 	add.w	r2, r7, #16
 800c4bc:	4611      	mov	r1, r2
 800c4be:	4618      	mov	r0, r3
 800c4c0:	f7ff fe3c 	bl	800c13c <inv_icm20948_reset_states>
	
	/* initialise mounting matrix to identity */
	self->icm20948_states.mounting_matrix[0] = 1;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2201      	movs	r2, #1
 800c4c8:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
	self->icm20948_states.mounting_matrix[4] = 1;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
	self->icm20948_states.mounting_matrix[8] = 1;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2201      	movs	r2, #1
 800c4d8:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	/*initialise base state structure*/
	inv_icm20948_init_structure(&self->icm20948_states);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	3330      	adds	r3, #48	@ 0x30
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	f009 fc01 	bl	8015ce8 <inv_icm20948_init_structure>
	
#if (MEMS_CHIP == HW_ICM20948)
  /*force the usage of akm9916 for 20948*/
  inv_device_icm20948_init_aux_compass( self, INV_ICM20948_COMPASS_ID_AK09916, 0x0C);
 800c4e6:	220c      	movs	r2, #12
 800c4e8:	2103      	movs	r1, #3
 800c4ea:	68f8      	ldr	r0, [r7, #12]
 800c4ec:	f000 fa82 	bl	800c9f4 <inv_device_icm20948_init_aux_compass>

#endif
}
 800c4f0:	bf00      	nop
 800c4f2:	3728      	adds	r7, #40	@ 0x28
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}
 800c4f8:	0802867c 	.word	0x0802867c
 800c4fc:	200011d8 	.word	0x200011d8
 800c500:	0802868c 	.word	0x0802868c
 800c504:	0802dd60 	.word	0x0802dd60
 800c508:	08028694 	.word	0x08028694
 800c50c:	0802dd08 	.word	0x0802dd08

0800c510 <inv_device_icm20948_poll>:

int inv_device_icm20948_poll(void * context)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b084      	sub	sp, #16
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
  inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	60fb      	str	r3, [r7, #12]
  return inv_icm20948_poll_sensor(&self->icm20948_states, self, data_handler);
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	3330      	adds	r3, #48	@ 0x30
 800c520:	4a04      	ldr	r2, [pc, #16]	@ (800c534 <inv_device_icm20948_poll+0x24>)
 800c522:	68f9      	ldr	r1, [r7, #12]
 800c524:	4618      	mov	r0, r3
 800c526:	f00a f9d1 	bl	80168cc <inv_icm20948_poll_sensor>
 800c52a:	4603      	mov	r3, r0
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3710      	adds	r7, #16
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	0800cb5d 	.word	0x0800cb5d

0800c538 <inv_device_icm20948_whoami>:

int inv_device_icm20948_whoami(void * context, uint8_t * whoami)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b084      	sub	sp, #16
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
 800c540:	6039      	str	r1, [r7, #0]
  inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	60fb      	str	r3, [r7, #12]
  //assert(whoami);
  return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	3330      	adds	r3, #48	@ 0x30
 800c54a:	6839      	ldr	r1, [r7, #0]
 800c54c:	4618      	mov	r0, r3
 800c54e:	f009 fb73 	bl	8015c38 <inv_icm20948_get_whoami>
 800c552:	4603      	mov	r3, r0
}
 800c554:	4618      	mov	r0, r3
 800c556:	3710      	adds	r7, #16
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}

0800c55c <inv_device_icm20948_reset>:

int inv_device_icm20948_reset(void * context)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b084      	sub	sp, #16
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  int rc = 0;
 800c564:	2300      	movs	r3, #0
 800c566:	60fb      	str	r3, [r7, #12]
//todo  INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reseting device...");
  waitToPrint();
 800c568:	f7fe ff6e 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "[app_imu] Reseting IMU device....\r\n");
 800c56c:	4a23      	ldr	r2, [pc, #140]	@ (800c5fc <inv_device_icm20948_reset+0xa0>)
 800c56e:	2164      	movs	r1, #100	@ 0x64
 800c570:	4823      	ldr	r0, [pc, #140]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c572:	f7fe fe63 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800c576:	4822      	ldr	r0, [pc, #136]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c578:	f7f3 fe12 	bl	80001a0 <strlen>
 800c57c:	4603      	mov	r3, r0
 800c57e:	b2db      	uxtb	r3, r3
 800c580:	4619      	mov	r1, r3
 800c582:	481f      	ldr	r0, [pc, #124]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c584:	f7fe ff72 	bl	800b46c <huart2print>

  rc |= inv_device_icm20948_cleanup(context);
 800c588:	6878      	ldr	r0, [r7, #4]
 800c58a:	f000 f8bf 	bl	800c70c <inv_device_icm20948_cleanup>
 800c58e:	4602      	mov	r2, r0
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	4313      	orrs	r3, r2
 800c594:	60fb      	str	r3, [r7, #12]
  rc |= inv_device_icm20948_setup(context);
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f000 f838 	bl	800c60c <inv_device_icm20948_setup>
 800c59c:	4602      	mov	r2, r0
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	4313      	orrs	r3, r2
 800c5a2:	60fb      	str	r3, [r7, #12]
  if(rc != 0)
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d012      	beq.n	800c5d0 <inv_device_icm20948_reset+0x74>
  {
//todo    INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
    waitToPrint();
 800c5aa:	f7fe ff4d 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Error with IMU reset: RC returned  value = 0x%02x. \r\n", rc);
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	4a14      	ldr	r2, [pc, #80]	@ (800c604 <inv_device_icm20948_reset+0xa8>)
 800c5b2:	2164      	movs	r1, #100	@ 0x64
 800c5b4:	4812      	ldr	r0, [pc, #72]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c5b6:	f7fe fe41 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 800c5ba:	4811      	ldr	r0, [pc, #68]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c5bc:	f7f3 fdf0 	bl	80001a0 <strlen>
 800c5c0:	4603      	mov	r3, r0
 800c5c2:	b2db      	uxtb	r3, r3
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	480e      	ldr	r0, [pc, #56]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c5c8:	f7fe ff50 	bl	800b46c <huart2print>
    return rc;
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	e011      	b.n	800c5f4 <inv_device_icm20948_reset+0x98>
  }
  else
  {
    waitToPrint();
 800c5d0:	f7fe ff3a 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "IMU reset done: RC returned  value = 0x%02x. \r\n", rc);
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	4a0c      	ldr	r2, [pc, #48]	@ (800c608 <inv_device_icm20948_reset+0xac>)
 800c5d8:	2164      	movs	r1, #100	@ 0x64
 800c5da:	4809      	ldr	r0, [pc, #36]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c5dc:	f7fe fe2e 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 800c5e0:	4807      	ldr	r0, [pc, #28]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c5e2:	f7f3 fddd 	bl	80001a0 <strlen>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	b2db      	uxtb	r3, r3
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	4804      	ldr	r0, [pc, #16]	@ (800c600 <inv_device_icm20948_reset+0xa4>)
 800c5ee:	f7fe ff3d 	bl	800b46c <huart2print>
  }
  return 0;
 800c5f2:	2300      	movs	r3, #0
}
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	3710      	adds	r7, #16
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}
 800c5fc:	080286c0 	.word	0x080286c0
 800c600:	200011d8 	.word	0x200011d8
 800c604:	080286e4 	.word	0x080286e4
 800c608:	0802871c 	.word	0x0802871c

0800c60c <inv_device_icm20948_setup>:

int inv_device_icm20948_setup(void * context)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b084      	sub	sp, #16
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  int rc = 0;
 800c614:	2300      	movs	r3, #0
 800c616:	60fb      	str	r3, [r7, #12]
  inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	60bb      	str	r3, [r7, #8]

  /* Setup accel and gyro mounting matrix and associated angle for current board */
  inv_icm20948_init_matrix(&self->icm20948_states);
 800c61c:	68bb      	ldr	r3, [r7, #8]
 800c61e:	3330      	adds	r3, #48	@ 0x30
 800c620:	4618      	mov	r0, r3
 800c622:	f009 fb19 	bl	8015c58 <inv_icm20948_init_matrix>

  /* set default power mode */

  waitToPrint();
 800c626:	f7fe ff0f 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "Initialize lower driver.\r\n");
 800c62a:	4a33      	ldr	r2, [pc, #204]	@ (800c6f8 <inv_device_icm20948_setup+0xec>)
 800c62c:	2164      	movs	r1, #100	@ 0x64
 800c62e:	4833      	ldr	r0, [pc, #204]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c630:	f7fe fe04 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800c634:	4831      	ldr	r0, [pc, #196]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c636:	f7f3 fdb3 	bl	80001a0 <strlen>
 800c63a:	4603      	mov	r3, r0
 800c63c:	b2db      	uxtb	r3, r3
 800c63e:	4619      	mov	r1, r3
 800c640:	482e      	ldr	r0, [pc, #184]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c642:	f7fe ff13 	bl	800b46c <huart2print>

  if ((rc = inv_icm20948_initialize(&self->icm20948_states, self->dmp3_image, self->dmp3_image_size)) != 0)
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	f8d3 1528 	ldr.w	r1, [r3, #1320]	@ 0x528
 800c652:	68bb      	ldr	r3, [r7, #8]
 800c654:	f8d3 352c 	ldr.w	r3, [r3, #1324]	@ 0x52c
 800c658:	461a      	mov	r2, r3
 800c65a:	f009 fb76 	bl	8015d4a <inv_icm20948_initialize>
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d130      	bne.n	800c6c8 <inv_device_icm20948_setup+0xbc>
  {
    goto error;
  }
  waitToPrint();
 800c666:	f7fe feef 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "Initialize auxiliary sensors\r\n");
 800c66a:	4a25      	ldr	r2, [pc, #148]	@ (800c700 <inv_device_icm20948_setup+0xf4>)
 800c66c:	2164      	movs	r1, #100	@ 0x64
 800c66e:	4823      	ldr	r0, [pc, #140]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c670:	f7fe fde4 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800c674:	4821      	ldr	r0, [pc, #132]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c676:	f7f3 fd93 	bl	80001a0 <strlen>
 800c67a:	4603      	mov	r3, r0
 800c67c:	b2db      	uxtb	r3, r3
 800c67e:	4619      	mov	r1, r3
 800c680:	481e      	ldr	r0, [pc, #120]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c682:	f7fe fef3 	bl	800b46c <huart2print>
  /* Initialize auxiliary sensors */
  inv_icm20948_initialize_auxiliary(&self->icm20948_states);
 800c686:	68bb      	ldr	r3, [r7, #8]
 800c688:	3330      	adds	r3, #48	@ 0x30
 800c68a:	4618      	mov	r0, r3
 800c68c:	f009 fe88 	bl	80163a0 <inv_icm20948_initialize_auxiliary>
  inv_icm20948_init_scale(&self->icm20948_states);
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	3330      	adds	r3, #48	@ 0x30
 800c694:	4618      	mov	r0, r3
 800c696:	f009 fb7f 	bl	8015d98 <inv_icm20948_init_scale>
  /* re-initialise base state structure */
  inv_icm20948_init_structure(&self->icm20948_states);
 800c69a:	68bb      	ldr	r3, [r7, #8]
 800c69c:	3330      	adds	r3, #48	@ 0x30
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f009 fb22 	bl	8015ce8 <inv_icm20948_init_structure>
  /* we should be good to go ! */
  waitToPrint();
 800c6a4:	f7fe fed0 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "We're good to go !\r\n");
 800c6a8:	4a16      	ldr	r2, [pc, #88]	@ (800c704 <inv_device_icm20948_setup+0xf8>)
 800c6aa:	2164      	movs	r1, #100	@ 0x64
 800c6ac:	4813      	ldr	r0, [pc, #76]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c6ae:	f7fe fdc5 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800c6b2:	4812      	ldr	r0, [pc, #72]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c6b4:	f7f3 fd74 	bl	80001a0 <strlen>
 800c6b8:	4603      	mov	r3, r0
 800c6ba:	b2db      	uxtb	r3, r3
 800c6bc:	4619      	mov	r1, r3
 800c6be:	480f      	ldr	r0, [pc, #60]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c6c0:	f7fe fed4 	bl	800b46c <huart2print>
  return 0;
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	e012      	b.n	800c6ee <inv_device_icm20948_setup+0xe2>
    goto error;
 800c6c8:	bf00      	nop
error:
  waitToPrint();
 800c6ca:	f7fe febd 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "Error %d while setting-up device.\r\n", rc);
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	4a0d      	ldr	r2, [pc, #52]	@ (800c708 <inv_device_icm20948_setup+0xfc>)
 800c6d2:	2164      	movs	r1, #100	@ 0x64
 800c6d4:	4809      	ldr	r0, [pc, #36]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c6d6:	f7fe fdb1 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 800c6da:	4808      	ldr	r0, [pc, #32]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c6dc:	f7f3 fd60 	bl	80001a0 <strlen>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	b2db      	uxtb	r3, r3
 800c6e4:	4619      	mov	r1, r3
 800c6e6:	4805      	ldr	r0, [pc, #20]	@ (800c6fc <inv_device_icm20948_setup+0xf0>)
 800c6e8:	f7fe fec0 	bl	800b46c <huart2print>
  return rc;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
}
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	3710      	adds	r7, #16
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	bd80      	pop	{r7, pc}
 800c6f6:	bf00      	nop
 800c6f8:	0802874c 	.word	0x0802874c
 800c6fc:	200011d8 	.word	0x200011d8
 800c700:	08028768 	.word	0x08028768
 800c704:	08028788 	.word	0x08028788
 800c708:	080287a0 	.word	0x080287a0

0800c70c <inv_device_icm20948_cleanup>:

int inv_device_icm20948_cleanup(void * context)
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b084      	sub	sp, #16
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
	int i = 0;
 800c714:	2300      	movs	r3, #0
 800c716:	60fb      	str	r3, [r7, #12]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	60bb      	str	r3, [r7, #8]

	/* Disable all supported sensors */
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 800c71c:	2300      	movs	r3, #0
 800c71e:	60fb      	str	r3, [r7, #12]
 800c720:	e00e      	b.n	800c740 <inv_device_icm20948_cleanup+0x34>
		if (inv_device_icm20948_ping_sensor(context, i) == 0)
 800c722:	68f9      	ldr	r1, [r7, #12]
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	f000 f877 	bl	800c818 <inv_device_icm20948_ping_sensor>
 800c72a:	4603      	mov	r3, r0
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d104      	bne.n	800c73a <inv_device_icm20948_cleanup+0x2e>
			inv_device_icm20948_enable_sensor(context, i, 0);
 800c730:	2200      	movs	r2, #0
 800c732:	68f9      	ldr	r1, [r7, #12]
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f000 f8c4 	bl	800c8c2 <inv_device_icm20948_enable_sensor>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	3301      	adds	r3, #1
 800c73e:	60fb      	str	r3, [r7, #12]
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	2b40      	cmp	r3, #64	@ 0x40
 800c744:	dded      	ble.n	800c722 <inv_device_icm20948_cleanup+0x16>
	}	
	
	return inv_icm20948_soft_reset(&self->icm20948_states);
 800c746:	68bb      	ldr	r3, [r7, #8]
 800c748:	3330      	adds	r3, #48	@ 0x30
 800c74a:	4618      	mov	r0, r3
 800c74c:	f009 fe3e 	bl	80163cc <inv_icm20948_soft_reset>
 800c750:	4603      	mov	r3, r0
}
 800c752:	4618      	mov	r0, r3
 800c754:	3710      	adds	r7, #16
 800c756:	46bd      	mov	sp, r7
 800c758:	bd80      	pop	{r7, pc}

0800c75a <inv_device_icm20948_load>:

int inv_device_icm20948_load(void * context, int what,
		const uint8_t * image, uint32_t size, inv_bool_t verify, inv_bool_t force)
{
 800c75a:	b580      	push	{r7, lr}
 800c75c:	b086      	sub	sp, #24
 800c75e:	af00      	add	r7, sp, #0
 800c760:	60f8      	str	r0, [r7, #12]
 800c762:	60b9      	str	r1, [r7, #8]
 800c764:	607a      	str	r2, [r7, #4]
 800c766:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	617b      	str	r3, [r7, #20]
	(void)what;
	(void)verify;
	(void)force;

	return inv_icm20948_load(&self->icm20948_states, image, size);
 800c76c:	697b      	ldr	r3, [r7, #20]
 800c76e:	3330      	adds	r3, #48	@ 0x30
 800c770:	683a      	ldr	r2, [r7, #0]
 800c772:	b292      	uxth	r2, r2
 800c774:	6879      	ldr	r1, [r7, #4]
 800c776:	4618      	mov	r0, r3
 800c778:	f009 fec9 	bl	801650e <inv_icm20948_load>
 800c77c:	4603      	mov	r3, r0
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3718      	adds	r7, #24
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}

0800c786 <inv_device_icm20948_self_test>:

int inv_device_icm20948_self_test(void * context, int sensor)
{
 800c786:	b580      	push	{r7, lr}
 800c788:	b084      	sub	sp, #16
 800c78a:	af00      	add	r7, sp, #0
 800c78c:	6078      	str	r0, [r7, #4]
 800c78e:	6039      	str	r1, [r7, #0]
  inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	60bb      	str	r3, [r7, #8]
  int rc;
  if(inv_device_icm20948_ping_sensor(context, sensor) != 0)
 800c794:	6839      	ldr	r1, [r7, #0]
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f000 f83e 	bl	800c818 <inv_device_icm20948_ping_sensor>
 800c79c:	4603      	mov	r3, r0
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d002      	beq.n	800c7a8 <inv_device_icm20948_self_test+0x22>
  return INV_ERROR_BAD_ARG;
 800c7a2:	f06f 030a 	mvn.w	r3, #10
 800c7a6:	e033      	b.n	800c810 <inv_device_icm20948_self_test+0x8a>
  if((sensor != INV_SENSOR_TYPE_RAW_ACCELEROMETER) &&
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	2b20      	cmp	r3, #32
 800c7ac:	d00e      	beq.n	800c7cc <inv_device_icm20948_self_test+0x46>
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	2b01      	cmp	r3, #1
 800c7b2:	d00b      	beq.n	800c7cc <inv_device_icm20948_self_test+0x46>
     (sensor != INV_SENSOR_TYPE_ACCELEROMETER) &&
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	2b21      	cmp	r3, #33	@ 0x21
 800c7b8:	d008      	beq.n	800c7cc <inv_device_icm20948_self_test+0x46>
     (sensor != INV_SENSOR_TYPE_RAW_GYROSCOPE) &&
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	2b04      	cmp	r3, #4
 800c7be:	d005      	beq.n	800c7cc <inv_device_icm20948_self_test+0x46>
     (sensor != INV_SENSOR_TYPE_GYROSCOPE) &&
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	2b02      	cmp	r3, #2
 800c7c4:	d002      	beq.n	800c7cc <inv_device_icm20948_self_test+0x46>
     (sensor != INV_SENSOR_TYPE_MAGNETOMETER))
   //(sensor != INV_SENSOR_TYPE_RAW_MAGNETOMETER) AxL add rawmag
  {
    return INV_ERROR_BAD_ARG;
 800c7c6:	f06f 030a 	mvn.w	r3, #10
 800c7ca:	e021      	b.n	800c810 <inv_device_icm20948_self_test+0x8a>
  }
  if(self->icm20948_states.selftest_done)
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d001      	beq.n	800c7da <inv_device_icm20948_self_test+0x54>
  {
//todo    INV_MSG(INV_MSG_LEVEL_WARNING, "Self-test already ran once!");
    return INV_ERROR_SUCCESS;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	e01a      	b.n	800c810 <inv_device_icm20948_self_test+0x8a>
  }
  /* Reset the device in case the self-test doesn't run at start */
  inv_device_icm20948_cleanup(context);
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f7ff ff96 	bl	800c70c <inv_device_icm20948_cleanup>
  if((inv_icm20948_run_selftest(&self->icm20948_states) & INV_ICM20948_SELF_TEST_OK) == INV_ICM20948_SELF_TEST_OK)
 800c7e0:	68bb      	ldr	r3, [r7, #8]
 800c7e2:	3330      	adds	r3, #48	@ 0x30
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f009 f859 	bl	801589c <inv_icm20948_run_selftest>
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	f003 0307 	and.w	r3, r3, #7
 800c7f0:	2b07      	cmp	r3, #7
 800c7f2:	d106      	bne.n	800c802 <inv_device_icm20948_self_test+0x7c>
  {
    self->icm20948_states.selftest_done = 1;
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	2201      	movs	r2, #1
 800c7f8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
    rc = 0;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	60fb      	str	r3, [r7, #12]
 800c800:	e002      	b.n	800c808 <inv_device_icm20948_self_test+0x82>
  }
  else
  {
    rc = INV_ERROR;
 800c802:	f04f 33ff 	mov.w	r3, #4294967295
 800c806:	60fb      	str	r3, [r7, #12]
  }
  /* It's advised to re-init the device after self-test for normal use */
  inv_device_icm20948_reset(context);
 800c808:	6878      	ldr	r0, [r7, #4]
 800c80a:	f7ff fea7 	bl	800c55c <inv_device_icm20948_reset>
  return rc;
 800c80e:	68fb      	ldr	r3, [r7, #12]
}
 800c810:	4618      	mov	r0, r3
 800c812:	3710      	adds	r7, #16
 800c814:	46bd      	mov	sp, r7
 800c816:	bd80      	pop	{r7, pc}

0800c818 <inv_device_icm20948_ping_sensor>:

int inv_device_icm20948_ping_sensor(void * context, int sensor)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b084      	sub	sp, #16
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
 800c820:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	60fb      	str	r3, [r7, #12]
	
	/* HW sensors */
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	2b20      	cmp	r3, #32
 800c82a:	d029      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	2b21      	cmp	r3, #33	@ 0x21
 800c830:	d026      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_RAW_GYROSCOPE) ||
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	2b0f      	cmp	r3, #15
 800c836:	d023      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	2b01      	cmp	r3, #1
 800c83c:	d020      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_ACCELEROMETER) ||
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	2b04      	cmp	r3, #4
 800c842:	d01d      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GYROSCOPE) ||
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	2b10      	cmp	r3, #16
 800c848:	d01a      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_UNCAL_GYROSCOPE) ||
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	2b11      	cmp	r3, #17
 800c84e:	d017      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_SMD) ||
 800c850:	683b      	ldr	r3, [r7, #0]
 800c852:	2b12      	cmp	r3, #18
 800c854:	d014      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_DETECTOR) ||
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	2b13      	cmp	r3, #19
 800c85a:	d011      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_COUNTER) ||
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	2b1c      	cmp	r3, #28
 800c860:	d00e      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_B2S) ||
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	2b19      	cmp	r3, #25
 800c866:	d00b      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_PICK_UP_GESTURE) ||
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	2b1a      	cmp	r3, #26
 800c86c:	d008      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_BAC) ||
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	2b09      	cmp	r3, #9
 800c872:	d005      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GRAVITY) ||
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	2b0a      	cmp	r3, #10
 800c878:	d002      	beq.n	800c880 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_LINEAR_ACCELERATION) ||
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	2b16      	cmp	r3, #22
 800c87e:	d101      	bne.n	800c884 <inv_device_icm20948_ping_sensor+0x6c>
	    (sensor == INV_SENSOR_TYPE_TILT_DETECTOR) ) {
		return 0;
 800c880:	2300      	movs	r3, #0
 800c882:	e01a      	b.n	800c8ba <inv_device_icm20948_ping_sensor+0xa2>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	2b02      	cmp	r3, #2
 800c888:	d00b      	beq.n	800c8a2 <inv_device_icm20948_ping_sensor+0x8a>
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	2b0e      	cmp	r3, #14
 800c88e:	d008      	beq.n	800c8a2 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_UNCAL_MAGNETOMETER) ||
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	2b14      	cmp	r3, #20
 800c894:	d005      	beq.n	800c8a2 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR) ||
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	2b03      	cmp	r3, #3
 800c89a:	d002      	beq.n	800c8a2 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_ORIENTATION) ||
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	2b0b      	cmp	r3, #11
 800c8a0:	d109      	bne.n	800c8b6 <inv_device_icm20948_ping_sensor+0x9e>
	           (sensor == INV_SENSOR_TYPE_ROTATION_VECTOR) ) {
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	3330      	adds	r3, #48	@ 0x30
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	f001 fa96 	bl	800ddd8 <inv_icm20948_compass_isconnected>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d001      	beq.n	800c8b6 <inv_device_icm20948_ping_sensor+0x9e>
			return 0;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	e001      	b.n	800c8ba <inv_device_icm20948_ping_sensor+0xa2>
	}

	return INV_ERROR_BAD_ARG;
 800c8b6:	f06f 030a 	mvn.w	r3, #10
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	3710      	adds	r7, #16
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	bd80      	pop	{r7, pc}

0800c8c2 <inv_device_icm20948_enable_sensor>:

int inv_device_icm20948_enable_sensor(void * context, int sensor, inv_bool_t en)
{
 800c8c2:	b590      	push	{r4, r7, lr}
 800c8c4:	b087      	sub	sp, #28
 800c8c6:	af00      	add	r7, sp, #0
 800c8c8:	60f8      	str	r0, [r7, #12]
 800c8ca:	60b9      	str	r1, [r7, #8]
 800c8cc:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	617b      	str	r3, [r7, #20]

	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 800c8d2:	697b      	ldr	r3, [r7, #20]
 800c8d4:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800c8d8:	68b8      	ldr	r0, [r7, #8]
 800c8da:	f7ff fc5d 	bl	800c198 <idd_sensortype_2_driver>
 800c8de:	4603      	mov	r3, r0
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	4619      	mov	r1, r3
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	f009 fd85 	bl	80163f4 <inv_icm20948_enable_sensor>
 800c8ea:	4603      	mov	r3, r0
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	371c      	adds	r7, #28
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd90      	pop	{r4, r7, pc}

0800c8f4 <inv_device_icm20948_set_sensor_period_us>:

int inv_device_icm20948_set_sensor_period_us(void * context,
		int sensor, uint32_t period)
{
 800c8f4:	b590      	push	{r4, r7, lr}
 800c8f6:	b087      	sub	sp, #28
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	60f8      	str	r0, [r7, #12]
 800c8fc:	60b9      	str	r1, [r7, #8]
 800c8fe:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	617b      	str	r3, [r7, #20]

	/* convert period back to ms as this is what expects the driver for now */
	period /= 1000;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	4a0b      	ldr	r2, [pc, #44]	@ (800c934 <inv_device_icm20948_set_sensor_period_us+0x40>)
 800c908:	fba2 2303 	umull	r2, r3, r2, r3
 800c90c:	099b      	lsrs	r3, r3, #6
 800c90e:	607b      	str	r3, [r7, #4]

	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800c916:	68b8      	ldr	r0, [r7, #8]
 800c918:	f7ff fc3e 	bl	800c198 <idd_sensortype_2_driver>
 800c91c:	4603      	mov	r3, r0
 800c91e:	687a      	ldr	r2, [r7, #4]
 800c920:	4619      	mov	r1, r3
 800c922:	4620      	mov	r0, r4
 800c924:	f009 fd93 	bl	801644e <inv_icm20948_set_sensor_period>
 800c928:	4603      	mov	r3, r0
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	371c      	adds	r7, #28
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd90      	pop	{r4, r7, pc}
 800c932:	bf00      	nop
 800c934:	10624dd3 	.word	0x10624dd3

0800c938 <inv_device_icm20948_set_sensor_timeout>:

int inv_device_icm20948_set_sensor_timeout(void * context,
		int sensor, uint32_t period)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b086      	sub	sp, #24
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	60f8      	str	r0, [r7, #12]
 800c940:	60b9      	str	r1, [r7, #8]
 800c942:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	617b      	str	r3, [r7, #20]
	(void)sensor;

	return inv_icm20948_enable_batch_timeout(&self->icm20948_states, period);
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	3330      	adds	r3, #48	@ 0x30
 800c94c:	687a      	ldr	r2, [r7, #4]
 800c94e:	b292      	uxth	r2, r2
 800c950:	4611      	mov	r1, r2
 800c952:	4618      	mov	r0, r3
 800c954:	f009 fdb4 	bl	80164c0 <inv_icm20948_enable_batch_timeout>
 800c958:	4603      	mov	r3, r0
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3718      	adds	r7, #24
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}

0800c962 <inv_device_icm20948_set_sensor_mounting_matrix>:

int inv_device_icm20948_set_sensor_mounting_matrix(void * context,
		int sensor, const float matrix[9])
{
 800c962:	b590      	push	{r4, r7, lr}
 800c964:	b087      	sub	sp, #28
 800c966:	af00      	add	r7, sp, #0
 800c968:	60f8      	str	r0, [r7, #12]
 800c96a:	60b9      	str	r1, [r7, #8]
 800c96c:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	617b      	str	r3, [r7, #20]
	
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800c978:	68b8      	ldr	r0, [r7, #8]
 800c97a:	f7ff fc0d 	bl	800c198 <idd_sensortype_2_driver>
 800c97e:	4603      	mov	r3, r0
 800c980:	461a      	mov	r2, r3
 800c982:	6879      	ldr	r1, [r7, #4]
 800c984:	4620      	mov	r0, r4
 800c986:	f009 fc67 	bl	8016258 <inv_icm20948_set_matrix>
 800c98a:	4603      	mov	r3, r0
}
 800c98c:	4618      	mov	r0, r3
 800c98e:	371c      	adds	r7, #28
 800c990:	46bd      	mov	sp, r7
 800c992:	bd90      	pop	{r4, r7, pc}

0800c994 <inv_device_icm20948_write_mems_register>:

int inv_device_icm20948_write_mems_register(void * context, int sensor, uint16_t reg_addr,
		const void * data, unsigned size)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b086      	sub	sp, #24
 800c998:	af00      	add	r7, sp, #0
 800c99a:	60f8      	str	r0, [r7, #12]
 800c99c:	60b9      	str	r1, [r7, #8]
 800c99e:	603b      	str	r3, [r7, #0]
 800c9a0:	4613      	mov	r3, r2
 800c9a2:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 800c9a8:	697b      	ldr	r3, [r7, #20]
 800c9aa:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800c9ae:	88fb      	ldrh	r3, [r7, #6]
 800c9b0:	b2d9      	uxtb	r1, r3
 800c9b2:	6a3b      	ldr	r3, [r7, #32]
 800c9b4:	683a      	ldr	r2, [r7, #0]
 800c9b6:	f00b fad6 	bl	8017f66 <inv_icm20948_write_reg>
 800c9ba:	4603      	mov	r3, r0
}
 800c9bc:	4618      	mov	r0, r3
 800c9be:	3718      	adds	r7, #24
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}

0800c9c4 <inv_device_icm20948_read_mems_register>:

int inv_device_icm20948_read_mems_register(void * context, int sensor, uint16_t reg_addr,
		void * data, unsigned size)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b086      	sub	sp, #24
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	60f8      	str	r0, [r7, #12]
 800c9cc:	60b9      	str	r1, [r7, #8]
 800c9ce:	603b      	str	r3, [r7, #0]
 800c9d0:	4613      	mov	r3, r2
 800c9d2:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800c9de:	88fb      	ldrh	r3, [r7, #6]
 800c9e0:	b2d9      	uxtb	r1, r3
 800c9e2:	6a3b      	ldr	r3, [r7, #32]
 800c9e4:	683a      	ldr	r2, [r7, #0]
 800c9e6:	f00b faab 	bl	8017f40 <inv_icm20948_read_reg>
 800c9ea:	4603      	mov	r3, r0
}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	3718      	adds	r7, #24
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	bd80      	pop	{r7, pc}

0800c9f4 <inv_device_icm20948_init_aux_compass>:

void inv_device_icm20948_init_aux_compass(inv_device_icm20948_t * self,
	int aux_compass_id, uint8_t aux_compass_addr)
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b084      	sub	sp, #16
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	60f8      	str	r0, [r7, #12]
 800c9fc:	60b9      	str	r1, [r7, #8]
 800c9fe:	4613      	mov	r3, r2
 800ca00:	71fb      	strb	r3, [r7, #7]
	/* register auxiliary compass (assuming AK09911) */
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	3330      	adds	r3, #48	@ 0x30
 800ca06:	68ba      	ldr	r2, [r7, #8]
 800ca08:	b2d1      	uxtb	r1, r2
 800ca0a:	79fa      	ldrb	r2, [r7, #7]
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f000 fec9 	bl	800d7a4 <inv_icm20948_register_aux_compass>
			(enum inv_icm20948_compass_id)aux_compass_id, aux_compass_addr);
}
 800ca12:	bf00      	nop
 800ca14:	3710      	adds	r7, #16
 800ca16:	46bd      	mov	sp, r7
 800ca18:	bd80      	pop	{r7, pc}

0800ca1a <inv_device_icm20948_set_sensor_config>:

int inv_device_icm20948_set_sensor_config(void * context, int sensor, int setting,
		const void * value, unsigned size)
{
 800ca1a:	b590      	push	{r4, r7, lr}
 800ca1c:	b08b      	sub	sp, #44	@ 0x2c
 800ca1e:	af00      	add	r7, sp, #0
 800ca20:	60f8      	str	r0, [r7, #12]
 800ca22:	60b9      	str	r1, [r7, #8]
 800ca24:	607a      	str	r2, [r7, #4]
 800ca26:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	627b      	str	r3, [r7, #36]	@ 0x24
	int rc = 0;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	623b      	str	r3, [r7, #32]
	(void)size;
	
	switch (setting) {
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2b07      	cmp	r3, #7
 800ca34:	d034      	beq.n	800caa0 <inv_device_icm20948_set_sensor_config+0x86>
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2b07      	cmp	r3, #7
 800ca3a:	dc4a      	bgt.n	800cad2 <inv_device_icm20948_set_sensor_config+0xb8>
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	2b03      	cmp	r3, #3
 800ca40:	d039      	beq.n	800cab6 <inv_device_icm20948_set_sensor_config+0x9c>
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2b05      	cmp	r3, #5
 800ca46:	d144      	bne.n	800cad2 <inv_device_icm20948_set_sensor_config+0xb8>
		case INV_DEVICE_ICM20948_CONFIG_FSR : {
			int temp_bias[3];
			//In case FSR change, we save and apply new bias
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 800ca48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca4a:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800ca4e:	68b8      	ldr	r0, [r7, #8]
 800ca50:	f7ff fba2 	bl	800c198 <idd_sensortype_2_driver>
 800ca54:	4603      	mov	r3, r0
 800ca56:	4619      	mov	r1, r3
 800ca58:	f107 0314 	add.w	r3, r7, #20
 800ca5c:	461a      	mov	r2, r3
 800ca5e:	4620      	mov	r0, r4
 800ca60:	f009 fb1e 	bl	80160a0 <inv_icm20948_get_bias>
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800ca64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca66:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800ca6a:	68b8      	ldr	r0, [r7, #8]
 800ca6c:	f7ff fb94 	bl	800c198 <idd_sensortype_2_driver>
 800ca70:	4603      	mov	r3, r0
 800ca72:	683a      	ldr	r2, [r7, #0]
 800ca74:	4619      	mov	r1, r3
 800ca76:	4620      	mov	r0, r4
 800ca78:	f009 f99f 	bl	8015dba <inv_icm20948_set_fsr>
 800ca7c:	6238      	str	r0, [r7, #32]
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 800ca7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca80:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800ca84:	68b8      	ldr	r0, [r7, #8]
 800ca86:	f7ff fb87 	bl	800c198 <idd_sensortype_2_driver>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	f107 0314 	add.w	r3, r7, #20
 800ca92:	461a      	mov	r2, r3
 800ca94:	4620      	mov	r0, r4
 800ca96:	f009 fa71 	bl	8015f7c <inv_icm20948_set_bias>
			break;
 800ca9a:	bf00      	nop
				return -1;
			}*/
		default :
			return -1;
	}
	return rc;
 800ca9c:	6a3b      	ldr	r3, [r7, #32]
 800ca9e:	e01a      	b.n	800cad6 <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 800caa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caa2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	781b      	ldrb	r3, [r3, #0]
 800caaa:	4619      	mov	r1, r3
 800caac:	4610      	mov	r0, r2
 800caae:	f009 fb89 	bl	80161c4 <inv_icm20948_set_lowpower_or_highperformance>
 800cab2:	4603      	mov	r3, r0
 800cab4:	e00f      	b.n	800cad6 <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800cab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab8:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800cabc:	68b8      	ldr	r0, [r7, #8]
 800cabe:	f7ff fb6b 	bl	800c198 <idd_sensortype_2_driver>
 800cac2:	4603      	mov	r3, r0
 800cac4:	683a      	ldr	r2, [r7, #0]
 800cac6:	4619      	mov	r1, r3
 800cac8:	4620      	mov	r0, r4
 800caca:	f009 fa57 	bl	8015f7c <inv_icm20948_set_bias>
 800cace:	4603      	mov	r3, r0
 800cad0:	e001      	b.n	800cad6 <inv_device_icm20948_set_sensor_config+0xbc>
			return -1;
 800cad2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	372c      	adds	r7, #44	@ 0x2c
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd90      	pop	{r4, r7, pc}

0800cade <inv_device_icm20948_get_sensor_config>:

int inv_device_icm20948_get_sensor_config(void * context, int sensor, int setting,
		void *value_out, unsigned size)
{
 800cade:	b590      	push	{r4, r7, lr}
 800cae0:	b087      	sub	sp, #28
 800cae2:	af00      	add	r7, sp, #0
 800cae4:	60f8      	str	r0, [r7, #12]
 800cae6:	60b9      	str	r1, [r7, #8]
 800cae8:	607a      	str	r2, [r7, #4]
 800caea:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	617b      	str	r3, [r7, #20]
	(void)size;
	switch (setting) {
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2b07      	cmp	r3, #7
 800caf4:	d016      	beq.n	800cb24 <inv_device_icm20948_get_sensor_config+0x46>
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2b07      	cmp	r3, #7
 800cafa:	dc29      	bgt.n	800cb50 <inv_device_icm20948_get_sensor_config+0x72>
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2b03      	cmp	r3, #3
 800cb00:	d018      	beq.n	800cb34 <inv_device_icm20948_get_sensor_config+0x56>
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2b05      	cmp	r3, #5
 800cb06:	d123      	bne.n	800cb50 <inv_device_icm20948_get_sensor_config+0x72>
		case INV_DEVICE_ICM20948_CONFIG_FSR :
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800cb08:	697b      	ldr	r3, [r7, #20]
 800cb0a:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800cb0e:	68b8      	ldr	r0, [r7, #8]
 800cb10:	f7ff fb42 	bl	800c198 <idd_sensortype_2_driver>
 800cb14:	4603      	mov	r3, r0
 800cb16:	683a      	ldr	r2, [r7, #0]
 800cb18:	4619      	mov	r1, r3
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	f009 f9c0 	bl	8015ea0 <inv_icm20948_get_fsr>
 800cb20:	4603      	mov	r3, r0
 800cb22:	e017      	b.n	800cb54 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_POWER_MODE :
			return inv_icm20948_get_lowpower_or_highperformance(&self->icm20948_states, value_out);
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	3330      	adds	r3, #48	@ 0x30
 800cb28:	6839      	ldr	r1, [r7, #0]
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	f009 fb64 	bl	80161f8 <inv_icm20948_get_lowpower_or_highperformance>
 800cb30:	4603      	mov	r3, r0
 800cb32:	e00f      	b.n	800cb54 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_OFFSET :
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800cb34:	697b      	ldr	r3, [r7, #20]
 800cb36:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800cb3a:	68b8      	ldr	r0, [r7, #8]
 800cb3c:	f7ff fb2c 	bl	800c198 <idd_sensortype_2_driver>
 800cb40:	4603      	mov	r3, r0
 800cb42:	683a      	ldr	r2, [r7, #0]
 800cb44:	4619      	mov	r1, r3
 800cb46:	4620      	mov	r0, r4
 800cb48:	f009 faaa 	bl	80160a0 <inv_icm20948_get_bias>
 800cb4c:	4603      	mov	r3, r0
 800cb4e:	e001      	b.n	800cb54 <inv_device_icm20948_get_sensor_config+0x76>
		default :
			return -1;
 800cb50:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	371c      	adds	r7, #28
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd90      	pop	{r4, r7, pc}

0800cb5c <data_handler>:
/******************************************************************************/

static void data_handler(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp,
		const void * data, const void *arg)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b09e      	sub	sp, #120	@ 0x78
 800cb60:	af04      	add	r7, sp, #16
 800cb62:	60f8      	str	r0, [r7, #12]
 800cb64:	e9c7 2300 	strd	r2, r3, [r7]
 800cb68:	460b      	mov	r3, r1
 800cb6a:	72fb      	strb	r3, [r7, #11]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	667b      	str	r3, [r7, #100]	@ 0x64
	inv_sensor_event_t event;
	const int sensortype = idd_driver_2_sensortype(sensor);
 800cb70:	7afb      	ldrb	r3, [r7, #11]
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7ff fb8e 	bl	800c294 <idd_driver_2_sensortype>
 800cb78:	6638      	str	r0, [r7, #96]	@ 0x60
	
	if(build_sensor_event(self, sensortype, timestamp, data, arg, &event)) {
 800cb7a:	f107 0310 	add.w	r3, r7, #16
 800cb7e:	9302      	str	r3, [sp, #8]
 800cb80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb82:	9301      	str	r3, [sp, #4]
 800cb84:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cb86:	9300      	str	r3, [sp, #0]
 800cb88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb8c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800cb8e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800cb90:	f000 f906 	bl	800cda0 <build_sensor_event>
 800cb94:	4603      	mov	r3, r0
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d007      	beq.n	800cbaa <data_handler+0x4e>
		inv_sensor_listener_notify(self->base.listener, &event);
 800cb9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb9c:	689b      	ldr	r3, [r3, #8]
 800cb9e:	f107 0210 	add.w	r2, r7, #16
 800cba2:	4611      	mov	r1, r2
 800cba4:	4618      	mov	r0, r3
 800cba6:	f7ff fab6 	bl	800c116 <inv_sensor_listener_notify>
	}
}
 800cbaa:	bf00      	nop
 800cbac:	3768      	adds	r7, #104	@ 0x68
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}
	...

0800cbb4 <build_sensor_event_data>:

static inv_bool_t build_sensor_event_data(inv_device_icm20948_t * self, 
		uint8_t sensortype, const void * data, const void *arg, 
		inv_sensor_event_t * event)
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b08a      	sub	sp, #40	@ 0x28
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	60f8      	str	r0, [r7, #12]
 800cbbc:	607a      	str	r2, [r7, #4]
 800cbbe:	603b      	str	r3, [r7, #0]
 800cbc0:	460b      	mov	r3, r1
 800cbc2:	72fb      	strb	r3, [r7, #11]
	float raw_bias_data[6];
	(void)self;

	switch(sensortype) {
 800cbc4:	7afb      	ldrb	r3, [r7, #11]
 800cbc6:	3b01      	subs	r3, #1
 800cbc8:	2b20      	cmp	r3, #32
 800cbca:	f200 80e1 	bhi.w	800cd90 <build_sensor_event_data+0x1dc>
 800cbce:	a201      	add	r2, pc, #4	@ (adr r2, 800cbd4 <build_sensor_event_data+0x20>)
 800cbd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbd4:	0800ccef 	.word	0x0800ccef
 800cbd8:	0800cd09 	.word	0x0800cd09
 800cbdc:	0800cd71 	.word	0x0800cd71
 800cbe0:	0800ccd5 	.word	0x0800ccd5
 800cbe4:	0800cd91 	.word	0x0800cd91
 800cbe8:	0800cd91 	.word	0x0800cd91
 800cbec:	0800cd91 	.word	0x0800cd91
 800cbf0:	0800cd91 	.word	0x0800cd91
 800cbf4:	0800ccef 	.word	0x0800ccef
 800cbf8:	0800ccef 	.word	0x0800ccef
 800cbfc:	0800cd23 	.word	0x0800cd23
 800cc00:	0800cd91 	.word	0x0800cd91
 800cc04:	0800cd91 	.word	0x0800cd91
 800cc08:	0800cc97 	.word	0x0800cc97
 800cc0c:	0800cd3d 	.word	0x0800cd3d
 800cc10:	0800cc59 	.word	0x0800cc59
 800cc14:	0800cd59 	.word	0x0800cd59
 800cc18:	0800cd59 	.word	0x0800cd59
 800cc1c:	0800cd61 	.word	0x0800cd61
 800cc20:	0800cd23 	.word	0x0800cd23
 800cc24:	0800cd91 	.word	0x0800cd91
 800cc28:	0800cd59 	.word	0x0800cd59
 800cc2c:	0800cd91 	.word	0x0800cd91
 800cc30:	0800cd91 	.word	0x0800cd91
 800cc34:	0800cd59 	.word	0x0800cd59
 800cc38:	0800cd4d 	.word	0x0800cd4d
 800cc3c:	0800cd91 	.word	0x0800cd91
 800cc40:	0800cd59 	.word	0x0800cd59
 800cc44:	0800cd91 	.word	0x0800cd91
 800cc48:	0800cd91 	.word	0x0800cd91
 800cc4c:	0800cd91 	.word	0x0800cd91
 800cc50:	0800cd81 	.word	0x0800cd81
 800cc54:	0800cd81 	.word	0x0800cd81
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 800cc58:	f107 0310 	add.w	r3, r7, #16
 800cc5c:	2218      	movs	r2, #24
 800cc5e:	6879      	ldr	r1, [r7, #4]
 800cc60:	4618      	mov	r0, r3
 800cc62:	f016 ffc4 	bl	8023bee <memcpy>
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 800cc66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc68:	3310      	adds	r3, #16
 800cc6a:	f107 0110 	add.w	r1, r7, #16
 800cc6e:	220c      	movs	r2, #12
 800cc70:	4618      	mov	r0, r3
 800cc72:	f016 ffbc 	bl	8023bee <memcpy>
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 800cc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc78:	f103 001c 	add.w	r0, r3, #28
 800cc7c:	f107 0310 	add.w	r3, r7, #16
 800cc80:	330c      	adds	r3, #12
 800cc82:	220c      	movs	r2, #12
 800cc84:	4619      	mov	r1, r3
 800cc86:	f016 ffb2 	bl	8023bee <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800cc8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc8c:	3328      	adds	r3, #40	@ 0x28
 800cc8e:	683a      	ldr	r2, [r7, #0]
 800cc90:	7812      	ldrb	r2, [r2, #0]
 800cc92:	701a      	strb	r2, [r3, #0]
		break;
 800cc94:	e07e      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 800cc96:	f107 0310 	add.w	r3, r7, #16
 800cc9a:	2218      	movs	r2, #24
 800cc9c:	6879      	ldr	r1, [r7, #4]
 800cc9e:	4618      	mov	r0, r3
 800cca0:	f016 ffa5 	bl	8023bee <memcpy>
		memcpy(event->data.mag.vect, &raw_bias_data[0], sizeof(event->data.mag.vect));
 800cca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cca6:	3310      	adds	r3, #16
 800cca8:	f107 0110 	add.w	r1, r7, #16
 800ccac:	220c      	movs	r2, #12
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f016 ff9d 	bl	8023bee <memcpy>
		memcpy(event->data.mag.bias, &raw_bias_data[3], sizeof(event->data.mag.bias));
 800ccb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccb6:	f103 001c 	add.w	r0, r3, #28
 800ccba:	f107 0310 	add.w	r3, r7, #16
 800ccbe:	330c      	adds	r3, #12
 800ccc0:	220c      	movs	r2, #12
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	f016 ff93 	bl	8023bee <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800ccc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccca:	3328      	adds	r3, #40	@ 0x28
 800cccc:	683a      	ldr	r2, [r7, #0]
 800ccce:	7812      	ldrb	r2, [r2, #0]
 800ccd0:	701a      	strb	r2, [r3, #0]
		break;
 800ccd2:	e05f      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GYROSCOPE:
		memcpy(event->data.gyr.vect, data, sizeof(event->data.gyr.vect));
 800ccd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccd6:	3310      	adds	r3, #16
 800ccd8:	220c      	movs	r2, #12
 800ccda:	6879      	ldr	r1, [r7, #4]
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f016 ff86 	bl	8023bee <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800cce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce4:	3328      	adds	r3, #40	@ 0x28
 800cce6:	683a      	ldr	r2, [r7, #0]
 800cce8:	7812      	ldrb	r2, [r2, #0]
 800ccea:	701a      	strb	r2, [r3, #0]
		break;
 800ccec:	e052      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GRAVITY:
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
	case INV_SENSOR_TYPE_ACCELEROMETER:
		memcpy(event->data.acc.vect, data, sizeof(event->data.acc.vect));
 800ccee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccf0:	3310      	adds	r3, #16
 800ccf2:	220c      	movs	r2, #12
 800ccf4:	6879      	ldr	r1, [r7, #4]
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f016 ff79 	bl	8023bee <memcpy>
		memcpy(&(event->data.acc.accuracy_flag), arg, sizeof(event->data.acc.accuracy_flag));
 800ccfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfe:	3328      	adds	r3, #40	@ 0x28
 800cd00:	683a      	ldr	r2, [r7, #0]
 800cd02:	7812      	ldrb	r2, [r2, #0]
 800cd04:	701a      	strb	r2, [r3, #0]
		break;
 800cd06:	e045      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_MAGNETOMETER:
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 800cd08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd0a:	3310      	adds	r3, #16
 800cd0c:	220c      	movs	r2, #12
 800cd0e:	6879      	ldr	r1, [r7, #4]
 800cd10:	4618      	mov	r0, r3
 800cd12:	f016 ff6c 	bl	8023bee <memcpy>
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 800cd16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd18:	3328      	adds	r3, #40	@ 0x28
 800cd1a:	683a      	ldr	r2, [r7, #0]
 800cd1c:	7812      	ldrb	r2, [r2, #0]
 800cd1e:	701a      	strb	r2, [r3, #0]
		break;
 800cd20:	e038      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
	case INV_SENSOR_TYPE_ROTATION_VECTOR:
		memcpy(&(event->data.quaternion.accuracy), arg, sizeof(event->data.quaternion.accuracy));
 800cd22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd24:	3320      	adds	r3, #32
 800cd26:	683a      	ldr	r2, [r7, #0]
 800cd28:	6812      	ldr	r2, [r2, #0]
 800cd2a:	601a      	str	r2, [r3, #0]
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 800cd2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd2e:	3310      	adds	r3, #16
 800cd30:	2210      	movs	r2, #16
 800cd32:	6879      	ldr	r1, [r7, #4]
 800cd34:	4618      	mov	r0, r3
 800cd36:	f016 ff5a 	bl	8023bee <memcpy>
		break;
 800cd3a:	e02b      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 800cd3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd3e:	3310      	adds	r3, #16
 800cd40:	2210      	movs	r2, #16
 800cd42:	6879      	ldr	r1, [r7, #4]
 800cd44:	4618      	mov	r0, r3
 800cd46:	f016 ff52 	bl	8023bee <memcpy>
		break;
 800cd4a:	e023      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_BAC:
		memcpy(&(event->data.bac.event), data, sizeof(event->data.bac.event));
 800cd4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd4e:	3310      	adds	r3, #16
 800cd50:	687a      	ldr	r2, [r7, #4]
 800cd52:	6812      	ldr	r2, [r2, #0]
 800cd54:	601a      	str	r2, [r3, #0]
		break;
 800cd56:	e01d      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:
	case INV_SENSOR_TYPE_TILT_DETECTOR:
	case INV_SENSOR_TYPE_STEP_DETECTOR:
	case INV_SENSOR_TYPE_SMD:
	case INV_SENSOR_TYPE_B2S:
		event->data.event = true;
 800cd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	611a      	str	r2, [r3, #16]
		break;
 800cd5e:	e019      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_STEP_COUNTER:
		memcpy(&(event->data.step.count), data, sizeof(event->data.step.count));
 800cd60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd62:	3310      	adds	r3, #16
 800cd64:	2208      	movs	r2, #8
 800cd66:	6879      	ldr	r1, [r7, #4]
 800cd68:	4618      	mov	r0, r3
 800cd6a:	f016 ff40 	bl	8023bee <memcpy>
		break;
 800cd6e:	e011      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_ORIENTATION:
		//we just want to copy x,y,z from orientation data
		memcpy(&(event->data.orientation), data, 3*sizeof(float));
 800cd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd72:	3310      	adds	r3, #16
 800cd74:	220c      	movs	r2, #12
 800cd76:	6879      	ldr	r1, [r7, #4]
 800cd78:	4618      	mov	r0, r3
 800cd7a:	f016 ff38 	bl	8023bee <memcpy>
		break;
 800cd7e:	e009      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:
		memcpy(event->data.raw3d.vect, data, sizeof(event->data.raw3d.vect));
 800cd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd82:	3310      	adds	r3, #16
 800cd84:	220c      	movs	r2, #12
 800cd86:	6879      	ldr	r1, [r7, #4]
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f016 ff30 	bl	8023bee <memcpy>
		break;
 800cd8e:	e001      	b.n	800cd94 <build_sensor_event_data+0x1e0>
	default:
		return false;
 800cd90:	2300      	movs	r3, #0
 800cd92:	e000      	b.n	800cd96 <build_sensor_event_data+0x1e2>
	}

	return true;
 800cd94:	2301      	movs	r3, #1
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	3728      	adds	r7, #40	@ 0x28
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}
 800cd9e:	bf00      	nop

0800cda0 <build_sensor_event>:

static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b086      	sub	sp, #24
 800cda4:	af02      	add	r7, sp, #8
 800cda6:	60f8      	str	r0, [r7, #12]
 800cda8:	60b9      	str	r1, [r7, #8]
 800cdaa:	e9c7 2300 	strd	r2, r3, [r7]
	assert(event);
 800cdae:	6a3b      	ldr	r3, [r7, #32]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d106      	bne.n	800cdc2 <build_sensor_event+0x22>
 800cdb4:	4b14      	ldr	r3, [pc, #80]	@ (800ce08 <build_sensor_event+0x68>)
 800cdb6:	4a15      	ldr	r2, [pc, #84]	@ (800ce0c <build_sensor_event+0x6c>)
 800cdb8:	f240 213a 	movw	r1, #570	@ 0x23a
 800cdbc:	4814      	ldr	r0, [pc, #80]	@ (800ce10 <build_sensor_event+0x70>)
 800cdbe:	f016 f9b5 	bl	802312c <__assert_func>

	memset(event, 0, sizeof(*event));
 800cdc2:	2250      	movs	r2, #80	@ 0x50
 800cdc4:	2100      	movs	r1, #0
 800cdc6:	6a38      	ldr	r0, [r7, #32]
 800cdc8:	f016 fe78 	bl	8023abc <memset>

	(void)self;

	if(!build_sensor_event_data(self, sensorid, data, arg, event)) {
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	b2d9      	uxtb	r1, r3
 800cdd0:	6a3b      	ldr	r3, [r7, #32]
 800cdd2:	9300      	str	r3, [sp, #0]
 800cdd4:	69fb      	ldr	r3, [r7, #28]
 800cdd6:	69ba      	ldr	r2, [r7, #24]
 800cdd8:	68f8      	ldr	r0, [r7, #12]
 800cdda:	f7ff feeb 	bl	800cbb4 <build_sensor_event_data>
 800cdde:	4603      	mov	r3, r0
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d101      	bne.n	800cde8 <build_sensor_event+0x48>
//todo		INV_MSG(INV_MSG_LEVEL_WARNING, "Unexpected sensor id %d. Data Ignored.", sensorid);
		return false;
 800cde4:	2300      	movs	r3, #0
 800cde6:	e00b      	b.n	800ce00 <build_sensor_event+0x60>
	}

	/* finish up building event */
	event->sensor	= sensorid;
 800cde8:	68ba      	ldr	r2, [r7, #8]
 800cdea:	6a3b      	ldr	r3, [r7, #32]
 800cdec:	601a      	str	r2, [r3, #0]
	event->timestamp = timestamp;
 800cdee:	6a39      	ldr	r1, [r7, #32]
 800cdf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cdf4:	e9c1 2302 	strd	r2, r3, [r1, #8]
	event->status	= INV_SENSOR_STATUS_DATA_UPDATED;
 800cdf8:	6a3b      	ldr	r3, [r7, #32]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	605a      	str	r2, [r3, #4]

	return true;
 800cdfe:	2301      	movs	r3, #1
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3710      	adds	r7, #16
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}
 800ce08:	080287c4 	.word	0x080287c4
 800ce0c:	0802dd98 	.word	0x0802dd98
 800ce10:	08028694 	.word	0x08028694

0800ce14 <inv_sensor_str>:
#include "SensorTypes.h"

#include <assert.h>

const char * inv_sensor_2str(int sensor)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b084      	sub	sp, #16
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
		{ "SENSOR_CUSTOM_BAC_SC_EE_DIST",  "SENSOR_CUSTOM_BAC_SC_EE_DIST_WU"},
		{ "SENSOR_HRM_LOGGER",             "SENSOR_HRM_LOGGER_WU"},
		{ "SENSOR_PREDICTIVE_QUATERNION",  "SENSOR_PREDICTIVE_QUATERNION_WU"},
	};

	if (INV_SENSOR_IS_VALID(sensor)) {
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce22:	2b40      	cmp	r3, #64	@ 0x40
 800ce24:	d81a      	bhi.n	800ce5c <inv_sensor_str+0x48>
		const char * s = sensor_str[INV_SENSOR_ID_TO_TYPE(sensor)][INV_SENSOR_IS_WU(sensor)];
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	0fd2      	lsrs	r2, r2, #31
 800ce30:	b2d2      	uxtb	r2, r2
 800ce32:	4611      	mov	r1, r2
 800ce34:	4a0c      	ldr	r2, [pc, #48]	@ (800ce68 <inv_sensor_str+0x54>)
 800ce36:	005b      	lsls	r3, r3, #1
 800ce38:	440b      	add	r3, r1
 800ce3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce3e:	60fb      	str	r3, [r7, #12]

		assert(s != 0); // we forgot to update the array after adding a sensor!
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d105      	bne.n	800ce52 <inv_sensor_str+0x3e>
 800ce46:	4b09      	ldr	r3, [pc, #36]	@ (800ce6c <inv_sensor_str+0x58>)
 800ce48:	4a09      	ldr	r2, [pc, #36]	@ (800ce70 <inv_sensor_str+0x5c>)
 800ce4a:	2165      	movs	r1, #101	@ 0x65
 800ce4c:	4809      	ldr	r0, [pc, #36]	@ (800ce74 <inv_sensor_str+0x60>)
 800ce4e:	f016 f96d 	bl	802312c <__assert_func>

		if(s != 0)
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d001      	beq.n	800ce5c <inv_sensor_str+0x48>
			return s;
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	e000      	b.n	800ce5e <inv_sensor_str+0x4a>
	}

	return "";
 800ce5c:	4b06      	ldr	r3, [pc, #24]	@ (800ce78 <inv_sensor_str+0x64>)
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3710      	adds	r7, #16
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}
 800ce66:	bf00      	nop
 800ce68:	20000044 	.word	0x20000044
 800ce6c:	080287cc 	.word	0x080287cc
 800ce70:	0802ddac 	.word	0x0802ddac
 800ce74:	080287d4 	.word	0x080287d4
 800ce78:	080287f8 	.word	0x080287f8

0800ce7c <inv_icm20948_augmented_init>:
		newOdr = MIN(s->sOriWuOdrMs,newOdr); \
	if	(inv_icm20948_ctrl_androidSensor_enabled	(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR)) \
		newOdr = MIN(s->sRvWuOdrMs,newOdr);

int inv_icm20948_augmented_init(struct inv_icm20948 * s)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b083      	sub	sp, #12
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
	// ODR expected for gravity-based sensors
	s->sGravityOdrMs = 0xFFFF;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ce8a:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
	s->sGrvOdrMs = 0xFFFF;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ce94:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
	s->sLinAccOdrMs = 0xFFFF;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ce9e:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
	s->sGravityWuOdrMs = 0xFFFF;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cea8:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
	s->sGrvWuOdrMs = 0xFFFF;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ceb2:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
	s->sLinAccWuOdrMs = 0xFFFF;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cebc:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
	// ODR expected for rotation vector-based sensors
	s->sRvOdrMs = 0xFFFF;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cec6:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
	s->sOriOdrMs = 0xFFFF;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ced0:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
	s->sRvWuOdrMs = 0xFFFF;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ceda:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
	s->sOriWuOdrMs = 0xFFFF;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cee4:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
	
	return 0;
 800cee8:	2300      	movs	r3, #0
}
 800ceea:	4618      	mov	r0, r3
 800ceec:	370c      	adds	r7, #12
 800ceee:	46bd      	mov	sp, r7
 800cef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef4:	4770      	bx	lr

0800cef6 <inv_icm20948_augmented_sensors_get_gravity>:

int inv_icm20948_augmented_sensors_get_gravity(struct inv_icm20948 * s, long gravity[3], const long quat6axis_3e[3])
{
 800cef6:	b590      	push	{r4, r7, lr}
 800cef8:	b08d      	sub	sp, #52	@ 0x34
 800cefa:	af00      	add	r7, sp, #0
 800cefc:	60f8      	str	r0, [r7, #12]
 800cefe:	60b9      	str	r1, [r7, #8]
 800cf00:	607a      	str	r2, [r7, #4]
	long quat6axis_4e[4];
	long quat6axis_4e_body_to_world[4];

	if(!gravity) return -1;
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d102      	bne.n	800cf0e <inv_icm20948_augmented_sensors_get_gravity+0x18>
 800cf08:	f04f 33ff 	mov.w	r3, #4294967295
 800cf0c:	e053      	b.n	800cfb6 <inv_icm20948_augmented_sensors_get_gravity+0xc0>
	if(!quat6axis_3e) return -1;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d102      	bne.n	800cf1a <inv_icm20948_augmented_sensors_get_gravity+0x24>
 800cf14:	f04f 33ff 	mov.w	r3, #4294967295
 800cf18:	e04d      	b.n	800cfb6 <inv_icm20948_augmented_sensors_get_gravity+0xc0>

	// compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat6axis_3e, quat6axis_4e);
 800cf1a:	f107 0320 	add.w	r3, r7, #32
 800cf1e:	4619      	mov	r1, r3
 800cf20:	6878      	ldr	r0, [r7, #4]
 800cf22:	f004 fdd7 	bl	8011ad4 <inv_icm20948_convert_compute_scalar_part_fxp>
	// apply mounting matrix
	inv_icm20948_q_mult_q_qi(quat6axis_4e, s->s_quat_chip_to_body, quat6axis_4e_body_to_world);
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 800cf2c:	f107 0210 	add.w	r2, r7, #16
 800cf30:	f107 0320 	add.w	r3, r7, #32
 800cf34:	4618      	mov	r0, r3
 800cf36:	f004 fafa 	bl	801152e <inv_icm20948_q_mult_q_qi>

	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 800cf3a:	697b      	ldr	r3, [r7, #20]
 800cf3c:	69f9      	ldr	r1, [r7, #28]
 800cf3e:	221e      	movs	r2, #30
 800cf40:	4618      	mov	r0, r3
 800cf42:	f005 f9e2 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800cf46:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800cf48:	693b      	ldr	r3, [r7, #16]
 800cf4a:	69b9      	ldr	r1, [r7, #24]
 800cf4c:	221e      	movs	r2, #30
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f005 f9db 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800cf54:	4603      	mov	r3, r0
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 800cf56:	1ae3      	subs	r3, r4, r3
 800cf58:	005b      	lsls	r3, r3, #1
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800cf5a:	139a      	asrs	r2, r3, #14
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 800cf5c:	68bb      	ldr	r3, [r7, #8]
 800cf5e:	601a      	str	r2, [r3, #0]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800cf60:	69bb      	ldr	r3, [r7, #24]
 800cf62:	69f9      	ldr	r1, [r7, #28]
 800cf64:	221e      	movs	r2, #30
 800cf66:	4618      	mov	r0, r3
 800cf68:	f005 f9cf 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800cf6c:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 800cf6e:	693b      	ldr	r3, [r7, #16]
 800cf70:	6979      	ldr	r1, [r7, #20]
 800cf72:	221e      	movs	r2, #30
 800cf74:	4618      	mov	r0, r3
 800cf76:	f005 f9c8 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800cf7a:	4603      	mov	r3, r0
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800cf7c:	4423      	add	r3, r4
 800cf7e:	005a      	lsls	r2, r3, #1
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	3304      	adds	r3, #4
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 800cf84:	1392      	asrs	r2, r2, #14
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800cf86:	601a      	str	r2, [r3, #0]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800cf88:	697b      	ldr	r3, [r7, #20]
 800cf8a:	6979      	ldr	r1, [r7, #20]
 800cf8c:	221e      	movs	r2, #30
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f005 f9bb 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800cf94:	4603      	mov	r3, r0
 800cf96:	f1c3 5400 	rsb	r4, r3, #536870912	@ 0x20000000
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800cf9a:	69bb      	ldr	r3, [r7, #24]
 800cf9c:	69b9      	ldr	r1, [r7, #24]
 800cf9e:	221e      	movs	r2, #30
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	f005 f9b2 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800cfa6:	4603      	mov	r3, r0
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800cfa8:	1ae3      	subs	r3, r4, r3
 800cfaa:	005a      	lsls	r2, r3, #1
 800cfac:	68bb      	ldr	r3, [r7, #8]
 800cfae:	3308      	adds	r3, #8
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800cfb0:	1392      	asrs	r2, r2, #14
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800cfb2:	601a      	str	r2, [r3, #0]

	return MPU_SUCCESS;
 800cfb4:	2300      	movs	r3, #0
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3734      	adds	r7, #52	@ 0x34
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd90      	pop	{r4, r7, pc}

0800cfbe <inv_icm20948_augmented_sensors_get_linearacceleration>:

int inv_icm20948_augmented_sensors_get_linearacceleration(long linacc[3], const long gravity[3], const long accel[3])
{
 800cfbe:	b480      	push	{r7}
 800cfc0:	b085      	sub	sp, #20
 800cfc2:	af00      	add	r7, sp, #0
 800cfc4:	60f8      	str	r0, [r7, #12]
 800cfc6:	60b9      	str	r1, [r7, #8]
 800cfc8:	607a      	str	r2, [r7, #4]
    if(!linacc) return -1;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d102      	bne.n	800cfd6 <inv_icm20948_augmented_sensors_get_linearacceleration+0x18>
 800cfd0:	f04f 33ff 	mov.w	r3, #4294967295
 800cfd4:	e027      	b.n	800d026 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!gravity) return -1;
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d102      	bne.n	800cfe2 <inv_icm20948_augmented_sensors_get_linearacceleration+0x24>
 800cfdc:	f04f 33ff 	mov.w	r3, #4294967295
 800cfe0:	e021      	b.n	800d026 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!accel) return -1;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d102      	bne.n	800cfee <inv_icm20948_augmented_sensors_get_linearacceleration+0x30>
 800cfe8:	f04f 33ff 	mov.w	r3, #4294967295
 800cfec:	e01b      	b.n	800d026 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    
    linacc[0] = accel[0] - gravity[0];
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681a      	ldr	r2, [r3, #0]
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	1ad2      	subs	r2, r2, r3
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	601a      	str	r2, [r3, #0]
    linacc[1] = accel[1] - gravity[1];
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	3304      	adds	r3, #4
 800d000:	6819      	ldr	r1, [r3, #0]
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	3304      	adds	r3, #4
 800d006:	681a      	ldr	r2, [r3, #0]
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	3304      	adds	r3, #4
 800d00c:	1a8a      	subs	r2, r1, r2
 800d00e:	601a      	str	r2, [r3, #0]
    linacc[2] = accel[2] - gravity[2];
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	3308      	adds	r3, #8
 800d014:	6819      	ldr	r1, [r3, #0]
 800d016:	68bb      	ldr	r3, [r7, #8]
 800d018:	3308      	adds	r3, #8
 800d01a:	681a      	ldr	r2, [r3, #0]
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	3308      	adds	r3, #8
 800d020:	1a8a      	subs	r2, r1, r2
 800d022:	601a      	str	r2, [r3, #0]
                    
    return MPU_SUCCESS;
 800d024:	2300      	movs	r3, #0
}
 800d026:	4618      	mov	r0, r3
 800d028:	3714      	adds	r7, #20
 800d02a:	46bd      	mov	sp, r7
 800d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d030:	4770      	bx	lr
	...

0800d034 <inv_icm20948_augmented_sensors_get_orientation>:


int inv_icm20948_augmented_sensors_get_orientation(long orientation[3], const long quat9axis_3e[4])
{
 800d034:	b590      	push	{r4, r7, lr}
 800d036:	b093      	sub	sp, #76	@ 0x4c
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	6039      	str	r1, [r7, #0]
    long lQuat9axis4e[4];
	long lMatrixQ30[9];       
	long lMatrixQ30Square; 
	long lRad2degQ16 = 0x394BB8; // (float)(180.0 / 3.14159265358979) in Q16
 800d03e:	4b42      	ldr	r3, [pc, #264]	@ (800d148 <inv_icm20948_augmented_sensors_get_orientation+0x114>)
 800d040:	647b      	str	r3, [r7, #68]	@ 0x44
    
    if(!orientation) return -1;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d102      	bne.n	800d04e <inv_icm20948_augmented_sensors_get_orientation+0x1a>
 800d048:	f04f 33ff 	mov.w	r3, #4294967295
 800d04c:	e077      	b.n	800d13e <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    if(!quat9axis_3e) return -1;
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d102      	bne.n	800d05a <inv_icm20948_augmented_sensors_get_orientation+0x26>
 800d054:	f04f 33ff 	mov.w	r3, #4294967295
 800d058:	e071      	b.n	800d13e <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    
    // compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat9axis_3e, lQuat9axis4e);
 800d05a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d05e:	4619      	mov	r1, r3
 800d060:	6838      	ldr	r0, [r7, #0]
 800d062:	f004 fd37 	bl	8011ad4 <inv_icm20948_convert_compute_scalar_part_fxp>
    
	// quaternion to a rotation matrix, q30 to q30
	inv_icm20948_convert_quat_to_col_major_matrix_fxp((const long *)lQuat9axis4e, (long *)lMatrixQ30);
 800d066:	f107 020c 	add.w	r2, r7, #12
 800d06a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d06e:	4611      	mov	r1, r2
 800d070:	4618      	mov	r0, r3
 800d072:	f005 f9b6 	bl	80123e2 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>

	// compute orientation in q16
	// orientationFlt[0] = atan2f(-matrixFlt[1][0], matrixFlt[0][0]) * rad2deg;
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 800d076:	69bb      	ldr	r3, [r7, #24]
 800d078:	425b      	negs	r3, r3
 800d07a:	13da      	asrs	r2, r3, #15
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	13db      	asrs	r3, r3, #15
 800d080:	4619      	mov	r1, r3
 800d082:	4610      	mov	r0, r2
 800d084:	f005 fb90 	bl	80127a8 <inv_icm20948_math_atan2_q15_fxp>
 800d088:	4603      	mov	r3, r0
 800d08a:	005a      	lsls	r2, r3, #1
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	601a      	str	r2, [r3, #0]
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	2210      	movs	r2, #16
 800d096:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d098:	4618      	mov	r0, r3
 800d09a:	f005 f936 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800d09e:	4602      	mov	r2, r0
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	601a      	str	r2, [r3, #0]

	// orientationFlt[1] = atan2f(-matrixFlt[2][1], matrixFlt[2][2]) * rad2deg;
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 800d0a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0a6:	425b      	negs	r3, r3
 800d0a8:	13da      	asrs	r2, r3, #15
 800d0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ac:	13db      	asrs	r3, r3, #15
 800d0ae:	4619      	mov	r1, r3
 800d0b0:	4610      	mov	r0, r2
 800d0b2:	f005 fb79 	bl	80127a8 <inv_icm20948_math_atan2_q15_fxp>
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	3304      	adds	r3, #4
 800d0bc:	0052      	lsls	r2, r2, #1
 800d0be:	601a      	str	r2, [r3, #0]
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	3304      	adds	r3, #4
 800d0c4:	6818      	ldr	r0, [r3, #0]
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	1d1c      	adds	r4, r3, #4
 800d0ca:	2210      	movs	r2, #16
 800d0cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d0ce:	f005 f91c 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	6023      	str	r3, [r4, #0]

	// orientationFlt[2] = asinf ( matrixFlt[2][0]) * rad2deg;
	// asin(x) = atan (x/sqrt(1-x))
	// atan2(y,x) = atan(y/x)
	// asin(x) = atan2(x, sqrt(1-x))
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 800d0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d0da:	221e      	movs	r2, #30
 800d0dc:	4618      	mov	r0, r3
 800d0de:	f005 f914 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800d0e2:	6438      	str	r0, [r7, #64]	@ 0x40
	lMatrixQ30Square = (1UL << 30) - lMatrixQ30Square; // 1-x
 800d0e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0e6:	f1c3 4380 	rsb	r3, r3, #1073741824	@ 0x40000000
 800d0ea:	643b      	str	r3, [r7, #64]	@ 0x40
	lMatrixQ30Square = inv_icm20948_convert_fast_sqrt_fxp(lMatrixQ30Square); // sqrt(1-x)
 800d0ec:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800d0ee:	f004 fd39 	bl	8011b64 <inv_icm20948_convert_fast_sqrt_fxp>
 800d0f2:	6438      	str	r0, [r7, #64]	@ 0x40
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 800d0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f6:	13da      	asrs	r2, r3, #15
 800d0f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0fa:	13db      	asrs	r3, r3, #15
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	4610      	mov	r0, r2
 800d100:	f005 fb52 	bl	80127a8 <inv_icm20948_math_atan2_q15_fxp>
 800d104:	4602      	mov	r2, r0
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	3308      	adds	r3, #8
 800d10a:	0052      	lsls	r2, r2, #1
 800d10c:	601a      	str	r2, [r3, #0]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	3308      	adds	r3, #8
 800d112:	6818      	ldr	r0, [r3, #0]
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	f103 0408 	add.w	r4, r3, #8
 800d11a:	2210      	movs	r2, #16
 800d11c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d11e:	f005 f8f4 	bl	801230a <inv_icm20948_convert_mult_qfix_fxp>
 800d122:	4603      	mov	r3, r0
 800d124:	6023      	str	r3, [r4, #0]

	if (orientation[0] < 0)
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	da06      	bge.n	800d13c <inv_icm20948_augmented_sensors_get_orientation+0x108>
		orientation[0] += 360UL << 16;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f103 73b4 	add.w	r3, r3, #23592960	@ 0x1680000
 800d136:	461a      	mov	r2, r3
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	601a      	str	r2, [r3, #0]

    return MPU_SUCCESS;
 800d13c:	2300      	movs	r3, #0
}
 800d13e:	4618      	mov	r0, r3
 800d140:	374c      	adds	r7, #76	@ 0x4c
 800d142:	46bd      	mov	sp, r7
 800d144:	bd90      	pop	{r4, r7, pc}
 800d146:	bf00      	nop
 800d148:	00394bb8 	.word	0x00394bb8

0800d14c <inv_icm20948_augmented_sensors_set_odr>:

unsigned short inv_icm20948_augmented_sensors_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b082      	sub	sp, #8
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
 800d154:	460b      	mov	r3, r1
 800d156:	70fb      	strb	r3, [r7, #3]
 800d158:	4613      	mov	r3, r2
 800d15a:	803b      	strh	r3, [r7, #0]
	switch(androidSensor)
 800d15c:	78fb      	ldrb	r3, [r7, #3]
 800d15e:	3b03      	subs	r3, #3
 800d160:	2b20      	cmp	r3, #32
 800d162:	f200 8204 	bhi.w	800d56e <inv_icm20948_augmented_sensors_set_odr+0x422>
 800d166:	a201      	add	r2, pc, #4	@ (adr r2, 800d16c <inv_icm20948_augmented_sensors_set_odr+0x20>)
 800d168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d16c:	0800d323 	.word	0x0800d323
 800d170:	0800d56f 	.word	0x0800d56f
 800d174:	0800d56f 	.word	0x0800d56f
 800d178:	0800d56f 	.word	0x0800d56f
 800d17c:	0800d56f 	.word	0x0800d56f
 800d180:	0800d56f 	.word	0x0800d56f
 800d184:	0800d1f1 	.word	0x0800d1f1
 800d188:	0800d2bd 	.word	0x0800d2bd
 800d18c:	0800d36b 	.word	0x0800d36b
 800d190:	0800d56f 	.word	0x0800d56f
 800d194:	0800d56f 	.word	0x0800d56f
 800d198:	0800d56f 	.word	0x0800d56f
 800d19c:	0800d257 	.word	0x0800d257
 800d1a0:	0800d56f 	.word	0x0800d56f
 800d1a4:	0800d56f 	.word	0x0800d56f
 800d1a8:	0800d56f 	.word	0x0800d56f
 800d1ac:	0800d56f 	.word	0x0800d56f
 800d1b0:	0800d56f 	.word	0x0800d56f
 800d1b4:	0800d56f 	.word	0x0800d56f
 800d1b8:	0800d56f 	.word	0x0800d56f
 800d1bc:	0800d56f 	.word	0x0800d56f
 800d1c0:	0800d56f 	.word	0x0800d56f
 800d1c4:	0800d4e3 	.word	0x0800d4e3
 800d1c8:	0800d56f 	.word	0x0800d56f
 800d1cc:	0800d56f 	.word	0x0800d56f
 800d1d0:	0800d56f 	.word	0x0800d56f
 800d1d4:	0800d3b3 	.word	0x0800d3b3
 800d1d8:	0800d47f 	.word	0x0800d47f
 800d1dc:	0800d529 	.word	0x0800d529
 800d1e0:	0800d56f 	.word	0x0800d56f
 800d1e4:	0800d56f 	.word	0x0800d56f
 800d1e8:	0800d56f 	.word	0x0800d56f
 800d1ec:	0800d419 	.word	0x0800d419
	{
		case ANDROID_SENSOR_GRAVITY:
			s->sGravityOdrMs = delayInMs;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	883a      	ldrh	r2, [r7, #0]
 800d1f4:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800d1f8:	2109      	movs	r1, #9
 800d1fa:	6878      	ldr	r0, [r7, #4]
 800d1fc:	f001 f9c9 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d200:	4603      	mov	r3, r0
 800d202:	2b00      	cmp	r3, #0
 800d204:	d007      	beq.n	800d216 <inv_icm20948_augmented_sensors_set_odr+0xca>
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 800d20c:	883a      	ldrh	r2, [r7, #0]
 800d20e:	4293      	cmp	r3, r2
 800d210:	bf28      	it	cs
 800d212:	4613      	movcs	r3, r2
 800d214:	803b      	strh	r3, [r7, #0]
 800d216:	210f      	movs	r1, #15
 800d218:	6878      	ldr	r0, [r7, #4]
 800d21a:	f001 f9ba 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d21e:	4603      	mov	r3, r0
 800d220:	2b00      	cmp	r3, #0
 800d222:	d007      	beq.n	800d234 <inv_icm20948_augmented_sensors_set_odr+0xe8>
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 800d22a:	883a      	ldrh	r2, [r7, #0]
 800d22c:	4293      	cmp	r3, r2
 800d22e:	bf28      	it	cs
 800d230:	4613      	movcs	r3, r2
 800d232:	803b      	strh	r3, [r7, #0]
 800d234:	210a      	movs	r1, #10
 800d236:	6878      	ldr	r0, [r7, #4]
 800d238:	f001 f9ab 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d23c:	4603      	mov	r3, r0
 800d23e:	2b00      	cmp	r3, #0
 800d240:	f000 8197 	beq.w	800d572 <inv_icm20948_augmented_sensors_set_odr+0x426>
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 800d24a:	883a      	ldrh	r2, [r7, #0]
 800d24c:	4293      	cmp	r3, r2
 800d24e:	bf28      	it	cs
 800d250:	4613      	movcs	r3, r2
 800d252:	803b      	strh	r3, [r7, #0]
			break;
 800d254:	e18d      	b.n	800d572 <inv_icm20948_augmented_sensors_set_odr+0x426>
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
			s->sGrvOdrMs = delayInMs;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	883a      	ldrh	r2, [r7, #0]
 800d25a:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800d25e:	2109      	movs	r1, #9
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f001 f996 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d266:	4603      	mov	r3, r0
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d007      	beq.n	800d27c <inv_icm20948_augmented_sensors_set_odr+0x130>
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 800d272:	883a      	ldrh	r2, [r7, #0]
 800d274:	4293      	cmp	r3, r2
 800d276:	bf28      	it	cs
 800d278:	4613      	movcs	r3, r2
 800d27a:	803b      	strh	r3, [r7, #0]
 800d27c:	210f      	movs	r1, #15
 800d27e:	6878      	ldr	r0, [r7, #4]
 800d280:	f001 f987 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d284:	4603      	mov	r3, r0
 800d286:	2b00      	cmp	r3, #0
 800d288:	d007      	beq.n	800d29a <inv_icm20948_augmented_sensors_set_odr+0x14e>
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 800d290:	883a      	ldrh	r2, [r7, #0]
 800d292:	4293      	cmp	r3, r2
 800d294:	bf28      	it	cs
 800d296:	4613      	movcs	r3, r2
 800d298:	803b      	strh	r3, [r7, #0]
 800d29a:	210a      	movs	r1, #10
 800d29c:	6878      	ldr	r0, [r7, #4]
 800d29e:	f001 f978 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	f000 8166 	beq.w	800d576 <inv_icm20948_augmented_sensors_set_odr+0x42a>
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 800d2b0:	883a      	ldrh	r2, [r7, #0]
 800d2b2:	4293      	cmp	r3, r2
 800d2b4:	bf28      	it	cs
 800d2b6:	4613      	movcs	r3, r2
 800d2b8:	803b      	strh	r3, [r7, #0]
			break;
 800d2ba:	e15c      	b.n	800d576 <inv_icm20948_augmented_sensors_set_odr+0x42a>
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			s->sLinAccOdrMs = delayInMs;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	883a      	ldrh	r2, [r7, #0]
 800d2c0:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800d2c4:	2109      	movs	r1, #9
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	f001 f963 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d007      	beq.n	800d2e2 <inv_icm20948_augmented_sensors_set_odr+0x196>
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 800d2d8:	883a      	ldrh	r2, [r7, #0]
 800d2da:	4293      	cmp	r3, r2
 800d2dc:	bf28      	it	cs
 800d2de:	4613      	movcs	r3, r2
 800d2e0:	803b      	strh	r3, [r7, #0]
 800d2e2:	210f      	movs	r1, #15
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f001 f954 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d007      	beq.n	800d300 <inv_icm20948_augmented_sensors_set_odr+0x1b4>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 800d2f6:	883a      	ldrh	r2, [r7, #0]
 800d2f8:	4293      	cmp	r3, r2
 800d2fa:	bf28      	it	cs
 800d2fc:	4613      	movcs	r3, r2
 800d2fe:	803b      	strh	r3, [r7, #0]
 800d300:	210a      	movs	r1, #10
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f001 f945 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d308:	4603      	mov	r3, r0
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	f000 8135 	beq.w	800d57a <inv_icm20948_augmented_sensors_set_odr+0x42e>
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 800d316:	883a      	ldrh	r2, [r7, #0]
 800d318:	4293      	cmp	r3, r2
 800d31a:	bf28      	it	cs
 800d31c:	4613      	movcs	r3, r2
 800d31e:	803b      	strh	r3, [r7, #0]
			break;
 800d320:	e12b      	b.n	800d57a <inv_icm20948_augmented_sensors_set_odr+0x42e>
        case ANDROID_SENSOR_ORIENTATION:
			s->sOriOdrMs = delayInMs;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	883a      	ldrh	r2, [r7, #0]
 800d326:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 800d32a:	2103      	movs	r1, #3
 800d32c:	6878      	ldr	r0, [r7, #4]
 800d32e:	f001 f930 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d332:	4603      	mov	r3, r0
 800d334:	2b00      	cmp	r3, #0
 800d336:	d007      	beq.n	800d348 <inv_icm20948_augmented_sensors_set_odr+0x1fc>
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 800d33e:	883a      	ldrh	r2, [r7, #0]
 800d340:	4293      	cmp	r3, r2
 800d342:	bf28      	it	cs
 800d344:	4613      	movcs	r3, r2
 800d346:	803b      	strh	r3, [r7, #0]
 800d348:	210b      	movs	r1, #11
 800d34a:	6878      	ldr	r0, [r7, #4]
 800d34c:	f001 f921 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d350:	4603      	mov	r3, r0
 800d352:	2b00      	cmp	r3, #0
 800d354:	f000 8113 	beq.w	800d57e <inv_icm20948_augmented_sensors_set_odr+0x432>
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 800d35e:	883a      	ldrh	r2, [r7, #0]
 800d360:	4293      	cmp	r3, r2
 800d362:	bf28      	it	cs
 800d364:	4613      	movcs	r3, r2
 800d366:	803b      	strh	r3, [r7, #0]
			break;
 800d368:	e109      	b.n	800d57e <inv_icm20948_augmented_sensors_set_odr+0x432>
        case ANDROID_SENSOR_ROTATION_VECTOR:
			s->sRvOdrMs = delayInMs;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	883a      	ldrh	r2, [r7, #0]
 800d36e:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 800d372:	2103      	movs	r1, #3
 800d374:	6878      	ldr	r0, [r7, #4]
 800d376:	f001 f90c 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d007      	beq.n	800d390 <inv_icm20948_augmented_sensors_set_odr+0x244>
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 800d386:	883a      	ldrh	r2, [r7, #0]
 800d388:	4293      	cmp	r3, r2
 800d38a:	bf28      	it	cs
 800d38c:	4613      	movcs	r3, r2
 800d38e:	803b      	strh	r3, [r7, #0]
 800d390:	210b      	movs	r1, #11
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f001 f8fd 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d398:	4603      	mov	r3, r0
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	f000 80f1 	beq.w	800d582 <inv_icm20948_augmented_sensors_set_odr+0x436>
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 800d3a6:	883a      	ldrh	r2, [r7, #0]
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	bf28      	it	cs
 800d3ac:	4613      	movcs	r3, r2
 800d3ae:	803b      	strh	r3, [r7, #0]
			break;
 800d3b0:	e0e7      	b.n	800d582 <inv_icm20948_augmented_sensors_set_odr+0x436>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
			s->sGravityWuOdrMs = delayInMs;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	883a      	ldrh	r2, [r7, #0]
 800d3b6:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800d3ba:	211d      	movs	r1, #29
 800d3bc:	6878      	ldr	r0, [r7, #4]
 800d3be:	f001 f8e8 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d007      	beq.n	800d3d8 <inv_icm20948_augmented_sensors_set_odr+0x28c>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 800d3ce:	883a      	ldrh	r2, [r7, #0]
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	bf28      	it	cs
 800d3d4:	4613      	movcs	r3, r2
 800d3d6:	803b      	strh	r3, [r7, #0]
 800d3d8:	2123      	movs	r1, #35	@ 0x23
 800d3da:	6878      	ldr	r0, [r7, #4]
 800d3dc:	f001 f8d9 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d007      	beq.n	800d3f6 <inv_icm20948_augmented_sensors_set_odr+0x2aa>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 800d3ec:	883a      	ldrh	r2, [r7, #0]
 800d3ee:	4293      	cmp	r3, r2
 800d3f0:	bf28      	it	cs
 800d3f2:	4613      	movcs	r3, r2
 800d3f4:	803b      	strh	r3, [r7, #0]
 800d3f6:	211e      	movs	r1, #30
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f001 f8ca 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d3fe:	4603      	mov	r3, r0
 800d400:	2b00      	cmp	r3, #0
 800d402:	f000 80c0 	beq.w	800d586 <inv_icm20948_augmented_sensors_set_odr+0x43a>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 800d40c:	883a      	ldrh	r2, [r7, #0]
 800d40e:	4293      	cmp	r3, r2
 800d410:	bf28      	it	cs
 800d412:	4613      	movcs	r3, r2
 800d414:	803b      	strh	r3, [r7, #0]
			break;
 800d416:	e0b6      	b.n	800d586 <inv_icm20948_augmented_sensors_set_odr+0x43a>
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
			s->sGrvWuOdrMs = delayInMs;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	883a      	ldrh	r2, [r7, #0]
 800d41c:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800d420:	211d      	movs	r1, #29
 800d422:	6878      	ldr	r0, [r7, #4]
 800d424:	f001 f8b5 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d428:	4603      	mov	r3, r0
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d007      	beq.n	800d43e <inv_icm20948_augmented_sensors_set_odr+0x2f2>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 800d434:	883a      	ldrh	r2, [r7, #0]
 800d436:	4293      	cmp	r3, r2
 800d438:	bf28      	it	cs
 800d43a:	4613      	movcs	r3, r2
 800d43c:	803b      	strh	r3, [r7, #0]
 800d43e:	2123      	movs	r1, #35	@ 0x23
 800d440:	6878      	ldr	r0, [r7, #4]
 800d442:	f001 f8a6 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d446:	4603      	mov	r3, r0
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d007      	beq.n	800d45c <inv_icm20948_augmented_sensors_set_odr+0x310>
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 800d452:	883a      	ldrh	r2, [r7, #0]
 800d454:	4293      	cmp	r3, r2
 800d456:	bf28      	it	cs
 800d458:	4613      	movcs	r3, r2
 800d45a:	803b      	strh	r3, [r7, #0]
 800d45c:	211e      	movs	r1, #30
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f001 f897 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d464:	4603      	mov	r3, r0
 800d466:	2b00      	cmp	r3, #0
 800d468:	f000 808f 	beq.w	800d58a <inv_icm20948_augmented_sensors_set_odr+0x43e>
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 800d472:	883a      	ldrh	r2, [r7, #0]
 800d474:	4293      	cmp	r3, r2
 800d476:	bf28      	it	cs
 800d478:	4613      	movcs	r3, r2
 800d47a:	803b      	strh	r3, [r7, #0]
			break;
 800d47c:	e085      	b.n	800d58a <inv_icm20948_augmented_sensors_set_odr+0x43e>
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			s->sLinAccWuOdrMs = delayInMs;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	883a      	ldrh	r2, [r7, #0]
 800d482:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800d486:	211d      	movs	r1, #29
 800d488:	6878      	ldr	r0, [r7, #4]
 800d48a:	f001 f882 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d48e:	4603      	mov	r3, r0
 800d490:	2b00      	cmp	r3, #0
 800d492:	d007      	beq.n	800d4a4 <inv_icm20948_augmented_sensors_set_odr+0x358>
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 800d49a:	883a      	ldrh	r2, [r7, #0]
 800d49c:	4293      	cmp	r3, r2
 800d49e:	bf28      	it	cs
 800d4a0:	4613      	movcs	r3, r2
 800d4a2:	803b      	strh	r3, [r7, #0]
 800d4a4:	2123      	movs	r1, #35	@ 0x23
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f001 f873 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d007      	beq.n	800d4c2 <inv_icm20948_augmented_sensors_set_odr+0x376>
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 800d4b8:	883a      	ldrh	r2, [r7, #0]
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	bf28      	it	cs
 800d4be:	4613      	movcs	r3, r2
 800d4c0:	803b      	strh	r3, [r7, #0]
 800d4c2:	211e      	movs	r1, #30
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f001 f864 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d05e      	beq.n	800d58e <inv_icm20948_augmented_sensors_set_odr+0x442>
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 800d4d6:	883a      	ldrh	r2, [r7, #0]
 800d4d8:	4293      	cmp	r3, r2
 800d4da:	bf28      	it	cs
 800d4dc:	4613      	movcs	r3, r2
 800d4de:	803b      	strh	r3, [r7, #0]
			break;
 800d4e0:	e055      	b.n	800d58e <inv_icm20948_augmented_sensors_set_odr+0x442>
        case ANDROID_SENSOR_WAKEUP_ORIENTATION:
			s->sOriWuOdrMs = delayInMs;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	883a      	ldrh	r2, [r7, #0]
 800d4e6:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 800d4ea:	2119      	movs	r1, #25
 800d4ec:	6878      	ldr	r0, [r7, #4]
 800d4ee:	f001 f850 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d007      	beq.n	800d508 <inv_icm20948_augmented_sensors_set_odr+0x3bc>
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 800d4fe:	883a      	ldrh	r2, [r7, #0]
 800d500:	4293      	cmp	r3, r2
 800d502:	bf28      	it	cs
 800d504:	4613      	movcs	r3, r2
 800d506:	803b      	strh	r3, [r7, #0]
 800d508:	211f      	movs	r1, #31
 800d50a:	6878      	ldr	r0, [r7, #4]
 800d50c:	f001 f841 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d510:	4603      	mov	r3, r0
 800d512:	2b00      	cmp	r3, #0
 800d514:	d03d      	beq.n	800d592 <inv_icm20948_augmented_sensors_set_odr+0x446>
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 800d51c:	883a      	ldrh	r2, [r7, #0]
 800d51e:	4293      	cmp	r3, r2
 800d520:	bf28      	it	cs
 800d522:	4613      	movcs	r3, r2
 800d524:	803b      	strh	r3, [r7, #0]
			break;
 800d526:	e034      	b.n	800d592 <inv_icm20948_augmented_sensors_set_odr+0x446>
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			s->sRvWuOdrMs = delayInMs;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	883a      	ldrh	r2, [r7, #0]
 800d52c:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 800d530:	2119      	movs	r1, #25
 800d532:	6878      	ldr	r0, [r7, #4]
 800d534:	f001 f82d 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d538:	4603      	mov	r3, r0
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d007      	beq.n	800d54e <inv_icm20948_augmented_sensors_set_odr+0x402>
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 800d544:	883a      	ldrh	r2, [r7, #0]
 800d546:	4293      	cmp	r3, r2
 800d548:	bf28      	it	cs
 800d54a:	4613      	movcs	r3, r2
 800d54c:	803b      	strh	r3, [r7, #0]
 800d54e:	211f      	movs	r1, #31
 800d550:	6878      	ldr	r0, [r7, #4]
 800d552:	f001 f81e 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d556:	4603      	mov	r3, r0
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d01c      	beq.n	800d596 <inv_icm20948_augmented_sensors_set_odr+0x44a>
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 800d562:	883a      	ldrh	r2, [r7, #0]
 800d564:	4293      	cmp	r3, r2
 800d566:	bf28      	it	cs
 800d568:	4613      	movcs	r3, r2
 800d56a:	803b      	strh	r3, [r7, #0]
			break;
 800d56c:	e013      	b.n	800d596 <inv_icm20948_augmented_sensors_set_odr+0x44a>
		default :
			break;
 800d56e:	bf00      	nop
 800d570:	e012      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d572:	bf00      	nop
 800d574:	e010      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d576:	bf00      	nop
 800d578:	e00e      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d57a:	bf00      	nop
 800d57c:	e00c      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d57e:	bf00      	nop
 800d580:	e00a      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d582:	bf00      	nop
 800d584:	e008      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d586:	bf00      	nop
 800d588:	e006      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d58a:	bf00      	nop
 800d58c:	e004      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d58e:	bf00      	nop
 800d590:	e002      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d592:	bf00      	nop
 800d594:	e000      	b.n	800d598 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800d596:	bf00      	nop
	}

	return delayInMs;
 800d598:	883b      	ldrh	r3, [r7, #0]
}
 800d59a:	4618      	mov	r0, r3
 800d59c:	3708      	adds	r7, #8
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	bd80      	pop	{r7, pc}
 800d5a2:	bf00      	nop

0800d5a4 <inv_icm20948_augmented_sensors_update_odr>:


void inv_icm20948_augmented_sensors_update_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short * updatedDelayPtr)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b086      	sub	sp, #24
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	60f8      	str	r0, [r7, #12]
 800d5ac:	460b      	mov	r3, r1
 800d5ae:	607a      	str	r2, [r7, #4]
 800d5b0:	72fb      	strb	r3, [r7, #11]
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 800d5b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d5b6:	82fb      	strh	r3, [r7, #22]
	switch(androidSensor)
 800d5b8:	7afb      	ldrb	r3, [r7, #11]
 800d5ba:	3b03      	subs	r3, #3
 800d5bc:	2b20      	cmp	r3, #32
 800d5be:	f200 80eb 	bhi.w	800d798 <inv_icm20948_augmented_sensors_update_odr+0x1f4>
 800d5c2:	a201      	add	r2, pc, #4	@ (adr r2, 800d5c8 <inv_icm20948_augmented_sensors_update_odr+0x24>)
 800d5c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5c8:	0800d711 	.word	0x0800d711
 800d5cc:	0800d799 	.word	0x0800d799
 800d5d0:	0800d799 	.word	0x0800d799
 800d5d4:	0800d799 	.word	0x0800d799
 800d5d8:	0800d799 	.word	0x0800d799
 800d5dc:	0800d799 	.word	0x0800d799
 800d5e0:	0800d64d 	.word	0x0800d64d
 800d5e4:	0800d64d 	.word	0x0800d64d
 800d5e8:	0800d711 	.word	0x0800d711
 800d5ec:	0800d799 	.word	0x0800d799
 800d5f0:	0800d799 	.word	0x0800d799
 800d5f4:	0800d799 	.word	0x0800d799
 800d5f8:	0800d64d 	.word	0x0800d64d
 800d5fc:	0800d799 	.word	0x0800d799
 800d600:	0800d799 	.word	0x0800d799
 800d604:	0800d799 	.word	0x0800d799
 800d608:	0800d799 	.word	0x0800d799
 800d60c:	0800d799 	.word	0x0800d799
 800d610:	0800d799 	.word	0x0800d799
 800d614:	0800d799 	.word	0x0800d799
 800d618:	0800d799 	.word	0x0800d799
 800d61c:	0800d799 	.word	0x0800d799
 800d620:	0800d755 	.word	0x0800d755
 800d624:	0800d799 	.word	0x0800d799
 800d628:	0800d799 	.word	0x0800d799
 800d62c:	0800d799 	.word	0x0800d799
 800d630:	0800d6af 	.word	0x0800d6af
 800d634:	0800d6af 	.word	0x0800d6af
 800d638:	0800d755 	.word	0x0800d755
 800d63c:	0800d799 	.word	0x0800d799
 800d640:	0800d799 	.word	0x0800d799
 800d644:	0800d799 	.word	0x0800d799
 800d648:	0800d6af 	.word	0x0800d6af
	{
		case ANDROID_SENSOR_GRAVITY:
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 800d64c:	2109      	movs	r1, #9
 800d64e:	68f8      	ldr	r0, [r7, #12]
 800d650:	f000 ff9f 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d654:	4603      	mov	r3, r0
 800d656:	2b00      	cmp	r3, #0
 800d658:	d007      	beq.n	800d66a <inv_icm20948_augmented_sensors_update_odr+0xc6>
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 800d660:	8afa      	ldrh	r2, [r7, #22]
 800d662:	4293      	cmp	r3, r2
 800d664:	bf28      	it	cs
 800d666:	4613      	movcs	r3, r2
 800d668:	82fb      	strh	r3, [r7, #22]
 800d66a:	210f      	movs	r1, #15
 800d66c:	68f8      	ldr	r0, [r7, #12]
 800d66e:	f000 ff90 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d672:	4603      	mov	r3, r0
 800d674:	2b00      	cmp	r3, #0
 800d676:	d007      	beq.n	800d688 <inv_icm20948_augmented_sensors_update_odr+0xe4>
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 800d67e:	8afa      	ldrh	r2, [r7, #22]
 800d680:	4293      	cmp	r3, r2
 800d682:	bf28      	it	cs
 800d684:	4613      	movcs	r3, r2
 800d686:	82fb      	strh	r3, [r7, #22]
 800d688:	210a      	movs	r1, #10
 800d68a:	68f8      	ldr	r0, [r7, #12]
 800d68c:	f000 ff81 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d690:	4603      	mov	r3, r0
 800d692:	2b00      	cmp	r3, #0
 800d694:	d007      	beq.n	800d6a6 <inv_icm20948_augmented_sensors_update_odr+0x102>
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 800d69c:	8afa      	ldrh	r2, [r7, #22]
 800d69e:	4293      	cmp	r3, r2
 800d6a0:	bf28      	it	cs
 800d6a2:	4613      	movcs	r3, r2
 800d6a4:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	8afa      	ldrh	r2, [r7, #22]
 800d6aa:	801a      	strh	r2, [r3, #0]
			break;
 800d6ac:	e075      	b.n	800d79a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 800d6ae:	211d      	movs	r1, #29
 800d6b0:	68f8      	ldr	r0, [r7, #12]
 800d6b2:	f000 ff6e 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d007      	beq.n	800d6cc <inv_icm20948_augmented_sensors_update_odr+0x128>
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 800d6c2:	8afa      	ldrh	r2, [r7, #22]
 800d6c4:	4293      	cmp	r3, r2
 800d6c6:	bf28      	it	cs
 800d6c8:	4613      	movcs	r3, r2
 800d6ca:	82fb      	strh	r3, [r7, #22]
 800d6cc:	2123      	movs	r1, #35	@ 0x23
 800d6ce:	68f8      	ldr	r0, [r7, #12]
 800d6d0:	f000 ff5f 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d007      	beq.n	800d6ea <inv_icm20948_augmented_sensors_update_odr+0x146>
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 800d6e0:	8afa      	ldrh	r2, [r7, #22]
 800d6e2:	4293      	cmp	r3, r2
 800d6e4:	bf28      	it	cs
 800d6e6:	4613      	movcs	r3, r2
 800d6e8:	82fb      	strh	r3, [r7, #22]
 800d6ea:	211e      	movs	r1, #30
 800d6ec:	68f8      	ldr	r0, [r7, #12]
 800d6ee:	f000 ff50 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d007      	beq.n	800d708 <inv_icm20948_augmented_sensors_update_odr+0x164>
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 800d6fe:	8afa      	ldrh	r2, [r7, #22]
 800d700:	4293      	cmp	r3, r2
 800d702:	bf28      	it	cs
 800d704:	4613      	movcs	r3, r2
 800d706:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	8afa      	ldrh	r2, [r7, #22]
 800d70c:	801a      	strh	r2, [r3, #0]
			break;
 800d70e:	e044      	b.n	800d79a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_ORIENTATION:
        case ANDROID_SENSOR_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 800d710:	2103      	movs	r1, #3
 800d712:	68f8      	ldr	r0, [r7, #12]
 800d714:	f000 ff3d 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d718:	4603      	mov	r3, r0
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d007      	beq.n	800d72e <inv_icm20948_augmented_sensors_update_odr+0x18a>
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 800d724:	8afa      	ldrh	r2, [r7, #22]
 800d726:	4293      	cmp	r3, r2
 800d728:	bf28      	it	cs
 800d72a:	4613      	movcs	r3, r2
 800d72c:	82fb      	strh	r3, [r7, #22]
 800d72e:	210b      	movs	r1, #11
 800d730:	68f8      	ldr	r0, [r7, #12]
 800d732:	f000 ff2e 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d736:	4603      	mov	r3, r0
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d007      	beq.n	800d74c <inv_icm20948_augmented_sensors_update_odr+0x1a8>
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 800d742:	8afa      	ldrh	r2, [r7, #22]
 800d744:	4293      	cmp	r3, r2
 800d746:	bf28      	it	cs
 800d748:	4613      	movcs	r3, r2
 800d74a:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	8afa      	ldrh	r2, [r7, #22]
 800d750:	801a      	strh	r2, [r3, #0]
			break;
 800d752:	e022      	b.n	800d79a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 800d754:	2119      	movs	r1, #25
 800d756:	68f8      	ldr	r0, [r7, #12]
 800d758:	f000 ff1b 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d75c:	4603      	mov	r3, r0
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d007      	beq.n	800d772 <inv_icm20948_augmented_sensors_update_odr+0x1ce>
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 800d768:	8afa      	ldrh	r2, [r7, #22]
 800d76a:	4293      	cmp	r3, r2
 800d76c:	bf28      	it	cs
 800d76e:	4613      	movcs	r3, r2
 800d770:	82fb      	strh	r3, [r7, #22]
 800d772:	211f      	movs	r1, #31
 800d774:	68f8      	ldr	r0, [r7, #12]
 800d776:	f000 ff0c 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800d77a:	4603      	mov	r3, r0
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d007      	beq.n	800d790 <inv_icm20948_augmented_sensors_update_odr+0x1ec>
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 800d786:	8afa      	ldrh	r2, [r7, #22]
 800d788:	4293      	cmp	r3, r2
 800d78a:	bf28      	it	cs
 800d78c:	4613      	movcs	r3, r2
 800d78e:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	8afa      	ldrh	r2, [r7, #22]
 800d794:	801a      	strh	r2, [r3, #0]
			break;
 800d796:	e000      	b.n	800d79a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		default :
			break;
 800d798:	bf00      	nop
	}

}
 800d79a:	bf00      	nop
 800d79c:	3718      	adds	r7, #24
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}
 800d7a2:	bf00      	nop

0800d7a4 <inv_icm20948_register_aux_compass>:
static const short AK09916_ST_Lower[3] = {-200, -200, -1000};
static const short AK09916_ST_Upper[3] = {200, 200, -200};

void inv_icm20948_register_aux_compass(struct inv_icm20948 * s,
		enum inv_icm20948_compass_id compass_id, uint8_t compass_i2c_addr)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b082      	sub	sp, #8
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
 800d7ac:	460b      	mov	r3, r1
 800d7ae:	70fb      	strb	r3, [r7, #3]
 800d7b0:	4613      	mov	r3, r2
 800d7b2:	70bb      	strb	r3, [r7, #2]
	switch(compass_id) {
 800d7b4:	78fb      	ldrb	r3, [r7, #3]
 800d7b6:	2b03      	cmp	r3, #3
 800d7b8:	d118      	bne.n	800d7ec <inv_icm20948_register_aux_compass+0x48>
		s->mounting_matrix_secondary_compass[4] = 1;
		s->mounting_matrix_secondary_compass[8] = 1;
		break;
#endif
	case INV_ICM20948_COMPASS_ID_AK09916:
		s->secondary_state.compass_slave_id = HW_AK09916;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	2225      	movs	r2, #37	@ 0x25
 800d7be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = compass_i2c_addr;
 800d7c2:	78ba      	ldrb	r2, [r7, #2]
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	2201      	movs	r2, #1
 800d7ce:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
		/* initialise mounting matrix of compass to identity akm9916 */
		s->mounting_matrix_secondary_compass[0] = 1 ;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	2201      	movs	r2, #1
 800d7d6:	f883 227d 	strb.w	r2, [r3, #637]	@ 0x27d
		s->mounting_matrix_secondary_compass[4] = -1;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	22ff      	movs	r2, #255	@ 0xff
 800d7de:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281
		s->mounting_matrix_secondary_compass[8] = -1;
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	22ff      	movs	r2, #255	@ 0xff
 800d7e6:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
		break;
 800d7ea:	e00b      	b.n	800d804 <inv_icm20948_register_aux_compass+0x60>
	default:
		s->secondary_state.compass_slave_id  = 0;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = 0;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_RESET;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2200      	movs	r2, #0
 800d800:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	}

    waitToPrint();
 800d804:	f7fd fe20 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "compass state = %d. \r\n", s->secondary_state.compass_state);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d80e:	4a08      	ldr	r2, [pc, #32]	@ (800d830 <inv_icm20948_register_aux_compass+0x8c>)
 800d810:	2164      	movs	r1, #100	@ 0x64
 800d812:	4808      	ldr	r0, [pc, #32]	@ (800d834 <inv_icm20948_register_aux_compass+0x90>)
 800d814:	f7fd fd12 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 800d818:	4806      	ldr	r0, [pc, #24]	@ (800d834 <inv_icm20948_register_aux_compass+0x90>)
 800d81a:	f7f2 fcc1 	bl	80001a0 <strlen>
 800d81e:	4603      	mov	r3, r0
 800d820:	4619      	mov	r1, r3
 800d822:	4804      	ldr	r0, [pc, #16]	@ (800d834 <inv_icm20948_register_aux_compass+0x90>)
 800d824:	f7fd fe22 	bl	800b46c <huart2print>
}
 800d828:	bf00      	nop
 800d82a:	3708      	adds	r7, #8
 800d82c:	46bd      	mov	sp, r7
 800d82e:	bd80      	pop	{r7, pc}
 800d830:	080292f4 	.word	0x080292f4
 800d834:	200011d8 	.word	0x200011d8

0800d838 <inv_icm20948_setup_compass_akm>:

/*
 *  inv_icm20948_setup_compass_akm() - Configure akm series compass.
 */
int inv_icm20948_setup_compass_akm(struct inv_icm20948 * s)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b086      	sub	sp, #24
 800d83c:	af02      	add	r7, sp, #8
 800d83e:	6078      	str	r0, [r7, #4]
    waitToPrint();
 800d840:	f7fd fe02 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Enter setup compass.\r\n");
 800d844:	4a53      	ldr	r2, [pc, #332]	@ (800d994 <inv_icm20948_setup_compass_akm+0x15c>)
 800d846:	2164      	movs	r1, #100	@ 0x64
 800d848:	4853      	ldr	r0, [pc, #332]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d84a:	f7fd fcf7 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 800d84e:	4852      	ldr	r0, [pc, #328]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d850:	f7f2 fca6 	bl	80001a0 <strlen>
 800d854:	4603      	mov	r3, r0
 800d856:	4619      	mov	r1, r3
 800d858:	484f      	ldr	r0, [pc, #316]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d85a:	f7fd fe07 	bl	800b46c <huart2print>
	unsigned char data[4];
#if (MEMS_CHIP != HW_ICM20948)
	uint8_t sens, cmd;
#endif
	//reset variable to initial values
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	3350      	adds	r3, #80	@ 0x50
 800d862:	2224      	movs	r2, #36	@ 0x24
 800d864:	2100      	movs	r1, #0
 800d866:	4618      	mov	r0, r3
 800d868:	f016 f928 	bl	8023abc <memset>
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	334d      	adds	r3, #77	@ 0x4d
 800d870:	2203      	movs	r2, #3
 800d872:	2100      	movs	r1, #0
 800d874:	4618      	mov	r0, r3
 800d876:	f016 f921 	bl	8023abc <memset>
	s->secondary_state.scale = 0;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2200      	movs	r2, #0
 800d87e:	67da      	str	r2, [r3, #124]	@ 0x7c
	s->secondary_state.dmp_on = 1;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2201      	movs	r2, #1
 800d884:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	s->secondary_state.secondary_resume_compass_state = 0;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2200      	movs	r2, #0
 800d88c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	
	/* Read WHOAMI through I2C SLV for compass */
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d896:	b2da      	uxtb	r2, r3
 800d898:	f107 0308 	add.w	r3, r7, #8
 800d89c:	9301      	str	r3, [sp, #4]
 800d89e:	2301      	movs	r3, #1
 800d8a0:	9300      	str	r3, [sp, #0]
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	2100      	movs	r1, #0
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f000 fd32 	bl	800e310 <inv_icm20948_execute_read_secondary>
 800d8ac:	60f8      	str	r0, [r7, #12]
	if (result) {
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d010      	beq.n	800d8d6 <inv_icm20948_setup_compass_akm+0x9e>
        // inv_log("Read secondary error: Compass.\r\n");
	      waitToPrint();
 800d8b4:	f7fd fdc8 	bl	800b448 <waitToPrint>
	      npf_snprintf(uart_buf, 100, "Read secondory error.\r\n");
 800d8b8:	4a38      	ldr	r2, [pc, #224]	@ (800d99c <inv_icm20948_setup_compass_akm+0x164>)
 800d8ba:	2164      	movs	r1, #100	@ 0x64
 800d8bc:	4836      	ldr	r0, [pc, #216]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d8be:	f7fd fcbd 	bl	800b23c <npf_snprintf>
	      huart2print(uart_buf, strlen(uart_buf));
 800d8c2:	4835      	ldr	r0, [pc, #212]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d8c4:	f7f2 fc6c 	bl	80001a0 <strlen>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	4619      	mov	r1, r3
 800d8cc:	4832      	ldr	r0, [pc, #200]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d8ce:	f7fd fdcd 	bl	800b46c <huart2print>
		return result;
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	e05a      	b.n	800d98c <inv_icm20948_setup_compass_akm+0x154>
    }
	if (data[0] != DATA_AKM_ID) {
 800d8d6:	7a3b      	ldrb	r3, [r7, #8]
 800d8d8:	2b48      	cmp	r3, #72	@ 0x48
 800d8da:	d011      	beq.n	800d900 <inv_icm20948_setup_compass_akm+0xc8>
        // inv_log("Compass not found!!\r\n");
	      waitToPrint();
 800d8dc:	f7fd fdb4 	bl	800b448 <waitToPrint>
	      npf_snprintf(uart_buf, 100, "Compass not found.\r\n");
 800d8e0:	4a2f      	ldr	r2, [pc, #188]	@ (800d9a0 <inv_icm20948_setup_compass_akm+0x168>)
 800d8e2:	2164      	movs	r1, #100	@ 0x64
 800d8e4:	482c      	ldr	r0, [pc, #176]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d8e6:	f7fd fca9 	bl	800b23c <npf_snprintf>
	      huart2print(uart_buf, strlen(uart_buf));
 800d8ea:	482b      	ldr	r0, [pc, #172]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d8ec:	f7f2 fc58 	bl	80001a0 <strlen>
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	4619      	mov	r1, r3
 800d8f4:	4828      	ldr	r0, [pc, #160]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d8f6:	f7fd fdb9 	bl	800b46c <huart2print>
		return -1;
 800d8fa:	f04f 33ff 	mov.w	r3, #4294967295
 800d8fe:	e045      	b.n	800d98c <inv_icm20948_setup_compass_akm+0x154>
    }
    // inv_log("Compass found.\r\n");
    waitToPrint();
 800d900:	f7fd fda2 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Compass found.\r\n");
 800d904:	4a27      	ldr	r2, [pc, #156]	@ (800d9a4 <inv_icm20948_setup_compass_akm+0x16c>)
 800d906:	2164      	movs	r1, #100	@ 0x64
 800d908:	4823      	ldr	r0, [pc, #140]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d90a:	f7fd fc97 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 800d90e:	4822      	ldr	r0, [pc, #136]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d910:	f7f2 fc46 	bl	80001a0 <strlen>
 800d914:	4603      	mov	r3, r0
 800d916:	4619      	mov	r1, r3
 800d918:	481f      	ldr	r0, [pc, #124]	@ (800d998 <inv_icm20948_setup_compass_akm+0x160>)
 800d91a:	f7fd fda7 	bl	800b46c <huart2print>

	/* setup upper and lower limit of self-test */
#if (MEMS_CHIP == HW_ICM20948)
	s->secondary_state.st_upper = AK09916_ST_Upper;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	4a21      	ldr	r2, [pc, #132]	@ (800d9a8 <inv_icm20948_setup_compass_akm+0x170>)
 800d922:	675a      	str	r2, [r3, #116]	@ 0x74
	s->secondary_state.st_lower = AK09916_ST_Lower;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	4a21      	ldr	r2, [pc, #132]	@ (800d9ac <inv_icm20948_setup_compass_akm+0x174>)
 800d928:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
	

#if (MEMS_CHIP == HW_ICM20948)
	/* Read conf and configure compass through I2C SLV for compass and subsequent channel */
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	2231      	movs	r2, #49	@ 0x31
 800d92e:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	// no sensitivity adjustment value
	s->secondary_state.compass_sens[0] = 128;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2280      	movs	r2, #128	@ 0x80
 800d936:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
	s->secondary_state.compass_sens[1] = 128;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2280      	movs	r2, #128	@ 0x80
 800d93e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
	s->secondary_state.compass_sens[2] = 128;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	2280      	movs	r2, #128	@ 0x80
 800d946:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
		if (result)
			return result;
	}
#endif
	/* Set compass in power down through I2C SLV for compass */
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d950:	b2da      	uxtb	r2, r3
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800d958:	4619      	mov	r1, r3
 800d95a:	2300      	movs	r3, #0
 800d95c:	9300      	str	r3, [sp, #0]
 800d95e:	460b      	mov	r3, r1
 800d960:	2101      	movs	r1, #1
 800d962:	6878      	ldr	r0, [r7, #4]
 800d964:	f000 fd71 	bl	800e44a <inv_icm20948_execute_write_secondary>
 800d968:	60f8      	str	r0, [r7, #12]
	if (result)
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d001      	beq.n	800d974 <inv_icm20948_setup_compass_akm+0x13c>
		return result;
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	e00b      	b.n	800d98c <inv_icm20948_setup_compass_akm+0x154>
    
	s->secondary_state.secondary_resume_compass_state = 1;
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2201      	movs	r2, #1
 800d978:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2202      	movs	r2, #2
 800d980:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	return inv_icm20948_suspend_akm(s);
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f000 f9a6 	bl	800dcd6 <inv_icm20948_suspend_akm>
 800d98a:	4603      	mov	r3, r0
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	3710      	adds	r7, #16
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}
 800d994:	0802930c 	.word	0x0802930c
 800d998:	200011d8 	.word	0x200011d8
 800d99c:	08029324 	.word	0x08029324
 800d9a0:	0802933c 	.word	0x0802933c
 800d9a4:	08029354 	.word	0x08029354
 800d9a8:	0802ddc4 	.word	0x0802ddc4
 800d9ac:	0802ddbc 	.word	0x0802ddbc

0800d9b0 <inv_icm20948_check_akm_self_test>:

int inv_icm20948_check_akm_self_test(struct inv_icm20948 * s)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b090      	sub	sp, #64	@ 0x40
 800d9b4:	af02      	add	r7, sp, #8
 800d9b6:	6078      	str	r0, [r7, #4]
	unsigned char slv_ctrl[2];
	unsigned char odr_cfg;
#if (MEMS_CHIP != HW_ICM20948)
	unsigned char cntl;
#endif
	addr = s->secondary_state.compass_chip_addr;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	sens = s->secondary_state.compass_sens;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	334d      	adds	r3, #77	@ 0x4d
 800d9c6:	627b      	str	r3, [r7, #36]	@ 0x24

	/* back up registers */
	/* SLV0_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 800d9c8:	f107 0310 	add.w	r3, r7, #16
 800d9cc:	2201      	movs	r2, #1
 800d9ce:	f240 1185 	movw	r1, #389	@ 0x185
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f00a fc38 	bl	8018248 <inv_icm20948_read_mems_reg>
 800d9d8:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800d9da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d001      	beq.n	800d9e4 <inv_icm20948_check_akm_self_test+0x34>
		return result;
 800d9e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9e2:	e174      	b.n	800dcce <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV0_CTRL, 0);
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	f240 1185 	movw	r1, #389	@ 0x185
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f00a fbd0 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 800d9f0:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800d9f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d001      	beq.n	800d9fc <inv_icm20948_check_akm_self_test+0x4c>
		return result;
 800d9f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9fa:	e168      	b.n	800dcce <inv_icm20948_check_akm_self_test+0x31e>
	/* SLV1_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV1_CTRL, 1, &slv_ctrl[1]);
 800d9fc:	f107 0310 	add.w	r3, r7, #16
 800da00:	3301      	adds	r3, #1
 800da02:	2201      	movs	r2, #1
 800da04:	f240 1189 	movw	r1, #393	@ 0x189
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f00a fc1d 	bl	8018248 <inv_icm20948_read_mems_reg>
 800da0e:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800da10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da12:	2b00      	cmp	r3, #0
 800da14:	d001      	beq.n	800da1a <inv_icm20948_check_akm_self_test+0x6a>
		return result;
 800da16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da18:	e159      	b.n	800dcce <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV1_CTRL, 0);
 800da1a:	2200      	movs	r2, #0
 800da1c:	f240 1189 	movw	r1, #393	@ 0x189
 800da20:	6878      	ldr	r0, [r7, #4]
 800da22:	f00a fbb5 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 800da26:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800da28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d001      	beq.n	800da32 <inv_icm20948_check_akm_self_test+0x82>
		return result;
 800da2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da30:	e14d      	b.n	800dcce <inv_icm20948_check_akm_self_test+0x31e>
	/* I2C_MST ODR */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 1, &odr_cfg);
 800da32:	f107 030f 	add.w	r3, r7, #15
 800da36:	2201      	movs	r2, #1
 800da38:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800da3c:	6878      	ldr	r0, [r7, #4]
 800da3e:	f00a fc03 	bl	8018248 <inv_icm20948_read_mems_reg>
 800da42:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800da44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da46:	2b00      	cmp	r3, #0
 800da48:	d001      	beq.n	800da4e <inv_icm20948_check_akm_self_test+0x9e>
		return result;
 800da4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da4c:	e13f      	b.n	800dcce <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 0);
 800da4e:	2200      	movs	r2, #0
 800da50:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f00a fb9b 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 800da5a:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800da5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d001      	beq.n	800da66 <inv_icm20948_check_akm_self_test+0xb6>
		return result;
 800da62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da64:	e133      	b.n	800dcce <inv_icm20948_check_akm_self_test+0x31e>

#if (MEMS_CHIP == HW_ICM20948)
	mode = REG_AK09916_CNTL2;
 800da66:	2331      	movs	r3, #49	@ 0x31
 800da68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		mode = REG_AK09916_CNTL2;
	else
		mode = REG_AKM_MODE;
#endif
	/* set to power down mode */
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 800da6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800da70:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800da74:	2100      	movs	r1, #0
 800da76:	9100      	str	r1, [sp, #0]
 800da78:	2100      	movs	r1, #0
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f000 fce5 	bl	800e44a <inv_icm20948_execute_write_secondary>
 800da80:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800da82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da84:	2b00      	cmp	r3, #0
 800da86:	f040 80e8 	bne.w	800dc5a <inv_icm20948_check_akm_self_test+0x2aa>
		goto AKM_fail;
		
	/* write 1 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da90:	2b23      	cmp	r3, #35	@ 0x23
 800da92:	d012      	beq.n	800daba <inv_icm20948_check_akm_self_test+0x10a>
		(HW_AK09912 != s->secondary_state.compass_slave_id)) {
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800da9a:	2b24      	cmp	r3, #36	@ 0x24
 800da9c:	d00d      	beq.n	800daba <inv_icm20948_check_akm_self_test+0x10a>
		result = inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, DATA_AKM_SELF_TEST);
 800da9e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800daa2:	2340      	movs	r3, #64	@ 0x40
 800daa4:	9300      	str	r3, [sp, #0]
 800daa6:	230c      	movs	r3, #12
 800daa8:	2100      	movs	r1, #0
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fccd 	bl	800e44a <inv_icm20948_execute_write_secondary>
 800dab0:	6378      	str	r0, [r7, #52]	@ 0x34
		if (result)
 800dab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	f040 80d2 	bne.w	800dc5e <inv_icm20948_check_akm_self_test+0x2ae>
			goto AKM_fail;
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
 800daba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800dabe:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800dac2:	2110      	movs	r1, #16
 800dac4:	9100      	str	r1, [sp, #0]
 800dac6:	2100      	movs	r1, #0
 800dac8:	6878      	ldr	r0, [r7, #4]
 800daca:	f000 fcbe 	bl	800e44a <inv_icm20948_execute_write_secondary>
 800dace:	6378      	str	r0, [r7, #52]	@ 0x34
	else if (HW_AK09916 == s->secondary_state.compass_slave_id)
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
	else
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode,	DATA_AKM_MODE_ST);
#endif
	if (result)
 800dad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	f040 80c5 	bne.w	800dc62 <inv_icm20948_check_akm_self_test+0x2b2>
		goto AKM_fail;
	counter = DEF_ST_COMPASS_TRY_TIMES;
 800dad8:	230a      	movs	r3, #10
 800dada:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 800dade:	e022      	b.n	800db26 <inv_icm20948_check_akm_self_test+0x176>
//		usleep_range(DEF_ST_COMPASS_WAIT_MIN, DEF_ST_COMPASS_WAIT_MAX);
        inv_icm20948_sleep_us(15000);
 800dae0:	f643 2098 	movw	r0, #15000	@ 0x3a98
 800dae4:	f7f7 fd28 	bl	8005538 <inv_icm20948_sleep_us>

#if (MEMS_CHIP == HW_ICM20948)
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 800dae8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800daec:	f107 0314 	add.w	r3, r7, #20
 800daf0:	9301      	str	r3, [sp, #4]
 800daf2:	2301      	movs	r3, #1
 800daf4:	9300      	str	r3, [sp, #0]
 800daf6:	2310      	movs	r3, #16
 800daf8:	2100      	movs	r1, #0
 800dafa:	6878      	ldr	r0, [r7, #4]
 800dafc:	f000 fc08 	bl	800e310 <inv_icm20948_execute_read_secondary>
 800db00:	6378      	str	r0, [r7, #52]	@ 0x34
		else if (HW_AK09916 == s->secondary_state.compass_slave_id)
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
		else
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_STATUS, 1, data);
#endif
		if (result)
 800db02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db04:	2b00      	cmp	r3, #0
 800db06:	f040 80ae 	bne.w	800dc66 <inv_icm20948_check_akm_self_test+0x2b6>
			goto AKM_fail;
		if ((data[0] & DATA_AKM_DRDY) == 0)
 800db0a:	7d3b      	ldrb	r3, [r7, #20]
 800db0c:	f003 0301 	and.w	r3, r3, #1
 800db10:	2b00      	cmp	r3, #0
 800db12:	d105      	bne.n	800db20 <inv_icm20948_check_akm_self_test+0x170>
			counter--;
 800db14:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800db18:	3b01      	subs	r3, #1
 800db1a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800db1e:	e002      	b.n	800db26 <inv_icm20948_check_akm_self_test+0x176>
		else
			counter = 0;
 800db20:	2300      	movs	r3, #0
 800db22:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 800db26:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d1d8      	bne.n	800dae0 <inv_icm20948_check_akm_self_test+0x130>
	}
	if ((data[0] & DATA_AKM_DRDY) == 0) {
 800db2e:	7d3b      	ldrb	r3, [r7, #20]
 800db30:	f003 0301 	and.w	r3, r3, #1
 800db34:	2b00      	cmp	r3, #0
 800db36:	d103      	bne.n	800db40 <inv_icm20948_check_akm_self_test+0x190>
		result = -1;
 800db38:	f04f 33ff 	mov.w	r3, #4294967295
 800db3c:	637b      	str	r3, [r7, #52]	@ 0x34
		goto AKM_fail;
 800db3e:	e09b      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
 800db40:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800db44:	f107 0314 	add.w	r3, r7, #20
 800db48:	9301      	str	r3, [sp, #4]
 800db4a:	2306      	movs	r3, #6
 800db4c:	9300      	str	r3, [sp, #0]
 800db4e:	2311      	movs	r3, #17
 800db50:	2100      	movs	r1, #0
 800db52:	6878      	ldr	r0, [r7, #4]
 800db54:	f000 fbdc 	bl	800e310 <inv_icm20948_execute_read_secondary>
 800db58:	6378      	str	r0, [r7, #52]	@ 0x34
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
	} else {
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_MEASURE_DATA, BYTES_PER_SENSOR, data);
	}
#endif
	if (result)
 800db5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	f040 8084 	bne.w	800dc6a <inv_icm20948_check_akm_self_test+0x2ba>
		goto AKM_fail;

    x = ((short)data[1])<<8|data[0];
 800db62:	7d7b      	ldrb	r3, [r7, #21]
 800db64:	021b      	lsls	r3, r3, #8
 800db66:	b21a      	sxth	r2, r3
 800db68:	7d3b      	ldrb	r3, [r7, #20]
 800db6a:	b21b      	sxth	r3, r3
 800db6c:	4313      	orrs	r3, r2
 800db6e:	843b      	strh	r3, [r7, #32]
    y = ((short)data[3])<<8|data[2];
 800db70:	7dfb      	ldrb	r3, [r7, #23]
 800db72:	021b      	lsls	r3, r3, #8
 800db74:	b21a      	sxth	r2, r3
 800db76:	7dbb      	ldrb	r3, [r7, #22]
 800db78:	b21b      	sxth	r3, r3
 800db7a:	4313      	orrs	r3, r2
 800db7c:	83fb      	strh	r3, [r7, #30]
    z = ((short)data[5])<<8|data[4];
 800db7e:	7e7b      	ldrb	r3, [r7, #25]
 800db80:	021b      	lsls	r3, r3, #8
 800db82:	b21a      	sxth	r2, r3
 800db84:	7e3b      	ldrb	r3, [r7, #24]
 800db86:	b21b      	sxth	r3, r3
 800db88:	4313      	orrs	r3, r2
 800db8a:	83bb      	strh	r3, [r7, #28]
    
	if (HW_AK09911 == s->secondary_state.compass_slave_id)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db92:	2b23      	cmp	r3, #35	@ 0x23
 800db94:	d102      	bne.n	800db9c <inv_icm20948_check_akm_self_test+0x1ec>
		shift = 7;
 800db96:	2307      	movs	r3, #7
 800db98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800db9a:	e001      	b.n	800dba0 <inv_icm20948_check_akm_self_test+0x1f0>
	else
		shift = 8;
 800db9c:	2308      	movs	r3, #8
 800db9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x = ((x * (sens[0] + 128)) >> shift);
 800dba0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800dba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dba6:	7812      	ldrb	r2, [r2, #0]
 800dba8:	3280      	adds	r2, #128	@ 0x80
 800dbaa:	fb03 f202 	mul.w	r2, r3, r2
 800dbae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbb0:	fa42 f303 	asr.w	r3, r2, r3
 800dbb4:	843b      	strh	r3, [r7, #32]
	y = ((y * (sens[1] + 128)) >> shift);
 800dbb6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800dbba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dbbc:	3201      	adds	r2, #1
 800dbbe:	7812      	ldrb	r2, [r2, #0]
 800dbc0:	3280      	adds	r2, #128	@ 0x80
 800dbc2:	fb03 f202 	mul.w	r2, r3, r2
 800dbc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbc8:	fa42 f303 	asr.w	r3, r2, r3
 800dbcc:	83fb      	strh	r3, [r7, #30]
	z = ((z * (sens[2] + 128)) >> shift);
 800dbce:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800dbd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dbd4:	3202      	adds	r2, #2
 800dbd6:	7812      	ldrb	r2, [r2, #0]
 800dbd8:	3280      	adds	r2, #128	@ 0x80
 800dbda:	fb03 f202 	mul.w	r2, r3, r2
 800dbde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbe0:	fa42 f303 	asr.w	r3, r2, r3
 800dbe4:	83bb      	strh	r3, [r7, #28]
			z <<= DEF_ST_COMPASS_8963_SHIFT;
		}
	}
#endif

	result = -1;
 800dbe6:	f04f 33ff 	mov.w	r3, #4294967295
 800dbea:	637b      	str	r3, [r7, #52]	@ 0x34
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dbf0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dbf4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	dc38      	bgt.n	800dc6e <inv_icm20948_check_akm_self_test+0x2be>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc00:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dc04:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	db30      	blt.n	800dc6e <inv_icm20948_check_akm_self_test+0x2be>
		goto AKM_fail;
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc10:	3302      	adds	r3, #2
 800dc12:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dc16:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800dc1a:	429a      	cmp	r2, r3
 800dc1c:	dc29      	bgt.n	800dc72 <inv_icm20948_check_akm_self_test+0x2c2>
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc22:	3302      	adds	r3, #2
 800dc24:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dc28:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800dc2c:	429a      	cmp	r2, r3
 800dc2e:	db20      	blt.n	800dc72 <inv_icm20948_check_akm_self_test+0x2c2>
		goto AKM_fail;
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc34:	3304      	adds	r3, #4
 800dc36:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dc3a:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800dc3e:	429a      	cmp	r2, r3
 800dc40:	dc19      	bgt.n	800dc76 <inv_icm20948_check_akm_self_test+0x2c6>
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc46:	3304      	adds	r3, #4
 800dc48:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dc4c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800dc50:	429a      	cmp	r2, r3
 800dc52:	db10      	blt.n	800dc76 <inv_icm20948_check_akm_self_test+0x2c6>
		goto AKM_fail;
	result = 0;
 800dc54:	2300      	movs	r3, #0
 800dc56:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc58:	e00e      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800dc5a:	bf00      	nop
 800dc5c:	e00c      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 800dc5e:	bf00      	nop
 800dc60:	e00a      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800dc62:	bf00      	nop
 800dc64:	e008      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 800dc66:	bf00      	nop
 800dc68:	e006      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800dc6a:	bf00      	nop
 800dc6c:	e004      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800dc6e:	bf00      	nop
 800dc70:	e002      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800dc72:	bf00      	nop
 800dc74:	e000      	b.n	800dc78 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800dc76:	bf00      	nop
AKM_fail:
	/*write 0 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc7e:	2b23      	cmp	r3, #35	@ 0x23
 800dc80:	d016      	beq.n	800dcb0 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800dc88:	2b24      	cmp	r3, #36	@ 0x24
 800dc8a:	d011      	beq.n	800dcb0 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09916 != s->secondary_state.compass_slave_id)) {
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 800dc92:	2b25      	cmp	r3, #37	@ 0x25
 800dc94:	d00c      	beq.n	800dcb0 <inv_icm20948_check_akm_self_test+0x300>
		result |= inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, 0);
 800dc96:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	9300      	str	r3, [sp, #0]
 800dc9e:	230c      	movs	r3, #12
 800dca0:	2100      	movs	r1, #0
 800dca2:	6878      	ldr	r0, [r7, #4]
 800dca4:	f000 fbd1 	bl	800e44a <inv_icm20948_execute_write_secondary>
 800dca8:	4602      	mov	r2, r0
 800dcaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcac:	4313      	orrs	r3, r2
 800dcae:	637b      	str	r3, [r7, #52]	@ 0x34
	}
	/*set to power down mode */
	result |= inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 800dcb0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800dcb4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800dcb8:	2100      	movs	r1, #0
 800dcba:	9100      	str	r1, [sp, #0]
 800dcbc:	2100      	movs	r1, #0
 800dcbe:	6878      	ldr	r0, [r7, #4]
 800dcc0:	f000 fbc3 	bl	800e44a <inv_icm20948_execute_write_secondary>
 800dcc4:	4602      	mov	r2, r0
 800dcc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcc8:	4313      	orrs	r3, r2
 800dcca:	637b      	str	r3, [r7, #52]	@ 0x34

    return result;
 800dccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	3738      	adds	r7, #56	@ 0x38
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}

0800dcd6 <inv_icm20948_suspend_akm>:
#endif
	return 0;
}

int inv_icm20948_suspend_akm(struct inv_icm20948 * s)
{
 800dcd6:	b580      	push	{r7, lr}
 800dcd8:	b084      	sub	sp, #16
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	6078      	str	r0, [r7, #4]
	int result;
    
	if (!s->secondary_state.secondary_resume_compass_state)
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d101      	bne.n	800dcec <inv_icm20948_suspend_akm+0x16>
		return 0;
 800dce8:	2300      	movs	r3, #0
 800dcea:	e01d      	b.n	800dd28 <inv_icm20948_suspend_akm+0x52>
    
	/* slave 0 is disabled */
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 800dcec:	2100      	movs	r1, #0
 800dcee:	6878      	ldr	r0, [r7, #4]
 800dcf0:	f000 fbe3 	bl	800e4ba <inv_icm20948_secondary_stop_channel>
 800dcf4:	60f8      	str	r0, [r7, #12]
	/* slave 1 is disabled */
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 800dcf6:	2101      	movs	r1, #1
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f000 fbde 	bl	800e4ba <inv_icm20948_secondary_stop_channel>
 800dcfe:	4602      	mov	r2, r0
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	4313      	orrs	r3, r2
 800dd04:	60fb      	str	r3, [r7, #12]
	if (result)
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d001      	beq.n	800dd10 <inv_icm20948_suspend_akm+0x3a>
		return result;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	e00b      	b.n	800dd28 <inv_icm20948_suspend_akm+0x52>
	
	// Switch off I2C Interface as compass is alone
	result |= inv_icm20948_secondary_disable_i2c(s);
 800dd10:	6878      	ldr	r0, [r7, #4]
 800dd12:	f000 fbfe 	bl	800e512 <inv_icm20948_secondary_disable_i2c>
 800dd16:	4602      	mov	r2, r0
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	4313      	orrs	r3, r2
 800dd1c:	60fb      	str	r3, [r7, #12]
	
	s->secondary_state.secondary_resume_compass_state = 0;
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	2200      	movs	r2, #0
 800dd22:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 800dd26:	68fb      	ldr	r3, [r7, #12]
}
 800dd28:	4618      	mov	r0, r3
 800dd2a:	3710      	adds	r7, #16
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}

0800dd30 <inv_icm20948_resume_akm>:

int inv_icm20948_resume_akm(struct inv_icm20948 * s)
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b088      	sub	sp, #32
 800dd34:	af02      	add	r7, sp, #8
 800dd36:	6078      	str	r0, [r7, #4]
	int result;
	uint8_t reg_addr, bytes;
    unsigned char lDataToWrite;
    
	if (s->secondary_state.secondary_resume_compass_state)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d001      	beq.n	800dd46 <inv_icm20948_resume_akm+0x16>
		return 0;
 800dd42:	2300      	movs	r3, #0
 800dd44:	e044      	b.n	800ddd0 <inv_icm20948_resume_akm+0xa0>
    
	/* slave 0 is used to read data from compass */
	/*read mode */
#if (MEMS_CHIP == HW_ICM20948)
	if (s->secondary_state.dmp_on) {
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d004      	beq.n	800dd5a <inv_icm20948_resume_akm+0x2a>
		reg_addr = REG_AK09916_DMP_READ;
 800dd50:	2303      	movs	r3, #3
 800dd52:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP;
 800dd54:	230a      	movs	r3, #10
 800dd56:	75bb      	strb	r3, [r7, #22]
 800dd58:	e003      	b.n	800dd62 <inv_icm20948_resume_akm+0x32>
	} else {
		reg_addr = REG_AK09916_STATUS1;
 800dd5a:	2310      	movs	r3, #16
 800dd5c:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP - 1;
 800dd5e:	2309      	movs	r3, #9
 800dd60:	75bb      	strb	r3, [r7, #22]
			bytes = DATA_AKM_89_BYTES_DMP - 1;
		}
	}
#endif
	/* slave 0 is enabled, read 10 or 8 bytes from here depending on compass type, swap bytes to feed DMP */
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dd68:	b2da      	uxtb	r2, r3
 800dd6a:	7dbb      	ldrb	r3, [r7, #22]
 800dd6c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800dd70:	b2db      	uxtb	r3, r3
 800dd72:	7df9      	ldrb	r1, [r7, #23]
 800dd74:	9300      	str	r3, [sp, #0]
 800dd76:	460b      	mov	r3, r1
 800dd78:	2100      	movs	r1, #0
 800dd7a:	6878      	ldr	r0, [r7, #4]
 800dd7c:	f000 fa79 	bl	800e272 <inv_icm20948_read_secondary>
 800dd80:	6138      	str	r0, [r7, #16]
	if (result)
 800dd82:	693b      	ldr	r3, [r7, #16]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d001      	beq.n	800dd8c <inv_icm20948_resume_akm+0x5c>
		return result;
 800dd88:	693b      	ldr	r3, [r7, #16]
 800dd8a:	e021      	b.n	800ddd0 <inv_icm20948_resume_akm+0xa0>
#if (MEMS_CHIP == HW_ICM20948)
	lDataToWrite = DATA_AKM_MODE_SM;
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	73fb      	strb	r3, [r7, #15]
		lDataToWrite = DATA_AKM_MODE_SM;
	} else {
		return -1;
	}
#endif
	result = inv_icm20948_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, lDataToWrite);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dd96:	b2da      	uxtb	r2, r3
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	f893 1082 	ldrb.w	r1, [r3, #130]	@ 0x82
 800dd9e:	7bfb      	ldrb	r3, [r7, #15]
 800dda0:	9300      	str	r3, [sp, #0]
 800dda2:	460b      	mov	r3, r1
 800dda4:	2101      	movs	r1, #1
 800dda6:	6878      	ldr	r0, [r7, #4]
 800dda8:	f000 faf4 	bl	800e394 <inv_icm20948_write_secondary>
 800ddac:	6138      	str	r0, [r7, #16]
	if (result)
 800ddae:	693b      	ldr	r3, [r7, #16]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d001      	beq.n	800ddb8 <inv_icm20948_resume_akm+0x88>
		return result;
 800ddb4:	693b      	ldr	r3, [r7, #16]
 800ddb6:	e00b      	b.n	800ddd0 <inv_icm20948_resume_akm+0xa0>
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 800ddb8:	6878      	ldr	r0, [r7, #4]
 800ddba:	f000 fb93 	bl	800e4e4 <inv_icm20948_secondary_enable_i2c>
 800ddbe:	4602      	mov	r2, r0
 800ddc0:	693b      	ldr	r3, [r7, #16]
 800ddc2:	4313      	orrs	r3, r2
 800ddc4:	613b      	str	r3, [r7, #16]

    s->secondary_state.secondary_resume_compass_state = 1;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2201      	movs	r2, #1
 800ddca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 800ddce:	693b      	ldr	r3, [r7, #16]
}
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	3718      	adds	r7, #24
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}

0800ddd8 <inv_icm20948_compass_isconnected>:
{
	return s->secondary_state.secondary_resume_compass_state;
}

int inv_icm20948_compass_isconnected(struct inv_icm20948 * s)
{
 800ddd8:	b480      	push	{r7}
 800ddda:	b083      	sub	sp, #12
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
	if(s->secondary_state.compass_state == INV_ICM20948_COMPASS_SETUP) {
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800dde6:	2b02      	cmp	r3, #2
 800dde8:	d101      	bne.n	800ddee <inv_icm20948_compass_isconnected+0x16>
		return 1;
 800ddea:	2301      	movs	r3, #1
 800ddec:	e000      	b.n	800ddf0 <inv_icm20948_compass_isconnected+0x18>
	} else {
		return 0;
 800ddee:	2300      	movs	r3, #0
	}
}
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	370c      	adds	r7, #12
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfa:	4770      	bx	lr

0800ddfc <inv_icm20948_compass_dmp_cal>:
*  @param[in]  Compass mounting matrix
*  @return     0 if successful.
*/

int inv_icm20948_compass_dmp_cal(struct inv_icm20948 * s, const signed char *m, const signed char *compass_m)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b0a2      	sub	sp, #136	@ 0x88
 800de00:	af00      	add	r7, sp, #0
 800de02:	60f8      	str	r0, [r7, #12]
 800de04:	60b9      	str	r1, [r7, #8]
 800de06:	607a      	str	r2, [r7, #4]
	int sens[THREE_AXES];
	int scale;
	int shift;
    int current_compass_matrix[NINE_ELEM];
    
	for (i = 0; i < THREE_AXES; i++)
 800de08:	2300      	movs	r3, #0
 800de0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de0e:	e02a      	b.n	800de66 <inv_icm20948_compass_dmp_cal+0x6a>
		for (j = 0; j < THREE_AXES; j++)
 800de10:	2300      	movs	r3, #0
 800de12:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de16:	e01d      	b.n	800de54 <inv_icm20948_compass_dmp_cal+0x58>
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 800de18:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800de1c:	4613      	mov	r3, r2
 800de1e:	005b      	lsls	r3, r3, #1
 800de20:	441a      	add	r2, r3
 800de22:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de26:	4413      	add	r3, r2
 800de28:	461a      	mov	r2, r3
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	1899      	adds	r1, r3, r2
 800de2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800de32:	4613      	mov	r3, r2
 800de34:	005b      	lsls	r3, r3, #1
 800de36:	441a      	add	r2, r3
 800de38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de3c:	4413      	add	r3, r2
 800de3e:	f991 2000 	ldrsb.w	r2, [r1]
 800de42:	3388      	adds	r3, #136	@ 0x88
 800de44:	443b      	add	r3, r7
 800de46:	f803 2c20 	strb.w	r2, [r3, #-32]
		for (j = 0; j < THREE_AXES; j++)
 800de4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de4e:	3301      	adds	r3, #1
 800de50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de58:	2b02      	cmp	r3, #2
 800de5a:	dddd      	ble.n	800de18 <inv_icm20948_compass_dmp_cal+0x1c>
	for (i = 0; i < THREE_AXES; i++)
 800de5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de60:	3301      	adds	r3, #1
 800de62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de6a:	2b02      	cmp	r3, #2
 800de6c:	ddd0      	ble.n	800de10 <inv_icm20948_compass_dmp_cal+0x14>
	
    switch (s->secondary_state.compass_slave_id) 
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de74:	2b25      	cmp	r3, #37	@ 0x25
 800de76:	d104      	bne.n	800de82 <inv_icm20948_compass_dmp_cal+0x86>
            scale = DATA_AK09912_SCALE;
            shift = AK89XX_SHIFT;
            break;
#else
        case HW_AK09916:
            scale = DATA_AK09916_SCALE;
 800de78:	4b9c      	ldr	r3, [pc, #624]	@ (800e0ec <inv_icm20948_compass_dmp_cal+0x2f0>)
 800de7a:	67bb      	str	r3, [r7, #120]	@ 0x78
            shift = AK89XX_SHIFT;
 800de7c:	2316      	movs	r3, #22
 800de7e:	677b      	str	r3, [r7, #116]	@ 0x74
            break;
 800de80:	e004      	b.n	800de8c <inv_icm20948_compass_dmp_cal+0x90>
#endif
		default:
				scale = DATA_AKM8963_SCALE1;
 800de82:	4b9a      	ldr	r3, [pc, #616]	@ (800e0ec <inv_icm20948_compass_dmp_cal+0x2f0>)
 800de84:	67bb      	str	r3, [r7, #120]	@ 0x78
				shift = AK89XX_SHIFT;
 800de86:	2316      	movs	r3, #22
 800de88:	677b      	str	r3, [r7, #116]	@ 0x74
				break;
 800de8a:	bf00      	nop
    }
    
	for (i = 0; i < THREE_AXES; i++) {
 800de8c:	2300      	movs	r3, #0
 800de8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de92:	e029      	b.n	800dee8 <inv_icm20948_compass_dmp_cal+0xec>
		sens[i] = s->secondary_state.compass_sens[i] + 128;
 800de94:	68fa      	ldr	r2, [r7, #12]
 800de96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de9a:	4413      	add	r3, r2
 800de9c:	334d      	adds	r3, #77	@ 0x4d
 800de9e:	781b      	ldrb	r3, [r3, #0]
 800dea0:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 800dea4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dea8:	009b      	lsls	r3, r3, #2
 800deaa:	3388      	adds	r3, #136	@ 0x88
 800deac:	443b      	add	r3, r7
 800deae:	f843 2c50 	str.w	r2, [r3, #-80]
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 800deb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800deb6:	009b      	lsls	r3, r3, #2
 800deb8:	3388      	adds	r3, #136	@ 0x88
 800deba:	443b      	add	r3, r7
 800debc:	f853 2c50 	ldr.w	r2, [r3, #-80]
 800dec0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dec2:	fa02 f303 	lsl.w	r3, r2, r3
 800dec6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800dec8:	4618      	mov	r0, r3
 800deca:	f003 fdd5 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 800dece:	4602      	mov	r2, r0
 800ded0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ded4:	009b      	lsls	r3, r3, #2
 800ded6:	3388      	adds	r3, #136	@ 0x88
 800ded8:	443b      	add	r3, r7
 800deda:	f843 2c50 	str.w	r2, [r3, #-80]
	for (i = 0; i < THREE_AXES; i++) {
 800dede:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dee2:	3301      	adds	r3, #1
 800dee4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dee8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800deec:	2b02      	cmp	r3, #2
 800deee:	ddd1      	ble.n	800de94 <inv_icm20948_compass_dmp_cal+0x98>
	}
	for (i = 0; i < NINE_ELEM; i++) {
 800def0:	2300      	movs	r3, #0
 800def2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800def6:	e02c      	b.n	800df52 <inv_icm20948_compass_dmp_cal+0x156>
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 800def8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800defc:	687a      	ldr	r2, [r7, #4]
 800defe:	4413      	add	r3, r2
 800df00:	f993 3000 	ldrsb.w	r3, [r3]
 800df04:	4618      	mov	r0, r3
 800df06:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800df0a:	4b79      	ldr	r3, [pc, #484]	@ (800e0f0 <inv_icm20948_compass_dmp_cal+0x2f4>)
 800df0c:	fb83 3201 	smull	r3, r2, r3, r1
 800df10:	17cb      	asrs	r3, r1, #31
 800df12:	1ad2      	subs	r2, r2, r3
 800df14:	4613      	mov	r3, r2
 800df16:	005b      	lsls	r3, r3, #1
 800df18:	4413      	add	r3, r2
 800df1a:	1aca      	subs	r2, r1, r3
 800df1c:	0093      	lsls	r3, r2, #2
 800df1e:	3388      	adds	r3, #136	@ 0x88
 800df20:	443b      	add	r3, r7
 800df22:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800df26:	fb03 f200 	mul.w	r2, r3, r0
 800df2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df2e:	009b      	lsls	r3, r3, #2
 800df30:	3388      	adds	r3, #136	@ 0x88
 800df32:	443b      	add	r3, r7
 800df34:	f843 2c74 	str.w	r2, [r3, #-116]
		tmp_m[i] = 0;
 800df38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df3c:	009b      	lsls	r3, r3, #2
 800df3e:	3388      	adds	r3, #136	@ 0x88
 800df40:	443b      	add	r3, r7
 800df42:	2200      	movs	r2, #0
 800df44:	f843 2c44 	str.w	r2, [r3, #-68]
	for (i = 0; i < NINE_ELEM; i++) {
 800df48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df4c:	3301      	adds	r3, #1
 800df4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df56:	2b08      	cmp	r3, #8
 800df58:	ddce      	ble.n	800def8 <inv_icm20948_compass_dmp_cal+0xfc>
	}
    
    for (i = 0; i < THREE_AXES; i++) {
 800df5a:	2300      	movs	r3, #0
 800df5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df60:	e05d      	b.n	800e01e <inv_icm20948_compass_dmp_cal+0x222>
		for (j = 0; j < THREE_AXES; j++) {
 800df62:	2300      	movs	r3, #0
 800df64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800df68:	e050      	b.n	800e00c <inv_icm20948_compass_dmp_cal+0x210>
			s->secondary_state.final_matrix[i * THREE_AXES + j] = 0;
 800df6a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800df6e:	4613      	mov	r3, r2
 800df70:	005b      	lsls	r3, r3, #1
 800df72:	441a      	add	r2, r3
 800df74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800df78:	4413      	add	r3, r2
 800df7a:	68fa      	ldr	r2, [r7, #12]
 800df7c:	3312      	adds	r3, #18
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	4413      	add	r3, r2
 800df82:	2200      	movs	r2, #0
 800df84:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 800df86:	2300      	movs	r3, #0
 800df88:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800df8a:	e037      	b.n	800dffc <inv_icm20948_compass_dmp_cal+0x200>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 800df8c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800df90:	4613      	mov	r3, r2
 800df92:	005b      	lsls	r3, r3, #1
 800df94:	441a      	add	r2, r3
 800df96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800df98:	441a      	add	r2, r3
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	32a2      	adds	r2, #162	@ 0xa2
 800df9e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                                 current_compass_matrix[j + k * THREE_AXES]);
 800dfa2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800dfa4:	4613      	mov	r3, r2
 800dfa6:	005b      	lsls	r3, r3, #1
 800dfa8:	441a      	add	r2, r3
 800dfaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dfae:	4413      	add	r3, r2
 800dfb0:	009b      	lsls	r3, r3, #2
 800dfb2:	3388      	adds	r3, #136	@ 0x88
 800dfb4:	443b      	add	r3, r7
 800dfb6:	f853 3c74 	ldr.w	r3, [r3, #-116]
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 800dfba:	4619      	mov	r1, r3
 800dfbc:	f003 fd5c 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 800dfc0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800dfc4:	4613      	mov	r3, r2
 800dfc6:	005b      	lsls	r3, r3, #1
 800dfc8:	441a      	add	r2, r3
 800dfca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dfce:	4413      	add	r3, r2
 800dfd0:	68fa      	ldr	r2, [r7, #12]
 800dfd2:	3312      	adds	r3, #18
 800dfd4:	009b      	lsls	r3, r3, #2
 800dfd6:	4413      	add	r3, r2
 800dfd8:	6899      	ldr	r1, [r3, #8]
 800dfda:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800dfde:	4613      	mov	r3, r2
 800dfe0:	005b      	lsls	r3, r3, #1
 800dfe2:	441a      	add	r2, r3
 800dfe4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dfe8:	4413      	add	r3, r2
 800dfea:	1842      	adds	r2, r0, r1
 800dfec:	68f9      	ldr	r1, [r7, #12]
 800dfee:	3312      	adds	r3, #18
 800dff0:	009b      	lsls	r3, r3, #2
 800dff2:	440b      	add	r3, r1
 800dff4:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 800dff6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dff8:	3301      	adds	r3, #1
 800dffa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dffc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dffe:	2b02      	cmp	r3, #2
 800e000:	ddc4      	ble.n	800df8c <inv_icm20948_compass_dmp_cal+0x190>
		for (j = 0; j < THREE_AXES; j++) {
 800e002:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e006:	3301      	adds	r3, #1
 800e008:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e00c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e010:	2b02      	cmp	r3, #2
 800e012:	ddaa      	ble.n	800df6a <inv_icm20948_compass_dmp_cal+0x16e>
    for (i = 0; i < THREE_AXES; i++) {
 800e014:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e018:	3301      	adds	r3, #1
 800e01a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e01e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e022:	2b02      	cmp	r3, #2
 800e024:	dd9d      	ble.n	800df62 <inv_icm20948_compass_dmp_cal+0x166>
		}
	}
    
    for (i = 0; i < THREE_AXES; i++)
 800e026:	2300      	movs	r3, #0
 800e028:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e02c:	e04f      	b.n	800e0ce <inv_icm20948_compass_dmp_cal+0x2d2>
		for (j = 0; j < THREE_AXES; j++)
 800e02e:	2300      	movs	r3, #0
 800e030:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e034:	e042      	b.n	800e0bc <inv_icm20948_compass_dmp_cal+0x2c0>
			for (k = 0; k < THREE_AXES; k++)
 800e036:	2300      	movs	r3, #0
 800e038:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e03a:	e037      	b.n	800e0ac <inv_icm20948_compass_dmp_cal+0x2b0>
				tmp_m[THREE_AXES * i + j] +=
 800e03c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e040:	4613      	mov	r3, r2
 800e042:	005b      	lsls	r3, r3, #1
 800e044:	441a      	add	r2, r3
 800e046:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e04a:	4413      	add	r3, r2
 800e04c:	009b      	lsls	r3, r3, #2
 800e04e:	3388      	adds	r3, #136	@ 0x88
 800e050:	443b      	add	r3, r7
 800e052:	f853 0c44 	ldr.w	r0, [r3, #-68]
					trans[THREE_AXES * i + k] *
 800e056:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e05a:	4613      	mov	r3, r2
 800e05c:	005b      	lsls	r3, r3, #1
 800e05e:	441a      	add	r2, r3
 800e060:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e062:	4413      	add	r3, r2
 800e064:	3388      	adds	r3, #136	@ 0x88
 800e066:	443b      	add	r3, r7
 800e068:	f913 3c20 	ldrsb.w	r3, [r3, #-32]
 800e06c:	4619      	mov	r1, r3
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800e06e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e070:	4613      	mov	r3, r2
 800e072:	005b      	lsls	r3, r3, #1
 800e074:	441a      	add	r2, r3
 800e076:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e07a:	4413      	add	r3, r2
 800e07c:	68fa      	ldr	r2, [r7, #12]
 800e07e:	3312      	adds	r3, #18
 800e080:	009b      	lsls	r3, r3, #2
 800e082:	4413      	add	r3, r2
 800e084:	689b      	ldr	r3, [r3, #8]
					trans[THREE_AXES * i + k] *
 800e086:	fb03 f101 	mul.w	r1, r3, r1
				tmp_m[THREE_AXES * i + j] +=
 800e08a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e08e:	4613      	mov	r3, r2
 800e090:	005b      	lsls	r3, r3, #1
 800e092:	441a      	add	r2, r3
 800e094:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e098:	4413      	add	r3, r2
 800e09a:	1842      	adds	r2, r0, r1
 800e09c:	009b      	lsls	r3, r3, #2
 800e09e:	3388      	adds	r3, #136	@ 0x88
 800e0a0:	443b      	add	r3, r7
 800e0a2:	f843 2c44 	str.w	r2, [r3, #-68]
			for (k = 0; k < THREE_AXES; k++)
 800e0a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e0a8:	3301      	adds	r3, #1
 800e0aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e0ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e0ae:	2b02      	cmp	r3, #2
 800e0b0:	ddc4      	ble.n	800e03c <inv_icm20948_compass_dmp_cal+0x240>
		for (j = 0; j < THREE_AXES; j++)
 800e0b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e0b6:	3301      	adds	r3, #1
 800e0b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e0bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e0c0:	2b02      	cmp	r3, #2
 800e0c2:	ddb8      	ble.n	800e036 <inv_icm20948_compass_dmp_cal+0x23a>
    for (i = 0; i < THREE_AXES; i++)
 800e0c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e0ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e0d2:	2b02      	cmp	r3, #2
 800e0d4:	ddab      	ble.n	800e02e <inv_icm20948_compass_dmp_cal+0x232>
    
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 800e0d6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800e0da:	4619      	mov	r1, r3
 800e0dc:	68f8      	ldr	r0, [r7, #12]
 800e0de:	f005 fb9c 	bl	801381a <dmp_icm20948_set_compass_matrix>
 800e0e2:	4603      	mov	r3, r0
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3788      	adds	r7, #136	@ 0x88
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}
 800e0ec:	09999999 	.word	0x09999999
 800e0f0:	55555556 	.word	0x55555556

0800e0f4 <inv_icm20948_apply_raw_compass_matrix>:
*  @param[in]  Compensated compass data
*  @return     0 if successful.
*/

int inv_icm20948_apply_raw_compass_matrix(struct inv_icm20948 * s, short *raw_data, long *compensated_out)
{
 800e0f4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800e0f8:	b08b      	sub	sp, #44	@ 0x2c
 800e0fa:	af00      	add	r7, sp, #0
 800e0fc:	6178      	str	r0, [r7, #20]
 800e0fe:	6139      	str	r1, [r7, #16]
 800e100:	60fa      	str	r2, [r7, #12]
	int i, j;
	long long tmp;
    
	for (i = 0; i < THREE_AXES; i++) {
 800e102:	2300      	movs	r3, #0
 800e104:	627b      	str	r3, [r7, #36]	@ 0x24
 800e106:	e04c      	b.n	800e1a2 <inv_icm20948_apply_raw_compass_matrix+0xae>
		tmp = 0;
 800e108:	f04f 0200 	mov.w	r2, #0
 800e10c:	f04f 0300 	mov.w	r3, #0
 800e110:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 800e114:	2300      	movs	r3, #0
 800e116:	623b      	str	r3, [r7, #32]
 800e118:	e02d      	b.n	800e176 <inv_icm20948_apply_raw_compass_matrix+0x82>
			tmp  +=
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800e11a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e11c:	4613      	mov	r3, r2
 800e11e:	005b      	lsls	r3, r3, #1
 800e120:	441a      	add	r2, r3
 800e122:	6a3b      	ldr	r3, [r7, #32]
 800e124:	4413      	add	r3, r2
 800e126:	697a      	ldr	r2, [r7, #20]
 800e128:	3312      	adds	r3, #18
 800e12a:	009b      	lsls	r3, r3, #2
 800e12c:	4413      	add	r3, r2
 800e12e:	689b      	ldr	r3, [r3, #8]
 800e130:	17da      	asrs	r2, r3, #31
 800e132:	4698      	mov	r8, r3
 800e134:	4691      	mov	r9, r2
 800e136:	6a3b      	ldr	r3, [r7, #32]
 800e138:	005b      	lsls	r3, r3, #1
 800e13a:	693a      	ldr	r2, [r7, #16]
 800e13c:	4413      	add	r3, r2
 800e13e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e142:	041b      	lsls	r3, r3, #16
 800e144:	17da      	asrs	r2, r3, #31
 800e146:	469a      	mov	sl, r3
 800e148:	4693      	mov	fp, r2
 800e14a:	fb0a f209 	mul.w	r2, sl, r9
 800e14e:	fb08 f30b 	mul.w	r3, r8, fp
 800e152:	4413      	add	r3, r2
 800e154:	fba8 450a 	umull	r4, r5, r8, sl
 800e158:	442b      	add	r3, r5
 800e15a:	461d      	mov	r5, r3
			tmp  +=
 800e15c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e160:	1911      	adds	r1, r2, r4
 800e162:	6039      	str	r1, [r7, #0]
 800e164:	416b      	adcs	r3, r5
 800e166:	607b      	str	r3, [r7, #4]
 800e168:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e16c:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 800e170:	6a3b      	ldr	r3, [r7, #32]
 800e172:	3301      	adds	r3, #1
 800e174:	623b      	str	r3, [r7, #32]
 800e176:	6a3b      	ldr	r3, [r7, #32]
 800e178:	2b02      	cmp	r3, #2
 800e17a:	ddce      	ble.n	800e11a <inv_icm20948_apply_raw_compass_matrix+0x26>
		compensated_out[i] = (long)(tmp >> 30);
 800e17c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800e180:	f04f 0200 	mov.w	r2, #0
 800e184:	f04f 0300 	mov.w	r3, #0
 800e188:	0f82      	lsrs	r2, r0, #30
 800e18a:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800e18e:	178b      	asrs	r3, r1, #30
 800e190:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e192:	0089      	lsls	r1, r1, #2
 800e194:	68f8      	ldr	r0, [r7, #12]
 800e196:	4401      	add	r1, r0
 800e198:	4613      	mov	r3, r2
 800e19a:	600b      	str	r3, [r1, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800e19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e19e:	3301      	adds	r3, #1
 800e1a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800e1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1a4:	2b02      	cmp	r3, #2
 800e1a6:	ddaf      	ble.n	800e108 <inv_icm20948_apply_raw_compass_matrix+0x14>
	}
    
	return 0;
 800e1a8:	2300      	movs	r3, #0
}
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	372c      	adds	r7, #44	@ 0x2c
 800e1ae:	46bd      	mov	sp, r7
 800e1b0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800e1b4:	4770      	bx	lr

0800e1b6 <inv_icm20948_init_secondary>:

#include "Icm20948AuxTransport.h"
#include "idd_io_hal.h"

void inv_icm20948_init_secondary(struct inv_icm20948 * s)
{
 800e1b6:	b580      	push	{r7, lr}
 800e1b8:	b082      	sub	sp, #8
 800e1ba:	af00      	add	r7, sp, #0
 800e1bc:	6078      	str	r0, [r7, #4]
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	f240 1283 	movw	r2, #387	@ 0x183
 800e1c4:	859a      	strh	r2, [r3, #44]	@ 0x2c
	s->secondary_state.slv_reg[0].reg  = REG_I2C_SLV0_REG;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 800e1cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
	s->secondary_state.slv_reg[0].ctrl = REG_I2C_SLV0_CTRL;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	f240 1285 	movw	r2, #389	@ 0x185
 800e1d4:	861a      	strh	r2, [r3, #48]	@ 0x30
	s->secondary_state.slv_reg[0].d0   = REG_I2C_SLV0_DO;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 800e1dc:	865a      	strh	r2, [r3, #50]	@ 0x32
    
    s->secondary_state.slv_reg[1].addr = REG_I2C_SLV1_ADDR;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	f240 1287 	movw	r2, #391	@ 0x187
 800e1e4:	869a      	strh	r2, [r3, #52]	@ 0x34
	s->secondary_state.slv_reg[1].reg  = REG_I2C_SLV1_REG;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 800e1ec:	86da      	strh	r2, [r3, #54]	@ 0x36
	s->secondary_state.slv_reg[1].ctrl = REG_I2C_SLV1_CTRL;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	f240 1289 	movw	r2, #393	@ 0x189
 800e1f4:	871a      	strh	r2, [r3, #56]	@ 0x38
	s->secondary_state.slv_reg[1].d0   = REG_I2C_SLV1_DO;
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	f44f 72c5 	mov.w	r2, #394	@ 0x18a
 800e1fc:	875a      	strh	r2, [r3, #58]	@ 0x3a
    
    s->secondary_state.slv_reg[2].addr = REG_I2C_SLV2_ADDR;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	f240 128b 	movw	r2, #395	@ 0x18b
 800e204:	879a      	strh	r2, [r3, #60]	@ 0x3c
	s->secondary_state.slv_reg[2].reg  = REG_I2C_SLV2_REG;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 800e20c:	87da      	strh	r2, [r3, #62]	@ 0x3e
	s->secondary_state.slv_reg[2].ctrl = REG_I2C_SLV2_CTRL;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	f240 128d 	movw	r2, #397	@ 0x18d
 800e214:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	s->secondary_state.slv_reg[2].d0   = REG_I2C_SLV2_DO;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	f44f 72c7 	mov.w	r2, #398	@ 0x18e
 800e21e:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    
	s->secondary_state.slv_reg[3].addr = REG_I2C_SLV3_ADDR;
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f240 128f 	movw	r2, #399	@ 0x18f
 800e228:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	s->secondary_state.slv_reg[3].reg  = REG_I2C_SLV3_REG;
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e232:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	s->secondary_state.slv_reg[3].ctrl = REG_I2C_SLV3_CTRL;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	f240 1291 	movw	r2, #401	@ 0x191
 800e23c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	s->secondary_state.slv_reg[3].d0   = REG_I2C_SLV3_DO;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	f44f 72c9 	mov.w	r2, #402	@ 0x192
 800e246:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	
	/* Make sure that by default all channels are disabled 
	To not inherit from a previous configuration from a previous run*/
	inv_icm20948_secondary_stop_channel(s, 0);
 800e24a:	2100      	movs	r1, #0
 800e24c:	6878      	ldr	r0, [r7, #4]
 800e24e:	f000 f934 	bl	800e4ba <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 1);
 800e252:	2101      	movs	r1, #1
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f000 f930 	bl	800e4ba <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 2);
 800e25a:	2102      	movs	r1, #2
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	f000 f92c 	bl	800e4ba <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 3);
 800e262:	2103      	movs	r1, #3
 800e264:	6878      	ldr	r0, [r7, #4]
 800e266:	f000 f928 	bl	800e4ba <inv_icm20948_secondary_stop_channel>
}
 800e26a:	bf00      	nop
 800e26c:	3708      	adds	r7, #8
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}

0800e272 <inv_icm20948_read_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char len)
{
 800e272:	b580      	push	{r7, lr}
 800e274:	b086      	sub	sp, #24
 800e276:	af00      	add	r7, sp, #0
 800e278:	60f8      	str	r0, [r7, #12]
 800e27a:	60b9      	str	r1, [r7, #8]
 800e27c:	4611      	mov	r1, r2
 800e27e:	461a      	mov	r2, r3
 800e280:	460b      	mov	r3, r1
 800e282:	71fb      	strb	r3, [r7, #7]
 800e284:	4613      	mov	r3, r2
 800e286:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800e288:	2300      	movs	r3, #0
 800e28a:	617b      	str	r3, [r7, #20]
    unsigned char data;

    //select_userbank(3);

    data = INV_MPU_BIT_I2C_READ | addr;
 800e28c:	79fb      	ldrb	r3, [r7, #7]
 800e28e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e292:	b2db      	uxtb	r3, r3
 800e294:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800e296:	68fa      	ldr	r2, [r7, #12]
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	3305      	adds	r3, #5
 800e29c:	00db      	lsls	r3, r3, #3
 800e29e:	4413      	add	r3, r2
 800e2a0:	8899      	ldrh	r1, [r3, #4]
 800e2a2:	f107 0313 	add.w	r3, r7, #19
 800e2a6:	2201      	movs	r2, #1
 800e2a8:	68f8      	ldr	r0, [r7, #12]
 800e2aa:	f009 fef8 	bl	801809e <inv_icm20948_write_mems_reg>
 800e2ae:	4602      	mov	r2, r0
 800e2b0:	697b      	ldr	r3, [r7, #20]
 800e2b2:	4313      	orrs	r3, r2
 800e2b4:	617b      	str	r3, [r7, #20]

    data = reg;
 800e2b6:	79bb      	ldrb	r3, [r7, #6]
 800e2b8:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800e2ba:	68fa      	ldr	r2, [r7, #12]
 800e2bc:	68bb      	ldr	r3, [r7, #8]
 800e2be:	3305      	adds	r3, #5
 800e2c0:	00db      	lsls	r3, r3, #3
 800e2c2:	4413      	add	r3, r2
 800e2c4:	88d9      	ldrh	r1, [r3, #6]
 800e2c6:	f107 0313 	add.w	r3, r7, #19
 800e2ca:	2201      	movs	r2, #1
 800e2cc:	68f8      	ldr	r0, [r7, #12]
 800e2ce:	f009 fee6 	bl	801809e <inv_icm20948_write_mems_reg>
 800e2d2:	4602      	mov	r2, r0
 800e2d4:	697b      	ldr	r3, [r7, #20]
 800e2d6:	4313      	orrs	r3, r2
 800e2d8:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | len;
 800e2da:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e2de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e2e2:	b2db      	uxtb	r3, r3
 800e2e4:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800e2e6:	68fa      	ldr	r2, [r7, #12]
 800e2e8:	68bb      	ldr	r3, [r7, #8]
 800e2ea:	3305      	adds	r3, #5
 800e2ec:	00db      	lsls	r3, r3, #3
 800e2ee:	4413      	add	r3, r2
 800e2f0:	8919      	ldrh	r1, [r3, #8]
 800e2f2:	f107 0313 	add.w	r3, r7, #19
 800e2f6:	2201      	movs	r2, #1
 800e2f8:	68f8      	ldr	r0, [r7, #12]
 800e2fa:	f009 fed0 	bl	801809e <inv_icm20948_write_mems_reg>
 800e2fe:	4602      	mov	r2, r0
 800e300:	697b      	ldr	r3, [r7, #20]
 800e302:	4313      	orrs	r3, r2
 800e304:	617b      	str	r3, [r7, #20]
    
	return result;
 800e306:	697b      	ldr	r3, [r7, #20]
}
 800e308:	4618      	mov	r0, r3
 800e30a:	3718      	adds	r7, #24
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd80      	pop	{r7, pc}

0800e310 <inv_icm20948_execute_read_secondary>:

int inv_icm20948_execute_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, int len, uint8_t *d)
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b088      	sub	sp, #32
 800e314:	af02      	add	r7, sp, #8
 800e316:	60f8      	str	r0, [r7, #12]
 800e318:	60b9      	str	r1, [r7, #8]
 800e31a:	603b      	str	r3, [r7, #0]
 800e31c:	4613      	mov	r3, r2
 800e31e:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 800e320:	2300      	movs	r3, #0
 800e322:	617b      	str	r3, [r7, #20]

	//select_userbank(3);

	result |= inv_icm20948_read_secondary(s, index, addr, reg, len);
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	b2d9      	uxtb	r1, r3
 800e328:	6a3b      	ldr	r3, [r7, #32]
 800e32a:	b2db      	uxtb	r3, r3
 800e32c:	79fa      	ldrb	r2, [r7, #7]
 800e32e:	9300      	str	r3, [sp, #0]
 800e330:	460b      	mov	r3, r1
 800e332:	68b9      	ldr	r1, [r7, #8]
 800e334:	68f8      	ldr	r0, [r7, #12]
 800e336:	f7ff ff9c 	bl	800e272 <inv_icm20948_read_secondary>
 800e33a:	4602      	mov	r2, r0
 800e33c:	697b      	ldr	r3, [r7, #20]
 800e33e:	4313      	orrs	r3, r2
 800e340:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 800e342:	68f8      	ldr	r0, [r7, #12]
 800e344:	f000 f8ce 	bl	800e4e4 <inv_icm20948_secondary_enable_i2c>
 800e348:	4602      	mov	r2, r0
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	4313      	orrs	r3, r2
 800e34e:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800e350:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800e354:	f7f7 f8f0 	bl	8005538 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 800e358:	68f8      	ldr	r0, [r7, #12]
 800e35a:	f000 f8da 	bl	800e512 <inv_icm20948_secondary_disable_i2c>
 800e35e:	4602      	mov	r2, r0
 800e360:	697b      	ldr	r3, [r7, #20]
 800e362:	4313      	orrs	r3, r2
 800e364:	617b      	str	r3, [r7, #20]

    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 800e366:	6a3a      	ldr	r2, [r7, #32]
 800e368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e36a:	213b      	movs	r1, #59	@ 0x3b
 800e36c:	68f8      	ldr	r0, [r7, #12]
 800e36e:	f009 ff6b 	bl	8018248 <inv_icm20948_read_mems_reg>
 800e372:	4602      	mov	r2, r0
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	4313      	orrs	r3, r2
 800e378:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 800e37a:	68b9      	ldr	r1, [r7, #8]
 800e37c:	68f8      	ldr	r0, [r7, #12]
 800e37e:	f000 f89c 	bl	800e4ba <inv_icm20948_secondary_stop_channel>
 800e382:	4602      	mov	r2, r0
 800e384:	697b      	ldr	r3, [r7, #20]
 800e386:	4313      	orrs	r3, r2
 800e388:	617b      	str	r3, [r7, #20]

	return result;
 800e38a:	697b      	ldr	r3, [r7, #20]
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	3718      	adds	r7, #24
 800e390:	46bd      	mov	sp, r7
 800e392:	bd80      	pop	{r7, pc}

0800e394 <inv_icm20948_write_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char v)
{
 800e394:	b580      	push	{r7, lr}
 800e396:	b086      	sub	sp, #24
 800e398:	af00      	add	r7, sp, #0
 800e39a:	60f8      	str	r0, [r7, #12]
 800e39c:	60b9      	str	r1, [r7, #8]
 800e39e:	4611      	mov	r1, r2
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	460b      	mov	r3, r1
 800e3a4:	71fb      	strb	r3, [r7, #7]
 800e3a6:	4613      	mov	r3, r2
 800e3a8:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	617b      	str	r3, [r7, #20]
    unsigned char data;
    
    data = (unsigned char)addr;
 800e3ae:	79fb      	ldrb	r3, [r7, #7]
 800e3b0:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800e3b2:	68fa      	ldr	r2, [r7, #12]
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	3305      	adds	r3, #5
 800e3b8:	00db      	lsls	r3, r3, #3
 800e3ba:	4413      	add	r3, r2
 800e3bc:	8899      	ldrh	r1, [r3, #4]
 800e3be:	f107 0313 	add.w	r3, r7, #19
 800e3c2:	2201      	movs	r2, #1
 800e3c4:	68f8      	ldr	r0, [r7, #12]
 800e3c6:	f009 fe6a 	bl	801809e <inv_icm20948_write_mems_reg>
 800e3ca:	4602      	mov	r2, r0
 800e3cc:	697b      	ldr	r3, [r7, #20]
 800e3ce:	4313      	orrs	r3, r2
 800e3d0:	617b      	str	r3, [r7, #20]

    data = reg;
 800e3d2:	79bb      	ldrb	r3, [r7, #6]
 800e3d4:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800e3d6:	68fa      	ldr	r2, [r7, #12]
 800e3d8:	68bb      	ldr	r3, [r7, #8]
 800e3da:	3305      	adds	r3, #5
 800e3dc:	00db      	lsls	r3, r3, #3
 800e3de:	4413      	add	r3, r2
 800e3e0:	88d9      	ldrh	r1, [r3, #6]
 800e3e2:	f107 0313 	add.w	r3, r7, #19
 800e3e6:	2201      	movs	r2, #1
 800e3e8:	68f8      	ldr	r0, [r7, #12]
 800e3ea:	f009 fe58 	bl	801809e <inv_icm20948_write_mems_reg>
 800e3ee:	4602      	mov	r2, r0
 800e3f0:	697b      	ldr	r3, [r7, #20]
 800e3f2:	4313      	orrs	r3, r2
 800e3f4:	617b      	str	r3, [r7, #20]

    data = v;
 800e3f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e3fa:	74fb      	strb	r3, [r7, #19]
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 800e3fc:	68fa      	ldr	r2, [r7, #12]
 800e3fe:	68bb      	ldr	r3, [r7, #8]
 800e400:	3305      	adds	r3, #5
 800e402:	00db      	lsls	r3, r3, #3
 800e404:	4413      	add	r3, r2
 800e406:	8959      	ldrh	r1, [r3, #10]
 800e408:	f107 0313 	add.w	r3, r7, #19
 800e40c:	2201      	movs	r2, #1
 800e40e:	68f8      	ldr	r0, [r7, #12]
 800e410:	f009 fe45 	bl	801809e <inv_icm20948_write_mems_reg>
 800e414:	4602      	mov	r2, r0
 800e416:	697b      	ldr	r3, [r7, #20]
 800e418:	4313      	orrs	r3, r2
 800e41a:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | 1;
 800e41c:	2381      	movs	r3, #129	@ 0x81
 800e41e:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800e420:	68fa      	ldr	r2, [r7, #12]
 800e422:	68bb      	ldr	r3, [r7, #8]
 800e424:	3305      	adds	r3, #5
 800e426:	00db      	lsls	r3, r3, #3
 800e428:	4413      	add	r3, r2
 800e42a:	8919      	ldrh	r1, [r3, #8]
 800e42c:	f107 0313 	add.w	r3, r7, #19
 800e430:	2201      	movs	r2, #1
 800e432:	68f8      	ldr	r0, [r7, #12]
 800e434:	f009 fe33 	bl	801809e <inv_icm20948_write_mems_reg>
 800e438:	4602      	mov	r2, r0
 800e43a:	697b      	ldr	r3, [r7, #20]
 800e43c:	4313      	orrs	r3, r2
 800e43e:	617b      	str	r3, [r7, #20]
    
    return result;
 800e440:	697b      	ldr	r3, [r7, #20]
}
 800e442:	4618      	mov	r0, r3
 800e444:	3718      	adds	r7, #24
 800e446:	46bd      	mov	sp, r7
 800e448:	bd80      	pop	{r7, pc}

0800e44a <inv_icm20948_execute_write_secondary>:

int inv_icm20948_execute_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, uint8_t v)
{
 800e44a:	b580      	push	{r7, lr}
 800e44c:	b088      	sub	sp, #32
 800e44e:	af02      	add	r7, sp, #8
 800e450:	60f8      	str	r0, [r7, #12]
 800e452:	60b9      	str	r1, [r7, #8]
 800e454:	603b      	str	r3, [r7, #0]
 800e456:	4613      	mov	r3, r2
 800e458:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 800e45a:	2300      	movs	r3, #0
 800e45c:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	b2d9      	uxtb	r1, r3
 800e462:	79fa      	ldrb	r2, [r7, #7]
 800e464:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e468:	9300      	str	r3, [sp, #0]
 800e46a:	460b      	mov	r3, r1
 800e46c:	68b9      	ldr	r1, [r7, #8]
 800e46e:	68f8      	ldr	r0, [r7, #12]
 800e470:	f7ff ff90 	bl	800e394 <inv_icm20948_write_secondary>
 800e474:	4602      	mov	r2, r0
 800e476:	697b      	ldr	r3, [r7, #20]
 800e478:	4313      	orrs	r3, r2
 800e47a:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 800e47c:	68f8      	ldr	r0, [r7, #12]
 800e47e:	f000 f831 	bl	800e4e4 <inv_icm20948_secondary_enable_i2c>
 800e482:	4602      	mov	r2, r0
 800e484:	697b      	ldr	r3, [r7, #20]
 800e486:	4313      	orrs	r3, r2
 800e488:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800e48a:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800e48e:	f7f7 f853 	bl	8005538 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 800e492:	68f8      	ldr	r0, [r7, #12]
 800e494:	f000 f83d 	bl	800e512 <inv_icm20948_secondary_disable_i2c>
 800e498:	4602      	mov	r2, r0
 800e49a:	697b      	ldr	r3, [r7, #20]
 800e49c:	4313      	orrs	r3, r2
 800e49e:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 800e4a0:	68b9      	ldr	r1, [r7, #8]
 800e4a2:	68f8      	ldr	r0, [r7, #12]
 800e4a4:	f000 f809 	bl	800e4ba <inv_icm20948_secondary_stop_channel>
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	697b      	ldr	r3, [r7, #20]
 800e4ac:	4313      	orrs	r3, r2
 800e4ae:	617b      	str	r3, [r7, #20]

	return result;
 800e4b0:	697b      	ldr	r3, [r7, #20]
}
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	3718      	adds	r7, #24
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	bd80      	pop	{r7, pc}

0800e4ba <inv_icm20948_secondary_stop_channel>:
{
	inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG,s->secondary_state.sSavedI2cOdr);
}

int inv_icm20948_secondary_stop_channel(struct inv_icm20948 * s, int index)
{
 800e4ba:	b580      	push	{r7, lr}
 800e4bc:	b082      	sub	sp, #8
 800e4be:	af00      	add	r7, sp, #0
 800e4c0:	6078      	str	r0, [r7, #4]
 800e4c2:	6039      	str	r1, [r7, #0]
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800e4c4:	687a      	ldr	r2, [r7, #4]
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	3305      	adds	r3, #5
 800e4ca:	00db      	lsls	r3, r3, #3
 800e4cc:	4413      	add	r3, r2
 800e4ce:	891b      	ldrh	r3, [r3, #8]
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	4619      	mov	r1, r3
 800e4d4:	6878      	ldr	r0, [r7, #4]
 800e4d6:	f009 fe5b 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 800e4da:	4603      	mov	r3, r0
}
 800e4dc:	4618      	mov	r0, r3
 800e4de:	3708      	adds	r7, #8
 800e4e0:	46bd      	mov	sp, r7
 800e4e2:	bd80      	pop	{r7, pc}

0800e4e4 <inv_icm20948_secondary_enable_i2c>:

int inv_icm20948_secondary_enable_i2c(struct inv_icm20948 * s)
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b082      	sub	sp, #8
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	7f1b      	ldrb	r3, [r3, #28]
 800e4f0:	f043 0320 	orr.w	r3, r3, #32
 800e4f4:	b2da      	uxtb	r2, r3
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	7f1b      	ldrb	r3, [r3, #28]
 800e4fe:	461a      	mov	r2, r3
 800e500:	2103      	movs	r1, #3
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f009 fe44 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 800e508:	4603      	mov	r3, r0
}
 800e50a:	4618      	mov	r0, r3
 800e50c:	3708      	adds	r7, #8
 800e50e:	46bd      	mov	sp, r7
 800e510:	bd80      	pop	{r7, pc}

0800e512 <inv_icm20948_secondary_disable_i2c>:

int inv_icm20948_secondary_disable_i2c(struct inv_icm20948 * s)
{
 800e512:	b580      	push	{r7, lr}
 800e514:	b082      	sub	sp, #8
 800e516:	af00      	add	r7, sp, #0
 800e518:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	7f1b      	ldrb	r3, [r3, #28]
 800e51e:	f023 0320 	bic.w	r3, r3, #32
 800e522:	b2da      	uxtb	r2, r3
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	7f1b      	ldrb	r3, [r3, #28]
 800e52c:	461a      	mov	r2, r3
 800e52e:	2103      	movs	r1, #3
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f009 fe2d 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 800e536:	4603      	mov	r3, r0
}
 800e538:	4618      	mov	r0, r3
 800e53a:	3708      	adds	r7, #8
 800e53c:	46bd      	mov	sp, r7
 800e53e:	bd80      	pop	{r7, pc}

0800e540 <inv_icm20948_secondary_set_odr>:


int inv_icm20948_secondary_set_odr(struct inv_icm20948 * s, int divider, unsigned int* effectiveDivider)
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b086      	sub	sp, #24
 800e544:	af00      	add	r7, sp, #0
 800e546:	60f8      	str	r0, [r7, #12]
 800e548:	60b9      	str	r1, [r7, #8]
 800e54a:	607a      	str	r2, [r7, #4]
	int mst_odr_config = 0;
 800e54c:	2300      	movs	r3, #0
 800e54e:	617b      	str	r3, [r7, #20]

    // find 2^x = divider to fit BASE_SAMPLE_RATE/2^REG_I2C_MST_ODR_CONFIG
    do
    {
		divider>>=1;
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	105b      	asrs	r3, r3, #1
 800e554:	60bb      	str	r3, [r7, #8]
		mst_odr_config++;
 800e556:	697b      	ldr	r3, [r7, #20]
 800e558:	3301      	adds	r3, #1
 800e55a:	617b      	str	r3, [r7, #20]
    } while(divider>>1);
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	105b      	asrs	r3, r3, #1
 800e560:	2b00      	cmp	r3, #0
 800e562:	d1f5      	bne.n	800e550 <inv_icm20948_secondary_set_odr+0x10>
    
	if (mst_odr_config < MIN_MST_ODR_CONFIG)
 800e564:	697b      	ldr	r3, [r7, #20]
 800e566:	2b03      	cmp	r3, #3
 800e568:	dc01      	bgt.n	800e56e <inv_icm20948_secondary_set_odr+0x2e>
		mst_odr_config = MIN_MST_ODR_CONFIG;
 800e56a:	2304      	movs	r3, #4
 800e56c:	617b      	str	r3, [r7, #20]

	*effectiveDivider = 1<<mst_odr_config;
 800e56e:	2201      	movs	r2, #1
 800e570:	697b      	ldr	r3, [r7, #20]
 800e572:	fa02 f303 	lsl.w	r3, r2, r3
 800e576:	461a      	mov	r2, r3
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	601a      	str	r2, [r3, #0]

	return	inv_icm20948_set_secondary_divider(s, (unsigned char)mst_odr_config);
 800e57c:	697b      	ldr	r3, [r7, #20]
 800e57e:	b2db      	uxtb	r3, r3
 800e580:	4619      	mov	r1, r3
 800e582:	68f8      	ldr	r0, [r7, #12]
 800e584:	f002 fb61 	bl	8010c4a <inv_icm20948_set_secondary_divider>
 800e588:	4603      	mov	r3, r0
}
 800e58a:	4618      	mov	r0, r3
 800e58c:	3718      	adds	r7, #24
 800e58e:	46bd      	mov	sp, r7
 800e590:	bd80      	pop	{r7, pc}

0800e592 <inv_icm20948_ctrl_androidSensor_enabled>:
static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s);
static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count);
static short get_multiple_56_rate(unsigned short delayInMs);

unsigned long inv_icm20948_ctrl_androidSensor_enabled(struct inv_icm20948 * s, unsigned char androidSensor)
{
 800e592:	b480      	push	{r7}
 800e594:	b083      	sub	sp, #12
 800e596:	af00      	add	r7, sp, #0
 800e598:	6078      	str	r0, [r7, #4]
 800e59a:	460b      	mov	r3, r1
 800e59c:	70fb      	strb	r3, [r7, #3]
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800e59e:	78fb      	ldrb	r3, [r7, #3]
 800e5a0:	095b      	lsrs	r3, r3, #5
 800e5a2:	b2db      	uxtb	r3, r3
 800e5a4:	461a      	mov	r2, r3
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	3258      	adds	r2, #88	@ 0x58
 800e5aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e5ae:	78fa      	ldrb	r2, [r7, #3]
 800e5b0:	f002 021f 	and.w	r2, r2, #31
 800e5b4:	2101      	movs	r1, #1
 800e5b6:	fa01 f202 	lsl.w	r2, r1, r2
 800e5ba:	4013      	ands	r3, r2
}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	370c      	adds	r7, #12
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c6:	4770      	bx	lr

0800e5c8 <MinDelayGenActual>:
}	MinDelayGenElementT;

#define MinDelayGen(s, list) MinDelayGenActual(s, list, sizeof(list) / sizeof (MinDelayGenElementT))

static unsigned short MinDelayGenActual(struct inv_icm20948 *s, const MinDelayGenElementT *element, unsigned long elementQuan)
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	b086      	sub	sp, #24
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	60f8      	str	r0, [r7, #12]
 800e5d0:	60b9      	str	r1, [r7, #8]
 800e5d2:	607a      	str	r2, [r7, #4]
	unsigned short minDelay = (unsigned short) -1;
 800e5d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e5d8:	82fb      	strh	r3, [r7, #22]

	while(elementQuan--) {
 800e5da:	e019      	b.n	800e610 <MinDelayGenActual+0x48>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800e5dc:	68bb      	ldr	r3, [r7, #8]
 800e5de:	781b      	ldrb	r3, [r3, #0]
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	68f8      	ldr	r0, [r7, #12]
 800e5e4:	f7ff ffd5 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d00d      	beq.n	800e60a <MinDelayGenActual+0x42>
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800e5ee:	68bb      	ldr	r3, [r7, #8]
 800e5f0:	785b      	ldrb	r3, [r3, #1]
 800e5f2:	68fa      	ldr	r2, [r7, #12]
 800e5f4:	3380      	adds	r3, #128	@ 0x80
 800e5f6:	005b      	lsls	r3, r3, #1
 800e5f8:	4413      	add	r3, r2
 800e5fa:	88db      	ldrh	r3, [r3, #6]
 800e5fc:	82bb      	strh	r3, [r7, #20]

			if (minDelay > odrDelay)
 800e5fe:	8afa      	ldrh	r2, [r7, #22]
 800e600:	8abb      	ldrh	r3, [r7, #20]
 800e602:	429a      	cmp	r2, r3
 800e604:	d901      	bls.n	800e60a <MinDelayGenActual+0x42>
					minDelay = odrDelay;
 800e606:	8abb      	ldrh	r3, [r7, #20]
 800e608:	82fb      	strh	r3, [r7, #22]
		}
		element++;
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	3302      	adds	r3, #2
 800e60e:	60bb      	str	r3, [r7, #8]
	while(elementQuan--) {
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	1e5a      	subs	r2, r3, #1
 800e614:	607a      	str	r2, [r7, #4]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d1e0      	bne.n	800e5dc <MinDelayGenActual+0x14>
	} // end while elements to process

	return	minDelay;
 800e61a:	8afb      	ldrh	r3, [r7, #22]
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3718      	adds	r7, #24
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}

0800e624 <DividerRateSet>:

static int DividerRateSet(struct inv_icm20948 *s, unsigned short minDelay, unsigned short hwSampleRateDivider, enum INV_SENSORS InvSensor)
{
 800e624:	b580      	push	{r7, lr}
 800e626:	b086      	sub	sp, #24
 800e628:	af00      	add	r7, sp, #0
 800e62a:	60f8      	str	r0, [r7, #12]
 800e62c:	4608      	mov	r0, r1
 800e62e:	4611      	mov	r1, r2
 800e630:	461a      	mov	r2, r3
 800e632:	4603      	mov	r3, r0
 800e634:	817b      	strh	r3, [r7, #10]
 800e636:	460b      	mov	r3, r1
 800e638:	813b      	strh	r3, [r7, #8]
 800e63a:	4613      	mov	r3, r2
 800e63c:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 800e63e:	2300      	movs	r3, #0
 800e640:	617b      	str	r3, [r7, #20]
	
	if (minDelay != 0xFFFF) {
 800e642:	897b      	ldrh	r3, [r7, #10]
 800e644:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e648:	4293      	cmp	r3, r2
 800e64a:	d025      	beq.n	800e698 <DividerRateSet+0x74>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800e64c:	897b      	ldrh	r3, [r7, #10]
 800e64e:	f240 4265 	movw	r2, #1125	@ 0x465
 800e652:	fb03 f202 	mul.w	r2, r3, r2
 800e656:	893b      	ldrh	r3, [r7, #8]
 800e658:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e65c:	fb01 f303 	mul.w	r3, r1, r3
 800e660:	fb92 f3f3 	sdiv	r3, r2, r3
 800e664:	827b      	strh	r3, [r7, #18]

		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800e666:	79fb      	ldrb	r3, [r7, #7]
 800e668:	8939      	ldrh	r1, [r7, #8]
 800e66a:	8a7a      	ldrh	r2, [r7, #18]
 800e66c:	fb11 f202 	smulbb	r2, r1, r2
 800e670:	b291      	uxth	r1, r2
 800e672:	68fa      	ldr	r2, [r7, #12]
 800e674:	335c      	adds	r3, #92	@ 0x5c
 800e676:	005b      	lsls	r3, r3, #1
 800e678:	4413      	add	r3, r2
 800e67a:	460a      	mov	r2, r1
 800e67c:	809a      	strh	r2, [r3, #4]
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800e67e:	79f9      	ldrb	r1, [r7, #7]
 800e680:	8a7b      	ldrh	r3, [r7, #18]
 800e682:	3b01      	subs	r3, #1
 800e684:	b29b      	uxth	r3, r3
 800e686:	b21b      	sxth	r3, r3
 800e688:	461a      	mov	r2, r3
 800e68a:	68f8      	ldr	r0, [r7, #12]
 800e68c:	f004 fa94 	bl	8012bb8 <dmp_icm20948_set_sensor_rate>
 800e690:	4602      	mov	r2, r0
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	4313      	orrs	r3, r2
 800e696:	617b      	str	r3, [r7, #20]
	}
	
	return result;
 800e698:	697b      	ldr	r3, [r7, #20]
}
 800e69a:	4618      	mov	r0, r3
 800e69c:	3718      	adds	r7, #24
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd80      	pop	{r7, pc}
	...

0800e6a4 <SampleRateDividerGet>:

static unsigned short SampleRateDividerGet(unsigned short minDelay)
{
 800e6a4:	b480      	push	{r7}
 800e6a6:	b085      	sub	sp, #20
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	4603      	mov	r3, r0
 800e6ac:	80fb      	strh	r3, [r7, #6]
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 800e6ae:	88fb      	ldrh	r3, [r7, #6]
 800e6b0:	2bc8      	cmp	r3, #200	@ 0xc8
 800e6b2:	bf28      	it	cs
 800e6b4:	23c8      	movcs	r3, #200	@ 0xc8
 800e6b6:	81fb      	strh	r3, [r7, #14]
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800e6b8:	89fb      	ldrh	r3, [r7, #14]
 800e6ba:	f240 4265 	movw	r2, #1125	@ 0x465
 800e6be:	fb02 f303 	mul.w	r3, r2, r3
 800e6c2:	4a06      	ldr	r2, [pc, #24]	@ (800e6dc <SampleRateDividerGet+0x38>)
 800e6c4:	fb82 1203 	smull	r1, r2, r2, r3
 800e6c8:	1192      	asrs	r2, r2, #6
 800e6ca:	17db      	asrs	r3, r3, #31
 800e6cc:	1ad3      	subs	r3, r2, r3
 800e6ce:	b29b      	uxth	r3, r3
}
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	3714      	adds	r7, #20
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6da:	4770      	bx	lr
 800e6dc:	10624dd3 	.word	0x10624dd3

0800e6e0 <getMinDlyAccel>:

/** @brief Get minimum ODR to be applied to accel engine based on all accel-based enabled sensors.
* @return ODR in ms we expect to be applied to accel engine
*/
static unsigned short getMinDlyAccel(struct inv_icm20948 *s)
{
 800e6e0:	b5b0      	push	{r4, r5, r7, lr}
 800e6e2:	b08e      	sub	sp, #56	@ 0x38
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 800e6e8:	4b4b      	ldr	r3, [pc, #300]	@ (800e818 <getMinDlyAccel+0x138>)
 800e6ea:	f107 040c 	add.w	r4, r7, #12
 800e6ee:	461d      	mov	r5, r3
 800e6f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e6f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e6f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e6f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e6f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e6fc:	c403      	stmia	r4!, {r0, r1}
 800e6fe:	8022      	strh	r2, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ_accel          },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_accel   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_accel   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenAccelList);
 800e700:	f107 030c 	add.w	r3, r7, #12
 800e704:	2215      	movs	r2, #21
 800e706:	4619      	mov	r1, r3
 800e708:	6878      	ldr	r0, [r7, #4]
 800e70a:	f7ff ff5d 	bl	800e5c8 <MinDelayGenActual>
 800e70e:	4603      	mov	r3, r0
 800e710:	86fb      	strh	r3, [r7, #54]	@ 0x36

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 800e712:	2101      	movs	r1, #1
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f7ff ff3c 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e71a:	4603      	mov	r3, r0
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d01b      	beq.n	800e758 <getMinDlyAccel+0x78>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800e720:	212a      	movs	r1, #42	@ 0x2a
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f7ff ff35 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e728:	4603      	mov	r3, r0
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d00d      	beq.n	800e74a <getMinDlyAccel+0x6a>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(s->odr_acc_ms,s->odr_racc_ms);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 800e73a:	4293      	cmp	r3, r2
 800e73c:	bf28      	it	cs
 800e73e:	4613      	movcs	r3, r2
 800e740:	b29a      	uxth	r2, r3
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 800e748:	e013      	b.n	800e772 <getMinDlyAccel+0x92>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_acc_ms;
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	f8b3 2246 	ldrh.w	r2, [r3, #582]	@ 0x246
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 800e756:	e00c      	b.n	800e772 <getMinDlyAccel+0x92>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800e758:	212a      	movs	r1, #42	@ 0x2a
 800e75a:	6878      	ldr	r0, [r7, #4]
 800e75c:	f7ff ff19 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e760:	4603      	mov	r3, r0
 800e762:	2b00      	cmp	r3, #0
 800e764:	d005      	beq.n	800e772 <getMinDlyAccel+0x92>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_racc_ms;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106

	if (s->bac_status != 0)
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d007      	beq.n	800e78c <getMinDlyAccel+0xac>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER]);
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 800e782:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e784:	4293      	cmp	r3, r2
 800e786:	bf28      	it	cs
 800e788:	4613      	movcs	r3, r2
 800e78a:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->flip_pickup_status != 0)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 800e792:	2b00      	cmp	r3, #0
 800e794:	d007      	beq.n	800e7a6 <getMinDlyAccel+0xc6>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP]);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 800e79c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e79e:	4293      	cmp	r3, r2
 800e7a0:	bf28      	it	cs
 800e7a2:	4613      	movcs	r3, r2
 800e7a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->b2s_status != 0)
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d007      	beq.n	800e7c0 <getMinDlyAccel+0xe0>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE]);
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 800e7b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e7b8:	4293      	cmp	r3, r2
 800e7ba:	bf28      	it	cs
 800e7bc:	4613      	movcs	r3, r2
 800e7be:	86fb      	strh	r3, [r7, #54]	@ 0x36
	
	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 800e7c0:	2127      	movs	r1, #39	@ 0x27
 800e7c2:	6878      	ldr	r0, [r7, #4]
 800e7c4:	f7ff fee5 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e7c8:	4603      	mov	r3, r0
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d106      	bne.n	800e7dc <getMinDlyAccel+0xfc>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 800e7ce:	2114      	movs	r1, #20
 800e7d0:	6878      	ldr	r0, [r7, #4]
 800e7d2:	f7ff fede 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d004      	beq.n	800e7e6 <getMinDlyAccel+0x106>
		lMinOdr = min(lMinOdr, 5);
 800e7dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e7de:	2b05      	cmp	r3, #5
 800e7e0:	bf28      	it	cs
 800e7e2:	2305      	movcs	r3, #5
 800e7e4:	86fb      	strh	r3, [r7, #54]	@ 0x36

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800e7e6:	211f      	movs	r1, #31
 800e7e8:	6878      	ldr	r0, [r7, #4]
 800e7ea:	f7ff fed2 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d106      	bne.n	800e802 <getMinDlyAccel+0x122>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800e7f4:	210b      	movs	r1, #11
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f7ff fecb 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e7fc:	4603      	mov	r3, r0
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d004      	beq.n	800e80c <getMinDlyAccel+0x12c>
		lMinOdr = min(lMinOdr, 5);
 800e802:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e804:	2b05      	cmp	r3, #5
 800e806:	bf28      	it	cs
 800e808:	2305      	movcs	r3, #5
 800e80a:	86fb      	strh	r3, [r7, #54]	@ 0x36

	return lMinOdr;
 800e80c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 800e80e:	4618      	mov	r0, r3
 800e810:	3738      	adds	r7, #56	@ 0x38
 800e812:	46bd      	mov	sp, r7
 800e814:	bdb0      	pop	{r4, r5, r7, pc}
 800e816:	bf00      	nop
 800e818:	08029368 	.word	0x08029368

0800e81c <getMinDlyGyro>:

/** @brief Get minimum ODR to be applied to gyro engine based on all gyro-based enabled sensors.
* @return ODR in ms we expect to be applied to gyro engine
*/
static unsigned short getMinDlyGyro(struct inv_icm20948 *s)
{
 800e81c:	b5b0      	push	{r4, r5, r7, lr}
 800e81e:	b08a      	sub	sp, #40	@ 0x28
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenGyroList[] = {
 800e824:	4b2d      	ldr	r3, [pc, #180]	@ (800e8dc <getMinDlyGyro+0xc0>)
 800e826:	f107 0408 	add.w	r4, r7, #8
 800e82a:	461d      	mov	r5, r3
 800e82c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e82e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e830:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800e834:	c407      	stmia	r4!, {r0, r1, r2}
 800e836:	8023      	strh	r3, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,               INV_SENSOR_NINEQ             },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,            INV_SENSOR_WAKEUP_NINEQ      },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_NINEQ      }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenGyroList);
 800e838:	f107 0308 	add.w	r3, r7, #8
 800e83c:	220f      	movs	r2, #15
 800e83e:	4619      	mov	r1, r3
 800e840:	6878      	ldr	r0, [r7, #4]
 800e842:	f7ff fec1 	bl	800e5c8 <MinDelayGenActual>
 800e846:	4603      	mov	r3, r0
 800e848:	84fb      	strh	r3, [r7, #38]	@ 0x26

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 800e84a:	2110      	movs	r1, #16
 800e84c:	6878      	ldr	r0, [r7, #4]
 800e84e:	f7ff fea0 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e852:	4603      	mov	r3, r0
 800e854:	2b00      	cmp	r3, #0
 800e856:	d01b      	beq.n	800e890 <getMinDlyGyro+0x74>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800e858:	212b      	movs	r1, #43	@ 0x2b
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f7ff fe99 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e860:	4603      	mov	r3, r0
 800e862:	2b00      	cmp	r3, #0
 800e864:	d00d      	beq.n	800e882 <getMinDlyGyro+0x66>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(s->odr_gyr_ms,s->odr_rgyr_ms);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 800e872:	4293      	cmp	r3, r2
 800e874:	bf28      	it	cs
 800e876:	4613      	movcs	r3, r2
 800e878:	b29a      	uxth	r2, r3
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 800e880:	e013      	b.n	800e8aa <getMinDlyGyro+0x8e>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_gyr_ms;
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	f8b3 224a 	ldrh.w	r2, [r3, #586]	@ 0x24a
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 800e88e:	e00c      	b.n	800e8aa <getMinDlyGyro+0x8e>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800e890:	212b      	movs	r1, #43	@ 0x2b
 800e892:	6878      	ldr	r0, [r7, #4]
 800e894:	f7ff fe7d 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e898:	4603      	mov	r3, r0
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d005      	beq.n	800e8aa <getMinDlyGyro+0x8e>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_rgyr_ms;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set gyro to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800e8aa:	211f      	movs	r1, #31
 800e8ac:	6878      	ldr	r0, [r7, #4]
 800e8ae:	f7ff fe70 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d106      	bne.n	800e8c6 <getMinDlyGyro+0xaa>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800e8b8:	210b      	movs	r1, #11
 800e8ba:	6878      	ldr	r0, [r7, #4]
 800e8bc:	f7ff fe69 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d004      	beq.n	800e8d0 <getMinDlyGyro+0xb4>
		lMinOdr	= min(lMinOdr, 5);
 800e8c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e8c8:	2b05      	cmp	r3, #5
 800e8ca:	bf28      	it	cs
 800e8cc:	2305      	movcs	r3, #5
 800e8ce:	84fb      	strh	r3, [r7, #38]	@ 0x26

	return lMinOdr;
 800e8d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	3728      	adds	r7, #40	@ 0x28
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	bdb0      	pop	{r4, r5, r7, pc}
 800e8da:	bf00      	nop
 800e8dc:	08029394 	.word	0x08029394

0800e8e0 <getMinDlyCompass>:

/** @brief Get minimum ODR to be applied to compass engine based on all compass-based enabled sensors.
* @return ODR in ms we expect to be applied to compass engine
*/
static unsigned short getMinDlyCompass(struct inv_icm20948 *s)
{
 800e8e0:	b5b0      	push	{r4, r5, r7, lr}
 800e8e2:	b088      	sub	sp, #32
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenCpassList[] = {
 800e8e8:	4b1d      	ldr	r3, [pc, #116]	@ (800e960 <getMinDlyCompass+0x80>)
 800e8ea:	f107 0408 	add.w	r4, r7, #8
 800e8ee:	461d      	mov	r5, r3
 800e8f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e8f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e8f4:	682b      	ldr	r3, [r5, #0]
 800e8f6:	6023      	str	r3, [r4, #0]
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG_cpass  },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_cpass   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_cpass   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenCpassList);
 800e8f8:	f107 0308 	add.w	r3, r7, #8
 800e8fc:	220a      	movs	r2, #10
 800e8fe:	4619      	mov	r1, r3
 800e900:	6878      	ldr	r0, [r7, #4]
 800e902:	f7ff fe61 	bl	800e5c8 <MinDelayGenActual>
 800e906:	4603      	mov	r3, r0
 800e908:	83fb      	strh	r3, [r7, #30]

	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set compass to 70Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 800e90a:	2127      	movs	r1, #39	@ 0x27
 800e90c:	6878      	ldr	r0, [r7, #4]
 800e90e:	f7ff fe40 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e912:	4603      	mov	r3, r0
 800e914:	2b00      	cmp	r3, #0
 800e916:	d106      	bne.n	800e926 <getMinDlyCompass+0x46>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 800e918:	2114      	movs	r1, #20
 800e91a:	6878      	ldr	r0, [r7, #4]
 800e91c:	f7ff fe39 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e920:	4603      	mov	r3, r0
 800e922:	2b00      	cmp	r3, #0
 800e924:	d004      	beq.n	800e930 <getMinDlyCompass+0x50>
		lMinOdr= min(lMinOdr, 15);
 800e926:	8bfb      	ldrh	r3, [r7, #30]
 800e928:	2b0f      	cmp	r3, #15
 800e92a:	bf28      	it	cs
 800e92c:	230f      	movcs	r3, #15
 800e92e:	83fb      	strh	r3, [r7, #30]
	/** To have correct algorithm performance and quick convergence of RV, it is advised to set compass to 35Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800e930:	211f      	movs	r1, #31
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f7ff fe2d 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e938:	4603      	mov	r3, r0
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d106      	bne.n	800e94c <getMinDlyCompass+0x6c>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800e93e:	210b      	movs	r1, #11
 800e940:	6878      	ldr	r0, [r7, #4]
 800e942:	f7ff fe26 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800e946:	4603      	mov	r3, r0
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d004      	beq.n	800e956 <getMinDlyCompass+0x76>
		lMinOdr = min(lMinOdr, 28);
 800e94c:	8bfb      	ldrh	r3, [r7, #30]
 800e94e:	2b1c      	cmp	r3, #28
 800e950:	bf28      	it	cs
 800e952:	231c      	movcs	r3, #28
 800e954:	83fb      	strh	r3, [r7, #30]

	return lMinOdr;
 800e956:	8bfb      	ldrh	r3, [r7, #30]
}
 800e958:	4618      	mov	r0, r3
 800e95a:	3720      	adds	r7, #32
 800e95c:	46bd      	mov	sp, r7
 800e95e:	bdb0      	pop	{r4, r5, r7, pc}
 800e960:	080293b4 	.word	0x080293b4

0800e964 <inv_icm20948_base_control_init>:

int inv_icm20948_base_control_init(struct inv_icm20948 * s)
{
 800e964:	b580      	push	{r7, lr}
 800e966:	b084      	sub	sp, #16
 800e968:	af00      	add	r7, sp, #0
 800e96a:	6078      	str	r0, [r7, #4]
	int result = 0;
 800e96c:	2300      	movs	r3, #0
 800e96e:	60bb      	str	r3, [r7, #8]
	unsigned int i;

	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	33bc      	adds	r3, #188	@ 0xbc
 800e974:	224a      	movs	r2, #74	@ 0x4a
 800e976:	2100      	movs	r1, #0
 800e978:	4618      	mov	r0, r3
 800e97a:	f015 f89f 	bl	8023abc <memset>
	
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800e97e:	2300      	movs	r3, #0
 800e980:	60fb      	str	r3, [r7, #12]
 800e982:	e02b      	b.n	800e9dc <inv_icm20948_base_control_init+0x78>
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	2b0d      	cmp	r3, #13
 800e988:	d00b      	beq.n	800e9a2 <inv_icm20948_base_control_init+0x3e>
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	2b0c      	cmp	r3, #12
 800e98e:	d008      	beq.n	800e9a2 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_STEP_COUNTER) ||
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	2b1f      	cmp	r3, #31
 800e994:	d005      	beq.n	800e9a2 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_STEP_COUNTER) ||
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	2b20      	cmp	r3, #32
 800e99a:	d002      	beq.n	800e9a2 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_TILT_DETECTOR) ||
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	2b0e      	cmp	r3, #14
 800e9a0:	d107      	bne.n	800e9b2 <inv_icm20948_base_control_init+0x4e>
		   (i == INV_SENSOR_FLIP_PICKUP) )
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 800e9a2:	687a      	ldr	r2, [r7, #4]
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	3380      	adds	r3, #128	@ 0x80
 800e9a8:	005b      	lsls	r3, r3, #1
 800e9aa:	4413      	add	r3, r2
 800e9ac:	2212      	movs	r2, #18
 800e9ae:	80da      	strh	r2, [r3, #6]
 800e9b0:	e011      	b.n	800e9d6 <inv_icm20948_base_control_init+0x72>
		else if(i == INV_SENSOR_BRING_TO_SEE)
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	2b0f      	cmp	r3, #15
 800e9b6:	d107      	bne.n	800e9c8 <inv_icm20948_base_control_init+0x64>
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
 800e9b8:	687a      	ldr	r2, [r7, #4]
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	3380      	adds	r3, #128	@ 0x80
 800e9be:	005b      	lsls	r3, r3, #1
 800e9c0:	4413      	add	r3, r2
 800e9c2:	2212      	movs	r2, #18
 800e9c4:	80da      	strh	r2, [r3, #6]
 800e9c6:	e006      	b.n	800e9d6 <inv_icm20948_base_control_init+0x72>
		else
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 800e9c8:	687a      	ldr	r2, [r7, #4]
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	3380      	adds	r3, #128	@ 0x80
 800e9ce:	005b      	lsls	r3, r3, #1
 800e9d0:	4413      	add	r3, r2
 800e9d2:	22c8      	movs	r2, #200	@ 0xc8
 800e9d4:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	3301      	adds	r3, #1
 800e9da:	60fb      	str	r3, [r7, #12]
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	2b24      	cmp	r3, #36	@ 0x24
 800e9e0:	d9d0      	bls.n	800e984 <inv_icm20948_base_control_init+0x20>
	}
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	60fb      	str	r3, [r7, #12]
 800e9e6:	e057      	b.n	800ea98 <inv_icm20948_base_control_init+0x134>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	2b0e      	cmp	r3, #14
 800e9ec:	d008      	beq.n	800ea00 <inv_icm20948_base_control_init+0x9c>
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	2b02      	cmp	r3, #2
 800e9f2:	d005      	beq.n	800ea00 <inv_icm20948_base_control_init+0x9c>
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	2b22      	cmp	r3, #34	@ 0x22
 800e9f8:	d002      	beq.n	800ea00 <inv_icm20948_base_control_init+0x9c>
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	2b18      	cmp	r3, #24
 800e9fe:	d10e      	bne.n	800ea1e <inv_icm20948_base_control_init+0xba>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	68fa      	ldr	r2, [r7, #12]
 800ea04:	325a      	adds	r2, #90	@ 0x5a
 800ea06:	210e      	movs	r1, #14
 800ea08:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_CPASS;
 800ea0c:	687a      	ldr	r2, [r7, #4]
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	009b      	lsls	r3, r3, #2
 800ea12:	4413      	add	r3, r2
 800ea14:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ea18:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 800ea1c:	e039      	b.n	800ea92 <inv_icm20948_base_control_init+0x12e>
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	2b0f      	cmp	r3, #15
 800ea22:	d01a      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	2b23      	cmp	r3, #35	@ 0x23
 800ea28:	d017      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	2b09      	cmp	r3, #9
 800ea2e:	d014      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_GRAVITY) || (i == ANDROID_SENSOR_WAKEUP_GRAVITY) ||
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	2b1d      	cmp	r3, #29
 800ea34:	d011      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	2b0a      	cmp	r3, #10
 800ea3a:	d00e      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_LINEAR_ACCELERATION) || (i == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ||
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	2b1e      	cmp	r3, #30
 800ea40:	d00b      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	2b0b      	cmp	r3, #11
 800ea46:	d008      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	2b1f      	cmp	r3, #31
 800ea4c:	d005      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	2b03      	cmp	r3, #3
 800ea52:	d002      	beq.n	800ea5a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ORIENTATION) || (i == ANDROID_SENSOR_WAKEUP_ORIENTATION)) {
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	2b19      	cmp	r3, #25
 800ea58:	d10d      	bne.n	800ea76 <inv_icm20948_base_control_init+0x112>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	68fa      	ldr	r2, [r7, #12]
 800ea5e:	325a      	adds	r2, #90	@ 0x5a
 800ea60:	2105      	movs	r1, #5
 800ea62:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_GRV;
 800ea66:	687a      	ldr	r2, [r7, #4]
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	009b      	lsls	r3, r3, #2
 800ea6c:	4413      	add	r3, r2
 800ea6e:	2214      	movs	r2, #20
 800ea70:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 800ea74:	e00d      	b.n	800ea92 <inv_icm20948_base_control_init+0x12e>
		} else {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	68fa      	ldr	r2, [r7, #12]
 800ea7a:	325a      	adds	r2, #90	@ 0x5a
 800ea7c:	2105      	movs	r1, #5
 800ea7e:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR;
 800ea82:	687a      	ldr	r2, [r7, #4]
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	009b      	lsls	r3, r3, #2
 800ea88:	4413      	add	r3, r2
 800ea8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ea8e:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	3301      	adds	r3, #1
 800ea96:	60fb      	str	r3, [r7, #12]
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	2b32      	cmp	r3, #50	@ 0x32
 800ea9c:	d9a4      	bls.n	800e9e8 <inv_icm20948_base_control_init+0x84>
		}
	}
	s->lLastHwSmplrtDividerAcc = 0;
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
	s->lLastHwSmplrtDividerGyr = 0;
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
	s->sBatchMode              = 0;
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2200      	movs	r2, #0
 800eab2:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	s->header2_count           = 0;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2200      	movs	r2, #0
 800eaba:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
	s->mems_put_to_sleep       = 1;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2201      	movs	r2, #1
 800eac2:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
	s->smd_status              = 0;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2200      	movs	r2, #0
 800eaca:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
	s->ped_int_status          = 0;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2200      	movs	r2, #0
 800ead2:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
	s->b2s_status              = 0;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2200      	movs	r2, #0
 800eada:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
	s->bac_request             = 0;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2200      	movs	r2, #0
 800eae2:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	22c8      	movs	r2, #200	@ 0xc8
 800eaea:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
	//s->odr_acc_wom_ms = INV_ODR_MIN_DELAY;
	s->odr_racc_ms = INV_ODR_MIN_DELAY;
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	22c8      	movs	r2, #200	@ 0xc8
 800eaf2:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
	s->odr_gyr_ms = INV_ODR_MIN_DELAY;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	22c8      	movs	r2, #200	@ 0xc8
 800eafa:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
	s->odr_rgyr_ms = INV_ODR_MIN_DELAY;
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	22c8      	movs	r2, #200	@ 0xc8
 800eb02:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c

	return result;
 800eb06:	68bb      	ldr	r3, [r7, #8]
}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	3710      	adds	r7, #16
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <inv_set_hw_smplrt_dmp_odrs>:

static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b09c      	sub	sp, #112	@ 0x70
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
	int result = 0;
 800eb18:	2300      	movs	r3, #0
 800eb1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
	unsigned short minDly, minDly_accel, minDly_gyro;
	unsigned short minDly_cpass;
	unsigned short minDly_pressure;
	unsigned short hw_smplrt_divider = 0;
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
	
	const MinDelayGenElementT MinDelayGenPressureList[] = {
 800eb22:	4b45      	ldr	r3, [pc, #276]	@ (800ec38 <inv_set_hw_smplrt_dmp_odrs+0x128>)
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	65bb      	str	r3, [r7, #88]	@ 0x58
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	const MinDelayGenElementT MinDelayGenAccel2List[] = {
 800eb28:	4a44      	ldr	r2, [pc, #272]	@ (800ec3c <inv_set_hw_smplrt_dmp_odrs+0x12c>)
 800eb2a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800eb2e:	ca07      	ldmia	r2, {r0, r1, r2}
 800eb30:	c303      	stmia	r3!, {r0, r1}
 800eb32:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_ACCELEROMETER,               INV_SENSOR_WAKEUP_ACCEL         },
		{ANDROID_SENSOR_RAW_ACCELEROMETER,                  INV_SENSOR_ACCEL                },
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ_accel           },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ_accel    }
	};
	const MinDelayGenElementT MinDelayGenAccel3List[] = {
 800eb34:	4b42      	ldr	r3, [pc, #264]	@ (800ec40 <inv_set_hw_smplrt_dmp_odrs+0x130>)
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	64bb      	str	r3, [r7, #72]	@ 0x48
		{ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR,        INV_SENSOR_GEOMAG               },
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG        }
	};
	const MinDelayGenElementT MinDelayGenAccel4List[] = {
 800eb3a:	4a42      	ldr	r2, [pc, #264]	@ (800ec44 <inv_set_hw_smplrt_dmp_odrs+0x134>)
 800eb3c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800eb40:	ca07      	ldmia	r2, {r0, r1, r2}
 800eb42:	c303      	stmia	r3!, {r0, r1}
 800eb44:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_STEP_COUNTER,                       INV_SENSOR_STEP_COUNTER         },
		{ANDROID_SENSOR_WAKEUP_STEP_DETECTOR,               INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_STEP_COUNTER,                INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION,          INV_SENSOR_WAKEUP_STEP_COUNTER  }
	};
	const MinDelayGenElementT MinDelayGenGyro2List[] = {
 800eb46:	4a40      	ldr	r2, [pc, #256]	@ (800ec48 <inv_set_hw_smplrt_dmp_odrs+0x138>)
 800eb48:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800eb4c:	ca07      	ldmia	r2, {r0, r1, r2}
 800eb4e:	c303      	stmia	r3!, {r0, r1}
 800eb50:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED,      INV_SENSOR_WAKEUP_GYRO          },
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_RAW_GYROSCOPE,                      INV_SENSOR_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro3List[] = {
 800eb52:	4b3e      	ldr	r3, [pc, #248]	@ (800ec4c <inv_set_hw_smplrt_dmp_odrs+0x13c>)
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro4List[] = {
 800eb58:	4a3d      	ldr	r2, [pc, #244]	@ (800ec50 <inv_set_hw_smplrt_dmp_odrs+0x140>)
 800eb5a:	f107 0320 	add.w	r3, r7, #32
 800eb5e:	ca07      	ldmia	r2, {r0, r1, r2}
 800eb60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ                 },
		{ANDROID_SENSOR_WAKEUP_GRAVITY,                     INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ          }
	};
	const MinDelayGenElementT MinDelayGenGyro5List[] = {
 800eb64:	4a3b      	ldr	r2, [pc, #236]	@ (800ec54 <inv_set_hw_smplrt_dmp_odrs+0x144>)
 800eb66:	f107 0318 	add.w	r3, r7, #24
 800eb6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eb6e:	e883 0003 	stmia.w	r3, {r0, r1}
		{ANDROID_SENSOR_ORIENTATION,                        INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ         },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ         }
	};
	const MinDelayGenElementT MinDelayGenCpass2List[] = {
 800eb72:	4b39      	ldr	r3, [pc, #228]	@ (800ec58 <inv_set_hw_smplrt_dmp_odrs+0x148>)
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	617b      	str	r3, [r7, #20]
		{ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED,        INV_SENSOR_COMPASS              },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED,	INV_SENSOR_WAKEUP_COMPASS       }
	};
	const MinDelayGenElementT MinDelayGenCpass3List[] = {
 800eb78:	4b38      	ldr	r3, [pc, #224]	@ (800ec5c <inv_set_hw_smplrt_dmp_odrs+0x14c>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	613b      	str	r3, [r7, #16]
		{ANDROID_SENSOR_GEOMAGNETIC_FIELD,                  INV_SENSOR_CALIB_COMPASS        },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD,              INV_SENSOR_WAKEUP_CALIB_COMPASS }
	};
	const MinDelayGenElementT MinDelayGenPressure2List[] = {
 800eb7e:	4b2e      	ldr	r3, [pc, #184]	@ (800ec38 <inv_set_hw_smplrt_dmp_odrs+0x128>)
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	60fb      	str	r3, [r7, #12]
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	
	// Engine ACCEL Based
	minDly_accel = getMinDlyAccel(s);
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f7ff fdab 	bl	800e6e0 <getMinDlyAccel>
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

	// Engine Gyro Based
	minDly_gyro  = getMinDlyGyro(s);
 800eb90:	6878      	ldr	r0, [r7, #4]
 800eb92:	f7ff fe43 	bl	800e81c <getMinDlyGyro>
 800eb96:	4603      	mov	r3, r0
 800eb98:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

	// Engine Cpass Based	
	minDly_cpass = getMinDlyCompass(s);
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f7ff fe9f 	bl	800e8e0 <getMinDlyCompass>
 800eba2:	4603      	mov	r3, r0
 800eba4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

	// Engine Pressure Based	
	minDly_pressure	=	MinDelayGen	(s, MinDelayGenPressureList);
 800eba8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800ebac:	2202      	movs	r2, #2
 800ebae:	4619      	mov	r1, r3
 800ebb0:	6878      	ldr	r0, [r7, #4]
 800ebb2:	f7ff fd09 	bl	800e5c8 <MinDelayGenActual>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	// get min delay of all enabled sensors of all sensor engine groups
	minDly = min(minDly_gyro, minDly_accel);
 800ebbc:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 800ebc0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800ebc4:	4293      	cmp	r3, r2
 800ebc6:	bf28      	it	cs
 800ebc8:	4613      	movcs	r3, r2
 800ebca:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_cpass);
 800ebce:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 800ebd2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ebd6:	4293      	cmp	r3, r2
 800ebd8:	bf28      	it	cs
 800ebda:	4613      	movcs	r3, r2
 800ebdc:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_pressure);
 800ebe0:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 800ebe4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ebe8:	4293      	cmp	r3, r2
 800ebea:	bf28      	it	cs
 800ebec:	4613      	movcs	r3, r2
 800ebee:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	
	// switch between low power and low noise at 500Hz boundary
	if (minDly != 0xFFFF) {
 800ebf2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ebf6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ebfa:	4293      	cmp	r3, r2
 800ebfc:	d030      	beq.n	800ec60 <inv_set_hw_smplrt_dmp_odrs+0x150>
		// above 500Hz boundary, force LN mode
		if (minDly==1) {
 800ebfe:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ec02:	2b01      	cmp	r3, #1
 800ec04:	d10b      	bne.n	800ec1e <inv_set_hw_smplrt_dmp_odrs+0x10e>
			if (s->base_state.chip_lp_ln_mode == CHIP_LOW_POWER_ICM20948) {
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	7e5b      	ldrb	r3, [r3, #25]
 800ec0a:	2b01      	cmp	r3, #1
 800ec0c:	d134      	bne.n	800ec78 <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 1;
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	2201      	movs	r2, #1
 800ec12:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_low_noise_mode(s);
 800ec16:	6878      	ldr	r0, [r7, #4]
 800ec18:	f001 fdf5 	bl	8010806 <inv_icm20948_enter_low_noise_mode>
 800ec1c:	e02c      	b.n	800ec78 <inv_set_hw_smplrt_dmp_odrs+0x168>
			}
		} else { // below 500 Hz boundary, go back to originally requested mode
			if (s->go_back_lp_when_odr_low) {
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d027      	beq.n	800ec78 <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 0;
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_duty_cycle_mode(s);
 800ec30:	6878      	ldr	r0, [r7, #4]
 800ec32:	f001 fdd3 	bl	80107dc <inv_icm20948_enter_duty_cycle_mode>
 800ec36:	e01f      	b.n	800ec78 <inv_set_hw_smplrt_dmp_odrs+0x168>
 800ec38:	080293c8 	.word	0x080293c8
 800ec3c:	080293cc 	.word	0x080293cc
 800ec40:	080293d8 	.word	0x080293d8
 800ec44:	080293dc 	.word	0x080293dc
 800ec48:	080293e8 	.word	0x080293e8
 800ec4c:	080293f4 	.word	0x080293f4
 800ec50:	080293f8 	.word	0x080293f8
 800ec54:	08029404 	.word	0x08029404
 800ec58:	0802940c 	.word	0x0802940c
 800ec5c:	08029410 	.word	0x08029410
			}	
		}
	} else // all sensors are turned OFF, force originally requested mode
	{
		if (s->go_back_lp_when_odr_low) {
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d006      	beq.n	800ec78 <inv_set_hw_smplrt_dmp_odrs+0x168>
			s->go_back_lp_when_odr_low = 0;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
			inv_icm20948_enter_duty_cycle_mode(s);
 800ec72:	6878      	ldr	r0, [r7, #4]
 800ec74:	f001 fdb2 	bl	80107dc <inv_icm20948_enter_duty_cycle_mode>
		}
	}
	
	if (minDly_accel != 0xFFFF)    minDly_accel = minDly;
 800ec78:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ec7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d003      	beq.n	800ec8c <inv_set_hw_smplrt_dmp_odrs+0x17c>
 800ec84:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ec88:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
	if (minDly_gyro  != 0xFFFF)    minDly_gyro  = minDly;
 800ec8c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800ec90:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d003      	beq.n	800eca0 <inv_set_hw_smplrt_dmp_odrs+0x190>
 800ec98:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ec9c:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	if (minDly_cpass != 0xFFFF)    minDly_cpass = minDly;
 800eca0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800eca4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eca8:	4293      	cmp	r3, r2
 800ecaa:	d003      	beq.n	800ecb4 <inv_set_hw_smplrt_dmp_odrs+0x1a4>
 800ecac:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ecb0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 800ecb4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800ecb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ecbc:	4293      	cmp	r3, r2
 800ecbe:	d003      	beq.n	800ecc8 <inv_set_hw_smplrt_dmp_odrs+0x1b8>
 800ecc0:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ecc4:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	if (s->bac_request != 0) {
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d035      	beq.n	800ed3e <inv_set_hw_smplrt_dmp_odrs+0x22e>
		unsigned short lBACMinDly = min(INV_ODR_DEFAULT_BAC, minDly_accel);
 800ecd2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ecd6:	2b12      	cmp	r3, #18
 800ecd8:	bf28      	it	cs
 800ecda:	2312      	movcs	r3, #18
 800ecdc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		// estimate closest decimator value to have 56Hz multiple and apply it
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 800ece0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800ece4:	4618      	mov	r0, r3
 800ece6:	f000 f9d3 	bl	800f090 <get_multiple_56_rate>
 800ecea:	4603      	mov	r3, r0
 800ecec:	461a      	mov	r2, r3
 800ecee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ecf2:	fb93 f3f2 	sdiv	r3, r3, r2
 800ecf6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 800ecfa:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800ecfe:	4618      	mov	r0, r3
 800ed00:	f000 f9c6 	bl	800f090 <get_multiple_56_rate>
 800ed04:	4603      	mov	r3, r0
 800ed06:	4619      	mov	r1, r3
 800ed08:	6878      	ldr	r0, [r7, #4]
 800ed0a:	f004 ff67 	bl	8013bdc <dmp_icm20948_set_bac_rate>
		minDly_accel = lBACMinDly;
 800ed0e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800ed12:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800ed16:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ed1a:	4618      	mov	r0, r3
 800ed1c:	f7ff fcc2 	bl	800e6a4 <SampleRateDividerGet>
 800ed20:	4603      	mov	r3, r0
 800ed22:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lBACMinDly, hw_smplrt_divider, INV_SENSOR_ACTIVITY_CLASSIFIER);
 800ed26:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ed2a:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 800ed2e:	230d      	movs	r3, #13
 800ed30:	6878      	ldr	r0, [r7, #4]
 800ed32:	f7ff fc77 	bl	800e624 <DividerRateSet>
 800ed36:	4602      	mov	r2, r0
 800ed38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ed3a:	4313      	orrs	r3, r2
 800ed3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}
	if (s->b2s_status != 0) {
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d035      	beq.n	800edb4 <inv_set_hw_smplrt_dmp_odrs+0x2a4>
		unsigned short lB2SMinDly = min(INV_ODR_DEFAULT_B2S, minDly_accel);
 800ed48:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ed4c:	2b12      	cmp	r3, #18
 800ed4e:	bf28      	it	cs
 800ed50:	2312      	movcs	r3, #18
 800ed52:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 800ed56:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f000 f998 	bl	800f090 <get_multiple_56_rate>
 800ed60:	4603      	mov	r3, r0
 800ed62:	461a      	mov	r2, r3
 800ed64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ed68:	fb93 f3f2 	sdiv	r3, r3, r2
 800ed6c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		dmp_icm20948_set_b2s_rate(s, get_multiple_56_rate(lB2SMinDly));
 800ed70:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ed74:	4618      	mov	r0, r3
 800ed76:	f000 f98b 	bl	800f090 <get_multiple_56_rate>
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	4619      	mov	r1, r3
 800ed7e:	6878      	ldr	r0, [r7, #4]
 800ed80:	f004 ff77 	bl	8013c72 <dmp_icm20948_set_b2s_rate>
		minDly_accel = lB2SMinDly;
 800ed84:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ed88:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800ed8c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ed90:	4618      	mov	r0, r3
 800ed92:	f7ff fc87 	bl	800e6a4 <SampleRateDividerGet>
 800ed96:	4603      	mov	r3, r0
 800ed98:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lB2SMinDly, hw_smplrt_divider, INV_SENSOR_BRING_TO_SEE);
 800ed9c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800eda0:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 800eda4:	230f      	movs	r3, #15
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	f7ff fc3c 	bl	800e624 <DividerRateSet>
 800edac:	4602      	mov	r2, r0
 800edae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edb0:	4313      	orrs	r3, r2
 800edb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// set odrs for each enabled sensors

	// Engine ACCEL Based
	if (minDly_accel != 0xFFFF)	{ // 0xFFFF -- none accel based sensor enable
 800edb4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800edb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800edbc:	4293      	cmp	r3, r2
 800edbe:	d06d      	beq.n	800ee9c <inv_set_hw_smplrt_dmp_odrs+0x38c>
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800edc0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800edc4:	4618      	mov	r0, r3
 800edc6:	f7ff fc6d 	bl	800e6a4 <SampleRateDividerGet>
 800edca:	4603      	mov	r3, r0
 800edcc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	f8b3 3236 	ldrh.w	r3, [r3, #566]	@ 0x236
 800edd6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800edda:	429a      	cmp	r2, r3
 800eddc:	d025      	beq.n	800ee2a <inv_set_hw_smplrt_dmp_odrs+0x31a>
			
			result |= inv_icm20948_ctrl_set_accel_quaternion_gain(s, hw_smplrt_divider);
 800edde:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ede2:	4619      	mov	r1, r3
 800ede4:	6878      	ldr	r0, [r7, #4]
 800ede6:	f001 f9c5 	bl	8010174 <inv_icm20948_ctrl_set_accel_quaternion_gain>
 800edea:	4602      	mov	r2, r0
 800edec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edee:	4313      	orrs	r3, r2
 800edf0:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 800edf2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800edf6:	4619      	mov	r1, r3
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f001 fa0d 	bl	8010218 <inv_icm20948_ctrl_set_accel_cal_params>
 800edfe:	4602      	mov	r2, r0
 800ee00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee02:	4313      	orrs	r3, r2
 800ee04:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 800ee06:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ee0a:	3b01      	subs	r3, #1
 800ee0c:	b29b      	uxth	r3, r3
 800ee0e:	b21b      	sxth	r3, r3
 800ee10:	4619      	mov	r1, r3
 800ee12:	6878      	ldr	r0, [r7, #4]
 800ee14:	f001 ff3e 	bl	8010c94 <inv_icm20948_set_accel_divider>
 800ee18:	4602      	mov	r2, r0
 800ee1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee1c:	4313      	orrs	r3, r2
 800ee1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerAcc = hw_smplrt_divider;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ee26:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel2List), hw_smplrt_divider, INV_SENSOR_ACCEL);
 800ee2a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800ee2e:	2205      	movs	r2, #5
 800ee30:	4619      	mov	r1, r3
 800ee32:	6878      	ldr	r0, [r7, #4]
 800ee34:	f7ff fbc8 	bl	800e5c8 <MinDelayGenActual>
 800ee38:	4603      	mov	r3, r0
 800ee3a:	4619      	mov	r1, r3
 800ee3c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ee40:	2300      	movs	r3, #0
 800ee42:	6878      	ldr	r0, [r7, #4]
 800ee44:	f7ff fbee 	bl	800e624 <DividerRateSet>
 800ee48:	4602      	mov	r2, r0
 800ee4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee4c:	4313      	orrs	r3, r2
 800ee4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel3List), hw_smplrt_divider, INV_SENSOR_GEOMAG);
 800ee50:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800ee54:	2202      	movs	r2, #2
 800ee56:	4619      	mov	r1, r3
 800ee58:	6878      	ldr	r0, [r7, #4]
 800ee5a:	f7ff fbb5 	bl	800e5c8 <MinDelayGenActual>
 800ee5e:	4603      	mov	r3, r0
 800ee60:	4619      	mov	r1, r3
 800ee62:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ee66:	2307      	movs	r3, #7
 800ee68:	6878      	ldr	r0, [r7, #4]
 800ee6a:	f7ff fbdb 	bl	800e624 <DividerRateSet>
 800ee6e:	4602      	mov	r2, r0
 800ee70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee72:	4313      	orrs	r3, r2
 800ee74:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel4List), hw_smplrt_divider, INV_SENSOR_STEP_COUNTER);
 800ee76:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800ee7a:	2205      	movs	r2, #5
 800ee7c:	4619      	mov	r1, r3
 800ee7e:	6878      	ldr	r0, [r7, #4]
 800ee80:	f7ff fba2 	bl	800e5c8 <MinDelayGenActual>
 800ee84:	4603      	mov	r3, r0
 800ee86:	4619      	mov	r1, r3
 800ee88:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ee8c:	230c      	movs	r3, #12
 800ee8e:	6878      	ldr	r0, [r7, #4]
 800ee90:	f7ff fbc8 	bl	800e624 <DividerRateSet>
 800ee94:	4602      	mov	r2, r0
 800ee96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee98:	4313      	orrs	r3, r2
 800ee9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
		
	}

	// Engine Gyro Based
	if (minDly_gyro != 0xFFFF) { // 0xFFFF -- none gyro based sensor enable
 800ee9c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800eea0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eea4:	4293      	cmp	r3, r2
 800eea6:	d06c      	beq.n	800ef82 <inv_set_hw_smplrt_dmp_odrs+0x472>
		hw_smplrt_divider = SampleRateDividerGet(minDly_gyro);
 800eea8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800eeac:	4618      	mov	r0, r3
 800eeae:	f7ff fbf9 	bl	800e6a4 <SampleRateDividerGet>
 800eeb2:	4603      	mov	r3, r0
 800eeb4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 800eebe:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800eec2:	429a      	cmp	r2, r3
 800eec4:	d011      	beq.n	800eeea <inv_set_hw_smplrt_dmp_odrs+0x3da>
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 800eec6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800eeca:	b2db      	uxtb	r3, r3
 800eecc:	3b01      	subs	r3, #1
 800eece:	b2db      	uxtb	r3, r3
 800eed0:	4619      	mov	r1, r3
 800eed2:	6878      	ldr	r0, [r7, #4]
 800eed4:	f001 fe98 	bl	8010c08 <inv_icm20948_set_gyro_divider>
 800eed8:	4602      	mov	r2, r0
 800eeda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eedc:	4313      	orrs	r3, r2
 800eede:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerGyr = hw_smplrt_divider;
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800eee6:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro2List), hw_smplrt_divider, INV_SENSOR_GYRO);
 800eeea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800eeee:	2205      	movs	r2, #5
 800eef0:	4619      	mov	r1, r3
 800eef2:	6878      	ldr	r0, [r7, #4]
 800eef4:	f7ff fb68 	bl	800e5c8 <MinDelayGenActual>
 800eef8:	4603      	mov	r3, r0
 800eefa:	4619      	mov	r1, r3
 800eefc:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ef00:	2301      	movs	r3, #1
 800ef02:	6878      	ldr	r0, [r7, #4]
 800ef04:	f7ff fb8e 	bl	800e624 <DividerRateSet>
 800ef08:	4602      	mov	r2, r0
 800ef0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ef0c:	4313      	orrs	r3, r2
 800ef0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro3List), hw_smplrt_divider, INV_SENSOR_CALIB_GYRO);
 800ef10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ef14:	2202      	movs	r2, #2
 800ef16:	4619      	mov	r1, r3
 800ef18:	6878      	ldr	r0, [r7, #4]
 800ef1a:	f7ff fb55 	bl	800e5c8 <MinDelayGenActual>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	4619      	mov	r1, r3
 800ef22:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ef26:	230a      	movs	r3, #10
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f7ff fb7b 	bl	800e624 <DividerRateSet>
 800ef2e:	4602      	mov	r2, r0
 800ef30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ef32:	4313      	orrs	r3, r2
 800ef34:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro4List), hw_smplrt_divider, INV_SENSOR_SIXQ);
 800ef36:	f107 0320 	add.w	r3, r7, #32
 800ef3a:	2206      	movs	r2, #6
 800ef3c:	4619      	mov	r1, r3
 800ef3e:	6878      	ldr	r0, [r7, #4]
 800ef40:	f7ff fb42 	bl	800e5c8 <MinDelayGenActual>
 800ef44:	4603      	mov	r3, r0
 800ef46:	4619      	mov	r1, r3
 800ef48:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ef4c:	2305      	movs	r3, #5
 800ef4e:	6878      	ldr	r0, [r7, #4]
 800ef50:	f7ff fb68 	bl	800e624 <DividerRateSet>
 800ef54:	4602      	mov	r2, r0
 800ef56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ef58:	4313      	orrs	r3, r2
 800ef5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro5List), hw_smplrt_divider, INV_SENSOR_NINEQ);
 800ef5c:	f107 0318 	add.w	r3, r7, #24
 800ef60:	2204      	movs	r2, #4
 800ef62:	4619      	mov	r1, r3
 800ef64:	6878      	ldr	r0, [r7, #4]
 800ef66:	f7ff fb2f 	bl	800e5c8 <MinDelayGenActual>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	4619      	mov	r1, r3
 800ef6e:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800ef72:	2306      	movs	r3, #6
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f7ff fb55 	bl	800e624 <DividerRateSet>
 800ef7a:	4602      	mov	r2, r0
 800ef7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ef7e:	4313      	orrs	r3, r2
 800ef80:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// Engine Cpass and Pressure Based	
	if ((minDly_cpass != 0xFFFF) || (minDly_pressure != 0xFFFF)) {
 800ef82:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800ef86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ef8a:	4293      	cmp	r3, r2
 800ef8c:	d105      	bne.n	800ef9a <inv_set_hw_smplrt_dmp_odrs+0x48a>
 800ef8e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800ef92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ef96:	4293      	cmp	r3, r2
 800ef98:	d075      	beq.n	800f086 <inv_set_hw_smplrt_dmp_odrs+0x576>
		unsigned int lI2cEffectiveDivider = 0;
 800ef9a:	2300      	movs	r3, #0
 800ef9c:	60bb      	str	r3, [r7, #8]

		// if compass or pressure are alone, compute 1st stage divider, otherwise it will be taken from accel or gyro
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800ef9e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800efa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800efa6:	4293      	cmp	r3, r2
 800efa8:	d10d      	bne.n	800efc6 <inv_set_hw_smplrt_dmp_odrs+0x4b6>
 800efaa:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800efae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800efb2:	4293      	cmp	r3, r2
 800efb4:	d107      	bne.n	800efc6 <inv_set_hw_smplrt_dmp_odrs+0x4b6>
			hw_smplrt_divider = SampleRateDividerGet(minDly);
 800efb6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800efba:	4618      	mov	r0, r3
 800efbc:	f7ff fb72 	bl	800e6a4 <SampleRateDividerGet>
 800efc0:	4603      	mov	r3, r0
 800efc2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		// Apply compass or pressure ODR to I2C and get effective ODR
		// so that 2nd level of divider can take into account real frequency we can expect
		// to determine its divider value
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 800efc6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800efca:	f107 0208 	add.w	r2, r7, #8
 800efce:	4619      	mov	r1, r3
 800efd0:	6878      	ldr	r0, [r7, #4]
 800efd2:	f7ff fab5 	bl	800e540 <inv_icm20948_secondary_set_odr>
 800efd6:	4602      	mov	r2, r0
 800efd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800efda:	4313      	orrs	r3, r2
 800efdc:	66fb      	str	r3, [r7, #108]	@ 0x6c

		// if compass or pressure are alone, recompute 1st stage divider based on configured divider for I2C
		// otherwise divider is taken from accel or gyro, so there is no need to recompute effective divider value
		// based on the divider we just applied
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800efde:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800efe2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800efe6:	4293      	cmp	r3, r2
 800efe8:	d108      	bne.n	800effc <inv_set_hw_smplrt_dmp_odrs+0x4ec>
 800efea:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800efee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eff2:	4293      	cmp	r3, r2
 800eff4:	d102      	bne.n	800effc <inv_set_hw_smplrt_dmp_odrs+0x4ec>
			hw_smplrt_divider = lI2cEffectiveDivider;
 800eff6:	68bb      	ldr	r3, [r7, #8]
 800eff8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (minDly_cpass != 0xFFFF) {
 800effc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800f000:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f004:	4293      	cmp	r3, r2
 800f006:	d025      	beq.n	800f054 <inv_set_hw_smplrt_dmp_odrs+0x544>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass2List), hw_smplrt_divider, INV_SENSOR_COMPASS);
 800f008:	f107 0314 	add.w	r3, r7, #20
 800f00c:	2202      	movs	r2, #2
 800f00e:	4619      	mov	r1, r3
 800f010:	6878      	ldr	r0, [r7, #4]
 800f012:	f7ff fad9 	bl	800e5c8 <MinDelayGenActual>
 800f016:	4603      	mov	r3, r0
 800f018:	4619      	mov	r1, r3
 800f01a:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800f01e:	2303      	movs	r3, #3
 800f020:	6878      	ldr	r0, [r7, #4]
 800f022:	f7ff faff 	bl	800e624 <DividerRateSet>
 800f026:	4602      	mov	r2, r0
 800f028:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f02a:	4313      	orrs	r3, r2
 800f02c:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass3List), hw_smplrt_divider, INV_SENSOR_CALIB_COMPASS);
 800f02e:	f107 0310 	add.w	r3, r7, #16
 800f032:	2202      	movs	r2, #2
 800f034:	4619      	mov	r1, r3
 800f036:	6878      	ldr	r0, [r7, #4]
 800f038:	f7ff fac6 	bl	800e5c8 <MinDelayGenActual>
 800f03c:	4603      	mov	r3, r0
 800f03e:	4619      	mov	r1, r3
 800f040:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800f044:	230b      	movs	r3, #11
 800f046:	6878      	ldr	r0, [r7, #4]
 800f048:	f7ff faec 	bl	800e624 <DividerRateSet>
 800f04c:	4602      	mov	r2, r0
 800f04e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f050:	4313      	orrs	r3, r2
 800f052:	66fb      	str	r3, [r7, #108]	@ 0x6c
		}

		if (minDly_pressure != 0xFFFF)
 800f054:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800f058:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f05c:	4293      	cmp	r3, r2
 800f05e:	d012      	beq.n	800f086 <inv_set_hw_smplrt_dmp_odrs+0x576>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenPressure2List), hw_smplrt_divider, INV_SENSOR_PRESSURE);
 800f060:	f107 030c 	add.w	r3, r7, #12
 800f064:	2202      	movs	r2, #2
 800f066:	4619      	mov	r1, r3
 800f068:	6878      	ldr	r0, [r7, #4]
 800f06a:	f7ff faad 	bl	800e5c8 <MinDelayGenActual>
 800f06e:	4603      	mov	r3, r0
 800f070:	4619      	mov	r1, r3
 800f072:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800f076:	2309      	movs	r3, #9
 800f078:	6878      	ldr	r0, [r7, #4]
 800f07a:	f7ff fad3 	bl	800e624 <DividerRateSet>
 800f07e:	4602      	mov	r2, r0
 800f080:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f082:	4313      	orrs	r3, r2
 800f084:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	return result;
 800f086:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 800f088:	4618      	mov	r0, r3
 800f08a:	3770      	adds	r7, #112	@ 0x70
 800f08c:	46bd      	mov	sp, r7
 800f08e:	bd80      	pop	{r7, pc}

0800f090 <get_multiple_56_rate>:

static short get_multiple_56_rate(unsigned short delayInMs)
{
 800f090:	b480      	push	{r7}
 800f092:	b085      	sub	sp, #20
 800f094:	af00      	add	r7, sp, #0
 800f096:	4603      	mov	r3, r0
 800f098:	80fb      	strh	r3, [r7, #6]
	short lfreq = 0;
 800f09a:	2300      	movs	r3, #0
 800f09c:	81fb      	strh	r3, [r7, #14]

	// > 1KHz
	if( delayInMs < 2 ){
 800f09e:	88fb      	ldrh	r3, [r7, #6]
 800f0a0:	2b01      	cmp	r3, #1
 800f0a2:	d803      	bhi.n	800f0ac <get_multiple_56_rate+0x1c>
	lfreq = DMP_ALGO_FREQ_900;
 800f0a4:	f44f 7361 	mov.w	r3, #900	@ 0x384
 800f0a8:	81fb      	strh	r3, [r7, #14]
 800f0aa:	e020      	b.n	800f0ee <get_multiple_56_rate+0x5e>
	}
	// 225Hz - 500Hz
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 800f0ac:	88fb      	ldrh	r3, [r7, #6]
 800f0ae:	2b01      	cmp	r3, #1
 800f0b0:	d906      	bls.n	800f0c0 <get_multiple_56_rate+0x30>
 800f0b2:	88fb      	ldrh	r3, [r7, #6]
 800f0b4:	2b03      	cmp	r3, #3
 800f0b6:	d803      	bhi.n	800f0c0 <get_multiple_56_rate+0x30>
	lfreq = DMP_ALGO_FREQ_450;
 800f0b8:	f44f 73e1 	mov.w	r3, #450	@ 0x1c2
 800f0bc:	81fb      	strh	r3, [r7, #14]
 800f0be:	e016      	b.n	800f0ee <get_multiple_56_rate+0x5e>
	}
	// 112Hz - 225Hz
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 800f0c0:	88fb      	ldrh	r3, [r7, #6]
 800f0c2:	2b03      	cmp	r3, #3
 800f0c4:	d905      	bls.n	800f0d2 <get_multiple_56_rate+0x42>
 800f0c6:	88fb      	ldrh	r3, [r7, #6]
 800f0c8:	2b07      	cmp	r3, #7
 800f0ca:	d802      	bhi.n	800f0d2 <get_multiple_56_rate+0x42>
	lfreq = DMP_ALGO_FREQ_225;
 800f0cc:	23e1      	movs	r3, #225	@ 0xe1
 800f0ce:	81fb      	strh	r3, [r7, #14]
 800f0d0:	e00d      	b.n	800f0ee <get_multiple_56_rate+0x5e>
	}
	// 56Hz - 112Hz
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 800f0d2:	88fb      	ldrh	r3, [r7, #6]
 800f0d4:	2b07      	cmp	r3, #7
 800f0d6:	d905      	bls.n	800f0e4 <get_multiple_56_rate+0x54>
 800f0d8:	88fb      	ldrh	r3, [r7, #6]
 800f0da:	2b10      	cmp	r3, #16
 800f0dc:	d802      	bhi.n	800f0e4 <get_multiple_56_rate+0x54>
	lfreq = DMP_ALGO_FREQ_112;
 800f0de:	2370      	movs	r3, #112	@ 0x70
 800f0e0:	81fb      	strh	r3, [r7, #14]
 800f0e2:	e004      	b.n	800f0ee <get_multiple_56_rate+0x5e>
	}
	// < 56Hz
	else if(delayInMs >= 17){
 800f0e4:	88fb      	ldrh	r3, [r7, #6]
 800f0e6:	2b10      	cmp	r3, #16
 800f0e8:	d901      	bls.n	800f0ee <get_multiple_56_rate+0x5e>
	lfreq = DMP_ALGO_FREQ_56;
 800f0ea:	2338      	movs	r3, #56	@ 0x38
 800f0ec:	81fb      	strh	r3, [r7, #14]
	}
	
	return lfreq;
 800f0ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	3714      	adds	r7, #20
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fc:	4770      	bx	lr
	...

0800f100 <inv_icm20948_set_odr>:

int inv_icm20948_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 800f100:	b590      	push	{r4, r7, lr}
 800f102:	b085      	sub	sp, #20
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
 800f108:	460b      	mov	r3, r1
 800f10a:	70fb      	strb	r3, [r7, #3]
 800f10c:	4613      	mov	r3, r2
 800f10e:	803b      	strh	r3, [r7, #0]
	int result;

	if(sensor_needs_compass(androidSensor))
 800f110:	78fb      	ldrb	r3, [r7, #3]
 800f112:	4618      	mov	r0, r3
 800f114:	f001 f97c 	bl	8010410 <sensor_needs_compass>
 800f118:	4603      	mov	r3, r0
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d008      	beq.n	800f130 <inv_icm20948_set_odr+0x30>
		if(!inv_icm20948_get_compass_availability(s))
 800f11e:	6878      	ldr	r0, [r7, #4]
 800f120:	f001 fd32 	bl	8010b88 <inv_icm20948_get_compass_availability>
 800f124:	4603      	mov	r3, r0
 800f126:	2b00      	cmp	r3, #0
 800f128:	d102      	bne.n	800f130 <inv_icm20948_set_odr+0x30>
			return -1;
 800f12a:	f04f 33ff 	mov.w	r3, #4294967295
 800f12e:	e1d6      	b.n	800f4de <inv_icm20948_set_odr+0x3de>
	
	//check if sensor is bac algo dependant
	if(sensor_needs_bac_algo(androidSensor)) {
 800f130:	78fb      	ldrb	r3, [r7, #3]
 800f132:	4618      	mov	r0, r3
 800f134:	f001 f992 	bl	801045c <sensor_needs_bac_algo>
 800f138:	4603      	mov	r3, r0
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d001      	beq.n	800f142 <inv_icm20948_set_odr+0x42>
		// set odr for sensors using BAC (1/56)
		delayInMs = INV_ODR_DEFAULT_BAC;
 800f13e:	2312      	movs	r3, #18
 800f140:	803b      	strh	r3, [r7, #0]
	}
	
	inv_icm20948_prevent_lpen_control(s);
 800f142:	6878      	ldr	r0, [r7, #4]
 800f144:	f001 f9b0 	bl	80104a8 <inv_icm20948_prevent_lpen_control>

	// check that requested ODR is within the allowed limits
	if (delayInMs < s->inv_androidSensorsOdr_boundaries[androidSensor][0]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][0];
 800f148:	78fa      	ldrb	r2, [r7, #3]
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	325a      	adds	r2, #90	@ 0x5a
 800f14e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 800f152:	883a      	ldrh	r2, [r7, #0]
 800f154:	429a      	cmp	r2, r3
 800f156:	d205      	bcs.n	800f164 <inv_icm20948_set_odr+0x64>
 800f158:	78fa      	ldrb	r2, [r7, #3]
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	325a      	adds	r2, #90	@ 0x5a
 800f15e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 800f162:	803b      	strh	r3, [r7, #0]
	if (delayInMs > s->inv_androidSensorsOdr_boundaries[androidSensor][1]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][1];
 800f164:	78fb      	ldrb	r3, [r7, #3]
 800f166:	687a      	ldr	r2, [r7, #4]
 800f168:	009b      	lsls	r3, r3, #2
 800f16a:	4413      	add	r3, r2
 800f16c:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 800f170:	883a      	ldrh	r2, [r7, #0]
 800f172:	429a      	cmp	r2, r3
 800f174:	d906      	bls.n	800f184 <inv_icm20948_set_odr+0x84>
 800f176:	78fb      	ldrb	r3, [r7, #3]
 800f178:	687a      	ldr	r2, [r7, #4]
 800f17a:	009b      	lsls	r3, r3, #2
 800f17c:	4413      	add	r3, r2
 800f17e:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 800f182:	803b      	strh	r3, [r7, #0]
	switch (androidSensor) {
 800f184:	78fb      	ldrb	r3, [r7, #3]
 800f186:	2b30      	cmp	r3, #48	@ 0x30
 800f188:	f200 818e 	bhi.w	800f4a8 <inv_icm20948_set_odr+0x3a8>
 800f18c:	a201      	add	r2, pc, #4	@ (adr r2, 800f194 <inv_icm20948_set_odr+0x94>)
 800f18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f192:	bf00      	nop
 800f194:	0800f4a9 	.word	0x0800f4a9
 800f198:	0800f259 	.word	0x0800f259
 800f19c:	0800f3bf 	.word	0x0800f3bf
 800f1a0:	0800f38b 	.word	0x0800f38b
 800f1a4:	0800f35f 	.word	0x0800f35f
 800f1a8:	0800f3c9 	.word	0x0800f3c9
 800f1ac:	0800f48b 	.word	0x0800f48b
 800f1b0:	0800f4a9 	.word	0x0800f4a9
 800f1b4:	0800f481 	.word	0x0800f481
 800f1b8:	0800f369 	.word	0x0800f369
 800f1bc:	0800f369 	.word	0x0800f369
 800f1c0:	0800f38b 	.word	0x0800f38b
 800f1c4:	0800f4a9 	.word	0x0800f4a9
 800f1c8:	0800f4a9 	.word	0x0800f4a9
 800f1cc:	0800f3b5 	.word	0x0800f3b5
 800f1d0:	0800f369 	.word	0x0800f369
 800f1d4:	0800f2ef 	.word	0x0800f2ef
 800f1d8:	0800f3dd 	.word	0x0800f3dd
 800f1dc:	0800f2c9 	.word	0x0800f2c9
 800f1e0:	0800f2c9 	.word	0x0800f2c9
 800f1e4:	0800f2d3 	.word	0x0800f2d3
 800f1e8:	0800f4a9 	.word	0x0800f4a9
 800f1ec:	0800f3c9 	.word	0x0800f3c9
 800f1f0:	0800f3d3 	.word	0x0800f3d3
 800f1f4:	0800f477 	.word	0x0800f477
 800f1f8:	0800f443 	.word	0x0800f443
 800f1fc:	0800f417 	.word	0x0800f417
 800f200:	0800f481 	.word	0x0800f481
 800f204:	0800f495 	.word	0x0800f495
 800f208:	0800f421 	.word	0x0800f421
 800f20c:	0800f421 	.word	0x0800f421
 800f210:	0800f443 	.word	0x0800f443
 800f214:	0800f4a9 	.word	0x0800f4a9
 800f218:	0800f4a9 	.word	0x0800f4a9
 800f21c:	0800f46d 	.word	0x0800f46d
 800f220:	0800f421 	.word	0x0800f421
 800f224:	0800f40d 	.word	0x0800f40d
 800f228:	0800f3dd 	.word	0x0800f3dd
 800f22c:	0800f3dd 	.word	0x0800f3dd
 800f230:	0800f3e7 	.word	0x0800f3e7
 800f234:	0800f4a9 	.word	0x0800f4a9
 800f238:	0800f3f9 	.word	0x0800f3f9
 800f23c:	0800f291 	.word	0x0800f291
 800f240:	0800f327 	.word	0x0800f327
 800f244:	0800f4a9 	.word	0x0800f4a9
 800f248:	0800f403 	.word	0x0800f403
 800f24c:	0800f49f 	.word	0x0800f49f
 800f250:	0800f2e5 	.word	0x0800f2e5
 800f254:	0800f4a9 	.word	0x0800f4a9
		case ANDROID_SENSOR_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800f258:	212a      	movs	r1, #42	@ 0x2a
 800f25a:	6878      	ldr	r0, [r7, #4]
 800f25c:	f7ff f999 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800f260:	4603      	mov	r3, r0
 800f262:	2b00      	cmp	r3, #0
 800f264:	d00b      	beq.n	800f27e <inv_icm20948_set_odr+0x17e>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_racc_ms);
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	f8b3 3248 	ldrh.w	r3, [r3, #584]	@ 0x248
 800f26c:	883a      	ldrh	r2, [r7, #0]
 800f26e:	4293      	cmp	r3, r2
 800f270:	bf28      	it	cs
 800f272:	4613      	movcs	r3, r2
 800f274:	b29a      	uxth	r2, r3
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 800f27c:	e003      	b.n	800f286 <inv_icm20948_set_odr+0x186>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	883a      	ldrh	r2, [r7, #0]
 800f282:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_acc_ms = delayInMs;
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	883a      	ldrh	r2, [r7, #0]
 800f28a:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
			break;
 800f28e:	e10c      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 800f290:	2101      	movs	r1, #1
 800f292:	6878      	ldr	r0, [r7, #4]
 800f294:	f7ff f97d 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800f298:	4603      	mov	r3, r0
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d00b      	beq.n	800f2b6 <inv_icm20948_set_odr+0x1b6>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_acc_ms);
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 800f2a4:	883a      	ldrh	r2, [r7, #0]
 800f2a6:	4293      	cmp	r3, r2
 800f2a8:	bf28      	it	cs
 800f2aa:	4613      	movcs	r3, r2
 800f2ac:	b29a      	uxth	r2, r3
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 800f2b4:	e003      	b.n	800f2be <inv_icm20948_set_odr+0x1be>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	883a      	ldrh	r2, [r7, #0]
 800f2ba:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_racc_ms = delayInMs;
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	883a      	ldrh	r2, [r7, #0]
 800f2c2:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
			break;
 800f2c6:	e0f0      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_STEP_DETECTOR:
		case ANDROID_SENSOR_STEP_COUNTER:
			s->inv_dmp_odr_delays[INV_SENSOR_STEP_COUNTER] = delayInMs;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	883a      	ldrh	r2, [r7, #0]
 800f2cc:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e
			break;
 800f2d0:	e0eb      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG] = delayInMs;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	883a      	ldrh	r2, [r7, #0]
 800f2d6:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG_cpass] = delayInMs;
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	883a      	ldrh	r2, [r7, #0]
 800f2de:	f8a3 212a 	strh.w	r2, [r3, #298]	@ 0x12a
			break;
 800f2e2:	e0e2      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:
			s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER] = delayInMs;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	883a      	ldrh	r2, [r7, #0]
 800f2e8:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
			break;
 800f2ec:	e0dd      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800f2ee:	212b      	movs	r1, #43	@ 0x2b
 800f2f0:	6878      	ldr	r0, [r7, #4]
 800f2f2:	f7ff f94e 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d00b      	beq.n	800f314 <inv_icm20948_set_odr+0x214>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_rgyr_ms);
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	f8b3 324c 	ldrh.w	r3, [r3, #588]	@ 0x24c
 800f302:	883a      	ldrh	r2, [r7, #0]
 800f304:	4293      	cmp	r3, r2
 800f306:	bf28      	it	cs
 800f308:	4613      	movcs	r3, r2
 800f30a:	b29a      	uxth	r2, r3
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 800f312:	e003      	b.n	800f31c <inv_icm20948_set_odr+0x21c>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	883a      	ldrh	r2, [r7, #0]
 800f318:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_gyr_ms = delayInMs;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	883a      	ldrh	r2, [r7, #0]
 800f320:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
			break;
 800f324:	e0c1      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_GYROSCOPE:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 800f326:	2110      	movs	r1, #16
 800f328:	6878      	ldr	r0, [r7, #4]
 800f32a:	f7ff f932 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800f32e:	4603      	mov	r3, r0
 800f330:	2b00      	cmp	r3, #0
 800f332:	d00b      	beq.n	800f34c <inv_icm20948_set_odr+0x24c>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_gyr_ms);
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 800f33a:	883a      	ldrh	r2, [r7, #0]
 800f33c:	4293      	cmp	r3, r2
 800f33e:	bf28      	it	cs
 800f340:	4613      	movcs	r3, r2
 800f342:	b29a      	uxth	r2, r3
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 800f34a:	e003      	b.n	800f354 <inv_icm20948_set_odr+0x254>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	883a      	ldrh	r2, [r7, #0]
 800f350:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_rgyr_ms = delayInMs;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	883a      	ldrh	r2, [r7, #0]
 800f358:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c
			break;
 800f35c:	e0a5      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_GYRO] = delayInMs;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	883a      	ldrh	r2, [r7, #0]
 800f362:	f8a3 211a 	strh.w	r2, [r3, #282]	@ 0x11a
			break;
 800f366:	e0a0      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800f368:	883a      	ldrh	r2, [r7, #0]
 800f36a:	78fb      	ldrb	r3, [r7, #3]
 800f36c:	4619      	mov	r1, r3
 800f36e:	6878      	ldr	r0, [r7, #4]
 800f370:	f7fd feec 	bl	800d14c <inv_icm20948_augmented_sensors_set_odr>
 800f374:	4603      	mov	r3, r0
 800f376:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ] = delayInMs;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	883a      	ldrh	r2, [r7, #0]
 800f37c:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel] = delayInMs;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	883a      	ldrh	r2, [r7, #0]
 800f384:	f8a3 2126 	strh.w	r2, [r3, #294]	@ 0x126
			break;
 800f388:	e08f      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_ORIENTATION:
		case ANDROID_SENSOR_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800f38a:	883a      	ldrh	r2, [r7, #0]
 800f38c:	78fb      	ldrb	r3, [r7, #3]
 800f38e:	4619      	mov	r1, r3
 800f390:	6878      	ldr	r0, [r7, #4]
 800f392:	f7fd fedb 	bl	800d14c <inv_icm20948_augmented_sensors_set_odr>
 800f396:	4603      	mov	r3, r0
 800f398:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ] = delayInMs;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	883a      	ldrh	r2, [r7, #0]
 800f39e:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel] = delayInMs;
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	883a      	ldrh	r2, [r7, #0]
 800f3a6:	f8a3 2128 	strh.w	r2, [r3, #296]	@ 0x128
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass] = delayInMs;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	883a      	ldrh	r2, [r7, #0]
 800f3ae:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
			break;
 800f3b2:	e07a      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_COMPASS] = delayInMs;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	883a      	ldrh	r2, [r7, #0]
 800f3b8:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
			break;
 800f3bc:	e075      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_COMPASS] = delayInMs;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	883a      	ldrh	r2, [r7, #0]
 800f3c2:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
			break;
 800f3c6:	e070      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_LIGHT:
		case ANDROID_SENSOR_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_ALS] = delayInMs;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	883a      	ldrh	r2, [r7, #0]
 800f3cc:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
			break;
 800f3d0:	e06b      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_ACCELEROMETER:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ACCEL] = delayInMs;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	883a      	ldrh	r2, [r7, #0]
 800f3d6:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e
			break;
 800f3da:	e066      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
		case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
		case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_STEP_COUNTER] = delayInMs;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	883a      	ldrh	r2, [r7, #0]
 800f3e0:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
			break;
 800f3e4:	e061      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG] = delayInMs;
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	883a      	ldrh	r2, [r7, #0]
 800f3ea:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG_cpass] = delayInMs;
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	883a      	ldrh	r2, [r7, #0]
 800f3f2:	f8a3 214c 	strh.w	r2, [r3, #332]	@ 0x14c
			break;
 800f3f6:	e058      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_TILT_DETECTOR] = delayInMs;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	883a      	ldrh	r2, [r7, #0]
 800f3fc:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146
			break;
 800f400:	e053      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_B2S:
			s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE] = delayInMs;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	883a      	ldrh	r2, [r7, #0]
 800f406:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
			break;
 800f40a:	e04e      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GYRO] = delayInMs;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	883a      	ldrh	r2, [r7, #0]
 800f410:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
			break;
 800f414:	e049      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_GYRO] = delayInMs;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	883a      	ldrh	r2, [r7, #0]
 800f41a:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
			break;
 800f41e:	e044      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800f420:	883a      	ldrh	r2, [r7, #0]
 800f422:	78fb      	ldrb	r3, [r7, #3]
 800f424:	4619      	mov	r1, r3
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f7fd fe90 	bl	800d14c <inv_icm20948_augmented_sensors_set_odr>
 800f42c:	4603      	mov	r3, r0
 800f42e:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ] = delayInMs;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	883a      	ldrh	r2, [r7, #0]
 800f434:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel] = delayInMs;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	883a      	ldrh	r2, [r7, #0]
 800f43c:	f8a3 2148 	strh.w	r2, [r3, #328]	@ 0x148
			break;
 800f440:	e033      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800f442:	883a      	ldrh	r2, [r7, #0]
 800f444:	78fb      	ldrb	r3, [r7, #3]
 800f446:	4619      	mov	r1, r3
 800f448:	6878      	ldr	r0, [r7, #4]
 800f44a:	f7fd fe7f 	bl	800d14c <inv_icm20948_augmented_sensors_set_odr>
 800f44e:	4603      	mov	r3, r0
 800f450:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ] = delayInMs;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	883a      	ldrh	r2, [r7, #0]
 800f456:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel] = delayInMs;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	883a      	ldrh	r2, [r7, #0]
 800f45e:	f8a3 214a 	strh.w	r2, [r3, #330]	@ 0x14a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass] = delayInMs;
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	883a      	ldrh	r2, [r7, #0]
 800f466:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e
			break;
 800f46a:	e01e      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_COMPASS] = delayInMs;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	883a      	ldrh	r2, [r7, #0]
 800f470:	f8a3 2132 	strh.w	r2, [r3, #306]	@ 0x132
			break;
 800f474:	e019      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_COMPASS] = delayInMs;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	883a      	ldrh	r2, [r7, #0]
 800f47a:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
			break;
 800f47e:	e014      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_LIGHT:
		case ANDROID_SENSOR_WAKEUP_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ALS] = delayInMs;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	883a      	ldrh	r2, [r7, #0]
 800f484:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
			break;
 800f488:	e00f      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_PRESSURE] = delayInMs;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	883a      	ldrh	r2, [r7, #0]
 800f48e:	f8a3 2118 	strh.w	r2, [r3, #280]	@ 0x118
			break;
 800f492:	e00a      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_PRESSURE] = delayInMs;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	883a      	ldrh	r2, [r7, #0]
 800f498:	f8a3 213e 	strh.w	r2, [r3, #318]	@ 0x13e
			break;
 800f49c:	e005      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_FLIP_PICKUP:
			s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP] = delayInMs;
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	883a      	ldrh	r2, [r7, #0]
 800f4a2:	f8a3 2122 	strh.w	r2, [r3, #290]	@ 0x122
			break;
 800f4a6:	e000      	b.n	800f4aa <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_RELATIVE_HUMIDITY:
		case ANDROID_SENSOR_WAKEUP_HEART_RATE:
			break;

		default:
			break;
 800f4a8:	bf00      	nop
	}

	result = inv_set_hw_smplrt_dmp_odrs(s);
 800f4aa:	6878      	ldr	r0, [r7, #4]
 800f4ac:	f7ff fb30 	bl	800eb10 <inv_set_hw_smplrt_dmp_odrs>
 800f4b0:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800f4b2:	6878      	ldr	r0, [r7, #4]
 800f4b4:	f001 fbbd 	bl	8010c32 <inv_icm20948_get_gyro_divider>
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	461c      	mov	r4, r3
 800f4bc:	6878      	ldr	r0, [r7, #4]
 800f4be:	f001 fd16 	bl	8010eee <inv_icm20948_get_gyro_fullscale>
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	461a      	mov	r2, r3
 800f4c6:	4621      	mov	r1, r4
 800f4c8:	6878      	ldr	r0, [r7, #4]
 800f4ca:	f001 fc11 	bl	8010cf0 <inv_icm20948_set_gyro_sf>
 800f4ce:	4602      	mov	r2, r0
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	4313      	orrs	r3, r2
 800f4d4:	60fb      	str	r3, [r7, #12]
	// i.e. If you use: O a 63 [ Press capital O then 'a' then 63 then ENTER]
	// You should get the nearest number to 63 here if you debug  the 'test_odr'  

	//inv_icm20948_ctrl_get_odr( androidSensor, &test_odr );

	inv_icm20948_allow_lpen_control(s);
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f000 fff4 	bl	80104c4 <inv_icm20948_allow_lpen_control>
	return result;
 800f4dc:	68fb      	ldr	r3, [r7, #12]
}
 800f4de:	4618      	mov	r0, r3
 800f4e0:	3714      	adds	r7, #20
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	bd90      	pop	{r4, r7, pc}
 800f4e6:	bf00      	nop

0800f4e8 <inv_reGenerate_sensorControl>:

	return result;
}

static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count)
{
 800f4e8:	b480      	push	{r7}
 800f4ea:	b089      	sub	sp, #36	@ 0x24
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	60f8      	str	r0, [r7, #12]
 800f4f0:	60b9      	str	r1, [r7, #8]
 800f4f2:	607a      	str	r2, [r7, #4]
 800f4f4:	70fb      	strb	r3, [r7, #3]
	short delta;
	int i, cntr;
	unsigned long tmp_androidSensorsOn_mask;

	//check if only header2 still remaining
	if(header2_count)
 800f4f6:	78fb      	ldrb	r3, [r7, #3]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d003      	beq.n	800f504 <inv_reGenerate_sensorControl+0x1c>
		*sensor_control = HEADER2_SET;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2208      	movs	r2, #8
 800f500:	801a      	strh	r2, [r3, #0]
 800f502:	e002      	b.n	800f50a <inv_reGenerate_sensorControl+0x22>
	else
		*sensor_control = 0;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	2200      	movs	r2, #0
 800f508:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 2; i++) {
 800f50a:	2300      	movs	r3, #0
 800f50c:	61fb      	str	r3, [r7, #28]
 800f50e:	e02e      	b.n	800f56e <inv_reGenerate_sensorControl+0x86>
		cntr = 32 * i;
 800f510:	69fb      	ldr	r3, [r7, #28]
 800f512:	015b      	lsls	r3, r3, #5
 800f514:	61bb      	str	r3, [r7, #24]
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	69fa      	ldr	r2, [r7, #28]
 800f51a:	3258      	adds	r2, #88	@ 0x58
 800f51c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f520:	617b      	str	r3, [r7, #20]
		while (tmp_androidSensorsOn_mask) {
 800f522:	e01e      	b.n	800f562 <inv_reGenerate_sensorControl+0x7a>
			if (tmp_androidSensorsOn_mask & 1) {
 800f524:	697b      	ldr	r3, [r7, #20]
 800f526:	f003 0301 	and.w	r3, r3, #1
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d013      	beq.n	800f556 <inv_reGenerate_sensorControl+0x6e>
				delta = sen_num_2_ctrl[cntr];
 800f52e:	69bb      	ldr	r3, [r7, #24]
 800f530:	005b      	lsls	r3, r3, #1
 800f532:	68ba      	ldr	r2, [r7, #8]
 800f534:	4413      	add	r3, r2
 800f536:	881b      	ldrh	r3, [r3, #0]
 800f538:	827b      	strh	r3, [r7, #18]
				if (delta != -1) *sensor_control |= delta;
 800f53a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f542:	d008      	beq.n	800f556 <inv_reGenerate_sensorControl+0x6e>
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	881b      	ldrh	r3, [r3, #0]
 800f548:	b21a      	sxth	r2, r3
 800f54a:	8a7b      	ldrh	r3, [r7, #18]
 800f54c:	4313      	orrs	r3, r2
 800f54e:	b21b      	sxth	r3, r3
 800f550:	b29a      	uxth	r2, r3
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	801a      	strh	r2, [r3, #0]
			}
			tmp_androidSensorsOn_mask >>= 1;
 800f556:	697b      	ldr	r3, [r7, #20]
 800f558:	085b      	lsrs	r3, r3, #1
 800f55a:	617b      	str	r3, [r7, #20]
			cntr++;
 800f55c:	69bb      	ldr	r3, [r7, #24]
 800f55e:	3301      	adds	r3, #1
 800f560:	61bb      	str	r3, [r7, #24]
		while (tmp_androidSensorsOn_mask) {
 800f562:	697b      	ldr	r3, [r7, #20]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d1dd      	bne.n	800f524 <inv_reGenerate_sensorControl+0x3c>
	for (i = 0; i < 2; i++) {
 800f568:	69fb      	ldr	r3, [r7, #28]
 800f56a:	3301      	adds	r3, #1
 800f56c:	61fb      	str	r3, [r7, #28]
 800f56e:	69fb      	ldr	r3, [r7, #28]
 800f570:	2b01      	cmp	r3, #1
 800f572:	ddcd      	ble.n	800f510 <inv_reGenerate_sensorControl+0x28>
		}
	}
}
 800f574:	bf00      	nop
 800f576:	bf00      	nop
 800f578:	3724      	adds	r7, #36	@ 0x24
 800f57a:	46bd      	mov	sp, r7
 800f57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f580:	4770      	bx	lr

0800f582 <inv_convert_androidSensor_to_control>:
* @param[in] enable non-zero to turn sensor on, 0 to turn sensor off
* @param[in] sen_num_2_ctrl Table matching android sensor number to bits in DMP control register
* @param[in,out] sensor_control Sensor control register to write to DMP to enable/disable sensors
*/
static void inv_convert_androidSensor_to_control(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, const short *sen_num_2_ctrl, unsigned short *sensor_control)
{
 800f582:	b580      	push	{r7, lr}
 800f584:	b086      	sub	sp, #24
 800f586:	af00      	add	r7, sp, #0
 800f588:	60f8      	str	r0, [r7, #12]
 800f58a:	607b      	str	r3, [r7, #4]
 800f58c:	460b      	mov	r3, r1
 800f58e:	72fb      	strb	r3, [r7, #11]
 800f590:	4613      	mov	r3, r2
 800f592:	72bb      	strb	r3, [r7, #10]
	short delta = 0;
 800f594:	2300      	movs	r3, #0
 800f596:	82fb      	strh	r3, [r7, #22]

	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON || androidSensor == ANDROID_SENSOR_FLIP_PICKUP || 
 800f598:	7afb      	ldrb	r3, [r7, #11]
 800f59a:	2b2f      	cmp	r3, #47	@ 0x2f
 800f59c:	d008      	beq.n	800f5b0 <inv_convert_androidSensor_to_control+0x2e>
 800f59e:	7afb      	ldrb	r3, [r7, #11]
 800f5a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800f5a2:	d005      	beq.n	800f5b0 <inv_convert_androidSensor_to_control+0x2e>
 800f5a4:	7afb      	ldrb	r3, [r7, #11]
 800f5a6:	2b29      	cmp	r3, #41	@ 0x29
 800f5a8:	d002      	beq.n	800f5b0 <inv_convert_androidSensor_to_control+0x2e>
			androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR || androidSensor == ANDROID_SENSOR_B2S) {
 800f5aa:	7afb      	ldrb	r3, [r7, #11]
 800f5ac:	2b2d      	cmp	r3, #45	@ 0x2d
 800f5ae:	d122      	bne.n	800f5f6 <inv_convert_androidSensor_to_control+0x74>
		if (enable) {
 800f5b0:	7abb      	ldrb	r3, [r7, #10]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d00f      	beq.n	800f5d6 <inv_convert_androidSensor_to_control+0x54>
			*sensor_control |= HEADER2_SET;
 800f5b6:	6a3b      	ldr	r3, [r7, #32]
 800f5b8:	881b      	ldrh	r3, [r3, #0]
 800f5ba:	f043 0308 	orr.w	r3, r3, #8
 800f5be:	b29a      	uxth	r2, r3
 800f5c0:	6a3b      	ldr	r3, [r7, #32]
 800f5c2:	801a      	strh	r2, [r3, #0]
			//we increment counter
			s->header2_count ++;
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 800f5ca:	3301      	adds	r3, #1
 800f5cc:	b2da      	uxtb	r2, r3
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
 800f5d4:	e00f      	b.n	800f5f6 <inv_convert_androidSensor_to_control+0x74>
		}
		else {
			s->header2_count --;
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 800f5dc:	3b01      	subs	r3, #1
 800f5de:	b2da      	uxtb	r2, r3
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
			// control has to be regenerated when removing sensors because of overlap
			inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 800f5ec:	6a3a      	ldr	r2, [r7, #32]
 800f5ee:	6879      	ldr	r1, [r7, #4]
 800f5f0:	68f8      	ldr	r0, [r7, #12]
 800f5f2:	f7ff ff79 	bl	800f4e8 <inv_reGenerate_sensorControl>
		}
	}

	if (androidSensor >= ANDROID_SENSOR_NUM_MAX)
 800f5f6:	7afb      	ldrb	r3, [r7, #11]
 800f5f8:	2b2b      	cmp	r3, #43	@ 0x2b
 800f5fa:	d84f      	bhi.n	800f69c <inv_convert_androidSensor_to_control+0x11a>
		return; // Sensor not supported

	delta = sen_num_2_ctrl[androidSensor];
 800f5fc:	7afb      	ldrb	r3, [r7, #11]
 800f5fe:	005b      	lsls	r3, r3, #1
 800f600:	687a      	ldr	r2, [r7, #4]
 800f602:	4413      	add	r3, r2
 800f604:	881b      	ldrh	r3, [r3, #0]
 800f606:	82fb      	strh	r3, [r7, #22]
	if (delta == -1)
 800f608:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f60c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f610:	d046      	beq.n	800f6a0 <inv_convert_androidSensor_to_control+0x11e>
		return; // This sensor not supported

	if (enable) {
 800f612:	7abb      	ldrb	r3, [r7, #10]
 800f614:	2b00      	cmp	r3, #0
 800f616:	d020      	beq.n	800f65a <inv_convert_androidSensor_to_control+0xd8>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] |= 1L << (androidSensor & 0x1F); // Set bit
 800f618:	7afb      	ldrb	r3, [r7, #11]
 800f61a:	095b      	lsrs	r3, r3, #5
 800f61c:	b2db      	uxtb	r3, r3
 800f61e:	461a      	mov	r2, r3
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	3258      	adds	r2, #88	@ 0x58
 800f624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f628:	7afa      	ldrb	r2, [r7, #11]
 800f62a:	f002 021f 	and.w	r2, r2, #31
 800f62e:	2101      	movs	r1, #1
 800f630:	fa01 f202 	lsl.w	r2, r1, r2
 800f634:	4611      	mov	r1, r2
 800f636:	7afa      	ldrb	r2, [r7, #11]
 800f638:	0952      	lsrs	r2, r2, #5
 800f63a:	b2d2      	uxtb	r2, r2
 800f63c:	4319      	orrs	r1, r3
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	3258      	adds	r2, #88	@ 0x58
 800f642:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*sensor_control |= delta;
 800f646:	6a3b      	ldr	r3, [r7, #32]
 800f648:	881b      	ldrh	r3, [r3, #0]
 800f64a:	b21a      	sxth	r2, r3
 800f64c:	8afb      	ldrh	r3, [r7, #22]
 800f64e:	4313      	orrs	r3, r2
 800f650:	b21b      	sxth	r3, r3
 800f652:	b29a      	uxth	r2, r3
 800f654:	6a3b      	ldr	r3, [r7, #32]
 800f656:	801a      	strh	r2, [r3, #0]
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
		// control has to be regenerated when removing sensors because of overlap
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
	}

	return;
 800f658:	e023      	b.n	800f6a2 <inv_convert_androidSensor_to_control+0x120>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
 800f65a:	7afb      	ldrb	r3, [r7, #11]
 800f65c:	095b      	lsrs	r3, r3, #5
 800f65e:	b2db      	uxtb	r3, r3
 800f660:	461a      	mov	r2, r3
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	3258      	adds	r2, #88	@ 0x58
 800f666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f66a:	7afa      	ldrb	r2, [r7, #11]
 800f66c:	f002 021f 	and.w	r2, r2, #31
 800f670:	2101      	movs	r1, #1
 800f672:	fa01 f202 	lsl.w	r2, r1, r2
 800f676:	43d2      	mvns	r2, r2
 800f678:	4611      	mov	r1, r2
 800f67a:	7afa      	ldrb	r2, [r7, #11]
 800f67c:	0952      	lsrs	r2, r2, #5
 800f67e:	b2d2      	uxtb	r2, r2
 800f680:	4019      	ands	r1, r3
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	3258      	adds	r2, #88	@ 0x58
 800f686:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 800f690:	6a3a      	ldr	r2, [r7, #32]
 800f692:	6879      	ldr	r1, [r7, #4]
 800f694:	68f8      	ldr	r0, [r7, #12]
 800f696:	f7ff ff27 	bl	800f4e8 <inv_reGenerate_sensorControl>
	return;
 800f69a:	e002      	b.n	800f6a2 <inv_convert_androidSensor_to_control+0x120>
		return; // Sensor not supported
 800f69c:	bf00      	nop
 800f69e:	e000      	b.n	800f6a2 <inv_convert_androidSensor_to_control+0x120>
		return; // This sensor not supported
 800f6a0:	bf00      	nop
}
 800f6a2:	3718      	adds	r7, #24
 800f6a4:	46bd      	mov	sp, r7
 800f6a6:	bd80      	pop	{r7, pc}

0800f6a8 <inv_icm20948_ctrl_enable_sensor>:

int inv_icm20948_ctrl_enable_sensor(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable)
{
 800f6a8:	b580      	push	{r7, lr}
 800f6aa:	b084      	sub	sp, #16
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	6078      	str	r0, [r7, #4]
 800f6b0:	460b      	mov	r3, r1
 800f6b2:	70fb      	strb	r3, [r7, #3]
 800f6b4:	4613      	mov	r3, r2
 800f6b6:	70bb      	strb	r3, [r7, #2]
	int result = 0;
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	60fb      	str	r3, [r7, #12]

	if(sensor_needs_compass(androidSensor))
 800f6bc:	78fb      	ldrb	r3, [r7, #3]
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f000 fea6 	bl	8010410 <sensor_needs_compass>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d008      	beq.n	800f6dc <inv_icm20948_ctrl_enable_sensor+0x34>
		if(!inv_icm20948_get_compass_availability(s))
 800f6ca:	6878      	ldr	r0, [r7, #4]
 800f6cc:	f001 fa5c 	bl	8010b88 <inv_icm20948_get_compass_availability>
 800f6d0:	4603      	mov	r3, r0
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d102      	bne.n	800f6dc <inv_icm20948_ctrl_enable_sensor+0x34>
			return -1;
 800f6d6:	f04f 33ff 	mov.w	r3, #4294967295
 800f6da:	e022      	b.n	800f722 <inv_icm20948_ctrl_enable_sensor+0x7a>

	inv_icm20948_prevent_lpen_control(s);
 800f6dc:	6878      	ldr	r0, [r7, #4]
 800f6de:	f000 fee3 	bl	80104a8 <inv_icm20948_prevent_lpen_control>
	if( s->mems_put_to_sleep ) {
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d00a      	beq.n	800f702 <inv_icm20948_ctrl_enable_sensor+0x5a>
		s->mems_put_to_sleep = 0;
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	2200      	movs	r2, #0
 800f6f0:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
		result |= inv_icm20948_wakeup_mems(s);
 800f6f4:	6878      	ldr	r0, [r7, #4]
 800f6f6:	f000 ffb9 	bl	801066c <inv_icm20948_wakeup_mems>
 800f6fa:	4602      	mov	r2, r0
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	4313      	orrs	r3, r2
 800f700:	60fb      	str	r3, [r7, #12]
	}
	result |= inv_enable_sensor_internal(s, androidSensor, enable, &s->mems_put_to_sleep);
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	f503 730f 	add.w	r3, r3, #572	@ 0x23c
 800f708:	78ba      	ldrb	r2, [r7, #2]
 800f70a:	78f9      	ldrb	r1, [r7, #3]
 800f70c:	6878      	ldr	r0, [r7, #4]
 800f70e:	f000 f80d 	bl	800f72c <inv_enable_sensor_internal>
 800f712:	4602      	mov	r2, r0
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	4313      	orrs	r3, r2
 800f718:	60fb      	str	r3, [r7, #12]
	inv_icm20948_allow_lpen_control(s);
 800f71a:	6878      	ldr	r0, [r7, #4]
 800f71c:	f000 fed2 	bl	80104c4 <inv_icm20948_allow_lpen_control>
	return result;
 800f720:	68fb      	ldr	r3, [r7, #12]
}
 800f722:	4618      	mov	r0, r3
 800f724:	3710      	adds	r7, #16
 800f726:	46bd      	mov	sp, r7
 800f728:	bd80      	pop	{r7, pc}
	...

0800f72c <inv_enable_sensor_internal>:

static int inv_enable_sensor_internal(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, char * mems_put_to_sleep)
{
 800f72c:	b590      	push	{r4, r7, lr}
 800f72e:	b0a1      	sub	sp, #132	@ 0x84
 800f730:	af02      	add	r7, sp, #8
 800f732:	60f8      	str	r0, [r7, #12]
 800f734:	607b      	str	r3, [r7, #4]
 800f736:	460b      	mov	r3, r1
 800f738:	72fb      	strb	r3, [r7, #11]
 800f73a:	4613      	mov	r3, r2
 800f73c:	72bb      	strb	r3, [r7, #10]
	int result = 0;
 800f73e:	2300      	movs	r3, #0
 800f740:	677b      	str	r3, [r7, #116]	@ 0x74
	unsigned short inv_event_control = 0;
 800f742:	2300      	movs	r3, #0
 800f744:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	unsigned short data_rdy_status = 0;
 800f748:	2300      	movs	r3, #0
 800f74a:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	unsigned long steps=0;
 800f74e:	2300      	movs	r3, #0
 800f750:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 800f752:	4aa3      	ldr	r2, [pc, #652]	@ (800f9e0 <inv_enable_sensor_internal+0x2b4>)
 800f754:	f107 0314 	add.w	r3, r7, #20
 800f758:	4611      	mov	r1, r2
 800f75a:	2258      	movs	r2, #88	@ 0x58
 800f75c:	4618      	mov	r0, r3
 800f75e:	f014 fa46 	bl	8023bee <memcpy>
		-1,		// ANDROID_SENSOR_WAKEUP_HEART_RATE,
		0,		// ANDROID_SENSOR_WAKEUP_TILT_DETECTOR,
		0x8008, // Raw Acc
		0x4048, // Raw Gyr
	};
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 800f762:	7abb      	ldrb	r3, [r7, #10]
 800f764:	2b00      	cmp	r3, #0
 800f766:	d012      	beq.n	800f78e <inv_enable_sensor_internal+0x62>
 800f768:	7afb      	ldrb	r3, [r7, #11]
 800f76a:	4619      	mov	r1, r3
 800f76c:	68f8      	ldr	r0, [r7, #12]
 800f76e:	f7fe ff10 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800f772:	4603      	mov	r3, r0
 800f774:	2b00      	cmp	r3, #0
 800f776:	d10a      	bne.n	800f78e <inv_enable_sensor_internal+0x62>
		s->skip_sample[inv_icm20948_sensor_android_2_sensor_type(androidSensor)] = 1;
 800f778:	7afb      	ldrb	r3, [r7, #11]
 800f77a:	4618      	mov	r0, r3
 800f77c:	f006 f998 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 800f780:	4603      	mov	r3, r0
 800f782:	461a      	mov	r2, r3
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	4413      	add	r3, r2
 800f788:	2201      	movs	r2, #1
 800f78a:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac
		
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 800f78e:	7afb      	ldrb	r3, [r7, #11]
 800f790:	2b11      	cmp	r3, #17
 800f792:	d11c      	bne.n	800f7ce <inv_enable_sensor_internal+0xa2>
		if (enable) {
 800f794:	7abb      	ldrb	r3, [r7, #10]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d00d      	beq.n	800f7b6 <inv_enable_sensor_internal+0x8a>
			s->smd_status = INV_SMD_EN;
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f7a0:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request ++;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800f7aa:	3301      	adds	r3, #1
 800f7ac:	b29a      	uxth	r2, r3
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 800f7b4:	e00b      	b.n	800f7ce <inv_enable_sensor_internal+0xa2>
		}
		else {
			s->smd_status = 0;
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request --;
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800f7c4:	3b01      	subs	r3, #1
 800f7c6:	b29a      	uxth	r2, r3
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 800f7ce:	7afb      	ldrb	r3, [r7, #11]
 800f7d0:	2b12      	cmp	r3, #18
 800f7d2:	d11c      	bne.n	800f80e <inv_enable_sensor_internal+0xe2>
		if (enable) {
 800f7d4:	7abb      	ldrb	r3, [r7, #10]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d00d      	beq.n	800f7f6 <inv_enable_sensor_internal+0xca>
			s->ped_int_status = INV_PEDOMETER_INT_EN;
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800f7e0:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request ++;
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800f7ea:	3301      	adds	r3, #1
 800f7ec:	b29a      	uxth	r2, r3
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 800f7f4:	e00b      	b.n	800f80e <inv_enable_sensor_internal+0xe2>
		}
		else {
			s->ped_int_status = 0;
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	2200      	movs	r2, #0
 800f7fa:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request --;
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800f804:	3b01      	subs	r3, #1
 800f806:	b29a      	uxth	r2, r3
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 800f80e:	7afb      	ldrb	r3, [r7, #11]
 800f810:	2b13      	cmp	r3, #19
 800f812:	d113      	bne.n	800f83c <inv_enable_sensor_internal+0x110>
		if (enable) {
 800f814:	7abb      	ldrb	r3, [r7, #10]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d008      	beq.n	800f82c <inv_enable_sensor_internal+0x100>
			s->bac_request ++;
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800f820:	3301      	adds	r3, #1
 800f822:	b29a      	uxth	r2, r3
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 800f82a:	e007      	b.n	800f83c <inv_enable_sensor_internal+0x110>
		}
		else {
			s->bac_request --;
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800f832:	3b01      	subs	r3, #1
 800f834:	b29a      	uxth	r2, r3
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 800f83c:	7afb      	ldrb	r3, [r7, #11]
 800f83e:	2b2e      	cmp	r3, #46	@ 0x2e
 800f840:	d10c      	bne.n	800f85c <inv_enable_sensor_internal+0x130>
		if (enable){
 800f842:	7abb      	ldrb	r3, [r7, #10]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d005      	beq.n	800f854 <inv_enable_sensor_internal+0x128>
			s->flip_pickup_status = FLIP_PICKUP_SET;
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f84e:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
 800f852:	e003      	b.n	800f85c <inv_enable_sensor_internal+0x130>
		}
		else
			s->flip_pickup_status = 0;
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	2200      	movs	r2, #0
 800f858:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
	}

	if (androidSensor == ANDROID_SENSOR_B2S) {
 800f85c:	7afb      	ldrb	r3, [r7, #11]
 800f85e:	2b2d      	cmp	r3, #45	@ 0x2d
 800f860:	d11b      	bne.n	800f89a <inv_enable_sensor_internal+0x16e>
		if(enable){
 800f862:	7abb      	ldrb	r3, [r7, #10]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d00c      	beq.n	800f882 <inv_enable_sensor_internal+0x156>
			s->b2s_status = INV_BTS_EN;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	2220      	movs	r2, #32
 800f86c:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request ++;
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800f876:	3301      	adds	r3, #1
 800f878:	b29a      	uxth	r2, r3
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 800f880:	e00b      	b.n	800f89a <inv_enable_sensor_internal+0x16e>
		}
		else {
			s->b2s_status = 0;
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	2200      	movs	r2, #0
 800f886:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request --;
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800f890:	3b01      	subs	r3, #1
 800f892:	b29a      	uxth	r2, r3
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 800f89a:	7afb      	ldrb	r3, [r7, #11]
 800f89c:	2b2f      	cmp	r3, #47	@ 0x2f
 800f89e:	d104      	bne.n	800f8aa <inv_enable_sensor_internal+0x17e>
		inv_icm20948_ctrl_enable_activity_classifier(s, enable);
 800f8a0:	7abb      	ldrb	r3, [r7, #10]
 800f8a2:	4619      	mov	r1, r3
 800f8a4:	68f8      	ldr	r0, [r7, #12]
 800f8a6:	f000 facf 	bl	800fe48 <inv_icm20948_ctrl_enable_activity_classifier>

	if (androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)
 800f8aa:	7afb      	ldrb	r3, [r7, #11]
 800f8ac:	2b29      	cmp	r3, #41	@ 0x29
 800f8ae:	d104      	bne.n	800f8ba <inv_enable_sensor_internal+0x18e>
		inv_icm20948_ctrl_enable_tilt(s, enable);
 800f8b0:	7abb      	ldrb	r3, [r7, #10]
 800f8b2:	4619      	mov	r1, r3
 800f8b4:	68f8      	ldr	r0, [r7, #12]
 800f8b6:	f000 fb0b 	bl	800fed0 <inv_icm20948_ctrl_enable_tilt>

	inv_convert_androidSensor_to_control(s, androidSensor, enable, inv_androidSensor_to_control_bits, &s->inv_sensor_control);
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	f503 73ad 	add.w	r3, r3, #346	@ 0x15a
 800f8c0:	f107 0014 	add.w	r0, r7, #20
 800f8c4:	7aba      	ldrb	r2, [r7, #10]
 800f8c6:	7af9      	ldrb	r1, [r7, #11]
 800f8c8:	9300      	str	r3, [sp, #0]
 800f8ca:	4603      	mov	r3, r0
 800f8cc:	68f8      	ldr	r0, [r7, #12]
 800f8ce:	f7ff fe58 	bl	800f582 <inv_convert_androidSensor_to_control>
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f8d8:	4619      	mov	r1, r3
 800f8da:	68f8      	ldr	r0, [r7, #12]
 800f8dc:	f003 f875 	bl	80129ca <dmp_icm20948_set_data_output_control1>
 800f8e0:	6778      	str	r0, [r7, #116]	@ 0x74
	if (s->b2s_status)
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d00e      	beq.n	800f90a <inv_enable_sensor_internal+0x1de>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	f8b3 215a 	ldrh.w	r2, [r3, #346]	@ 0x15a
 800f8f2:	4b3c      	ldr	r3, [pc, #240]	@ (800f9e4 <inv_enable_sensor_internal+0x2b8>)
 800f8f4:	4313      	orrs	r3, r2
 800f8f6:	b29b      	uxth	r3, r3
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	68f8      	ldr	r0, [r7, #12]
 800f8fc:	f003 f8de 	bl	8012abc <dmp_icm20948_set_data_interrupt_control>
 800f900:	4602      	mov	r2, r0
 800f902:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f904:	4313      	orrs	r3, r2
 800f906:	677b      	str	r3, [r7, #116]	@ 0x74
 800f908:	e00a      	b.n	800f920 <inv_enable_sensor_internal+0x1f4>
		// result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x0000);
	else
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control);
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f910:	4619      	mov	r1, r3
 800f912:	68f8      	ldr	r0, [r7, #12]
 800f914:	f003 f8d2 	bl	8012abc <dmp_icm20948_set_data_interrupt_control>
 800f918:	4602      	mov	r2, r0
 800f91a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f91c:	4313      	orrs	r3, r2
 800f91e:	677b      	str	r3, [r7, #116]	@ 0x74

	if (s->inv_sensor_control & ACCEL_SET)
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f926:	b21b      	sxth	r3, r3
 800f928:	2b00      	cmp	r3, #0
 800f92a:	da09      	bge.n	800f940 <inv_enable_sensor_internal+0x214>
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800f932:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f936:	b29a      	uxth	r2, r3
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800f93e:	e008      	b.n	800f952 <inv_enable_sensor_internal+0x226>
	else
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800f946:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f94a:	b29a      	uxth	r2, r3
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d106      	bne.n	800f96e <inv_enable_sensor_internal+0x242>
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d009      	beq.n	800f982 <inv_enable_sensor_internal+0x256>
		s->inv_sensor_control2 |= GYRO_ACCURACY_SET;
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800f974:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f978:	b29a      	uxth	r2, r3
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800f980:	e008      	b.n	800f994 <inv_enable_sensor_internal+0x268>
	else
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800f988:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f98c:	b29a      	uxth	r2, r3
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f99a:	f003 0320 	and.w	r3, r3, #32
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d114      	bne.n	800f9cc <inv_enable_sensor_internal+0x2a0>
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f9a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d10d      	bne.n	800f9cc <inv_enable_sensor_internal+0x2a0>
		|| (s->inv_sensor_control & GEOMAG_SET) || (s->inv_sensor_control & CPASS_SET))
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f9b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d106      	bne.n	800f9cc <inv_enable_sensor_internal+0x2a0>
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800f9c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d00d      	beq.n	800f9e8 <inv_enable_sensor_internal+0x2bc>
		s->inv_sensor_control2 |= CPASS_ACCURACY_SET;
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800f9d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800f9d6:	b29a      	uxth	r2, r3
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800f9de:	e00c      	b.n	800f9fa <inv_enable_sensor_internal+0x2ce>
 800f9e0:	08029414 	.word	0x08029414
 800f9e4:	ffff8008 	.word	0xffff8008
	else
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800f9ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f9f2:	b29a      	uxth	r2, r3
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if(s->flip_pickup_status)
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d009      	beq.n	800fa18 <inv_enable_sensor_internal+0x2ec>
		s->inv_sensor_control2 |= FLIP_PICKUP_SET;
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800fa0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800fa0e:	b29a      	uxth	r2, r3
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800fa16:	e008      	b.n	800fa2a <inv_enable_sensor_internal+0x2fe>
	else
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800fa1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fa22:	b29a      	uxth	r2, r3
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	// inv_event_control   |= s->b2s_status; 
	if(s->b2s_status)
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d019      	beq.n	800fa68 <inv_enable_sensor_internal+0x33c>
	{
		inv_event_control |= INV_BRING_AND_LOOK_T0_SEE_EN;
 800fa34:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fa38:	f043 0304 	orr.w	r3, r3, #4
 800fa3c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control |= INV_PEDOMETER_EN;
 800fa40:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fa44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800fa48:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800fa4c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fa50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fa58:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800fa5c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800fa60:	68f8      	ldr	r0, [r7, #12]
 800fa62:	f004 fa12 	bl	8013e8a <dmp_icm20948_set_ped_y_ratio>
 800fa66:	e011      	b.n	800fa8c <inv_enable_sensor_internal+0x360>
#endif
	}
	else
	{
		inv_event_control &= ~INV_BRING_AND_LOOK_T0_SEE_EN;
 800fa68:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fa6c:	f023 0304 	bic.w	r3, r3, #4
 800fa70:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control &= ~INV_PEDOMETER_EN;
 800fa74:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fa78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fa7c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control &= ~INV_BAC_WEARABLE_EN;
 800fa80:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fa84:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800fa88:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#endif
	}

	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800fa92:	4619      	mov	r1, r3
 800fa94:	68f8      	ldr	r0, [r7, #12]
 800fa96:	f002 ffb1 	bl	80129fc <dmp_icm20948_set_data_output_control2>
 800fa9a:	4602      	mov	r2, r0
 800fa9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa9e:	4313      	orrs	r3, r2
 800faa0:	677b      	str	r3, [r7, #116]	@ 0x74

	// sets DATA_RDY_STATUS in DMP based on which sensors are on
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800faa8:	4ba0      	ldr	r3, [pc, #640]	@ (800fd2c <inv_enable_sensor_internal+0x600>)
 800faaa:	4013      	ands	r3, r2
 800faac:	2b00      	cmp	r3, #0
 800faae:	d107      	bne.n	800fac0 <inv_enable_sensor_internal+0x394>
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800fab6:	f640 0318 	movw	r3, #2072	@ 0x818
 800faba:	4013      	ands	r3, r2
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d005      	beq.n	800facc <inv_enable_sensor_internal+0x3a0>
		data_rdy_status |= GYRO_AVAILABLE;
 800fac0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fac4:	f043 0301 	orr.w	r3, r3, #1
 800fac8:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_ACCEL_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_ACCEL_MASK1)
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800fad2:	4b97      	ldr	r3, [pc, #604]	@ (800fd30 <inv_enable_sensor_internal+0x604>)
 800fad4:	4013      	ands	r3, r2
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d106      	bne.n	800fae8 <inv_enable_sensor_internal+0x3bc>
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 800fae0:	f403 63dd 	and.w	r3, r3, #1768	@ 0x6e8
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d005      	beq.n	800faf4 <inv_enable_sensor_internal+0x3c8>
		data_rdy_status |= ACCEL_AVAILABLE;
 800fae8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800faec:	f043 0302 	orr.w	r3, r3, #2
 800faf0:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->flip_pickup_status || s->b2s_status)
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d104      	bne.n	800fb08 <inv_enable_sensor_internal+0x3dc>
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d005      	beq.n	800fb14 <inv_enable_sensor_internal+0x3e8>
		data_rdy_status |= ACCEL_AVAILABLE;
 800fb08:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fb0c:	f043 0302 	orr.w	r3, r3, #2
 800fb10:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->bac_status)
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d005      	beq.n	800fb2a <inv_enable_sensor_internal+0x3fe>
		data_rdy_status |= ACCEL_AVAILABLE;
 800fb1e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fb22:	f043 0302 	orr.w	r3, r3, #2
 800fb26:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800fb30:	4b80      	ldr	r3, [pc, #512]	@ (800fd34 <inv_enable_sensor_internal+0x608>)
 800fb32:	4013      	ands	r3, r2
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d106      	bne.n	800fb46 <inv_enable_sensor_internal+0x41a>
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 800fb3e:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d00b      	beq.n	800fb5e <inv_enable_sensor_internal+0x432>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 800fb46:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fb4a:	f043 0308 	orr.w	r3, r3, #8
 800fb4e:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
		inv_event_control |= INV_COMPASS_CAL_EN;
 800fb52:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fb56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb5a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}
	// turn on gyro cal only if gyro is available
	if (data_rdy_status & GYRO_AVAILABLE)
 800fb5e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fb62:	f003 0301 	and.w	r3, r3, #1
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d005      	beq.n	800fb76 <inv_enable_sensor_internal+0x44a>
		inv_event_control |= INV_GYRO_CAL_EN;
 800fb6a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fb6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fb72:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		
	// turn on acc cal only if acc is available
	if (data_rdy_status & ACCEL_AVAILABLE)
 800fb76:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fb7a:	f003 0302 	and.w	r3, r3, #2
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d005      	beq.n	800fb8e <inv_enable_sensor_internal+0x462>
		inv_event_control |= INV_ACCEL_CAL_EN;
 800fb82:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fb86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800fb8a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	inv_event_control |= s->smd_status | s->ped_int_status;
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	f8b3 223e 	ldrh.w	r2, [r3, #574]	@ 0x23e
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	f8b3 3240 	ldrh.w	r3, [r3, #576]	@ 0x240
 800fb9a:	4313      	orrs	r3, r2
 800fb9c:	b29a      	uxth	r2, r3
 800fb9e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fba2:	4313      	orrs	r3, r2
 800fba4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & QUAT9_SET)
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800fbae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d005      	beq.n	800fbc2 <inv_enable_sensor_internal+0x496>
		inv_event_control |= INV_NINE_AXIS_EN;
 800fbb6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fbba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbbe:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & (PED_STEPDET_SET | PED_STEPIND_SET) || inv_event_control & INV_SMD_EN) {
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800fbc8:	f003 0317 	and.w	r3, r3, #23
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d105      	bne.n	800fbdc <inv_enable_sensor_internal+0x4b0>
 800fbd0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fbd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d012      	beq.n	800fc02 <inv_enable_sensor_internal+0x4d6>
		inv_event_control |= INV_PEDOMETER_EN;
 800fbdc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fbe0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800fbe4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800fbe8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fbec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fbf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fbf4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800fbf8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800fbfc:	68f8      	ldr	r0, [r7, #12]
 800fbfe:	f004 f944 	bl	8013e8a <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & ACT_RECOG_SET) {
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800fc08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d012      	beq.n	800fc36 <inv_enable_sensor_internal+0x50a>
		inv_event_control |= INV_PEDOMETER_EN;
 800fc10:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fc14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800fc18:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines this to change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800fc1c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fc20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc28:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800fc2c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800fc30:	68f8      	ldr	r0, [r7, #12]
 800fc32:	f004 f92a 	bl	8013e8a <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800fc3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d005      	beq.n	800fc50 <inv_enable_sensor_internal+0x524>
		inv_event_control |= FLIP_PICKUP_EN;
 800fc44:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fc48:	f043 0310 	orr.w	r3, r3, #16
 800fc4c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}

	if (s->inv_sensor_control & GEOMAG_SET)
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800fc56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d005      	beq.n	800fc6a <inv_enable_sensor_internal+0x53e>
		inv_event_control |= GEOMAG_EN;
 800fc5e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fc62:	f043 0308 	orr.w	r3, r3, #8
 800fc66:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 800fc6a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800fc6e:	4619      	mov	r1, r3
 800fc70:	68f8      	ldr	r0, [r7, #12]
 800fc72:	f002 ff86 	bl	8012b82 <dmp_icm20948_set_motion_event_control>
 800fc76:	4602      	mov	r2, r0
 800fc78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fc7a:	4313      	orrs	r3, r2
 800fc7c:	677b      	str	r3, [r7, #116]	@ 0x74
	
	// A sensor was just enabled/disabled, need to recompute the required ODR for all augmented sensor-related sensors
	// The fastest ODR will always be applied to other related sensors
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 800fc7e:	7afb      	ldrb	r3, [r7, #11]
 800fc80:	2b09      	cmp	r3, #9
 800fc82:	d005      	beq.n	800fc90 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_GAME_ROTATION_VECTOR) 
 800fc84:	7afb      	ldrb	r3, [r7, #11]
 800fc86:	2b0f      	cmp	r3, #15
 800fc88:	d002      	beq.n	800fc90 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_LINEAR_ACCELERATION) ) {
 800fc8a:	7afb      	ldrb	r3, [r7, #11]
 800fc8c:	2b0a      	cmp	r3, #10
 800fc8e:	d10f      	bne.n	800fcb0 <inv_enable_sensor_internal+0x584>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ]);
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 800fc96:	7afb      	ldrb	r3, [r7, #11]
 800fc98:	4619      	mov	r1, r3
 800fc9a:	68f8      	ldr	r0, [r7, #12]
 800fc9c:	f7fd fc82 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel]);
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	f503 7293 	add.w	r2, r3, #294	@ 0x126
 800fca6:	7afb      	ldrb	r3, [r7, #11]
 800fca8:	4619      	mov	r1, r3
 800fcaa:	68f8      	ldr	r0, [r7, #12]
 800fcac:	f7fd fc7a 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 800fcb0:	7afb      	ldrb	r3, [r7, #11]
 800fcb2:	2b03      	cmp	r3, #3
 800fcb4:	d002      	beq.n	800fcbc <inv_enable_sensor_internal+0x590>
		|| (androidSensor == ANDROID_SENSOR_ROTATION_VECTOR) ) {
 800fcb6:	7afb      	ldrb	r3, [r7, #11]
 800fcb8:	2b0b      	cmp	r3, #11
 800fcba:	d117      	bne.n	800fcec <inv_enable_sensor_internal+0x5c0>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ]);
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	f503 7289 	add.w	r2, r3, #274	@ 0x112
 800fcc2:	7afb      	ldrb	r3, [r7, #11]
 800fcc4:	4619      	mov	r1, r3
 800fcc6:	68f8      	ldr	r0, [r7, #12]
 800fcc8:	f7fd fc6c 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel]);
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800fcd2:	7afb      	ldrb	r3, [r7, #11]
 800fcd4:	4619      	mov	r1, r3
 800fcd6:	68f8      	ldr	r0, [r7, #12]
 800fcd8:	f7fd fc64 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass]);
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	f503 7296 	add.w	r2, r3, #300	@ 0x12c
 800fce2:	7afb      	ldrb	r3, [r7, #11]
 800fce4:	4619      	mov	r1, r3
 800fce6:	68f8      	ldr	r0, [r7, #12]
 800fce8:	f7fd fc5c 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_GRAVITY) 
 800fcec:	7afb      	ldrb	r3, [r7, #11]
 800fcee:	2b1d      	cmp	r3, #29
 800fcf0:	d005      	beq.n	800fcfe <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) 
 800fcf2:	7afb      	ldrb	r3, [r7, #11]
 800fcf4:	2b23      	cmp	r3, #35	@ 0x23
 800fcf6:	d002      	beq.n	800fcfe <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ) {
 800fcf8:	7afb      	ldrb	r3, [r7, #11]
 800fcfa:	2b1e      	cmp	r3, #30
 800fcfc:	d10f      	bne.n	800fd1e <inv_enable_sensor_internal+0x5f2>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ]);
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	f503 729b 	add.w	r2, r3, #310	@ 0x136
 800fd04:	7afb      	ldrb	r3, [r7, #11]
 800fd06:	4619      	mov	r1, r3
 800fd08:	68f8      	ldr	r0, [r7, #12]
 800fd0a:	f7fd fc4b 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel]);
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
 800fd14:	7afb      	ldrb	r3, [r7, #11]
 800fd16:	4619      	mov	r1, r3
 800fd18:	68f8      	ldr	r0, [r7, #12]
 800fd1a:	f7fd fc43 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_ORIENTATION) 
 800fd1e:	7afb      	ldrb	r3, [r7, #11]
 800fd20:	2b19      	cmp	r3, #25
 800fd22:	d009      	beq.n	800fd38 <inv_enable_sensor_internal+0x60c>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 800fd24:	7afb      	ldrb	r3, [r7, #11]
 800fd26:	2b1f      	cmp	r3, #31
 800fd28:	d11e      	bne.n	800fd68 <inv_enable_sensor_internal+0x63c>
 800fd2a:	e005      	b.n	800fd38 <inv_enable_sensor_internal+0x60c>
 800fd2c:	e6018e18 	.word	0xe6018e18
 800fd30:	e29e8e0a 	.word	0xe29e8e0a
 800fd34:	8310480c 	.word	0x8310480c
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ]);
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 800fd3e:	7afb      	ldrb	r3, [r7, #11]
 800fd40:	4619      	mov	r1, r3
 800fd42:	68f8      	ldr	r0, [r7, #12]
 800fd44:	f7fd fc2e 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel]);
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	f503 72a5 	add.w	r2, r3, #330	@ 0x14a
 800fd4e:	7afb      	ldrb	r3, [r7, #11]
 800fd50:	4619      	mov	r1, r3
 800fd52:	68f8      	ldr	r0, [r7, #12]
 800fd54:	f7fd fc26 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass]);
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	f503 72a7 	add.w	r2, r3, #334	@ 0x14e
 800fd5e:	7afb      	ldrb	r3, [r7, #11]
 800fd60:	4619      	mov	r1, r3
 800fd62:	68f8      	ldr	r0, [r7, #12]
 800fd64:	f7fd fc1e 	bl	800d5a4 <inv_icm20948_augmented_sensors_update_odr>
	}

	result |= inv_set_hw_smplrt_dmp_odrs(s);
 800fd68:	68f8      	ldr	r0, [r7, #12]
 800fd6a:	f7fe fed1 	bl	800eb10 <inv_set_hw_smplrt_dmp_odrs>
 800fd6e:	4602      	mov	r2, r0
 800fd70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fd72:	4313      	orrs	r3, r2
 800fd74:	677b      	str	r3, [r7, #116]	@ 0x74
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800fd76:	68f8      	ldr	r0, [r7, #12]
 800fd78:	f000 ff5b 	bl	8010c32 <inv_icm20948_get_gyro_divider>
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	461c      	mov	r4, r3
 800fd80:	68f8      	ldr	r0, [r7, #12]
 800fd82:	f001 f8b4 	bl	8010eee <inv_icm20948_get_gyro_fullscale>
 800fd86:	4603      	mov	r3, r0
 800fd88:	461a      	mov	r2, r3
 800fd8a:	4621      	mov	r1, r4
 800fd8c:	68f8      	ldr	r0, [r7, #12]
 800fd8e:	f000 ffaf 	bl	8010cf0 <inv_icm20948_set_gyro_sf>
 800fd92:	4602      	mov	r2, r0
 800fd94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fd96:	4313      	orrs	r3, r2
 800fd98:	677b      	str	r3, [r7, #116]	@ 0x74

	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d115      	bne.n	800fdd0 <inv_enable_sensor_internal+0x6a4>
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800fdaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d10e      	bne.n	800fdd0 <inv_enable_sensor_internal+0x6a4>
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d109      	bne.n	800fdd0 <inv_enable_sensor_internal+0x6a4>
		*mems_put_to_sleep =1 ;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	2201      	movs	r2, #1
 800fdc0:	701a      	strb	r2, [r3, #0]
		result |= inv_icm20948_sleep_mems(s);
 800fdc2:	68f8      	ldr	r0, [r7, #12]
 800fdc4:	f000 fca6 	bl	8010714 <inv_icm20948_sleep_mems>
 800fdc8:	4602      	mov	r2, r0
 800fdca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fdcc:	4313      	orrs	r3, r2
 800fdce:	677b      	str	r3, [r7, #116]	@ 0x74
	}

	// DMP no longer controls PWR_MGMT_2 because of hardware bug, 0x80 set to override default behaviour of inv_icm20948_enable_hw_sensors()
	result |= inv_icm20948_enable_hw_sensors(s, (int)data_rdy_status | 0x80);
 800fdd0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fdd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdd8:	b29b      	uxth	r3, r3
 800fdda:	4619      	mov	r1, r3
 800fddc:	68f8      	ldr	r0, [r7, #12]
 800fdde:	f001 fa5d 	bl	801129c <inv_icm20948_enable_hw_sensors>
 800fde2:	4602      	mov	r2, r0
 800fde4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fde6:	4313      	orrs	r3, r2
 800fde8:	677b      	str	r3, [r7, #116]	@ 0x74

	// set DATA_RDY_STATUS in DMP
	if (data_rdy_status & SECONDARY_COMPASS_AVAILABLE)	{
 800fdea:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fdee:	f003 0308 	and.w	r3, r3, #8
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d005      	beq.n	800fe02 <inv_enable_sensor_internal+0x6d6>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 800fdf6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fdfa:	f043 0308 	orr.w	r3, r3, #8
 800fdfe:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	}

	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 800fe02:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800fe06:	4619      	mov	r1, r3
 800fe08:	68f8      	ldr	r0, [r7, #12]
 800fe0a:	f002 fe99 	bl	8012b40 <dmp_icm20948_set_data_rdy_status>
 800fe0e:	4602      	mov	r2, r0
 800fe10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fe12:	4313      	orrs	r3, r2
 800fe14:	677b      	str	r3, [r7, #116]	@ 0x74

	// To have the all steps when you enable the sensor
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 800fe16:	7afb      	ldrb	r3, [r7, #11]
 800fe18:	2b13      	cmp	r3, #19
 800fe1a:	d110      	bne.n	800fe3e <inv_enable_sensor_internal+0x712>
	{
		if (enable)
 800fe1c:	7abb      	ldrb	r3, [r7, #10]
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d00d      	beq.n	800fe3e <inv_enable_sensor_internal+0x712>
		{
			dmp_icm20948_get_pedometer_num_of_steps(s, &steps);
 800fe22:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800fe26:	4619      	mov	r1, r3
 800fe28:	68f8      	ldr	r0, [r7, #12]
 800fe2a:	f003 fdb7 	bl	801399c <dmp_icm20948_get_pedometer_num_of_steps>
			s->sStepCounterToBeSubtracted = steps - s->sOldSteps;
 800fe2e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fe36:	1ad2      	subs	r2, r2, r3
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		}
	}

	return result;
 800fe3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 800fe40:	4618      	mov	r0, r3
 800fe42:	377c      	adds	r7, #124	@ 0x7c
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd90      	pop	{r4, r7, pc}

0800fe48 <inv_icm20948_ctrl_enable_activity_classifier>:

void inv_icm20948_ctrl_enable_activity_classifier(struct inv_icm20948 * s, unsigned char enable) 
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b082      	sub	sp, #8
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
 800fe50:	460b      	mov	r3, r1
 800fe52:	70fb      	strb	r3, [r7, #3]
	s->bac_on = enable;
 800fe54:	78fb      	ldrb	r3, [r7, #3]
 800fe56:	b29a      	uxth	r2, r3
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
	if (enable) {
 800fe5e:	78fb      	ldrb	r3, [r7, #3]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d015      	beq.n	800fe90 <inv_icm20948_ctrl_enable_activity_classifier+0x48>
		s->bac_status = ACT_RECOG_SET;
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	2280      	movs	r2, #128	@ 0x80
 800fe68:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800fe72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe76:	b29a      	uxth	r2, r3
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800fe84:	3301      	adds	r3, #1
 800fe86:	b29a      	uxth	r2, r3
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 800fe8e:	e01b      	b.n	800fec8 <inv_icm20948_ctrl_enable_activity_classifier+0x80>
		if (!inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)) {
 800fe90:	2129      	movs	r1, #41	@ 0x29
 800fe92:	6878      	ldr	r0, [r7, #4]
 800fe94:	f7fe fb7d 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 800fe98:	4603      	mov	r3, r0
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d114      	bne.n	800fec8 <inv_icm20948_ctrl_enable_activity_classifier+0x80>
			s->bac_status = 0;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2200      	movs	r2, #0
 800fea2:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800feac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800feb0:	b29a      	uxth	r2, r3
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800febe:	3b01      	subs	r3, #1
 800fec0:	b29a      	uxth	r2, r3
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 800fec8:	bf00      	nop
 800feca:	3708      	adds	r7, #8
 800fecc:	46bd      	mov	sp, r7
 800fece:	bd80      	pop	{r7, pc}

0800fed0 <inv_icm20948_ctrl_enable_tilt>:

void inv_icm20948_ctrl_enable_tilt(struct inv_icm20948 * s, unsigned char enable) 
{
 800fed0:	b480      	push	{r7}
 800fed2:	b083      	sub	sp, #12
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
 800fed8:	460b      	mov	r3, r1
 800feda:	70fb      	strb	r3, [r7, #3]
	if (enable) {
 800fedc:	78fb      	ldrb	r3, [r7, #3]
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d015      	beq.n	800ff0e <inv_icm20948_ctrl_enable_tilt+0x3e>
		s->bac_status = ACT_RECOG_SET;
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	2280      	movs	r2, #128	@ 0x80
 800fee6:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800fef0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fef4:	b29a      	uxth	r2, r3
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800ff02:	3301      	adds	r3, #1
 800ff04:	b29a      	uxth	r2, r3
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 800ff0c:	e019      	b.n	800ff42 <inv_icm20948_ctrl_enable_tilt+0x72>
		if (!s->bac_on) {
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d114      	bne.n	800ff42 <inv_icm20948_ctrl_enable_tilt+0x72>
			s->bac_status = 0;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800ff26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ff2a:	b29a      	uxth	r2, r3
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800ff38:	3b01      	subs	r3, #1
 800ff3a:	b29a      	uxth	r2, r3
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 800ff42:	bf00      	nop
 800ff44:	370c      	adds	r7, #12
 800ff46:	46bd      	mov	sp, r7
 800ff48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4c:	4770      	bx	lr

0800ff4e <inv_icm20948_ctrl_enable_batch>:

int inv_icm20948_ctrl_enable_batch(struct inv_icm20948 * s, unsigned char enable)
{
 800ff4e:	b580      	push	{r7, lr}
 800ff50:	b084      	sub	sp, #16
 800ff52:	af00      	add	r7, sp, #0
 800ff54:	6078      	str	r0, [r7, #4]
 800ff56:	460b      	mov	r3, r1
 800ff58:	70fb      	strb	r3, [r7, #3]
	int ret = 0;
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	60fb      	str	r3, [r7, #12]

	if(enable)
 800ff5e:	78fb      	ldrb	r3, [r7, #3]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d009      	beq.n	800ff78 <inv_icm20948_ctrl_enable_batch+0x2a>
		s->inv_sensor_control2 |= BATCH_MODE_EN;
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800ff6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ff6e:	b29a      	uxth	r2, r3
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800ff76:	e008      	b.n	800ff8a <inv_icm20948_ctrl_enable_batch+0x3c>
	else
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800ff7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff82:	b29a      	uxth	r2, r3
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800ff90:	4619      	mov	r1, r3
 800ff92:	6878      	ldr	r0, [r7, #4]
 800ff94:	f002 fd32 	bl	80129fc <dmp_icm20948_set_data_output_control2>
 800ff98:	60f8      	str	r0, [r7, #12]

	/* give batch mode status to mems transport layer 
	to allow disable/enable LP_EN when reading FIFO in batch mode */
	inv_icm20948_ctrl_set_batch_mode_status(s, enable);
 800ff9a:	78fb      	ldrb	r3, [r7, #3]
 800ff9c:	4619      	mov	r1, r3
 800ff9e:	6878      	ldr	r0, [r7, #4]
 800ffa0:	f000 f805 	bl	800ffae <inv_icm20948_ctrl_set_batch_mode_status>

	return ret;
 800ffa4:	68fb      	ldr	r3, [r7, #12]
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	3710      	adds	r7, #16
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	bd80      	pop	{r7, pc}

0800ffae <inv_icm20948_ctrl_set_batch_mode_status>:

void inv_icm20948_ctrl_set_batch_mode_status(struct inv_icm20948 * s, unsigned char enable)
{
 800ffae:	b480      	push	{r7}
 800ffb0:	b083      	sub	sp, #12
 800ffb2:	af00      	add	r7, sp, #0
 800ffb4:	6078      	str	r0, [r7, #4]
 800ffb6:	460b      	mov	r3, r1
 800ffb8:	70fb      	strb	r3, [r7, #3]
	if(enable)
 800ffba:	78fb      	ldrb	r3, [r7, #3]
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d004      	beq.n	800ffca <inv_icm20948_ctrl_set_batch_mode_status+0x1c>
		s->sBatchMode=1;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	2201      	movs	r2, #1
 800ffc4:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	else
		s->sBatchMode=0;
}
 800ffc8:	e003      	b.n	800ffd2 <inv_icm20948_ctrl_set_batch_mode_status+0x24>
		s->sBatchMode=0;
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	2200      	movs	r2, #0
 800ffce:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
}
 800ffd2:	bf00      	nop
 800ffd4:	370c      	adds	r7, #12
 800ffd6:	46bd      	mov	sp, r7
 800ffd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffdc:	4770      	bx	lr

0800ffde <inv_icm20948_ctrl_get_batch_mode_status>:

unsigned char inv_icm20948_ctrl_get_batch_mode_status(struct inv_icm20948 * s)
{
 800ffde:	b480      	push	{r7}
 800ffe0:	b083      	sub	sp, #12
 800ffe2:	af00      	add	r7, sp, #0
 800ffe4:	6078      	str	r0, [r7, #4]
	return s->sBatchMode;
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	f893 323a 	ldrb.w	r3, [r3, #570]	@ 0x23a
}
 800ffec:	4618      	mov	r0, r3
 800ffee:	370c      	adds	r7, #12
 800fff0:	46bd      	mov	sp, r7
 800fff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff6:	4770      	bx	lr

0800fff8 <inv_icm20948_ctrl_set_batch_timeout_ms>:

	return -1;  // Call batch only when a sensor is enabled.
}    

int inv_icm20948_ctrl_set_batch_timeout_ms(struct inv_icm20948 * s, unsigned short batch_time_in_ms)
{
 800fff8:	b590      	push	{r4, r7, lr}
 800fffa:	b085      	sub	sp, #20
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	6078      	str	r0, [r7, #4]
 8010000:	460b      	mov	r3, r1
 8010002:	807b      	strh	r3, [r7, #2]
	unsigned int timeout = 0;
 8010004:	2300      	movs	r3, #0
 8010006:	60fb      	str	r3, [r7, #12]

	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 801000e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010012:	2b00      	cmp	r3, #0
 8010014:	d114      	bne.n	8010040 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT6_SET 
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 801001c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010020:	2b00      	cmp	r3, #0
 8010022:	d10d      	bne.n	8010040 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT9_SET 
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 801002a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801002e:	2b00      	cmp	r3, #0
 8010030:	d106      	bne.n	8010040 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & GYRO_SET ) { // If Gyro based sensor is enabled.
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8010038:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801003c:	2b00      	cmp	r3, #0
 801003e:	d022      	beq.n	8010086 <inv_icm20948_ctrl_set_batch_timeout_ms+0x8e>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 8010040:	887c      	ldrh	r4, [r7, #2]
 8010042:	6878      	ldr	r0, [r7, #4]
 8010044:	f000 fdf5 	bl	8010c32 <inv_icm20948_get_gyro_divider>
 8010048:	4603      	mov	r3, r0
 801004a:	3301      	adds	r3, #1
 801004c:	f240 4265 	movw	r2, #1125	@ 0x465
 8010050:	fb92 f3f3 	sdiv	r3, r2, r3
 8010054:	fb04 f303 	mul.w	r3, r4, r3
 8010058:	4a3e      	ldr	r2, [pc, #248]	@ (8010154 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 801005a:	fb82 1203 	smull	r1, r2, r2, r3
 801005e:	1192      	asrs	r2, r2, #6
 8010060:	17db      	asrs	r3, r3, #31
 8010062:	1ad3      	subs	r3, r2, r3
 8010064:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
 801006c:	887a      	ldrh	r2, [r7, #2]
 801006e:	429a      	cmp	r2, r3
 8010070:	d202      	bcs.n	8010078 <inv_icm20948_ctrl_set_batch_timeout_ms+0x80>
			return -1; // requested batch timeout is not supported
 8010072:	f04f 33ff 	mov.w	r3, #4294967295
 8010076:	e069      	b.n	801014c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 8010078:	2201      	movs	r2, #1
 801007a:	68f9      	ldr	r1, [r7, #12]
 801007c:	6878      	ldr	r0, [r7, #4]
 801007e:	f002 fe03 	bl	8012c88 <dmp_icm20948_set_batchmode_params>
 8010082:	4603      	mov	r3, r0
 8010084:	e062      	b.n	801014c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & ACCEL_SET
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 801008c:	b21b      	sxth	r3, r3
 801008e:	2b00      	cmp	r3, #0
 8010090:	db06      	blt.n	80100a0 <inv_icm20948_ctrl_set_batch_timeout_ms+0xa8>
		|| s->inv_sensor_control & GEOMAG_SET ) { // If Accel is enabled and no Gyro based sensor is enabled.
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8010098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801009c:	2b00      	cmp	r3, #0
 801009e:	d022      	beq.n	80100e6 <inv_icm20948_ctrl_set_batch_timeout_ms+0xee>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 80100a0:	887c      	ldrh	r4, [r7, #2]
 80100a2:	6878      	ldr	r0, [r7, #4]
 80100a4:	f000 fe17 	bl	8010cd6 <inv_icm20948_get_accel_divider>
 80100a8:	4603      	mov	r3, r0
 80100aa:	3301      	adds	r3, #1
 80100ac:	f240 4265 	movw	r2, #1125	@ 0x465
 80100b0:	fb92 f3f3 	sdiv	r3, r2, r3
 80100b4:	fb04 f303 	mul.w	r3, r4, r3
 80100b8:	4a26      	ldr	r2, [pc, #152]	@ (8010154 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 80100ba:	fb82 1203 	smull	r1, r2, r2, r3
 80100be:	1192      	asrs	r2, r2, #6
 80100c0:	17db      	asrs	r3, r3, #31
 80100c2:	1ad3      	subs	r3, r2, r3
 80100c4:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	f8b3 316c 	ldrh.w	r3, [r3, #364]	@ 0x16c
 80100cc:	887a      	ldrh	r2, [r7, #2]
 80100ce:	429a      	cmp	r2, r3
 80100d0:	d202      	bcs.n	80100d8 <inv_icm20948_ctrl_set_batch_timeout_ms+0xe0>
			return -1; // requested batch timeout is not supported
 80100d2:	f04f 33ff 	mov.w	r3, #4294967295
 80100d6:	e039      	b.n	801014c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 80100d8:	2202      	movs	r2, #2
 80100da:	68f9      	ldr	r1, [r7, #12]
 80100dc:	6878      	ldr	r0, [r7, #4]
 80100de:	f002 fdd3 	bl	8012c88 <dmp_icm20948_set_batchmode_params>
 80100e2:	4603      	mov	r3, r0
 80100e4:	e032      	b.n	801014c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & CPASS_SET 
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80100ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d106      	bne.n	8010102 <inv_icm20948_ctrl_set_batch_timeout_ms+0x10a>
		|| s->inv_sensor_control & CPASS_CALIBR_SET ) {
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80100fa:	f003 0320 	and.w	r3, r3, #32
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d022      	beq.n	8010148 <inv_icm20948_ctrl_set_batch_timeout_ms+0x150>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 8010102:	887c      	ldrh	r4, [r7, #2]
 8010104:	6878      	ldr	r0, [r7, #4]
 8010106:	f000 fdb9 	bl	8010c7c <inv_icm20948_get_secondary_divider>
 801010a:	4603      	mov	r3, r0
 801010c:	461a      	mov	r2, r3
 801010e:	f240 4365 	movw	r3, #1125	@ 0x465
 8010112:	fb93 f3f2 	sdiv	r3, r3, r2
 8010116:	fb04 f303 	mul.w	r3, r4, r3
 801011a:	4a0e      	ldr	r2, [pc, #56]	@ (8010154 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 801011c:	fb82 1203 	smull	r1, r2, r2, r3
 8010120:	1192      	asrs	r2, r2, #6
 8010122:	17db      	asrs	r3, r3, #31
 8010124:	1ad3      	subs	r3, r2, r3
 8010126:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	f8b3 3170 	ldrh.w	r3, [r3, #368]	@ 0x170
 801012e:	887a      	ldrh	r2, [r7, #2]
 8010130:	429a      	cmp	r2, r3
 8010132:	d202      	bcs.n	801013a <inv_icm20948_ctrl_set_batch_timeout_ms+0x142>
			return -1; // requested batch timeout is not supported
 8010134:	f04f 33ff 	mov.w	r3, #4294967295
 8010138:	e008      	b.n	801014c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 801013a:	2208      	movs	r2, #8
 801013c:	68f9      	ldr	r1, [r7, #12]
 801013e:	6878      	ldr	r0, [r7, #4]
 8010140:	f002 fda2 	bl	8012c88 <dmp_icm20948_set_batchmode_params>
 8010144:	4603      	mov	r3, r0
 8010146:	e001      	b.n	801014c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	return -1; // Call batch only when a sensor is enabled.
 8010148:	f04f 33ff 	mov.w	r3, #4294967295
}
 801014c:	4618      	mov	r0, r3
 801014e:	3714      	adds	r7, #20
 8010150:	46bd      	mov	sp, r7
 8010152:	bd90      	pop	{r4, r7, pc}
 8010154:	10624dd3 	.word	0x10624dd3

08010158 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>:
{
	return s->inv_androidSensorsOn_mask;
}

unsigned short inv_icm20948_ctrl_get_activitiy_classifier_on_flag(struct inv_icm20948 * s)
{
 8010158:	b480      	push	{r7}
 801015a:	b083      	sub	sp, #12
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
	return s->bac_on;
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
}
 8010166:	4618      	mov	r0, r3
 8010168:	370c      	adds	r7, #12
 801016a:	46bd      	mov	sp, r7
 801016c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010170:	4770      	bx	lr
	...

08010174 <inv_icm20948_ctrl_set_accel_quaternion_gain>:
/** @brief Sets accel quaternion gain according to accel engine rate.
* @param[in] hw_smplrt_divider  hardware sample rate divider such that accel engine rate = 1125Hz/hw_smplrt_divider
* @return 0 in case of success, -1 for any error
*/
int inv_icm20948_ctrl_set_accel_quaternion_gain(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8010174:	b580      	push	{r7, lr}
 8010176:	b084      	sub	sp, #16
 8010178:	af00      	add	r7, sp, #0
 801017a:	6078      	str	r0, [r7, #4]
 801017c:	460b      	mov	r3, r1
 801017e:	807b      	strh	r3, [r7, #2]
	int accel_gain = 15252014L; //set 225Hz gain as default
 8010180:	4b23      	ldr	r3, [pc, #140]	@ (8010210 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 8010182:	60fb      	str	r3, [r7, #12]

	switch (hw_smplrt_divider) {
 8010184:	887b      	ldrh	r3, [r7, #2]
 8010186:	3b05      	subs	r3, #5
 8010188:	2b11      	cmp	r3, #17
 801018a:	d835      	bhi.n	80101f8 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x84>
 801018c:	a201      	add	r2, pc, #4	@ (adr r2, 8010194 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x20>)
 801018e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010192:	bf00      	nop
 8010194:	080101dd 	.word	0x080101dd
 8010198:	080101f9 	.word	0x080101f9
 801019c:	080101f9 	.word	0x080101f9
 80101a0:	080101f9 	.word	0x080101f9
 80101a4:	080101f9 	.word	0x080101f9
 80101a8:	080101e3 	.word	0x080101e3
 80101ac:	080101e9 	.word	0x080101e9
 80101b0:	080101f9 	.word	0x080101f9
 80101b4:	080101f9 	.word	0x080101f9
 80101b8:	080101f9 	.word	0x080101f9
 80101bc:	080101f9 	.word	0x080101f9
 80101c0:	080101f9 	.word	0x080101f9
 80101c4:	080101f9 	.word	0x080101f9
 80101c8:	080101f9 	.word	0x080101f9
 80101cc:	080101f9 	.word	0x080101f9
 80101d0:	080101f9 	.word	0x080101f9
 80101d4:	080101f9 	.word	0x080101f9
 80101d8:	080101f1 	.word	0x080101f1
		case 5: //1125Hz/5 = 225Hz
			accel_gain = 15252014L;
 80101dc:	4b0c      	ldr	r3, [pc, #48]	@ (8010210 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80101de:	60fb      	str	r3, [r7, #12]
			break;
 80101e0:	e00d      	b.n	80101fe <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 10: //1125Hz/10 = 112Hz
			accel_gain = 30504029L;
 80101e2:	4b0c      	ldr	r3, [pc, #48]	@ (8010214 <inv_icm20948_ctrl_set_accel_quaternion_gain+0xa0>)
 80101e4:	60fb      	str	r3, [r7, #12]
			break;
 80101e6:	e00a      	b.n	80101fe <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 11: //1125Hz/11 = 102Hz
			accel_gain = 33554432L;
 80101e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80101ec:	60fb      	str	r3, [r7, #12]
			break;
 80101ee:	e006      	b.n	80101fe <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 22: //1125Hz/22 = 51Hz
			accel_gain = 67108864L;
 80101f0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80101f4:	60fb      	str	r3, [r7, #12]
			break;
 80101f6:	e002      	b.n	80101fe <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		default:
			accel_gain = 15252014L;
 80101f8:	4b05      	ldr	r3, [pc, #20]	@ (8010210 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80101fa:	60fb      	str	r3, [r7, #12]
			break;
 80101fc:	bf00      	nop
	}

	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 80101fe:	68f9      	ldr	r1, [r7, #12]
 8010200:	6878      	ldr	r0, [r7, #4]
 8010202:	f003 faa1 	bl	8013748 <dmp_icm20948_set_accel_feedback_gain>
 8010206:	4603      	mov	r3, r0
}
 8010208:	4618      	mov	r0, r3
 801020a:	3710      	adds	r7, #16
 801020c:	46bd      	mov	sp, r7
 801020e:	bd80      	pop	{r7, pc}
 8010210:	00e8ba2e 	.word	0x00e8ba2e
 8010214:	01d1745d 	.word	0x01d1745d

08010218 <inv_icm20948_ctrl_set_accel_cal_params>:

int inv_icm20948_ctrl_set_accel_cal_params(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b086      	sub	sp, #24
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]
 8010220:	460b      	mov	r3, r1
 8010222:	807b      	strh	r3, [r7, #2]
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 8010224:	f107 030c 	add.w	r3, r7, #12
 8010228:	2200      	movs	r2, #0
 801022a:	601a      	str	r2, [r3, #0]
 801022c:	605a      	str	r2, [r3, #4]
 801022e:	609a      	str	r2, [r3, #8]

	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 8010230:	887b      	ldrh	r3, [r7, #2]
 8010232:	2b05      	cmp	r3, #5
 8010234:	d804      	bhi.n	8010240 <inv_icm20948_ctrl_set_accel_cal_params+0x28>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 1026019965L;
 8010236:	4b21      	ldr	r3, [pc, #132]	@ (80102bc <inv_icm20948_ctrl_set_accel_cal_params+0xa4>)
 8010238:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 47721859L;
 801023a:	4b21      	ldr	r3, [pc, #132]	@ (80102c0 <inv_icm20948_ctrl_set_accel_cal_params+0xa8>)
 801023c:	613b      	str	r3, [r7, #16]
 801023e:	e032      	b.n	80102a6 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 10) { // 225Hz > freq >= 112Hz
 8010240:	887b      	ldrh	r3, [r7, #2]
 8010242:	2b0a      	cmp	r3, #10
 8010244:	d804      	bhi.n	8010250 <inv_icm20948_ctrl_set_accel_cal_params+0x38>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 8010246:	4b1f      	ldr	r3, [pc, #124]	@ (80102c4 <inv_icm20948_ctrl_set_accel_cal_params+0xac>)
 8010248:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 95869806L;
 801024a:	4b1f      	ldr	r3, [pc, #124]	@ (80102c8 <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 801024c:	613b      	str	r3, [r7, #16]
 801024e:	e02a      	b.n	80102a6 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 11) { // 112Hz > freq >= 102Hz
 8010250:	887b      	ldrh	r3, [r7, #2]
 8010252:	2b0b      	cmp	r3, #11
 8010254:	d807      	bhi.n	8010266 <inv_icm20948_ctrl_set_accel_cal_params+0x4e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 8010256:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 801025a:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 801025c:	4b1b      	ldr	r3, [pc, #108]	@ (80102cc <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 801025e:	613b      	str	r3, [r7, #16]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 8010260:	2301      	movs	r3, #1
 8010262:	617b      	str	r3, [r7, #20]
 8010264:	e01f      	b.n	80102a6 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 20) { // 102Hz > freq >= 56Hz
 8010266:	887b      	ldrh	r3, [r7, #2]
 8010268:	2b14      	cmp	r3, #20
 801026a:	d804      	bhi.n	8010276 <inv_icm20948_ctrl_set_accel_cal_params+0x5e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 882002213L;
 801026c:	4b18      	ldr	r3, [pc, #96]	@ (80102d0 <inv_icm20948_ctrl_set_accel_cal_params+0xb8>)
 801026e:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 191739611L;
 8010270:	4b18      	ldr	r3, [pc, #96]	@ (80102d4 <inv_icm20948_ctrl_set_accel_cal_params+0xbc>)
 8010272:	613b      	str	r3, [r7, #16]
 8010274:	e017      	b.n	80102a6 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 22) { // 56Hz > freq >= 51Hz
 8010276:	887b      	ldrh	r3, [r7, #2]
 8010278:	2b16      	cmp	r3, #22
 801027a:	d805      	bhi.n	8010288 <inv_icm20948_ctrl_set_accel_cal_params+0x70>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 801027c:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 8010280:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8010282:	4b12      	ldr	r3, [pc, #72]	@ (80102cc <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8010284:	613b      	str	r3, [r7, #16]
 8010286:	e00e      	b.n	80102a6 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 75) { // 51Hz > freq >= 15Hz
 8010288:	887b      	ldrh	r3, [r7, #2]
 801028a:	2b4b      	cmp	r3, #75	@ 0x4b
 801028c:	d804      	bhi.n	8010298 <inv_icm20948_ctrl_set_accel_cal_params+0x80>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 357913941L;
 801028e:	4b12      	ldr	r3, [pc, #72]	@ (80102d8 <inv_icm20948_ctrl_set_accel_cal_params+0xc0>)
 8010290:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 715827883L;
 8010292:	4b12      	ldr	r3, [pc, #72]	@ (80102dc <inv_icm20948_ctrl_set_accel_cal_params+0xc4>)
 8010294:	613b      	str	r3, [r7, #16]
 8010296:	e006      	b.n	80102a6 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
 8010298:	887b      	ldrh	r3, [r7, #2]
 801029a:	2be1      	cmp	r3, #225	@ 0xe1
 801029c:	d803      	bhi.n	80102a6 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
 801029e:	4b10      	ldr	r3, [pc, #64]	@ (80102e0 <inv_icm20948_ctrl_set_accel_cal_params+0xc8>)
 80102a0:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 966367642L;
 80102a2:	4b10      	ldr	r3, [pc, #64]	@ (80102e4 <inv_icm20948_ctrl_set_accel_cal_params+0xcc>)
 80102a4:	613b      	str	r3, [r7, #16]
	}

	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 80102a6:	f107 030c 	add.w	r3, r7, #12
 80102aa:	4619      	mov	r1, r3
 80102ac:	6878      	ldr	r0, [r7, #4]
 80102ae:	f003 fa6a 	bl	8013786 <dmp_icm20948_set_accel_cal_params>
 80102b2:	4603      	mov	r3, r0
}
 80102b4:	4618      	mov	r0, r3
 80102b6:	3718      	adds	r7, #24
 80102b8:	46bd      	mov	sp, r7
 80102ba:	bd80      	pop	{r7, pc}
 80102bc:	3d27d27d 	.word	0x3d27d27d
 80102c0:	02d82d83 	.word	0x02d82d83
 80102c4:	3a492492 	.word	0x3a492492
 80102c8:	05b6db6e 	.word	0x05b6db6e
 80102cc:	0ccccccd 	.word	0x0ccccccd
 80102d0:	34924925 	.word	0x34924925
 80102d4:	0b6db6db 	.word	0x0b6db6db
 80102d8:	15555555 	.word	0x15555555
 80102dc:	2aaaaaab 	.word	0x2aaaaaab
 80102e0:	06666666 	.word	0x06666666
 80102e4:	3999999a 	.word	0x3999999a

080102e8 <inv_icm20948_ctrl_get_acc_bias>:

	return dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
}

int inv_icm20948_ctrl_get_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b082      	sub	sp, #8
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
 80102f0:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_acc(s, acc_bias);
 80102f2:	6839      	ldr	r1, [r7, #0]
 80102f4:	6878      	ldr	r0, [r7, #4]
 80102f6:	f002 fe83 	bl	8013000 <dmp_icm20948_get_bias_acc>
 80102fa:	4603      	mov	r3, r0
}
 80102fc:	4618      	mov	r0, r3
 80102fe:	3708      	adds	r7, #8
 8010300:	46bd      	mov	sp, r7
 8010302:	bd80      	pop	{r7, pc}

08010304 <inv_icm20948_ctrl_get_gyr_bias>:

int inv_icm20948_ctrl_get_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b082      	sub	sp, #8
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_gyr(s, gyr_bias);
 801030e:	6839      	ldr	r1, [r7, #0]
 8010310:	6878      	ldr	r0, [r7, #4]
 8010312:	f003 f8c5 	bl	80134a0 <dmp_icm20948_get_bias_gyr>
 8010316:	4603      	mov	r3, r0
}
 8010318:	4618      	mov	r0, r3
 801031a:	3708      	adds	r7, #8
 801031c:	46bd      	mov	sp, r7
 801031e:	bd80      	pop	{r7, pc}

08010320 <inv_icm20948_ctrl_get_mag_bias>:

int inv_icm20948_ctrl_get_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b082      	sub	sp, #8
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
 8010328:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_cmp(s, mag_bias);
 801032a:	6839      	ldr	r1, [r7, #0]
 801032c:	6878      	ldr	r0, [r7, #4]
 801032e:	f002 ff8f 	bl	8013250 <dmp_icm20948_get_bias_cmp>
 8010332:	4603      	mov	r3, r0
}
 8010334:	4618      	mov	r0, r3
 8010336:	3708      	adds	r7, #8
 8010338:	46bd      	mov	sp, r7
 801033a:	bd80      	pop	{r7, pc}

0801033c <inv_icm20948_ctrl_set_acc_bias>:

int inv_icm20948_ctrl_set_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 801033c:	b580      	push	{r7, lr}
 801033e:	b084      	sub	sp, #16
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]
 8010344:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8010346:	2300      	movs	r3, #0
 8010348:	60fb      	str	r3, [r7, #12]
	
	s->bias[0] = acc_bias[0];
 801034a:	683b      	ldr	r3, [r7, #0]
 801034c:	681a      	ldr	r2, [r3, #0]
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
	s->bias[1] = acc_bias[1];
 8010354:	683b      	ldr	r3, [r7, #0]
 8010356:	685a      	ldr	r2, [r3, #4]
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
	s->bias[2] = acc_bias[2];
 801035e:	683b      	ldr	r3, [r7, #0]
 8010360:	689a      	ldr	r2, [r3, #8]
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
	
	rc = dmp_icm20948_set_bias_acc(s, &s->bias[0]);
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 801036e:	4619      	mov	r1, r3
 8010370:	6878      	ldr	r0, [r7, #4]
 8010372:	f002 fccd 	bl	8012d10 <dmp_icm20948_set_bias_acc>
 8010376:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8010378:	68fb      	ldr	r3, [r7, #12]
}
 801037a:	4618      	mov	r0, r3
 801037c:	3710      	adds	r7, #16
 801037e:	46bd      	mov	sp, r7
 8010380:	bd80      	pop	{r7, pc}

08010382 <inv_icm20948_ctrl_set_gyr_bias>:

int inv_icm20948_ctrl_set_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8010382:	b580      	push	{r7, lr}
 8010384:	b084      	sub	sp, #16
 8010386:	af00      	add	r7, sp, #0
 8010388:	6078      	str	r0, [r7, #4]
 801038a:	6039      	str	r1, [r7, #0]
	int rc = 0;
 801038c:	2300      	movs	r3, #0
 801038e:	60fb      	str	r3, [r7, #12]
	
	s->bias[3] = gyr_bias[0];
 8010390:	683b      	ldr	r3, [r7, #0]
 8010392:	681a      	ldr	r2, [r3, #0]
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
	s->bias[4] = gyr_bias[1];
 801039a:	683b      	ldr	r3, [r7, #0]
 801039c:	685a      	ldr	r2, [r3, #4]
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
	s->bias[5] = gyr_bias[2];
 80103a4:	683b      	ldr	r3, [r7, #0]
 80103a6:	689a      	ldr	r2, [r3, #8]
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
	
	rc = dmp_icm20948_set_bias_gyr(s, &s->bias[3]);
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80103b4:	4619      	mov	r1, r3
 80103b6:	6878      	ldr	r0, [r7, #4]
 80103b8:	f002 fd9c 	bl	8012ef4 <dmp_icm20948_set_bias_gyr>
 80103bc:	60f8      	str	r0, [r7, #12]
	
	return rc;
 80103be:	68fb      	ldr	r3, [r7, #12]
}
 80103c0:	4618      	mov	r0, r3
 80103c2:	3710      	adds	r7, #16
 80103c4:	46bd      	mov	sp, r7
 80103c6:	bd80      	pop	{r7, pc}

080103c8 <inv_icm20948_ctrl_set_mag_bias>:

int inv_icm20948_ctrl_set_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 80103c8:	b580      	push	{r7, lr}
 80103ca:	b084      	sub	sp, #16
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	6078      	str	r0, [r7, #4]
 80103d0:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80103d2:	2300      	movs	r3, #0
 80103d4:	60fb      	str	r3, [r7, #12]
	
	s->bias[6] = mag_bias[0];
 80103d6:	683b      	ldr	r3, [r7, #0]
 80103d8:	681a      	ldr	r2, [r3, #0]
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
	s->bias[7] = mag_bias[1];
 80103e0:	683b      	ldr	r3, [r7, #0]
 80103e2:	685a      	ldr	r2, [r3, #4]
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
	s->bias[8] = mag_bias[2];
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	689a      	ldr	r2, [r3, #8]
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
	
	rc = dmp_icm20948_set_bias_cmp(s, &s->bias[6]);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80103fa:	4619      	mov	r1, r3
 80103fc:	6878      	ldr	r0, [r7, #4]
 80103fe:	f002 fd03 	bl	8012e08 <dmp_icm20948_set_bias_cmp>
 8010402:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8010404:	68fb      	ldr	r3, [r7, #12]
}
 8010406:	4618      	mov	r0, r3
 8010408:	3710      	adds	r7, #16
 801040a:	46bd      	mov	sp, r7
 801040c:	bd80      	pop	{r7, pc}
	...

08010410 <sensor_needs_compass>:
static unsigned char sensor_needs_compass(unsigned char androidSensor)
{
 8010410:	b480      	push	{r7}
 8010412:	b083      	sub	sp, #12
 8010414:	af00      	add	r7, sp, #0
 8010416:	4603      	mov	r3, r0
 8010418:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor) {
 801041a:	79fb      	ldrb	r3, [r7, #7]
 801041c:	2b02      	cmp	r3, #2
 801041e:	d012      	beq.n	8010446 <sensor_needs_compass+0x36>
 8010420:	2b02      	cmp	r3, #2
 8010422:	db12      	blt.n	801044a <sensor_needs_compass+0x3a>
 8010424:	2b27      	cmp	r3, #39	@ 0x27
 8010426:	dc10      	bgt.n	801044a <sensor_needs_compass+0x3a>
 8010428:	2b0b      	cmp	r3, #11
 801042a:	db0e      	blt.n	801044a <sensor_needs_compass+0x3a>
 801042c:	3b0b      	subs	r3, #11
 801042e:	4a0a      	ldr	r2, [pc, #40]	@ (8010458 <sensor_needs_compass+0x48>)
 8010430:	fa22 f303 	lsr.w	r3, r2, r3
 8010434:	f003 0301 	and.w	r3, r3, #1
 8010438:	2b00      	cmp	r3, #0
 801043a:	bf14      	ite	ne
 801043c:	2301      	movne	r3, #1
 801043e:	2300      	moveq	r3, #0
 8010440:	b2db      	uxtb	r3, r3
 8010442:	2b00      	cmp	r3, #0
 8010444:	d001      	beq.n	801044a <sensor_needs_compass+0x3a>
		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			return 1;
 8010446:	2301      	movs	r3, #1
 8010448:	e000      	b.n	801044c <sensor_needs_compass+0x3c>

		default :
			return 0;
 801044a:	2300      	movs	r3, #0
	}
}
 801044c:	4618      	mov	r0, r3
 801044e:	370c      	adds	r7, #12
 8010450:	46bd      	mov	sp, r7
 8010452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010456:	4770      	bx	lr
 8010458:	10902209 	.word	0x10902209

0801045c <sensor_needs_bac_algo>:

static unsigned char sensor_needs_bac_algo(unsigned char androidSensor)
{
 801045c:	b480      	push	{r7}
 801045e:	b083      	sub	sp, #12
 8010460:	af00      	add	r7, sp, #0
 8010462:	4603      	mov	r3, r0
 8010464:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor){
 8010466:	79fb      	ldrb	r3, [r7, #7]
 8010468:	3b11      	subs	r3, #17
 801046a:	2b1e      	cmp	r3, #30
 801046c:	bf8c      	ite	hi
 801046e:	2201      	movhi	r2, #1
 8010470:	2200      	movls	r2, #0
 8010472:	b2d2      	uxtb	r2, r2
 8010474:	2a00      	cmp	r2, #0
 8010476:	d10d      	bne.n	8010494 <sensor_needs_bac_algo+0x38>
 8010478:	4a0a      	ldr	r2, [pc, #40]	@ (80104a4 <sensor_needs_bac_algo+0x48>)
 801047a:	fa22 f303 	lsr.w	r3, r2, r3
 801047e:	f003 0301 	and.w	r3, r3, #1
 8010482:	2b00      	cmp	r3, #0
 8010484:	bf14      	ite	ne
 8010486:	2301      	movne	r3, #1
 8010488:	2300      	moveq	r3, #0
 801048a:	b2db      	uxtb	r3, r3
 801048c:	2b00      	cmp	r3, #0
 801048e:	d001      	beq.n	8010494 <sensor_needs_bac_algo+0x38>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
	case ANDROID_SENSOR_B2S:
		return 1;
 8010490:	2301      	movs	r3, #1
 8010492:	e000      	b.n	8010496 <sensor_needs_bac_algo+0x3a>
	default:
		return 0;
 8010494:	2300      	movs	r3, #0
	}
}
 8010496:	4618      	mov	r0, r3
 8010498:	370c      	adds	r7, #12
 801049a:	46bd      	mov	sp, r7
 801049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a0:	4770      	bx	lr
 80104a2:	bf00      	nop
 80104a4:	71300007 	.word	0x71300007

080104a8 <inv_icm20948_prevent_lpen_control>:
extern char uart_buf[100];

static unsigned char inv_is_gyro_enabled(struct inv_icm20948 * s);

void inv_icm20948_prevent_lpen_control(struct inv_icm20948 * s)
{
 80104a8:	b480      	push	{r7}
 80104aa:	b083      	sub	sp, #12
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 0;
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	2200      	movs	r2, #0
 80104b4:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
}
 80104b8:	bf00      	nop
 80104ba:	370c      	adds	r7, #12
 80104bc:	46bd      	mov	sp, r7
 80104be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c2:	4770      	bx	lr

080104c4 <inv_icm20948_allow_lpen_control>:
void inv_icm20948_allow_lpen_control(struct inv_icm20948 * s)
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b082      	sub	sp, #8
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 1;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2201      	movs	r2, #1
 80104d0:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 80104d4:	2201      	movs	r2, #1
 80104d6:	2102      	movs	r1, #2
 80104d8:	6878      	ldr	r0, [r7, #4]
 80104da:	f000 f811 	bl	8010500 <inv_icm20948_set_chip_power_state>
}
 80104de:	bf00      	nop
 80104e0:	3708      	adds	r7, #8
 80104e2:	46bd      	mov	sp, r7
 80104e4:	bd80      	pop	{r7, pc}

080104e6 <inv_icm20948_get_lpen_control>:
static uint8_t inv_icm20948_get_lpen_control(struct inv_icm20948 * s)
{
 80104e6:	b480      	push	{r7}
 80104e8:	b083      	sub	sp, #12
 80104ea:	af00      	add	r7, sp, #0
 80104ec:	6078      	str	r0, [r7, #4]
	return s->sAllowLpEn;
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
}
 80104f4:	4618      	mov	r0, r3
 80104f6:	370c      	adds	r7, #12
 80104f8:	46bd      	mov	sp, r7
 80104fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fe:	4770      	bx	lr

08010500 <inv_icm20948_set_chip_power_state>:
 *   @param[in] On/Off - The functions are enabled if previously disabled and 
                disabled if previously enabled based on the value of On/Off.
 ******************************************************************************
 */ 
int inv_icm20948_set_chip_power_state(struct inv_icm20948 * s, unsigned char func, unsigned char on_off)
{
 8010500:	b580      	push	{r7, lr}
 8010502:	b084      	sub	sp, #16
 8010504:	af00      	add	r7, sp, #0
 8010506:	6078      	str	r0, [r7, #4]
 8010508:	460b      	mov	r3, r1
 801050a:	70fb      	strb	r3, [r7, #3]
 801050c:	4613      	mov	r3, r2
 801050e:	70bb      	strb	r3, [r7, #2]
	int status = 0;
 8010510:	2300      	movs	r3, #0
 8010512:	60fb      	str	r3, [r7, #12]

	switch(func) {
 8010514:	78fb      	ldrb	r3, [r7, #3]
 8010516:	2b01      	cmp	r3, #1
 8010518:	d002      	beq.n	8010520 <inv_icm20948_set_chip_power_state+0x20>
 801051a:	2b02      	cmp	r3, #2
 801051c:	d044      	beq.n	80105a8 <inv_icm20948_set_chip_power_state+0xa8>
				}
			}
		break;

		default:
		break;
 801051e:	e094      	b.n	801064a <inv_icm20948_set_chip_power_state+0x14a>
			if(on_off){
 8010520:	78bb      	ldrb	r3, [r7, #2]
 8010522:	2b00      	cmp	r3, #0
 8010524:	d020      	beq.n	8010568 <inv_icm20948_set_chip_power_state+0x68>
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	7e1b      	ldrb	r3, [r3, #24]
 801052a:	f003 0301 	and.w	r3, r3, #1
 801052e:	2b00      	cmp	r3, #0
 8010530:	f040 8088 	bne.w	8010644 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	7e9b      	ldrb	r3, [r3, #26]
 8010538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801053c:	b2da      	uxtb	r2, r3
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	7e9b      	ldrb	r3, [r3, #26]
 8010546:	461a      	mov	r2, r3
 8010548:	2106      	movs	r1, #6
 801054a:	6878      	ldr	r0, [r7, #4]
 801054c:	f008 f894 	bl	8018678 <inv_icm20948_write_single_mems_reg_core>
 8010550:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state |= CHIP_AWAKE;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	7e1b      	ldrb	r3, [r3, #24]
 8010556:	f043 0301 	orr.w	r3, r3, #1
 801055a:	b2da      	uxtb	r2, r3
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8010560:	2001      	movs	r0, #1
 8010562:	f007 fd13 	bl	8017f8c <inv_icm20948_sleep_100us>
		break;
 8010566:	e06d      	b.n	8010644 <inv_icm20948_set_chip_power_state+0x144>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	7e1b      	ldrb	r3, [r3, #24]
 801056c:	f003 0301 	and.w	r3, r3, #1
 8010570:	2b00      	cmp	r3, #0
 8010572:	d067      	beq.n	8010644 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	7e9b      	ldrb	r3, [r3, #26]
 8010578:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801057c:	b2da      	uxtb	r2, r3
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	7e9b      	ldrb	r3, [r3, #26]
 8010586:	461a      	mov	r2, r3
 8010588:	2106      	movs	r1, #6
 801058a:	6878      	ldr	r0, [r7, #4]
 801058c:	f008 f874 	bl	8018678 <inv_icm20948_write_single_mems_reg_core>
 8010590:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state &= ~CHIP_AWAKE;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	7e1b      	ldrb	r3, [r3, #24]
 8010596:	f023 0301 	bic.w	r3, r3, #1
 801059a:	b2da      	uxtb	r2, r3
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 80105a0:	2001      	movs	r0, #1
 80105a2:	f007 fcf3 	bl	8017f8c <inv_icm20948_sleep_100us>
		break;
 80105a6:	e04d      	b.n	8010644 <inv_icm20948_set_chip_power_state+0x144>
			if(s->base_state.lp_en_support == 1) {
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80105ae:	f003 0301 	and.w	r3, r3, #1
 80105b2:	b2db      	uxtb	r3, r3
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d047      	beq.n	8010648 <inv_icm20948_set_chip_power_state+0x148>
				if(on_off) {
 80105b8:	78bb      	ldrb	r3, [r7, #2]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d022      	beq.n	8010604 <inv_icm20948_set_chip_power_state+0x104>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 80105be:	6878      	ldr	r0, [r7, #4]
 80105c0:	f7ff ff91 	bl	80104e6 <inv_icm20948_get_lpen_control>
 80105c4:	4603      	mov	r3, r0
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d03e      	beq.n	8010648 <inv_icm20948_set_chip_power_state+0x148>
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	7e1b      	ldrb	r3, [r3, #24]
 80105ce:	f003 0302 	and.w	r3, r3, #2
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d138      	bne.n	8010648 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	7e9b      	ldrb	r3, [r3, #26]
 80105da:	f043 0320 	orr.w	r3, r3, #32
 80105de:	b2da      	uxtb	r2, r3
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	7e9b      	ldrb	r3, [r3, #26]
 80105e8:	461a      	mov	r2, r3
 80105ea:	2106      	movs	r1, #6
 80105ec:	6878      	ldr	r0, [r7, #4]
 80105ee:	f008 f843 	bl	8018678 <inv_icm20948_write_single_mems_reg_core>
 80105f2:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	7e1b      	ldrb	r3, [r3, #24]
 80105f8:	f043 0302 	orr.w	r3, r3, #2
 80105fc:	b2da      	uxtb	r2, r3
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	761a      	strb	r2, [r3, #24]
		break;
 8010602:	e021      	b.n	8010648 <inv_icm20948_set_chip_power_state+0x148>
					if(s->base_state.wake_state & CHIP_LP_ENABLE){
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	7e1b      	ldrb	r3, [r3, #24]
 8010608:	f003 0302 	and.w	r3, r3, #2
 801060c:	2b00      	cmp	r3, #0
 801060e:	d01b      	beq.n	8010648 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	7e9b      	ldrb	r3, [r3, #26]
 8010614:	f023 0320 	bic.w	r3, r3, #32
 8010618:	b2da      	uxtb	r2, r3
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	7e9b      	ldrb	r3, [r3, #26]
 8010622:	461a      	mov	r2, r3
 8010624:	2106      	movs	r1, #6
 8010626:	6878      	ldr	r0, [r7, #4]
 8010628:	f008 f826 	bl	8018678 <inv_icm20948_write_single_mems_reg_core>
 801062c:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	7e1b      	ldrb	r3, [r3, #24]
 8010632:	f023 0302 	bic.w	r3, r3, #2
 8010636:	b2da      	uxtb	r2, r3
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	761a      	strb	r2, [r3, #24]
						inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 801063c:	2001      	movs	r0, #1
 801063e:	f007 fca5 	bl	8017f8c <inv_icm20948_sleep_100us>
		break;
 8010642:	e001      	b.n	8010648 <inv_icm20948_set_chip_power_state+0x148>
		break;
 8010644:	bf00      	nop
 8010646:	e000      	b.n	801064a <inv_icm20948_set_chip_power_state+0x14a>
		break;
 8010648:	bf00      	nop

	}// end switch

	return status;
 801064a:	68fb      	ldr	r3, [r7, #12]
}
 801064c:	4618      	mov	r0, r3
 801064e:	3710      	adds	r7, #16
 8010650:	46bd      	mov	sp, r7
 8010652:	bd80      	pop	{r7, pc}

08010654 <inv_icm20948_get_chip_power_state>:
 ******************************************************************************
 *   @return    Current wake status of the Ivory chip.
 ******************************************************************************
 */
uint8_t inv_icm20948_get_chip_power_state(struct inv_icm20948 * s)
{
 8010654:	b480      	push	{r7}
 8010656:	b083      	sub	sp, #12
 8010658:	af00      	add	r7, sp, #0
 801065a:	6078      	str	r0, [r7, #4]
	return s->base_state.wake_state;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	7e1b      	ldrb	r3, [r3, #24]
}
 8010660:	4618      	mov	r0, r3
 8010662:	370c      	adds	r7, #12
 8010664:	46bd      	mov	sp, r7
 8010666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066a:	4770      	bx	lr

0801066c <inv_icm20948_wakeup_mems>:

/** Wakes up DMP3 (SMARTSENSOR).
*/
int inv_icm20948_wakeup_mems(struct inv_icm20948 * s)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b084      	sub	sp, #16
 8010670:	af00      	add	r7, sp, #0
 8010672:	6078      	str	r0, [r7, #4]
	unsigned char data;
	int result = 0;
 8010674:	2300      	movs	r3, #0
 8010676:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8010678:	2201      	movs	r2, #1
 801067a:	2101      	movs	r1, #1
 801067c:	6878      	ldr	r0, [r7, #4]
 801067e:	f7ff ff3f 	bl	8010500 <inv_icm20948_set_chip_power_state>
 8010682:	60f8      	str	r0, [r7, #12]

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 801068a:	2b02      	cmp	r3, #2
 801068c:	d10d      	bne.n	80106aa <inv_icm20948_wakeup_mems+0x3e>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	7f1b      	ldrb	r3, [r3, #28]
 8010692:	f043 0310 	orr.w	r3, r3, #16
 8010696:	b2da      	uxtb	r2, r3
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	771a      	strb	r2, [r3, #28]
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	7f1b      	ldrb	r3, [r3, #28]
 80106a0:	461a      	mov	r2, r3
 80106a2:	2103      	movs	r1, #3
 80106a4:	6878      	ldr	r0, [r7, #4]
 80106a6:	f007 fd73 	bl	8018190 <inv_icm20948_write_single_mems_reg>
	}

	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 80106aa:	2347      	movs	r3, #71	@ 0x47
 80106ac:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 80106ae:	f107 030b 	add.w	r3, r7, #11
 80106b2:	2201      	movs	r2, #1
 80106b4:	2107      	movs	r1, #7
 80106b6:	6878      	ldr	r0, [r7, #4]
 80106b8:	f007 fcf1 	bl	801809e <inv_icm20948_write_mems_reg>
 80106bc:	4602      	mov	r2, r0
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	4313      	orrs	r3, r2
 80106c2:	60fb      	str	r3, [r7, #12]

	if(s->base_state.firmware_loaded == 1) {
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80106ca:	f003 0302 	and.w	r3, r3, #2
 80106ce:	b2db      	uxtb	r3, r3
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d011      	beq.n	80106f8 <inv_icm20948_wakeup_mems+0x8c>
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	7f1b      	ldrb	r3, [r3, #28]
 80106d8:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80106dc:	b2da      	uxtb	r2, r3
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	7f1b      	ldrb	r3, [r3, #28]
 80106e6:	461a      	mov	r2, r3
 80106e8:	2103      	movs	r1, #3
 80106ea:	6878      	ldr	r0, [r7, #4]
 80106ec:	f007 fd50 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80106f0:	4602      	mov	r2, r0
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	4313      	orrs	r3, r2
 80106f6:	60fb      	str	r3, [r7, #12]
	}

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 80106f8:	2201      	movs	r2, #1
 80106fa:	2102      	movs	r1, #2
 80106fc:	6878      	ldr	r0, [r7, #4]
 80106fe:	f7ff feff 	bl	8010500 <inv_icm20948_set_chip_power_state>
 8010702:	4602      	mov	r2, r0
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	4313      	orrs	r3, r2
 8010708:	60fb      	str	r3, [r7, #12]
	return result;
 801070a:	68fb      	ldr	r3, [r7, #12]
}
 801070c:	4618      	mov	r0, r3
 801070e:	3710      	adds	r7, #16
 8010710:	46bd      	mov	sp, r7
 8010712:	bd80      	pop	{r7, pc}

08010714 <inv_icm20948_sleep_mems>:

/** Puts DMP3 (SMARTSENSOR) into the lowest power state. Assumes sensors are all off.
*/
int inv_icm20948_sleep_mems(struct inv_icm20948 * s)
{
 8010714:	b580      	push	{r7, lr}
 8010716:	b084      	sub	sp, #16
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char data;

	data = 0x7F;
 801071c:	237f      	movs	r3, #127	@ 0x7f
 801071e:	72fb      	strb	r3, [r7, #11]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8010720:	f107 030b 	add.w	r3, r7, #11
 8010724:	2201      	movs	r2, #1
 8010726:	2107      	movs	r1, #7
 8010728:	6878      	ldr	r0, [r7, #4]
 801072a:	f007 fcb8 	bl	801809e <inv_icm20948_write_mems_reg>
 801072e:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);
 8010730:	2200      	movs	r2, #0
 8010732:	2101      	movs	r1, #1
 8010734:	6878      	ldr	r0, [r7, #4]
 8010736:	f7ff fee3 	bl	8010500 <inv_icm20948_set_chip_power_state>
 801073a:	4602      	mov	r2, r0
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	4313      	orrs	r3, r2
 8010740:	60fb      	str	r3, [r7, #12]

	return result;
 8010742:	68fb      	ldr	r3, [r7, #12]
}
 8010744:	4618      	mov	r0, r3
 8010746:	3710      	adds	r7, #16
 8010748:	46bd      	mov	sp, r7
 801074a:	bd80      	pop	{r7, pc}

0801074c <inv_icm20948_set_dmp_address>:

int inv_icm20948_set_dmp_address(struct inv_icm20948 * s)
{
 801074c:	b580      	push	{r7, lr}
 801074e:	b086      	sub	sp, #24
 8010750:	af00      	add	r7, sp, #0
 8010752:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char dmp_cfg[2] = {0};
 8010754:	2300      	movs	r3, #0
 8010756:	823b      	strh	r3, [r7, #16]
	unsigned short config;

	// Write DMP Start address
	inv_icm20948_get_dmp_start_address(s, &config);
 8010758:	f107 030e 	add.w	r3, r7, #14
 801075c:	4619      	mov	r1, r3
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f002 f924 	bl	80129ac <inv_icm20948_get_dmp_start_address>
	/* setup DMP start address and firmware */
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 8010764:	89fb      	ldrh	r3, [r7, #14]
 8010766:	0a1b      	lsrs	r3, r3, #8
 8010768:	b29b      	uxth	r3, r3
 801076a:	b2db      	uxtb	r3, r3
 801076c:	743b      	strb	r3, [r7, #16]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 801076e:	89fb      	ldrh	r3, [r7, #14]
 8010770:	b2db      	uxtb	r3, r3
 8010772:	747b      	strb	r3, [r7, #17]

	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 8010774:	f107 0310 	add.w	r3, r7, #16
 8010778:	2202      	movs	r2, #2
 801077a:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 801077e:	6878      	ldr	r0, [r7, #4]
 8010780:	f007 fc8d 	bl	801809e <inv_icm20948_write_mems_reg>
 8010784:	6178      	str	r0, [r7, #20]
	return result;
 8010786:	697b      	ldr	r3, [r7, #20]
}
 8010788:	4618      	mov	r0, r3
 801078a:	3718      	adds	r7, #24
 801078c:	46bd      	mov	sp, r7
 801078e:	bd80      	pop	{r7, pc}

08010790 <inv_icm20948_set_secondary>:
*  @param[in]  MPU state varible
*  @return     0 if successful.
*/

int inv_icm20948_set_secondary(struct inv_icm20948 * s)
{
 8010790:	b580      	push	{r7, lr}
 8010792:	b084      	sub	sp, #16
 8010794:	af00      	add	r7, sp, #0
 8010796:	6078      	str	r0, [r7, #4]
	int r = 0;
 8010798:	2300      	movs	r3, #0
 801079a:	60fb      	str	r3, [r7, #12]
	static uint8_t lIsInited = 0;

	if(lIsInited == 0) {
 801079c:	4b0e      	ldr	r3, [pc, #56]	@ (80107d8 <inv_icm20948_set_secondary+0x48>)
 801079e:	781b      	ldrb	r3, [r3, #0]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d113      	bne.n	80107cc <inv_icm20948_set_secondary+0x3c>
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 80107a4:	2210      	movs	r2, #16
 80107a6:	f240 1181 	movw	r1, #385	@ 0x181
 80107aa:	6878      	ldr	r0, [r7, #4]
 80107ac:	f007 fcf0 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80107b0:	60f8      	str	r0, [r7, #12]
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 80107b2:	2204      	movs	r2, #4
 80107b4:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80107b8:	6878      	ldr	r0, [r7, #4]
 80107ba:	f007 fce9 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80107be:	4602      	mov	r2, r0
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	4313      	orrs	r3, r2
 80107c4:	60fb      	str	r3, [r7, #12]

		lIsInited = 1;
 80107c6:	4b04      	ldr	r3, [pc, #16]	@ (80107d8 <inv_icm20948_set_secondary+0x48>)
 80107c8:	2201      	movs	r2, #1
 80107ca:	701a      	strb	r2, [r3, #0]
	}
	return r;
 80107cc:	68fb      	ldr	r3, [r7, #12]
}
 80107ce:	4618      	mov	r0, r3
 80107d0:	3710      	adds	r7, #16
 80107d2:	46bd      	mov	sp, r7
 80107d4:	bd80      	pop	{r7, pc}
 80107d6:	bf00      	nop
 80107d8:	20001b14 	.word	0x20001b14

080107dc <inv_icm20948_enter_duty_cycle_mode>:

int inv_icm20948_enter_duty_cycle_mode(struct inv_icm20948 * s)
{
 80107dc:	b580      	push	{r7, lr}
 80107de:	b084      	sub	sp, #16
 80107e0:	af00      	add	r7, sp, #0
 80107e2:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 80107e4:	2370      	movs	r3, #112	@ 0x70
 80107e6:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	2201      	movs	r2, #1
 80107ec:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 80107ee:	f107 030f 	add.w	r3, r7, #15
 80107f2:	2201      	movs	r2, #1
 80107f4:	2105      	movs	r1, #5
 80107f6:	6878      	ldr	r0, [r7, #4]
 80107f8:	f007 fc51 	bl	801809e <inv_icm20948_write_mems_reg>
 80107fc:	4603      	mov	r3, r0
}
 80107fe:	4618      	mov	r0, r3
 8010800:	3710      	adds	r7, #16
 8010802:	46bd      	mov	sp, r7
 8010804:	bd80      	pop	{r7, pc}

08010806 <inv_icm20948_enter_low_noise_mode>:

int inv_icm20948_enter_low_noise_mode(struct inv_icm20948 * s)
{
 8010806:	b580      	push	{r7, lr}
 8010808:	b084      	sub	sp, #16
 801080a:	af00      	add	r7, sp, #0
 801080c:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE;
 801080e:	2340      	movs	r3, #64	@ 0x40
 8010810:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	2200      	movs	r2, #0
 8010816:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8010818:	f107 030f 	add.w	r3, r7, #15
 801081c:	2201      	movs	r2, #1
 801081e:	2105      	movs	r1, #5
 8010820:	6878      	ldr	r0, [r7, #4]
 8010822:	f007 fc3c 	bl	801809e <inv_icm20948_write_mems_reg>
 8010826:	4603      	mov	r3, r0
}
 8010828:	4618      	mov	r0, r3
 801082a:	3710      	adds	r7, #16
 801082c:	46bd      	mov	sp, r7
 801082e:	bd80      	pop	{r7, pc}

08010830 <inv_icm20948_initialize_lower_driver>:

/** Should be called once on power up. Loads DMP3, initializes internal variables needed 
*   for other lower driver functions.
*/
int inv_icm20948_initialize_lower_driver(struct inv_icm20948 * s, enum SMARTSENSOR_SERIAL_INTERFACE type, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b086      	sub	sp, #24
 8010834:	af00      	add	r7, sp, #0
 8010836:	60f8      	str	r0, [r7, #12]
 8010838:	607a      	str	r2, [r7, #4]
 801083a:	603b      	str	r3, [r7, #0]
 801083c:	460b      	mov	r3, r1
 801083e:	72fb      	strb	r3, [r7, #11]

  int result = 0;
 8010840:	2300      	movs	r3, #0
 8010842:	617b      	str	r3, [r7, #20]
  static unsigned char data;
  // set static variable
  s->sAllowLpEn = 1;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	2201      	movs	r2, #1
 8010848:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
  s->s_compass_available = 0;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2200      	movs	r2, #0
 8010850:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
  // ICM20948 do not support the proximity sensor for the moment.
  // s_proximity_available variable is never changed
  s->s_proximity_available = 0;
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	2200      	movs	r2, #0
 8010858:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
  // Set variables to default values
  memset(&s->base_state, 0, sizeof(s->base_state));
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	3318      	adds	r3, #24
 8010860:	2212      	movs	r2, #18
 8010862:	2100      	movs	r1, #0
 8010864:	4618      	mov	r0, r3
 8010866:	f013 f929 	bl	8023abc <memset>
  s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	2201      	movs	r2, #1
 801086e:	769a      	strb	r2, [r3, #26]
  s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY;
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	227f      	movs	r2, #127	@ 0x7f
 8010874:	76da      	strb	r2, [r3, #27]
  s->base_state.serial_interface = type;
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	7afa      	ldrb	r2, [r7, #11]
 801087a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	331c      	adds	r3, #28
 8010882:	2201      	movs	r2, #1
 8010884:	2103      	movs	r1, #3
 8010886:	68f8      	ldr	r0, [r7, #12]
 8010888:	f007 fcde 	bl	8018248 <inv_icm20948_read_mems_reg>
 801088c:	4602      	mov	r2, r0
 801088e:	697b      	ldr	r3, [r7, #20]
 8010890:	4313      	orrs	r3, r2
 8010892:	617b      	str	r3, [r7, #20]
  result |= inv_icm20948_wakeup_mems(s);
 8010894:	68f8      	ldr	r0, [r7, #12]
 8010896:	f7ff fee9 	bl	801066c <inv_icm20948_wakeup_mems>
 801089a:	4602      	mov	r2, r0
 801089c:	697b      	ldr	r3, [r7, #20]
 801089e:	4313      	orrs	r3, r2
 80108a0:	617b      	str	r3, [r7, #20]
  result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 80108a2:	4ba4      	ldr	r3, [pc, #656]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 80108a4:	2201      	movs	r2, #1
 80108a6:	2100      	movs	r1, #0
 80108a8:	68f8      	ldr	r0, [r7, #12]
 80108aa:	f007 fccd 	bl	8018248 <inv_icm20948_read_mems_reg>
 80108ae:	4602      	mov	r2, r0
 80108b0:	697b      	ldr	r3, [r7, #20]
 80108b2:	4313      	orrs	r3, r2
 80108b4:	617b      	str	r3, [r7, #20]
  if (!result)
 80108b6:	697b      	ldr	r3, [r7, #20]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d10f      	bne.n	80108dc <inv_icm20948_initialize_lower_driver+0xac>
  {
    waitToPrint();
 80108bc:	f7fa fdc4 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Read REG_USER_CTRL done.\r\n");
 80108c0:	4a9d      	ldr	r2, [pc, #628]	@ (8010b38 <inv_icm20948_initialize_lower_driver+0x308>)
 80108c2:	2164      	movs	r1, #100	@ 0x64
 80108c4:	489d      	ldr	r0, [pc, #628]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 80108c6:	f7fa fcb9 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80108ca:	489c      	ldr	r0, [pc, #624]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 80108cc:	f7ef fc68 	bl	80001a0 <strlen>
 80108d0:	4603      	mov	r3, r0
 80108d2:	b2db      	uxtb	r3, r3
 80108d4:	4619      	mov	r1, r3
 80108d6:	4899      	ldr	r0, [pc, #612]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 80108d8:	f7fa fdc8 	bl	800b46c <huart2print>
  }
  /* secondary cycle mode should be set all the time */
  data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 80108dc:	4b95      	ldr	r3, [pc, #596]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 80108de:	2270      	movs	r2, #112	@ 0x70
 80108e0:	701a      	strb	r2, [r3, #0]
  // Set default mode to low power mode
  result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 80108e2:	2100      	movs	r1, #0
 80108e4:	68f8      	ldr	r0, [r7, #12]
 80108e6:	f005 fc6d 	bl	80161c4 <inv_icm20948_set_lowpower_or_highperformance>
 80108ea:	4602      	mov	r2, r0
 80108ec:	697b      	ldr	r3, [r7, #20]
 80108ee:	4313      	orrs	r3, r2
 80108f0:	617b      	str	r3, [r7, #20]
  if (!result)
 80108f2:	697b      	ldr	r3, [r7, #20]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d10f      	bne.n	8010918 <inv_icm20948_initialize_lower_driver+0xe8>
  {
    waitToPrint();
 80108f8:	f7fa fda6 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "set_lowpower_or_highperformance done.\r\n");
 80108fc:	4a90      	ldr	r2, [pc, #576]	@ (8010b40 <inv_icm20948_initialize_lower_driver+0x310>)
 80108fe:	2164      	movs	r1, #100	@ 0x64
 8010900:	488e      	ldr	r0, [pc, #568]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 8010902:	f7fa fc9b 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8010906:	488d      	ldr	r0, [pc, #564]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 8010908:	f7ef fc4a 	bl	80001a0 <strlen>
 801090c:	4603      	mov	r3, r0
 801090e:	b2db      	uxtb	r3, r3
 8010910:	4619      	mov	r1, r3
 8010912:	488a      	ldr	r0, [pc, #552]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 8010914:	f7fa fdaa 	bl	800b46c <huart2print>
  }
  // Disable Ivory DMP.
  if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 801091e:	2b02      	cmp	r3, #2
 8010920:	d103      	bne.n	801092a <inv_icm20948_initialize_lower_driver+0xfa>
  {
    s->base_state.user_ctrl = BIT_I2C_IF_DIS;
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	2210      	movs	r2, #16
 8010926:	771a      	strb	r2, [r3, #28]
 8010928:	e002      	b.n	8010930 <inv_icm20948_initialize_lower_driver+0x100>
  }
  else
  {
    s->base_state.user_ctrl = 0;
 801092a:	68fb      	ldr	r3, [r7, #12]
 801092c:	2200      	movs	r2, #0
 801092e:	771a      	strb	r2, [r3, #28]
  }
  result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	7f1b      	ldrb	r3, [r3, #28]
 8010934:	461a      	mov	r2, r3
 8010936:	2103      	movs	r1, #3
 8010938:	68f8      	ldr	r0, [r7, #12]
 801093a:	f007 fc29 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801093e:	4602      	mov	r2, r0
 8010940:	697b      	ldr	r3, [r7, #20]
 8010942:	4313      	orrs	r3, r2
 8010944:	617b      	str	r3, [r7, #20]
  if (!result)
 8010946:	697b      	ldr	r3, [r7, #20]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d10f      	bne.n	801096c <inv_icm20948_initialize_lower_driver+0x13c>
  {
    waitToPrint();
 801094c:	f7fa fd7c 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Write to REG_USER_CTRL done.\r\n");
 8010950:	4a7c      	ldr	r2, [pc, #496]	@ (8010b44 <inv_icm20948_initialize_lower_driver+0x314>)
 8010952:	2164      	movs	r1, #100	@ 0x64
 8010954:	4879      	ldr	r0, [pc, #484]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 8010956:	f7fa fc71 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801095a:	4878      	ldr	r0, [pc, #480]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 801095c:	f7ef fc20 	bl	80001a0 <strlen>
 8010960:	4603      	mov	r3, r0
 8010962:	b2db      	uxtb	r3, r3
 8010964:	4619      	mov	r1, r3
 8010966:	4875      	ldr	r0, [pc, #468]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 8010968:	f7fa fd80 	bl	800b46c <huart2print>
  }
  npf_snprintf(uart_buf, 100, ".\r\n");
 801096c:	4a76      	ldr	r2, [pc, #472]	@ (8010b48 <inv_icm20948_initialize_lower_driver+0x318>)
 801096e:	2164      	movs	r1, #100	@ 0x64
 8010970:	4872      	ldr	r0, [pc, #456]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 8010972:	f7fa fc63 	bl	800b23c <npf_snprintf>

  //  Setup Ivory DMP.
  result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 8010976:	683a      	ldr	r2, [r7, #0]
 8010978:	6879      	ldr	r1, [r7, #4]
 801097a:	68f8      	ldr	r0, [r7, #12]
 801097c:	f002 f804 	bl	8012988 <inv_icm20948_load_firmware>
 8010980:	4602      	mov	r2, r0
 8010982:	697b      	ldr	r3, [r7, #20]
 8010984:	4313      	orrs	r3, r2
 8010986:	617b      	str	r3, [r7, #20]

  if (!result)
 8010988:	697b      	ldr	r3, [r7, #20]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d10f      	bne.n	80109ae <inv_icm20948_initialize_lower_driver+0x17e>
  {
    waitToPrint();
 801098e:	f7fa fd5b 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 100, "Image loaded to IMU. \r\n");
 8010992:	4a6e      	ldr	r2, [pc, #440]	@ (8010b4c <inv_icm20948_initialize_lower_driver+0x31c>)
 8010994:	2164      	movs	r1, #100	@ 0x64
 8010996:	4869      	ldr	r0, [pc, #420]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 8010998:	f7fa fc50 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801099c:	4867      	ldr	r0, [pc, #412]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 801099e:	f7ef fbff 	bl	80001a0 <strlen>
 80109a2:	4603      	mov	r3, r0
 80109a4:	b2db      	uxtb	r3, r3
 80109a6:	4619      	mov	r1, r3
 80109a8:	4864      	ldr	r0, [pc, #400]	@ (8010b3c <inv_icm20948_initialize_lower_driver+0x30c>)
 80109aa:	f7fa fd5f 	bl	800b46c <huart2print>
  }
  if(result)
 80109ae:	697b      	ldr	r3, [r7, #20]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d001      	beq.n	80109b8 <inv_icm20948_initialize_lower_driver+0x188>
  {
    return result;
 80109b4:	697b      	ldr	r3, [r7, #20]
 80109b6:	e0b8      	b.n	8010b2a <inv_icm20948_initialize_lower_driver+0x2fa>
  }
  else
  {
    s->base_state.firmware_loaded = 1;
 80109b8:	68fa      	ldr	r2, [r7, #12]
 80109ba:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 80109be:	f043 0302 	orr.w	r3, r3, #2
 80109c2:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
  }
  result |= inv_icm20948_set_dmp_address(s);
 80109c6:	68f8      	ldr	r0, [r7, #12]
 80109c8:	f7ff fec0 	bl	801074c <inv_icm20948_set_dmp_address>
 80109cc:	4602      	mov	r2, r0
 80109ce:	697b      	ldr	r3, [r7, #20]
 80109d0:	4313      	orrs	r3, r2
 80109d2:	617b      	str	r3, [r7, #20]
  // Turn off all sensors on DMP by default.
  //result |= dmp_set_data_output_control1(0);   // FIXME in DMP, these should be off by default.
  result |= dmp_icm20948_reset_control_registers(s);
 80109d4:	68f8      	ldr	r0, [r7, #12]
 80109d6:	f002 f82d 	bl	8012a34 <dmp_icm20948_reset_control_registers>
 80109da:	4602      	mov	r2, r0
 80109dc:	697b      	ldr	r3, [r7, #20]
 80109de:	4313      	orrs	r3, r2
 80109e0:	617b      	str	r3, [r7, #20]
  // set FIFO watermark to 80% of actual FIFO size
  result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 80109e2:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80109e6:	68f8      	ldr	r0, [r7, #12]
 80109e8:	f002 f888 	bl	8012afc <dmp_icm20948_set_FIFO_watermark>
 80109ec:	4602      	mov	r2, r0
 80109ee:	697b      	ldr	r3, [r7, #20]
 80109f0:	4313      	orrs	r3, r2
 80109f2:	617b      	str	r3, [r7, #20]
  // Enable Interrupts.
  data = 0x2;
 80109f4:	4b4f      	ldr	r3, [pc, #316]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 80109f6:	2202      	movs	r2, #2
 80109f8:	701a      	strb	r2, [r3, #0]
  result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 80109fa:	4b4e      	ldr	r3, [pc, #312]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 80109fc:	2201      	movs	r2, #1
 80109fe:	2110      	movs	r1, #16
 8010a00:	68f8      	ldr	r0, [r7, #12]
 8010a02:	f007 fb4c 	bl	801809e <inv_icm20948_write_mems_reg>
 8010a06:	4602      	mov	r2, r0
 8010a08:	697b      	ldr	r3, [r7, #20]
 8010a0a:	4313      	orrs	r3, r2
 8010a0c:	617b      	str	r3, [r7, #20]
  data = 0x1;
 8010a0e:	4b49      	ldr	r3, [pc, #292]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 8010a10:	2201      	movs	r2, #1
 8010a12:	701a      	strb	r2, [r3, #0]
  result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 8010a14:	4b47      	ldr	r3, [pc, #284]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 8010a16:	2201      	movs	r2, #1
 8010a18:	2112      	movs	r1, #18
 8010a1a:	68f8      	ldr	r0, [r7, #12]
 8010a1c:	f007 fb3f 	bl	801809e <inv_icm20948_write_mems_reg>
 8010a20:	4602      	mov	r2, r0
 8010a22:	697b      	ldr	r3, [r7, #20]
 8010a24:	4313      	orrs	r3, r2
 8010a26:	617b      	str	r3, [r7, #20]
  // TRACKING : To have accelerometers datas and the interrupt without gyro enables.
  data = 0XE4;
 8010a28:	4b42      	ldr	r3, [pc, #264]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 8010a2a:	22e4      	movs	r2, #228	@ 0xe4
 8010a2c:	701a      	strb	r2, [r3, #0]
  result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 8010a2e:	4b41      	ldr	r3, [pc, #260]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 8010a30:	2201      	movs	r2, #1
 8010a32:	2126      	movs	r1, #38	@ 0x26
 8010a34:	68f8      	ldr	r0, [r7, #12]
 8010a36:	f007 fb32 	bl	801809e <inv_icm20948_write_mems_reg>
 8010a3a:	4602      	mov	r2, r0
 8010a3c:	697b      	ldr	r3, [r7, #20]
 8010a3e:	4313      	orrs	r3, r2
 8010a40:	617b      	str	r3, [r7, #20]
  // Disable HW temp fix
  inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8010a42:	4b3c      	ldr	r3, [pc, #240]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 8010a44:	2201      	movs	r2, #1
 8010a46:	2175      	movs	r1, #117	@ 0x75
 8010a48:	68f8      	ldr	r0, [r7, #12]
 8010a4a:	f007 fbfd 	bl	8018248 <inv_icm20948_read_mems_reg>
  data |= 0x08;
 8010a4e:	4b39      	ldr	r3, [pc, #228]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 8010a50:	781b      	ldrb	r3, [r3, #0]
 8010a52:	f043 0308 	orr.w	r3, r3, #8
 8010a56:	b2da      	uxtb	r2, r3
 8010a58:	4b36      	ldr	r3, [pc, #216]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 8010a5a:	701a      	strb	r2, [r3, #0]
  inv_icm20948_write_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8010a5c:	4b35      	ldr	r3, [pc, #212]	@ (8010b34 <inv_icm20948_initialize_lower_driver+0x304>)
 8010a5e:	2201      	movs	r2, #1
 8010a60:	2175      	movs	r1, #117	@ 0x75
 8010a62:	68f8      	ldr	r0, [r7, #12]
 8010a64:	f007 fb1b 	bl	801809e <inv_icm20948_write_mems_reg>
  // Setup MEMs properties.
  s->base_state.accel_averaging = 1; //Change this value if higher sensor sample avergaing is required.
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	2201      	movs	r2, #1
 8010a6c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
  s->base_state.gyro_averaging = 1;  //Change this value if higher sensor sample avergaing is required.
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	2201      	movs	r2, #1
 8010a74:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
  inv_icm20948_set_gyro_divider(s, FIFO_DIVIDER);       //Initial sampling rate 1125Hz/19+1 = 56Hz.
 8010a78:	2113      	movs	r1, #19
 8010a7a:	68f8      	ldr	r0, [r7, #12]
 8010a7c:	f000 f8c4 	bl	8010c08 <inv_icm20948_set_gyro_divider>
  inv_icm20948_set_accel_divider(s, FIFO_DIVIDER);      //Initial sampling rate 1125Hz/19+1 = 56Hz.
 8010a80:	2113      	movs	r1, #19
 8010a82:	68f8      	ldr	r0, [r7, #12]
 8010a84:	f000 f906 	bl	8010c94 <inv_icm20948_set_accel_divider>
  // Init the sample rate to 56 Hz for BAC,STEPC and B2S
  dmp_icm20948_set_bac_rate(s, DMP_ALGO_FREQ_56);
 8010a88:	2138      	movs	r1, #56	@ 0x38
 8010a8a:	68f8      	ldr	r0, [r7, #12]
 8010a8c:	f003 f8a6 	bl	8013bdc <dmp_icm20948_set_bac_rate>
  dmp_icm20948_set_b2s_rate(s, DMP_ALGO_FREQ_56);
 8010a90:	2138      	movs	r1, #56	@ 0x38
 8010a92:	68f8      	ldr	r0, [r7, #12]
 8010a94:	f003 f8ed 	bl	8013c72 <dmp_icm20948_set_b2s_rate>
  // FIFO Setup.
  result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 8010a98:	2200      	movs	r2, #0
 8010a9a:	2176      	movs	r1, #118	@ 0x76
 8010a9c:	68f8      	ldr	r0, [r7, #12]
 8010a9e:	f007 fb77 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8010aa2:	4602      	mov	r2, r0
 8010aa4:	697b      	ldr	r3, [r7, #20]
 8010aa6:	4313      	orrs	r3, r2
 8010aa8:	617b      	str	r3, [r7, #20]
  result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 8010aaa:	221f      	movs	r2, #31
 8010aac:	2168      	movs	r1, #104	@ 0x68
 8010aae:	68f8      	ldr	r0, [r7, #12]
 8010ab0:	f007 fb6e 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8010ab4:	4602      	mov	r2, r0
 8010ab6:	697b      	ldr	r3, [r7, #20]
 8010ab8:	4313      	orrs	r3, r2
 8010aba:	617b      	str	r3, [r7, #20]
  result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 8010abc:	221e      	movs	r2, #30
 8010abe:	2168      	movs	r1, #104	@ 0x68
 8010ac0:	68f8      	ldr	r0, [r7, #12]
 8010ac2:	f007 fb65 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8010ac6:	4602      	mov	r2, r0
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	4313      	orrs	r3, r2
 8010acc:	617b      	str	r3, [r7, #20]
  result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 8010ace:	2200      	movs	r2, #0
 8010ad0:	2166      	movs	r1, #102	@ 0x66
 8010ad2:	68f8      	ldr	r0, [r7, #12]
 8010ad4:	f007 fb5c 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8010ad8:	4602      	mov	r2, r0
 8010ada:	697b      	ldr	r3, [r7, #20]
 8010adc:	4313      	orrs	r3, r2
 8010ade:	617b      	str	r3, [r7, #20]
  result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	2167      	movs	r1, #103	@ 0x67
 8010ae4:	68f8      	ldr	r0, [r7, #12]
 8010ae6:	f007 fb53 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8010aea:	4602      	mov	r2, r0
 8010aec:	697b      	ldr	r3, [r7, #20]
 8010aee:	4313      	orrs	r3, r2
 8010af0:	617b      	str	r3, [r7, #20]
  s->base_state.lp_en_support = 1;
 8010af2:	68fa      	ldr	r2, [r7, #12]
 8010af4:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 8010af8:	f043 0301 	orr.w	r3, r3, #1
 8010afc:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
  if(s->base_state.lp_en_support == 1)
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8010b06:	f003 0301 	and.w	r3, r3, #1
 8010b0a:	b2db      	uxtb	r3, r3
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d004      	beq.n	8010b1a <inv_icm20948_initialize_lower_driver+0x2ea>
  {
    inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8010b10:	2201      	movs	r2, #1
 8010b12:	2102      	movs	r1, #2
 8010b14:	68f8      	ldr	r0, [r7, #12]
 8010b16:	f7ff fcf3 	bl	8010500 <inv_icm20948_set_chip_power_state>
  }
  result |= inv_icm20948_sleep_mems(s);
 8010b1a:	68f8      	ldr	r0, [r7, #12]
 8010b1c:	f7ff fdfa 	bl	8010714 <inv_icm20948_sleep_mems>
 8010b20:	4602      	mov	r2, r0
 8010b22:	697b      	ldr	r3, [r7, #20]
 8010b24:	4313      	orrs	r3, r2
 8010b26:	617b      	str	r3, [r7, #20]
  return result;
 8010b28:	697b      	ldr	r3, [r7, #20]
}
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	3718      	adds	r7, #24
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	bd80      	pop	{r7, pc}
 8010b32:	bf00      	nop
 8010b34:	20001b15 	.word	0x20001b15
 8010b38:	0802946c 	.word	0x0802946c
 8010b3c:	200011d8 	.word	0x200011d8
 8010b40:	08029488 	.word	0x08029488
 8010b44:	080294b0 	.word	0x080294b0
 8010b48:	080294d0 	.word	0x080294d0
 8010b4c:	080294d4 	.word	0x080294d4

08010b50 <activate_compass>:

static void activate_compass(struct inv_icm20948 * s)
{
 8010b50:	b480      	push	{r7}
 8010b52:	b083      	sub	sp, #12
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 1;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	2201      	movs	r2, #1
 8010b5c:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8010b60:	bf00      	nop
 8010b62:	370c      	adds	r7, #12
 8010b64:	46bd      	mov	sp, r7
 8010b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6a:	4770      	bx	lr

08010b6c <desactivate_compass>:

static void desactivate_compass(struct inv_icm20948 * s)
{
 8010b6c:	b480      	push	{r7}
 8010b6e:	b083      	sub	sp, #12
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 0;
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	2200      	movs	r2, #0
 8010b78:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8010b7c:	bf00      	nop
 8010b7e:	370c      	adds	r7, #12
 8010b80:	46bd      	mov	sp, r7
 8010b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b86:	4770      	bx	lr

08010b88 <inv_icm20948_get_compass_availability>:

int inv_icm20948_get_compass_availability(struct inv_icm20948 * s)
{
 8010b88:	b480      	push	{r7}
 8010b8a:	b083      	sub	sp, #12
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
	return s->s_compass_available;
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
}
 8010b96:	4618      	mov	r0, r3
 8010b98:	370c      	adds	r7, #12
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba0:	4770      	bx	lr

08010ba2 <inv_icm20948_set_slave_compass_id>:
{
	return s->s_proximity_available;
}

int inv_icm20948_set_slave_compass_id(struct inv_icm20948 * s, int id)
{
 8010ba2:	b580      	push	{r7, lr}
 8010ba4:	b084      	sub	sp, #16
 8010ba6:	af00      	add	r7, sp, #0
 8010ba8:	6078      	str	r0, [r7, #4]
 8010baa:	6039      	str	r1, [r7, #0]
	int result = 0;
 8010bac:	2300      	movs	r3, #0
 8010bae:	60fb      	str	r3, [r7, #12]

	//result = inv_icm20948_wakeup_mems(s);
	//if (result)
	//	return result;
		
	inv_icm20948_prevent_lpen_control(s);
 8010bb0:	6878      	ldr	r0, [r7, #4]
 8010bb2:	f7ff fc79 	bl	80104a8 <inv_icm20948_prevent_lpen_control>
	activate_compass(s);
 8010bb6:	6878      	ldr	r0, [r7, #4]
 8010bb8:	f7ff ffca 	bl	8010b50 <activate_compass>
	
	inv_icm20948_init_secondary(s);
 8010bbc:	6878      	ldr	r0, [r7, #4]
 8010bbe:	f7fd fafa 	bl	800e1b6 <inv_icm20948_init_secondary>

	// Set up the secondary I2C bus on 20630.
	inv_icm20948_set_secondary(s);
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	f7ff fde4 	bl	8010790 <inv_icm20948_set_secondary>

	//Setup Compass
	result = inv_icm20948_setup_compass_akm(s);
 8010bc8:	6878      	ldr	r0, [r7, #4]
 8010bca:	f7fc fe35 	bl	800d838 <inv_icm20948_setup_compass_akm>
 8010bce:	60f8      	str	r0, [r7, #12]

	//Setup Compass mounting matrix into DMP
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8010bdc:	461a      	mov	r2, r3
 8010bde:	6878      	ldr	r0, [r7, #4]
 8010be0:	f7fd f90c 	bl	800ddfc <inv_icm20948_compass_dmp_cal>
 8010be4:	4602      	mov	r2, r0
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	4313      	orrs	r3, r2
 8010bea:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d002      	beq.n	8010bf8 <inv_icm20948_set_slave_compass_id+0x56>
		desactivate_compass(s);
 8010bf2:	6878      	ldr	r0, [r7, #4]
 8010bf4:	f7ff ffba 	bl	8010b6c <desactivate_compass>

	//result = inv_icm20948_sleep_mems(s);
	inv_icm20948_allow_lpen_control(s);
 8010bf8:	6878      	ldr	r0, [r7, #4]
 8010bfa:	f7ff fc63 	bl	80104c4 <inv_icm20948_allow_lpen_control>
	return result;
 8010bfe:	68fb      	ldr	r3, [r7, #12]
}
 8010c00:	4618      	mov	r0, r3
 8010c02:	3710      	adds	r7, #16
 8010c04:	46bd      	mov	sp, r7
 8010c06:	bd80      	pop	{r7, pc}

08010c08 <inv_icm20948_set_gyro_divider>:

int inv_icm20948_set_gyro_divider(struct inv_icm20948 * s, unsigned char div)
{
 8010c08:	b580      	push	{r7, lr}
 8010c0a:	b082      	sub	sp, #8
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	6078      	str	r0, [r7, #4]
 8010c10:	460b      	mov	r3, r1
 8010c12:	70fb      	strb	r3, [r7, #3]
	s->base_state.gyro_div = div;
 8010c14:	78fa      	ldrb	r2, [r7, #3]
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	775a      	strb	r2, [r3, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 8010c1a:	1cfb      	adds	r3, r7, #3
 8010c1c:	2201      	movs	r2, #1
 8010c1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010c22:	6878      	ldr	r0, [r7, #4]
 8010c24:	f007 fa3b 	bl	801809e <inv_icm20948_write_mems_reg>
 8010c28:	4603      	mov	r3, r0
}
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	3708      	adds	r7, #8
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}

08010c32 <inv_icm20948_get_gyro_divider>:

unsigned char inv_icm20948_get_gyro_divider(struct inv_icm20948 * s)
{
 8010c32:	b480      	push	{r7}
 8010c34:	b083      	sub	sp, #12
 8010c36:	af00      	add	r7, sp, #0
 8010c38:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_div;
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	7f5b      	ldrb	r3, [r3, #29]
}
 8010c3e:	4618      	mov	r0, r3
 8010c40:	370c      	adds	r7, #12
 8010c42:	46bd      	mov	sp, r7
 8010c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c48:	4770      	bx	lr

08010c4a <inv_icm20948_set_secondary_divider>:

int inv_icm20948_set_secondary_divider(struct inv_icm20948 * s, unsigned char div)
{
 8010c4a:	b580      	push	{r7, lr}
 8010c4c:	b082      	sub	sp, #8
 8010c4e:	af00      	add	r7, sp, #0
 8010c50:	6078      	str	r0, [r7, #4]
 8010c52:	460b      	mov	r3, r1
 8010c54:	70fb      	strb	r3, [r7, #3]
	s->base_state.secondary_div = 1UL<<div;
 8010c56:	78fb      	ldrb	r3, [r7, #3]
 8010c58:	2201      	movs	r2, #1
 8010c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8010c5e:	b29a      	uxth	r2, r3
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	83da      	strh	r2, [r3, #30]
	return inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, div);
 8010c64:	78fb      	ldrb	r3, [r7, #3]
 8010c66:	461a      	mov	r2, r3
 8010c68:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f007 fa8f 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8010c72:	4603      	mov	r3, r0
}
 8010c74:	4618      	mov	r0, r3
 8010c76:	3708      	adds	r7, #8
 8010c78:	46bd      	mov	sp, r7
 8010c7a:	bd80      	pop	{r7, pc}

08010c7c <inv_icm20948_get_secondary_divider>:

unsigned short inv_icm20948_get_secondary_divider(struct inv_icm20948 * s)
{
 8010c7c:	b480      	push	{r7}
 8010c7e:	b083      	sub	sp, #12
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]
	return s->base_state.secondary_div;
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	8bdb      	ldrh	r3, [r3, #30]
}
 8010c88:	4618      	mov	r0, r3
 8010c8a:	370c      	adds	r7, #12
 8010c8c:	46bd      	mov	sp, r7
 8010c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c92:	4770      	bx	lr

08010c94 <inv_icm20948_set_accel_divider>:

int inv_icm20948_set_accel_divider(struct inv_icm20948 * s, short div)
{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b084      	sub	sp, #16
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	6078      	str	r0, [r7, #4]
 8010c9c:	460b      	mov	r3, r1
 8010c9e:	807b      	strh	r3, [r7, #2]
	unsigned char data[2] = {0};
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	81bb      	strh	r3, [r7, #12]

	s->base_state.accel_div = div;
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	887a      	ldrh	r2, [r7, #2]
 8010ca8:	841a      	strh	r2, [r3, #32]
	data[0] = (unsigned char)(div >> 8);
 8010caa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010cae:	121b      	asrs	r3, r3, #8
 8010cb0:	b21b      	sxth	r3, r3
 8010cb2:	b2db      	uxtb	r3, r3
 8010cb4:	733b      	strb	r3, [r7, #12]
	data[1] = (unsigned char)(div & 0xff);
 8010cb6:	887b      	ldrh	r3, [r7, #2]
 8010cb8:	b2db      	uxtb	r3, r3
 8010cba:	737b      	strb	r3, [r7, #13]

	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 8010cbc:	f107 030c 	add.w	r3, r7, #12
 8010cc0:	2202      	movs	r2, #2
 8010cc2:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8010cc6:	6878      	ldr	r0, [r7, #4]
 8010cc8:	f007 f9e9 	bl	801809e <inv_icm20948_write_mems_reg>
 8010ccc:	4603      	mov	r3, r0
}
 8010cce:	4618      	mov	r0, r3
 8010cd0:	3710      	adds	r7, #16
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}

08010cd6 <inv_icm20948_get_accel_divider>:

short inv_icm20948_get_accel_divider(struct inv_icm20948 * s)
{
 8010cd6:	b480      	push	{r7}
 8010cd8:	b083      	sub	sp, #12
 8010cda:	af00      	add	r7, sp, #0
 8010cdc:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_div;
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	370c      	adds	r7, #12
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr

08010cf0 <inv_icm20948_set_gyro_sf>:
*            0=1125Hz sample rate, 1=562.5Hz sample rate, ... 4=225Hz sample rate, ...
*            10=102.2727Hz sample rate, ... etc.
* @param[in] gyro_level 0=250 dps, 1=500 dps, 2=1000 dps, 3=2000 dps
*/
int inv_icm20948_set_gyro_sf(struct inv_icm20948 * s, unsigned char div, int gyro_level)
{
 8010cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cf4:	b097      	sub	sp, #92	@ 0x5c
 8010cf6:	af00      	add	r7, sp, #0
 8010cf8:	6378      	str	r0, [r7, #52]	@ 0x34
 8010cfa:	460b      	mov	r3, r1
 8010cfc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010cfe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	long gyro_sf;
	static long lLastGyroSf = 0;
	int result = 0;
 8010d02:	2300      	movs	r3, #0
 8010d04:	653b      	str	r3, [r7, #80]	@ 0x50

	if(s->base_state.timebase_correction_pll == 0)
 8010d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d10a      	bne.n	8010d26 <inv_icm20948_set_gyro_sf+0x36>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 8010d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d12:	3328      	adds	r3, #40	@ 0x28
 8010d14:	2201      	movs	r2, #1
 8010d16:	21a8      	movs	r1, #168	@ 0xa8
 8010d18:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010d1a:	f007 fa95 	bl	8018248 <inv_icm20948_read_mems_reg>
 8010d1e:	4602      	mov	r2, r0
 8010d20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d22:	4313      	orrs	r3, r2
 8010d24:	653b      	str	r3, [r7, #80]	@ 0x50

	{
		unsigned long long const MagicConstant = 264446880937391LL;
 8010d26:	a360      	add	r3, pc, #384	@ (adr r3, 8010ea8 <inv_icm20948_set_gyro_sf+0x1b8>)
 8010d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d2c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		unsigned long long const MagicConstantScale = 100000LL;
 8010d30:	4a5b      	ldr	r2, [pc, #364]	@ (8010ea0 <inv_icm20948_set_gyro_sf+0x1b0>)
 8010d32:	f04f 0300 	mov.w	r3, #0
 8010d36:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		unsigned long long ResultLL;

		if (s->base_state.timebase_correction_pll & 0x80) {
 8010d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010d40:	b25b      	sxtb	r3, r3
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	da48      	bge.n	8010dd8 <inv_icm20948_set_gyro_sf+0xe8>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 8010d46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8010d4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010d4c:	f1a1 0420 	sub.w	r4, r1, #32
 8010d50:	f1c1 0020 	rsb	r0, r1, #32
 8010d54:	fa03 fb01 	lsl.w	fp, r3, r1
 8010d58:	fa02 f404 	lsl.w	r4, r2, r4
 8010d5c:	ea4b 0b04 	orr.w	fp, fp, r4
 8010d60:	fa22 f000 	lsr.w	r0, r2, r0
 8010d64:	ea4b 0b00 	orr.w	fp, fp, r0
 8010d68:	fa02 fa01 	lsl.w	sl, r2, r1
 8010d6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010d70:	3301      	adds	r3, #1
 8010d72:	17da      	asrs	r2, r3, #31
 8010d74:	61bb      	str	r3, [r7, #24]
 8010d76:	61fa      	str	r2, [r7, #28]
 8010d78:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8010d7c:	4603      	mov	r3, r0
 8010d7e:	fb03 f20b 	mul.w	r2, r3, fp
 8010d82:	460b      	mov	r3, r1
 8010d84:	fb0a f303 	mul.w	r3, sl, r3
 8010d88:	4413      	add	r3, r2
 8010d8a:	4602      	mov	r2, r0
 8010d8c:	fbaa 1202 	umull	r1, r2, sl, r2
 8010d90:	627a      	str	r2, [r7, #36]	@ 0x24
 8010d92:	460a      	mov	r2, r1
 8010d94:	623a      	str	r2, [r7, #32]
 8010d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d98:	4413      	add	r3, r2
 8010d9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010da2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010da6:	f5c3 639e 	rsb	r3, r3, #1264	@ 0x4f0
 8010daa:	3306      	adds	r3, #6
 8010dac:	17da      	asrs	r2, r3, #31
 8010dae:	613b      	str	r3, [r7, #16]
 8010db0:	617a      	str	r2, [r7, #20]
 8010db2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8010db6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8010dba:	f7ef ff0f 	bl	8000bdc <__aeabi_uldivmod>
 8010dbe:	4602      	mov	r2, r0
 8010dc0:	460b      	mov	r3, r1
 8010dc2:	4610      	mov	r0, r2
 8010dc4:	4619      	mov	r1, r3
 8010dc6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8010dca:	f7ef ff07 	bl	8000bdc <__aeabi_uldivmod>
 8010dce:	4602      	mov	r2, r0
 8010dd0:	460b      	mov	r3, r1
 8010dd2:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8010dd6:	e040      	b.n	8010e5a <inv_icm20948_set_gyro_sf+0x16a>
		}
		else {
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 8010dd8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8010ddc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010dde:	f1a1 0420 	sub.w	r4, r1, #32
 8010de2:	f1c1 0020 	rsb	r0, r1, #32
 8010de6:	fa03 f901 	lsl.w	r9, r3, r1
 8010dea:	fa02 f404 	lsl.w	r4, r2, r4
 8010dee:	ea49 0904 	orr.w	r9, r9, r4
 8010df2:	fa22 f000 	lsr.w	r0, r2, r0
 8010df6:	ea49 0900 	orr.w	r9, r9, r0
 8010dfa:	fa02 f801 	lsl.w	r8, r2, r1
 8010dfe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010e02:	3301      	adds	r3, #1
 8010e04:	17da      	asrs	r2, r3, #31
 8010e06:	60bb      	str	r3, [r7, #8]
 8010e08:	60fa      	str	r2, [r7, #12]
 8010e0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010e0e:	4603      	mov	r3, r0
 8010e10:	fb03 f209 	mul.w	r2, r3, r9
 8010e14:	460b      	mov	r3, r1
 8010e16:	fb08 f303 	mul.w	r3, r8, r3
 8010e1a:	4413      	add	r3, r2
 8010e1c:	4602      	mov	r2, r0
 8010e1e:	fba8 5602 	umull	r5, r6, r8, r2
 8010e22:	4433      	add	r3, r6
 8010e24:	461e      	mov	r6, r3
 8010e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e2c:	f203 43f6 	addw	r3, r3, #1270	@ 0x4f6
 8010e30:	17da      	asrs	r2, r3, #31
 8010e32:	603b      	str	r3, [r7, #0]
 8010e34:	607a      	str	r2, [r7, #4]
 8010e36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e3a:	4628      	mov	r0, r5
 8010e3c:	4631      	mov	r1, r6
 8010e3e:	f7ef fecd 	bl	8000bdc <__aeabi_uldivmod>
 8010e42:	4602      	mov	r2, r0
 8010e44:	460b      	mov	r3, r1
 8010e46:	4610      	mov	r0, r2
 8010e48:	4619      	mov	r1, r3
 8010e4a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8010e4e:	f7ef fec5 	bl	8000bdc <__aeabi_uldivmod>
 8010e52:	4602      	mov	r2, r0
 8010e54:	460b      	mov	r3, r1
 8010e56:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		/*
		    In above deprecated FP version, worst case arguments can produce a result that overflows a signed long.
		    Here, for such cases, we emulate the FP behavior of setting the result to the maximum positive value, as
		    the compiler's conversion of a u64 to an s32 is simple truncation of the u64's high half, sadly....
		*/
		if  (ResultLL > 0x7FFFFFFF) 
 8010e5a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8010e5e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8010e62:	f173 0300 	sbcs.w	r3, r3, #0
 8010e66:	d303      	bcc.n	8010e70 <inv_icm20948_set_gyro_sf+0x180>
			gyro_sf = 0x7FFFFFFF;
 8010e68:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010e6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8010e6e:	e001      	b.n	8010e74 <inv_icm20948_set_gyro_sf+0x184>
		else
			gyro_sf = (long)ResultLL;
 8010e70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e72:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	if (gyro_sf != lLastGyroSf) {
 8010e74:	4b0b      	ldr	r3, [pc, #44]	@ (8010ea4 <inv_icm20948_set_gyro_sf+0x1b4>)
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010e7a:	429a      	cmp	r2, r3
 8010e7c:	d00a      	beq.n	8010e94 <inv_icm20948_set_gyro_sf+0x1a4>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 8010e7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010e80:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010e82:	f002 fc49 	bl	8013718 <dmp_icm20948_set_gyro_sf>
 8010e86:	4602      	mov	r2, r0
 8010e88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e8a:	4313      	orrs	r3, r2
 8010e8c:	653b      	str	r3, [r7, #80]	@ 0x50
		lLastGyroSf = gyro_sf;
 8010e8e:	4a05      	ldr	r2, [pc, #20]	@ (8010ea4 <inv_icm20948_set_gyro_sf+0x1b4>)
 8010e90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e92:	6013      	str	r3, [r2, #0]
	}

	return result;
 8010e94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	375c      	adds	r7, #92	@ 0x5c
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ea0:	000186a0 	.word	0x000186a0
 8010ea4:	20001b18 	.word	0x20001b18
 8010ea8:	566675af 	.word	0x566675af
 8010eac:	0000f083 	.word	0x0000f083

08010eb0 <inv_icm20948_set_gyro_fullscale>:

int inv_icm20948_set_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b084      	sub	sp, #16
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	6078      	str	r0, [r7, #4]
 8010eb8:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.gyro_fullscale = level;
 8010eba:	683b      	ldr	r3, [r7, #0]
 8010ebc:	b2da      	uxtb	r2, r3
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 8010ec4:	6839      	ldr	r1, [r7, #0]
 8010ec6:	6878      	ldr	r0, [r7, #4]
 8010ec8:	f000 f81e 	bl	8010f08 <inv_icm20948_set_icm20948_gyro_fullscale>
 8010ecc:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, s->base_state.gyro_div, level);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	7f5b      	ldrb	r3, [r3, #29]
 8010ed2:	683a      	ldr	r2, [r7, #0]
 8010ed4:	4619      	mov	r1, r3
 8010ed6:	6878      	ldr	r0, [r7, #4]
 8010ed8:	f7ff ff0a 	bl	8010cf0 <inv_icm20948_set_gyro_sf>
 8010edc:	4602      	mov	r2, r0
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	4313      	orrs	r3, r2
 8010ee2:	60fb      	str	r3, [r7, #12]

	return result;
 8010ee4:	68fb      	ldr	r3, [r7, #12]
}
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	3710      	adds	r7, #16
 8010eea:	46bd      	mov	sp, r7
 8010eec:	bd80      	pop	{r7, pc}

08010eee <inv_icm20948_get_gyro_fullscale>:

uint8_t inv_icm20948_get_gyro_fullscale(struct inv_icm20948 * s)
{
 8010eee:	b480      	push	{r7}
 8010ef0:	b083      	sub	sp, #12
 8010ef2:	af00      	add	r7, sp, #0
 8010ef4:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_fullscale;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
}
 8010efc:	4618      	mov	r0, r3
 8010efe:	370c      	adds	r7, #12
 8010f00:	46bd      	mov	sp, r7
 8010f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f06:	4770      	bx	lr

08010f08 <inv_icm20948_set_icm20948_gyro_fullscale>:


int inv_icm20948_set_icm20948_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 8010f08:	b580      	push	{r7, lr}
 8010f0a:	b086      	sub	sp, #24
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	6078      	str	r0, [r7, #4]
 8010f10:	6039      	str	r1, [r7, #0]
	int result = 0;
 8010f12:	2300      	movs	r3, #0
 8010f14:	613b      	str	r3, [r7, #16]
	unsigned char gyro_config_1_reg;
	unsigned char gyro_config_2_reg;
	unsigned char dec3_cfg;
	if (level >= NUM_MPU_GFS)
 8010f16:	683b      	ldr	r3, [r7, #0]
 8010f18:	2b03      	cmp	r3, #3
 8010f1a:	dd02      	ble.n	8010f22 <inv_icm20948_set_icm20948_gyro_fullscale+0x1a>
		return -1;
 8010f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8010f20:	e0b7      	b.n	8011092 <inv_icm20948_set_icm20948_gyro_fullscale+0x18a>

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 8010f22:	f107 030f 	add.w	r3, r7, #15
 8010f26:	2201      	movs	r2, #1
 8010f28:	f240 1101 	movw	r1, #257	@ 0x101
 8010f2c:	6878      	ldr	r0, [r7, #4]
 8010f2e:	f007 f98b 	bl	8018248 <inv_icm20948_read_mems_reg>
 8010f32:	4602      	mov	r2, r0
 8010f34:	693b      	ldr	r3, [r7, #16]
 8010f36:	4313      	orrs	r3, r2
 8010f38:	613b      	str	r3, [r7, #16]
	gyro_config_1_reg &= 0xC0;
 8010f3a:	7bfb      	ldrb	r3, [r7, #15]
 8010f3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8010f40:	b2db      	uxtb	r3, r3
 8010f42:	73fb      	strb	r3, [r7, #15]
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 8010f44:	683b      	ldr	r3, [r7, #0]
 8010f46:	005b      	lsls	r3, r3, #1
 8010f48:	b2da      	uxtb	r2, r3
 8010f4a:	7bfb      	ldrb	r3, [r7, #15]
 8010f4c:	4313      	orrs	r3, r2
 8010f4e:	b2db      	uxtb	r3, r3
 8010f50:	f043 0301 	orr.w	r3, r3, #1
 8010f54:	b2db      	uxtb	r3, r3
 8010f56:	73fb      	strb	r3, [r7, #15]
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 8010f58:	f107 030f 	add.w	r3, r7, #15
 8010f5c:	2201      	movs	r2, #1
 8010f5e:	f240 1101 	movw	r1, #257	@ 0x101
 8010f62:	6878      	ldr	r0, [r7, #4]
 8010f64:	f007 f89b 	bl	801809e <inv_icm20948_write_mems_reg>
 8010f68:	4602      	mov	r2, r0
 8010f6a:	693b      	ldr	r3, [r7, #16]
 8010f6c:	4313      	orrs	r3, r2
 8010f6e:	613b      	str	r3, [r7, #16]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 8010f70:	f107 030e 	add.w	r3, r7, #14
 8010f74:	2201      	movs	r2, #1
 8010f76:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8010f7a:	6878      	ldr	r0, [r7, #4]
 8010f7c:	f007 f964 	bl	8018248 <inv_icm20948_read_mems_reg>
 8010f80:	4602      	mov	r2, r0
 8010f82:	693b      	ldr	r3, [r7, #16]
 8010f84:	4313      	orrs	r3, r2
 8010f86:	613b      	str	r3, [r7, #16]
	gyro_config_2_reg &= 0xF8;
 8010f88:	7bbb      	ldrb	r3, [r7, #14]
 8010f8a:	f023 0307 	bic.w	r3, r3, #7
 8010f8e:	b2db      	uxtb	r3, r3
 8010f90:	73bb      	strb	r3, [r7, #14]
	
	switch(s->base_state.gyro_averaging) {
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8010f98:	2b80      	cmp	r3, #128	@ 0x80
 8010f9a:	d063      	beq.n	8011064 <inv_icm20948_set_icm20948_gyro_fullscale+0x15c>
 8010f9c:	2b80      	cmp	r3, #128	@ 0x80
 8010f9e:	dc64      	bgt.n	801106a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 8010fa0:	2b20      	cmp	r3, #32
 8010fa2:	dc47      	bgt.n	8011034 <inv_icm20948_set_icm20948_gyro_fullscale+0x12c>
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	dd60      	ble.n	801106a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 8010fa8:	3b01      	subs	r3, #1
 8010faa:	2b1f      	cmp	r3, #31
 8010fac:	d85d      	bhi.n	801106a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 8010fae:	a201      	add	r2, pc, #4	@ (adr r2, 8010fb4 <inv_icm20948_set_icm20948_gyro_fullscale+0xac>)
 8010fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fb4:	0801103b 	.word	0x0801103b
 8010fb8:	08011041 	.word	0x08011041
 8010fbc:	0801106b 	.word	0x0801106b
 8010fc0:	08011047 	.word	0x08011047
 8010fc4:	0801106b 	.word	0x0801106b
 8010fc8:	0801106b 	.word	0x0801106b
 8010fcc:	0801106b 	.word	0x0801106b
 8010fd0:	0801104d 	.word	0x0801104d
 8010fd4:	0801106b 	.word	0x0801106b
 8010fd8:	0801106b 	.word	0x0801106b
 8010fdc:	0801106b 	.word	0x0801106b
 8010fe0:	0801106b 	.word	0x0801106b
 8010fe4:	0801106b 	.word	0x0801106b
 8010fe8:	0801106b 	.word	0x0801106b
 8010fec:	0801106b 	.word	0x0801106b
 8010ff0:	08011053 	.word	0x08011053
 8010ff4:	0801106b 	.word	0x0801106b
 8010ff8:	0801106b 	.word	0x0801106b
 8010ffc:	0801106b 	.word	0x0801106b
 8011000:	0801106b 	.word	0x0801106b
 8011004:	0801106b 	.word	0x0801106b
 8011008:	0801106b 	.word	0x0801106b
 801100c:	0801106b 	.word	0x0801106b
 8011010:	0801106b 	.word	0x0801106b
 8011014:	0801106b 	.word	0x0801106b
 8011018:	0801106b 	.word	0x0801106b
 801101c:	0801106b 	.word	0x0801106b
 8011020:	0801106b 	.word	0x0801106b
 8011024:	0801106b 	.word	0x0801106b
 8011028:	0801106b 	.word	0x0801106b
 801102c:	0801106b 	.word	0x0801106b
 8011030:	08011059 	.word	0x08011059
 8011034:	2b40      	cmp	r3, #64	@ 0x40
 8011036:	d012      	beq.n	801105e <inv_icm20948_set_icm20948_gyro_fullscale+0x156>
 8011038:	e017      	b.n	801106a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
		case 1:
			dec3_cfg = 0;
 801103a:	2300      	movs	r3, #0
 801103c:	75fb      	strb	r3, [r7, #23]
			break;
 801103e:	e017      	b.n	8011070 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 2:
			dec3_cfg = 1;
 8011040:	2301      	movs	r3, #1
 8011042:	75fb      	strb	r3, [r7, #23]
			break;
 8011044:	e014      	b.n	8011070 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 4:
			dec3_cfg = 2;
 8011046:	2302      	movs	r3, #2
 8011048:	75fb      	strb	r3, [r7, #23]
			break;
 801104a:	e011      	b.n	8011070 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 8:
			dec3_cfg = 3;
 801104c:	2303      	movs	r3, #3
 801104e:	75fb      	strb	r3, [r7, #23]
			break;
 8011050:	e00e      	b.n	8011070 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 16:
			dec3_cfg = 4;
 8011052:	2304      	movs	r3, #4
 8011054:	75fb      	strb	r3, [r7, #23]
			break;
 8011056:	e00b      	b.n	8011070 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 32:
			dec3_cfg = 5;
 8011058:	2305      	movs	r3, #5
 801105a:	75fb      	strb	r3, [r7, #23]
			break;
 801105c:	e008      	b.n	8011070 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 64:
			dec3_cfg = 6;
 801105e:	2306      	movs	r3, #6
 8011060:	75fb      	strb	r3, [r7, #23]
			break;
 8011062:	e005      	b.n	8011070 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 128:
			dec3_cfg = 7;
 8011064:	2307      	movs	r3, #7
 8011066:	75fb      	strb	r3, [r7, #23]
			break;
 8011068:	e002      	b.n	8011070 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		default:
			dec3_cfg = 0;
 801106a:	2300      	movs	r3, #0
 801106c:	75fb      	strb	r3, [r7, #23]
			break;
 801106e:	bf00      	nop
	}
	gyro_config_2_reg |= dec3_cfg;  
 8011070:	7bba      	ldrb	r2, [r7, #14]
 8011072:	7dfb      	ldrb	r3, [r7, #23]
 8011074:	4313      	orrs	r3, r2
 8011076:	b2db      	uxtb	r3, r3
 8011078:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 801107a:	7bbb      	ldrb	r3, [r7, #14]
 801107c:	461a      	mov	r2, r3
 801107e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8011082:	6878      	ldr	r0, [r7, #4]
 8011084:	f007 f884 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8011088:	4602      	mov	r2, r0
 801108a:	693b      	ldr	r3, [r7, #16]
 801108c:	4313      	orrs	r3, r2
 801108e:	613b      	str	r3, [r7, #16]
	return result;
 8011090:	693b      	ldr	r3, [r7, #16]
}
 8011092:	4618      	mov	r0, r3
 8011094:	3718      	adds	r7, #24
 8011096:	46bd      	mov	sp, r7
 8011098:	bd80      	pop	{r7, pc}
 801109a:	bf00      	nop

0801109c <inv_icm20948_set_accel_fullscale>:


int inv_icm20948_set_accel_fullscale(struct inv_icm20948 * s, int level)
{
 801109c:	b580      	push	{r7, lr}
 801109e:	b084      	sub	sp, #16
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	6078      	str	r0, [r7, #4]
 80110a4:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.accel_fullscale = level;
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	b2da      	uxtb	r2, r3
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 80110b0:	6839      	ldr	r1, [r7, #0]
 80110b2:	6878      	ldr	r0, [r7, #4]
 80110b4:	f000 f82e 	bl	8011114 <inv_icm20948_set_icm20948_accel_fullscale>
 80110b8:	60f8      	str	r0, [r7, #12]
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 80110ba:	2202      	movs	r2, #2
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	fa02 f303 	lsl.w	r3, r2, r3
 80110c2:	b21b      	sxth	r3, r3
 80110c4:	4619      	mov	r1, r3
 80110c6:	6878      	ldr	r0, [r7, #4]
 80110c8:	f002 fc90 	bl	80139ec <dmp_icm20948_set_accel_fsr>
 80110cc:	4602      	mov	r2, r0
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	4313      	orrs	r3, r2
 80110d2:	60fb      	str	r3, [r7, #12]
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 80110d4:	2202      	movs	r2, #2
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	fa02 f303 	lsl.w	r3, r2, r3
 80110dc:	b21b      	sxth	r3, r3
 80110de:	4619      	mov	r1, r3
 80110e0:	6878      	ldr	r0, [r7, #4]
 80110e2:	f002 fcff 	bl	8013ae4 <dmp_icm20948_set_accel_scale2>
 80110e6:	4602      	mov	r2, r0
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	4313      	orrs	r3, r2
 80110ec:	60fb      	str	r3, [r7, #12]
	return result;
 80110ee:	68fb      	ldr	r3, [r7, #12]
}
 80110f0:	4618      	mov	r0, r3
 80110f2:	3710      	adds	r7, #16
 80110f4:	46bd      	mov	sp, r7
 80110f6:	bd80      	pop	{r7, pc}

080110f8 <inv_icm20948_get_accel_fullscale>:

uint8_t inv_icm20948_get_accel_fullscale(struct inv_icm20948 * s)
{
 80110f8:	b480      	push	{r7}
 80110fa:	b083      	sub	sp, #12
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_fullscale;
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
}
 8011106:	4618      	mov	r0, r3
 8011108:	370c      	adds	r7, #12
 801110a:	46bd      	mov	sp, r7
 801110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011110:	4770      	bx	lr
	...

08011114 <inv_icm20948_set_icm20948_accel_fullscale>:


int inv_icm20948_set_icm20948_accel_fullscale(struct inv_icm20948 * s, int level)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b086      	sub	sp, #24
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
 801111c:	6039      	str	r1, [r7, #0]
	int result = 0;
 801111e:	2300      	movs	r3, #0
 8011120:	613b      	str	r3, [r7, #16]
	unsigned char accel_config_1_reg;
	unsigned char accel_config_2_reg;
	unsigned char dec3_cfg;

	if (level >= NUM_MPU_AFS)
 8011122:	683b      	ldr	r3, [r7, #0]
 8011124:	2b03      	cmp	r3, #3
 8011126:	dd02      	ble.n	801112e <inv_icm20948_set_icm20948_accel_fullscale+0x1a>
		return -1;
 8011128:	f04f 33ff 	mov.w	r3, #4294967295
 801112c:	e0b2      	b.n	8011294 <inv_icm20948_set_icm20948_accel_fullscale+0x180>

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 801112e:	f107 030f 	add.w	r3, r7, #15
 8011132:	2201      	movs	r2, #1
 8011134:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8011138:	6878      	ldr	r0, [r7, #4]
 801113a:	f007 f885 	bl	8018248 <inv_icm20948_read_mems_reg>
 801113e:	4602      	mov	r2, r0
 8011140:	693b      	ldr	r3, [r7, #16]
 8011142:	4313      	orrs	r3, r2
 8011144:	613b      	str	r3, [r7, #16]
	accel_config_1_reg &= 0xC0;
 8011146:	7bfb      	ldrb	r3, [r7, #15]
 8011148:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801114c:	b2db      	uxtb	r3, r3
 801114e:	73fb      	strb	r3, [r7, #15]

	if(s->base_state.accel_averaging > 1)
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8011156:	2b01      	cmp	r3, #1
 8011158:	d90a      	bls.n	8011170 <inv_icm20948_set_icm20948_accel_fullscale+0x5c>
		accel_config_1_reg |= (7 << 3) | (level << 1) | 1;   //fchoice = 1, filter = 7.
 801115a:	683b      	ldr	r3, [r7, #0]
 801115c:	005b      	lsls	r3, r3, #1
 801115e:	b2da      	uxtb	r2, r3
 8011160:	7bfb      	ldrb	r3, [r7, #15]
 8011162:	4313      	orrs	r3, r2
 8011164:	b2db      	uxtb	r3, r3
 8011166:	f043 0339 	orr.w	r3, r3, #57	@ 0x39
 801116a:	b2db      	uxtb	r3, r3
 801116c:	73fb      	strb	r3, [r7, #15]
 801116e:	e008      	b.n	8011182 <inv_icm20948_set_icm20948_accel_fullscale+0x6e>
	else
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
 8011170:	683b      	ldr	r3, [r7, #0]
 8011172:	005b      	lsls	r3, r3, #1
 8011174:	b25a      	sxtb	r2, r3
 8011176:	7bfb      	ldrb	r3, [r7, #15]
 8011178:	b25b      	sxtb	r3, r3
 801117a:	4313      	orrs	r3, r2
 801117c:	b25b      	sxtb	r3, r3
 801117e:	b2db      	uxtb	r3, r3
 8011180:	73fb      	strb	r3, [r7, #15]
	/* /!\ FCHOICE=0 considers we are in low power mode always and allows us to have correct values on raw data since not averaged,
	in case low noise mode is to be supported for 20649, please reconsider this value and update base sample rate from 1125 to 4500...
	*/
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, accel_config_1_reg);
 8011182:	7bfb      	ldrb	r3, [r7, #15]
 8011184:	461a      	mov	r2, r3
 8011186:	f44f 718a 	mov.w	r1, #276	@ 0x114
 801118a:	6878      	ldr	r0, [r7, #4]
 801118c:	f007 f800 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8011190:	4602      	mov	r2, r0
 8011192:	693b      	ldr	r3, [r7, #16]
 8011194:	4313      	orrs	r3, r2
 8011196:	613b      	str	r3, [r7, #16]

	switch(s->base_state.accel_averaging) {
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801119e:	3b01      	subs	r3, #1
 80111a0:	2b1f      	cmp	r3, #31
 80111a2:	d852      	bhi.n	801124a <inv_icm20948_set_icm20948_accel_fullscale+0x136>
 80111a4:	a201      	add	r2, pc, #4	@ (adr r2, 80111ac <inv_icm20948_set_icm20948_accel_fullscale+0x98>)
 80111a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111aa:	bf00      	nop
 80111ac:	0801122d 	.word	0x0801122d
 80111b0:	0801124b 	.word	0x0801124b
 80111b4:	0801124b 	.word	0x0801124b
 80111b8:	08011233 	.word	0x08011233
 80111bc:	0801124b 	.word	0x0801124b
 80111c0:	0801124b 	.word	0x0801124b
 80111c4:	0801124b 	.word	0x0801124b
 80111c8:	08011239 	.word	0x08011239
 80111cc:	0801124b 	.word	0x0801124b
 80111d0:	0801124b 	.word	0x0801124b
 80111d4:	0801124b 	.word	0x0801124b
 80111d8:	0801124b 	.word	0x0801124b
 80111dc:	0801124b 	.word	0x0801124b
 80111e0:	0801124b 	.word	0x0801124b
 80111e4:	0801124b 	.word	0x0801124b
 80111e8:	0801123f 	.word	0x0801123f
 80111ec:	0801124b 	.word	0x0801124b
 80111f0:	0801124b 	.word	0x0801124b
 80111f4:	0801124b 	.word	0x0801124b
 80111f8:	0801124b 	.word	0x0801124b
 80111fc:	0801124b 	.word	0x0801124b
 8011200:	0801124b 	.word	0x0801124b
 8011204:	0801124b 	.word	0x0801124b
 8011208:	0801124b 	.word	0x0801124b
 801120c:	0801124b 	.word	0x0801124b
 8011210:	0801124b 	.word	0x0801124b
 8011214:	0801124b 	.word	0x0801124b
 8011218:	0801124b 	.word	0x0801124b
 801121c:	0801124b 	.word	0x0801124b
 8011220:	0801124b 	.word	0x0801124b
 8011224:	0801124b 	.word	0x0801124b
 8011228:	08011245 	.word	0x08011245
		case 1:
			dec3_cfg = 0;
 801122c:	2300      	movs	r3, #0
 801122e:	75fb      	strb	r3, [r7, #23]
			break;
 8011230:	e00e      	b.n	8011250 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		case 4:
			dec3_cfg = 0;
 8011232:	2300      	movs	r3, #0
 8011234:	75fb      	strb	r3, [r7, #23]
			break;
 8011236:	e00b      	b.n	8011250 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 8:
			dec3_cfg = 1;
 8011238:	2301      	movs	r3, #1
 801123a:	75fb      	strb	r3, [r7, #23]
			break;
 801123c:	e008      	b.n	8011250 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
	
		case 16:
			dec3_cfg = 2;
 801123e:	2302      	movs	r3, #2
 8011240:	75fb      	strb	r3, [r7, #23]
			break;
 8011242:	e005      	b.n	8011250 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 32:
			dec3_cfg = 3;
 8011244:	2303      	movs	r3, #3
 8011246:	75fb      	strb	r3, [r7, #23]
			break;
 8011248:	e002      	b.n	8011250 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		default:
			dec3_cfg = 0;
 801124a:	2300      	movs	r3, #0
 801124c:	75fb      	strb	r3, [r7, #23]
			break;
 801124e:	bf00      	nop
	}

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 8011250:	f107 030e 	add.w	r3, r7, #14
 8011254:	2201      	movs	r2, #1
 8011256:	f240 1115 	movw	r1, #277	@ 0x115
 801125a:	6878      	ldr	r0, [r7, #4]
 801125c:	f006 fff4 	bl	8018248 <inv_icm20948_read_mems_reg>
 8011260:	4602      	mov	r2, r0
 8011262:	693b      	ldr	r3, [r7, #16]
 8011264:	4313      	orrs	r3, r2
 8011266:	613b      	str	r3, [r7, #16]
	accel_config_2_reg &= 0xFC;
 8011268:	7bbb      	ldrb	r3, [r7, #14]
 801126a:	f023 0303 	bic.w	r3, r3, #3
 801126e:	b2db      	uxtb	r3, r3
 8011270:	73bb      	strb	r3, [r7, #14]

	accel_config_2_reg |=  dec3_cfg;
 8011272:	7bba      	ldrb	r2, [r7, #14]
 8011274:	7dfb      	ldrb	r3, [r7, #23]
 8011276:	4313      	orrs	r3, r2
 8011278:	b2db      	uxtb	r3, r3
 801127a:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 801127c:	7bbb      	ldrb	r3, [r7, #14]
 801127e:	461a      	mov	r2, r3
 8011280:	f240 1115 	movw	r1, #277	@ 0x115
 8011284:	6878      	ldr	r0, [r7, #4]
 8011286:	f006 ff83 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801128a:	4602      	mov	r2, r0
 801128c:	693b      	ldr	r3, [r7, #16]
 801128e:	4313      	orrs	r3, r2
 8011290:	613b      	str	r3, [r7, #16]

	return result;
 8011292:	693b      	ldr	r3, [r7, #16]
}
 8011294:	4618      	mov	r0, r3
 8011296:	3718      	adds	r7, #24
 8011298:	46bd      	mov	sp, r7
 801129a:	bd80      	pop	{r7, pc}

0801129c <inv_icm20948_enable_hw_sensors>:


int inv_icm20948_enable_hw_sensors(struct inv_icm20948 * s, int bit_mask)
{
 801129c:	b580      	push	{r7, lr}
 801129e:	b084      	sub	sp, #16
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	6078      	str	r0, [r7, #4]
 80112a4:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80112a6:	2300      	movs	r3, #0
 80112a8:	60fb      	str	r3, [r7, #12]

	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	7edb      	ldrb	r3, [r3, #27]
 80112ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80112b0:	bf0c      	ite	eq
 80112b2:	2301      	moveq	r3, #1
 80112b4:	2300      	movne	r3, #0
 80112b6:	b2db      	uxtb	r3, r3
 80112b8:	461a      	mov	r2, r3
 80112ba:	683b      	ldr	r3, [r7, #0]
 80112bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80112c0:	4313      	orrs	r3, r2
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d02d      	beq.n	8011322 <inv_icm20948_enable_hw_sensors+0x86>
		// All sensors off, or override is on
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	2200      	movs	r2, #0
 80112ca:	76da      	strb	r2, [r3, #27]
		// Gyro and Accel were off
		if ((bit_mask & 2) == 0) {
 80112cc:	683b      	ldr	r3, [r7, #0]
 80112ce:	f003 0302 	and.w	r3, r3, #2
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d102      	bne.n	80112dc <inv_icm20948_enable_hw_sensors+0x40>
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2238      	movs	r2, #56	@ 0x38
 80112da:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 1) == 0) {
 80112dc:	683b      	ldr	r3, [r7, #0]
 80112de:	f003 0301 	and.w	r3, r3, #1
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d106      	bne.n	80112f4 <inv_icm20948_enable_hw_sensors+0x58>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_GYRO_STBY; // Turn off gyro
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	7edb      	ldrb	r3, [r3, #27]
 80112ea:	f043 0307 	orr.w	r3, r3, #7
 80112ee:	b2da      	uxtb	r2, r3
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 4) == 0) {
 80112f4:	683b      	ldr	r3, [r7, #0]
 80112f6:	f003 0304 	and.w	r3, r3, #4
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d106      	bne.n	801130c <inv_icm20948_enable_hw_sensors+0x70>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_PRESSURE_STBY; // Turn off pressure
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	7edb      	ldrb	r3, [r3, #27]
 8011302:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011306:	b2da      	uxtb	r2, r3
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	76da      	strb	r2, [r3, #27]
		}

		rc |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &s->base_state.pwr_mgmt_2);
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	331b      	adds	r3, #27
 8011310:	2201      	movs	r2, #1
 8011312:	2107      	movs	r1, #7
 8011314:	6878      	ldr	r0, [r7, #4]
 8011316:	f006 fec2 	bl	801809e <inv_icm20948_write_mems_reg>
 801131a:	4602      	mov	r2, r0
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	4313      	orrs	r3, r2
 8011320:	60fb      	str	r3, [r7, #12]
	}

	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 8011322:	683b      	ldr	r3, [r7, #0]
 8011324:	f003 0308 	and.w	r3, r3, #8
 8011328:	2b00      	cmp	r3, #0
 801132a:	d007      	beq.n	801133c <inv_icm20948_enable_hw_sensors+0xa0>
		rc |= inv_icm20948_resume_akm(s);
 801132c:	6878      	ldr	r0, [r7, #4]
 801132e:	f7fc fcff 	bl	800dd30 <inv_icm20948_resume_akm>
 8011332:	4602      	mov	r2, r0
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	4313      	orrs	r3, r2
 8011338:	60fb      	str	r3, [r7, #12]
 801133a:	e006      	b.n	801134a <inv_icm20948_enable_hw_sensors+0xae>
	} 
	else {
		rc |= inv_icm20948_suspend_akm(s);
 801133c:	6878      	ldr	r0, [r7, #4]
 801133e:	f7fc fcca 	bl	800dcd6 <inv_icm20948_suspend_akm>
 8011342:	4602      	mov	r2, r0
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	4313      	orrs	r3, r2
 8011348:	60fb      	str	r3, [r7, #12]
	}

	return rc;
 801134a:	68fb      	ldr	r3, [r7, #12]
}
 801134c:	4618      	mov	r0, r3
 801134e:	3710      	adds	r7, #16
 8011350:	46bd      	mov	sp, r7
 8011352:	bd80      	pop	{r7, pc}

08011354 <invn_convert_quat_mult_fxp>:
#include <math.h>

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30);

static void invn_convert_quat_mult_fxp(const long *quat1_q30, const long *quat2_q30, long *quatProd_q30)
{
 8011354:	b590      	push	{r4, r7, lr}
 8011356:	b085      	sub	sp, #20
 8011358:	af00      	add	r7, sp, #0
 801135a:	60f8      	str	r0, [r7, #12]
 801135c:	60b9      	str	r1, [r7, #8]
 801135e:	607a      	str	r2, [r7, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	681a      	ldr	r2, [r3, #0]
 8011364:	68bb      	ldr	r3, [r7, #8]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	4619      	mov	r1, r3
 801136a:	4610      	mov	r0, r2
 801136c:	f000 fb84 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011370:	4604      	mov	r4, r0
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	3304      	adds	r3, #4
 8011376:	681a      	ldr	r2, [r3, #0]
 8011378:	68bb      	ldr	r3, [r7, #8]
 801137a:	3304      	adds	r3, #4
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	4619      	mov	r1, r3
 8011380:	4610      	mov	r0, r2
 8011382:	f000 fb79 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011386:	4603      	mov	r3, r0
 8011388:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	3308      	adds	r3, #8
 801138e:	681a      	ldr	r2, [r3, #0]
 8011390:	68bb      	ldr	r3, [r7, #8]
 8011392:	3308      	adds	r3, #8
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	4619      	mov	r1, r3
 8011398:	4610      	mov	r0, r2
 801139a:	f000 fb6d 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 801139e:	4603      	mov	r3, r0
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 80113a0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	330c      	adds	r3, #12
 80113a6:	681a      	ldr	r2, [r3, #0]
 80113a8:	68bb      	ldr	r3, [r7, #8]
 80113aa:	330c      	adds	r3, #12
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	4619      	mov	r1, r3
 80113b0:	4610      	mov	r0, r2
 80113b2:	f000 fb61 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80113b6:	4603      	mov	r3, r0
 80113b8:	1ae2      	subs	r2, r4, r3
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	601a      	str	r2, [r3, #0]

    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	681a      	ldr	r2, [r3, #0]
 80113c2:	68bb      	ldr	r3, [r7, #8]
 80113c4:	3304      	adds	r3, #4
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	4619      	mov	r1, r3
 80113ca:	4610      	mov	r0, r2
 80113cc:	f000 fb54 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80113d0:	4604      	mov	r4, r0
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	3304      	adds	r3, #4
 80113d6:	681a      	ldr	r2, [r3, #0]
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	4619      	mov	r1, r3
 80113de:	4610      	mov	r0, r2
 80113e0:	f000 fb4a 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80113e4:	4603      	mov	r3, r0
 80113e6:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	3308      	adds	r3, #8
 80113ec:	681a      	ldr	r2, [r3, #0]
 80113ee:	68bb      	ldr	r3, [r7, #8]
 80113f0:	330c      	adds	r3, #12
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	4619      	mov	r1, r3
 80113f6:	4610      	mov	r0, r2
 80113f8:	f000 fb3e 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80113fc:	4603      	mov	r3, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 80113fe:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	330c      	adds	r3, #12
 8011404:	681a      	ldr	r2, [r3, #0]
 8011406:	68bb      	ldr	r3, [r7, #8]
 8011408:	3308      	adds	r3, #8
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	4619      	mov	r1, r3
 801140e:	4610      	mov	r0, r2
 8011410:	f000 fb32 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011414:	4602      	mov	r2, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 801141a:	1aa2      	subs	r2, r4, r2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 801141c:	601a      	str	r2, [r3, #0]

    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	681a      	ldr	r2, [r3, #0]
 8011422:	68bb      	ldr	r3, [r7, #8]
 8011424:	3308      	adds	r3, #8
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	4619      	mov	r1, r3
 801142a:	4610      	mov	r0, r2
 801142c:	f000 fb24 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011430:	4604      	mov	r4, r0
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	3304      	adds	r3, #4
 8011436:	681a      	ldr	r2, [r3, #0]
 8011438:	68bb      	ldr	r3, [r7, #8]
 801143a:	330c      	adds	r3, #12
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	4619      	mov	r1, r3
 8011440:	4610      	mov	r0, r2
 8011442:	f000 fb19 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011446:	4603      	mov	r3, r0
 8011448:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	3308      	adds	r3, #8
 801144e:	681a      	ldr	r2, [r3, #0]
 8011450:	68bb      	ldr	r3, [r7, #8]
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	4619      	mov	r1, r3
 8011456:	4610      	mov	r0, r2
 8011458:	f000 fb0e 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 801145c:	4603      	mov	r3, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 801145e:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	330c      	adds	r3, #12
 8011464:	681a      	ldr	r2, [r3, #0]
 8011466:	68bb      	ldr	r3, [r7, #8]
 8011468:	3304      	adds	r3, #4
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	4619      	mov	r1, r3
 801146e:	4610      	mov	r0, r2
 8011470:	f000 fb02 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011474:	4602      	mov	r2, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 801147a:	4422      	add	r2, r4
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 801147c:	601a      	str	r2, [r3, #0]

    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	681a      	ldr	r2, [r3, #0]
 8011482:	68bb      	ldr	r3, [r7, #8]
 8011484:	330c      	adds	r3, #12
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	4619      	mov	r1, r3
 801148a:	4610      	mov	r0, r2
 801148c:	f000 faf4 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011490:	4604      	mov	r4, r0
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	3304      	adds	r3, #4
 8011496:	681a      	ldr	r2, [r3, #0]
 8011498:	68bb      	ldr	r3, [r7, #8]
 801149a:	3308      	adds	r3, #8
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	4619      	mov	r1, r3
 80114a0:	4610      	mov	r0, r2
 80114a2:	f000 fae9 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80114a6:	4603      	mov	r3, r0
 80114a8:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	3308      	adds	r3, #8
 80114ae:	681a      	ldr	r2, [r3, #0]
 80114b0:	68bb      	ldr	r3, [r7, #8]
 80114b2:	3304      	adds	r3, #4
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	4619      	mov	r1, r3
 80114b8:	4610      	mov	r0, r2
 80114ba:	f000 fadd 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80114be:	4603      	mov	r3, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 80114c0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	330c      	adds	r3, #12
 80114c6:	681a      	ldr	r2, [r3, #0]
 80114c8:	68bb      	ldr	r3, [r7, #8]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	4619      	mov	r1, r3
 80114ce:	4610      	mov	r0, r2
 80114d0:	f000 fad2 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80114d4:	4602      	mov	r2, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 80114da:	4422      	add	r2, r4
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 80114dc:	601a      	str	r2, [r3, #0]
}
 80114de:	bf00      	nop
 80114e0:	3714      	adds	r7, #20
 80114e2:	46bd      	mov	sp, r7
 80114e4:	bd90      	pop	{r4, r7, pc}

080114e6 <invn_convert_quat_invert_fxp>:

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30)
{
 80114e6:	b480      	push	{r7}
 80114e8:	b083      	sub	sp, #12
 80114ea:	af00      	add	r7, sp, #0
 80114ec:	6078      	str	r0, [r7, #4]
 80114ee:	6039      	str	r1, [r7, #0]
    invQuat_q30[0] = quat_q30[0];
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	681a      	ldr	r2, [r3, #0]
 80114f4:	683b      	ldr	r3, [r7, #0]
 80114f6:	601a      	str	r2, [r3, #0]
    invQuat_q30[1] = -quat_q30[1];
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	3304      	adds	r3, #4
 80114fc:	681a      	ldr	r2, [r3, #0]
 80114fe:	683b      	ldr	r3, [r7, #0]
 8011500:	3304      	adds	r3, #4
 8011502:	4252      	negs	r2, r2
 8011504:	601a      	str	r2, [r3, #0]
    invQuat_q30[2] = -quat_q30[2];
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	3308      	adds	r3, #8
 801150a:	681a      	ldr	r2, [r3, #0]
 801150c:	683b      	ldr	r3, [r7, #0]
 801150e:	3308      	adds	r3, #8
 8011510:	4252      	negs	r2, r2
 8011512:	601a      	str	r2, [r3, #0]
    invQuat_q30[3] = -quat_q30[3];
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	330c      	adds	r3, #12
 8011518:	681a      	ldr	r2, [r3, #0]
 801151a:	683b      	ldr	r3, [r7, #0]
 801151c:	330c      	adds	r3, #12
 801151e:	4252      	negs	r2, r2
 8011520:	601a      	str	r2, [r3, #0]
}
 8011522:	bf00      	nop
 8011524:	370c      	adds	r7, #12
 8011526:	46bd      	mov	sp, r7
 8011528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801152c:	4770      	bx	lr

0801152e <inv_icm20948_q_mult_q_qi>:

void inv_icm20948_q_mult_q_qi(const long *q1, const long *q2, long *qProd)
{
 801152e:	b590      	push	{r4, r7, lr}
 8011530:	b085      	sub	sp, #20
 8011532:	af00      	add	r7, sp, #0
 8011534:	60f8      	str	r0, [r7, #12]
 8011536:	60b9      	str	r1, [r7, #8]
 8011538:	607a      	str	r2, [r7, #4]
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	681a      	ldr	r2, [r3, #0]
 801153e:	68bb      	ldr	r3, [r7, #8]
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	4619      	mov	r1, r3
 8011544:	4610      	mov	r0, r2
 8011546:	f000 fa97 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 801154a:	4604      	mov	r4, r0
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	3304      	adds	r3, #4
 8011550:	681a      	ldr	r2, [r3, #0]
 8011552:	68bb      	ldr	r3, [r7, #8]
 8011554:	3304      	adds	r3, #4
 8011556:	681b      	ldr	r3, [r3, #0]
 8011558:	4619      	mov	r1, r3
 801155a:	4610      	mov	r0, r2
 801155c:	f000 fa8c 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011560:	4603      	mov	r3, r0
 8011562:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	3308      	adds	r3, #8
 8011568:	681a      	ldr	r2, [r3, #0]
 801156a:	68bb      	ldr	r3, [r7, #8]
 801156c:	3308      	adds	r3, #8
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	4619      	mov	r1, r3
 8011572:	4610      	mov	r0, r2
 8011574:	f000 fa80 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011578:	4603      	mov	r3, r0
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 801157a:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	330c      	adds	r3, #12
 8011580:	681a      	ldr	r2, [r3, #0]
 8011582:	68bb      	ldr	r3, [r7, #8]
 8011584:	330c      	adds	r3, #12
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	4619      	mov	r1, r3
 801158a:	4610      	mov	r0, r2
 801158c:	f000 fa74 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011590:	4603      	mov	r3, r0
 8011592:	18e2      	adds	r2, r4, r3
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	601a      	str	r2, [r3, #0]

    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	3304      	adds	r3, #4
 801159c:	681a      	ldr	r2, [r3, #0]
 801159e:	68bb      	ldr	r3, [r7, #8]
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	4619      	mov	r1, r3
 80115a4:	4610      	mov	r0, r2
 80115a6:	f000 fa67 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80115aa:	4604      	mov	r4, r0
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	681a      	ldr	r2, [r3, #0]
 80115b0:	68bb      	ldr	r3, [r7, #8]
 80115b2:	3304      	adds	r3, #4
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	4619      	mov	r1, r3
 80115b8:	4610      	mov	r0, r2
 80115ba:	f000 fa5d 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80115be:	4603      	mov	r3, r0
 80115c0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	3308      	adds	r3, #8
 80115c6:	681a      	ldr	r2, [r3, #0]
 80115c8:	68bb      	ldr	r3, [r7, #8]
 80115ca:	330c      	adds	r3, #12
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	4619      	mov	r1, r3
 80115d0:	4610      	mov	r0, r2
 80115d2:	f000 fa51 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80115d6:	4603      	mov	r3, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 80115d8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 80115da:	68fb      	ldr	r3, [r7, #12]
 80115dc:	330c      	adds	r3, #12
 80115de:	681a      	ldr	r2, [r3, #0]
 80115e0:	68bb      	ldr	r3, [r7, #8]
 80115e2:	3308      	adds	r3, #8
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	4619      	mov	r1, r3
 80115e8:	4610      	mov	r0, r2
 80115ea:	f000 fa45 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80115ee:	4602      	mov	r2, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 80115f4:	4422      	add	r2, r4
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 80115f6:	601a      	str	r2, [r3, #0]

    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	3304      	adds	r3, #4
 80115fc:	681a      	ldr	r2, [r3, #0]
 80115fe:	68bb      	ldr	r3, [r7, #8]
 8011600:	330c      	adds	r3, #12
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	4619      	mov	r1, r3
 8011606:	4610      	mov	r0, r2
 8011608:	f000 fa36 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 801160c:	4604      	mov	r4, r0
 801160e:	68fb      	ldr	r3, [r7, #12]
 8011610:	681a      	ldr	r2, [r3, #0]
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	3308      	adds	r3, #8
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	4619      	mov	r1, r3
 801161a:	4610      	mov	r0, r2
 801161c:	f000 fa2c 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011620:	4603      	mov	r3, r0
 8011622:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	3308      	adds	r3, #8
 8011628:	681a      	ldr	r2, [r3, #0]
 801162a:	68bb      	ldr	r3, [r7, #8]
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	4619      	mov	r1, r3
 8011630:	4610      	mov	r0, r2
 8011632:	f000 fa21 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011636:	4603      	mov	r3, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8011638:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	330c      	adds	r3, #12
 801163e:	681a      	ldr	r2, [r3, #0]
 8011640:	68bb      	ldr	r3, [r7, #8]
 8011642:	3304      	adds	r3, #4
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	4619      	mov	r1, r3
 8011648:	4610      	mov	r0, r2
 801164a:	f000 fa15 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 801164e:	4602      	mov	r2, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8011654:	1aa2      	subs	r2, r4, r2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8011656:	601a      	str	r2, [r3, #0]

    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	681a      	ldr	r2, [r3, #0]
 801165c:	68bb      	ldr	r3, [r7, #8]
 801165e:	330c      	adds	r3, #12
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	4619      	mov	r1, r3
 8011664:	4610      	mov	r0, r2
 8011666:	f000 fa07 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 801166a:	4603      	mov	r3, r0
 801166c:	425c      	negs	r4, r3
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	3304      	adds	r3, #4
 8011672:	681a      	ldr	r2, [r3, #0]
 8011674:	68bb      	ldr	r3, [r7, #8]
 8011676:	3308      	adds	r3, #8
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	4619      	mov	r1, r3
 801167c:	4610      	mov	r0, r2
 801167e:	f000 f9fb 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011682:	4603      	mov	r3, r0
 8011684:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	3308      	adds	r3, #8
 801168a:	681a      	ldr	r2, [r3, #0]
 801168c:	68bb      	ldr	r3, [r7, #8]
 801168e:	3304      	adds	r3, #4
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	4619      	mov	r1, r3
 8011694:	4610      	mov	r0, r2
 8011696:	f000 f9ef 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 801169a:	4603      	mov	r3, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 801169c:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	330c      	adds	r3, #12
 80116a2:	681a      	ldr	r2, [r3, #0]
 80116a4:	68bb      	ldr	r3, [r7, #8]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	4619      	mov	r1, r3
 80116aa:	4610      	mov	r0, r2
 80116ac:	f000 f9e4 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 80116b0:	4602      	mov	r2, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 80116b6:	4422      	add	r2, r4
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 80116b8:	601a      	str	r2, [r3, #0]
}
 80116ba:	bf00      	nop
 80116bc:	3714      	adds	r7, #20
 80116be:	46bd      	mov	sp, r7
 80116c0:	bd90      	pop	{r4, r7, pc}

080116c2 <inv_icm20948_convert_quat_rotate_fxp>:

void inv_icm20948_convert_quat_rotate_fxp(const long *quat_q30, const long *in, long *out)
{
 80116c2:	b580      	push	{r7, lr}
 80116c4:	b094      	sub	sp, #80	@ 0x50
 80116c6:	af00      	add	r7, sp, #0
 80116c8:	60f8      	str	r0, [r7, #12]
 80116ca:	60b9      	str	r1, [r7, #8]
 80116cc:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 80116ce:	2300      	movs	r3, #0
 80116d0:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 80116d2:	f107 0320 	add.w	r3, r7, #32
 80116d6:	3304      	adds	r3, #4
 80116d8:	220c      	movs	r2, #12
 80116da:	68b9      	ldr	r1, [r7, #8]
 80116dc:	4618      	mov	r0, r3
 80116de:	f012 fa86 	bl	8023bee <memcpy>
    invn_convert_quat_mult_fxp(quat_q30, in4, q_temp1);
 80116e2:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80116e6:	f107 0320 	add.w	r3, r7, #32
 80116ea:	4619      	mov	r1, r3
 80116ec:	68f8      	ldr	r0, [r7, #12]
 80116ee:	f7ff fe31 	bl	8011354 <invn_convert_quat_mult_fxp>
    invn_convert_quat_invert_fxp(quat_q30, q_temp2);
 80116f2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80116f6:	4619      	mov	r1, r3
 80116f8:	68f8      	ldr	r0, [r7, #12]
 80116fa:	f7ff fef4 	bl	80114e6 <invn_convert_quat_invert_fxp>
    invn_convert_quat_mult_fxp(q_temp1, q_temp2, out4);
 80116fe:	f107 0210 	add.w	r2, r7, #16
 8011702:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8011706:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801170a:	4618      	mov	r0, r3
 801170c:	f7ff fe22 	bl	8011354 <invn_convert_quat_mult_fxp>
    memcpy(out, &out4[1], 3 * sizeof(long));
 8011710:	f107 0310 	add.w	r3, r7, #16
 8011714:	3304      	adds	r3, #4
 8011716:	220c      	movs	r2, #12
 8011718:	4619      	mov	r1, r3
 801171a:	6878      	ldr	r0, [r7, #4]
 801171c:	f012 fa67 	bl	8023bee <memcpy>
}
 8011720:	bf00      	nop
 8011722:	3750      	adds	r7, #80	@ 0x50
 8011724:	46bd      	mov	sp, r7
 8011726:	bd80      	pop	{r7, pc}

08011728 <inv_icm20948_set_chip_to_body>:
/** Set the transformation used for chip to body frame
*/
void inv_icm20948_set_chip_to_body(struct inv_icm20948 * s, long *quat)
{
 8011728:	b580      	push	{r7, lr}
 801172a:	b082      	sub	sp, #8
 801172c:	af00      	add	r7, sp, #0
 801172e:	6078      	str	r0, [r7, #4]
 8011730:	6039      	str	r1, [r7, #0]
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	33a8      	adds	r3, #168	@ 0xa8
 8011736:	2210      	movs	r2, #16
 8011738:	6839      	ldr	r1, [r7, #0]
 801173a:	4618      	mov	r0, r3
 801173c:	f012 fa57 	bl	8023bee <memcpy>
}
 8011740:	bf00      	nop
 8011742:	3708      	adds	r7, #8
 8011744:	46bd      	mov	sp, r7
 8011746:	bd80      	pop	{r7, pc}

08011748 <inv_icm20948_convert_rotation_vector>:
/** Convert fixed point DMP rotation vector to floating point android notation
* @param[in] quat 3 element rotation vector from DMP, missing the scalar part. Converts from Chip frame to World frame
* @param[out] values 4 element quaternion in Android format
*/
void inv_icm20948_convert_rotation_vector(struct inv_icm20948 * s, const long *quat, float *values)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b08c      	sub	sp, #48	@ 0x30
 801174c:	af00      	add	r7, sp, #0
 801174e:	60f8      	str	r0, [r7, #12]
 8011750:	60b9      	str	r1, [r7, #8]
 8011752:	607a      	str	r2, [r7, #4]
    long quat4[4];
    long quat_body_to_world[4];

    inv_icm20948_convert_compute_scalar_part_fxp(quat, quat4);
 8011754:	f107 0320 	add.w	r3, r7, #32
 8011758:	4619      	mov	r1, r3
 801175a:	68b8      	ldr	r0, [r7, #8]
 801175c:	f000 f9ba 	bl	8011ad4 <inv_icm20948_convert_compute_scalar_part_fxp>
    inv_icm20948_q_mult_q_qi(quat4, s->s_quat_chip_to_body, quat_body_to_world);
 8011760:	68fb      	ldr	r3, [r7, #12]
 8011762:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 8011766:	f107 0210 	add.w	r2, r7, #16
 801176a:	f107 0320 	add.w	r3, r7, #32
 801176e:	4618      	mov	r0, r3
 8011770:	f7ff fedd 	bl	801152e <inv_icm20948_q_mult_q_qi>
    if (quat_body_to_world[0] >= 0) {
 8011774:	693b      	ldr	r3, [r7, #16]
 8011776:	2b00      	cmp	r3, #0
 8011778:	db33      	blt.n	80117e2 <inv_icm20948_convert_rotation_vector+0x9a>
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 801177a:	697b      	ldr	r3, [r7, #20]
 801177c:	ee07 3a90 	vmov	s15, r3
 8011780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011784:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8011858 <inv_icm20948_convert_rotation_vector+0x110>
 8011788:	ee67 7a87 	vmul.f32	s15, s15, s14
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	edc3 7a00 	vstr	s15, [r3]
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8011792:	69bb      	ldr	r3, [r7, #24]
 8011794:	ee07 3a90 	vmov	s15, r3
 8011798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	3304      	adds	r3, #4
 80117a0:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8011858 <inv_icm20948_convert_rotation_vector+0x110>
 80117a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80117a8:	edc3 7a00 	vstr	s15, [r3]
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 80117ac:	69fb      	ldr	r3, [r7, #28]
 80117ae:	ee07 3a90 	vmov	s15, r3
 80117b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	3308      	adds	r3, #8
 80117ba:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8011858 <inv_icm20948_convert_rotation_vector+0x110>
 80117be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80117c2:	edc3 7a00 	vstr	s15, [r3]
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 80117c6:	693b      	ldr	r3, [r7, #16]
 80117c8:	ee07 3a90 	vmov	s15, r3
 80117cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	330c      	adds	r3, #12
 80117d4:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8011858 <inv_icm20948_convert_rotation_vector+0x110>
 80117d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80117dc:	edc3 7a00 	vstr	s15, [r3]
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
    }
}
 80117e0:	e036      	b.n	8011850 <inv_icm20948_convert_rotation_vector+0x108>
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 80117e2:	697b      	ldr	r3, [r7, #20]
 80117e4:	425b      	negs	r3, r3
 80117e6:	ee07 3a90 	vmov	s15, r3
 80117ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80117ee:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8011858 <inv_icm20948_convert_rotation_vector+0x110>
 80117f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	edc3 7a00 	vstr	s15, [r3]
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 80117fc:	69bb      	ldr	r3, [r7, #24]
 80117fe:	425b      	negs	r3, r3
 8011800:	ee07 3a90 	vmov	s15, r3
 8011804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	3304      	adds	r3, #4
 801180c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8011858 <inv_icm20948_convert_rotation_vector+0x110>
 8011810:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011814:	edc3 7a00 	vstr	s15, [r3]
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8011818:	69fb      	ldr	r3, [r7, #28]
 801181a:	425b      	negs	r3, r3
 801181c:	ee07 3a90 	vmov	s15, r3
 8011820:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	3308      	adds	r3, #8
 8011828:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8011858 <inv_icm20948_convert_rotation_vector+0x110>
 801182c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011830:	edc3 7a00 	vstr	s15, [r3]
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8011834:	693b      	ldr	r3, [r7, #16]
 8011836:	425b      	negs	r3, r3
 8011838:	ee07 3a90 	vmov	s15, r3
 801183c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	330c      	adds	r3, #12
 8011844:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8011858 <inv_icm20948_convert_rotation_vector+0x110>
 8011848:	ee67 7a87 	vmul.f32	s15, s15, s14
 801184c:	edc3 7a00 	vstr	s15, [r3]
}
 8011850:	bf00      	nop
 8011852:	3730      	adds	r7, #48	@ 0x30
 8011854:	46bd      	mov	sp, r7
 8011856:	bd80      	pop	{r7, pc}
 8011858:	30800000 	.word	0x30800000

0801185c <inv_rotation_to_quaternion>:
        values[2] = -quat4_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat4_world[0] * INV_TWO_POWER_NEG_30;
    }
}

static void inv_rotation_to_quaternion(float Rcb[9], long Qcb_fp[4]) {	
 801185c:	b580      	push	{r7, lr}
 801185e:	b088      	sub	sp, #32
 8011860:	af00      	add	r7, sp, #0
 8011862:	6078      	str	r0, [r7, #4]
 8011864:	6039      	str	r1, [r7, #0]
	float q[4]; 
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 8011866:	f107 030c 	add.w	r3, r7, #12
 801186a:	4619      	mov	r1, r3
 801186c:	6878      	ldr	r0, [r7, #4]
 801186e:	f000 fadc 	bl	8011e2a <inv_icm20948_convert_matrix_to_quat_flt>
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 8011872:	2300      	movs	r3, #0
 8011874:	61fb      	str	r3, [r7, #28]
 8011876:	e02d      	b.n	80118d4 <inv_rotation_to_quaternion+0x78>
 8011878:	69fb      	ldr	r3, [r7, #28]
 801187a:	009b      	lsls	r3, r3, #2
 801187c:	3320      	adds	r3, #32
 801187e:	443b      	add	r3, r7
 8011880:	3b14      	subs	r3, #20
 8011882:	edd3 7a00 	vldr	s15, [r3]
 8011886:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80118e4 <inv_rotation_to_quaternion+0x88>
 801188a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801188e:	69fb      	ldr	r3, [r7, #28]
 8011890:	009b      	lsls	r3, r3, #2
 8011892:	3320      	adds	r3, #32
 8011894:	443b      	add	r3, r7
 8011896:	3b14      	subs	r3, #20
 8011898:	edd3 7a00 	vldr	s15, [r3]
 801189c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80118a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118a4:	db02      	blt.n	80118ac <inv_rotation_to_quaternion+0x50>
 80118a6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80118aa:	e001      	b.n	80118b0 <inv_rotation_to_quaternion+0x54>
 80118ac:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80118e8 <inv_rotation_to_quaternion+0x8c>
 80118b0:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80118b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80118b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80118bc:	69fb      	ldr	r3, [r7, #28]
 80118be:	009b      	lsls	r3, r3, #2
 80118c0:	683a      	ldr	r2, [r7, #0]
 80118c2:	4413      	add	r3, r2
 80118c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80118c8:	ee17 2a90 	vmov	r2, s15
 80118cc:	601a      	str	r2, [r3, #0]
 80118ce:	69fb      	ldr	r3, [r7, #28]
 80118d0:	3301      	adds	r3, #1
 80118d2:	61fb      	str	r3, [r7, #28]
 80118d4:	69fb      	ldr	r3, [r7, #28]
 80118d6:	2b03      	cmp	r3, #3
 80118d8:	ddce      	ble.n	8011878 <inv_rotation_to_quaternion+0x1c>
}
 80118da:	bf00      	nop
 80118dc:	bf00      	nop
 80118de:	3720      	adds	r7, #32
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bd80      	pop	{r7, pc}
 80118e4:	4e800000 	.word	0x4e800000
 80118e8:	00000000 	.word	0x00000000

080118ec <inv_icm20948_set_chip_to_body_axis_quaternion>:

void inv_icm20948_set_chip_to_body_axis_quaternion(struct inv_icm20948 * s, signed char *accel_gyro_matrix, float angle)
{
 80118ec:	b580      	push	{r7, lr}
 80118ee:	b09a      	sub	sp, #104	@ 0x68
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	60f8      	str	r0, [r7, #12]
 80118f4:	60b9      	str	r1, [r7, #8]
 80118f6:	ed87 0a01 	vstr	s0, [r7, #4]
    int i;
    float rot[9];
    long qcb[4],q_all[4];
    long q_adjust[4];
    for (i=0; i<9; i++) {
 80118fa:	2300      	movs	r3, #0
 80118fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80118fe:	e012      	b.n	8011926 <inv_icm20948_set_chip_to_body_axis_quaternion+0x3a>
        rot[i] = (float)accel_gyro_matrix[i];
 8011900:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011902:	68ba      	ldr	r2, [r7, #8]
 8011904:	4413      	add	r3, r2
 8011906:	f993 3000 	ldrsb.w	r3, [r3]
 801190a:	ee07 3a90 	vmov	s15, r3
 801190e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011912:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011914:	009b      	lsls	r3, r3, #2
 8011916:	3368      	adds	r3, #104	@ 0x68
 8011918:	443b      	add	r3, r7
 801191a:	3b28      	subs	r3, #40	@ 0x28
 801191c:	edc3 7a00 	vstr	s15, [r3]
    for (i=0; i<9; i++) {
 8011920:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011922:	3301      	adds	r3, #1
 8011924:	667b      	str	r3, [r7, #100]	@ 0x64
 8011926:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011928:	2b08      	cmp	r3, #8
 801192a:	dde9      	ble.n	8011900 <inv_icm20948_set_chip_to_body_axis_quaternion+0x14>
    }
    // Convert Chip to Body transformation matrix to quaternion
    // inv_icm20948_convert_matrix_to_quat_fxp(rot, qcb);
	inv_rotation_to_quaternion(rot, qcb);
 801192c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011930:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8011934:	4611      	mov	r1, r2
 8011936:	4618      	mov	r0, r3
 8011938:	f7ff ff90 	bl	801185c <inv_rotation_to_quaternion>
	
    // The quaterion generated is the inverse, take the inverse again.
    qcb[1] = -qcb[1];
 801193c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801193e:	425b      	negs	r3, r3
 8011940:	637b      	str	r3, [r7, #52]	@ 0x34
    qcb[2] = -qcb[2];
 8011942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011944:	425b      	negs	r3, r3
 8011946:	63bb      	str	r3, [r7, #56]	@ 0x38
    qcb[3] = -qcb[3];
 8011948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801194a:	425b      	negs	r3, r3
 801194c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Now rotate by angle, negate angle to rotate other way
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 801194e:	edd7 7a01 	vldr	s15, [r7, #4]
 8011952:	eef1 7a67 	vneg.f32	s15, s15
 8011956:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80119f8 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 801195a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801195e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80119fc <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8011962:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011966:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801196a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801196e:	eeb0 0a47 	vmov.f32	s0, s14
 8011972:	f012 fbeb 	bl	802414c <cosf>
 8011976:	eef0 7a40 	vmov.f32	s15, s0
 801197a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8011a00 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 801197e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011982:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011986:	ee17 3a90 	vmov	r3, s15
 801198a:	613b      	str	r3, [r7, #16]
    q_adjust[1] = 0;
 801198c:	2300      	movs	r3, #0
 801198e:	617b      	str	r3, [r7, #20]
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 8011990:	edd7 7a01 	vldr	s15, [r7, #4]
 8011994:	eef1 7a67 	vneg.f32	s15, s15
 8011998:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80119f8 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 801199c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80119a0:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80119fc <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 80119a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80119a8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80119ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80119b0:	eeb0 0a47 	vmov.f32	s0, s14
 80119b4:	f012 fc0e 	bl	80241d4 <sinf>
 80119b8:	eef0 7a40 	vmov.f32	s15, s0
 80119bc:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8011a00 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 80119c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80119c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80119c8:	ee17 3a90 	vmov	r3, s15
 80119cc:	61bb      	str	r3, [r7, #24]
    q_adjust[3] = 0;
 80119ce:	2300      	movs	r3, #0
 80119d0:	61fb      	str	r3, [r7, #28]
    invn_convert_quat_mult_fxp(q_adjust, qcb, q_all);
 80119d2:	f107 0220 	add.w	r2, r7, #32
 80119d6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80119da:	f107 0310 	add.w	r3, r7, #16
 80119de:	4618      	mov	r0, r3
 80119e0:	f7ff fcb8 	bl	8011354 <invn_convert_quat_mult_fxp>
    inv_icm20948_set_chip_to_body(s, q_all);
 80119e4:	f107 0320 	add.w	r3, r7, #32
 80119e8:	4619      	mov	r1, r3
 80119ea:	68f8      	ldr	r0, [r7, #12]
 80119ec:	f7ff fe9c 	bl	8011728 <inv_icm20948_set_chip_to_body>
}
 80119f0:	bf00      	nop
 80119f2:	3768      	adds	r7, #104	@ 0x68
 80119f4:	46bd      	mov	sp, r7
 80119f6:	bd80      	pop	{r7, pc}
 80119f8:	40490fdb 	.word	0x40490fdb
 80119fc:	43340000 	.word	0x43340000
 8011a00:	4e800000 	.word	0x4e800000

08011a04 <inv_icm20948_convert_dmp3_to_body>:

void inv_icm20948_convert_dmp3_to_body(struct inv_icm20948 * s, const long *vec3, float scale, float *values)
{
 8011a04:	b580      	push	{r7, lr}
 8011a06:	b088      	sub	sp, #32
 8011a08:	af00      	add	r7, sp, #0
 8011a0a:	60f8      	str	r0, [r7, #12]
 8011a0c:	60b9      	str	r1, [r7, #8]
 8011a0e:	ed87 0a01 	vstr	s0, [r7, #4]
 8011a12:	603a      	str	r2, [r7, #0]
    long out[3];
    inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, vec3, out);
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	33a8      	adds	r3, #168	@ 0xa8
 8011a18:	f107 0214 	add.w	r2, r7, #20
 8011a1c:	68b9      	ldr	r1, [r7, #8]
 8011a1e:	4618      	mov	r0, r3
 8011a20:	f7ff fe4f 	bl	80116c2 <inv_icm20948_convert_quat_rotate_fxp>
    values[0] = out[0] * scale;
 8011a24:	697b      	ldr	r3, [r7, #20]
 8011a26:	ee07 3a90 	vmov	s15, r3
 8011a2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011a2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8011a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a36:	683b      	ldr	r3, [r7, #0]
 8011a38:	edc3 7a00 	vstr	s15, [r3]
    values[1] = out[1] * scale;
 8011a3c:	69bb      	ldr	r3, [r7, #24]
 8011a3e:	ee07 3a90 	vmov	s15, r3
 8011a42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011a46:	683b      	ldr	r3, [r7, #0]
 8011a48:	3304      	adds	r3, #4
 8011a4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8011a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a52:	edc3 7a00 	vstr	s15, [r3]
    values[2] = out[2] * scale;
 8011a56:	69fb      	ldr	r3, [r7, #28]
 8011a58:	ee07 3a90 	vmov	s15, r3
 8011a5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011a60:	683b      	ldr	r3, [r7, #0]
 8011a62:	3308      	adds	r3, #8
 8011a64:	edd7 7a01 	vldr	s15, [r7, #4]
 8011a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a6c:	edc3 7a00 	vstr	s15, [r3]
}
 8011a70:	bf00      	nop
 8011a72:	3720      	adds	r7, #32
 8011a74:	46bd      	mov	sp, r7
 8011a76:	bd80      	pop	{r7, pc}

08011a78 <inv_icm20948_convert_mult_q30_fxp>:
    rad_val = deg_val*(float)M_PI / 180.f;
	return rad_val;
}

long inv_icm20948_convert_mult_q30_fxp(long a_q30, long b_q30)
{
 8011a78:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8011a7c:	b087      	sub	sp, #28
 8011a7e:	af00      	add	r7, sp, #0
 8011a80:	6078      	str	r0, [r7, #4]
 8011a82:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q30 * b_q30;
 8011a84:	6879      	ldr	r1, [r7, #4]
 8011a86:	17c8      	asrs	r0, r1, #31
 8011a88:	4688      	mov	r8, r1
 8011a8a:	4681      	mov	r9, r0
 8011a8c:	6839      	ldr	r1, [r7, #0]
 8011a8e:	17c8      	asrs	r0, r1, #31
 8011a90:	460c      	mov	r4, r1
 8011a92:	4605      	mov	r5, r0
 8011a94:	fb04 f009 	mul.w	r0, r4, r9
 8011a98:	fb08 f105 	mul.w	r1, r8, r5
 8011a9c:	4401      	add	r1, r0
 8011a9e:	fba8 2304 	umull	r2, r3, r8, r4
 8011aa2:	4419      	add	r1, r3
 8011aa4:	460b      	mov	r3, r1
 8011aa6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8011aaa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 30);
 8011aae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8011ab2:	f04f 0200 	mov.w	r2, #0
 8011ab6:	f04f 0300 	mov.w	r3, #0
 8011aba:	0f82      	lsrs	r2, r0, #30
 8011abc:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8011ac0:	178b      	asrs	r3, r1, #30
 8011ac2:	4613      	mov	r3, r2
 8011ac4:	60fb      	str	r3, [r7, #12]
	return result;
 8011ac6:	68fb      	ldr	r3, [r7, #12]
}
 8011ac8:	4618      	mov	r0, r3
 8011aca:	371c      	adds	r7, #28
 8011acc:	46bd      	mov	sp, r7
 8011ace:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8011ad2:	4770      	bx	lr

08011ad4 <inv_icm20948_convert_compute_scalar_part_fxp>:

int inv_icm20948_convert_compute_scalar_part_fxp(const long * inQuat_q30, long* outQuat_q30)
{
 8011ad4:	b590      	push	{r4, r7, lr}
 8011ad6:	b085      	sub	sp, #20
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	6078      	str	r0, [r7, #4]
 8011adc:	6039      	str	r1, [r7, #0]
    long scalarPart = 0;
 8011ade:	2300      	movs	r3, #0
 8011ae0:	60fb      	str	r3, [r7, #12]

    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	681a      	ldr	r2, [r3, #0]
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	4619      	mov	r1, r3
 8011aec:	4610      	mov	r0, r2
 8011aee:	f7ff ffc3 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011af2:	4603      	mov	r3, r0
 8011af4:	f1c3 4480 	rsb	r4, r3, #1073741824	@ 0x40000000
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	3304      	adds	r3, #4
 8011afc:	681a      	ldr	r2, [r3, #0]
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	3304      	adds	r3, #4
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	4619      	mov	r1, r3
 8011b06:	4610      	mov	r0, r2
 8011b08:	f7ff ffb6 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011b0c:	4603      	mov	r3, r0
 8011b0e:	1ae4      	subs	r4, r4, r3
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	3308      	adds	r3, #8
 8011b14:	681a      	ldr	r2, [r3, #0]
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	3308      	adds	r3, #8
 8011b1a:	681b      	ldr	r3, [r3, #0]
 8011b1c:	4619      	mov	r1, r3
 8011b1e:	4610      	mov	r0, r2
 8011b20:	f7ff ffaa 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011b24:	4603      	mov	r3, r0
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 8011b26:	1ae3      	subs	r3, r4, r3
 8011b28:	4618      	mov	r0, r3
 8011b2a:	f000 f81b 	bl	8011b64 <inv_icm20948_convert_fast_sqrt_fxp>
 8011b2e:	60f8      	str	r0, [r7, #12]
    outQuat_q30[0] = scalarPart;
 8011b30:	683b      	ldr	r3, [r7, #0]
 8011b32:	68fa      	ldr	r2, [r7, #12]
 8011b34:	601a      	str	r2, [r3, #0]
    outQuat_q30[1] = inQuat_q30[0];
 8011b36:	683b      	ldr	r3, [r7, #0]
 8011b38:	3304      	adds	r3, #4
 8011b3a:	687a      	ldr	r2, [r7, #4]
 8011b3c:	6812      	ldr	r2, [r2, #0]
 8011b3e:	601a      	str	r2, [r3, #0]
    outQuat_q30[2] = inQuat_q30[1];
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	1d1a      	adds	r2, r3, #4
 8011b44:	683b      	ldr	r3, [r7, #0]
 8011b46:	3308      	adds	r3, #8
 8011b48:	6812      	ldr	r2, [r2, #0]
 8011b4a:	601a      	str	r2, [r3, #0]
    outQuat_q30[3] = inQuat_q30[2];
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	f103 0208 	add.w	r2, r3, #8
 8011b52:	683b      	ldr	r3, [r7, #0]
 8011b54:	330c      	adds	r3, #12
 8011b56:	6812      	ldr	r2, [r2, #0]
 8011b58:	601a      	str	r2, [r3, #0]

    return 0;
 8011b5a:	2300      	movs	r3, #0
}
 8011b5c:	4618      	mov	r0, r3
 8011b5e:	3714      	adds	r7, #20
 8011b60:	46bd      	mov	sp, r7
 8011b62:	bd90      	pop	{r4, r7, pc}

08011b64 <inv_icm20948_convert_fast_sqrt_fxp>:

long inv_icm20948_convert_fast_sqrt_fxp(long x0_q30)
{
 8011b64:	b590      	push	{r4, r7, lr}
 8011b66:	b08b      	sub	sp, #44	@ 0x2c
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	6078      	str	r0, [r7, #4]
	long sqrt2, oneoversqrt2, one_pt5;
	long xx, cc;
	int pow2, sq2scale, nr_iters;

	// Return if input is zero. Negative should really error out. 
	if (x0_q30 <= 0L) {
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	dc01      	bgt.n	8011b76 <inv_icm20948_convert_fast_sqrt_fxp+0x12>
		return 0L;
 8011b72:	2300      	movs	r3, #0
 8011b74:	e080      	b.n	8011c78 <inv_icm20948_convert_fast_sqrt_fxp+0x114>
	}

	sqrt2 =1518500250L;
 8011b76:	4b42      	ldr	r3, [pc, #264]	@ (8011c80 <inv_icm20948_convert_fast_sqrt_fxp+0x11c>)
 8011b78:	61fb      	str	r3, [r7, #28]
	oneoversqrt2=759250125L;
 8011b7a:	4b42      	ldr	r3, [pc, #264]	@ (8011c84 <inv_icm20948_convert_fast_sqrt_fxp+0x120>)
 8011b7c:	61bb      	str	r3, [r7, #24]
	one_pt5=1610612736L;
 8011b7e:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8011b82:	617b      	str	r3, [r7, #20]

	nr_iters = inv_icm20948_convert_test_limits_and_scale_fxp(&x0_q30, &pow2);
 8011b84:	f107 0208 	add.w	r2, r7, #8
 8011b88:	1d3b      	adds	r3, r7, #4
 8011b8a:	4611      	mov	r1, r2
 8011b8c:	4618      	mov	r0, r3
 8011b8e:	f000 f87b 	bl	8011c88 <inv_icm20948_convert_test_limits_and_scale_fxp>
 8011b92:	6138      	str	r0, [r7, #16]
	
	sq2scale = 0;
 8011b94:	2300      	movs	r3, #0
 8011b96:	623b      	str	r3, [r7, #32]
	if (pow2 > 0) 
 8011b98:	68bb      	ldr	r3, [r7, #8]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	dd06      	ble.n	8011bac <inv_icm20948_convert_fast_sqrt_fxp+0x48>
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 8011b9e:	68bb      	ldr	r3, [r7, #8]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	f003 0301 	and.w	r3, r3, #1
 8011ba6:	bfb8      	it	lt
 8011ba8:	425b      	neglt	r3, r3
 8011baa:	623b      	str	r3, [r7, #32]
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 8011bac:	68ba      	ldr	r2, [r7, #8]
 8011bae:	6a3b      	ldr	r3, [r7, #32]
 8011bb0:	1ad3      	subs	r3, r2, r3
 8011bb2:	60bb      	str	r3, [r7, #8]

	// Sqrt 1st NR iteration
	cc = x0_q30 - (1L<<30);
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8011bba:	60fb      	str	r3, [r7, #12]
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 8011bbc:	687c      	ldr	r4, [r7, #4]
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	68f9      	ldr	r1, [r7, #12]
 8011bc2:	4618      	mov	r0, r3
 8011bc4:	f7ff ff58 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011bc8:	4603      	mov	r3, r0
 8011bca:	105b      	asrs	r3, r3, #1
 8011bcc:	1ae3      	subs	r3, r4, r3
 8011bce:	627b      	str	r3, [r7, #36]	@ 0x24
 	if ( nr_iters>=2 ) {
 8011bd0:	693b      	ldr	r3, [r7, #16]
 8011bd2:	2b01      	cmp	r3, #1
 8011bd4:	dd34      	ble.n	8011c40 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
		// Sqrt second NR iteration
		// cc = cc*cc*(cc-3)/4; = cc*cc*(cc/2 - 3/2)/2;
		// cc = ( cc*cc*((cc>>1) - onePt5) ) >> 1
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	105a      	asrs	r2, r3, #1
 8011bda:	697b      	ldr	r3, [r7, #20]
 8011bdc:	1ad3      	subs	r3, r2, r3
 8011bde:	4619      	mov	r1, r3
 8011be0:	68f8      	ldr	r0, [r7, #12]
 8011be2:	f7ff ff49 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011be6:	4603      	mov	r3, r0
 8011be8:	4619      	mov	r1, r3
 8011bea:	68f8      	ldr	r0, [r7, #12]
 8011bec:	f7ff ff44 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011bf0:	4603      	mov	r3, r0
 8011bf2:	105b      	asrs	r3, r3, #1
 8011bf4:	60fb      	str	r3, [r7, #12]
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 8011bf6:	68f9      	ldr	r1, [r7, #12]
 8011bf8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011bfa:	f7ff ff3d 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011bfe:	4603      	mov	r3, r0
 8011c00:	105b      	asrs	r3, r3, #1
 8011c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c04:	1ad3      	subs	r3, r2, r3
 8011c06:	627b      	str	r3, [r7, #36]	@ 0x24
		if ( nr_iters==3 ) {
 8011c08:	693b      	ldr	r3, [r7, #16]
 8011c0a:	2b03      	cmp	r3, #3
 8011c0c:	d118      	bne.n	8011c40 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
			// Sqrt third NR iteration
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	105a      	asrs	r2, r3, #1
 8011c12:	697b      	ldr	r3, [r7, #20]
 8011c14:	1ad3      	subs	r3, r2, r3
 8011c16:	4619      	mov	r1, r3
 8011c18:	68f8      	ldr	r0, [r7, #12]
 8011c1a:	f7ff ff2d 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011c1e:	4603      	mov	r3, r0
 8011c20:	4619      	mov	r1, r3
 8011c22:	68f8      	ldr	r0, [r7, #12]
 8011c24:	f7ff ff28 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011c28:	4603      	mov	r3, r0
 8011c2a:	105b      	asrs	r3, r3, #1
 8011c2c:	60fb      	str	r3, [r7, #12]
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 8011c2e:	68f9      	ldr	r1, [r7, #12]
 8011c30:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011c32:	f7ff ff21 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011c36:	4603      	mov	r3, r0
 8011c38:	105b      	asrs	r3, r3, #1
 8011c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c3c:	1ad3      	subs	r3, r2, r3
 8011c3e:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	if (sq2scale)
 8011c40:	6a3b      	ldr	r3, [r7, #32]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d004      	beq.n	8011c50 <inv_icm20948_convert_fast_sqrt_fxp+0xec>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,oneoversqrt2);
 8011c46:	69b9      	ldr	r1, [r7, #24]
 8011c48:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011c4a:	f7ff ff15 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011c4e:	6278      	str	r0, [r7, #36]	@ 0x24
	// Scale the number with the half of the power of 2 scaling
	if (pow2>0)
 8011c50:	68bb      	ldr	r3, [r7, #8]
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	dd06      	ble.n	8011c64 <inv_icm20948_convert_fast_sqrt_fxp+0x100>
		xx = (xx >> (pow2>>1)); 
 8011c56:	68bb      	ldr	r3, [r7, #8]
 8011c58:	105b      	asrs	r3, r3, #1
 8011c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c5c:	fa42 f303 	asr.w	r3, r2, r3
 8011c60:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c62:	e008      	b.n	8011c76 <inv_icm20948_convert_fast_sqrt_fxp+0x112>
	else if (pow2 == -1)
 8011c64:	68bb      	ldr	r3, [r7, #8]
 8011c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c6a:	d104      	bne.n	8011c76 <inv_icm20948_convert_fast_sqrt_fxp+0x112>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,sqrt2);
 8011c6c:	69f9      	ldr	r1, [r7, #28]
 8011c6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011c70:	f7ff ff02 	bl	8011a78 <inv_icm20948_convert_mult_q30_fxp>
 8011c74:	6278      	str	r0, [r7, #36]	@ 0x24
	return xx;
 8011c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011c78:	4618      	mov	r0, r3
 8011c7a:	372c      	adds	r7, #44	@ 0x2c
 8011c7c:	46bd      	mov	sp, r7
 8011c7e:	bd90      	pop	{r4, r7, pc}
 8011c80:	5a82799a 	.word	0x5a82799a
 8011c84:	2d413ccd 	.word	0x2d413ccd

08011c88 <inv_icm20948_convert_test_limits_and_scale_fxp>:

int inv_icm20948_convert_test_limits_and_scale_fxp(long *x0_q30, int *pow)
{
 8011c88:	b580      	push	{r7, lr}
 8011c8a:	b088      	sub	sp, #32
 8011c8c:	af00      	add	r7, sp, #0
 8011c8e:	6078      	str	r0, [r7, #4]
 8011c90:	6039      	str	r1, [r7, #0]
    long lowerlimit, upperlimit, oneiterlothr, oneiterhithr, zeroiterlothr, zeroiterhithr;

    // Lower Limit: ll = int32(log(2)*2^30);
    lowerlimit = 744261118L;
 8011c92:	4b33      	ldr	r3, [pc, #204]	@ (8011d60 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd8>)
 8011c94:	61fb      	str	r3, [r7, #28]
    //Upper Limit ul = int32(log(4)*2^30);
    upperlimit = 1488522236L;
 8011c96:	4b33      	ldr	r3, [pc, #204]	@ (8011d64 <inv_icm20948_convert_test_limits_and_scale_fxp+0xdc>)
 8011c98:	61bb      	str	r3, [r7, #24]
    //  int32(0.9*2^30)
    oneiterlothr = 966367642L;
 8011c9a:	4b33      	ldr	r3, [pc, #204]	@ (8011d68 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe0>)
 8011c9c:	617b      	str	r3, [r7, #20]
    // int32(1.1*2^30)
    oneiterhithr = 1181116006L;
 8011c9e:	4b33      	ldr	r3, [pc, #204]	@ (8011d6c <inv_icm20948_convert_test_limits_and_scale_fxp+0xe4>)
 8011ca0:	613b      	str	r3, [r7, #16]
    // int32(0.99*2^30)
    zeroiterlothr=1063004406L;
 8011ca2:	4b33      	ldr	r3, [pc, #204]	@ (8011d70 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe8>)
 8011ca4:	60fb      	str	r3, [r7, #12]
    //int32(1.01*2^30)
    zeroiterhithr=1084479242L;
 8011ca6:	4b33      	ldr	r3, [pc, #204]	@ (8011d74 <inv_icm20948_convert_test_limits_and_scale_fxp+0xec>)
 8011ca8:	60bb      	str	r3, [r7, #8]

    // Scale number such that Newton Raphson iteration works best:
    // Find the power of two scaling that leaves the number in the optimal range,
    // ll <= number <= ul. Note odd powers have special scaling further below
	if (*x0_q30 > upperlimit) {
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	69ba      	ldr	r2, [r7, #24]
 8011cb0:	429a      	cmp	r2, r3
 8011cb2:	da09      	bge.n	8011cc8 <inv_icm20948_convert_test_limits_and_scale_fxp+0x40>
		// Halving the number will push it in the optimal range since largest value is 2
		*x0_q30 = *x0_q30>>1;
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	105a      	asrs	r2, r3, #1
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	601a      	str	r2, [r3, #0]
		*pow=-1;
 8011cbe:	683b      	ldr	r3, [r7, #0]
 8011cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8011cc4:	601a      	str	r2, [r3, #0]
 8011cc6:	e02e      	b.n	8011d26 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
	} else if (*x0_q30 < lowerlimit) {
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	69fa      	ldr	r2, [r7, #28]
 8011cce:	429a      	cmp	r2, r3
 8011cd0:	dd26      	ble.n	8011d20 <inv_icm20948_convert_test_limits_and_scale_fxp+0x98>
		// Find position of highest bit, counting from left, and scale number 
		*pow=inv_icm20948_convert_get_highest_bit_position((uint32_t*)x0_q30);
 8011cd2:	6878      	ldr	r0, [r7, #4]
 8011cd4:	f000 f850 	bl	8011d78 <inv_icm20948_convert_get_highest_bit_position>
 8011cd8:	4603      	mov	r3, r0
 8011cda:	461a      	mov	r2, r3
 8011cdc:	683b      	ldr	r3, [r7, #0]
 8011cde:	601a      	str	r2, [r3, #0]
		if (*x0_q30 >= upperlimit) {
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	681b      	ldr	r3, [r3, #0]
 8011ce4:	69ba      	ldr	r2, [r7, #24]
 8011ce6:	429a      	cmp	r2, r3
 8011ce8:	dc0a      	bgt.n	8011d00 <inv_icm20948_convert_test_limits_and_scale_fxp+0x78>
			// Halving the number will push it in the optimal range
			*x0_q30 = *x0_q30>>1;
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	105a      	asrs	r2, r3, #1
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	601a      	str	r2, [r3, #0]
			*pow=*pow-1;
 8011cf4:	683b      	ldr	r3, [r7, #0]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	1e5a      	subs	r2, r3, #1
 8011cfa:	683b      	ldr	r3, [r7, #0]
 8011cfc:	601a      	str	r2, [r3, #0]
 8011cfe:	e012      	b.n	8011d26 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
		else if (*x0_q30 < lowerlimit) {
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	69fa      	ldr	r2, [r7, #28]
 8011d06:	429a      	cmp	r2, r3
 8011d08:	dd0d      	ble.n	8011d26 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
			// Doubling the number will push it in the optimal range
			*x0_q30 = *x0_q30<<1;
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	005a      	lsls	r2, r3, #1
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	601a      	str	r2, [r3, #0]
			*pow=*pow+1;
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	681b      	ldr	r3, [r3, #0]
 8011d18:	1c5a      	adds	r2, r3, #1
 8011d1a:	683b      	ldr	r3, [r7, #0]
 8011d1c:	601a      	str	r2, [r3, #0]
 8011d1e:	e002      	b.n	8011d26 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
	} else {
		*pow = 0;
 8011d20:	683b      	ldr	r3, [r7, #0]
 8011d22:	2200      	movs	r2, #0
 8011d24:	601a      	str	r2, [r3, #0]
	}
    
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	697a      	ldr	r2, [r7, #20]
 8011d2c:	429a      	cmp	r2, r3
 8011d2e:	dc04      	bgt.n	8011d3a <inv_icm20948_convert_test_limits_and_scale_fxp+0xb2>
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	693a      	ldr	r2, [r7, #16]
 8011d36:	429a      	cmp	r2, r3
 8011d38:	da01      	bge.n	8011d3e <inv_icm20948_convert_test_limits_and_scale_fxp+0xb6>
        return 3; // 3 NR iterations
 8011d3a:	2303      	movs	r3, #3
 8011d3c:	e00c      	b.n	8011d58 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	681b      	ldr	r3, [r3, #0]
 8011d42:	68fa      	ldr	r2, [r7, #12]
 8011d44:	429a      	cmp	r2, r3
 8011d46:	dc04      	bgt.n	8011d52 <inv_icm20948_convert_test_limits_and_scale_fxp+0xca>
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	68ba      	ldr	r2, [r7, #8]
 8011d4e:	429a      	cmp	r2, r3
 8011d50:	da01      	bge.n	8011d56 <inv_icm20948_convert_test_limits_and_scale_fxp+0xce>
        return 2; // 2 NR iteration
 8011d52:	2302      	movs	r3, #2
 8011d54:	e000      	b.n	8011d58 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>

    return 1; // 1 NR iteration
 8011d56:	2301      	movs	r3, #1
}
 8011d58:	4618      	mov	r0, r3
 8011d5a:	3720      	adds	r7, #32
 8011d5c:	46bd      	mov	sp, r7
 8011d5e:	bd80      	pop	{r7, pc}
 8011d60:	2c5c85fe 	.word	0x2c5c85fe
 8011d64:	58b90bfc 	.word	0x58b90bfc
 8011d68:	3999999a 	.word	0x3999999a
 8011d6c:	46666666 	.word	0x46666666
 8011d70:	3f5c28f6 	.word	0x3f5c28f6
 8011d74:	40a3d70a 	.word	0x40a3d70a

08011d78 <inv_icm20948_convert_get_highest_bit_position>:
* @return highest bit position.
* \note This function performs the log2 of an interger as well. 
* \ingroup binary
**/
int16_t inv_icm20948_convert_get_highest_bit_position(uint32_t *value)
{
 8011d78:	b480      	push	{r7}
 8011d7a:	b085      	sub	sp, #20
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	6078      	str	r0, [r7, #4]
    int16_t position;
    position = 0;
 8011d80:	2300      	movs	r3, #0
 8011d82:	81fb      	strh	r3, [r7, #14]
    if (*value == 0) return 0;
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d101      	bne.n	8011d90 <inv_icm20948_convert_get_highest_bit_position+0x18>
 8011d8c:	2300      	movs	r3, #0
 8011d8e:	e046      	b.n	8011e1e <inv_icm20948_convert_get_highest_bit_position+0xa6>

    if ((*value & 0xFFFF0000) == 0) {
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011d98:	d208      	bcs.n	8011dac <inv_icm20948_convert_get_highest_bit_position+0x34>
        position += 16;
 8011d9a:	89fb      	ldrh	r3, [r7, #14]
 8011d9c:	3310      	adds	r3, #16
 8011d9e:	b29b      	uxth	r3, r3
 8011da0:	81fb      	strh	r3, [r7, #14]
        *value=*value<<16;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	041a      	lsls	r2, r3, #16
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xFF000000) == 0) {
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011db4:	d208      	bcs.n	8011dc8 <inv_icm20948_convert_get_highest_bit_position+0x50>
        position += 8;
 8011db6:	89fb      	ldrh	r3, [r7, #14]
 8011db8:	3308      	adds	r3, #8
 8011dba:	b29b      	uxth	r3, r3
 8011dbc:	81fb      	strh	r3, [r7, #14]
        *value=*value<<8;
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	021a      	lsls	r2, r3, #8
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xF0000000) == 0) {
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011dd0:	d208      	bcs.n	8011de4 <inv_icm20948_convert_get_highest_bit_position+0x6c>
        position += 4;
 8011dd2:	89fb      	ldrh	r3, [r7, #14]
 8011dd4:	3304      	adds	r3, #4
 8011dd6:	b29b      	uxth	r3, r3
 8011dd8:	81fb      	strh	r3, [r7, #14]
        *value=*value<<4;
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	011a      	lsls	r2, r3, #4
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xC0000000) == 0) {
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011dec:	d208      	bcs.n	8011e00 <inv_icm20948_convert_get_highest_bit_position+0x88>
        position += 2;
 8011dee:	89fb      	ldrh	r3, [r7, #14]
 8011df0:	3302      	adds	r3, #2
 8011df2:	b29b      	uxth	r3, r3
 8011df4:	81fb      	strh	r3, [r7, #14]
        *value=*value<<2;
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	009a      	lsls	r2, r3, #2
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	601a      	str	r2, [r3, #0]
    }

    // If we got too far into sign bit, shift back. Note we are using an
    // unsigned long here, so right shift is going to shift all the bits.
    if ((*value & 0x80000000)) { 
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	da08      	bge.n	8011e1a <inv_icm20948_convert_get_highest_bit_position+0xa2>
        position -= 1;
 8011e08:	89fb      	ldrh	r3, [r7, #14]
 8011e0a:	3b01      	subs	r3, #1
 8011e0c:	b29b      	uxth	r3, r3
 8011e0e:	81fb      	strh	r3, [r7, #14]
        *value=*value>>1;
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	085a      	lsrs	r2, r3, #1
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	601a      	str	r2, [r3, #0]
    }
    return position;
 8011e1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8011e1e:	4618      	mov	r0, r3
 8011e20:	3714      	adds	r7, #20
 8011e22:	46bd      	mov	sp, r7
 8011e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e28:	4770      	bx	lr

08011e2a <inv_icm20948_convert_matrix_to_quat_flt>:
        y=-y;
    return y;
}

void inv_icm20948_convert_matrix_to_quat_flt(float *R, float *q)
{
 8011e2a:	b590      	push	{r4, r7, lr}
 8011e2c:	b08d      	sub	sp, #52	@ 0x34
 8011e2e:	af00      	add	r7, sp, #0
 8011e30:	6078      	str	r0, [r7, #4]
 8011e32:	6039      	str	r1, [r7, #0]
	float r11,r12,r13, r21,r22,r23, r31,r32,r33;

	r11 = R[0]; //assume matrix is stored row wise first, that is rot[1] is row 1, col 2
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
	r12 = R[1];
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	685b      	ldr	r3, [r3, #4]
 8011e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
	r13 = R[2];
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	689b      	ldr	r3, [r3, #8]
 8011e44:	627b      	str	r3, [r7, #36]	@ 0x24

	r21 = R[3];
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	68db      	ldr	r3, [r3, #12]
 8011e4a:	623b      	str	r3, [r7, #32]
	r22 = R[4];
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	691b      	ldr	r3, [r3, #16]
 8011e50:	61fb      	str	r3, [r7, #28]
	r23 = R[5];
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	695b      	ldr	r3, [r3, #20]
 8011e56:	61bb      	str	r3, [r7, #24]

	r31 = R[6];
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	699b      	ldr	r3, [r3, #24]
 8011e5c:	617b      	str	r3, [r7, #20]
	r32 = R[7];
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	69db      	ldr	r3, [r3, #28]
 8011e62:	613b      	str	r3, [r7, #16]
	r33 = R[8];
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	6a1b      	ldr	r3, [r3, #32]
 8011e68:	60fb      	str	r3, [r7, #12]

	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 8011e6a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8011e6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011e72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011e76:	edd7 7a07 	vldr	s15, [r7, #28]
 8011e7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011e7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8011e82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011e86:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8011e8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011e8e:	683b      	ldr	r3, [r7, #0]
 8011e90:	edc3 7a00 	vstr	s15, [r3]
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 8011e94:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8011e98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011e9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011ea0:	edd7 7a07 	vldr	s15, [r7, #28]
 8011ea4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011ea8:	edd7 7a03 	vldr	s15, [r7, #12]
 8011eac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011eb0:	683b      	ldr	r3, [r7, #0]
 8011eb2:	3304      	adds	r3, #4
 8011eb4:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8011eb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011ebc:	edc3 7a00 	vstr	s15, [r3]
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 8011ec0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011ec4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8011ec8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011ecc:	edd7 7a07 	vldr	s15, [r7, #28]
 8011ed0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011ed4:	edd7 7a03 	vldr	s15, [r7, #12]
 8011ed8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	3308      	adds	r3, #8
 8011ee0:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8011ee4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011ee8:	edc3 7a00 	vstr	s15, [r3]
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 8011eec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011ef0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8011ef4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011ef8:	edd7 7a07 	vldr	s15, [r7, #28]
 8011efc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011f00:	edd7 7a03 	vldr	s15, [r7, #12]
 8011f04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011f08:	683b      	ldr	r3, [r7, #0]
 8011f0a:	330c      	adds	r3, #12
 8011f0c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8011f10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011f14:	edc3 7a00 	vstr	s15, [r3]

	if(q[0] < 0.0f) q[0] = 0.0f;
 8011f18:	683b      	ldr	r3, [r7, #0]
 8011f1a:	edd3 7a00 	vldr	s15, [r3]
 8011f1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f26:	d503      	bpl.n	8011f30 <inv_icm20948_convert_matrix_to_quat_flt+0x106>
 8011f28:	683b      	ldr	r3, [r7, #0]
 8011f2a:	f04f 0200 	mov.w	r2, #0
 8011f2e:	601a      	str	r2, [r3, #0]
	if(q[1] < 0.0f) q[1] = 0.0f;
 8011f30:	683b      	ldr	r3, [r7, #0]
 8011f32:	3304      	adds	r3, #4
 8011f34:	edd3 7a00 	vldr	s15, [r3]
 8011f38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f40:	d504      	bpl.n	8011f4c <inv_icm20948_convert_matrix_to_quat_flt+0x122>
 8011f42:	683b      	ldr	r3, [r7, #0]
 8011f44:	3304      	adds	r3, #4
 8011f46:	f04f 0200 	mov.w	r2, #0
 8011f4a:	601a      	str	r2, [r3, #0]
	if(q[2] < 0.0f) q[2] = 0.0f;
 8011f4c:	683b      	ldr	r3, [r7, #0]
 8011f4e:	3308      	adds	r3, #8
 8011f50:	edd3 7a00 	vldr	s15, [r3]
 8011f54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f5c:	d504      	bpl.n	8011f68 <inv_icm20948_convert_matrix_to_quat_flt+0x13e>
 8011f5e:	683b      	ldr	r3, [r7, #0]
 8011f60:	3308      	adds	r3, #8
 8011f62:	f04f 0200 	mov.w	r2, #0
 8011f66:	601a      	str	r2, [r3, #0]
	if(q[3] < 0.0f) q[3] = 0.0f;
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	330c      	adds	r3, #12
 8011f6c:	edd3 7a00 	vldr	s15, [r3]
 8011f70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f78:	d504      	bpl.n	8011f84 <inv_icm20948_convert_matrix_to_quat_flt+0x15a>
 8011f7a:	683b      	ldr	r3, [r7, #0]
 8011f7c:	330c      	adds	r3, #12
 8011f7e:	f04f 0200 	mov.w	r2, #0
 8011f82:	601a      	str	r2, [r3, #0]
	q[0] = sqrtf(q[0]);
 8011f84:	683b      	ldr	r3, [r7, #0]
 8011f86:	edd3 7a00 	vldr	s15, [r3]
 8011f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8011f8e:	f012 f8bf 	bl	8024110 <sqrtf>
 8011f92:	eef0 7a40 	vmov.f32	s15, s0
 8011f96:	683b      	ldr	r3, [r7, #0]
 8011f98:	edc3 7a00 	vstr	s15, [r3]
	q[1] = sqrtf(q[1]);
 8011f9c:	683b      	ldr	r3, [r7, #0]
 8011f9e:	3304      	adds	r3, #4
 8011fa0:	edd3 7a00 	vldr	s15, [r3]
 8011fa4:	683b      	ldr	r3, [r7, #0]
 8011fa6:	1d1c      	adds	r4, r3, #4
 8011fa8:	eeb0 0a67 	vmov.f32	s0, s15
 8011fac:	f012 f8b0 	bl	8024110 <sqrtf>
 8011fb0:	eef0 7a40 	vmov.f32	s15, s0
 8011fb4:	edc4 7a00 	vstr	s15, [r4]
	q[2] = sqrtf(q[2]);
 8011fb8:	683b      	ldr	r3, [r7, #0]
 8011fba:	3308      	adds	r3, #8
 8011fbc:	edd3 7a00 	vldr	s15, [r3]
 8011fc0:	683b      	ldr	r3, [r7, #0]
 8011fc2:	f103 0408 	add.w	r4, r3, #8
 8011fc6:	eeb0 0a67 	vmov.f32	s0, s15
 8011fca:	f012 f8a1 	bl	8024110 <sqrtf>
 8011fce:	eef0 7a40 	vmov.f32	s15, s0
 8011fd2:	edc4 7a00 	vstr	s15, [r4]
	q[3] = sqrtf(q[3]);
 8011fd6:	683b      	ldr	r3, [r7, #0]
 8011fd8:	330c      	adds	r3, #12
 8011fda:	edd3 7a00 	vldr	s15, [r3]
 8011fde:	683b      	ldr	r3, [r7, #0]
 8011fe0:	f103 040c 	add.w	r4, r3, #12
 8011fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8011fe8:	f012 f892 	bl	8024110 <sqrtf>
 8011fec:	eef0 7a40 	vmov.f32	s15, s0
 8011ff0:	edc4 7a00 	vstr	s15, [r4]
	q[1] =(q[1] < 0.0f) ? q[1] = 0.0f : sqrtf(q[1]);
	q[2] =(q[2] < 0.0f) ? q[2] = 0.0f : sqrtf(q[2]);
	q[3] =(q[3] < 0.0f) ? q[3] = 0.0f : sqrtf(q[3]);
	*/
	
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 8011ff4:	683b      	ldr	r3, [r7, #0]
 8011ff6:	ed93 7a00 	vldr	s14, [r3]
 8011ffa:	683b      	ldr	r3, [r7, #0]
 8011ffc:	3304      	adds	r3, #4
 8011ffe:	edd3 7a00 	vldr	s15, [r3]
 8012002:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801200a:	db51      	blt.n	80120b0 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 801200c:	683b      	ldr	r3, [r7, #0]
 801200e:	ed93 7a00 	vldr	s14, [r3]
 8012012:	683b      	ldr	r3, [r7, #0]
 8012014:	3308      	adds	r3, #8
 8012016:	edd3 7a00 	vldr	s15, [r3]
 801201a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801201e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012022:	db45      	blt.n	80120b0 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 8012024:	683b      	ldr	r3, [r7, #0]
 8012026:	ed93 7a00 	vldr	s14, [r3]
 801202a:	683b      	ldr	r3, [r7, #0]
 801202c:	330c      	adds	r3, #12
 801202e:	edd3 7a00 	vldr	s15, [r3]
 8012032:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801203a:	db39      	blt.n	80120b0 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
	{
		 q[1] = (r23 - r32)/(4.f*q[0]);
 801203c:	ed97 7a06 	vldr	s14, [r7, #24]
 8012040:	edd7 7a04 	vldr	s15, [r7, #16]
 8012044:	ee77 6a67 	vsub.f32	s13, s14, s15
 8012048:	683b      	ldr	r3, [r7, #0]
 801204a:	edd3 7a00 	vldr	s15, [r3]
 801204e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8012052:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012056:	683b      	ldr	r3, [r7, #0]
 8012058:	3304      	adds	r3, #4
 801205a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801205e:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r31 - r13)/(4.f*q[0]);
 8012062:	ed97 7a05 	vldr	s14, [r7, #20]
 8012066:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 801206a:	ee77 6a67 	vsub.f32	s13, s14, s15
 801206e:	683b      	ldr	r3, [r7, #0]
 8012070:	edd3 7a00 	vldr	s15, [r3]
 8012074:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8012078:	ee27 7a87 	vmul.f32	s14, s15, s14
 801207c:	683b      	ldr	r3, [r7, #0]
 801207e:	3308      	adds	r3, #8
 8012080:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012084:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r12 - r21)/(4.f*q[0]);
 8012088:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 801208c:	edd7 7a08 	vldr	s15, [r7, #32]
 8012090:	ee77 6a67 	vsub.f32	s13, s14, s15
 8012094:	683b      	ldr	r3, [r7, #0]
 8012096:	edd3 7a00 	vldr	s15, [r3]
 801209a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 801209e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	330c      	adds	r3, #12
 80120a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80120aa:	edc3 7a00 	vstr	s15, [r3]
 80120ae:	e128      	b.n	8012302 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[1] >= q[0] && q[1] >= q[2] && q[1] >= q[3]) //q[1] is max
 80120b0:	683b      	ldr	r3, [r7, #0]
 80120b2:	3304      	adds	r3, #4
 80120b4:	ed93 7a00 	vldr	s14, [r3]
 80120b8:	683b      	ldr	r3, [r7, #0]
 80120ba:	edd3 7a00 	vldr	s15, [r3]
 80120be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80120c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120c6:	db55      	blt.n	8012174 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 80120c8:	683b      	ldr	r3, [r7, #0]
 80120ca:	3304      	adds	r3, #4
 80120cc:	ed93 7a00 	vldr	s14, [r3]
 80120d0:	683b      	ldr	r3, [r7, #0]
 80120d2:	3308      	adds	r3, #8
 80120d4:	edd3 7a00 	vldr	s15, [r3]
 80120d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80120dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120e0:	db48      	blt.n	8012174 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 80120e2:	683b      	ldr	r3, [r7, #0]
 80120e4:	3304      	adds	r3, #4
 80120e6:	ed93 7a00 	vldr	s14, [r3]
 80120ea:	683b      	ldr	r3, [r7, #0]
 80120ec:	330c      	adds	r3, #12
 80120ee:	edd3 7a00 	vldr	s15, [r3]
 80120f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80120f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120fa:	db3b      	blt.n	8012174 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
	{
		 q[0] = (r23 - r32)/(4.f*q[1]);
 80120fc:	ed97 7a06 	vldr	s14, [r7, #24]
 8012100:	edd7 7a04 	vldr	s15, [r7, #16]
 8012104:	ee77 6a67 	vsub.f32	s13, s14, s15
 8012108:	683b      	ldr	r3, [r7, #0]
 801210a:	3304      	adds	r3, #4
 801210c:	edd3 7a00 	vldr	s15, [r3]
 8012110:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8012114:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012118:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801211c:	683b      	ldr	r3, [r7, #0]
 801211e:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r12 + r21)/(4.f*q[1]);
 8012122:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8012126:	edd7 7a08 	vldr	s15, [r7, #32]
 801212a:	ee77 6a27 	vadd.f32	s13, s14, s15
 801212e:	683b      	ldr	r3, [r7, #0]
 8012130:	3304      	adds	r3, #4
 8012132:	edd3 7a00 	vldr	s15, [r3]
 8012136:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 801213a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801213e:	683b      	ldr	r3, [r7, #0]
 8012140:	3308      	adds	r3, #8
 8012142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012146:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r31 + r13)/(4.f*q[1]);
 801214a:	ed97 7a05 	vldr	s14, [r7, #20]
 801214e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8012152:	ee77 6a27 	vadd.f32	s13, s14, s15
 8012156:	683b      	ldr	r3, [r7, #0]
 8012158:	3304      	adds	r3, #4
 801215a:	edd3 7a00 	vldr	s15, [r3]
 801215e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8012162:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012166:	683b      	ldr	r3, [r7, #0]
 8012168:	330c      	adds	r3, #12
 801216a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801216e:	edc3 7a00 	vstr	s15, [r3]
 8012172:	e0c6      	b.n	8012302 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[2] >= q[0] && q[2] >= q[1] && q[2] >= q[3]) //q[2] is max
 8012174:	683b      	ldr	r3, [r7, #0]
 8012176:	3308      	adds	r3, #8
 8012178:	ed93 7a00 	vldr	s14, [r3]
 801217c:	683b      	ldr	r3, [r7, #0]
 801217e:	edd3 7a00 	vldr	s15, [r3]
 8012182:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801218a:	db55      	blt.n	8012238 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 801218c:	683b      	ldr	r3, [r7, #0]
 801218e:	3308      	adds	r3, #8
 8012190:	ed93 7a00 	vldr	s14, [r3]
 8012194:	683b      	ldr	r3, [r7, #0]
 8012196:	3304      	adds	r3, #4
 8012198:	edd3 7a00 	vldr	s15, [r3]
 801219c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80121a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121a4:	db48      	blt.n	8012238 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80121a6:	683b      	ldr	r3, [r7, #0]
 80121a8:	3308      	adds	r3, #8
 80121aa:	ed93 7a00 	vldr	s14, [r3]
 80121ae:	683b      	ldr	r3, [r7, #0]
 80121b0:	330c      	adds	r3, #12
 80121b2:	edd3 7a00 	vldr	s15, [r3]
 80121b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80121ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121be:	db3b      	blt.n	8012238 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
	{
		 q[0] = (r31 - r13)/(4.f*q[2]);
 80121c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80121c4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80121c8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80121cc:	683b      	ldr	r3, [r7, #0]
 80121ce:	3308      	adds	r3, #8
 80121d0:	edd3 7a00 	vldr	s15, [r3]
 80121d4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80121d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80121dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80121e0:	683b      	ldr	r3, [r7, #0]
 80121e2:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r12 + r21)/(4.f*q[2]);
 80121e6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80121ea:	edd7 7a08 	vldr	s15, [r7, #32]
 80121ee:	ee77 6a27 	vadd.f32	s13, s14, s15
 80121f2:	683b      	ldr	r3, [r7, #0]
 80121f4:	3308      	adds	r3, #8
 80121f6:	edd3 7a00 	vldr	s15, [r3]
 80121fa:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80121fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012202:	683b      	ldr	r3, [r7, #0]
 8012204:	3304      	adds	r3, #4
 8012206:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801220a:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r23 + r32)/(4.f*q[2]);
 801220e:	ed97 7a06 	vldr	s14, [r7, #24]
 8012212:	edd7 7a04 	vldr	s15, [r7, #16]
 8012216:	ee77 6a27 	vadd.f32	s13, s14, s15
 801221a:	683b      	ldr	r3, [r7, #0]
 801221c:	3308      	adds	r3, #8
 801221e:	edd3 7a00 	vldr	s15, [r3]
 8012222:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8012226:	ee27 7a87 	vmul.f32	s14, s15, s14
 801222a:	683b      	ldr	r3, [r7, #0]
 801222c:	330c      	adds	r3, #12
 801222e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012232:	edc3 7a00 	vstr	s15, [r3]
 8012236:	e064      	b.n	8012302 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	330c      	adds	r3, #12
 801223c:	ed93 7a00 	vldr	s14, [r3]
 8012240:	683b      	ldr	r3, [r7, #0]
 8012242:	edd3 7a00 	vldr	s15, [r3]
 8012246:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801224a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801224e:	da00      	bge.n	8012252 <inv_icm20948_convert_matrix_to_quat_flt+0x428>
	{
		 q[0] = (r12 - r21)/(4.f*q[3]);
		 q[1] = (r31 + r13)/(4.f*q[3]);
		 q[2] = (r23 + r32)/(4.f*q[3]);
	}
}
 8012250:	e057      	b.n	8012302 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8012252:	683b      	ldr	r3, [r7, #0]
 8012254:	330c      	adds	r3, #12
 8012256:	ed93 7a00 	vldr	s14, [r3]
 801225a:	683b      	ldr	r3, [r7, #0]
 801225c:	3304      	adds	r3, #4
 801225e:	edd3 7a00 	vldr	s15, [r3]
 8012262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801226a:	da00      	bge.n	801226e <inv_icm20948_convert_matrix_to_quat_flt+0x444>
}
 801226c:	e049      	b.n	8012302 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 801226e:	683b      	ldr	r3, [r7, #0]
 8012270:	330c      	adds	r3, #12
 8012272:	ed93 7a00 	vldr	s14, [r3]
 8012276:	683b      	ldr	r3, [r7, #0]
 8012278:	3308      	adds	r3, #8
 801227a:	edd3 7a00 	vldr	s15, [r3]
 801227e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012286:	da00      	bge.n	801228a <inv_icm20948_convert_matrix_to_quat_flt+0x460>
}
 8012288:	e03b      	b.n	8012302 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
		 q[0] = (r12 - r21)/(4.f*q[3]);
 801228a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 801228e:	edd7 7a08 	vldr	s15, [r7, #32]
 8012292:	ee77 6a67 	vsub.f32	s13, s14, s15
 8012296:	683b      	ldr	r3, [r7, #0]
 8012298:	330c      	adds	r3, #12
 801229a:	edd3 7a00 	vldr	s15, [r3]
 801229e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80122a2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80122a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80122aa:	683b      	ldr	r3, [r7, #0]
 80122ac:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r31 + r13)/(4.f*q[3]);
 80122b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80122b4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80122b8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80122bc:	683b      	ldr	r3, [r7, #0]
 80122be:	330c      	adds	r3, #12
 80122c0:	edd3 7a00 	vldr	s15, [r3]
 80122c4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80122c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80122cc:	683b      	ldr	r3, [r7, #0]
 80122ce:	3304      	adds	r3, #4
 80122d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80122d4:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r23 + r32)/(4.f*q[3]);
 80122d8:	ed97 7a06 	vldr	s14, [r7, #24]
 80122dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80122e0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80122e4:	683b      	ldr	r3, [r7, #0]
 80122e6:	330c      	adds	r3, #12
 80122e8:	edd3 7a00 	vldr	s15, [r3]
 80122ec:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80122f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80122f4:	683b      	ldr	r3, [r7, #0]
 80122f6:	3308      	adds	r3, #8
 80122f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80122fc:	edc3 7a00 	vstr	s15, [r3]
}
 8012300:	e7ff      	b.n	8012302 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
 8012302:	bf00      	nop
 8012304:	3734      	adds	r7, #52	@ 0x34
 8012306:	46bd      	mov	sp, r7
 8012308:	bd90      	pop	{r4, r7, pc}

0801230a <inv_icm20948_convert_mult_qfix_fxp>:

long inv_icm20948_convert_mult_qfix_fxp(long a, long b, unsigned char qfix)
{
 801230a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801230e:	b08a      	sub	sp, #40	@ 0x28
 8012310:	af00      	add	r7, sp, #0
 8012312:	6178      	str	r0, [r7, #20]
 8012314:	6139      	str	r1, [r7, #16]
 8012316:	4613      	mov	r3, r2
 8012318:	73fb      	strb	r3, [r7, #15]
    long long temp;
    long result;
    temp = (long long)a * b;
 801231a:	697b      	ldr	r3, [r7, #20]
 801231c:	17da      	asrs	r2, r3, #31
 801231e:	603b      	str	r3, [r7, #0]
 8012320:	607a      	str	r2, [r7, #4]
 8012322:	693b      	ldr	r3, [r7, #16]
 8012324:	17da      	asrs	r2, r3, #31
 8012326:	469a      	mov	sl, r3
 8012328:	4693      	mov	fp, r2
 801232a:	e9d7 0100 	ldrd	r0, r1, [r7]
 801232e:	460b      	mov	r3, r1
 8012330:	fb0a f203 	mul.w	r2, sl, r3
 8012334:	4603      	mov	r3, r0
 8012336:	fb03 f30b 	mul.w	r3, r3, fp
 801233a:	4413      	add	r3, r2
 801233c:	4602      	mov	r2, r0
 801233e:	fba2 890a 	umull	r8, r9, r2, sl
 8012342:	444b      	add	r3, r9
 8012344:	4699      	mov	r9, r3
 8012346:	e9c7 8908 	strd	r8, r9, [r7, #32]
 801234a:	e9c7 8908 	strd	r8, r9, [r7, #32]
    result = (long)(temp >> qfix);
 801234e:	7bf9      	ldrb	r1, [r7, #15]
 8012350:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012354:	f1c1 0620 	rsb	r6, r1, #32
 8012358:	f1b1 0020 	subs.w	r0, r1, #32
 801235c:	fa22 f401 	lsr.w	r4, r2, r1
 8012360:	fa03 f606 	lsl.w	r6, r3, r6
 8012364:	ea44 0406 	orr.w	r4, r4, r6
 8012368:	d402      	bmi.n	8012370 <inv_icm20948_convert_mult_qfix_fxp+0x66>
 801236a:	fa43 f000 	asr.w	r0, r3, r0
 801236e:	4304      	orrs	r4, r0
 8012370:	fa43 f501 	asr.w	r5, r3, r1
 8012374:	4623      	mov	r3, r4
 8012376:	61fb      	str	r3, [r7, #28]
    return result;
 8012378:	69fb      	ldr	r3, [r7, #28]
}
 801237a:	4618      	mov	r0, r3
 801237c:	3728      	adds	r7, #40	@ 0x28
 801237e:	46bd      	mov	sp, r7
 8012380:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8012384:	4770      	bx	lr

08012386 <invn_convert_mult_q29_fxp>:

static long invn_convert_mult_q29_fxp(long a_q29, long b_q29)
{
 8012386:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 801238a:	b087      	sub	sp, #28
 801238c:	af00      	add	r7, sp, #0
 801238e:	6078      	str	r0, [r7, #4]
 8012390:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q29 * b_q29;
 8012392:	6879      	ldr	r1, [r7, #4]
 8012394:	17c8      	asrs	r0, r1, #31
 8012396:	4688      	mov	r8, r1
 8012398:	4681      	mov	r9, r0
 801239a:	6839      	ldr	r1, [r7, #0]
 801239c:	17c8      	asrs	r0, r1, #31
 801239e:	460c      	mov	r4, r1
 80123a0:	4605      	mov	r5, r0
 80123a2:	fb04 f009 	mul.w	r0, r4, r9
 80123a6:	fb08 f105 	mul.w	r1, r8, r5
 80123aa:	4401      	add	r1, r0
 80123ac:	fba8 2304 	umull	r2, r3, r8, r4
 80123b0:	4419      	add	r1, r3
 80123b2:	460b      	mov	r3, r1
 80123b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80123b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 29);
 80123bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80123c0:	f04f 0200 	mov.w	r2, #0
 80123c4:	f04f 0300 	mov.w	r3, #0
 80123c8:	0f42      	lsrs	r2, r0, #29
 80123ca:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80123ce:	174b      	asrs	r3, r1, #29
 80123d0:	4613      	mov	r3, r2
 80123d2:	60fb      	str	r3, [r7, #12]
	return result;
 80123d4:	68fb      	ldr	r3, [r7, #12]

}
 80123d6:	4618      	mov	r0, r3
 80123d8:	371c      	adds	r7, #28
 80123da:	46bd      	mov	sp, r7
 80123dc:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80123e0:	4770      	bx	lr

080123e2 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>:

void inv_icm20948_convert_quat_to_col_major_matrix_fxp(const long *quat_q30, long *rot_q30)
{
 80123e2:	b590      	push	{r4, r7, lr}
 80123e4:	b083      	sub	sp, #12
 80123e6:	af00      	add	r7, sp, #0
 80123e8:	6078      	str	r0, [r7, #4]
 80123ea:	6039      	str	r1, [r7, #0]
	//Use q29 in order to skip a multiplication by 2
    rot_q30[0] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	3304      	adds	r3, #4
 80123f0:	681a      	ldr	r2, [r3, #0]
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	3304      	adds	r3, #4
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	4619      	mov	r1, r3
 80123fa:	4610      	mov	r0, r2
 80123fc:	f7ff ffc3 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012400:	4604      	mov	r4, r0
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	681a      	ldr	r2, [r3, #0]
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	4619      	mov	r1, r3
 801240c:	4610      	mov	r0, r2
 801240e:	f7ff ffba 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012412:	4603      	mov	r3, r0
 8012414:	4423      	add	r3, r4
 8012416:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
    rot_q30[0] =
 801241a:	683b      	ldr	r3, [r7, #0]
 801241c:	601a      	str	r2, [r3, #0]
    rot_q30[1] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	3304      	adds	r3, #4
 8012422:	681a      	ldr	r2, [r3, #0]
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	3308      	adds	r3, #8
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	4619      	mov	r1, r3
 801242c:	4610      	mov	r0, r2
 801242e:	f7ff ffaa 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012432:	4604      	mov	r4, r0
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	330c      	adds	r3, #12
 8012438:	681a      	ldr	r2, [r3, #0]
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	4619      	mov	r1, r3
 8012440:	4610      	mov	r0, r2
 8012442:	f7ff ffa0 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012446:	4602      	mov	r2, r0
    rot_q30[1] =
 8012448:	683b      	ldr	r3, [r7, #0]
 801244a:	3304      	adds	r3, #4
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 801244c:	1aa2      	subs	r2, r4, r2
    rot_q30[1] =
 801244e:	601a      	str	r2, [r3, #0]
    rot_q30[2] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	3304      	adds	r3, #4
 8012454:	681a      	ldr	r2, [r3, #0]
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	330c      	adds	r3, #12
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	4619      	mov	r1, r3
 801245e:	4610      	mov	r0, r2
 8012460:	f7ff ff91 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012464:	4604      	mov	r4, r0
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	3308      	adds	r3, #8
 801246a:	681a      	ldr	r2, [r3, #0]
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	4619      	mov	r1, r3
 8012472:	4610      	mov	r0, r2
 8012474:	f7ff ff87 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012478:	4602      	mov	r2, r0
    rot_q30[2] =
 801247a:	683b      	ldr	r3, [r7, #0]
 801247c:	3308      	adds	r3, #8
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 801247e:	4422      	add	r2, r4
    rot_q30[2] =
 8012480:	601a      	str	r2, [r3, #0]
    rot_q30[3] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	3304      	adds	r3, #4
 8012486:	681a      	ldr	r2, [r3, #0]
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	3308      	adds	r3, #8
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	4619      	mov	r1, r3
 8012490:	4610      	mov	r0, r2
 8012492:	f7ff ff78 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012496:	4604      	mov	r4, r0
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	330c      	adds	r3, #12
 801249c:	681a      	ldr	r2, [r3, #0]
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	4619      	mov	r1, r3
 80124a4:	4610      	mov	r0, r2
 80124a6:	f7ff ff6e 	bl	8012386 <invn_convert_mult_q29_fxp>
 80124aa:	4602      	mov	r2, r0
    rot_q30[3] =
 80124ac:	683b      	ldr	r3, [r7, #0]
 80124ae:	330c      	adds	r3, #12
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 80124b0:	4422      	add	r2, r4
    rot_q30[3] =
 80124b2:	601a      	str	r2, [r3, #0]
    rot_q30[4] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	3308      	adds	r3, #8
 80124b8:	681a      	ldr	r2, [r3, #0]
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	3308      	adds	r3, #8
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	4619      	mov	r1, r3
 80124c2:	4610      	mov	r0, r2
 80124c4:	f7ff ff5f 	bl	8012386 <invn_convert_mult_q29_fxp>
 80124c8:	4604      	mov	r4, r0
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	681a      	ldr	r2, [r3, #0]
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	681b      	ldr	r3, [r3, #0]
 80124d2:	4619      	mov	r1, r3
 80124d4:	4610      	mov	r0, r2
 80124d6:	f7ff ff56 	bl	8012386 <invn_convert_mult_q29_fxp>
 80124da:	4603      	mov	r3, r0
 80124dc:	18e2      	adds	r2, r4, r3
    rot_q30[4] =
 80124de:	683b      	ldr	r3, [r7, #0]
 80124e0:	3310      	adds	r3, #16
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80124e2:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[4] =
 80124e6:	601a      	str	r2, [r3, #0]
    rot_q30[5] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	3308      	adds	r3, #8
 80124ec:	681a      	ldr	r2, [r3, #0]
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	330c      	adds	r3, #12
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	4619      	mov	r1, r3
 80124f6:	4610      	mov	r0, r2
 80124f8:	f7ff ff45 	bl	8012386 <invn_convert_mult_q29_fxp>
 80124fc:	4604      	mov	r4, r0
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	3304      	adds	r3, #4
 8012502:	681a      	ldr	r2, [r3, #0]
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	681b      	ldr	r3, [r3, #0]
 8012508:	4619      	mov	r1, r3
 801250a:	4610      	mov	r0, r2
 801250c:	f7ff ff3b 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012510:	4602      	mov	r2, r0
    rot_q30[5] =
 8012512:	683b      	ldr	r3, [r7, #0]
 8012514:	3314      	adds	r3, #20
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8012516:	1aa2      	subs	r2, r4, r2
    rot_q30[5] =
 8012518:	601a      	str	r2, [r3, #0]
    rot_q30[6] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	3304      	adds	r3, #4
 801251e:	681a      	ldr	r2, [r3, #0]
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	330c      	adds	r3, #12
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	4619      	mov	r1, r3
 8012528:	4610      	mov	r0, r2
 801252a:	f7ff ff2c 	bl	8012386 <invn_convert_mult_q29_fxp>
 801252e:	4604      	mov	r4, r0
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	3308      	adds	r3, #8
 8012534:	681a      	ldr	r2, [r3, #0]
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	4619      	mov	r1, r3
 801253c:	4610      	mov	r0, r2
 801253e:	f7ff ff22 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012542:	4602      	mov	r2, r0
    rot_q30[6] =
 8012544:	683b      	ldr	r3, [r7, #0]
 8012546:	3318      	adds	r3, #24
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8012548:	1aa2      	subs	r2, r4, r2
    rot_q30[6] =
 801254a:	601a      	str	r2, [r3, #0]
    rot_q30[7] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	3308      	adds	r3, #8
 8012550:	681a      	ldr	r2, [r3, #0]
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	330c      	adds	r3, #12
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	4619      	mov	r1, r3
 801255a:	4610      	mov	r0, r2
 801255c:	f7ff ff13 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012560:	4604      	mov	r4, r0
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	3304      	adds	r3, #4
 8012566:	681a      	ldr	r2, [r3, #0]
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	4619      	mov	r1, r3
 801256e:	4610      	mov	r0, r2
 8012570:	f7ff ff09 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012574:	4602      	mov	r2, r0
    rot_q30[7] =
 8012576:	683b      	ldr	r3, [r7, #0]
 8012578:	331c      	adds	r3, #28
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 801257a:	4422      	add	r2, r4
    rot_q30[7] =
 801257c:	601a      	str	r2, [r3, #0]
    rot_q30[8] =
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	330c      	adds	r3, #12
 8012582:	681a      	ldr	r2, [r3, #0]
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	330c      	adds	r3, #12
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	4619      	mov	r1, r3
 801258c:	4610      	mov	r0, r2
 801258e:	f7ff fefa 	bl	8012386 <invn_convert_mult_q29_fxp>
 8012592:	4604      	mov	r4, r0
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	681a      	ldr	r2, [r3, #0]
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	4619      	mov	r1, r3
 801259e:	4610      	mov	r0, r2
 80125a0:	f7ff fef1 	bl	8012386 <invn_convert_mult_q29_fxp>
 80125a4:	4603      	mov	r3, r0
 80125a6:	18e2      	adds	r2, r4, r3
    rot_q30[8] =
 80125a8:	683b      	ldr	r3, [r7, #0]
 80125aa:	3320      	adds	r3, #32
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80125ac:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[8] =
 80125b0:	601a      	str	r2, [r3, #0]
}
 80125b2:	bf00      	nop
 80125b4:	370c      	adds	r7, #12
 80125b6:	46bd      	mov	sp, r7
 80125b8:	bd90      	pop	{r4, r7, pc}

080125ba <invn_convert_mult_q15_fxp>:

static long invn_convert_mult_q15_fxp(long a_q15, long b_q15)
{
 80125ba:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80125be:	b085      	sub	sp, #20
 80125c0:	af00      	add	r7, sp, #0
 80125c2:	6078      	str	r0, [r7, #4]
 80125c4:	6039      	str	r1, [r7, #0]
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 80125c6:	6879      	ldr	r1, [r7, #4]
 80125c8:	17c8      	asrs	r0, r1, #31
 80125ca:	4688      	mov	r8, r1
 80125cc:	4681      	mov	r9, r0
 80125ce:	6839      	ldr	r1, [r7, #0]
 80125d0:	17c8      	asrs	r0, r1, #31
 80125d2:	460c      	mov	r4, r1
 80125d4:	4605      	mov	r5, r0
 80125d6:	fb04 f009 	mul.w	r0, r4, r9
 80125da:	fb08 f105 	mul.w	r1, r8, r5
 80125de:	4401      	add	r1, r0
 80125e0:	fba8 2304 	umull	r2, r3, r8, r4
 80125e4:	4419      	add	r1, r3
 80125e6:	460b      	mov	r3, r1
 80125e8:	f04f 0000 	mov.w	r0, #0
 80125ec:	f04f 0100 	mov.w	r1, #0
 80125f0:	0bd0      	lsrs	r0, r2, #15
 80125f2:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 80125f6:	13d9      	asrs	r1, r3, #15
 80125f8:	4603      	mov	r3, r0
 80125fa:	60fb      	str	r3, [r7, #12]
	return out;
 80125fc:	68fb      	ldr	r3, [r7, #12]
}
 80125fe:	4618      	mov	r0, r3
 8012600:	3714      	adds	r7, #20
 8012602:	46bd      	mov	sp, r7
 8012604:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8012608:	4770      	bx	lr

0801260a <invn_convert_inv_sqrt_q15_fxp>:

static long invn_convert_inv_sqrt_q15_fxp(long x_q15)
{
 801260a:	b580      	push	{r7, lr}
 801260c:	b08a      	sub	sp, #40	@ 0x28
 801260e:	af00      	add	r7, sp, #0
 8012610:	6078      	str	r0, [r7, #4]
    long oneoversqrt2 = 23170L; // int32(2^15*1/sqrt(2))
 8012612:	f645 2382 	movw	r3, #23170	@ 0x5a82
 8012616:	61bb      	str	r3, [r7, #24]
    long oneandhalf = 49152L; // int32(1.5*2^15);
 8012618:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 801261c:	617b      	str	r3, [r7, #20]
    long upperlimit = 45426; // int32(log(4)*2^15);
 801261e:	f24b 1372 	movw	r3, #45426	@ 0xb172
 8012622:	613b      	str	r3, [r7, #16]
    long lowerlimit = 22713; // int32(log(2)*2^15); 
 8012624:	f645 03b9 	movw	r3, #22713	@ 0x58b9
 8012628:	60fb      	str	r3, [r7, #12]
    long xx, x0_2, invsqrtx;
    int pow2;

    if (x_q15 <= 0)
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	2b00      	cmp	r3, #0
 801262e:	dc01      	bgt.n	8012634 <invn_convert_inv_sqrt_q15_fxp+0x2a>
        return 0L;
 8012630:	2300      	movs	r3, #0
 8012632:	e07c      	b.n	801272e <invn_convert_inv_sqrt_q15_fxp+0x124>

    pow2 = 0;
 8012634:	2300      	movs	r3, #0
 8012636:	61fb      	str	r3, [r7, #28]
    xx = x_q15;
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (xx > upperlimit) {
 801263c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801263e:	693b      	ldr	r3, [r7, #16]
 8012640:	429a      	cmp	r2, r3
 8012642:	dd0d      	ble.n	8012660 <invn_convert_inv_sqrt_q15_fxp+0x56>
downscale:
 8012644:	bf00      	nop
        if (xx > upperlimit) {
 8012646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012648:	693b      	ldr	r3, [r7, #16]
 801264a:	429a      	cmp	r2, r3
 801264c:	dd18      	ble.n	8012680 <invn_convert_inv_sqrt_q15_fxp+0x76>
            xx = xx/2;
 801264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012650:	0fda      	lsrs	r2, r3, #31
 8012652:	4413      	add	r3, r2
 8012654:	105b      	asrs	r3, r3, #1
 8012656:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 - 1;
 8012658:	69fb      	ldr	r3, [r7, #28]
 801265a:	3b01      	subs	r3, #1
 801265c:	61fb      	str	r3, [r7, #28]
            goto downscale;
 801265e:	e7f2      	b.n	8012646 <invn_convert_inv_sqrt_q15_fxp+0x3c>
        }
        goto newton_raphson;
    }

    if (xx < lowerlimit) {
 8012660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	429a      	cmp	r2, r3
 8012666:	da0d      	bge.n	8012684 <invn_convert_inv_sqrt_q15_fxp+0x7a>
upscale:
 8012668:	bf00      	nop
        if (xx < lowerlimit) {
 801266a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	429a      	cmp	r2, r3
 8012670:	da0a      	bge.n	8012688 <invn_convert_inv_sqrt_q15_fxp+0x7e>
            xx = xx*2;
 8012672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012674:	005b      	lsls	r3, r3, #1
 8012676:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 + 1;
 8012678:	69fb      	ldr	r3, [r7, #28]
 801267a:	3301      	adds	r3, #1
 801267c:	61fb      	str	r3, [r7, #28]
            goto upscale;
 801267e:	e7f4      	b.n	801266a <invn_convert_inv_sqrt_q15_fxp+0x60>
        goto newton_raphson;
 8012680:	bf00      	nop
 8012682:	e002      	b.n	801268a <invn_convert_inv_sqrt_q15_fxp+0x80>
        }
        goto newton_raphson;
    }

newton_raphson:
 8012684:	bf00      	nop
 8012686:	e000      	b.n	801268a <invn_convert_inv_sqrt_q15_fxp+0x80>
        goto newton_raphson;
 8012688:	bf00      	nop
    // 3 NR iterations. In some cases second and/or third iteration may not be needed, however
    // for code simplicity always iterate three times. Fourth iteration is below bit precision.
    x0_2 = xx >>1;
 801268a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801268c:	105b      	asrs	r3, r3, #1
 801268e:	60bb      	str	r3, [r7, #8]
    xx = oneandhalf - x0_2;
 8012690:	697a      	ldr	r2, [r7, #20]
 8012692:	68bb      	ldr	r3, [r7, #8]
 8012694:	1ad3      	subs	r3, r2, r3
 8012696:	627b      	str	r3, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8012698:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801269a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801269c:	f7ff ff8d 	bl	80125ba <invn_convert_mult_q15_fxp>
 80126a0:	4603      	mov	r3, r0
 80126a2:	4619      	mov	r1, r3
 80126a4:	68b8      	ldr	r0, [r7, #8]
 80126a6:	f7ff ff88 	bl	80125ba <invn_convert_mult_q15_fxp>
 80126aa:	4602      	mov	r2, r0
 80126ac:	697b      	ldr	r3, [r7, #20]
 80126ae:	1a9b      	subs	r3, r3, r2
 80126b0:	4619      	mov	r1, r3
 80126b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80126b4:	f7ff ff81 	bl	80125ba <invn_convert_mult_q15_fxp>
 80126b8:	6278      	str	r0, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 80126ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80126bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80126be:	f7ff ff7c 	bl	80125ba <invn_convert_mult_q15_fxp>
 80126c2:	4603      	mov	r3, r0
 80126c4:	4619      	mov	r1, r3
 80126c6:	68b8      	ldr	r0, [r7, #8]
 80126c8:	f7ff ff77 	bl	80125ba <invn_convert_mult_q15_fxp>
 80126cc:	4602      	mov	r2, r0
 80126ce:	697b      	ldr	r3, [r7, #20]
 80126d0:	1a9b      	subs	r3, r3, r2
 80126d2:	4619      	mov	r1, r3
 80126d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80126d6:	f7ff ff70 	bl	80125ba <invn_convert_mult_q15_fxp>
 80126da:	6278      	str	r0, [r7, #36]	@ 0x24

    if (pow2 & 1) { // This checks if the number is even or odd.
 80126dc:	69fb      	ldr	r3, [r7, #28]
 80126de:	f003 0301 	and.w	r3, r3, #1
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d009      	beq.n	80126fa <invn_convert_inv_sqrt_q15_fxp+0xf0>
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 80126e6:	69fb      	ldr	r3, [r7, #28]
 80126e8:	105b      	asrs	r3, r3, #1
 80126ea:	3301      	adds	r3, #1
 80126ec:	61fb      	str	r3, [r7, #28]
        invsqrtx = (invn_convert_mult_q15_fxp(xx,oneoversqrt2));
 80126ee:	69b9      	ldr	r1, [r7, #24]
 80126f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80126f2:	f7ff ff62 	bl	80125ba <invn_convert_mult_q15_fxp>
 80126f6:	6238      	str	r0, [r7, #32]
 80126f8:	e004      	b.n	8012704 <invn_convert_inv_sqrt_q15_fxp+0xfa>
    }
    else {
        pow2 = pow2>>1;
 80126fa:	69fb      	ldr	r3, [r7, #28]
 80126fc:	105b      	asrs	r3, r3, #1
 80126fe:	61fb      	str	r3, [r7, #28]
        invsqrtx =  xx;
 8012700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012702:	623b      	str	r3, [r7, #32]
    }

    if (pow2 < 0)
 8012704:	69fb      	ldr	r3, [r7, #28]
 8012706:	2b00      	cmp	r3, #0
 8012708:	da08      	bge.n	801271c <invn_convert_inv_sqrt_q15_fxp+0x112>
        invsqrtx = invsqrtx>>ABS(pow2);
 801270a:	69fb      	ldr	r3, [r7, #28]
 801270c:	2b00      	cmp	r3, #0
 801270e:	bfb8      	it	lt
 8012710:	425b      	neglt	r3, r3
 8012712:	6a3a      	ldr	r2, [r7, #32]
 8012714:	fa42 f303 	asr.w	r3, r2, r3
 8012718:	623b      	str	r3, [r7, #32]
 801271a:	e007      	b.n	801272c <invn_convert_inv_sqrt_q15_fxp+0x122>
    else if (pow2>0)
 801271c:	69fb      	ldr	r3, [r7, #28]
 801271e:	2b00      	cmp	r3, #0
 8012720:	dd04      	ble.n	801272c <invn_convert_inv_sqrt_q15_fxp+0x122>
        invsqrtx = invsqrtx <<pow2;
 8012722:	6a3a      	ldr	r2, [r7, #32]
 8012724:	69fb      	ldr	r3, [r7, #28]
 8012726:	fa02 f303 	lsl.w	r3, r2, r3
 801272a:	623b      	str	r3, [r7, #32]

    return invsqrtx;
 801272c:	6a3b      	ldr	r3, [r7, #32]
}
 801272e:	4618      	mov	r0, r3
 8012730:	3728      	adds	r7, #40	@ 0x28
 8012732:	46bd      	mov	sp, r7
 8012734:	bd80      	pop	{r7, pc}

08012736 <invn_convert_inverse_q15_fxp>:

static long invn_convert_inverse_q15_fxp(long x_q15)
{
 8012736:	b580      	push	{r7, lr}
 8012738:	b084      	sub	sp, #16
 801273a:	af00      	add	r7, sp, #0
 801273c:	6078      	str	r0, [r7, #4]
    long y;
    int negx;

	if (x_q15 == 0) {
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	2b00      	cmp	r3, #0
 8012742:	d103      	bne.n	801274c <invn_convert_inverse_q15_fxp+0x16>
		y = 0L;
 8012744:	2300      	movs	r3, #0
 8012746:	60fb      	str	r3, [r7, #12]
		return y;
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	e028      	b.n	801279e <invn_convert_inverse_q15_fxp+0x68>
	}

    negx=0;
 801274c:	2300      	movs	r3, #0
 801274e:	60bb      	str	r3, [r7, #8]
    if (x_q15 < 0 ) {
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	2b00      	cmp	r3, #0
 8012754:	da04      	bge.n	8012760 <invn_convert_inverse_q15_fxp+0x2a>
        x_q15 = -x_q15;
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	425b      	negs	r3, r3
 801275a:	607b      	str	r3, [r7, #4]
        negx = 1;
 801275c:	2301      	movs	r3, #1
 801275e:	60bb      	str	r3, [r7, #8]
    }

	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012766:	db0a      	blt.n	801277e <invn_convert_inverse_q15_fxp+0x48>
        if (negx)
 8012768:	68bb      	ldr	r3, [r7, #8]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d003      	beq.n	8012776 <invn_convert_inverse_q15_fxp+0x40>
            y=-1L;
 801276e:	f04f 33ff 	mov.w	r3, #4294967295
 8012772:	60fb      	str	r3, [r7, #12]
 8012774:	e001      	b.n	801277a <invn_convert_inverse_q15_fxp+0x44>
        else
            y = 1L;
 8012776:	2301      	movs	r3, #1
 8012778:	60fb      	str	r3, [r7, #12]
		return y;
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	e00f      	b.n	801279e <invn_convert_inverse_q15_fxp+0x68>
	}

    y = invn_convert_inv_sqrt_q15_fxp(x_q15); // sqrt(y)
 801277e:	6878      	ldr	r0, [r7, #4]
 8012780:	f7ff ff43 	bl	801260a <invn_convert_inv_sqrt_q15_fxp>
 8012784:	60f8      	str	r0, [r7, #12]
    y = invn_convert_mult_q15_fxp(y, y);
 8012786:	68f9      	ldr	r1, [r7, #12]
 8012788:	68f8      	ldr	r0, [r7, #12]
 801278a:	f7ff ff16 	bl	80125ba <invn_convert_mult_q15_fxp>
 801278e:	60f8      	str	r0, [r7, #12]

    if (negx)
 8012790:	68bb      	ldr	r3, [r7, #8]
 8012792:	2b00      	cmp	r3, #0
 8012794:	d002      	beq.n	801279c <invn_convert_inverse_q15_fxp+0x66>
        y=-y;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	425b      	negs	r3, r3
 801279a:	60fb      	str	r3, [r7, #12]
    return y;
 801279c:	68fb      	ldr	r3, [r7, #12]
}
 801279e:	4618      	mov	r0, r3
 80127a0:	3710      	adds	r7, #16
 80127a2:	46bd      	mov	sp, r7
 80127a4:	bd80      	pop	{r7, pc}
	...

080127a8 <inv_icm20948_math_atan2_q15_fxp>:

long inv_icm20948_math_atan2_q15_fxp(long y_q15, long x_q15)
{
 80127a8:	b580      	push	{r7, lr}
 80127aa:	b08a      	sub	sp, #40	@ 0x28
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
 80127b0:	6039      	str	r1, [r7, #0]
    long absy, absx, maxABS, tmp, tmp2, tmp3, Z, angle;
    static long constA7[4] = {32740, -10503,  4751, -1254}; // int32(2^15*[0.999133448222780 -0.320533292381664 0.144982490144465,-0.038254464970299]); %7th order
    static long PI15 = 102944; // int32(2^15*pi): pi in Q15

    absx=ABS(x_q15);
 80127b2:	683b      	ldr	r3, [r7, #0]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	bfb8      	it	lt
 80127b8:	425b      	neglt	r3, r3
 80127ba:	623b      	str	r3, [r7, #32]
    absy=ABS(y_q15);
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	bfb8      	it	lt
 80127c2:	425b      	neglt	r3, r3
 80127c4:	627b      	str	r3, [r7, #36]	@ 0x24

    maxABS=MAX(absx, absy);
 80127c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127c8:	6a3b      	ldr	r3, [r7, #32]
 80127ca:	4293      	cmp	r3, r2
 80127cc:	bfb8      	it	lt
 80127ce:	4613      	movlt	r3, r2
 80127d0:	61fb      	str	r3, [r7, #28]
    // SCALE arguments down to protect from roundoff loss due to 1/x operation.
    //% Threshold for scaling found by numericaly simulating arguments
    //% to yield optimal (minimal) error of less than 0.01 deg through
    //% entire range (for Chebycheff order 7).
//    while ( maxABS >> 13) {  --> Or it can be done this way if DMP code is more efficient
    while ( maxABS > 8192L) {
 80127d2:	e00e      	b.n	80127f2 <inv_icm20948_math_atan2_q15_fxp+0x4a>
            maxABS=maxABS/2;
 80127d4:	69fb      	ldr	r3, [r7, #28]
 80127d6:	0fda      	lsrs	r2, r3, #31
 80127d8:	4413      	add	r3, r2
 80127da:	105b      	asrs	r3, r3, #1
 80127dc:	61fb      	str	r3, [r7, #28]
            absx=absx/2;
 80127de:	6a3b      	ldr	r3, [r7, #32]
 80127e0:	0fda      	lsrs	r2, r3, #31
 80127e2:	4413      	add	r3, r2
 80127e4:	105b      	asrs	r3, r3, #1
 80127e6:	623b      	str	r3, [r7, #32]
            absy=absy/2;
 80127e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ea:	0fda      	lsrs	r2, r3, #31
 80127ec:	4413      	add	r3, r2
 80127ee:	105b      	asrs	r3, r3, #1
 80127f0:	627b      	str	r3, [r7, #36]	@ 0x24
    while ( maxABS > 8192L) {
 80127f2:	69fb      	ldr	r3, [r7, #28]
 80127f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80127f8:	dcec      	bgt.n	80127d4 <inv_icm20948_math_atan2_q15_fxp+0x2c>
    }

    {
        if (absx >= absy) // (0, pi/4]: tmp = abs(y)/abs(x);
 80127fa:	6a3a      	ldr	r2, [r7, #32]
 80127fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127fe:	429a      	cmp	r2, r3
 8012800:	db09      	blt.n	8012816 <inv_icm20948_math_atan2_q15_fxp+0x6e>
            tmp = invn_convert_mult_q15_fxp(absy, invn_convert_inverse_q15_fxp(absx));
 8012802:	6a38      	ldr	r0, [r7, #32]
 8012804:	f7ff ff97 	bl	8012736 <invn_convert_inverse_q15_fxp>
 8012808:	4603      	mov	r3, r0
 801280a:	4619      	mov	r1, r3
 801280c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801280e:	f7ff fed4 	bl	80125ba <invn_convert_mult_q15_fxp>
 8012812:	61b8      	str	r0, [r7, #24]
 8012814:	e008      	b.n	8012828 <inv_icm20948_math_atan2_q15_fxp+0x80>
        else             // (pi/4, pi/2): tmp = abs(x)/abs(y);
            tmp = invn_convert_mult_q15_fxp(absx, invn_convert_inverse_q15_fxp(absy));
 8012816:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012818:	f7ff ff8d 	bl	8012736 <invn_convert_inverse_q15_fxp>
 801281c:	4603      	mov	r3, r0
 801281e:	4619      	mov	r1, r3
 8012820:	6a38      	ldr	r0, [r7, #32]
 8012822:	f7ff feca 	bl	80125ba <invn_convert_mult_q15_fxp>
 8012826:	61b8      	str	r0, [r7, #24]

        tmp2=invn_convert_mult_q15_fxp(tmp, tmp);
 8012828:	69b9      	ldr	r1, [r7, #24]
 801282a:	69b8      	ldr	r0, [r7, #24]
 801282c:	f7ff fec5 	bl	80125ba <invn_convert_mult_q15_fxp>
 8012830:	6138      	str	r0, [r7, #16]
         // Alternatively:
        tmp3 = invn_convert_mult_q15_fxp(constA7[3], tmp2);
 8012832:	4b27      	ldr	r3, [pc, #156]	@ (80128d0 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8012834:	68db      	ldr	r3, [r3, #12]
 8012836:	6939      	ldr	r1, [r7, #16]
 8012838:	4618      	mov	r0, r3
 801283a:	f7ff febe 	bl	80125ba <invn_convert_mult_q15_fxp>
 801283e:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 8012840:	4b23      	ldr	r3, [pc, #140]	@ (80128d0 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8012842:	689a      	ldr	r2, [r3, #8]
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	4413      	add	r3, r2
 8012848:	6939      	ldr	r1, [r7, #16]
 801284a:	4618      	mov	r0, r3
 801284c:	f7ff feb5 	bl	80125ba <invn_convert_mult_q15_fxp>
 8012850:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 8012852:	4b1f      	ldr	r3, [pc, #124]	@ (80128d0 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8012854:	685a      	ldr	r2, [r3, #4]
 8012856:	68fb      	ldr	r3, [r7, #12]
 8012858:	4413      	add	r3, r2
 801285a:	6939      	ldr	r1, [r7, #16]
 801285c:	4618      	mov	r0, r3
 801285e:	f7ff feac 	bl	80125ba <invn_convert_mult_q15_fxp>
 8012862:	60f8      	str	r0, [r7, #12]
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 8012864:	4b1a      	ldr	r3, [pc, #104]	@ (80128d0 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8012866:	681a      	ldr	r2, [r3, #0]
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	4413      	add	r3, r2
 801286c:	69b9      	ldr	r1, [r7, #24]
 801286e:	4618      	mov	r0, r3
 8012870:	f7ff fea3 	bl	80125ba <invn_convert_mult_q15_fxp>
 8012874:	6178      	str	r0, [r7, #20]

        if (absx < absy)
 8012876:	6a3a      	ldr	r2, [r7, #32]
 8012878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801287a:	429a      	cmp	r2, r3
 801287c:	da08      	bge.n	8012890 <inv_icm20948_math_atan2_q15_fxp+0xe8>
            Z = PI15/2 - Z;
 801287e:	4b15      	ldr	r3, [pc, #84]	@ (80128d4 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8012880:	681b      	ldr	r3, [r3, #0]
 8012882:	0fda      	lsrs	r2, r3, #31
 8012884:	4413      	add	r3, r2
 8012886:	105b      	asrs	r3, r3, #1
 8012888:	461a      	mov	r2, r3
 801288a:	697b      	ldr	r3, [r7, #20]
 801288c:	1ad3      	subs	r3, r2, r3
 801288e:	617b      	str	r3, [r7, #20]

        if (x_q15 < 0) { // second and third quadrant
 8012890:	683b      	ldr	r3, [r7, #0]
 8012892:	2b00      	cmp	r3, #0
 8012894:	da0e      	bge.n	80128b4 <inv_icm20948_math_atan2_q15_fxp+0x10c>
            if (y_q15 < 0)
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	2b00      	cmp	r3, #0
 801289a:	da05      	bge.n	80128a8 <inv_icm20948_math_atan2_q15_fxp+0x100>
                Z = -PI15 + Z;
 801289c:	4b0d      	ldr	r3, [pc, #52]	@ (80128d4 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	697a      	ldr	r2, [r7, #20]
 80128a2:	1ad3      	subs	r3, r2, r3
 80128a4:	617b      	str	r3, [r7, #20]
 80128a6:	e00b      	b.n	80128c0 <inv_icm20948_math_atan2_q15_fxp+0x118>
            else
                Z = PI15 - Z;
 80128a8:	4b0a      	ldr	r3, [pc, #40]	@ (80128d4 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 80128aa:	681a      	ldr	r2, [r3, #0]
 80128ac:	697b      	ldr	r3, [r7, #20]
 80128ae:	1ad3      	subs	r3, r2, r3
 80128b0:	617b      	str	r3, [r7, #20]
 80128b2:	e005      	b.n	80128c0 <inv_icm20948_math_atan2_q15_fxp+0x118>
        }
        else { // fourth quadrant
            if (y_q15 < 0)
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	da02      	bge.n	80128c0 <inv_icm20948_math_atan2_q15_fxp+0x118>
                Z = -Z;
 80128ba:	697b      	ldr	r3, [r7, #20]
 80128bc:	425b      	negs	r3, r3
 80128be:	617b      	str	r3, [r7, #20]
        }
        angle = Z; // Note the result is angle in radians, expressed in Q15.
 80128c0:	697b      	ldr	r3, [r7, #20]
 80128c2:	60bb      	str	r3, [r7, #8]
    }
    return angle;
 80128c4:	68bb      	ldr	r3, [r7, #8]
}
 80128c6:	4618      	mov	r0, r3
 80128c8:	3728      	adds	r7, #40	@ 0x28
 80128ca:	46bd      	mov	sp, r7
 80128cc:	bd80      	pop	{r7, pc}
 80128ce:	bf00      	nop
 80128d0:	2000024c 	.word	0x2000024c
 80128d4:	2000025c 	.word	0x2000025c

080128d8 <inv_icm20948_convert_int16_to_big8>:

uint8_t *inv_icm20948_convert_int16_to_big8(int16_t x, uint8_t *big8)
{
 80128d8:	b480      	push	{r7}
 80128da:	b083      	sub	sp, #12
 80128dc:	af00      	add	r7, sp, #0
 80128de:	4603      	mov	r3, r0
 80128e0:	6039      	str	r1, [r7, #0]
 80128e2:	80fb      	strh	r3, [r7, #6]
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 80128e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80128e8:	121b      	asrs	r3, r3, #8
 80128ea:	b21b      	sxth	r3, r3
 80128ec:	b2da      	uxtb	r2, r3
 80128ee:	683b      	ldr	r3, [r7, #0]
 80128f0:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)(x & 0xff);
 80128f2:	683b      	ldr	r3, [r7, #0]
 80128f4:	3301      	adds	r3, #1
 80128f6:	88fa      	ldrh	r2, [r7, #6]
 80128f8:	b2d2      	uxtb	r2, r2
 80128fa:	701a      	strb	r2, [r3, #0]
    return big8;
 80128fc:	683b      	ldr	r3, [r7, #0]
}
 80128fe:	4618      	mov	r0, r3
 8012900:	370c      	adds	r7, #12
 8012902:	46bd      	mov	sp, r7
 8012904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012908:	4770      	bx	lr

0801290a <inv_icm20948_convert_int32_to_big8>:

uint8_t *inv_icm20948_convert_int32_to_big8(int32_t x, uint8_t *big8)
{
 801290a:	b480      	push	{r7}
 801290c:	b083      	sub	sp, #12
 801290e:	af00      	add	r7, sp, #0
 8012910:	6078      	str	r0, [r7, #4]
 8012912:	6039      	str	r1, [r7, #0]
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	161b      	asrs	r3, r3, #24
 8012918:	b2da      	uxtb	r2, r3
 801291a:	683b      	ldr	r3, [r7, #0]
 801291c:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	141a      	asrs	r2, r3, #16
 8012922:	683b      	ldr	r3, [r7, #0]
 8012924:	3301      	adds	r3, #1
 8012926:	b2d2      	uxtb	r2, r2
 8012928:	701a      	strb	r2, [r3, #0]
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	121a      	asrs	r2, r3, #8
 801292e:	683b      	ldr	r3, [r7, #0]
 8012930:	3302      	adds	r3, #2
 8012932:	b2d2      	uxtb	r2, r2
 8012934:	701a      	strb	r2, [r3, #0]
    big8[3] = (uint8_t)(x & 0xff);
 8012936:	683b      	ldr	r3, [r7, #0]
 8012938:	3303      	adds	r3, #3
 801293a:	687a      	ldr	r2, [r7, #4]
 801293c:	b2d2      	uxtb	r2, r2
 801293e:	701a      	strb	r2, [r3, #0]
    return big8;
 8012940:	683b      	ldr	r3, [r7, #0]
}
 8012942:	4618      	mov	r0, r3
 8012944:	370c      	adds	r7, #12
 8012946:	46bd      	mov	sp, r7
 8012948:	f85d 7b04 	ldr.w	r7, [sp], #4
 801294c:	4770      	bx	lr

0801294e <inv_icm20948_convert_big8_to_int32>:

int32_t inv_icm20948_convert_big8_to_int32(const uint8_t *big8)
{
 801294e:	b480      	push	{r7}
 8012950:	b085      	sub	sp, #20
 8012952:	af00      	add	r7, sp, #0
 8012954:	6078      	str	r0, [r7, #4]
    int32_t x;
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	781b      	ldrb	r3, [r3, #0]
 801295a:	061a      	lsls	r2, r3, #24
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	3301      	adds	r3, #1
 8012960:	781b      	ldrb	r3, [r3, #0]
 8012962:	041b      	lsls	r3, r3, #16
 8012964:	431a      	orrs	r2, r3
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	3302      	adds	r3, #2
 801296a:	781b      	ldrb	r3, [r3, #0]
 801296c:	021b      	lsls	r3, r3, #8
 801296e:	4313      	orrs	r3, r2
        | ((int32_t)big8[3]);
 8012970:	687a      	ldr	r2, [r7, #4]
 8012972:	3203      	adds	r2, #3
 8012974:	7812      	ldrb	r2, [r2, #0]
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 8012976:	4313      	orrs	r3, r2
 8012978:	60fb      	str	r3, [r7, #12]
    return x;
 801297a:	68fb      	ldr	r3, [r7, #12]
}
 801297c:	4618      	mov	r0, r3
 801297e:	3714      	adds	r7, #20
 8012980:	46bd      	mov	sp, r7
 8012982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012986:	4770      	bx	lr

08012988 <inv_icm20948_load_firmware>:

/** Loads the dmp firmware for the icm20948 part.
* @param[in] dmp_image_sram Load DMP3 image from SRAM.
*/
int inv_icm20948_load_firmware(struct inv_icm20948 * s, const unsigned char *dmp3_image, unsigned int dmp3_image_size)
{
 8012988:	b580      	push	{r7, lr}
 801298a:	b084      	sub	sp, #16
 801298c:	af00      	add	r7, sp, #0
 801298e:	60f8      	str	r0, [r7, #12]
 8012990:	60b9      	str	r1, [r7, #8]
 8012992:	607a      	str	r2, [r7, #4]
  return inv_icm20948_firmware_load(s, dmp3_image, dmp3_image_size, DMP_LOAD_START);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	b29a      	uxth	r2, r3
 8012998:	2390      	movs	r3, #144	@ 0x90
 801299a:	68b9      	ldr	r1, [r7, #8]
 801299c:	68f8      	ldr	r0, [r7, #12]
 801299e:	f001 fa8f 	bl	8013ec0 <inv_icm20948_firmware_load>
 80129a2:	4603      	mov	r3, r0
}
 80129a4:	4618      	mov	r0, r3
 80129a6:	3710      	adds	r7, #16
 80129a8:	46bd      	mov	sp, r7
 80129aa:	bd80      	pop	{r7, pc}

080129ac <inv_icm20948_get_dmp_start_address>:

/** Loads the dmp firmware for the icm20948 part.
* @param[out] dmp_cnfg The config item
*/
void inv_icm20948_get_dmp_start_address(struct inv_icm20948 * s, unsigned short *dmp_cnfg)
{
 80129ac:	b480      	push	{r7}
 80129ae:	b083      	sub	sp, #12
 80129b0:	af00      	add	r7, sp, #0
 80129b2:	6078      	str	r0, [r7, #4]
 80129b4:	6039      	str	r1, [r7, #0]
  (void)s;
  *dmp_cnfg = DMP_START_ADDRESS;
 80129b6:	683b      	ldr	r3, [r7, #0]
 80129b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80129bc:	801a      	strh	r2, [r3, #0]
}
 80129be:	bf00      	nop
 80129c0:	370c      	adds	r7, #12
 80129c2:	46bd      	mov	sp, r7
 80129c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c8:	4770      	bx	lr

080129ca <dmp_icm20948_set_data_output_control1>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - enable/disable data output in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_output_control1(struct inv_icm20948 * s, int output_mask)
{
 80129ca:	b580      	push	{r7, lr}
 80129cc:	b084      	sub	sp, #16
 80129ce:	af00      	add	r7, sp, #0
 80129d0:	6078      	str	r0, [r7, #4]
 80129d2:	6039      	str	r1, [r7, #0]
  
    int result;
    unsigned char data_output_control_reg1[2];
    
    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 80129d4:	683b      	ldr	r3, [r7, #0]
 80129d6:	121b      	asrs	r3, r3, #8
 80129d8:	b2db      	uxtb	r3, r3
 80129da:	723b      	strb	r3, [r7, #8]
    data_output_control_reg1[1] = (unsigned char)(output_mask & 0xff);
 80129dc:	683b      	ldr	r3, [r7, #0]
 80129de:	b2db      	uxtb	r3, r3
 80129e0:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 80129e2:	f107 0308 	add.w	r3, r7, #8
 80129e6:	2202      	movs	r2, #2
 80129e8:	2140      	movs	r1, #64	@ 0x40
 80129ea:	6878      	ldr	r0, [r7, #4]
 80129ec:	f005 fdac 	bl	8018548 <inv_icm20948_write_mems>
 80129f0:	60f8      	str	r0, [r7, #12]

    return result;
 80129f2:	68fb      	ldr	r3, [r7, #12]
}
 80129f4:	4618      	mov	r0, r3
 80129f6:	3710      	adds	r7, #16
 80129f8:	46bd      	mov	sp, r7
 80129fa:	bd80      	pop	{r7, pc}

080129fc <dmp_icm20948_set_data_output_control2>:
*	GYRO_ACCURACY_SET	0x2000 - gyro accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	CPASS_ACCURACY_SET	0x1000 - compass accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	BATCH_MODE_EN		0x0100 - enable batching
*/
int dmp_icm20948_set_data_output_control2(struct inv_icm20948 * s, int output_mask)
{
 80129fc:	b580      	push	{r7, lr}
 80129fe:	b084      	sub	sp, #16
 8012a00:	af00      	add	r7, sp, #0
 8012a02:	6078      	str	r0, [r7, #4]
 8012a04:	6039      	str	r1, [r7, #0]
    int result;
	static unsigned char data_output_control_reg2[2]={0};
    
    data_output_control_reg2[0] = (unsigned char)(output_mask >> 8);
 8012a06:	683b      	ldr	r3, [r7, #0]
 8012a08:	121b      	asrs	r3, r3, #8
 8012a0a:	b2da      	uxtb	r2, r3
 8012a0c:	4b08      	ldr	r3, [pc, #32]	@ (8012a30 <dmp_icm20948_set_data_output_control2+0x34>)
 8012a0e:	701a      	strb	r2, [r3, #0]
    data_output_control_reg2[1] = (unsigned char)(output_mask & 0xff);
 8012a10:	683b      	ldr	r3, [r7, #0]
 8012a12:	b2da      	uxtb	r2, r3
 8012a14:	4b06      	ldr	r3, [pc, #24]	@ (8012a30 <dmp_icm20948_set_data_output_control2+0x34>)
 8012a16:	705a      	strb	r2, [r3, #1]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, data_output_control_reg2);
 8012a18:	4b05      	ldr	r3, [pc, #20]	@ (8012a30 <dmp_icm20948_set_data_output_control2+0x34>)
 8012a1a:	2202      	movs	r2, #2
 8012a1c:	2142      	movs	r1, #66	@ 0x42
 8012a1e:	6878      	ldr	r0, [r7, #4]
 8012a20:	f005 fd92 	bl	8018548 <inv_icm20948_write_mems>
 8012a24:	60f8      	str	r0, [r7, #12]

    return result;
 8012a26:	68fb      	ldr	r3, [r7, #12]
}
 8012a28:	4618      	mov	r0, r3
 8012a2a:	3710      	adds	r7, #16
 8012a2c:	46bd      	mov	sp, r7
 8012a2e:	bd80      	pop	{r7, pc}
 8012a30:	20001b1c 	.word	0x20001b1c

08012a34 <dmp_icm20948_reset_control_registers>:
/**
* Clears all output control registers:
*	data output control register 1, data output control register 2, data interrupt control register, motion event control regsiter, data ready status register
*/
int dmp_icm20948_reset_control_registers(struct inv_icm20948 * s)
{
 8012a34:	b580      	push	{r7, lr}
 8012a36:	b084      	sub	sp, #16
 8012a38:	af00      	add	r7, sp, #0
 8012a3a:	6078      	str	r0, [r7, #4]
    int result;
    unsigned char data[4]={0};
 8012a3c:	2300      	movs	r3, #0
 8012a3e:	60bb      	str	r3, [r7, #8]
    
    //reset data output control registers
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 8012a40:	f107 0308 	add.w	r3, r7, #8
 8012a44:	2202      	movs	r2, #2
 8012a46:	2140      	movs	r1, #64	@ 0x40
 8012a48:	6878      	ldr	r0, [r7, #4]
 8012a4a:	f005 fd7d 	bl	8018548 <inv_icm20948_write_mems>
 8012a4e:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 8012a50:	f107 0308 	add.w	r3, r7, #8
 8012a54:	2202      	movs	r2, #2
 8012a56:	2142      	movs	r1, #66	@ 0x42
 8012a58:	6878      	ldr	r0, [r7, #4]
 8012a5a:	f005 fd75 	bl	8018548 <inv_icm20948_write_mems>
 8012a5e:	4602      	mov	r2, r0
 8012a60:	68fb      	ldr	r3, [r7, #12]
 8012a62:	4413      	add	r3, r2
 8012a64:	60fb      	str	r3, [r7, #12]

	//reset data interrupt control register
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 8012a66:	f107 0308 	add.w	r3, r7, #8
 8012a6a:	2202      	movs	r2, #2
 8012a6c:	214c      	movs	r1, #76	@ 0x4c
 8012a6e:	6878      	ldr	r0, [r7, #4]
 8012a70:	f005 fd6a 	bl	8018548 <inv_icm20948_write_mems>
 8012a74:	4602      	mov	r2, r0
 8012a76:	68fb      	ldr	r3, [r7, #12]
 8012a78:	4413      	add	r3, r2
 8012a7a:	60fb      	str	r3, [r7, #12]

    //reset motion event control register
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 8012a7c:	f107 0308 	add.w	r3, r7, #8
 8012a80:	2202      	movs	r2, #2
 8012a82:	214e      	movs	r1, #78	@ 0x4e
 8012a84:	6878      	ldr	r0, [r7, #4]
 8012a86:	f005 fd5f 	bl	8018548 <inv_icm20948_write_mems>
 8012a8a:	4602      	mov	r2, r0
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	4413      	add	r3, r2
 8012a90:	60fb      	str	r3, [r7, #12]

    //reset data ready status register
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 8012a92:	f107 0308 	add.w	r3, r7, #8
 8012a96:	2202      	movs	r2, #2
 8012a98:	218a      	movs	r1, #138	@ 0x8a
 8012a9a:	6878      	ldr	r0, [r7, #4]
 8012a9c:	f005 fd54 	bl	8018548 <inv_icm20948_write_mems>
 8012aa0:	4602      	mov	r2, r0
 8012aa2:	68fb      	ldr	r3, [r7, #12]
 8012aa4:	4413      	add	r3, r2
 8012aa6:	60fb      	str	r3, [r7, #12]
	//result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(3, data)); //fixme

    if (result) 
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d001      	beq.n	8012ab2 <dmp_icm20948_reset_control_registers+0x7e>
        return result;
 8012aae:	68fb      	ldr	r3, [r7, #12]
 8012ab0:	e000      	b.n	8012ab4 <dmp_icm20948_reset_control_registers+0x80>

	return 0;
 8012ab2:	2300      	movs	r3, #0
}
 8012ab4:	4618      	mov	r0, r3
 8012ab6:	3710      	adds	r7, #16
 8012ab8:	46bd      	mov	sp, r7
 8012aba:	bd80      	pop	{r7, pc}

08012abc <dmp_icm20948_set_data_interrupt_control>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - data output defined in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_interrupt_control(struct inv_icm20948 * s, uint32_t interrupt_ctl)
{
 8012abc:	b580      	push	{r7, lr}
 8012abe:	b084      	sub	sp, #16
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	6078      	str	r0, [r7, #4]
 8012ac4:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[2]={0};
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 8012aca:	683b      	ldr	r3, [r7, #0]
 8012acc:	b21b      	sxth	r3, r3
 8012ace:	f107 0208 	add.w	r2, r7, #8
 8012ad2:	4611      	mov	r1, r2
 8012ad4:	4618      	mov	r0, r3
 8012ad6:	f7ff feff 	bl	80128d8 <inv_icm20948_convert_int16_to_big8>
 8012ada:	4603      	mov	r3, r0
 8012adc:	2202      	movs	r2, #2
 8012ade:	214c      	movs	r1, #76	@ 0x4c
 8012ae0:	6878      	ldr	r0, [r7, #4]
 8012ae2:	f005 fd31 	bl	8018548 <inv_icm20948_write_mems>
 8012ae6:	60f8      	str	r0, [r7, #12]

    if (result) 
 8012ae8:	68fb      	ldr	r3, [r7, #12]
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d001      	beq.n	8012af2 <dmp_icm20948_set_data_interrupt_control+0x36>
        return result;
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	e000      	b.n	8012af4 <dmp_icm20948_set_data_interrupt_control+0x38>

	return 0;
 8012af2:	2300      	movs	r3, #0
}
 8012af4:	4618      	mov	r0, r3
 8012af6:	3710      	adds	r7, #16
 8012af8:	46bd      	mov	sp, r7
 8012afa:	bd80      	pop	{r7, pc}

08012afc <dmp_icm20948_set_FIFO_watermark>:
/**
* Sets FIFO watermark. DMP will send FIFO interrupt if FIFO count > FIFO watermark
* @param[in] fifo_wm	FIFO watermark set to 80% of actual FIFO size by default
*/
int dmp_icm20948_set_FIFO_watermark(struct inv_icm20948 * s, unsigned short fifo_wm)
{
 8012afc:	b580      	push	{r7, lr}
 8012afe:	b084      	sub	sp, #16
 8012b00:	af00      	add	r7, sp, #0
 8012b02:	6078      	str	r0, [r7, #4]
 8012b04:	460b      	mov	r3, r1
 8012b06:	807b      	strh	r3, [r7, #2]
    int result;
	unsigned char big8[2]={0};
 8012b08:	2300      	movs	r3, #0
 8012b0a:	813b      	strh	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 8012b0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012b10:	f107 0208 	add.w	r2, r7, #8
 8012b14:	4611      	mov	r1, r2
 8012b16:	4618      	mov	r0, r3
 8012b18:	f7ff fede 	bl	80128d8 <inv_icm20948_convert_int16_to_big8>
 8012b1c:	4603      	mov	r3, r0
 8012b1e:	2202      	movs	r2, #2
 8012b20:	f44f 71ff 	mov.w	r1, #510	@ 0x1fe
 8012b24:	6878      	ldr	r0, [r7, #4]
 8012b26:	f005 fd0f 	bl	8018548 <inv_icm20948_write_mems>
 8012b2a:	60f8      	str	r0, [r7, #12]

	if (result)
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d001      	beq.n	8012b36 <dmp_icm20948_set_FIFO_watermark+0x3a>
        return result;
 8012b32:	68fb      	ldr	r3, [r7, #12]
 8012b34:	e000      	b.n	8012b38 <dmp_icm20948_set_FIFO_watermark+0x3c>

	return 0;
 8012b36:	2300      	movs	r3, #0
}
 8012b38:	4618      	mov	r0, r3
 8012b3a:	3710      	adds	r7, #16
 8012b3c:	46bd      	mov	sp, r7
 8012b3e:	bd80      	pop	{r7, pc}

08012b40 <dmp_icm20948_set_data_rdy_status>:
*	gyro samples available		0x1
*	accel samples available		0x2
*	secondary samples available	0x8
*/
int dmp_icm20948_set_data_rdy_status(struct inv_icm20948 * s, unsigned short data_rdy)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b084      	sub	sp, #16
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	6078      	str	r0, [r7, #4]
 8012b48:	460b      	mov	r3, r1
 8012b4a:	807b      	strh	r3, [r7, #2]
	int result;
    unsigned char big8[2]={0};
 8012b4c:	2300      	movs	r3, #0
 8012b4e:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 8012b50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012b54:	f107 0208 	add.w	r2, r7, #8
 8012b58:	4611      	mov	r1, r2
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	f7ff febc 	bl	80128d8 <inv_icm20948_convert_int16_to_big8>
 8012b60:	4603      	mov	r3, r0
 8012b62:	2202      	movs	r2, #2
 8012b64:	218a      	movs	r1, #138	@ 0x8a
 8012b66:	6878      	ldr	r0, [r7, #4]
 8012b68:	f005 fcee 	bl	8018548 <inv_icm20948_write_mems>
 8012b6c:	60f8      	str	r0, [r7, #12]

    if (result) 
 8012b6e:	68fb      	ldr	r3, [r7, #12]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d001      	beq.n	8012b78 <dmp_icm20948_set_data_rdy_status+0x38>
        return result;
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	e000      	b.n	8012b7a <dmp_icm20948_set_data_rdy_status+0x3a>

	return 0;
 8012b78:	2300      	movs	r3, #0
}
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	3710      	adds	r7, #16
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	bd80      	pop	{r7, pc}

08012b82 <dmp_icm20948_set_motion_event_control>:
*	GEOMAG_EN			0x0008 - Geomag algorithm execution
*	BTS_LTS_EN          0x0004 - bring & look to see
*	BAC_ACCEL_ONLY_EN   0x0002 - run BAC as accel only
*/
int dmp_icm20948_set_motion_event_control(struct inv_icm20948 * s, unsigned short output_mask)
{
 8012b82:	b580      	push	{r7, lr}
 8012b84:	b084      	sub	sp, #16
 8012b86:	af00      	add	r7, sp, #0
 8012b88:	6078      	str	r0, [r7, #4]
 8012b8a:	460b      	mov	r3, r1
 8012b8c:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char motion_event_control_reg[2];
    
    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 8012b8e:	887b      	ldrh	r3, [r7, #2]
 8012b90:	0a1b      	lsrs	r3, r3, #8
 8012b92:	b29b      	uxth	r3, r3
 8012b94:	b2db      	uxtb	r3, r3
 8012b96:	723b      	strb	r3, [r7, #8]
    motion_event_control_reg[1] = (unsigned char)(output_mask & 0xff);
 8012b98:	887b      	ldrh	r3, [r7, #2]
 8012b9a:	b2db      	uxtb	r3, r3
 8012b9c:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 8012b9e:	f107 0308 	add.w	r3, r7, #8
 8012ba2:	2202      	movs	r2, #2
 8012ba4:	214e      	movs	r1, #78	@ 0x4e
 8012ba6:	6878      	ldr	r0, [r7, #4]
 8012ba8:	f005 fcce 	bl	8018548 <inv_icm20948_write_mems>
 8012bac:	60f8      	str	r0, [r7, #12]

    return result;
 8012bae:	68fb      	ldr	r3, [r7, #12]
}
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	3710      	adds	r7, #16
 8012bb4:	46bd      	mov	sp, r7
 8012bb6:	bd80      	pop	{r7, pc}

08012bb8 <dmp_icm20948_set_sensor_rate>:
*		INV_SENSOR_INVALID,
*	};					
* @param[in] divider	desired ODR = base engine rate/(divider + 1)
*/
int dmp_icm20948_set_sensor_rate(struct inv_icm20948 * s, int invSensor, short divider)
{
 8012bb8:	b590      	push	{r4, r7, lr}
 8012bba:	b089      	sub	sp, #36	@ 0x24
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	60f8      	str	r0, [r7, #12]
 8012bc0:	60b9      	str	r1, [r7, #8]
 8012bc2:	4613      	mov	r3, r2
 8012bc4:	80fb      	strh	r3, [r7, #6]
	int result;
    unsigned char big8[2]={0};
 8012bc6:	2300      	movs	r3, #0
 8012bc8:	82bb      	strh	r3, [r7, #20]
	int odr_addr = 0;
 8012bca:	2300      	movs	r3, #0
 8012bcc:	61fb      	str	r3, [r7, #28]

    switch (invSensor) {
 8012bce:	68bb      	ldr	r3, [r7, #8]
 8012bd0:	2b0c      	cmp	r3, #12
 8012bd2:	d83e      	bhi.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
 8012bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8012bdc <dmp_icm20948_set_sensor_rate+0x24>)
 8012bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bda:	bf00      	nop
 8012bdc:	08012c11 	.word	0x08012c11
 8012be0:	08012c17 	.word	0x08012c17
 8012be4:	08012c53 	.word	0x08012c53
 8012be8:	08012c1d 	.word	0x08012c1d
 8012bec:	08012c23 	.word	0x08012c23
 8012bf0:	08012c29 	.word	0x08012c29
 8012bf4:	08012c2f 	.word	0x08012c2f
 8012bf8:	08012c35 	.word	0x08012c35
 8012bfc:	08012c3b 	.word	0x08012c3b
 8012c00:	08012c41 	.word	0x08012c41
 8012c04:	08012c47 	.word	0x08012c47
 8012c08:	08012c4d 	.word	0x08012c4d
 8012c0c:	08012c53 	.word	0x08012c53
		case INV_SENSOR_ACCEL:
			odr_addr = ODR_ACCEL;
 8012c10:	23be      	movs	r3, #190	@ 0xbe
 8012c12:	61fb      	str	r3, [r7, #28]
			break;
 8012c14:	e01d      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GYRO:
			odr_addr = ODR_GYRO;
 8012c16:	23ba      	movs	r3, #186	@ 0xba
 8012c18:	61fb      	str	r3, [r7, #28]
			break;
 8012c1a:	e01a      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_COMPASS:
			odr_addr = ODR_CPASS;
 8012c1c:	23b6      	movs	r3, #182	@ 0xb6
 8012c1e:	61fb      	str	r3, [r7, #28]
			break;
 8012c20:	e017      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_ALS:
			odr_addr = ODR_ALS;
 8012c22:	23b2      	movs	r3, #178	@ 0xb2
 8012c24:	61fb      	str	r3, [r7, #28]
			break;
 8012c26:	e014      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_SIXQ:
			odr_addr = ODR_QUAT6;
 8012c28:	23ac      	movs	r3, #172	@ 0xac
 8012c2a:	61fb      	str	r3, [r7, #28]
			break;
 8012c2c:	e011      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_NINEQ:
			odr_addr = ODR_QUAT9;
 8012c2e:	23a8      	movs	r3, #168	@ 0xa8
 8012c30:	61fb      	str	r3, [r7, #28]
			break;
 8012c32:	e00e      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GEOMAG:
			odr_addr = ODR_GEOMAG;
 8012c34:	23a0      	movs	r3, #160	@ 0xa0
 8012c36:	61fb      	str	r3, [r7, #28]
			break;
 8012c38:	e00b      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PEDQ:
			odr_addr = ODR_PQUAT6;
 8012c3a:	23a4      	movs	r3, #164	@ 0xa4
 8012c3c:	61fb      	str	r3, [r7, #28]
			break;
 8012c3e:	e008      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PRESSURE:
			odr_addr = ODR_PRESSURE;
 8012c40:	23bc      	movs	r3, #188	@ 0xbc
 8012c42:	61fb      	str	r3, [r7, #28]
			break;
 8012c44:	e005      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_GYRO:
			odr_addr = ODR_GYRO_CALIBR;
 8012c46:	23b8      	movs	r3, #184	@ 0xb8
 8012c48:	61fb      	str	r3, [r7, #28]
			break;
 8012c4a:	e002      	b.n	8012c52 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_COMPASS:
			odr_addr = ODR_CPASS_CALIBR;
 8012c4c:	23b4      	movs	r3, #180	@ 0xb4
 8012c4e:	61fb      	str	r3, [r7, #28]
			break;
 8012c50:	bf00      	nop
		case INV_SENSOR_STEP_COUNTER:
			//odr_addr = PED_RATE + 2; //PED_RATE is a 4-byte address but only writing 2 bytes here
			break;
    }	

    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 8012c52:	69fb      	ldr	r3, [r7, #28]
 8012c54:	b29c      	uxth	r4, r3
 8012c56:	f107 0214 	add.w	r2, r7, #20
 8012c5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012c5e:	4611      	mov	r1, r2
 8012c60:	4618      	mov	r0, r3
 8012c62:	f7ff fe39 	bl	80128d8 <inv_icm20948_convert_int16_to_big8>
 8012c66:	4603      	mov	r3, r0
 8012c68:	2202      	movs	r2, #2
 8012c6a:	4621      	mov	r1, r4
 8012c6c:	68f8      	ldr	r0, [r7, #12]
 8012c6e:	f005 fc6b 	bl	8018548 <inv_icm20948_write_mems>
 8012c72:	61b8      	str	r0, [r7, #24]

	if (result)
 8012c74:	69bb      	ldr	r3, [r7, #24]
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d001      	beq.n	8012c7e <dmp_icm20948_set_sensor_rate+0xc6>
        return result;
 8012c7a:	69bb      	ldr	r3, [r7, #24]
 8012c7c:	e000      	b.n	8012c80 <dmp_icm20948_set_sensor_rate+0xc8>

	return 0;
 8012c7e:	2300      	movs	r3, #0
}
 8012c80:	4618      	mov	r0, r3
 8012c82:	3724      	adds	r7, #36	@ 0x24
 8012c84:	46bd      	mov	sp, r7
 8012c86:	bd90      	pop	{r4, r7, pc}

08012c88 <dmp_icm20948_set_batchmode_params>:
*	BIT 1 set: 2 - tie to accel
*	BIT 2 set: 4 - tie to pressure in Diamond
*	BIT 3 set: 8 - tie to secondary
*/
int dmp_icm20948_set_batchmode_params(struct inv_icm20948 * s, unsigned int thld, short mask)
{
 8012c88:	b580      	push	{r7, lr}
 8012c8a:	b088      	sub	sp, #32
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	60f8      	str	r0, [r7, #12]
 8012c90:	60b9      	str	r1, [r7, #8]
 8012c92:	4613      	mov	r3, r2
 8012c94:	80fb      	strh	r3, [r7, #6]
    int result;
	unsigned char big8[4]={0};
 8012c96:	2300      	movs	r3, #0
 8012c98:	61bb      	str	r3, [r7, #24]
	unsigned char data[2]={0};
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	82bb      	strh	r3, [r7, #20]

	result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 8012c9e:	f107 0318 	add.w	r3, r7, #24
 8012ca2:	2204      	movs	r2, #4
 8012ca4:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8012ca8:	68f8      	ldr	r0, [r7, #12]
 8012caa:	f005 fc4d 	bl	8018548 <inv_icm20948_write_mems>
 8012cae:	61f8      	str	r0, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 8012cb0:	68bb      	ldr	r3, [r7, #8]
 8012cb2:	f107 0218 	add.w	r2, r7, #24
 8012cb6:	4611      	mov	r1, r2
 8012cb8:	4618      	mov	r0, r3
 8012cba:	f7ff fe26 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8012cbe:	4603      	mov	r3, r0
 8012cc0:	2204      	movs	r2, #4
 8012cc2:	f44f 719e 	mov.w	r1, #316	@ 0x13c
 8012cc6:	68f8      	ldr	r0, [r7, #12]
 8012cc8:	f005 fc3e 	bl	8018548 <inv_icm20948_write_mems>
 8012ccc:	4602      	mov	r2, r0
 8012cce:	69fb      	ldr	r3, [r7, #28]
 8012cd0:	4413      	add	r3, r2
 8012cd2:	61fb      	str	r3, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 8012cd4:	f107 0214 	add.w	r2, r7, #20
 8012cd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012cdc:	4611      	mov	r1, r2
 8012cde:	4618      	mov	r0, r3
 8012ce0:	f7ff fdfa 	bl	80128d8 <inv_icm20948_convert_int16_to_big8>
 8012ce4:	4603      	mov	r3, r0
 8012ce6:	2202      	movs	r2, #2
 8012ce8:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8012cec:	68f8      	ldr	r0, [r7, #12]
 8012cee:	f005 fc2b 	bl	8018548 <inv_icm20948_write_mems>
 8012cf2:	4602      	mov	r2, r0
 8012cf4:	69fb      	ldr	r3, [r7, #28]
 8012cf6:	4413      	add	r3, r2
 8012cf8:	61fb      	str	r3, [r7, #28]

	if (result)
 8012cfa:	69fb      	ldr	r3, [r7, #28]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d001      	beq.n	8012d04 <dmp_icm20948_set_batchmode_params+0x7c>
        return result;
 8012d00:	69fb      	ldr	r3, [r7, #28]
 8012d02:	e000      	b.n	8012d06 <dmp_icm20948_set_batchmode_params+0x7e>
	return 0;
 8012d04:	2300      	movs	r3, #0
}
 8012d06:	4618      	mov	r0, r3
 8012d08:	3720      	adds	r7, #32
 8012d0a:	46bd      	mov	sp, r7
 8012d0c:	bd80      	pop	{r7, pc}
	...

08012d10 <dmp_icm20948_set_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_set_bias_acc(struct inv_icm20948 * s, int *bias)
{
 8012d10:	b580      	push	{r7, lr}
 8012d12:	b084      	sub	sp, #16
 8012d14:	af00      	add	r7, sp, #0
 8012d16:	6078      	str	r0, [r7, #4]
 8012d18:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8012d1a:	2300      	movs	r3, #0
 8012d1c:	60bb      	str	r3, [r7, #8]

//	result  = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
//	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
//	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));

    big8[0] = dmpBiasFlash[0];
 8012d1e:	4b39      	ldr	r3, [pc, #228]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d20:	781b      	ldrb	r3, [r3, #0]
 8012d22:	723b      	strb	r3, [r7, #8]
    big8[1] = dmpBiasFlash[1];
 8012d24:	4b37      	ldr	r3, [pc, #220]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d26:	785b      	ldrb	r3, [r3, #1]
 8012d28:	727b      	strb	r3, [r7, #9]
    big8[2] = dmpBiasFlash[2];
 8012d2a:	4b36      	ldr	r3, [pc, #216]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d2c:	789b      	ldrb	r3, [r3, #2]
 8012d2e:	72bb      	strb	r3, [r7, #10]
    big8[3] = dmpBiasFlash[3];
 8012d30:	4b34      	ldr	r3, [pc, #208]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d32:	78db      	ldrb	r3, [r3, #3]
 8012d34:	72fb      	strb	r3, [r7, #11]
	result  = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, big8);
 8012d36:	f107 0308 	add.w	r3, r7, #8
 8012d3a:	2204      	movs	r2, #4
 8012d3c:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 8012d40:	6878      	ldr	r0, [r7, #4]
 8012d42:	f005 fc01 	bl	8018548 <inv_icm20948_write_mems>
 8012d46:	60f8      	str	r0, [r7, #12]
    vTaskDelay(100U);
 8012d48:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8012d4c:	f04f 0100 	mov.w	r1, #0
 8012d50:	f00d ff3c 	bl	8020bcc <vTaskDelay>
    big8[0] = dmpBiasFlash[4];
 8012d54:	4b2b      	ldr	r3, [pc, #172]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d56:	791b      	ldrb	r3, [r3, #4]
 8012d58:	723b      	strb	r3, [r7, #8]
    big8[1] = dmpBiasFlash[5];
 8012d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d5c:	795b      	ldrb	r3, [r3, #5]
 8012d5e:	727b      	strb	r3, [r7, #9]
    big8[2] = dmpBiasFlash[6];
 8012d60:	4b28      	ldr	r3, [pc, #160]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d62:	799b      	ldrb	r3, [r3, #6]
 8012d64:	72bb      	strb	r3, [r7, #10]
    big8[3] = dmpBiasFlash[7];
 8012d66:	4b27      	ldr	r3, [pc, #156]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d68:	79db      	ldrb	r3, [r3, #7]
 8012d6a:	72fb      	strb	r3, [r7, #11]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, big8);
 8012d6c:	f107 0308 	add.w	r3, r7, #8
 8012d70:	2204      	movs	r2, #4
 8012d72:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 8012d76:	6878      	ldr	r0, [r7, #4]
 8012d78:	f005 fbe6 	bl	8018548 <inv_icm20948_write_mems>
 8012d7c:	4602      	mov	r2, r0
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	4413      	add	r3, r2
 8012d82:	60fb      	str	r3, [r7, #12]
    vTaskDelay(100U);
 8012d84:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8012d88:	f04f 0100 	mov.w	r1, #0
 8012d8c:	f00d ff1e 	bl	8020bcc <vTaskDelay>
    big8[0] = dmpBiasFlash[8];
 8012d90:	4b1c      	ldr	r3, [pc, #112]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d92:	7a1b      	ldrb	r3, [r3, #8]
 8012d94:	723b      	strb	r3, [r7, #8]
    big8[1] = dmpBiasFlash[9];
 8012d96:	4b1b      	ldr	r3, [pc, #108]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d98:	7a5b      	ldrb	r3, [r3, #9]
 8012d9a:	727b      	strb	r3, [r7, #9]
    big8[2] = dmpBiasFlash[10];
 8012d9c:	4b19      	ldr	r3, [pc, #100]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012d9e:	7a9b      	ldrb	r3, [r3, #10]
 8012da0:	72bb      	strb	r3, [r7, #10]
    big8[3] = dmpBiasFlash[11];
 8012da2:	4b18      	ldr	r3, [pc, #96]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012da4:	7adb      	ldrb	r3, [r3, #11]
 8012da6:	72fb      	strb	r3, [r7, #11]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, big8);
 8012da8:	f107 0308 	add.w	r3, r7, #8
 8012dac:	2204      	movs	r2, #4
 8012dae:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 8012db2:	6878      	ldr	r0, [r7, #4]
 8012db4:	f005 fbc8 	bl	8018548 <inv_icm20948_write_mems>
 8012db8:	4602      	mov	r2, r0
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	4413      	add	r3, r2
 8012dbe:	60fb      	str	r3, [r7, #12]
    vTaskDelay(100U);
 8012dc0:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8012dc4:	f04f 0100 	mov.w	r1, #0
 8012dc8:	f00d ff00 	bl	8020bcc <vTaskDelay>
    big8[0] = dmpBiasFlash[12];
 8012dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012dce:	7b1b      	ldrb	r3, [r3, #12]
 8012dd0:	723b      	strb	r3, [r7, #8]
    big8[1] = dmpBiasFlash[13];
 8012dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8012e04 <dmp_icm20948_set_bias_acc+0xf4>)
 8012dd4:	7b5b      	ldrb	r3, [r3, #13]
 8012dd6:	727b      	strb	r3, [r7, #9]
	result += inv_icm20948_write_mems(s, ACCEL_ACCURACY, 2, big8);
 8012dd8:	f107 0308 	add.w	r3, r7, #8
 8012ddc:	2202      	movs	r2, #2
 8012dde:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8012de2:	6878      	ldr	r0, [r7, #4]
 8012de4:	f005 fbb0 	bl	8018548 <inv_icm20948_write_mems>
 8012de8:	4602      	mov	r2, r0
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	4413      	add	r3, r2
 8012dee:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8012df0:	68fb      	ldr	r3, [r7, #12]
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d001      	beq.n	8012dfa <dmp_icm20948_set_bias_acc+0xea>
		return result;
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	e000      	b.n	8012dfc <dmp_icm20948_set_bias_acc+0xec>
	return 0; 
 8012dfa:	2300      	movs	r3, #0
}
 8012dfc:	4618      	mov	r0, r3
 8012dfe:	3710      	adds	r7, #16
 8012e00:	46bd      	mov	sp, r7
 8012e02:	bd80      	pop	{r7, pc}
 8012e04:	200012f8 	.word	0x200012f8

08012e08 <dmp_icm20948_set_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_set_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 8012e08:	b580      	push	{r7, lr}
 8012e0a:	b084      	sub	sp, #16
 8012e0c:	af00      	add	r7, sp, #0
 8012e0e:	6078      	str	r0, [r7, #4]
 8012e10:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8012e12:	2300      	movs	r3, #0
 8012e14:	60bb      	str	r3, [r7, #8]

//	result  = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
//	result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
//	result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));

	big8[0] = dmpBiasFlash[14];
 8012e16:	4b36      	ldr	r3, [pc, #216]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e18:	7b9b      	ldrb	r3, [r3, #14]
 8012e1a:	723b      	strb	r3, [r7, #8]
	big8[1] = dmpBiasFlash[15];
 8012e1c:	4b34      	ldr	r3, [pc, #208]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e1e:	7bdb      	ldrb	r3, [r3, #15]
 8012e20:	727b      	strb	r3, [r7, #9]
	big8[2] = dmpBiasFlash[16];
 8012e22:	4b33      	ldr	r3, [pc, #204]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e24:	7c1b      	ldrb	r3, [r3, #16]
 8012e26:	72bb      	strb	r3, [r7, #10]
	big8[3] = dmpBiasFlash[17];
 8012e28:	4b31      	ldr	r3, [pc, #196]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e2a:	7c5b      	ldrb	r3, [r3, #17]
 8012e2c:	72fb      	strb	r3, [r7, #11]
	result  = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, big8);
 8012e2e:	f107 0308 	add.w	r3, r7, #8
 8012e32:	2204      	movs	r2, #4
 8012e34:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 8012e38:	6878      	ldr	r0, [r7, #4]
 8012e3a:	f005 fb85 	bl	8018548 <inv_icm20948_write_mems>
 8012e3e:	60f8      	str	r0, [r7, #12]
    vTaskDelay(100U);
 8012e40:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8012e44:	f04f 0100 	mov.w	r1, #0
 8012e48:	f00d fec0 	bl	8020bcc <vTaskDelay>
	big8[0] = dmpBiasFlash[18];
 8012e4c:	4b28      	ldr	r3, [pc, #160]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e4e:	7c9b      	ldrb	r3, [r3, #18]
 8012e50:	723b      	strb	r3, [r7, #8]
	big8[1] = dmpBiasFlash[19];
 8012e52:	4b27      	ldr	r3, [pc, #156]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e54:	7cdb      	ldrb	r3, [r3, #19]
 8012e56:	727b      	strb	r3, [r7, #9]
	big8[2] = dmpBiasFlash[20];
 8012e58:	4b25      	ldr	r3, [pc, #148]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e5a:	7d1b      	ldrb	r3, [r3, #20]
 8012e5c:	72bb      	strb	r3, [r7, #10]
	big8[3] = dmpBiasFlash[21];
 8012e5e:	4b24      	ldr	r3, [pc, #144]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e60:	7d5b      	ldrb	r3, [r3, #21]
 8012e62:	72fb      	strb	r3, [r7, #11]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, big8);
 8012e64:	f107 0308 	add.w	r3, r7, #8
 8012e68:	2204      	movs	r2, #4
 8012e6a:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8012e6e:	6878      	ldr	r0, [r7, #4]
 8012e70:	f005 fb6a 	bl	8018548 <inv_icm20948_write_mems>
 8012e74:	4602      	mov	r2, r0
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	4413      	add	r3, r2
 8012e7a:	60fb      	str	r3, [r7, #12]
    vTaskDelay(100U);
 8012e7c:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8012e80:	f04f 0100 	mov.w	r1, #0
 8012e84:	f00d fea2 	bl	8020bcc <vTaskDelay>
    big8[0] = dmpBiasFlash[22];
 8012e88:	4b19      	ldr	r3, [pc, #100]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e8a:	7d9b      	ldrb	r3, [r3, #22]
 8012e8c:	723b      	strb	r3, [r7, #8]
    big8[1] = dmpBiasFlash[23];
 8012e8e:	4b18      	ldr	r3, [pc, #96]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e90:	7ddb      	ldrb	r3, [r3, #23]
 8012e92:	727b      	strb	r3, [r7, #9]
    big8[2] = dmpBiasFlash[24];
 8012e94:	4b16      	ldr	r3, [pc, #88]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e96:	7e1b      	ldrb	r3, [r3, #24]
 8012e98:	72bb      	strb	r3, [r7, #10]
    big8[3] = dmpBiasFlash[25];
 8012e9a:	4b15      	ldr	r3, [pc, #84]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012e9c:	7e5b      	ldrb	r3, [r3, #25]
 8012e9e:	72fb      	strb	r3, [r7, #11]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, big8);
 8012ea0:	f107 0308 	add.w	r3, r7, #8
 8012ea4:	2204      	movs	r2, #4
 8012ea6:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 8012eaa:	6878      	ldr	r0, [r7, #4]
 8012eac:	f005 fb4c 	bl	8018548 <inv_icm20948_write_mems>
 8012eb0:	4602      	mov	r2, r0
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	4413      	add	r3, r2
 8012eb6:	60fb      	str	r3, [r7, #12]
	big8[0] = dmpBiasFlash[26];
 8012eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012eba:	7e9b      	ldrb	r3, [r3, #26]
 8012ebc:	723b      	strb	r3, [r7, #8]
	big8[1] = dmpBiasFlash[27];
 8012ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8012ef0 <dmp_icm20948_set_bias_cmp+0xe8>)
 8012ec0:	7edb      	ldrb	r3, [r3, #27]
 8012ec2:	727b      	strb	r3, [r7, #9]
	result += inv_icm20948_write_mems(s, CPASS_ACCURACY, 2, big8);
 8012ec4:	f107 0308 	add.w	r3, r7, #8
 8012ec8:	2202      	movs	r2, #2
 8012eca:	f44f 7114 	mov.w	r1, #592	@ 0x250
 8012ece:	6878      	ldr	r0, [r7, #4]
 8012ed0:	f005 fb3a 	bl	8018548 <inv_icm20948_write_mems>
 8012ed4:	4602      	mov	r2, r0
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	4413      	add	r3, r2
 8012eda:	60fb      	str	r3, [r7, #12]

	if (result)
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	d001      	beq.n	8012ee6 <dmp_icm20948_set_bias_cmp+0xde>
		return result;
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	e000      	b.n	8012ee8 <dmp_icm20948_set_bias_cmp+0xe0>
	return 0; 
 8012ee6:	2300      	movs	r3, #0
}
 8012ee8:	4618      	mov	r0, r3
 8012eea:	3710      	adds	r7, #16
 8012eec:	46bd      	mov	sp, r7
 8012eee:	bd80      	pop	{r7, pc}
 8012ef0:	200012f8 	.word	0x200012f8

08012ef4 <dmp_icm20948_set_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_set_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 8012ef4:	b580      	push	{r7, lr}
 8012ef6:	b084      	sub	sp, #16
 8012ef8:	af00      	add	r7, sp, #0
 8012efa:	6078      	str	r0, [r7, #4]
 8012efc:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8012efe:	2300      	movs	r3, #0
 8012f00:	60bb      	str	r3, [r7, #8]

//	result  = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
//	result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
//	result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));

	big8[0] = dmpBiasFlash[28];
 8012f02:	4b3e      	ldr	r3, [pc, #248]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f04:	7f1b      	ldrb	r3, [r3, #28]
 8012f06:	723b      	strb	r3, [r7, #8]
	big8[1] = dmpBiasFlash[29];
 8012f08:	4b3c      	ldr	r3, [pc, #240]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f0a:	7f5b      	ldrb	r3, [r3, #29]
 8012f0c:	727b      	strb	r3, [r7, #9]
	big8[2] = dmpBiasFlash[30];
 8012f0e:	4b3b      	ldr	r3, [pc, #236]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f10:	7f9b      	ldrb	r3, [r3, #30]
 8012f12:	72bb      	strb	r3, [r7, #10]
	big8[3] = dmpBiasFlash[31];
 8012f14:	4b39      	ldr	r3, [pc, #228]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f16:	7fdb      	ldrb	r3, [r3, #31]
 8012f18:	72fb      	strb	r3, [r7, #11]
	result  = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, big8);
 8012f1a:	f107 0308 	add.w	r3, r7, #8
 8012f1e:	2204      	movs	r2, #4
 8012f20:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 8012f24:	6878      	ldr	r0, [r7, #4]
 8012f26:	f005 fb0f 	bl	8018548 <inv_icm20948_write_mems>
 8012f2a:	60f8      	str	r0, [r7, #12]
    vTaskDelay(100U);
 8012f2c:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8012f30:	f04f 0100 	mov.w	r1, #0
 8012f34:	f00d fe4a 	bl	8020bcc <vTaskDelay>
    big8[0] = dmpBiasFlash[32];
 8012f38:	4b30      	ldr	r3, [pc, #192]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012f3e:	723b      	strb	r3, [r7, #8]
    big8[1] = dmpBiasFlash[33];
 8012f40:	4b2e      	ldr	r3, [pc, #184]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f42:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8012f46:	727b      	strb	r3, [r7, #9]
    big8[2] = dmpBiasFlash[34];
 8012f48:	4b2c      	ldr	r3, [pc, #176]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f4a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8012f4e:	72bb      	strb	r3, [r7, #10]
    big8[3] = dmpBiasFlash[35];
 8012f50:	4b2a      	ldr	r3, [pc, #168]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f52:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8012f56:	72fb      	strb	r3, [r7, #11]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, big8);
 8012f58:	f107 0308 	add.w	r3, r7, #8
 8012f5c:	2204      	movs	r2, #4
 8012f5e:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 8012f62:	6878      	ldr	r0, [r7, #4]
 8012f64:	f005 faf0 	bl	8018548 <inv_icm20948_write_mems>
 8012f68:	4602      	mov	r2, r0
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	4413      	add	r3, r2
 8012f6e:	60fb      	str	r3, [r7, #12]
    vTaskDelay(100U);
 8012f70:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8012f74:	f04f 0100 	mov.w	r1, #0
 8012f78:	f00d fe28 	bl	8020bcc <vTaskDelay>
    big8[0] = dmpBiasFlash[36];
 8012f7c:	4b1f      	ldr	r3, [pc, #124]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f7e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8012f82:	723b      	strb	r3, [r7, #8]
    big8[1] = dmpBiasFlash[37];
 8012f84:	4b1d      	ldr	r3, [pc, #116]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8012f8a:	727b      	strb	r3, [r7, #9]
    big8[2] = dmpBiasFlash[38];
 8012f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f8e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8012f92:	72bb      	strb	r3, [r7, #10]
    big8[3] = dmpBiasFlash[39];
 8012f94:	4b19      	ldr	r3, [pc, #100]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012f96:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8012f9a:	72fb      	strb	r3, [r7, #11]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, big8);
 8012f9c:	f107 0308 	add.w	r3, r7, #8
 8012fa0:	2204      	movs	r2, #4
 8012fa2:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 8012fa6:	6878      	ldr	r0, [r7, #4]
 8012fa8:	f005 face 	bl	8018548 <inv_icm20948_write_mems>
 8012fac:	4602      	mov	r2, r0
 8012fae:	68fb      	ldr	r3, [r7, #12]
 8012fb0:	4413      	add	r3, r2
 8012fb2:	60fb      	str	r3, [r7, #12]
    vTaskDelay(100U);
 8012fb4:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8012fb8:	f04f 0100 	mov.w	r1, #0
 8012fbc:	f00d fe06 	bl	8020bcc <vTaskDelay>
    big8[0] = dmpBiasFlash[40];
 8012fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012fc2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012fc6:	723b      	strb	r3, [r7, #8]
    big8[1] = dmpBiasFlash[41];
 8012fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8012ffc <dmp_icm20948_set_bias_gyr+0x108>)
 8012fca:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8012fce:	727b      	strb	r3, [r7, #9]
	result += inv_icm20948_write_mems(s, GYRO_ACCURACY, 2, big8);
 8012fd0:	f107 0308 	add.w	r3, r7, #8
 8012fd4:	2202      	movs	r2, #2
 8012fd6:	f640 01a2 	movw	r1, #2210	@ 0x8a2
 8012fda:	6878      	ldr	r0, [r7, #4]
 8012fdc:	f005 fab4 	bl	8018548 <inv_icm20948_write_mems>
 8012fe0:	4602      	mov	r2, r0
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	4413      	add	r3, r2
 8012fe6:	60fb      	str	r3, [r7, #12]

	if (result)
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d001      	beq.n	8012ff2 <dmp_icm20948_set_bias_gyr+0xfe>
		return result;
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	e000      	b.n	8012ff4 <dmp_icm20948_set_bias_gyr+0x100>
	return 0; 
 8012ff2:	2300      	movs	r3, #0
}
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	3710      	adds	r7, #16
 8012ff8:	46bd      	mov	sp, r7
 8012ffa:	bd80      	pop	{r7, pc}
 8012ffc:	200012f8 	.word	0x200012f8

08013000 <dmp_icm20948_get_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_get_bias_acc(struct inv_icm20948 * s, int *bias)
{
 8013000:	b590      	push	{r4, r7, lr}
 8013002:	b089      	sub	sp, #36	@ 0x24
 8013004:	af04      	add	r7, sp, #16
 8013006:	6078      	str	r0, [r7, #4]
 8013008:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 801300a:	2300      	movs	r3, #0
 801300c:	60bb      	str	r3, [r7, #8]

	result  = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 801300e:	f107 0308 	add.w	r3, r7, #8
 8013012:	2204      	movs	r2, #4
 8013014:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 8013018:	6878      	ldr	r0, [r7, #4]
 801301a:	f005 f9c3 	bl	80183a4 <inv_icm20948_read_mems>
 801301e:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 8013020:	f107 0308 	add.w	r3, r7, #8
 8013024:	4618      	mov	r0, r3
 8013026:	f7ff fc92 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 801302a:	4602      	mov	r2, r0
 801302c:	683b      	ldr	r3, [r7, #0]
 801302e:	601a      	str	r2, [r3, #0]
    dmpBiasFlash[0] = big8[0];
 8013030:	7a3a      	ldrb	r2, [r7, #8]
 8013032:	4b81      	ldr	r3, [pc, #516]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013034:	701a      	strb	r2, [r3, #0]
    dmpBiasFlash[1] = big8[1];
 8013036:	7a7a      	ldrb	r2, [r7, #9]
 8013038:	4b7f      	ldr	r3, [pc, #508]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 801303a:	705a      	strb	r2, [r3, #1]
    dmpBiasFlash[2] = big8[2];
 801303c:	7aba      	ldrb	r2, [r7, #10]
 801303e:	4b7e      	ldr	r3, [pc, #504]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013040:	709a      	strb	r2, [r3, #2]
    dmpBiasFlash[3] = big8[3];
 8013042:	7afa      	ldrb	r2, [r7, #11]
 8013044:	4b7c      	ldr	r3, [pc, #496]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013046:	70da      	strb	r2, [r3, #3]
    vTaskDelay(100U);
 8013048:	f04f 0064 	mov.w	r0, #100	@ 0x64
 801304c:	f04f 0100 	mov.w	r1, #0
 8013050:	f00d fdbc 	bl	8020bcc <vTaskDelay>
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 8013054:	f107 0308 	add.w	r3, r7, #8
 8013058:	2204      	movs	r2, #4
 801305a:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 801305e:	6878      	ldr	r0, [r7, #4]
 8013060:	f005 f9a0 	bl	80183a4 <inv_icm20948_read_mems>
 8013064:	4602      	mov	r2, r0
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	4413      	add	r3, r2
 801306a:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 801306c:	683b      	ldr	r3, [r7, #0]
 801306e:	1d1c      	adds	r4, r3, #4
 8013070:	f107 0308 	add.w	r3, r7, #8
 8013074:	4618      	mov	r0, r3
 8013076:	f7ff fc6a 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 801307a:	4603      	mov	r3, r0
 801307c:	6023      	str	r3, [r4, #0]
    dmpBiasFlash[4] = big8[0];
 801307e:	7a3a      	ldrb	r2, [r7, #8]
 8013080:	4b6d      	ldr	r3, [pc, #436]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013082:	711a      	strb	r2, [r3, #4]
    dmpBiasFlash[5] = big8[1];
 8013084:	7a7a      	ldrb	r2, [r7, #9]
 8013086:	4b6c      	ldr	r3, [pc, #432]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013088:	715a      	strb	r2, [r3, #5]
    dmpBiasFlash[6] = big8[2];
 801308a:	7aba      	ldrb	r2, [r7, #10]
 801308c:	4b6a      	ldr	r3, [pc, #424]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 801308e:	719a      	strb	r2, [r3, #6]
    dmpBiasFlash[7] = big8[3];
 8013090:	7afa      	ldrb	r2, [r7, #11]
 8013092:	4b69      	ldr	r3, [pc, #420]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013094:	71da      	strb	r2, [r3, #7]
    vTaskDelay(100U);
 8013096:	f04f 0064 	mov.w	r0, #100	@ 0x64
 801309a:	f04f 0100 	mov.w	r1, #0
 801309e:	f00d fd95 	bl	8020bcc <vTaskDelay>
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 80130a2:	f107 0308 	add.w	r3, r7, #8
 80130a6:	2204      	movs	r2, #4
 80130a8:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 80130ac:	6878      	ldr	r0, [r7, #4]
 80130ae:	f005 f979 	bl	80183a4 <inv_icm20948_read_mems>
 80130b2:	4602      	mov	r2, r0
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	4413      	add	r3, r2
 80130b8:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 80130ba:	683b      	ldr	r3, [r7, #0]
 80130bc:	f103 0408 	add.w	r4, r3, #8
 80130c0:	f107 0308 	add.w	r3, r7, #8
 80130c4:	4618      	mov	r0, r3
 80130c6:	f7ff fc42 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 80130ca:	4603      	mov	r3, r0
 80130cc:	6023      	str	r3, [r4, #0]
    dmpBiasFlash[8] = big8[0];
 80130ce:	7a3a      	ldrb	r2, [r7, #8]
 80130d0:	4b59      	ldr	r3, [pc, #356]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80130d2:	721a      	strb	r2, [r3, #8]
    dmpBiasFlash[9] = big8[1];
 80130d4:	7a7a      	ldrb	r2, [r7, #9]
 80130d6:	4b58      	ldr	r3, [pc, #352]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80130d8:	725a      	strb	r2, [r3, #9]
    dmpBiasFlash[10] = big8[2];
 80130da:	7aba      	ldrb	r2, [r7, #10]
 80130dc:	4b56      	ldr	r3, [pc, #344]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80130de:	729a      	strb	r2, [r3, #10]
    dmpBiasFlash[11] = big8[3];
 80130e0:	7afa      	ldrb	r2, [r7, #11]
 80130e2:	4b55      	ldr	r3, [pc, #340]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80130e4:	72da      	strb	r2, [r3, #11]
	result += inv_icm20948_read_mems(s, ACCEL_ACCURACY, 2, big8);
 80130e6:	f107 0308 	add.w	r3, r7, #8
 80130ea:	2202      	movs	r2, #2
 80130ec:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 80130f0:	6878      	ldr	r0, [r7, #4]
 80130f2:	f005 f957 	bl	80183a4 <inv_icm20948_read_mems>
 80130f6:	4602      	mov	r2, r0
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	4413      	add	r3, r2
 80130fc:	60fb      	str	r3, [r7, #12]
    dmpBiasFlash[12] = big8[0];
 80130fe:	7a3a      	ldrb	r2, [r7, #8]
 8013100:	4b4d      	ldr	r3, [pc, #308]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013102:	731a      	strb	r2, [r3, #12]
    dmpBiasFlash[13] = big8[1];
 8013104:	7a7a      	ldrb	r2, [r7, #9]
 8013106:	4b4c      	ldr	r3, [pc, #304]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013108:	735a      	strb	r2, [r3, #13]
    waitToPrint();
 801310a:	f7f8 f99d 	bl	800b448 <waitToPrint>
//    npf_snprintf(uart_buf, 200, "[Icm20948Dmp3Driver] ACCEL_BIAS_X, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u, SHIFT --> %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[0], (bias[0]>>9));
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3]);
 801310e:	f00d ffad 	bl	802106c <xTaskGetTickCount>
 8013112:	4602      	mov	r2, r0
 8013114:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013116:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3]);
 8013118:	4b47      	ldr	r3, [pc, #284]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 801311a:	781b      	ldrb	r3, [r3, #0]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801311c:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3]);
 801311e:	4b46      	ldr	r3, [pc, #280]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013120:	785b      	ldrb	r3, [r3, #1]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013122:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3]);
 8013124:	4b44      	ldr	r3, [pc, #272]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013126:	789b      	ldrb	r3, [r3, #2]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013128:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[0], (unsigned int)dmpBiasFlash[1], (unsigned int)dmpBiasFlash[2], (unsigned int)dmpBiasFlash[3]);
 801312a:	4b43      	ldr	r3, [pc, #268]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 801312c:	78db      	ldrb	r3, [r3, #3]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801312e:	9303      	str	r3, [sp, #12]
 8013130:	9002      	str	r0, [sp, #8]
 8013132:	9101      	str	r1, [sp, #4]
 8013134:	9200      	str	r2, [sp, #0]
 8013136:	4623      	mov	r3, r4
 8013138:	4a40      	ldr	r2, [pc, #256]	@ (801323c <dmp_icm20948_get_bias_acc+0x23c>)
 801313a:	21c8      	movs	r1, #200	@ 0xc8
 801313c:	4840      	ldr	r0, [pc, #256]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 801313e:	f7f8 f87d 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8013142:	483f      	ldr	r0, [pc, #252]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 8013144:	f7ed f82c 	bl	80001a0 <strlen>
 8013148:	4603      	mov	r3, r0
 801314a:	b2db      	uxtb	r3, r3
 801314c:	4619      	mov	r1, r3
 801314e:	483c      	ldr	r0, [pc, #240]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 8013150:	f7f8 f98c 	bl	800b46c <huart2print>
    waitToPrint();
 8013154:	f7f8 f978 	bl	800b448 <waitToPrint>
//    npf_snprintf(uart_buf, 200, "[Icm20948Dmp3Driver] read_mems ACCEL_BIAS_Y, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u, SHIFT --> %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[1], (bias[1]>>9));
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7]);
 8013158:	f00d ff88 	bl	802106c <xTaskGetTickCount>
 801315c:	4602      	mov	r2, r0
 801315e:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013160:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7]);
 8013162:	4b35      	ldr	r3, [pc, #212]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013164:	791b      	ldrb	r3, [r3, #4]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013166:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7]);
 8013168:	4b33      	ldr	r3, [pc, #204]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 801316a:	795b      	ldrb	r3, [r3, #5]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801316c:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7]);
 801316e:	4b32      	ldr	r3, [pc, #200]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013170:	799b      	ldrb	r3, [r3, #6]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013172:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[4], (unsigned int)dmpBiasFlash[5], (unsigned int)dmpBiasFlash[6], (unsigned int)dmpBiasFlash[7]);
 8013174:	4b30      	ldr	r3, [pc, #192]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 8013176:	79db      	ldrb	r3, [r3, #7]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013178:	9303      	str	r3, [sp, #12]
 801317a:	9002      	str	r0, [sp, #8]
 801317c:	9101      	str	r1, [sp, #4]
 801317e:	9200      	str	r2, [sp, #0]
 8013180:	4623      	mov	r3, r4
 8013182:	4a30      	ldr	r2, [pc, #192]	@ (8013244 <dmp_icm20948_get_bias_acc+0x244>)
 8013184:	21c8      	movs	r1, #200	@ 0xc8
 8013186:	482e      	ldr	r0, [pc, #184]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 8013188:	f7f8 f858 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801318c:	482c      	ldr	r0, [pc, #176]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 801318e:	f7ed f807 	bl	80001a0 <strlen>
 8013192:	4603      	mov	r3, r0
 8013194:	b2db      	uxtb	r3, r3
 8013196:	4619      	mov	r1, r3
 8013198:	4829      	ldr	r0, [pc, #164]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 801319a:	f7f8 f967 	bl	800b46c <huart2print>
    waitToPrint();
 801319e:	f7f8 f953 	bl	800b448 <waitToPrint>
//    npf_snprintf(uart_buf, 200, "Icm20948Dmp3Driver.c read_mems ACCEL_BIAS_Z, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u, SHIFT --> %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[2], (bias[2]>>9));
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11]);
 80131a2:	f00d ff63 	bl	802106c <xTaskGetTickCount>
 80131a6:	4602      	mov	r2, r0
 80131a8:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80131aa:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11]);
 80131ac:	4b22      	ldr	r3, [pc, #136]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80131ae:	7a1b      	ldrb	r3, [r3, #8]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80131b0:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11]);
 80131b2:	4b21      	ldr	r3, [pc, #132]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80131b4:	7a5b      	ldrb	r3, [r3, #9]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80131b6:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11]);
 80131b8:	4b1f      	ldr	r3, [pc, #124]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80131ba:	7a9b      	ldrb	r3, [r3, #10]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80131bc:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[8], (unsigned int)dmpBiasFlash[9], (unsigned int)dmpBiasFlash[10], (unsigned int)dmpBiasFlash[11]);
 80131be:	4b1e      	ldr	r3, [pc, #120]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80131c0:	7adb      	ldrb	r3, [r3, #11]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80131c2:	9303      	str	r3, [sp, #12]
 80131c4:	9002      	str	r0, [sp, #8]
 80131c6:	9101      	str	r1, [sp, #4]
 80131c8:	9200      	str	r2, [sp, #0]
 80131ca:	4623      	mov	r3, r4
 80131cc:	4a1e      	ldr	r2, [pc, #120]	@ (8013248 <dmp_icm20948_get_bias_acc+0x248>)
 80131ce:	21c8      	movs	r1, #200	@ 0xc8
 80131d0:	481b      	ldr	r0, [pc, #108]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 80131d2:	f7f8 f833 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80131d6:	481a      	ldr	r0, [pc, #104]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 80131d8:	f7ec ffe2 	bl	80001a0 <strlen>
 80131dc:	4603      	mov	r3, r0
 80131de:	b2db      	uxtb	r3, r3
 80131e0:	4619      	mov	r1, r3
 80131e2:	4817      	ldr	r0, [pc, #92]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 80131e4:	f7f8 f942 	bl	800b46c <huart2print>
    waitToPrint();
 80131e8:	f7f8 f92e 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[12], (unsigned int)dmpBiasFlash[13]);
 80131ec:	f00d ff3e 	bl	802106c <xTaskGetTickCount>
 80131f0:	4602      	mov	r2, r0
 80131f2:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 80131f4:	4611      	mov	r1, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[12], (unsigned int)dmpBiasFlash[13]);
 80131f6:	4b10      	ldr	r3, [pc, #64]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80131f8:	7b1b      	ldrb	r3, [r3, #12]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 80131fa:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[12], (unsigned int)dmpBiasFlash[13]);
 80131fc:	4b0e      	ldr	r3, [pc, #56]	@ (8013238 <dmp_icm20948_get_bias_acc+0x238>)
 80131fe:	7b5b      	ldrb	r3, [r3, #13]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Accelerometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 8013200:	9301      	str	r3, [sp, #4]
 8013202:	9200      	str	r2, [sp, #0]
 8013204:	460b      	mov	r3, r1
 8013206:	4a11      	ldr	r2, [pc, #68]	@ (801324c <dmp_icm20948_get_bias_acc+0x24c>)
 8013208:	21c8      	movs	r1, #200	@ 0xc8
 801320a:	480d      	ldr	r0, [pc, #52]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 801320c:	f7f8 f816 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8013210:	480b      	ldr	r0, [pc, #44]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 8013212:	f7ec ffc5 	bl	80001a0 <strlen>
 8013216:	4603      	mov	r3, r0
 8013218:	b2db      	uxtb	r3, r3
 801321a:	4619      	mov	r1, r3
 801321c:	4808      	ldr	r0, [pc, #32]	@ (8013240 <dmp_icm20948_get_bias_acc+0x240>)
 801321e:	f7f8 f925 	bl	800b46c <huart2print>

	if (result)
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d001      	beq.n	801322c <dmp_icm20948_get_bias_acc+0x22c>
		return result;
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	e000      	b.n	801322e <dmp_icm20948_get_bias_acc+0x22e>

	return 0; 
 801322c:	2300      	movs	r3, #0
}
 801322e:	4618      	mov	r0, r3
 8013230:	3714      	adds	r7, #20
 8013232:	46bd      	mov	sp, r7
 8013234:	bd90      	pop	{r4, r7, pc}
 8013236:	bf00      	nop
 8013238:	200012f8 	.word	0x200012f8
 801323c:	080294ec 	.word	0x080294ec
 8013240:	200011d8 	.word	0x200011d8
 8013244:	08029560 	.word	0x08029560
 8013248:	080295d4 	.word	0x080295d4
 801324c:	08029648 	.word	0x08029648

08013250 <dmp_icm20948_get_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_get_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 8013250:	b590      	push	{r4, r7, lr}
 8013252:	b089      	sub	sp, #36	@ 0x24
 8013254:	af04      	add	r7, sp, #16
 8013256:	6078      	str	r0, [r7, #4]
 8013258:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 801325a:	2300      	movs	r3, #0
 801325c:	60bb      	str	r3, [r7, #8]

	result  = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 801325e:	f107 0308 	add.w	r3, r7, #8
 8013262:	2204      	movs	r2, #4
 8013264:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 8013268:	6878      	ldr	r0, [r7, #4]
 801326a:	f005 f89b 	bl	80183a4 <inv_icm20948_read_mems>
 801326e:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 8013270:	f107 0308 	add.w	r3, r7, #8
 8013274:	4618      	mov	r0, r3
 8013276:	f7ff fb6a 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 801327a:	4602      	mov	r2, r0
 801327c:	683b      	ldr	r3, [r7, #0]
 801327e:	601a      	str	r2, [r3, #0]
    dmpBiasFlash[14] = big8[0];
 8013280:	7a3a      	ldrb	r2, [r7, #8]
 8013282:	4b81      	ldr	r3, [pc, #516]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013284:	739a      	strb	r2, [r3, #14]
    dmpBiasFlash[15] = big8[1];
 8013286:	7a7a      	ldrb	r2, [r7, #9]
 8013288:	4b7f      	ldr	r3, [pc, #508]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 801328a:	73da      	strb	r2, [r3, #15]
    dmpBiasFlash[16] = big8[2];
 801328c:	7aba      	ldrb	r2, [r7, #10]
 801328e:	4b7e      	ldr	r3, [pc, #504]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013290:	741a      	strb	r2, [r3, #16]
    dmpBiasFlash[17] = big8[3];
 8013292:	7afa      	ldrb	r2, [r7, #11]
 8013294:	4b7c      	ldr	r3, [pc, #496]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013296:	745a      	strb	r2, [r3, #17]
    vTaskDelay(100U);
 8013298:	f04f 0064 	mov.w	r0, #100	@ 0x64
 801329c:	f04f 0100 	mov.w	r1, #0
 80132a0:	f00d fc94 	bl	8020bcc <vTaskDelay>
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 80132a4:	f107 0308 	add.w	r3, r7, #8
 80132a8:	2204      	movs	r2, #4
 80132aa:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 80132ae:	6878      	ldr	r0, [r7, #4]
 80132b0:	f005 f878 	bl	80183a4 <inv_icm20948_read_mems>
 80132b4:	4602      	mov	r2, r0
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	4413      	add	r3, r2
 80132ba:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 80132bc:	683b      	ldr	r3, [r7, #0]
 80132be:	1d1c      	adds	r4, r3, #4
 80132c0:	f107 0308 	add.w	r3, r7, #8
 80132c4:	4618      	mov	r0, r3
 80132c6:	f7ff fb42 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 80132ca:	4603      	mov	r3, r0
 80132cc:	6023      	str	r3, [r4, #0]
    dmpBiasFlash[18] = big8[0];
 80132ce:	7a3a      	ldrb	r2, [r7, #8]
 80132d0:	4b6d      	ldr	r3, [pc, #436]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80132d2:	749a      	strb	r2, [r3, #18]
    dmpBiasFlash[19] = big8[1];
 80132d4:	7a7a      	ldrb	r2, [r7, #9]
 80132d6:	4b6c      	ldr	r3, [pc, #432]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80132d8:	74da      	strb	r2, [r3, #19]
    dmpBiasFlash[20] = big8[2];
 80132da:	7aba      	ldrb	r2, [r7, #10]
 80132dc:	4b6a      	ldr	r3, [pc, #424]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80132de:	751a      	strb	r2, [r3, #20]
    dmpBiasFlash[21] = big8[3];
 80132e0:	7afa      	ldrb	r2, [r7, #11]
 80132e2:	4b69      	ldr	r3, [pc, #420]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80132e4:	755a      	strb	r2, [r3, #21]
    vTaskDelay(100U);
 80132e6:	f04f 0064 	mov.w	r0, #100	@ 0x64
 80132ea:	f04f 0100 	mov.w	r1, #0
 80132ee:	f00d fc6d 	bl	8020bcc <vTaskDelay>
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 80132f2:	f107 0308 	add.w	r3, r7, #8
 80132f6:	2204      	movs	r2, #4
 80132f8:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 80132fc:	6878      	ldr	r0, [r7, #4]
 80132fe:	f005 f851 	bl	80183a4 <inv_icm20948_read_mems>
 8013302:	4602      	mov	r2, r0
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	4413      	add	r3, r2
 8013308:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 801330a:	683b      	ldr	r3, [r7, #0]
 801330c:	f103 0408 	add.w	r4, r3, #8
 8013310:	f107 0308 	add.w	r3, r7, #8
 8013314:	4618      	mov	r0, r3
 8013316:	f7ff fb1a 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 801331a:	4603      	mov	r3, r0
 801331c:	6023      	str	r3, [r4, #0]
    dmpBiasFlash[22] = big8[0];
 801331e:	7a3a      	ldrb	r2, [r7, #8]
 8013320:	4b59      	ldr	r3, [pc, #356]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013322:	759a      	strb	r2, [r3, #22]
    dmpBiasFlash[23] = big8[1];
 8013324:	7a7a      	ldrb	r2, [r7, #9]
 8013326:	4b58      	ldr	r3, [pc, #352]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013328:	75da      	strb	r2, [r3, #23]
    dmpBiasFlash[24] = big8[2];
 801332a:	7aba      	ldrb	r2, [r7, #10]
 801332c:	4b56      	ldr	r3, [pc, #344]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 801332e:	761a      	strb	r2, [r3, #24]
    dmpBiasFlash[25] = big8[3];
 8013330:	7afa      	ldrb	r2, [r7, #11]
 8013332:	4b55      	ldr	r3, [pc, #340]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013334:	765a      	strb	r2, [r3, #25]
	result += inv_icm20948_read_mems(s, CPASS_ACCURACY, 4, big8);
 8013336:	f107 0308 	add.w	r3, r7, #8
 801333a:	2204      	movs	r2, #4
 801333c:	f44f 7114 	mov.w	r1, #592	@ 0x250
 8013340:	6878      	ldr	r0, [r7, #4]
 8013342:	f005 f82f 	bl	80183a4 <inv_icm20948_read_mems>
 8013346:	4602      	mov	r2, r0
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	4413      	add	r3, r2
 801334c:	60fb      	str	r3, [r7, #12]
    dmpBiasFlash[26] = big8[0];
 801334e:	7a3a      	ldrb	r2, [r7, #8]
 8013350:	4b4d      	ldr	r3, [pc, #308]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013352:	769a      	strb	r2, [r3, #26]
    dmpBiasFlash[27] = big8[1];
 8013354:	7a7a      	ldrb	r2, [r7, #9]
 8013356:	4b4c      	ldr	r3, [pc, #304]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013358:	76da      	strb	r2, [r3, #27]

    waitToPrint();
 801335a:	f7f8 f875 	bl	800b448 <waitToPrint>
//    npf_snprintf(uart_buf, 200, "Icm20948Dmp3Driver.c read_mems MAG_BIAS_X, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[0]);
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17]);
 801335e:	f00d fe85 	bl	802106c <xTaskGetTickCount>
 8013362:	4602      	mov	r2, r0
 8013364:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013366:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17]);
 8013368:	4b47      	ldr	r3, [pc, #284]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 801336a:	7b9b      	ldrb	r3, [r3, #14]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801336c:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17]);
 801336e:	4b46      	ldr	r3, [pc, #280]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013370:	7bdb      	ldrb	r3, [r3, #15]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013372:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17]);
 8013374:	4b44      	ldr	r3, [pc, #272]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013376:	7c1b      	ldrb	r3, [r3, #16]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013378:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[14], (unsigned int)dmpBiasFlash[15], (unsigned int)dmpBiasFlash[16], (unsigned int)dmpBiasFlash[17]);
 801337a:	4b43      	ldr	r3, [pc, #268]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 801337c:	7c5b      	ldrb	r3, [r3, #17]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801337e:	9303      	str	r3, [sp, #12]
 8013380:	9002      	str	r0, [sp, #8]
 8013382:	9101      	str	r1, [sp, #4]
 8013384:	9200      	str	r2, [sp, #0]
 8013386:	4623      	mov	r3, r4
 8013388:	4a40      	ldr	r2, [pc, #256]	@ (801348c <dmp_icm20948_get_bias_cmp+0x23c>)
 801338a:	21c8      	movs	r1, #200	@ 0xc8
 801338c:	4840      	ldr	r0, [pc, #256]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 801338e:	f7f7 ff55 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8013392:	483f      	ldr	r0, [pc, #252]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 8013394:	f7ec ff04 	bl	80001a0 <strlen>
 8013398:	4603      	mov	r3, r0
 801339a:	b2db      	uxtb	r3, r3
 801339c:	4619      	mov	r1, r3
 801339e:	483c      	ldr	r0, [pc, #240]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 80133a0:	f7f8 f864 	bl	800b46c <huart2print>
    waitToPrint();
 80133a4:	f7f8 f850 	bl	800b448 <waitToPrint>
    //    npf_snprintf(uart_buf, 200, "Icm20948Dmp3Driver.c read_mems MAG_BIAS_Y, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[1]);
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21]);
 80133a8:	f00d fe60 	bl	802106c <xTaskGetTickCount>
 80133ac:	4602      	mov	r2, r0
 80133ae:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80133b0:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21]);
 80133b2:	4b35      	ldr	r3, [pc, #212]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80133b4:	7c9b      	ldrb	r3, [r3, #18]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80133b6:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21]);
 80133b8:	4b33      	ldr	r3, [pc, #204]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80133ba:	7cdb      	ldrb	r3, [r3, #19]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80133bc:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21]);
 80133be:	4b32      	ldr	r3, [pc, #200]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80133c0:	7d1b      	ldrb	r3, [r3, #20]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80133c2:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[18], (unsigned int)dmpBiasFlash[19], (unsigned int)dmpBiasFlash[20], (unsigned int)dmpBiasFlash[21]);
 80133c4:	4b30      	ldr	r3, [pc, #192]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80133c6:	7d5b      	ldrb	r3, [r3, #21]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80133c8:	9303      	str	r3, [sp, #12]
 80133ca:	9002      	str	r0, [sp, #8]
 80133cc:	9101      	str	r1, [sp, #4]
 80133ce:	9200      	str	r2, [sp, #0]
 80133d0:	4623      	mov	r3, r4
 80133d2:	4a30      	ldr	r2, [pc, #192]	@ (8013494 <dmp_icm20948_get_bias_cmp+0x244>)
 80133d4:	21c8      	movs	r1, #200	@ 0xc8
 80133d6:	482e      	ldr	r0, [pc, #184]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 80133d8:	f7f7 ff30 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80133dc:	482c      	ldr	r0, [pc, #176]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 80133de:	f7ec fedf 	bl	80001a0 <strlen>
 80133e2:	4603      	mov	r3, r0
 80133e4:	b2db      	uxtb	r3, r3
 80133e6:	4619      	mov	r1, r3
 80133e8:	4829      	ldr	r0, [pc, #164]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 80133ea:	f7f8 f83f 	bl	800b46c <huart2print>
    waitToPrint();
 80133ee:	f7f8 f82b 	bl	800b448 <waitToPrint>
//    npf_snprintf(uart_buf, 200, "Icm20948Dmp3Driver.c read_mems MAG_BIAS_Z, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[2]);
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25]);
 80133f2:	f00d fe3b 	bl	802106c <xTaskGetTickCount>
 80133f6:	4602      	mov	r2, r0
 80133f8:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80133fa:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25]);
 80133fc:	4b22      	ldr	r3, [pc, #136]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 80133fe:	7d9b      	ldrb	r3, [r3, #22]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013400:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25]);
 8013402:	4b21      	ldr	r3, [pc, #132]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013404:	7ddb      	ldrb	r3, [r3, #23]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013406:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25]);
 8013408:	4b1f      	ldr	r3, [pc, #124]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 801340a:	7e1b      	ldrb	r3, [r3, #24]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801340c:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[22], (unsigned int)dmpBiasFlash[23], (unsigned int)dmpBiasFlash[24], (unsigned int)dmpBiasFlash[25]);
 801340e:	4b1e      	ldr	r3, [pc, #120]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013410:	7e5b      	ldrb	r3, [r3, #25]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013412:	9303      	str	r3, [sp, #12]
 8013414:	9002      	str	r0, [sp, #8]
 8013416:	9101      	str	r1, [sp, #4]
 8013418:	9200      	str	r2, [sp, #0]
 801341a:	4623      	mov	r3, r4
 801341c:	4a1e      	ldr	r2, [pc, #120]	@ (8013498 <dmp_icm20948_get_bias_cmp+0x248>)
 801341e:	21c8      	movs	r1, #200	@ 0xc8
 8013420:	481b      	ldr	r0, [pc, #108]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 8013422:	f7f7 ff0b 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8013426:	481a      	ldr	r0, [pc, #104]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 8013428:	f7ec feba 	bl	80001a0 <strlen>
 801342c:	4603      	mov	r3, r0
 801342e:	b2db      	uxtb	r3, r3
 8013430:	4619      	mov	r1, r3
 8013432:	4817      	ldr	r0, [pc, #92]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 8013434:	f7f8 f81a 	bl	800b46c <huart2print>
    waitToPrint();
 8013438:	f7f8 f806 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[26], (unsigned int)dmpBiasFlash[27]);
 801343c:	f00d fe16 	bl	802106c <xTaskGetTickCount>
 8013440:	4602      	mov	r2, r0
 8013442:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 8013444:	4611      	mov	r1, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[26], (unsigned int)dmpBiasFlash[27]);
 8013446:	4b10      	ldr	r3, [pc, #64]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 8013448:	7e9b      	ldrb	r3, [r3, #26]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 801344a:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[26], (unsigned int)dmpBiasFlash[27]);
 801344c:	4b0e      	ldr	r3, [pc, #56]	@ (8013488 <dmp_icm20948_get_bias_cmp+0x238>)
 801344e:	7edb      	ldrb	r3, [r3, #27]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Magnetometer ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 8013450:	9301      	str	r3, [sp, #4]
 8013452:	9200      	str	r2, [sp, #0]
 8013454:	460b      	mov	r3, r1
 8013456:	4a11      	ldr	r2, [pc, #68]	@ (801349c <dmp_icm20948_get_bias_cmp+0x24c>)
 8013458:	21c8      	movs	r1, #200	@ 0xc8
 801345a:	480d      	ldr	r0, [pc, #52]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 801345c:	f7f7 feee 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8013460:	480b      	ldr	r0, [pc, #44]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 8013462:	f7ec fe9d 	bl	80001a0 <strlen>
 8013466:	4603      	mov	r3, r0
 8013468:	b2db      	uxtb	r3, r3
 801346a:	4619      	mov	r1, r3
 801346c:	4808      	ldr	r0, [pc, #32]	@ (8013490 <dmp_icm20948_get_bias_cmp+0x240>)
 801346e:	f7f7 fffd 	bl	800b46c <huart2print>

	if (result)
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	2b00      	cmp	r3, #0
 8013476:	d001      	beq.n	801347c <dmp_icm20948_get_bias_cmp+0x22c>
		return result;
 8013478:	68fb      	ldr	r3, [r7, #12]
 801347a:	e000      	b.n	801347e <dmp_icm20948_get_bias_cmp+0x22e>

	return 0; 
 801347c:	2300      	movs	r3, #0
}
 801347e:	4618      	mov	r0, r3
 8013480:	3714      	adds	r7, #20
 8013482:	46bd      	mov	sp, r7
 8013484:	bd90      	pop	{r4, r7, pc}
 8013486:	bf00      	nop
 8013488:	200012f8 	.word	0x200012f8
 801348c:	0802969c 	.word	0x0802969c
 8013490:	200011d8 	.word	0x200011d8
 8013494:	08029710 	.word	0x08029710
 8013498:	08029784 	.word	0x08029784
 801349c:	080297f8 	.word	0x080297f8

080134a0 <dmp_icm20948_get_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_get_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 80134a0:	b590      	push	{r4, r7, lr}
 80134a2:	b089      	sub	sp, #36	@ 0x24
 80134a4:	af04      	add	r7, sp, #16
 80134a6:	6078      	str	r0, [r7, #4]
 80134a8:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 80134aa:	2300      	movs	r3, #0
 80134ac:	60bb      	str	r3, [r7, #8]

	result  = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 80134ae:	f107 0308 	add.w	r3, r7, #8
 80134b2:	2204      	movs	r2, #4
 80134b4:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 80134b8:	6878      	ldr	r0, [r7, #4]
 80134ba:	f004 ff73 	bl	80183a4 <inv_icm20948_read_mems>
 80134be:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 80134c0:	f107 0308 	add.w	r3, r7, #8
 80134c4:	4618      	mov	r0, r3
 80134c6:	f7ff fa42 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 80134ca:	4602      	mov	r2, r0
 80134cc:	683b      	ldr	r3, [r7, #0]
 80134ce:	601a      	str	r2, [r3, #0]
    dmpBiasFlash[28] = big8[0];
 80134d0:	7a3a      	ldrb	r2, [r7, #8]
 80134d2:	4b8b      	ldr	r3, [pc, #556]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80134d4:	771a      	strb	r2, [r3, #28]
    dmpBiasFlash[29] = big8[1];
 80134d6:	7a7a      	ldrb	r2, [r7, #9]
 80134d8:	4b89      	ldr	r3, [pc, #548]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80134da:	775a      	strb	r2, [r3, #29]
    dmpBiasFlash[30] = big8[2];
 80134dc:	7aba      	ldrb	r2, [r7, #10]
 80134de:	4b88      	ldr	r3, [pc, #544]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80134e0:	779a      	strb	r2, [r3, #30]
    dmpBiasFlash[31] = big8[3];
 80134e2:	7afa      	ldrb	r2, [r7, #11]
 80134e4:	4b86      	ldr	r3, [pc, #536]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80134e6:	77da      	strb	r2, [r3, #31]
    vTaskDelay(100U);
 80134e8:	f04f 0064 	mov.w	r0, #100	@ 0x64
 80134ec:	f04f 0100 	mov.w	r1, #0
 80134f0:	f00d fb6c 	bl	8020bcc <vTaskDelay>
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 80134f4:	f107 0308 	add.w	r3, r7, #8
 80134f8:	2204      	movs	r2, #4
 80134fa:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 80134fe:	6878      	ldr	r0, [r7, #4]
 8013500:	f004 ff50 	bl	80183a4 <inv_icm20948_read_mems>
 8013504:	4602      	mov	r2, r0
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	4413      	add	r3, r2
 801350a:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 801350c:	683b      	ldr	r3, [r7, #0]
 801350e:	1d1c      	adds	r4, r3, #4
 8013510:	f107 0308 	add.w	r3, r7, #8
 8013514:	4618      	mov	r0, r3
 8013516:	f7ff fa1a 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 801351a:	4603      	mov	r3, r0
 801351c:	6023      	str	r3, [r4, #0]
    dmpBiasFlash[32] = big8[0];
 801351e:	7a3a      	ldrb	r2, [r7, #8]
 8013520:	4b77      	ldr	r3, [pc, #476]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013522:	f883 2020 	strb.w	r2, [r3, #32]
    dmpBiasFlash[33] = big8[1];
 8013526:	7a7a      	ldrb	r2, [r7, #9]
 8013528:	4b75      	ldr	r3, [pc, #468]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 801352a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    dmpBiasFlash[34] = big8[2];
 801352e:	7aba      	ldrb	r2, [r7, #10]
 8013530:	4b73      	ldr	r3, [pc, #460]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013532:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    dmpBiasFlash[35] = big8[3];
 8013536:	7afa      	ldrb	r2, [r7, #11]
 8013538:	4b71      	ldr	r3, [pc, #452]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 801353a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    vTaskDelay(100U);
 801353e:	f04f 0064 	mov.w	r0, #100	@ 0x64
 8013542:	f04f 0100 	mov.w	r1, #0
 8013546:	f00d fb41 	bl	8020bcc <vTaskDelay>
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 801354a:	f107 0308 	add.w	r3, r7, #8
 801354e:	2204      	movs	r2, #4
 8013550:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 8013554:	6878      	ldr	r0, [r7, #4]
 8013556:	f004 ff25 	bl	80183a4 <inv_icm20948_read_mems>
 801355a:	4602      	mov	r2, r0
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	4413      	add	r3, r2
 8013560:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 8013562:	683b      	ldr	r3, [r7, #0]
 8013564:	f103 0408 	add.w	r4, r3, #8
 8013568:	f107 0308 	add.w	r3, r7, #8
 801356c:	4618      	mov	r0, r3
 801356e:	f7ff f9ee 	bl	801294e <inv_icm20948_convert_big8_to_int32>
 8013572:	4603      	mov	r3, r0
 8013574:	6023      	str	r3, [r4, #0]
    dmpBiasFlash[36] = big8[0];
 8013576:	7a3a      	ldrb	r2, [r7, #8]
 8013578:	4b61      	ldr	r3, [pc, #388]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 801357a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    dmpBiasFlash[37] = big8[1];
 801357e:	7a7a      	ldrb	r2, [r7, #9]
 8013580:	4b5f      	ldr	r3, [pc, #380]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013582:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    dmpBiasFlash[38] = big8[2];
 8013586:	7aba      	ldrb	r2, [r7, #10]
 8013588:	4b5d      	ldr	r3, [pc, #372]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 801358a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    dmpBiasFlash[39] = big8[3];
 801358e:	7afa      	ldrb	r2, [r7, #11]
 8013590:	4b5b      	ldr	r3, [pc, #364]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013592:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	result += inv_icm20948_read_mems(s, GYRO_ACCURACY, 4, big8);
 8013596:	f107 0308 	add.w	r3, r7, #8
 801359a:	2204      	movs	r2, #4
 801359c:	f640 01a2 	movw	r1, #2210	@ 0x8a2
 80135a0:	6878      	ldr	r0, [r7, #4]
 80135a2:	f004 feff 	bl	80183a4 <inv_icm20948_read_mems>
 80135a6:	4602      	mov	r2, r0
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	4413      	add	r3, r2
 80135ac:	60fb      	str	r3, [r7, #12]
    dmpBiasFlash[40] = big8[0];
 80135ae:	7a3a      	ldrb	r2, [r7, #8]
 80135b0:	4b53      	ldr	r3, [pc, #332]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80135b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    dmpBiasFlash[41] = big8[1];
 80135b6:	7a7a      	ldrb	r2, [r7, #9]
 80135b8:	4b51      	ldr	r3, [pc, #324]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80135ba:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

    waitToPrint();
 80135be:	f7f7 ff43 	bl	800b448 <waitToPrint>
//    npf_snprintf(uart_buf, 200, "Icm20948Dmp3Driver.c read_mems GYRO_BIAS_X, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[0]);
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31]);
 80135c2:	f00d fd53 	bl	802106c <xTaskGetTickCount>
 80135c6:	4602      	mov	r2, r0
 80135c8:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80135ca:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31]);
 80135cc:	4b4c      	ldr	r3, [pc, #304]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80135ce:	7f1b      	ldrb	r3, [r3, #28]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80135d0:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31]);
 80135d2:	4b4b      	ldr	r3, [pc, #300]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80135d4:	7f5b      	ldrb	r3, [r3, #29]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80135d6:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31]);
 80135d8:	4b49      	ldr	r3, [pc, #292]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80135da:	7f9b      	ldrb	r3, [r3, #30]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80135dc:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[28], (unsigned int)dmpBiasFlash[29], (unsigned int)dmpBiasFlash[30], (unsigned int)dmpBiasFlash[31]);
 80135de:	4b48      	ldr	r3, [pc, #288]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80135e0:	7fdb      	ldrb	r3, [r3, #31]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_X dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 80135e2:	9303      	str	r3, [sp, #12]
 80135e4:	9002      	str	r0, [sp, #8]
 80135e6:	9101      	str	r1, [sp, #4]
 80135e8:	9200      	str	r2, [sp, #0]
 80135ea:	4623      	mov	r3, r4
 80135ec:	4a45      	ldr	r2, [pc, #276]	@ (8013704 <dmp_icm20948_get_bias_gyr+0x264>)
 80135ee:	21c8      	movs	r1, #200	@ 0xc8
 80135f0:	4845      	ldr	r0, [pc, #276]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 80135f2:	f7f7 fe23 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80135f6:	4844      	ldr	r0, [pc, #272]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 80135f8:	f7ec fdd2 	bl	80001a0 <strlen>
 80135fc:	4603      	mov	r3, r0
 80135fe:	b2db      	uxtb	r3, r3
 8013600:	4619      	mov	r1, r3
 8013602:	4841      	ldr	r0, [pc, #260]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 8013604:	f7f7 ff32 	bl	800b46c <huart2print>
    waitToPrint();
 8013608:	f7f7 ff1e 	bl	800b448 <waitToPrint>
//    npf_snprintf(uart_buf, 200, "Icm20948Dmp3Driver.c read_mems GYRO_BIAS_Z, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[2]);
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39]);
 801360c:	f00d fd2e 	bl	802106c <xTaskGetTickCount>
 8013610:	4602      	mov	r2, r0
 8013612:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013614:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39]);
 8013616:	4b3a      	ldr	r3, [pc, #232]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013618:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801361c:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39]);
 801361e:	4b38      	ldr	r3, [pc, #224]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013620:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013624:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39]);
 8013626:	4b36      	ldr	r3, [pc, #216]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013628:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801362c:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[36], (unsigned int)dmpBiasFlash[37], (unsigned int)dmpBiasFlash[38], (unsigned int)dmpBiasFlash[39]);
 801362e:	4b34      	ldr	r3, [pc, #208]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013630:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Z dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013634:	9303      	str	r3, [sp, #12]
 8013636:	9002      	str	r0, [sp, #8]
 8013638:	9101      	str	r1, [sp, #4]
 801363a:	9200      	str	r2, [sp, #0]
 801363c:	4623      	mov	r3, r4
 801363e:	4a33      	ldr	r2, [pc, #204]	@ (801370c <dmp_icm20948_get_bias_gyr+0x26c>)
 8013640:	21c8      	movs	r1, #200	@ 0xc8
 8013642:	4831      	ldr	r0, [pc, #196]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 8013644:	f7f7 fdfa 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 8013648:	482f      	ldr	r0, [pc, #188]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 801364a:	f7ec fda9 	bl	80001a0 <strlen>
 801364e:	4603      	mov	r3, r0
 8013650:	b2db      	uxtb	r3, r3
 8013652:	4619      	mov	r1, r3
 8013654:	482c      	ldr	r0, [pc, #176]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 8013656:	f7f7 ff09 	bl	800b46c <huart2print>
    waitToPrint();
 801365a:	f7f7 fef5 	bl	800b448 <waitToPrint>
//    npf_snprintf(uart_buf, 200, "Icm20948Dmp3Driver.c read_mems GYRO_BIAS_Y, data = big8[0]: %u, 0x%02X; big8[1]: %u, 0x%02X; big8[2]: %u, 0x%02X; big8[3]: %u, 0x%02X. --> INT32: %u\r\n", big8[0], big8[0], big8[1], big8[1], big8[2], big8[2], big8[3], big8[3], bias[1]);
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35]);
 801365e:	f00d fd05 	bl	802106c <xTaskGetTickCount>
 8013662:	4602      	mov	r2, r0
 8013664:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013666:	4614      	mov	r4, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35]);
 8013668:	4b25      	ldr	r3, [pc, #148]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 801366a:	f893 3020 	ldrb.w	r3, [r3, #32]
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801366e:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35]);
 8013670:	4b23      	ldr	r3, [pc, #140]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013672:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013676:	4619      	mov	r1, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35]);
 8013678:	4b21      	ldr	r3, [pc, #132]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 801367a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 801367e:	4618      	mov	r0, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[32], (unsigned int)dmpBiasFlash[33], (unsigned int)dmpBiasFlash[34], (unsigned int)dmpBiasFlash[35]);
 8013680:	4b1f      	ldr	r3, [pc, #124]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 8013682:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope BIAS_Y dmpBias[0] = %u, dmpBias[1] = %u, dmpBias[2] = %u, dmpBias[3] = %u.\r\n",
 8013686:	9303      	str	r3, [sp, #12]
 8013688:	9002      	str	r0, [sp, #8]
 801368a:	9101      	str	r1, [sp, #4]
 801368c:	9200      	str	r2, [sp, #0]
 801368e:	4623      	mov	r3, r4
 8013690:	4a1f      	ldr	r2, [pc, #124]	@ (8013710 <dmp_icm20948_get_bias_gyr+0x270>)
 8013692:	21c8      	movs	r1, #200	@ 0xc8
 8013694:	481c      	ldr	r0, [pc, #112]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 8013696:	f7f7 fdd1 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801369a:	481b      	ldr	r0, [pc, #108]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 801369c:	f7ec fd80 	bl	80001a0 <strlen>
 80136a0:	4603      	mov	r3, r0
 80136a2:	b2db      	uxtb	r3, r3
 80136a4:	4619      	mov	r1, r3
 80136a6:	4818      	ldr	r0, [pc, #96]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 80136a8:	f7f7 fee0 	bl	800b46c <huart2print>
    waitToPrint();
 80136ac:	f7f7 fecc 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[40], (unsigned int)dmpBiasFlash[41]);
 80136b0:	f00d fcdc 	bl	802106c <xTaskGetTickCount>
 80136b4:	4602      	mov	r2, r0
 80136b6:	460b      	mov	r3, r1
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 80136b8:	4611      	mov	r1, r2
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[40], (unsigned int)dmpBiasFlash[41]);
 80136ba:	4b11      	ldr	r3, [pc, #68]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80136bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 80136c0:	461a      	mov	r2, r3
  		  (unsigned int) xTaskGetTickCount(), (unsigned int)dmpBiasFlash[40], (unsigned int)dmpBiasFlash[41]);
 80136c2:	4b0f      	ldr	r3, [pc, #60]	@ (8013700 <dmp_icm20948_get_bias_gyr+0x260>)
 80136c4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
    npf_snprintf(uart_buf, 200, "%u [Icm20948Dmp3Driver] Gyroscope ACCURACY dmpAcc[0] = %u, dmpAcc[1] = %u.\r\n",
 80136c8:	9301      	str	r3, [sp, #4]
 80136ca:	9200      	str	r2, [sp, #0]
 80136cc:	460b      	mov	r3, r1
 80136ce:	4a11      	ldr	r2, [pc, #68]	@ (8013714 <dmp_icm20948_get_bias_gyr+0x274>)
 80136d0:	21c8      	movs	r1, #200	@ 0xc8
 80136d2:	480d      	ldr	r0, [pc, #52]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 80136d4:	f7f7 fdb2 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 80136d8:	480b      	ldr	r0, [pc, #44]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 80136da:	f7ec fd61 	bl	80001a0 <strlen>
 80136de:	4603      	mov	r3, r0
 80136e0:	b2db      	uxtb	r3, r3
 80136e2:	4619      	mov	r1, r3
 80136e4:	4808      	ldr	r0, [pc, #32]	@ (8013708 <dmp_icm20948_get_bias_gyr+0x268>)
 80136e6:	f7f7 fec1 	bl	800b46c <huart2print>

	if (result)
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d001      	beq.n	80136f4 <dmp_icm20948_get_bias_gyr+0x254>
		return result;
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	e000      	b.n	80136f6 <dmp_icm20948_get_bias_gyr+0x256>

	return 0; 
 80136f4:	2300      	movs	r3, #0
}
 80136f6:	4618      	mov	r0, r3
 80136f8:	3714      	adds	r7, #20
 80136fa:	46bd      	mov	sp, r7
 80136fc:	bd90      	pop	{r4, r7, pc}
 80136fe:	bf00      	nop
 8013700:	200012f8 	.word	0x200012f8
 8013704:	08029848 	.word	0x08029848
 8013708:	200011d8 	.word	0x200011d8
 801370c:	080298b8 	.word	0x080298b8
 8013710:	08029928 	.word	0x08029928
 8013714:	08029998 	.word	0x08029998

08013718 <dmp_icm20948_set_gyro_sf>:
/**
* Sets the gyro_sf used by quaternions on the DMP.
* @param[in] gyro_sf	see inv_icm20948_set_gyro_sf() for value to set based on gyro rate and gyro fullscale range
*/
int dmp_icm20948_set_gyro_sf(struct inv_icm20948 * s, long gyro_sf)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b084      	sub	sp, #16
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
 8013720:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4];

    result = inv_icm20948_write_mems(s, GYRO_SF, 4, inv_icm20948_convert_int32_to_big8(gyro_sf, big8));
 8013722:	f107 0308 	add.w	r3, r7, #8
 8013726:	4619      	mov	r1, r3
 8013728:	6838      	ldr	r0, [r7, #0]
 801372a:	f7ff f8ee 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 801372e:	4603      	mov	r3, r0
 8013730:	2204      	movs	r2, #4
 8013732:	f44f 7198 	mov.w	r1, #304	@ 0x130
 8013736:	6878      	ldr	r0, [r7, #4]
 8013738:	f004 ff06 	bl	8018548 <inv_icm20948_write_mems>
 801373c:	60f8      	str	r0, [r7, #12]

    return result;
 801373e:	68fb      	ldr	r3, [r7, #12]
}
 8013740:	4618      	mov	r0, r3
 8013742:	3710      	adds	r7, #16
 8013744:	46bd      	mov	sp, r7
 8013746:	bd80      	pop	{r7, pc}

08013748 <dmp_icm20948_set_accel_feedback_gain>:
/**
* Sets the accel gain used by accel quaternion on the DMP.
* @param[in] accel_gain		value changes with accel engine rate
*/
int dmp_icm20948_set_accel_feedback_gain(struct inv_icm20948 * s, int accel_gain)
{
 8013748:	b580      	push	{r7, lr}
 801374a:	b084      	sub	sp, #16
 801374c:	af00      	add	r7, sp, #0
 801374e:	6078      	str	r0, [r7, #4]
 8013750:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 8013752:	2300      	movs	r3, #0
 8013754:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 8013756:	f107 0308 	add.w	r3, r7, #8
 801375a:	4619      	mov	r1, r3
 801375c:	6838      	ldr	r0, [r7, #0]
 801375e:	f7ff f8d4 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013762:	4603      	mov	r3, r0
 8013764:	2204      	movs	r2, #4
 8013766:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 801376a:	6878      	ldr	r0, [r7, #4]
 801376c:	f004 feec 	bl	8018548 <inv_icm20948_write_mems>
 8013770:	60f8      	str	r0, [r7, #12]

	if (result)
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d001      	beq.n	801377c <dmp_icm20948_set_accel_feedback_gain+0x34>
        return result;
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	e000      	b.n	801377e <dmp_icm20948_set_accel_feedback_gain+0x36>

	return 0;
 801377c:	2300      	movs	r3, #0
}
 801377e:	4618      	mov	r0, r3
 8013780:	3710      	adds	r7, #16
 8013782:	46bd      	mov	sp, r7
 8013784:	bd80      	pop	{r7, pc}

08013786 <dmp_icm20948_set_accel_cal_params>:
*	[0] = ACCEL_CAL_ALPHA_VAR
*	[1] = ACCEL_CAL_A_VAR
*   [2] = ACCEL_CAL_DIV - divider from hardware accel engine rate such that acce cal runs at accel_engine_rate/(divider+1)
*/
int dmp_icm20948_set_accel_cal_params(struct inv_icm20948 * s, int *accel_cal)
{
 8013786:	b580      	push	{r7, lr}
 8013788:	b084      	sub	sp, #16
 801378a:	af00      	add	r7, sp, #0
 801378c:	6078      	str	r0, [r7, #4]
 801378e:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 8013790:	2300      	movs	r3, #0
 8013792:	60bb      	str	r3, [r7, #8]

    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 8013794:	683b      	ldr	r3, [r7, #0]
 8013796:	681b      	ldr	r3, [r3, #0]
 8013798:	f107 0208 	add.w	r2, r7, #8
 801379c:	4611      	mov	r1, r2
 801379e:	4618      	mov	r0, r3
 80137a0:	f7ff f8b3 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 80137a4:	4603      	mov	r3, r0
 80137a6:	2204      	movs	r2, #4
 80137a8:	f44f 61b6 	mov.w	r1, #1456	@ 0x5b0
 80137ac:	6878      	ldr	r0, [r7, #4]
 80137ae:	f004 fecb 	bl	8018548 <inv_icm20948_write_mems>
 80137b2:	60f8      	str	r0, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 80137b4:	683b      	ldr	r3, [r7, #0]
 80137b6:	3304      	adds	r3, #4
 80137b8:	681b      	ldr	r3, [r3, #0]
 80137ba:	f107 0208 	add.w	r2, r7, #8
 80137be:	4611      	mov	r1, r2
 80137c0:	4618      	mov	r0, r3
 80137c2:	f7ff f8a2 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 80137c6:	4603      	mov	r3, r0
 80137c8:	2204      	movs	r2, #4
 80137ca:	f44f 61b8 	mov.w	r1, #1472	@ 0x5c0
 80137ce:	6878      	ldr	r0, [r7, #4]
 80137d0:	f004 feba 	bl	8018548 <inv_icm20948_write_mems>
 80137d4:	4602      	mov	r2, r0
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	4313      	orrs	r3, r2
 80137da:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 80137dc:	683b      	ldr	r3, [r7, #0]
 80137de:	3308      	adds	r3, #8
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	b21b      	sxth	r3, r3
 80137e4:	f107 0208 	add.w	r2, r7, #8
 80137e8:	4611      	mov	r1, r2
 80137ea:	4618      	mov	r0, r3
 80137ec:	f7ff f874 	bl	80128d8 <inv_icm20948_convert_int16_to_big8>
 80137f0:	4603      	mov	r3, r0
 80137f2:	2202      	movs	r2, #2
 80137f4:	f240 51e4 	movw	r1, #1508	@ 0x5e4
 80137f8:	6878      	ldr	r0, [r7, #4]
 80137fa:	f004 fea5 	bl	8018548 <inv_icm20948_write_mems>
 80137fe:	4602      	mov	r2, r0
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	4313      	orrs	r3, r2
 8013804:	60fb      	str	r3, [r7, #12]

	if (result)
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d001      	beq.n	8013810 <dmp_icm20948_set_accel_cal_params+0x8a>
        return result;
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	e000      	b.n	8013812 <dmp_icm20948_set_accel_cal_params+0x8c>

	return 0;
 8013810:	2300      	movs	r3, #0
}
 8013812:	4618      	mov	r0, r3
 8013814:	3710      	adds	r7, #16
 8013816:	46bd      	mov	sp, r7
 8013818:	bd80      	pop	{r7, pc}

0801381a <dmp_icm20948_set_compass_matrix>:
/**
* Sets compass orientation matrix to DMP.
* @param[in] compass_mtx
*/
int dmp_icm20948_set_compass_matrix(struct inv_icm20948 * s, int *compass_mtx)
{
 801381a:	b580      	push	{r7, lr}
 801381c:	b084      	sub	sp, #16
 801381e:	af00      	add	r7, sp, #0
 8013820:	6078      	str	r0, [r7, #4]
 8013822:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 8013824:	2300      	movs	r3, #0
 8013826:	60bb      	str	r3, [r7, #8]
	    
    result  = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 8013828:	683b      	ldr	r3, [r7, #0]
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	f107 0208 	add.w	r2, r7, #8
 8013830:	4611      	mov	r1, r2
 8013832:	4618      	mov	r0, r3
 8013834:	f7ff f869 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013838:	4603      	mov	r3, r0
 801383a:	2204      	movs	r2, #4
 801383c:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 8013840:	6878      	ldr	r0, [r7, #4]
 8013842:	f004 fe81 	bl	8018548 <inv_icm20948_write_mems>
 8013846:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 8013848:	683b      	ldr	r3, [r7, #0]
 801384a:	3304      	adds	r3, #4
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	f107 0208 	add.w	r2, r7, #8
 8013852:	4611      	mov	r1, r2
 8013854:	4618      	mov	r0, r3
 8013856:	f7ff f858 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 801385a:	4603      	mov	r3, r0
 801385c:	2204      	movs	r2, #4
 801385e:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8013862:	6878      	ldr	r0, [r7, #4]
 8013864:	f004 fe70 	bl	8018548 <inv_icm20948_write_mems>
 8013868:	4602      	mov	r2, r0
 801386a:	68fb      	ldr	r3, [r7, #12]
 801386c:	4413      	add	r3, r2
 801386e:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 8013870:	683b      	ldr	r3, [r7, #0]
 8013872:	3308      	adds	r3, #8
 8013874:	681b      	ldr	r3, [r3, #0]
 8013876:	f107 0208 	add.w	r2, r7, #8
 801387a:	4611      	mov	r1, r2
 801387c:	4618      	mov	r0, r3
 801387e:	f7ff f844 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013882:	4603      	mov	r3, r0
 8013884:	2204      	movs	r2, #4
 8013886:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 801388a:	6878      	ldr	r0, [r7, #4]
 801388c:	f004 fe5c 	bl	8018548 <inv_icm20948_write_mems>
 8013890:	4602      	mov	r2, r0
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	4413      	add	r3, r2
 8013896:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 8013898:	683b      	ldr	r3, [r7, #0]
 801389a:	330c      	adds	r3, #12
 801389c:	681b      	ldr	r3, [r3, #0]
 801389e:	f107 0208 	add.w	r2, r7, #8
 80138a2:	4611      	mov	r1, r2
 80138a4:	4618      	mov	r0, r3
 80138a6:	f7ff f830 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 80138aa:	4603      	mov	r3, r0
 80138ac:	2204      	movs	r2, #4
 80138ae:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 80138b2:	6878      	ldr	r0, [r7, #4]
 80138b4:	f004 fe48 	bl	8018548 <inv_icm20948_write_mems>
 80138b8:	4602      	mov	r2, r0
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	4413      	add	r3, r2
 80138be:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 80138c0:	683b      	ldr	r3, [r7, #0]
 80138c2:	3310      	adds	r3, #16
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	f107 0208 	add.w	r2, r7, #8
 80138ca:	4611      	mov	r1, r2
 80138cc:	4618      	mov	r0, r3
 80138ce:	f7ff f81c 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 80138d2:	4603      	mov	r3, r0
 80138d4:	2204      	movs	r2, #4
 80138d6:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80138da:	6878      	ldr	r0, [r7, #4]
 80138dc:	f004 fe34 	bl	8018548 <inv_icm20948_write_mems>
 80138e0:	4602      	mov	r2, r0
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	4413      	add	r3, r2
 80138e6:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 80138e8:	683b      	ldr	r3, [r7, #0]
 80138ea:	3314      	adds	r3, #20
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	f107 0208 	add.w	r2, r7, #8
 80138f2:	4611      	mov	r1, r2
 80138f4:	4618      	mov	r0, r3
 80138f6:	f7ff f808 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 80138fa:	4603      	mov	r3, r0
 80138fc:	2204      	movs	r2, #4
 80138fe:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 8013902:	6878      	ldr	r0, [r7, #4]
 8013904:	f004 fe20 	bl	8018548 <inv_icm20948_write_mems>
 8013908:	4602      	mov	r2, r0
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	4413      	add	r3, r2
 801390e:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 8013910:	683b      	ldr	r3, [r7, #0]
 8013912:	3318      	adds	r3, #24
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	f107 0208 	add.w	r2, r7, #8
 801391a:	4611      	mov	r1, r2
 801391c:	4618      	mov	r0, r3
 801391e:	f7fe fff4 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013922:	4603      	mov	r3, r0
 8013924:	2204      	movs	r2, #4
 8013926:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 801392a:	6878      	ldr	r0, [r7, #4]
 801392c:	f004 fe0c 	bl	8018548 <inv_icm20948_write_mems>
 8013930:	4602      	mov	r2, r0
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	4413      	add	r3, r2
 8013936:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 8013938:	683b      	ldr	r3, [r7, #0]
 801393a:	331c      	adds	r3, #28
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	f107 0208 	add.w	r2, r7, #8
 8013942:	4611      	mov	r1, r2
 8013944:	4618      	mov	r0, r3
 8013946:	f7fe ffe0 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 801394a:	4603      	mov	r3, r0
 801394c:	2204      	movs	r2, #4
 801394e:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 8013952:	6878      	ldr	r0, [r7, #4]
 8013954:	f004 fdf8 	bl	8018548 <inv_icm20948_write_mems>
 8013958:	4602      	mov	r2, r0
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	4413      	add	r3, r2
 801395e:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 8013960:	683b      	ldr	r3, [r7, #0]
 8013962:	3320      	adds	r3, #32
 8013964:	681b      	ldr	r3, [r3, #0]
 8013966:	f107 0208 	add.w	r2, r7, #8
 801396a:	4611      	mov	r1, r2
 801396c:	4618      	mov	r0, r3
 801396e:	f7fe ffcc 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013972:	4603      	mov	r3, r0
 8013974:	2204      	movs	r2, #4
 8013976:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 801397a:	6878      	ldr	r0, [r7, #4]
 801397c:	f004 fde4 	bl	8018548 <inv_icm20948_write_mems>
 8013980:	4602      	mov	r2, r0
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	4413      	add	r3, r2
 8013986:	60fb      	str	r3, [r7, #12]

	if (result)
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	2b00      	cmp	r3, #0
 801398c:	d001      	beq.n	8013992 <dmp_icm20948_set_compass_matrix+0x178>
        return result;
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	e000      	b.n	8013994 <dmp_icm20948_set_compass_matrix+0x17a>

	return 0;
 8013992:	2300      	movs	r3, #0
}
 8013994:	4618      	mov	r0, r3
 8013996:	3710      	adds	r7, #16
 8013998:	46bd      	mov	sp, r7
 801399a:	bd80      	pop	{r7, pc}

0801399c <dmp_icm20948_get_pedometer_num_of_steps>:
* Gets pedometer step count.
* @param[in] steps
* @param[out] steps
*/
int dmp_icm20948_get_pedometer_num_of_steps(struct inv_icm20948 * s, unsigned long *steps)
{
 801399c:	b580      	push	{r7, lr}
 801399e:	b084      	sub	sp, #16
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	6078      	str	r0, [r7, #4]
 80139a4:	6039      	str	r1, [r7, #0]
    int result;
	unsigned char big8[4]={0};
 80139a6:	2300      	movs	r3, #0
 80139a8:	60bb      	str	r3, [r7, #8]
    (void)s;
	result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 80139aa:	f107 0308 	add.w	r3, r7, #8
 80139ae:	2204      	movs	r2, #4
 80139b0:	f44f 7158 	mov.w	r1, #864	@ 0x360
 80139b4:	6878      	ldr	r0, [r7, #4]
 80139b6:	f004 fcf5 	bl	80183a4 <inv_icm20948_read_mems>
 80139ba:	60f8      	str	r0, [r7, #12]
    if (result) 
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d001      	beq.n	80139c6 <dmp_icm20948_get_pedometer_num_of_steps+0x2a>
        return result;
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	e00d      	b.n	80139e2 <dmp_icm20948_get_pedometer_num_of_steps+0x46>
    *steps = (big8[0]*(1L<<24)) + (big8[1]*(1L<<16)) + (big8[2]*256) + big8[3];
 80139c6:	7a3b      	ldrb	r3, [r7, #8]
 80139c8:	021b      	lsls	r3, r3, #8
 80139ca:	7a7a      	ldrb	r2, [r7, #9]
 80139cc:	4413      	add	r3, r2
 80139ce:	021b      	lsls	r3, r3, #8
 80139d0:	7aba      	ldrb	r2, [r7, #10]
 80139d2:	4413      	add	r3, r2
 80139d4:	021b      	lsls	r3, r3, #8
 80139d6:	7afa      	ldrb	r2, [r7, #11]
 80139d8:	4413      	add	r3, r2
 80139da:	461a      	mov	r2, r3
 80139dc:	683b      	ldr	r3, [r7, #0]
 80139de:	601a      	str	r2, [r3, #0]
    
    return 0;
 80139e0:	2300      	movs	r3, #0
}
 80139e2:	4618      	mov	r0, r3
 80139e4:	3710      	adds	r7, #16
 80139e6:	46bd      	mov	sp, r7
 80139e8:	bd80      	pop	{r7, pc}
	...

080139ec <dmp_icm20948_set_accel_fsr>:
             For 8g parts, 8g = 2^15 -> 1g = 2^12.
             DMP takes raw accel data and left shifts by 16 bits, so 1g=2^12 (<<16) becomes 1g=2^28, to make 1g=2^25, >>3bits.
             In Q-30 math, >> 3 equals multiply by 2^27 = 134217728.
*/
int dmp_icm20948_set_accel_fsr(struct inv_icm20948 * s, short accel_fsr)
{
 80139ec:	b580      	push	{r7, lr}
 80139ee:	b086      	sub	sp, #24
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	6078      	str	r0, [r7, #4]
 80139f4:	460b      	mov	r3, r1
 80139f6:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 80139f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139fc:	3b02      	subs	r3, #2
 80139fe:	2b1e      	cmp	r3, #30
 8013a00:	d854      	bhi.n	8013aac <dmp_icm20948_set_accel_fsr+0xc0>
 8013a02:	a201      	add	r2, pc, #4	@ (adr r2, 8013a08 <dmp_icm20948_set_accel_fsr+0x1c>)
 8013a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a08:	08013a85 	.word	0x08013a85
 8013a0c:	08013aad 	.word	0x08013aad
 8013a10:	08013a8d 	.word	0x08013a8d
 8013a14:	08013aad 	.word	0x08013aad
 8013a18:	08013aad 	.word	0x08013aad
 8013a1c:	08013aad 	.word	0x08013aad
 8013a20:	08013a95 	.word	0x08013a95
 8013a24:	08013aad 	.word	0x08013aad
 8013a28:	08013aad 	.word	0x08013aad
 8013a2c:	08013aad 	.word	0x08013aad
 8013a30:	08013aad 	.word	0x08013aad
 8013a34:	08013aad 	.word	0x08013aad
 8013a38:	08013aad 	.word	0x08013aad
 8013a3c:	08013aad 	.word	0x08013aad
 8013a40:	08013a9d 	.word	0x08013a9d
 8013a44:	08013aad 	.word	0x08013aad
 8013a48:	08013aad 	.word	0x08013aad
 8013a4c:	08013aad 	.word	0x08013aad
 8013a50:	08013aad 	.word	0x08013aad
 8013a54:	08013aad 	.word	0x08013aad
 8013a58:	08013aad 	.word	0x08013aad
 8013a5c:	08013aad 	.word	0x08013aad
 8013a60:	08013aad 	.word	0x08013aad
 8013a64:	08013aad 	.word	0x08013aad
 8013a68:	08013aad 	.word	0x08013aad
 8013a6c:	08013aad 	.word	0x08013aad
 8013a70:	08013aad 	.word	0x08013aad
 8013a74:	08013aad 	.word	0x08013aad
 8013a78:	08013aad 	.word	0x08013aad
 8013a7c:	08013aad 	.word	0x08013aad
 8013a80:	08013aa5 	.word	0x08013aa5
    case 2:
        scale =  33554432L;  // 2^25
 8013a84:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8013a88:	617b      	str	r3, [r7, #20]
        break;
 8013a8a:	e012      	b.n	8013ab2 <dmp_icm20948_set_accel_fsr+0xc6>
    case 4:
        scale =  67108864L;  // 2^26
 8013a8c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8013a90:	617b      	str	r3, [r7, #20]
        break;
 8013a92:	e00e      	b.n	8013ab2 <dmp_icm20948_set_accel_fsr+0xc6>
    case 8:
        scale = 134217728L;  // 2^27
 8013a94:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013a98:	617b      	str	r3, [r7, #20]
        break;
 8013a9a:	e00a      	b.n	8013ab2 <dmp_icm20948_set_accel_fsr+0xc6>
    case 16:
        scale = 268435456L;  // 2^28
 8013a9c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8013aa0:	617b      	str	r3, [r7, #20]
        break;
 8013aa2:	e006      	b.n	8013ab2 <dmp_icm20948_set_accel_fsr+0xc6>
    case 32:
        scale = 536870912L;  // 2^29
 8013aa4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8013aa8:	617b      	str	r3, [r7, #20]
        break;
 8013aaa:	e002      	b.n	8013ab2 <dmp_icm20948_set_accel_fsr+0xc6>
    default:
        return -1;
 8013aac:	f04f 33ff 	mov.w	r3, #4294967295
 8013ab0:	e013      	b.n	8013ada <dmp_icm20948_set_accel_fsr+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 8013ab2:	f107 030c 	add.w	r3, r7, #12
 8013ab6:	4619      	mov	r1, r3
 8013ab8:	6978      	ldr	r0, [r7, #20]
 8013aba:	f7fe ff26 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013abe:	4603      	mov	r3, r0
 8013ac0:	2204      	movs	r2, #4
 8013ac2:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8013ac6:	6878      	ldr	r0, [r7, #4]
 8013ac8:	f004 fd3e 	bl	8018548 <inv_icm20948_write_mems>
 8013acc:	6138      	str	r0, [r7, #16]

    if (result) {
 8013ace:	693b      	ldr	r3, [r7, #16]
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d001      	beq.n	8013ad8 <dmp_icm20948_set_accel_fsr+0xec>
        return result;
 8013ad4:	693b      	ldr	r3, [r7, #16]
 8013ad6:	e000      	b.n	8013ada <dmp_icm20948_set_accel_fsr+0xee>
    } else {
        return 0;
 8013ad8:	2300      	movs	r3, #0
    }
}
 8013ada:	4618      	mov	r0, r3
 8013adc:	3718      	adds	r7, #24
 8013ade:	46bd      	mov	sp, r7
 8013ae0:	bd80      	pop	{r7, pc}
 8013ae2:	bf00      	nop

08013ae4 <dmp_icm20948_set_accel_scale2>:
* It is a reverse scaling of the scale factor written to ACC_SCALE.
* @param[in] fsr for accel parts
			 2: 2g. 4: 4g. 8: 8g. 16: 16g. 32: 32g.
*/
int dmp_icm20948_set_accel_scale2(struct inv_icm20948 * s, short accel_fsr)
{
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b086      	sub	sp, #24
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	6078      	str	r0, [r7, #4]
 8013aec:	460b      	mov	r3, r1
 8013aee:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 8013af0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013af4:	3b02      	subs	r3, #2
 8013af6:	2b1e      	cmp	r3, #30
 8013af8:	d854      	bhi.n	8013ba4 <dmp_icm20948_set_accel_scale2+0xc0>
 8013afa:	a201      	add	r2, pc, #4	@ (adr r2, 8013b00 <dmp_icm20948_set_accel_scale2+0x1c>)
 8013afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b00:	08013b7d 	.word	0x08013b7d
 8013b04:	08013ba5 	.word	0x08013ba5
 8013b08:	08013b85 	.word	0x08013b85
 8013b0c:	08013ba5 	.word	0x08013ba5
 8013b10:	08013ba5 	.word	0x08013ba5
 8013b14:	08013ba5 	.word	0x08013ba5
 8013b18:	08013b8d 	.word	0x08013b8d
 8013b1c:	08013ba5 	.word	0x08013ba5
 8013b20:	08013ba5 	.word	0x08013ba5
 8013b24:	08013ba5 	.word	0x08013ba5
 8013b28:	08013ba5 	.word	0x08013ba5
 8013b2c:	08013ba5 	.word	0x08013ba5
 8013b30:	08013ba5 	.word	0x08013ba5
 8013b34:	08013ba5 	.word	0x08013ba5
 8013b38:	08013b95 	.word	0x08013b95
 8013b3c:	08013ba5 	.word	0x08013ba5
 8013b40:	08013ba5 	.word	0x08013ba5
 8013b44:	08013ba5 	.word	0x08013ba5
 8013b48:	08013ba5 	.word	0x08013ba5
 8013b4c:	08013ba5 	.word	0x08013ba5
 8013b50:	08013ba5 	.word	0x08013ba5
 8013b54:	08013ba5 	.word	0x08013ba5
 8013b58:	08013ba5 	.word	0x08013ba5
 8013b5c:	08013ba5 	.word	0x08013ba5
 8013b60:	08013ba5 	.word	0x08013ba5
 8013b64:	08013ba5 	.word	0x08013ba5
 8013b68:	08013ba5 	.word	0x08013ba5
 8013b6c:	08013ba5 	.word	0x08013ba5
 8013b70:	08013ba5 	.word	0x08013ba5
 8013b74:	08013ba5 	.word	0x08013ba5
 8013b78:	08013b9d 	.word	0x08013b9d
    case 2:
        scale = 524288L;  // 2^19
 8013b7c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013b80:	617b      	str	r3, [r7, #20]
        break;
 8013b82:	e012      	b.n	8013baa <dmp_icm20948_set_accel_scale2+0xc6>
    case 4:
        scale = 262144L;  // 2^18
 8013b84:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8013b88:	617b      	str	r3, [r7, #20]
        break;
 8013b8a:	e00e      	b.n	8013baa <dmp_icm20948_set_accel_scale2+0xc6>
    case 8:
        scale = 131072L;  // 2^17
 8013b8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8013b90:	617b      	str	r3, [r7, #20]
        break;
 8013b92:	e00a      	b.n	8013baa <dmp_icm20948_set_accel_scale2+0xc6>
    case 16:
        scale = 65536L;  // 2^16
 8013b94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8013b98:	617b      	str	r3, [r7, #20]
        break;
 8013b9a:	e006      	b.n	8013baa <dmp_icm20948_set_accel_scale2+0xc6>
    case 32:
        scale = 32768L;  // 2^15
 8013b9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013ba0:	617b      	str	r3, [r7, #20]
        break;
 8013ba2:	e002      	b.n	8013baa <dmp_icm20948_set_accel_scale2+0xc6>
    default:
        return -1;
 8013ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8013ba8:	e013      	b.n	8013bd2 <dmp_icm20948_set_accel_scale2+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE2, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 8013baa:	f107 030c 	add.w	r3, r7, #12
 8013bae:	4619      	mov	r1, r3
 8013bb0:	6978      	ldr	r0, [r7, #20]
 8013bb2:	f7fe feaa 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013bb6:	4603      	mov	r3, r0
 8013bb8:	2204      	movs	r2, #4
 8013bba:	f240 41f4 	movw	r1, #1268	@ 0x4f4
 8013bbe:	6878      	ldr	r0, [r7, #4]
 8013bc0:	f004 fcc2 	bl	8018548 <inv_icm20948_write_mems>
 8013bc4:	6138      	str	r0, [r7, #16]

    if (result) {
 8013bc6:	693b      	ldr	r3, [r7, #16]
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d001      	beq.n	8013bd0 <dmp_icm20948_set_accel_scale2+0xec>
        return result;
 8013bcc:	693b      	ldr	r3, [r7, #16]
 8013bce:	e000      	b.n	8013bd2 <dmp_icm20948_set_accel_scale2+0xee>
    } else {
        return 0;
 8013bd0:	2300      	movs	r3, #0
    }
}
 8013bd2:	4618      	mov	r0, r3
 8013bd4:	3718      	adds	r7, #24
 8013bd6:	46bd      	mov	sp, r7
 8013bd8:	bd80      	pop	{r7, pc}
 8013bda:	bf00      	nop

08013bdc <dmp_icm20948_set_bac_rate>:
/**
* BAC only works in 56 Hz. Set divider to make sure accel ODR into BAC is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_bac_rate(struct inv_icm20948 * s, short bac_odr)
{
 8013bdc:	b580      	push	{r7, lr}
 8013bde:	b086      	sub	sp, #24
 8013be0:	af00      	add	r7, sp, #0
 8013be2:	6078      	str	r0, [r7, #4]
 8013be4:	460b      	mov	r3, r1
 8013be6:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 8013be8:	2300      	movs	r3, #0
 8013bea:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (bac_odr) {
 8013bec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013bf0:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8013bf4:	d01d      	beq.n	8013c32 <dmp_icm20948_set_bac_rate+0x56>
 8013bf6:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8013bfa:	dc1d      	bgt.n	8013c38 <dmp_icm20948_set_bac_rate+0x5c>
 8013bfc:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8013c00:	d014      	beq.n	8013c2c <dmp_icm20948_set_bac_rate+0x50>
 8013c02:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8013c06:	dc17      	bgt.n	8013c38 <dmp_icm20948_set_bac_rate+0x5c>
 8013c08:	2be1      	cmp	r3, #225	@ 0xe1
 8013c0a:	d00c      	beq.n	8013c26 <dmp_icm20948_set_bac_rate+0x4a>
 8013c0c:	2be1      	cmp	r3, #225	@ 0xe1
 8013c0e:	dc13      	bgt.n	8013c38 <dmp_icm20948_set_bac_rate+0x5c>
 8013c10:	2b38      	cmp	r3, #56	@ 0x38
 8013c12:	d002      	beq.n	8013c1a <dmp_icm20948_set_bac_rate+0x3e>
 8013c14:	2b70      	cmp	r3, #112	@ 0x70
 8013c16:	d003      	beq.n	8013c20 <dmp_icm20948_set_bac_rate+0x44>
 8013c18:	e00e      	b.n	8013c38 <dmp_icm20948_set_bac_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 8013c1a:	2300      	movs	r3, #0
 8013c1c:	82fb      	strh	r3, [r7, #22]
        break;
 8013c1e:	e00e      	b.n	8013c3e <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 8013c20:	2301      	movs	r3, #1
 8013c22:	82fb      	strh	r3, [r7, #22]
        break;
 8013c24:	e00b      	b.n	8013c3e <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 8013c26:	2303      	movs	r3, #3
 8013c28:	82fb      	strh	r3, [r7, #22]
        break;
 8013c2a:	e008      	b.n	8013c3e <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 8013c2c:	2307      	movs	r3, #7
 8013c2e:	82fb      	strh	r3, [r7, #22]
        break;
 8013c30:	e005      	b.n	8013c3e <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 8013c32:	230f      	movs	r3, #15
 8013c34:	82fb      	strh	r3, [r7, #22]
        break;
 8013c36:	e002      	b.n	8013c3e <dmp_icm20948_set_bac_rate+0x62>
    default:
        return -1;
 8013c38:	f04f 33ff 	mov.w	r3, #4294967295
 8013c3c:	e015      	b.n	8013c6a <dmp_icm20948_set_bac_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, BAC_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 8013c3e:	f107 020c 	add.w	r2, r7, #12
 8013c42:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013c46:	4611      	mov	r1, r2
 8013c48:	4618      	mov	r0, r3
 8013c4a:	f7fe fe45 	bl	80128d8 <inv_icm20948_convert_int16_to_big8>
 8013c4e:	4603      	mov	r3, r0
 8013c50:	2202      	movs	r2, #2
 8013c52:	f240 310a 	movw	r1, #778	@ 0x30a
 8013c56:	6878      	ldr	r0, [r7, #4]
 8013c58:	f004 fc76 	bl	8018548 <inv_icm20948_write_mems>
 8013c5c:	6138      	str	r0, [r7, #16]
    if (result) {
 8013c5e:	693b      	ldr	r3, [r7, #16]
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d001      	beq.n	8013c68 <dmp_icm20948_set_bac_rate+0x8c>
        return result;
 8013c64:	693b      	ldr	r3, [r7, #16]
 8013c66:	e000      	b.n	8013c6a <dmp_icm20948_set_bac_rate+0x8e>
    } else {
        return 0;
 8013c68:	2300      	movs	r3, #0
    }
}
 8013c6a:	4618      	mov	r0, r3
 8013c6c:	3718      	adds	r7, #24
 8013c6e:	46bd      	mov	sp, r7
 8013c70:	bd80      	pop	{r7, pc}

08013c72 <dmp_icm20948_set_b2s_rate>:
/**
* B2S only works in 56 Hz. Set divider to make sure accel ODR into B2S is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_b2s_rate(struct inv_icm20948 * s, short accel_odr)
{
 8013c72:	b580      	push	{r7, lr}
 8013c74:	b086      	sub	sp, #24
 8013c76:	af00      	add	r7, sp, #0
 8013c78:	6078      	str	r0, [r7, #4]
 8013c7a:	460b      	mov	r3, r1
 8013c7c:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 8013c7e:	2300      	movs	r3, #0
 8013c80:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (accel_odr) {
 8013c82:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013c86:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8013c8a:	d01d      	beq.n	8013cc8 <dmp_icm20948_set_b2s_rate+0x56>
 8013c8c:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8013c90:	dc1d      	bgt.n	8013cce <dmp_icm20948_set_b2s_rate+0x5c>
 8013c92:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8013c96:	d014      	beq.n	8013cc2 <dmp_icm20948_set_b2s_rate+0x50>
 8013c98:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8013c9c:	dc17      	bgt.n	8013cce <dmp_icm20948_set_b2s_rate+0x5c>
 8013c9e:	2be1      	cmp	r3, #225	@ 0xe1
 8013ca0:	d00c      	beq.n	8013cbc <dmp_icm20948_set_b2s_rate+0x4a>
 8013ca2:	2be1      	cmp	r3, #225	@ 0xe1
 8013ca4:	dc13      	bgt.n	8013cce <dmp_icm20948_set_b2s_rate+0x5c>
 8013ca6:	2b38      	cmp	r3, #56	@ 0x38
 8013ca8:	d002      	beq.n	8013cb0 <dmp_icm20948_set_b2s_rate+0x3e>
 8013caa:	2b70      	cmp	r3, #112	@ 0x70
 8013cac:	d003      	beq.n	8013cb6 <dmp_icm20948_set_b2s_rate+0x44>
 8013cae:	e00e      	b.n	8013cce <dmp_icm20948_set_b2s_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 8013cb0:	2300      	movs	r3, #0
 8013cb2:	82fb      	strh	r3, [r7, #22]
        break;
 8013cb4:	e00e      	b.n	8013cd4 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 8013cb6:	2301      	movs	r3, #1
 8013cb8:	82fb      	strh	r3, [r7, #22]
        break;
 8013cba:	e00b      	b.n	8013cd4 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 8013cbc:	2303      	movs	r3, #3
 8013cbe:	82fb      	strh	r3, [r7, #22]
        break;
 8013cc0:	e008      	b.n	8013cd4 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 8013cc2:	2307      	movs	r3, #7
 8013cc4:	82fb      	strh	r3, [r7, #22]
        break;
 8013cc6:	e005      	b.n	8013cd4 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 8013cc8:	230f      	movs	r3, #15
 8013cca:	82fb      	strh	r3, [r7, #22]
        break;
 8013ccc:	e002      	b.n	8013cd4 <dmp_icm20948_set_b2s_rate+0x62>
    default:
        return -1;
 8013cce:	f04f 33ff 	mov.w	r3, #4294967295
 8013cd2:	e015      	b.n	8013d00 <dmp_icm20948_set_b2s_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, B2S_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 8013cd4:	f107 020c 	add.w	r2, r7, #12
 8013cd8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013cdc:	4611      	mov	r1, r2
 8013cde:	4618      	mov	r0, r3
 8013ce0:	f7fe fdfa 	bl	80128d8 <inv_icm20948_convert_int16_to_big8>
 8013ce4:	4603      	mov	r3, r0
 8013ce6:	2202      	movs	r2, #2
 8013ce8:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8013cec:	6878      	ldr	r0, [r7, #4]
 8013cee:	f004 fc2b 	bl	8018548 <inv_icm20948_write_mems>
 8013cf2:	6138      	str	r0, [r7, #16]
    if (result) {
 8013cf4:	693b      	ldr	r3, [r7, #16]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d001      	beq.n	8013cfe <dmp_icm20948_set_b2s_rate+0x8c>
        return result;
 8013cfa:	693b      	ldr	r3, [r7, #16]
 8013cfc:	e000      	b.n	8013d00 <dmp_icm20948_set_b2s_rate+0x8e>
    } else {
        return 0;
 8013cfe:	2300      	movs	r3, #0
    }
}
 8013d00:	4618      	mov	r0, r3
 8013d02:	3718      	adds	r7, #24
 8013d04:	46bd      	mov	sp, r7
 8013d06:	bd80      	pop	{r7, pc}

08013d08 <dmp_icm20948_set_B2S_matrix>:
/**
* Sets B2S accel orientation matrix to DMP.
* @param[in] b2s_mtx. Unit: 1 = 2^30.
*/
int dmp_icm20948_set_B2S_matrix(struct inv_icm20948 * s, int *b2s_mtx)
{
 8013d08:	b580      	push	{r7, lr}
 8013d0a:	b084      	sub	sp, #16
 8013d0c:	af00      	add	r7, sp, #0
 8013d0e:	6078      	str	r0, [r7, #4]
 8013d10:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 8013d12:	2300      	movs	r3, #0
 8013d14:	60bb      	str	r3, [r7, #8]
	
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 8013d16:	683b      	ldr	r3, [r7, #0]
 8013d18:	681b      	ldr	r3, [r3, #0]
 8013d1a:	f107 0208 	add.w	r2, r7, #8
 8013d1e:	4611      	mov	r1, r2
 8013d20:	4618      	mov	r0, r3
 8013d22:	f7fe fdf2 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013d26:	4603      	mov	r3, r0
 8013d28:	2204      	movs	r2, #4
 8013d2a:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 8013d2e:	6878      	ldr	r0, [r7, #4]
 8013d30:	f004 fc0a 	bl	8018548 <inv_icm20948_write_mems>
 8013d34:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 8013d36:	683b      	ldr	r3, [r7, #0]
 8013d38:	3304      	adds	r3, #4
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	f107 0208 	add.w	r2, r7, #8
 8013d40:	4611      	mov	r1, r2
 8013d42:	4618      	mov	r0, r3
 8013d44:	f7fe fde1 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013d48:	4603      	mov	r3, r0
 8013d4a:	2204      	movs	r2, #4
 8013d4c:	f640 5104 	movw	r1, #3332	@ 0xd04
 8013d50:	6878      	ldr	r0, [r7, #4]
 8013d52:	f004 fbf9 	bl	8018548 <inv_icm20948_write_mems>
 8013d56:	4602      	mov	r2, r0
 8013d58:	68fb      	ldr	r3, [r7, #12]
 8013d5a:	4413      	add	r3, r2
 8013d5c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 8013d5e:	683b      	ldr	r3, [r7, #0]
 8013d60:	3308      	adds	r3, #8
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	f107 0208 	add.w	r2, r7, #8
 8013d68:	4611      	mov	r1, r2
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	f7fe fdcd 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013d70:	4603      	mov	r3, r0
 8013d72:	2204      	movs	r2, #4
 8013d74:	f640 5108 	movw	r1, #3336	@ 0xd08
 8013d78:	6878      	ldr	r0, [r7, #4]
 8013d7a:	f004 fbe5 	bl	8018548 <inv_icm20948_write_mems>
 8013d7e:	4602      	mov	r2, r0
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	4413      	add	r3, r2
 8013d84:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 8013d86:	683b      	ldr	r3, [r7, #0]
 8013d88:	330c      	adds	r3, #12
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	f107 0208 	add.w	r2, r7, #8
 8013d90:	4611      	mov	r1, r2
 8013d92:	4618      	mov	r0, r3
 8013d94:	f7fe fdb9 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013d98:	4603      	mov	r3, r0
 8013d9a:	2204      	movs	r2, #4
 8013d9c:	f640 510c 	movw	r1, #3340	@ 0xd0c
 8013da0:	6878      	ldr	r0, [r7, #4]
 8013da2:	f004 fbd1 	bl	8018548 <inv_icm20948_write_mems>
 8013da6:	4602      	mov	r2, r0
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	4413      	add	r3, r2
 8013dac:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 8013dae:	683b      	ldr	r3, [r7, #0]
 8013db0:	3310      	adds	r3, #16
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	f107 0208 	add.w	r2, r7, #8
 8013db8:	4611      	mov	r1, r2
 8013dba:	4618      	mov	r0, r3
 8013dbc:	f7fe fda5 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013dc0:	4603      	mov	r3, r0
 8013dc2:	2204      	movs	r2, #4
 8013dc4:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 8013dc8:	6878      	ldr	r0, [r7, #4]
 8013dca:	f004 fbbd 	bl	8018548 <inv_icm20948_write_mems>
 8013dce:	4602      	mov	r2, r0
 8013dd0:	68fb      	ldr	r3, [r7, #12]
 8013dd2:	4413      	add	r3, r2
 8013dd4:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 8013dd6:	683b      	ldr	r3, [r7, #0]
 8013dd8:	3314      	adds	r3, #20
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	f107 0208 	add.w	r2, r7, #8
 8013de0:	4611      	mov	r1, r2
 8013de2:	4618      	mov	r0, r3
 8013de4:	f7fe fd91 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013de8:	4603      	mov	r3, r0
 8013dea:	2204      	movs	r2, #4
 8013dec:	f640 5114 	movw	r1, #3348	@ 0xd14
 8013df0:	6878      	ldr	r0, [r7, #4]
 8013df2:	f004 fba9 	bl	8018548 <inv_icm20948_write_mems>
 8013df6:	4602      	mov	r2, r0
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	4413      	add	r3, r2
 8013dfc:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 8013dfe:	683b      	ldr	r3, [r7, #0]
 8013e00:	3318      	adds	r3, #24
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	f107 0208 	add.w	r2, r7, #8
 8013e08:	4611      	mov	r1, r2
 8013e0a:	4618      	mov	r0, r3
 8013e0c:	f7fe fd7d 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013e10:	4603      	mov	r3, r0
 8013e12:	2204      	movs	r2, #4
 8013e14:	f640 5118 	movw	r1, #3352	@ 0xd18
 8013e18:	6878      	ldr	r0, [r7, #4]
 8013e1a:	f004 fb95 	bl	8018548 <inv_icm20948_write_mems>
 8013e1e:	4602      	mov	r2, r0
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	4413      	add	r3, r2
 8013e24:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 8013e26:	683b      	ldr	r3, [r7, #0]
 8013e28:	331c      	adds	r3, #28
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	f107 0208 	add.w	r2, r7, #8
 8013e30:	4611      	mov	r1, r2
 8013e32:	4618      	mov	r0, r3
 8013e34:	f7fe fd69 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013e38:	4603      	mov	r3, r0
 8013e3a:	2204      	movs	r2, #4
 8013e3c:	f640 511c 	movw	r1, #3356	@ 0xd1c
 8013e40:	6878      	ldr	r0, [r7, #4]
 8013e42:	f004 fb81 	bl	8018548 <inv_icm20948_write_mems>
 8013e46:	4602      	mov	r2, r0
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	4413      	add	r3, r2
 8013e4c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 8013e4e:	683b      	ldr	r3, [r7, #0]
 8013e50:	3320      	adds	r3, #32
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	f107 0208 	add.w	r2, r7, #8
 8013e58:	4611      	mov	r1, r2
 8013e5a:	4618      	mov	r0, r3
 8013e5c:	f7fe fd55 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013e60:	4603      	mov	r3, r0
 8013e62:	2204      	movs	r2, #4
 8013e64:	f44f 6152 	mov.w	r1, #3360	@ 0xd20
 8013e68:	6878      	ldr	r0, [r7, #4]
 8013e6a:	f004 fb6d 	bl	8018548 <inv_icm20948_write_mems>
 8013e6e:	4602      	mov	r2, r0
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	4413      	add	r3, r2
 8013e74:	60fb      	str	r3, [r7, #12]

	if (result)
 8013e76:	68fb      	ldr	r3, [r7, #12]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d001      	beq.n	8013e80 <dmp_icm20948_set_B2S_matrix+0x178>
        return result;
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	e000      	b.n	8013e82 <dmp_icm20948_set_B2S_matrix+0x17a>

	return 0;
 8013e80:	2300      	movs	r3, #0
}
 8013e82:	4618      	mov	r0, r3
 8013e84:	3710      	adds	r7, #16
 8013e86:	46bd      	mov	sp, r7
 8013e88:	bd80      	pop	{r7, pc}

08013e8a <dmp_icm20948_set_ped_y_ratio>:
/**
* Set BAC ped y ration
* @param[in] ped_y_ratio: value will influence pedometer result
*/
int dmp_icm20948_set_ped_y_ratio(struct inv_icm20948 * s, long ped_y_ratio)
{
 8013e8a:	b580      	push	{r7, lr}
 8013e8c:	b084      	sub	sp, #16
 8013e8e:	af00      	add	r7, sp, #0
 8013e90:	6078      	str	r0, [r7, #4]
 8013e92:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0, 0, 0, 0};
 8013e94:	2300      	movs	r3, #0
 8013e96:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 8013e98:	f107 0308 	add.w	r3, r7, #8
 8013e9c:	4619      	mov	r1, r3
 8013e9e:	6838      	ldr	r0, [r7, #0]
 8013ea0:	f7fe fd33 	bl	801290a <inv_icm20948_convert_int32_to_big8>
 8013ea4:	4603      	mov	r3, r0
 8013ea6:	2204      	movs	r2, #4
 8013ea8:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8013eac:	6878      	ldr	r0, [r7, #4]
 8013eae:	f004 fb4b 	bl	8018548 <inv_icm20948_write_mems>
 8013eb2:	60f8      	str	r0, [r7, #12]

    return result;
 8013eb4:	68fb      	ldr	r3, [r7, #12]
}
 8013eb6:	4618      	mov	r0, r3
 8013eb8:	3710      	adds	r7, #16
 8013eba:	46bd      	mov	sp, r7
 8013ebc:	bd80      	pop	{r7, pc}
	...

08013ec0 <inv_icm20948_firmware_load>:

#include "usart.h"              // to declare huart2
extern char uart_buf[200];

int inv_icm20948_firmware_load(struct inv_icm20948 * s, const unsigned char *data_start, unsigned short size_start, unsigned short load_addr)
{ 
 8013ec0:	b580      	push	{r7, lr}
 8013ec2:	b090      	sub	sp, #64	@ 0x40
 8013ec4:	af00      	add	r7, sp, #0
 8013ec6:	60f8      	str	r0, [r7, #12]
 8013ec8:	60b9      	str	r1, [r7, #8]
 8013eca:	4611      	mov	r1, r2
 8013ecc:	461a      	mov	r2, r3
 8013ece:	460b      	mov	r3, r1
 8013ed0:	80fb      	strh	r3, [r7, #6]
 8013ed2:	4613      	mov	r3, r2
 8013ed4:	80bb      	strh	r3, [r7, #4]
  waitToPrint();
 8013ed6:	f7f7 fab7 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, " [Icm20948LoadFirmware.c] Load firmware started.\r\n");
 8013eda:	4a4f      	ldr	r2, [pc, #316]	@ (8014018 <inv_icm20948_firmware_load+0x158>)
 8013edc:	2164      	movs	r1, #100	@ 0x64
 8013ede:	484f      	ldr	r0, [pc, #316]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013ee0:	f7f7 f9ac 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8013ee4:	484d      	ldr	r0, [pc, #308]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013ee6:	f7ec f95b 	bl	80001a0 <strlen>
 8013eea:	4603      	mov	r3, r0
 8013eec:	b2db      	uxtb	r3, r3
 8013eee:	4619      	mov	r1, r3
 8013ef0:	484a      	ldr	r0, [pc, #296]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013ef2:	f7f7 fabb 	bl	800b46c <huart2print>
  npf_snprintf(uart_buf, 100, ".\r\n");
 8013ef6:	4a4a      	ldr	r2, [pc, #296]	@ (8014020 <inv_icm20948_firmware_load+0x160>)
 8013ef8:	2164      	movs	r1, #100	@ 0x64
 8013efa:	4848      	ldr	r0, [pc, #288]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013efc:	f7f7 f99e 	bl	800b23c <npf_snprintf>
//	waitToPrint();
//	npf_snprintf(uart_buf, 100, "size_start: %u.\r\n", size_start);
//	huart2print(uart_buf, strlen(uart_buf));

//  int flag = 0;
  if(s->base_state.firmware_loaded)
 8013f00:	68fb      	ldr	r3, [r7, #12]
 8013f02:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8013f06:	f003 0302 	and.w	r3, r3, #2
 8013f0a:	b2db      	uxtb	r3, r3
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	d001      	beq.n	8013f14 <inv_icm20948_firmware_load+0x54>
  {
    return 0;
 8013f10:	2300      	movs	r3, #0
 8013f12:	e07d      	b.n	8014010 <inv_icm20948_firmware_load+0x150>
  }
  // Write DMP memory
  data = data_start;
 8013f14:	68bb      	ldr	r3, [r7, #8]
 8013f16:	637b      	str	r3, [r7, #52]	@ 0x34
  size = size_start;
 8013f18:	88fb      	ldrh	r3, [r7, #6]
 8013f1a:	867b      	strh	r3, [r7, #50]	@ 0x32
  memaddr = load_addr;
 8013f1c:	88bb      	ldrh	r3, [r7, #4]
 8013f1e:	877b      	strh	r3, [r7, #58]	@ 0x3a
  int first = 1;
 8013f20:	2301      	movs	r3, #1
 8013f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int cmpresult = 0;
 8013f24:	2300      	movs	r3, #0
 8013f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  while ((size > 0) && first)
 8013f28:	e06b      	b.n	8014002 <inv_icm20948_firmware_load+0x142>
  {
    write_size = min(size, INV_MAX_SERIAL_WRITE);
 8013f2a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013f2c:	2b10      	cmp	r3, #16
 8013f2e:	bf28      	it	cs
 8013f30:	2310      	movcs	r3, #16
 8013f32:	b29b      	uxth	r3, r3
 8013f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if ((memaddr & 0xff) + write_size > 0x100)
 8013f36:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8013f38:	b2da      	uxtb	r2, r3
 8013f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f3c:	4413      	add	r3, r2
 8013f3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013f42:	dd06      	ble.n	8013f52 <inv_icm20948_firmware_load+0x92>
    {
      write_size = (memaddr & 0xff) + write_size - 0x100; // Moved across a bank
 8013f44:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8013f46:	b2da      	uxtb	r2, r3
 8013f48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f4a:	4413      	add	r3, r2
 8013f4c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8013f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }
    cmpresult = 1;
 8013f52:	2301      	movs	r3, #1
 8013f54:	62bb      	str	r3, [r7, #40]	@ 0x28
//      npf_snprintf(uart_buf, 100, "memaddr: 0x%04hX, write_size: %d.\r\n", memaddr, write_size);
//      huart2print(uart_buf, strlen(uart_buf));
//
//      print_hex(data, write_size);

      result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
 8013f56:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f58:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 8013f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f5c:	68f8      	ldr	r0, [r7, #12]
 8013f5e:	f004 faf3 	bl	8018548 <inv_icm20948_write_mems>
 8013f62:	6278      	str	r0, [r7, #36]	@ 0x24
//      first = 0;
      if (result)
 8013f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	d00f      	beq.n	8013f8a <inv_icm20948_firmware_load+0xca>
      {
        waitToPrint();
 8013f6a:	f7f7 fa6d 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 100, " [Icm20948LoadFirmware.c] Load firmware: write mems unsuccessful.\r\n");
 8013f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8014024 <inv_icm20948_firmware_load+0x164>)
 8013f70:	2164      	movs	r1, #100	@ 0x64
 8013f72:	482a      	ldr	r0, [pc, #168]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013f74:	f7f7 f962 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8013f78:	4828      	ldr	r0, [pc, #160]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013f7a:	f7ec f911 	bl	80001a0 <strlen>
 8013f7e:	4603      	mov	r3, r0
 8013f80:	b2db      	uxtb	r3, r3
 8013f82:	4619      	mov	r1, r3
 8013f84:	4825      	ldr	r0, [pc, #148]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013f86:	f7f7 fa71 	bl	800b46c <huart2print>
//    if (result)
//    {
//      return result;
//    }
      // verify DMP memory
      result = inv_icm20948_read_mems(s, memaddr, write_size, data_cmp);
 8013f8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f8c:	f107 0314 	add.w	r3, r7, #20
 8013f90:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 8013f92:	68f8      	ldr	r0, [r7, #12]
 8013f94:	f004 fa06 	bl	80183a4 <inv_icm20948_read_mems>
 8013f98:	6278      	str	r0, [r7, #36]	@ 0x24
      print_hex(data_cmp, write_size);
 8013f9a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f9c:	f107 0314 	add.w	r3, r7, #20
 8013fa0:	4611      	mov	r1, r2
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	f000 f842 	bl	801402c <print_hex>
      cmpresult = memcmp(data_cmp, data, write_size);
 8013fa8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013faa:	f107 0314 	add.w	r3, r7, #20
 8013fae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013fb0:	4618      	mov	r0, r3
 8013fb2:	f00f fd59 	bl	8023a68 <memcmp>
 8013fb6:	62b8      	str	r0, [r7, #40]	@ 0x28
      // Print the result of the comparison
      if (cmpresult)
 8013fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d013      	beq.n	8013fe6 <inv_icm20948_firmware_load+0x126>
      {
        waitToPrint();
 8013fbe:	f7f7 fa43 	bl	800b448 <waitToPrint>
        npf_snprintf(uart_buf, 100, " [Icm20948LoadFirmware.c] Comparison result: %d.\r\n", cmpresult);
 8013fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fc4:	4a18      	ldr	r2, [pc, #96]	@ (8014028 <inv_icm20948_firmware_load+0x168>)
 8013fc6:	2164      	movs	r1, #100	@ 0x64
 8013fc8:	4814      	ldr	r0, [pc, #80]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013fca:	f7f7 f937 	bl	800b23c <npf_snprintf>
        huart2print(uart_buf, strlen(uart_buf));
 8013fce:	4813      	ldr	r0, [pc, #76]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013fd0:	f7ec f8e6 	bl	80001a0 <strlen>
 8013fd4:	4603      	mov	r3, r0
 8013fd6:	b2db      	uxtb	r3, r3
 8013fd8:	4619      	mov	r1, r3
 8013fda:	4810      	ldr	r0, [pc, #64]	@ (801401c <inv_icm20948_firmware_load+0x15c>)
 8013fdc:	f7f7 fa46 	bl	800b46c <huart2print>
        return -1;
 8013fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8013fe4:	e014      	b.n	8014010 <inv_icm20948_firmware_load+0x150>
      }
//    }
    data += write_size;
 8013fe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013fe8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013fea:	4413      	add	r3, r2
 8013fec:	637b      	str	r3, [r7, #52]	@ 0x34
    size -= write_size;
 8013fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ff0:	b29b      	uxth	r3, r3
 8013ff2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8013ff4:	1ad3      	subs	r3, r2, r3
 8013ff6:	867b      	strh	r3, [r7, #50]	@ 0x32
    memaddr += write_size;
 8013ff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ffa:	b29a      	uxth	r2, r3
 8013ffc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8013ffe:	4413      	add	r3, r2
 8014000:	877b      	strh	r3, [r7, #58]	@ 0x3a
  while ((size > 0) && first)
 8014002:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8014004:	2b00      	cmp	r3, #0
 8014006:	d002      	beq.n	801400e <inv_icm20948_firmware_load+0x14e>
 8014008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801400a:	2b00      	cmp	r3, #0
 801400c:	d18d      	bne.n	8013f2a <inv_icm20948_firmware_load+0x6a>
//  }
#if defined(WIN32)   
    //if(!flag)
      // inv_log("DMP Firmware was updated successfully..\r\n");
#endif
  return 0;
 801400e:	2300      	movs	r3, #0
}
 8014010:	4618      	mov	r0, r3
 8014012:	3740      	adds	r7, #64	@ 0x40
 8014014:	46bd      	mov	sp, r7
 8014016:	bd80      	pop	{r7, pc}
 8014018:	080299e8 	.word	0x080299e8
 801401c:	200011d8 	.word	0x200011d8
 8014020:	08029a1c 	.word	0x08029a1c
 8014024:	08029a20 	.word	0x08029a20
 8014028:	08029a64 	.word	0x08029a64

0801402c <print_hex>:

void print_hex(const unsigned char *data, size_t length)
{
 801402c:	b580      	push	{r7, lr}
 801402e:	b084      	sub	sp, #16
 8014030:	af00      	add	r7, sp, #0
 8014032:	6078      	str	r0, [r7, #4]
 8014034:	6039      	str	r1, [r7, #0]
  waitToPrint();
 8014036:	f7f7 fa07 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "Hex dump:");
 801403a:	4a20      	ldr	r2, [pc, #128]	@ (80140bc <print_hex+0x90>)
 801403c:	2164      	movs	r1, #100	@ 0x64
 801403e:	4820      	ldr	r0, [pc, #128]	@ (80140c0 <print_hex+0x94>)
 8014040:	f7f7 f8fc 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 8014044:	481e      	ldr	r0, [pc, #120]	@ (80140c0 <print_hex+0x94>)
 8014046:	f7ec f8ab 	bl	80001a0 <strlen>
 801404a:	4603      	mov	r3, r0
 801404c:	b2db      	uxtb	r3, r3
 801404e:	4619      	mov	r1, r3
 8014050:	481b      	ldr	r0, [pc, #108]	@ (80140c0 <print_hex+0x94>)
 8014052:	f7f7 fa0b 	bl	800b46c <huart2print>
  for (size_t i = 0; i < length; i++)
 8014056:	2300      	movs	r3, #0
 8014058:	60fb      	str	r3, [r7, #12]
 801405a:	e016      	b.n	801408a <print_hex+0x5e>
  {
 //    printf(" %02X", data[i]);
     waitToPrint();
 801405c:	f7f7 f9f4 	bl	800b448 <waitToPrint>
     npf_snprintf(uart_buf, 100, " %02X", data[i]);
 8014060:	687a      	ldr	r2, [r7, #4]
 8014062:	68fb      	ldr	r3, [r7, #12]
 8014064:	4413      	add	r3, r2
 8014066:	781b      	ldrb	r3, [r3, #0]
 8014068:	4a16      	ldr	r2, [pc, #88]	@ (80140c4 <print_hex+0x98>)
 801406a:	2164      	movs	r1, #100	@ 0x64
 801406c:	4814      	ldr	r0, [pc, #80]	@ (80140c0 <print_hex+0x94>)
 801406e:	f7f7 f8e5 	bl	800b23c <npf_snprintf>
     huart2print(uart_buf, strlen(uart_buf));
 8014072:	4813      	ldr	r0, [pc, #76]	@ (80140c0 <print_hex+0x94>)
 8014074:	f7ec f894 	bl	80001a0 <strlen>
 8014078:	4603      	mov	r3, r0
 801407a:	b2db      	uxtb	r3, r3
 801407c:	4619      	mov	r1, r3
 801407e:	4810      	ldr	r0, [pc, #64]	@ (80140c0 <print_hex+0x94>)
 8014080:	f7f7 f9f4 	bl	800b46c <huart2print>
  for (size_t i = 0; i < length; i++)
 8014084:	68fb      	ldr	r3, [r7, #12]
 8014086:	3301      	adds	r3, #1
 8014088:	60fb      	str	r3, [r7, #12]
 801408a:	68fa      	ldr	r2, [r7, #12]
 801408c:	683b      	ldr	r3, [r7, #0]
 801408e:	429a      	cmp	r2, r3
 8014090:	d3e4      	bcc.n	801405c <print_hex+0x30>
  }
  waitToPrint();
 8014092:	f7f7 f9d9 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "\n");
 8014096:	4a0c      	ldr	r2, [pc, #48]	@ (80140c8 <print_hex+0x9c>)
 8014098:	2164      	movs	r1, #100	@ 0x64
 801409a:	4809      	ldr	r0, [pc, #36]	@ (80140c0 <print_hex+0x94>)
 801409c:	f7f7 f8ce 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 80140a0:	4807      	ldr	r0, [pc, #28]	@ (80140c0 <print_hex+0x94>)
 80140a2:	f7ec f87d 	bl	80001a0 <strlen>
 80140a6:	4603      	mov	r3, r0
 80140a8:	b2db      	uxtb	r3, r3
 80140aa:	4619      	mov	r1, r3
 80140ac:	4804      	ldr	r0, [pc, #16]	@ (80140c0 <print_hex+0x94>)
 80140ae:	f7f7 f9dd 	bl	800b46c <huart2print>
}
 80140b2:	bf00      	nop
 80140b4:	3710      	adds	r7, #16
 80140b6:	46bd      	mov	sp, r7
 80140b8:	bd80      	pop	{r7, pc}
 80140ba:	bf00      	nop
 80140bc:	08029a98 	.word	0x08029a98
 80140c0:	200011d8 	.word	0x200011d8
 80140c4:	08029aa4 	.word	0x08029aa4
 80140c8:	08029aac 	.word	0x08029aac

080140cc <inv_icm20948_mpu_set_FIFO_RST_Diamond>:

static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data);
static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data);

int inv_icm20948_mpu_set_FIFO_RST_Diamond(struct inv_icm20948 * s, unsigned char value)
{
 80140cc:	b580      	push	{r7, lr}
 80140ce:	b084      	sub	sp, #16
 80140d0:	af00      	add	r7, sp, #0
 80140d2:	6078      	str	r0, [r7, #4]
 80140d4:	460b      	mov	r3, r1
 80140d6:	70fb      	strb	r3, [r7, #3]
	int result = 0;
 80140d8:	2300      	movs	r3, #0
 80140da:	60fb      	str	r3, [r7, #12]
	unsigned char reg;

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 80140dc:	f107 030b 	add.w	r3, r7, #11
 80140e0:	2201      	movs	r2, #1
 80140e2:	2168      	movs	r1, #104	@ 0x68
 80140e4:	6878      	ldr	r0, [r7, #4]
 80140e6:	f004 f8af 	bl	8018248 <inv_icm20948_read_mems_reg>
 80140ea:	4602      	mov	r2, r0
 80140ec:	68fb      	ldr	r3, [r7, #12]
 80140ee:	4313      	orrs	r3, r2
 80140f0:	60fb      	str	r3, [r7, #12]
    
	reg &= 0xe0;
 80140f2:	7afb      	ldrb	r3, [r7, #11]
 80140f4:	f023 031f 	bic.w	r3, r3, #31
 80140f8:	b2db      	uxtb	r3, r3
 80140fa:	72fb      	strb	r3, [r7, #11]
	reg |= value;
 80140fc:	7afa      	ldrb	r2, [r7, #11]
 80140fe:	78fb      	ldrb	r3, [r7, #3]
 8014100:	4313      	orrs	r3, r2
 8014102:	b2db      	uxtb	r3, r3
 8014104:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 8014106:	f107 030b 	add.w	r3, r7, #11
 801410a:	2201      	movs	r2, #1
 801410c:	2168      	movs	r1, #104	@ 0x68
 801410e:	6878      	ldr	r0, [r7, #4]
 8014110:	f003 ffc5 	bl	801809e <inv_icm20948_write_mems_reg>
 8014114:	4602      	mov	r2, r0
 8014116:	68fb      	ldr	r3, [r7, #12]
 8014118:	4313      	orrs	r3, r2
 801411a:	60fb      	str	r3, [r7, #12]
    
	return result;
 801411c:	68fb      	ldr	r3, [r7, #12]
}
 801411e:	4618      	mov	r0, r3
 8014120:	3710      	adds	r7, #16
 8014122:	46bd      	mov	sp, r7
 8014124:	bd80      	pop	{r7, pc}

08014126 <inv_icm20948_identify_interrupt>:

int inv_icm20948_identify_interrupt(struct inv_icm20948 * s, short *int_read)
{
 8014126:	b580      	push	{r7, lr}
 8014128:	b084      	sub	sp, #16
 801412a:	af00      	add	r7, sp, #0
 801412c:	6078      	str	r0, [r7, #4]
 801412e:	6039      	str	r1, [r7, #0]
	unsigned char int_status;
    int result=0 ;
 8014130:	2300      	movs	r3, #0
 8014132:	60fb      	str	r3, [r7, #12]
    
    if(int_read)
 8014134:	683b      	ldr	r3, [r7, #0]
 8014136:	2b00      	cmp	r3, #0
 8014138:	d002      	beq.n	8014140 <inv_icm20948_identify_interrupt+0x1a>
        *int_read = 0;
 801413a:	683b      	ldr	r3, [r7, #0]
 801413c:	2200      	movs	r2, #0
 801413e:	801a      	strh	r2, [r3, #0]
    
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 8014140:	f107 030b 	add.w	r3, r7, #11
 8014144:	2201      	movs	r2, #1
 8014146:	2119      	movs	r1, #25
 8014148:	6878      	ldr	r0, [r7, #4]
 801414a:	f004 f87d 	bl	8018248 <inv_icm20948_read_mems_reg>
 801414e:	60f8      	str	r0, [r7, #12]
    if(int_read)
 8014150:	683b      	ldr	r3, [r7, #0]
 8014152:	2b00      	cmp	r3, #0
 8014154:	d003      	beq.n	801415e <inv_icm20948_identify_interrupt+0x38>
        *int_read = int_status;
 8014156:	7afb      	ldrb	r3, [r7, #11]
 8014158:	b21a      	sxth	r2, r3
 801415a:	683b      	ldr	r3, [r7, #0]
 801415c:	801a      	strh	r2, [r3, #0]

    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 801415e:	f107 030b 	add.w	r3, r7, #11
 8014162:	2201      	movs	r2, #1
 8014164:	2118      	movs	r1, #24
 8014166:	6878      	ldr	r0, [r7, #4]
 8014168:	f004 f86e 	bl	8018248 <inv_icm20948_read_mems_reg>
 801416c:	60f8      	str	r0, [r7, #12]
	if(int_read)
 801416e:	683b      	ldr	r3, [r7, #0]
 8014170:	2b00      	cmp	r3, #0
 8014172:	d009      	beq.n	8014188 <inv_icm20948_identify_interrupt+0x62>
		*int_read |= (int_status << 8);
 8014174:	683b      	ldr	r3, [r7, #0]
 8014176:	f9b3 2000 	ldrsh.w	r2, [r3]
 801417a:	7afb      	ldrb	r3, [r7, #11]
 801417c:	021b      	lsls	r3, r3, #8
 801417e:	b21b      	sxth	r3, r3
 8014180:	4313      	orrs	r3, r2
 8014182:	b21a      	sxth	r2, r3
 8014184:	683b      	ldr	r3, [r7, #0]
 8014186:	801a      	strh	r2, [r3, #0]
     * We do not need to handle FIFO overflow here. 
     * When we read FIFO_SIZE we can determine if FIFO overflow has occured.
     */
    //result = inv_icm20948_read_mems_reg(s, 0x1B, 1, &int_status);
    
	return result;
 8014188:	68fb      	ldr	r3, [r7, #12]
}
 801418a:	4618      	mov	r0, r3
 801418c:	3710      	adds	r7, #16
 801418e:	46bd      	mov	sp, r7
 8014190:	bd80      	pop	{r7, pc}

08014192 <dmp_get_fifo_length>:
* @param[out] len amount of data currently stored in the fifo.
*
* @return MPU_SUCCESS or non-zero error code.
**/
static int dmp_get_fifo_length(struct inv_icm20948 * s, uint_fast16_t * len )
{
 8014192:	b580      	push	{r7, lr}
 8014194:	b084      	sub	sp, #16
 8014196:	af00      	add	r7, sp, #0
 8014198:	6078      	str	r0, [r7, #4]
 801419a:	6039      	str	r1, [r7, #0]
	unsigned char fifoBuf[2];
	int result = 0;
 801419c:	2300      	movs	r3, #0
 801419e:	60fb      	str	r3, [r7, #12]
    
	if (NULL == len)
 80141a0:	683b      	ldr	r3, [r7, #0]
 80141a2:	2b00      	cmp	r3, #0
 80141a4:	d102      	bne.n	80141ac <dmp_get_fifo_length+0x1a>
		return -1;
 80141a6:	f04f 33ff 	mov.w	r3, #4294967295
 80141aa:	e01f      	b.n	80141ec <dmp_get_fifo_length+0x5a>
    
	/*---- read the 2 'count' registers and
	burst read the data from the FIFO ----*/
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 80141ac:	f107 0308 	add.w	r3, r7, #8
 80141b0:	2202      	movs	r2, #2
 80141b2:	2170      	movs	r1, #112	@ 0x70
 80141b4:	6878      	ldr	r0, [r7, #4]
 80141b6:	f004 f847 	bl	8018248 <inv_icm20948_read_mems_reg>
 80141ba:	60f8      	str	r0, [r7, #12]
	if (result) 
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d009      	beq.n	80141d6 <dmp_get_fifo_length+0x44>
	{
		s->fifo_info.fifoError = -1;
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	f04f 32ff 	mov.w	r2, #4294967295
 80141c8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		*len = 0;
 80141cc:	683b      	ldr	r3, [r7, #0]
 80141ce:	2200      	movs	r2, #0
 80141d0:	601a      	str	r2, [r3, #0]
		return result;
 80141d2:	68fb      	ldr	r3, [r7, #12]
 80141d4:	e00a      	b.n	80141ec <dmp_get_fifo_length+0x5a>
	}
    
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 80141d6:	7a3b      	ldrb	r3, [r7, #8]
 80141d8:	021a      	lsls	r2, r3, #8
 80141da:	683b      	ldr	r3, [r7, #0]
 80141dc:	601a      	str	r2, [r3, #0]
	*len += (uint_fast16_t) (fifoBuf[1]);
 80141de:	683b      	ldr	r3, [r7, #0]
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	7a7a      	ldrb	r2, [r7, #9]
 80141e4:	441a      	add	r2, r3
 80141e6:	683b      	ldr	r3, [r7, #0]
 80141e8:	601a      	str	r2, [r3, #0]

	return result;
 80141ea:	68fb      	ldr	r3, [r7, #12]
}
 80141ec:	4618      	mov	r0, r3
 80141ee:	3710      	adds	r7, #16
 80141f0:	46bd      	mov	sp, r7
 80141f2:	bd80      	pop	{r7, pc}

080141f4 <dmp_reset_fifo>:
*  @note   Halt the DMP writing into the FIFO for the time
*          needed to reset the FIFO.
*  @return MPU_SUCCESS if successful, a non-zero error code otherwise.
*/
static int dmp_reset_fifo(struct inv_icm20948 * s)
{
 80141f4:	b580      	push	{r7, lr}
 80141f6:	b086      	sub	sp, #24
 80141f8:	af00      	add	r7, sp, #0
 80141fa:	6078      	str	r0, [r7, #4]
    uint_fast16_t len = HARDWARE_FIFO_SIZE;
 80141fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014200:	60fb      	str	r3, [r7, #12]
	unsigned char tries = 0;
 8014202:	2300      	movs	r3, #0
 8014204:	75fb      	strb	r3, [r7, #23]
	int result = 0;
 8014206:	2300      	movs	r3, #0
 8014208:	613b      	str	r3, [r7, #16]
    
	while (len != 0 && tries < 6) 
 801420a:	e03e      	b.n	801428a <dmp_reset_fifo+0x96>
	{ 
		s->base_state.user_ctrl &= (~BIT_FIFO_EN);
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	7f1b      	ldrb	r3, [r3, #28]
 8014210:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014214:	b2da      	uxtb	r2, r3
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	771a      	strb	r2, [r3, #28]
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	7f1b      	ldrb	r3, [r3, #28]
 801421e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014222:	b2da      	uxtb	r2, r3
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	7f1b      	ldrb	r3, [r3, #28]
 801422c:	461a      	mov	r2, r3
 801422e:	2103      	movs	r1, #3
 8014230:	6878      	ldr	r0, [r7, #4]
 8014232:	f003 ffad 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8014236:	4602      	mov	r2, r0
 8014238:	693b      	ldr	r3, [r7, #16]
 801423a:	4313      	orrs	r3, r2
 801423c:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1f);
 801423e:	211f      	movs	r1, #31
 8014240:	6878      	ldr	r0, [r7, #4]
 8014242:	f7ff ff43 	bl	80140cc <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 8014246:	4602      	mov	r2, r0
 8014248:	693b      	ldr	r3, [r7, #16]
 801424a:	4313      	orrs	r3, r2
 801424c:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 801424e:	211e      	movs	r1, #30
 8014250:	6878      	ldr	r0, [r7, #4]
 8014252:	f7ff ff3b 	bl	80140cc <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 8014256:	4602      	mov	r2, r0
 8014258:	693b      	ldr	r3, [r7, #16]
 801425a:	4313      	orrs	r3, r2
 801425c:	613b      	str	r3, [r7, #16]
        
		// Reset overflow flag
		s->fifo_info.fifo_overflow = 0;
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	2200      	movs	r2, #0
 8014262:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
        
		result |= dmp_get_fifo_length(s, &len);
 8014266:	f107 030c 	add.w	r3, r7, #12
 801426a:	4619      	mov	r1, r3
 801426c:	6878      	ldr	r0, [r7, #4]
 801426e:	f7ff ff90 	bl	8014192 <dmp_get_fifo_length>
 8014272:	4602      	mov	r2, r0
 8014274:	693b      	ldr	r3, [r7, #16]
 8014276:	4313      	orrs	r3, r2
 8014278:	613b      	str	r3, [r7, #16]
		if (result) 
 801427a:	693b      	ldr	r3, [r7, #16]
 801427c:	2b00      	cmp	r3, #0
 801427e:	d001      	beq.n	8014284 <dmp_reset_fifo+0x90>
			return result;
 8014280:	693b      	ldr	r3, [r7, #16]
 8014282:	e022      	b.n	80142ca <dmp_reset_fifo+0xd6>
        
		tries++;
 8014284:	7dfb      	ldrb	r3, [r7, #23]
 8014286:	3301      	adds	r3, #1
 8014288:	75fb      	strb	r3, [r7, #23]
	while (len != 0 && tries < 6) 
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d002      	beq.n	8014296 <dmp_reset_fifo+0xa2>
 8014290:	7dfb      	ldrb	r3, [r7, #23]
 8014292:	2b05      	cmp	r3, #5
 8014294:	d9ba      	bls.n	801420c <dmp_reset_fifo+0x18>
	}
    
	s->base_state.user_ctrl |= BIT_FIFO_EN;
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	7f1b      	ldrb	r3, [r3, #28]
 801429a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801429e:	b2da      	uxtb	r2, r3
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	771a      	strb	r2, [r3, #28]
	s->base_state.user_ctrl |= BIT_DMP_EN;
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	7f1b      	ldrb	r3, [r3, #28]
 80142a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80142ac:	b2da      	uxtb	r2, r3
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	771a      	strb	r2, [r3, #28]
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	7f1b      	ldrb	r3, [r3, #28]
 80142b6:	461a      	mov	r2, r3
 80142b8:	2103      	movs	r1, #3
 80142ba:	6878      	ldr	r0, [r7, #4]
 80142bc:	f003 ff68 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80142c0:	4602      	mov	r2, r0
 80142c2:	693b      	ldr	r3, [r7, #16]
 80142c4:	4313      	orrs	r3, r2
 80142c6:	613b      	str	r3, [r7, #16]
    
	return result;
 80142c8:	693b      	ldr	r3, [r7, #16]
}
 80142ca:	4618      	mov	r0, r3
 80142cc:	3718      	adds	r7, #24
 80142ce:	46bd      	mov	sp, r7
 80142d0:	bd80      	pop	{r7, pc}

080142d2 <dmp_read_fifo>:
*  @param[in] len   Amount of data to read out of the fifo
*
*  @return MPU_SUCCESS or non-zero error code
**/
static int dmp_read_fifo(struct inv_icm20948 * s, unsigned char *data, uint_fast16_t len)
{
 80142d2:	b580      	push	{r7, lr}
 80142d4:	b088      	sub	sp, #32
 80142d6:	af00      	add	r7, sp, #0
 80142d8:	60f8      	str	r0, [r7, #12]
 80142da:	60b9      	str	r1, [r7, #8]
 80142dc:	607a      	str	r2, [r7, #4]
	int result;
    uint_fast16_t bytesRead = 0;
 80142de:	2300      	movs	r3, #0
 80142e0:	61bb      	str	r3, [r7, #24]

    while (bytesRead<len) 
 80142e2:	e021      	b.n	8014328 <dmp_read_fifo+0x56>
    {
        unsigned short thisLen = min(INV_MAX_SERIAL_READ, len-bytesRead);
 80142e4:	687a      	ldr	r2, [r7, #4]
 80142e6:	69bb      	ldr	r3, [r7, #24]
 80142e8:	1ad3      	subs	r3, r2, r3
 80142ea:	2b10      	cmp	r3, #16
 80142ec:	bf28      	it	cs
 80142ee:	2310      	movcs	r3, #16
 80142f0:	82fb      	strh	r3, [r7, #22]
        
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 80142f2:	8af9      	ldrh	r1, [r7, #22]
 80142f4:	68ba      	ldr	r2, [r7, #8]
 80142f6:	69bb      	ldr	r3, [r7, #24]
 80142f8:	4413      	add	r3, r2
 80142fa:	460a      	mov	r2, r1
 80142fc:	2172      	movs	r1, #114	@ 0x72
 80142fe:	68f8      	ldr	r0, [r7, #12]
 8014300:	f003 ffa2 	bl	8018248 <inv_icm20948_read_mems_reg>
 8014304:	61f8      	str	r0, [r7, #28]
        if (result)
 8014306:	69fb      	ldr	r3, [r7, #28]
 8014308:	2b00      	cmp	r3, #0
 801430a:	d009      	beq.n	8014320 <dmp_read_fifo+0x4e>
		{
			dmp_reset_fifo(s);
 801430c:	68f8      	ldr	r0, [r7, #12]
 801430e:	f7ff ff71 	bl	80141f4 <dmp_reset_fifo>
			s->fifo_info.fifoError = -1;
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	f04f 32ff 	mov.w	r2, #4294967295
 8014318:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			return result;
 801431c:	69fb      	ldr	r3, [r7, #28]
 801431e:	e008      	b.n	8014332 <dmp_read_fifo+0x60>
		}
        
        bytesRead += thisLen;
 8014320:	8afb      	ldrh	r3, [r7, #22]
 8014322:	69ba      	ldr	r2, [r7, #24]
 8014324:	4413      	add	r3, r2
 8014326:	61bb      	str	r3, [r7, #24]
    while (bytesRead<len) 
 8014328:	69ba      	ldr	r2, [r7, #24]
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	429a      	cmp	r2, r3
 801432e:	d3d9      	bcc.n	80142e4 <dmp_read_fifo+0x12>
    }

	return result;
 8014330:	69fb      	ldr	r3, [r7, #28]
}
 8014332:	4618      	mov	r0, r3
 8014334:	3720      	adds	r7, #32
 8014336:	46bd      	mov	sp, r7
 8014338:	bd80      	pop	{r7, pc}

0801433a <dmp_get_fifo_all>:
*  @param  buffer Reads up to length into the buffer.
*
*  @return number of bytes of read.
**/
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
{
 801433a:	b580      	push	{r7, lr}
 801433c:	b086      	sub	sp, #24
 801433e:	af00      	add	r7, sp, #0
 8014340:	60f8      	str	r0, [r7, #12]
 8014342:	60b9      	str	r1, [r7, #8]
 8014344:	607a      	str	r2, [r7, #4]
 8014346:	603b      	str	r3, [r7, #0]
	int result;
	uint_fast16_t in_fifo;
    
	if(reset)
 8014348:	683b      	ldr	r3, [r7, #0]
 801434a:	2b00      	cmp	r3, #0
 801434c:	d002      	beq.n	8014354 <dmp_get_fifo_all+0x1a>
		*reset = 0;
 801434e:	683b      	ldr	r3, [r7, #0]
 8014350:	2200      	movs	r2, #0
 8014352:	601a      	str	r2, [r3, #0]
   
	result = dmp_get_fifo_length(s, &in_fifo);
 8014354:	f107 0310 	add.w	r3, r7, #16
 8014358:	4619      	mov	r1, r3
 801435a:	68f8      	ldr	r0, [r7, #12]
 801435c:	f7ff ff19 	bl	8014192 <dmp_get_fifo_length>
 8014360:	6178      	str	r0, [r7, #20]
	if (result) {
 8014362:	697b      	ldr	r3, [r7, #20]
 8014364:	2b00      	cmp	r3, #0
 8014366:	d005      	beq.n	8014374 <dmp_get_fifo_all+0x3a>
		s->fifo_info.fifoError = result;
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	697a      	ldr	r2, [r7, #20]
 801436c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 8014370:	2300      	movs	r3, #0
 8014372:	e029      	b.n	80143c8 <dmp_get_fifo_all+0x8e>
	}
    
	// Nothing to read
	if (in_fifo == 0)
 8014374:	693b      	ldr	r3, [r7, #16]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d101      	bne.n	801437e <dmp_get_fifo_all+0x44>
		return 0;
 801437a:	2300      	movs	r3, #0
 801437c:	e024      	b.n	80143c8 <dmp_get_fifo_all+0x8e>
    
	/* Check if buffer is able to be filled in with in_fifo bytes */
	if (in_fifo > length) {
 801437e:	693b      	ldr	r3, [r7, #16]
 8014380:	68ba      	ldr	r2, [r7, #8]
 8014382:	429a      	cmp	r2, r3
 8014384:	d20f      	bcs.n	80143a6 <dmp_get_fifo_all+0x6c>
		dmp_reset_fifo(s);
 8014386:	68f8      	ldr	r0, [r7, #12]
 8014388:	f7ff ff34 	bl	80141f4 <dmp_reset_fifo>
		s->fifo_info.fifoError = -1;
 801438c:	68fb      	ldr	r3, [r7, #12]
 801438e:	f04f 32ff 	mov.w	r2, #4294967295
 8014392:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		if(reset)
 8014396:	683b      	ldr	r3, [r7, #0]
 8014398:	2b00      	cmp	r3, #0
 801439a:	d002      	beq.n	80143a2 <dmp_get_fifo_all+0x68>
			*reset = 1;
 801439c:	683b      	ldr	r3, [r7, #0]
 801439e:	2201      	movs	r2, #1
 80143a0:	601a      	str	r2, [r3, #0]
		return 0;
 80143a2:	2300      	movs	r3, #0
 80143a4:	e010      	b.n	80143c8 <dmp_get_fifo_all+0x8e>
	}

	result = dmp_read_fifo(s, buffer, in_fifo);
 80143a6:	693b      	ldr	r3, [r7, #16]
 80143a8:	461a      	mov	r2, r3
 80143aa:	6879      	ldr	r1, [r7, #4]
 80143ac:	68f8      	ldr	r0, [r7, #12]
 80143ae:	f7ff ff90 	bl	80142d2 <dmp_read_fifo>
 80143b2:	6178      	str	r0, [r7, #20]
	if (result) {
 80143b4:	697b      	ldr	r3, [r7, #20]
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d005      	beq.n	80143c6 <dmp_get_fifo_all+0x8c>
		s->fifo_info.fifoError = result;
 80143ba:	68fb      	ldr	r3, [r7, #12]
 80143bc:	697a      	ldr	r2, [r7, #20]
 80143be:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 80143c2:	2300      	movs	r3, #0
 80143c4:	e000      	b.n	80143c8 <dmp_get_fifo_all+0x8e>
	}
	return in_fifo;
 80143c6:	693b      	ldr	r3, [r7, #16]
}
 80143c8:	4618      	mov	r0, r3
 80143ca:	3718      	adds	r7, #24
 80143cc:	46bd      	mov	sp, r7
 80143ce:	bd80      	pop	{r7, pc}

080143d0 <get_packet_size_and_samplecnt>:

/** Determines the packet size by decoding the header. Both header and header2 are set. header2 is set to zero
*   if it doesn't exist. sample_cnt_array is filled in if not null with number of samples expected for each sensor
*/
static uint_fast16_t get_packet_size_and_samplecnt(unsigned char *data, unsigned short *header, unsigned short *header2, unsigned short * sample_cnt_array)
{
 80143d0:	b480      	push	{r7}
 80143d2:	b087      	sub	sp, #28
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	60f8      	str	r0, [r7, #12]
 80143d8:	60b9      	str	r1, [r7, #8]
 80143da:	607a      	str	r2, [r7, #4]
 80143dc:	603b      	str	r3, [r7, #0]
	int sz = HEADER_SZ; // 2 for header
 80143de:	2302      	movs	r3, #2
 80143e0:	617b      	str	r3, [r7, #20]
    
	*header = (((unsigned short)data[0])<<8) | data[1];
 80143e2:	68fb      	ldr	r3, [r7, #12]
 80143e4:	781b      	ldrb	r3, [r3, #0]
 80143e6:	021b      	lsls	r3, r3, #8
 80143e8:	b21a      	sxth	r2, r3
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	3301      	adds	r3, #1
 80143ee:	781b      	ldrb	r3, [r3, #0]
 80143f0:	b21b      	sxth	r3, r3
 80143f2:	4313      	orrs	r3, r2
 80143f4:	b21b      	sxth	r3, r3
 80143f6:	b29a      	uxth	r2, r3
 80143f8:	68bb      	ldr	r3, [r7, #8]
 80143fa:	801a      	strh	r2, [r3, #0]

	if (*header & ACCEL_SET) {
 80143fc:	68bb      	ldr	r3, [r7, #8]
 80143fe:	881b      	ldrh	r3, [r3, #0]
 8014400:	b21b      	sxth	r3, r3
 8014402:	2b00      	cmp	r3, #0
 8014404:	da14      	bge.n	8014430 <get_packet_size_and_samplecnt+0x60>
		sz += ACCEL_DATA_SZ;
 8014406:	697b      	ldr	r3, [r7, #20]
 8014408:	3306      	adds	r3, #6
 801440a:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 801440c:	683b      	ldr	r3, [r7, #0]
 801440e:	2b00      	cmp	r3, #0
 8014410:	d005      	beq.n	801441e <get_packet_size_and_samplecnt+0x4e>
			sample_cnt_array[ANDROID_SENSOR_ACCELEROMETER]++;
 8014412:	683b      	ldr	r3, [r7, #0]
 8014414:	3302      	adds	r3, #2
 8014416:	881a      	ldrh	r2, [r3, #0]
 8014418:	3201      	adds	r2, #1
 801441a:	b292      	uxth	r2, r2
 801441c:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 801441e:	683b      	ldr	r3, [r7, #0]
 8014420:	2b00      	cmp	r3, #0
 8014422:	d005      	beq.n	8014430 <get_packet_size_and_samplecnt+0x60>
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 8014424:	683b      	ldr	r3, [r7, #0]
 8014426:	3354      	adds	r3, #84	@ 0x54
 8014428:	881a      	ldrh	r2, [r3, #0]
 801442a:	3201      	adds	r2, #1
 801442c:	b292      	uxth	r2, r2
 801442e:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & GYRO_SET) {
 8014430:	68bb      	ldr	r3, [r7, #8]
 8014432:	881b      	ldrh	r3, [r3, #0]
 8014434:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014438:	2b00      	cmp	r3, #0
 801443a:	d020      	beq.n	801447e <get_packet_size_and_samplecnt+0xae>
		sz += GYRO_DATA_SZ;
 801443c:	697b      	ldr	r3, [r7, #20]
 801443e:	3306      	adds	r3, #6
 8014440:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 8014442:	683b      	ldr	r3, [r7, #0]
 8014444:	2b00      	cmp	r3, #0
 8014446:	d005      	beq.n	8014454 <get_packet_size_and_samplecnt+0x84>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED]++;
 8014448:	683b      	ldr	r3, [r7, #0]
 801444a:	3320      	adds	r3, #32
 801444c:	881a      	ldrh	r2, [r3, #0]
 801444e:	3201      	adds	r2, #1
 8014450:	b292      	uxth	r2, r2
 8014452:	801a      	strh	r2, [r3, #0]
		sz += GYRO_BIAS_DATA_SZ;
 8014454:	697b      	ldr	r3, [r7, #20]
 8014456:	3306      	adds	r3, #6
 8014458:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 801445a:	683b      	ldr	r3, [r7, #0]
 801445c:	2b00      	cmp	r3, #0
 801445e:	d005      	beq.n	801446c <get_packet_size_and_samplecnt+0x9c>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE]++;
 8014460:	683b      	ldr	r3, [r7, #0]
 8014462:	3308      	adds	r3, #8
 8014464:	881a      	ldrh	r2, [r3, #0]
 8014466:	3201      	adds	r2, #1
 8014468:	b292      	uxth	r2, r2
 801446a:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 801446c:	683b      	ldr	r3, [r7, #0]
 801446e:	2b00      	cmp	r3, #0
 8014470:	d005      	beq.n	801447e <get_packet_size_and_samplecnt+0xae>
			sample_cnt_array[ANDROID_SENSOR_RAW_GYROSCOPE]++;
 8014472:	683b      	ldr	r3, [r7, #0]
 8014474:	3356      	adds	r3, #86	@ 0x56
 8014476:	881a      	ldrh	r2, [r3, #0]
 8014478:	3201      	adds	r2, #1
 801447a:	b292      	uxth	r2, r2
 801447c:	801a      	strh	r2, [r3, #0]
	}
 
	if (*header & CPASS_SET) {
 801447e:	68bb      	ldr	r3, [r7, #8]
 8014480:	881b      	ldrh	r3, [r3, #0]
 8014482:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014486:	2b00      	cmp	r3, #0
 8014488:	d00b      	beq.n	80144a2 <get_packet_size_and_samplecnt+0xd2>
		sz += CPASS_DATA_SZ;
 801448a:	697b      	ldr	r3, [r7, #20]
 801448c:	3306      	adds	r3, #6
 801448e:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 8014490:	683b      	ldr	r3, [r7, #0]
 8014492:	2b00      	cmp	r3, #0
 8014494:	d005      	beq.n	80144a2 <get_packet_size_and_samplecnt+0xd2>
			sample_cnt_array[ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED]++;
 8014496:	683b      	ldr	r3, [r7, #0]
 8014498:	331c      	adds	r3, #28
 801449a:	881a      	ldrh	r2, [r3, #0]
 801449c:	3201      	adds	r2, #1
 801449e:	b292      	uxth	r2, r2
 80144a0:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & ALS_SET) {
 80144a2:	68bb      	ldr	r3, [r7, #8]
 80144a4:	881b      	ldrh	r3, [r3, #0]
 80144a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d00b      	beq.n	80144c6 <get_packet_size_and_samplecnt+0xf6>
		sz += ALS_DATA_SZ;
 80144ae:	697b      	ldr	r3, [r7, #20]
 80144b0:	3308      	adds	r3, #8
 80144b2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 80144b4:	683b      	ldr	r3, [r7, #0]
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d005      	beq.n	80144c6 <get_packet_size_and_samplecnt+0xf6>
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 80144ba:	683b      	ldr	r3, [r7, #0]
 80144bc:	330a      	adds	r3, #10
 80144be:	881a      	ldrh	r2, [r3, #0]
 80144c0:	3201      	adds	r2, #1
 80144c2:	b292      	uxth	r2, r2
 80144c4:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT6_SET) {
 80144c6:	68bb      	ldr	r3, [r7, #8]
 80144c8:	881b      	ldrh	r3, [r3, #0]
 80144ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d00b      	beq.n	80144ea <get_packet_size_and_samplecnt+0x11a>
		sz += QUAT6_DATA_SZ;
 80144d2:	697b      	ldr	r3, [r7, #20]
 80144d4:	330c      	adds	r3, #12
 80144d6:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 80144d8:	683b      	ldr	r3, [r7, #0]
 80144da:	2b00      	cmp	r3, #0
 80144dc:	d005      	beq.n	80144ea <get_packet_size_and_samplecnt+0x11a>
			sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR]++;
 80144de:	683b      	ldr	r3, [r7, #0]
 80144e0:	331e      	adds	r3, #30
 80144e2:	881a      	ldrh	r2, [r3, #0]
 80144e4:	3201      	adds	r2, #1
 80144e6:	b292      	uxth	r2, r2
 80144e8:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT9_SET) {
 80144ea:	68bb      	ldr	r3, [r7, #8]
 80144ec:	881b      	ldrh	r3, [r3, #0]
 80144ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d00b      	beq.n	801450e <get_packet_size_and_samplecnt+0x13e>
		sz += QUAT9_DATA_SZ;
 80144f6:	697b      	ldr	r3, [r7, #20]
 80144f8:	330e      	adds	r3, #14
 80144fa:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 80144fc:	683b      	ldr	r3, [r7, #0]
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d005      	beq.n	801450e <get_packet_size_and_samplecnt+0x13e>
			sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR]++;
 8014502:	683b      	ldr	r3, [r7, #0]
 8014504:	3316      	adds	r3, #22
 8014506:	881a      	ldrh	r2, [r3, #0]
 8014508:	3201      	adds	r2, #1
 801450a:	b292      	uxth	r2, r2
 801450c:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PQUAT6_SET) 
 801450e:	68bb      	ldr	r3, [r7, #8]
 8014510:	881b      	ldrh	r3, [r3, #0]
 8014512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8014516:	2b00      	cmp	r3, #0
 8014518:	d002      	beq.n	8014520 <get_packet_size_and_samplecnt+0x150>
		sz += PQUAT6_DATA_SZ;
 801451a:	697b      	ldr	r3, [r7, #20]
 801451c:	3306      	adds	r3, #6
 801451e:	617b      	str	r3, [r7, #20]
    
	if (*header & GEOMAG_SET) {
 8014520:	68bb      	ldr	r3, [r7, #8]
 8014522:	881b      	ldrh	r3, [r3, #0]
 8014524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014528:	2b00      	cmp	r3, #0
 801452a:	d00b      	beq.n	8014544 <get_packet_size_and_samplecnt+0x174>
		sz += GEOMAG_DATA_SZ;
 801452c:	697b      	ldr	r3, [r7, #20]
 801452e:	330e      	adds	r3, #14
 8014530:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 8014532:	683b      	ldr	r3, [r7, #0]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d005      	beq.n	8014544 <get_packet_size_and_samplecnt+0x174>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR]++;
 8014538:	683b      	ldr	r3, [r7, #0]
 801453a:	3328      	adds	r3, #40	@ 0x28
 801453c:	881a      	ldrh	r2, [r3, #0]
 801453e:	3201      	adds	r2, #1
 8014540:	b292      	uxth	r2, r2
 8014542:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & CPASS_CALIBR_SET) {
 8014544:	68bb      	ldr	r3, [r7, #8]
 8014546:	881b      	ldrh	r3, [r3, #0]
 8014548:	f003 0320 	and.w	r3, r3, #32
 801454c:	2b00      	cmp	r3, #0
 801454e:	d00b      	beq.n	8014568 <get_packet_size_and_samplecnt+0x198>
		sz += CPASS_CALIBR_DATA_SZ;
 8014550:	697b      	ldr	r3, [r7, #20]
 8014552:	330c      	adds	r3, #12
 8014554:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 8014556:	683b      	ldr	r3, [r7, #0]
 8014558:	2b00      	cmp	r3, #0
 801455a:	d005      	beq.n	8014568 <get_packet_size_and_samplecnt+0x198>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 801455c:	683b      	ldr	r3, [r7, #0]
 801455e:	3304      	adds	r3, #4
 8014560:	881a      	ldrh	r2, [r3, #0]
 8014562:	3201      	adds	r2, #1
 8014564:	b292      	uxth	r2, r2
 8014566:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PED_STEPDET_SET) {
 8014568:	68bb      	ldr	r3, [r7, #8]
 801456a:	881b      	ldrh	r3, [r3, #0]
 801456c:	f003 0310 	and.w	r3, r3, #16
 8014570:	2b00      	cmp	r3, #0
 8014572:	d00b      	beq.n	801458c <get_packet_size_and_samplecnt+0x1bc>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 8014574:	697b      	ldr	r3, [r7, #20]
 8014576:	3304      	adds	r3, #4
 8014578:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 801457a:	683b      	ldr	r3, [r7, #0]
 801457c:	2b00      	cmp	r3, #0
 801457e:	d005      	beq.n	801458c <get_packet_size_and_samplecnt+0x1bc>
			sample_cnt_array[ANDROID_SENSOR_STEP_DETECTOR]++;
 8014580:	683b      	ldr	r3, [r7, #0]
 8014582:	3324      	adds	r3, #36	@ 0x24
 8014584:	881a      	ldrh	r2, [r3, #0]
 8014586:	3201      	adds	r2, #1
 8014588:	b292      	uxth	r2, r2
 801458a:	801a      	strh	r2, [r3, #0]
	}

	if (*header & HEADER2_SET) {
 801458c:	68bb      	ldr	r3, [r7, #8]
 801458e:	881b      	ldrh	r3, [r3, #0]
 8014590:	f003 0308 	and.w	r3, r3, #8
 8014594:	2b00      	cmp	r3, #0
 8014596:	d011      	beq.n	80145bc <get_packet_size_and_samplecnt+0x1ec>
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 8014598:	68fb      	ldr	r3, [r7, #12]
 801459a:	3302      	adds	r3, #2
 801459c:	781b      	ldrb	r3, [r3, #0]
 801459e:	021b      	lsls	r3, r3, #8
 80145a0:	b21a      	sxth	r2, r3
 80145a2:	68fb      	ldr	r3, [r7, #12]
 80145a4:	3303      	adds	r3, #3
 80145a6:	781b      	ldrb	r3, [r3, #0]
 80145a8:	b21b      	sxth	r3, r3
 80145aa:	4313      	orrs	r3, r2
 80145ac:	b21b      	sxth	r3, r3
 80145ae:	b29a      	uxth	r2, r3
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	801a      	strh	r2, [r3, #0]
		sz += HEADER2_SZ;
 80145b4:	697b      	ldr	r3, [r7, #20]
 80145b6:	3302      	adds	r3, #2
 80145b8:	617b      	str	r3, [r7, #20]
 80145ba:	e002      	b.n	80145c2 <get_packet_size_and_samplecnt+0x1f2>
	} else {
		*header2 = 0;
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	2200      	movs	r2, #0
 80145c0:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header2 & ACCEL_ACCURACY_SET) {
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	881b      	ldrh	r3, [r3, #0]
 80145c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	d002      	beq.n	80145d4 <get_packet_size_and_samplecnt+0x204>
		sz += ACCEL_ACCURACY_SZ;
 80145ce:	697b      	ldr	r3, [r7, #20]
 80145d0:	3302      	adds	r3, #2
 80145d2:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & GYRO_ACCURACY_SET) {
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	881b      	ldrh	r3, [r3, #0]
 80145d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d002      	beq.n	80145e6 <get_packet_size_and_samplecnt+0x216>
		sz += GYRO_ACCURACY_SZ;
 80145e0:	697b      	ldr	r3, [r7, #20]
 80145e2:	3302      	adds	r3, #2
 80145e4:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & CPASS_ACCURACY_SET) {
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	881b      	ldrh	r3, [r3, #0]
 80145ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d002      	beq.n	80145f8 <get_packet_size_and_samplecnt+0x228>
		sz += CPASS_ACCURACY_SZ;
 80145f2:	697b      	ldr	r3, [r7, #20]
 80145f4:	3302      	adds	r3, #2
 80145f6:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & FLIP_PICKUP_SET) {
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	881b      	ldrh	r3, [r3, #0]
 80145fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014600:	2b00      	cmp	r3, #0
 8014602:	d00b      	beq.n	801461c <get_packet_size_and_samplecnt+0x24c>
		sz += FLIP_PICKUP_SZ;
 8014604:	697b      	ldr	r3, [r7, #20]
 8014606:	3302      	adds	r3, #2
 8014608:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 801460a:	683b      	ldr	r3, [r7, #0]
 801460c:	2b00      	cmp	r3, #0
 801460e:	d005      	beq.n	801461c <get_packet_size_and_samplecnt+0x24c>
			sample_cnt_array[ANDROID_SENSOR_FLIP_PICKUP]++;
 8014610:	683b      	ldr	r3, [r7, #0]
 8014612:	335c      	adds	r3, #92	@ 0x5c
 8014614:	881a      	ldrh	r2, [r3, #0]
 8014616:	3201      	adds	r2, #1
 8014618:	b292      	uxth	r2, r2
 801461a:	801a      	strh	r2, [r3, #0]
	}
	if (*header2 & ACT_RECOG_SET) {
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	881b      	ldrh	r3, [r3, #0]
 8014620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014624:	2b00      	cmp	r3, #0
 8014626:	d00b      	beq.n	8014640 <get_packet_size_and_samplecnt+0x270>
		sz += ACT_RECOG_SZ;
 8014628:	697b      	ldr	r3, [r7, #20]
 801462a:	3306      	adds	r3, #6
 801462c:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 801462e:	683b      	ldr	r3, [r7, #0]
 8014630:	2b00      	cmp	r3, #0
 8014632:	d005      	beq.n	8014640 <get_packet_size_and_samplecnt+0x270>
			sample_cnt_array[ANDROID_SENSOR_ACTIVITY_CLASSIFICATON]++;
 8014634:	683b      	ldr	r3, [r7, #0]
 8014636:	335e      	adds	r3, #94	@ 0x5e
 8014638:	881a      	ldrh	r2, [r3, #0]
 801463a:	3201      	adds	r2, #1
 801463c:	b292      	uxth	r2, r2
 801463e:	801a      	strh	r2, [r3, #0]
	}
	sz += ODR_CNT_GYRO_SZ;
 8014640:	697b      	ldr	r3, [r7, #20]
 8014642:	3302      	adds	r3, #2
 8014644:	617b      	str	r3, [r7, #20]

	return sz;
 8014646:	697b      	ldr	r3, [r7, #20]
}
 8014648:	4618      	mov	r0, r3
 801464a:	371c      	adds	r7, #28
 801464c:	46bd      	mov	sp, r7
 801464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014652:	4770      	bx	lr

08014654 <check_fifo_decoded_headers>:

static int check_fifo_decoded_headers(unsigned short header, unsigned short header2)
{
 8014654:	b480      	push	{r7}
 8014656:	b085      	sub	sp, #20
 8014658:	af00      	add	r7, sp, #0
 801465a:	4603      	mov	r3, r0
 801465c:	460a      	mov	r2, r1
 801465e:	80fb      	strh	r3, [r7, #6]
 8014660:	4613      	mov	r3, r2
 8014662:	80bb      	strh	r3, [r7, #4]
	unsigned short header_bit_mask = 0;
 8014664:	2300      	movs	r3, #0
 8014666:	81fb      	strh	r3, [r7, #14]
	unsigned short header2_bit_mask = 0;
 8014668:	2300      	movs	r3, #0
 801466a:	81bb      	strh	r3, [r7, #12]
	
	// at least 1 bit must be set
	if (header == 0)
 801466c:	88fb      	ldrh	r3, [r7, #6]
 801466e:	2b00      	cmp	r3, #0
 8014670:	d102      	bne.n	8014678 <check_fifo_decoded_headers+0x24>
		return -1;
 8014672:	f04f 33ff 	mov.w	r3, #4294967295
 8014676:	e063      	b.n	8014740 <check_fifo_decoded_headers+0xec>
	
	header_bit_mask |= ACCEL_SET;
 8014678:	89fb      	ldrh	r3, [r7, #14]
 801467a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801467e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8014682:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_SET;
 8014684:	89fb      	ldrh	r3, [r7, #14]
 8014686:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801468a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_SET;
 801468c:	89fb      	ldrh	r3, [r7, #14]
 801468e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014692:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= ALS_SET;
 8014694:	89fb      	ldrh	r3, [r7, #14]
 8014696:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801469a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT6_SET;
 801469c:	89fb      	ldrh	r3, [r7, #14]
 801469e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80146a2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT9_SET;
 80146a4:	89fb      	ldrh	r3, [r7, #14]
 80146a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80146aa:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PQUAT6_SET;
 80146ac:	89fb      	ldrh	r3, [r7, #14]
 80146ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80146b2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GEOMAG_SET;
 80146b4:	89fb      	ldrh	r3, [r7, #14]
 80146b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80146ba:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_CALIBR_SET;
 80146bc:	89fb      	ldrh	r3, [r7, #14]
 80146be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146c2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_CALIBR_SET;
 80146c4:	89fb      	ldrh	r3, [r7, #14]
 80146c6:	f043 0320 	orr.w	r3, r3, #32
 80146ca:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PED_STEPDET_SET;
 80146cc:	89fb      	ldrh	r3, [r7, #14]
 80146ce:	f043 0310 	orr.w	r3, r3, #16
 80146d2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= HEADER2_SET;
 80146d4:	89fb      	ldrh	r3, [r7, #14]
 80146d6:	f043 0308 	orr.w	r3, r3, #8
 80146da:	81fb      	strh	r3, [r7, #14]
	
	if (header & ~header_bit_mask)
 80146dc:	88fa      	ldrh	r2, [r7, #6]
 80146de:	89fb      	ldrh	r3, [r7, #14]
 80146e0:	43db      	mvns	r3, r3
 80146e2:	4013      	ands	r3, r2
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	d002      	beq.n	80146ee <check_fifo_decoded_headers+0x9a>
		return -1;
 80146e8:	f04f 33ff 	mov.w	r3, #4294967295
 80146ec:	e028      	b.n	8014740 <check_fifo_decoded_headers+0xec>
	
	// at least 1 bit must be set if header 2 is set
	if (header & HEADER2_SET) {
 80146ee:	88fb      	ldrh	r3, [r7, #6]
 80146f0:	f003 0308 	and.w	r3, r3, #8
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d022      	beq.n	801473e <check_fifo_decoded_headers+0xea>
		header2_bit_mask |= ACCEL_ACCURACY_SET;
 80146f8:	89bb      	ldrh	r3, [r7, #12]
 80146fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80146fe:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= GYRO_ACCURACY_SET;
 8014700:	89bb      	ldrh	r3, [r7, #12]
 8014702:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014706:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= CPASS_ACCURACY_SET;
 8014708:	89bb      	ldrh	r3, [r7, #12]
 801470a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801470e:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= FLIP_PICKUP_SET;
 8014710:	89bb      	ldrh	r3, [r7, #12]
 8014712:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8014716:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= ACT_RECOG_SET;
 8014718:	89bb      	ldrh	r3, [r7, #12]
 801471a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801471e:	81bb      	strh	r3, [r7, #12]
		if (header2 == 0)
 8014720:	88bb      	ldrh	r3, [r7, #4]
 8014722:	2b00      	cmp	r3, #0
 8014724:	d102      	bne.n	801472c <check_fifo_decoded_headers+0xd8>
			return -1;
 8014726:	f04f 33ff 	mov.w	r3, #4294967295
 801472a:	e009      	b.n	8014740 <check_fifo_decoded_headers+0xec>
		if (header2 & ~header2_bit_mask)
 801472c:	88ba      	ldrh	r2, [r7, #4]
 801472e:	89bb      	ldrh	r3, [r7, #12]
 8014730:	43db      	mvns	r3, r3
 8014732:	4013      	ands	r3, r2
 8014734:	2b00      	cmp	r3, #0
 8014736:	d002      	beq.n	801473e <check_fifo_decoded_headers+0xea>
			return -1;
 8014738:	f04f 33ff 	mov.w	r3, #4294967295
 801473c:	e000      	b.n	8014740 <check_fifo_decoded_headers+0xec>
	}

    return 0;
 801473e:	2300      	movs	r3, #0
}
 8014740:	4618      	mov	r0, r3
 8014742:	3714      	adds	r7, #20
 8014744:	46bd      	mov	sp, r7
 8014746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801474a:	4770      	bx	lr

0801474c <extract_sample_cnt>:
    
/** Determine number of samples present in SW FIFO fifo_data containing fifo_size bytes to be analyzed. Total number
* of samples filled in total_sample_cnt, number of samples per sensor filled in sample_cnt_array array
*/
static int extract_sample_cnt(struct inv_icm20948 * s, int fifo_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 801474c:	b580      	push	{r7, lr}
 801474e:	b088      	sub	sp, #32
 8014750:	af00      	add	r7, sp, #0
 8014752:	60f8      	str	r0, [r7, #12]
 8014754:	60b9      	str	r1, [r7, #8]
 8014756:	607a      	str	r2, [r7, #4]
 8014758:	603b      	str	r3, [r7, #0]
	// Next SW FIFO index to be parsed
	int fifo_idx = 0;
 801475a:	2300      	movs	r3, #0
 801475c:	61fb      	str	r3, [r7, #28]
	
	while (fifo_idx < fifo_size) {
 801475e:	e02a      	b.n	80147b6 <extract_sample_cnt+0x6a>
		unsigned short header;
		unsigned short header2;
		int need_sz = get_packet_size_and_samplecnt(&fifo_data[fifo_idx], &header, &header2, sample_cnt_array);
 8014760:	69fb      	ldr	r3, [r7, #28]
 8014762:	4a2c      	ldr	r2, [pc, #176]	@ (8014814 <extract_sample_cnt+0xc8>)
 8014764:	1898      	adds	r0, r3, r2
 8014766:	f107 0214 	add.w	r2, r7, #20
 801476a:	f107 0116 	add.w	r1, r7, #22
 801476e:	683b      	ldr	r3, [r7, #0]
 8014770:	f7ff fe2e 	bl	80143d0 <get_packet_size_and_samplecnt>
 8014774:	4603      	mov	r3, r0
 8014776:	61bb      	str	r3, [r7, #24]
		
		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (fifo_size-fifo_idx < need_sz)
 8014778:	68ba      	ldr	r2, [r7, #8]
 801477a:	69fb      	ldr	r3, [r7, #28]
 801477c:	1ad3      	subs	r3, r2, r3
 801477e:	69ba      	ldr	r2, [r7, #24]
 8014780:	429a      	cmp	r2, r3
 8014782:	dc1d      	bgt.n	80147c0 <extract_sample_cnt+0x74>
			goto endSuccess;
		
		// Decode any error
		if (check_fifo_decoded_headers(header, header2)) {
 8014784:	8afb      	ldrh	r3, [r7, #22]
 8014786:	8aba      	ldrh	r2, [r7, #20]
 8014788:	4611      	mov	r1, r2
 801478a:	4618      	mov	r0, r3
 801478c:	f7ff ff62 	bl	8014654 <check_fifo_decoded_headers>
 8014790:	4603      	mov	r3, r0
 8014792:	2b00      	cmp	r3, #0
 8014794:	d005      	beq.n	80147a2 <extract_sample_cnt+0x56>
			// in that case, stop processing, we might have overflowed so following bytes are non sense
			dmp_reset_fifo(s);
 8014796:	68f8      	ldr	r0, [r7, #12]
 8014798:	f7ff fd2c 	bl	80141f4 <dmp_reset_fifo>
			return -1;
 801479c:	f04f 33ff 	mov.w	r3, #4294967295
 80147a0:	e034      	b.n	801480c <extract_sample_cnt+0xc0>
		}
		
		fifo_idx += need_sz;
 80147a2:	69fa      	ldr	r2, [r7, #28]
 80147a4:	69bb      	ldr	r3, [r7, #24]
 80147a6:	4413      	add	r3, r2
 80147a8:	61fb      	str	r3, [r7, #28]
		
		// One sample found, increment total sample counter
		(*total_sample_cnt)++;
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	881b      	ldrh	r3, [r3, #0]
 80147ae:	3301      	adds	r3, #1
 80147b0:	b29a      	uxth	r2, r3
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	801a      	strh	r2, [r3, #0]
	while (fifo_idx < fifo_size) {
 80147b6:	69fa      	ldr	r2, [r7, #28]
 80147b8:	68bb      	ldr	r3, [r7, #8]
 80147ba:	429a      	cmp	r2, r3
 80147bc:	dbd0      	blt.n	8014760 <extract_sample_cnt+0x14>
	}

endSuccess:
 80147be:	e000      	b.n	80147c2 <extract_sample_cnt+0x76>
			goto endSuccess;
 80147c0:	bf00      	nop
	// Augmented sensors are not part of DMP FIFO, they are computed by DMP driver based on GRV or RV presence in DMP FIFO
	// So their sample counts must rely on GRV and RV sample counts
	if (sample_cnt_array) {
 80147c2:	683b      	ldr	r3, [r7, #0]
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d020      	beq.n	801480a <extract_sample_cnt+0xbe>
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 80147c8:	683b      	ldr	r3, [r7, #0]
 80147ca:	3312      	adds	r3, #18
 80147cc:	8819      	ldrh	r1, [r3, #0]
 80147ce:	683b      	ldr	r3, [r7, #0]
 80147d0:	331e      	adds	r3, #30
 80147d2:	881a      	ldrh	r2, [r3, #0]
 80147d4:	683b      	ldr	r3, [r7, #0]
 80147d6:	3312      	adds	r3, #18
 80147d8:	440a      	add	r2, r1
 80147da:	b292      	uxth	r2, r2
 80147dc:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 80147de:	683b      	ldr	r3, [r7, #0]
 80147e0:	3314      	adds	r3, #20
 80147e2:	8819      	ldrh	r1, [r3, #0]
 80147e4:	683b      	ldr	r3, [r7, #0]
 80147e6:	331e      	adds	r3, #30
 80147e8:	881a      	ldrh	r2, [r3, #0]
 80147ea:	683b      	ldr	r3, [r7, #0]
 80147ec:	3314      	adds	r3, #20
 80147ee:	440a      	add	r2, r1
 80147f0:	b292      	uxth	r2, r2
 80147f2:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 80147f4:	683b      	ldr	r3, [r7, #0]
 80147f6:	3306      	adds	r3, #6
 80147f8:	8819      	ldrh	r1, [r3, #0]
 80147fa:	683b      	ldr	r3, [r7, #0]
 80147fc:	3316      	adds	r3, #22
 80147fe:	881a      	ldrh	r2, [r3, #0]
 8014800:	683b      	ldr	r3, [r7, #0]
 8014802:	3306      	adds	r3, #6
 8014804:	440a      	add	r2, r1
 8014806:	b292      	uxth	r2, r2
 8014808:	801a      	strh	r2, [r3, #0]
	}

	return 0;
 801480a:	2300      	movs	r3, #0
}
 801480c:	4618      	mov	r0, r3
 801480e:	3720      	adds	r7, #32
 8014810:	46bd      	mov	sp, r7
 8014812:	bd80      	pop	{r7, pc}
 8014814:	20001bc4 	.word	0x20001bc4

08014818 <inv_icm20948_fifo_swmirror>:

int inv_icm20948_fifo_swmirror(struct inv_icm20948 * s, int *fifo_sw_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 8014818:	b580      	push	{r7, lr}
 801481a:	b086      	sub	sp, #24
 801481c:	af00      	add	r7, sp, #0
 801481e:	60f8      	str	r0, [r7, #12]
 8014820:	60b9      	str	r1, [r7, #8]
 8014822:	607a      	str	r2, [r7, #4]
 8014824:	603b      	str	r3, [r7, #0]
  int reset=0;
 8014826:	2300      	movs	r3, #0
 8014828:	617b      	str	r3, [r7, #20]
  *total_sample_cnt = 0;
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	2200      	movs	r2, #0
 801482e:	801a      	strh	r2, [r3, #0]
  // Mirror HW FIFO into local SW FIFO, taking into account remaining *fifo_sw_size bytes still present in SW FIFO
  if (*fifo_sw_size < HARDWARE_FIFO_SIZE )
 8014830:	68bb      	ldr	r3, [r7, #8]
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014838:	da17      	bge.n	801486a <inv_icm20948_fifo_swmirror+0x52>
  {
    *fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 801483a:	68bb      	ldr	r3, [r7, #8]
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8014842:	4619      	mov	r1, r3
 8014844:	68bb      	ldr	r3, [r7, #8]
 8014846:	681b      	ldr	r3, [r3, #0]
 8014848:	4a14      	ldr	r2, [pc, #80]	@ (801489c <inv_icm20948_fifo_swmirror+0x84>)
 801484a:	441a      	add	r2, r3
 801484c:	f107 0314 	add.w	r3, r7, #20
 8014850:	68f8      	ldr	r0, [r7, #12]
 8014852:	f7ff fd72 	bl	801433a <dmp_get_fifo_all>
 8014856:	4602      	mov	r2, r0
 8014858:	68bb      	ldr	r3, [r7, #8]
 801485a:	681b      	ldr	r3, [r3, #0]
 801485c:	4413      	add	r3, r2
 801485e:	461a      	mov	r2, r3
 8014860:	68bb      	ldr	r3, [r7, #8]
 8014862:	601a      	str	r2, [r3, #0]
    if (reset)
 8014864:	697b      	ldr	r3, [r7, #20]
 8014866:	2b00      	cmp	r3, #0
 8014868:	d10b      	bne.n	8014882 <inv_icm20948_fifo_swmirror+0x6a>
    {
      goto error;
    }
  }
  // SW FIFO is mirror, we can now parse it to extract total number of samples and number of samples per sensor
  if (extract_sample_cnt(s, *fifo_sw_size, total_sample_cnt, sample_cnt_array))
 801486a:	68bb      	ldr	r3, [r7, #8]
 801486c:	6819      	ldr	r1, [r3, #0]
 801486e:	683b      	ldr	r3, [r7, #0]
 8014870:	687a      	ldr	r2, [r7, #4]
 8014872:	68f8      	ldr	r0, [r7, #12]
 8014874:	f7ff ff6a 	bl	801474c <extract_sample_cnt>
 8014878:	4603      	mov	r3, r0
 801487a:	2b00      	cmp	r3, #0
 801487c:	d103      	bne.n	8014886 <inv_icm20948_fifo_swmirror+0x6e>
  {
    goto error;
  }
  return MPU_SUCCESS;
 801487e:	2300      	movs	r3, #0
 8014880:	e007      	b.n	8014892 <inv_icm20948_fifo_swmirror+0x7a>
      goto error;
 8014882:	bf00      	nop
 8014884:	e000      	b.n	8014888 <inv_icm20948_fifo_swmirror+0x70>
    goto error;
 8014886:	bf00      	nop
error:
  *fifo_sw_size = 0;
 8014888:	68bb      	ldr	r3, [r7, #8]
 801488a:	2200      	movs	r2, #0
 801488c:	601a      	str	r2, [r3, #0]
  return -1;
 801488e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014892:	4618      	mov	r0, r3
 8014894:	3718      	adds	r7, #24
 8014896:	46bd      	mov	sp, r7
 8014898:	bd80      	pop	{r7, pc}
 801489a:	bf00      	nop
 801489c:	20001bc4 	.word	0x20001bc4

080148a0 <inv_icm20948_fifo_pop>:

int inv_icm20948_fifo_pop(struct inv_icm20948 * s, unsigned short *user_header, unsigned short *user_header2, int *fifo_sw_size)  
{
 80148a0:	b580      	push	{r7, lr}
 80148a2:	b086      	sub	sp, #24
 80148a4:	af00      	add	r7, sp, #0
 80148a6:	60f8      	str	r0, [r7, #12]
 80148a8:	60b9      	str	r1, [r7, #8]
 80148aa:	607a      	str	r2, [r7, #4]
 80148ac:	603b      	str	r3, [r7, #0]
  int need_sz=0; // size in bytes of packet to be analyzed from FIFO
 80148ae:	2300      	movs	r3, #0
 80148b0:	613b      	str	r3, [r7, #16]
  unsigned char *fifo_ptr = fifo_data; // pointer to next byte in SW FIFO to be parsed
 80148b2:	4b28      	ldr	r3, [pc, #160]	@ (8014954 <inv_icm20948_fifo_pop+0xb4>)
 80148b4:	617b      	str	r3, [r7, #20]
  if (*fifo_sw_size > 3)
 80148b6:	683b      	ldr	r3, [r7, #0]
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	2b03      	cmp	r3, #3
 80148bc:	dd44      	ble.n	8014948 <inv_icm20948_fifo_pop+0xa8>
  { // extract headers and number of bytes requested by next sample present in FIFO
    need_sz = get_packet_size_and_samplecnt(fifo_data, &fd.header, &fd.header2, 0);
 80148be:	2300      	movs	r3, #0
 80148c0:	4a25      	ldr	r2, [pc, #148]	@ (8014958 <inv_icm20948_fifo_pop+0xb8>)
 80148c2:	4926      	ldr	r1, [pc, #152]	@ (801495c <inv_icm20948_fifo_pop+0xbc>)
 80148c4:	4823      	ldr	r0, [pc, #140]	@ (8014954 <inv_icm20948_fifo_pop+0xb4>)
 80148c6:	f7ff fd83 	bl	80143d0 <get_packet_size_and_samplecnt>
 80148ca:	4603      	mov	r3, r0
 80148cc:	613b      	str	r3, [r7, #16]
    // Guarantee there is a full packet before continuing to decode the FIFO packet
    if (*fifo_sw_size < need_sz)
 80148ce:	683b      	ldr	r3, [r7, #0]
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	693a      	ldr	r2, [r7, #16]
 80148d4:	429a      	cmp	r2, r3
 80148d6:	dd03      	ble.n	80148e0 <inv_icm20948_fifo_pop+0x40>
    {
      return s->fifo_info.fifoError;
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80148de:	e034      	b.n	801494a <inv_icm20948_fifo_pop+0xaa>
    }
    fifo_ptr += HEADER_SZ;
 80148e0:	697b      	ldr	r3, [r7, #20]
 80148e2:	3302      	adds	r3, #2
 80148e4:	617b      	str	r3, [r7, #20]
    if (fd.header & HEADER2_SET)
 80148e6:	4b1e      	ldr	r3, [pc, #120]	@ (8014960 <inv_icm20948_fifo_pop+0xc0>)
 80148e8:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 80148ec:	f003 0308 	and.w	r3, r3, #8
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d002      	beq.n	80148fa <inv_icm20948_fifo_pop+0x5a>
    {
      fifo_ptr += HEADER2_SZ;
 80148f4:	697b      	ldr	r3, [r7, #20]
 80148f6:	3302      	adds	r3, #2
 80148f8:	617b      	str	r3, [r7, #20]
    }
    // extract payload data from SW FIFO
    fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);
 80148fa:	697a      	ldr	r2, [r7, #20]
 80148fc:	4918      	ldr	r1, [pc, #96]	@ (8014960 <inv_icm20948_fifo_pop+0xc0>)
 80148fe:	68f8      	ldr	r0, [r7, #12]
 8014900:	f000 f8ad 	bl	8014a5e <inv_icm20948_inv_decode_one_ivory_fifo_packet>
 8014904:	4603      	mov	r3, r0
 8014906:	461a      	mov	r2, r3
 8014908:	697b      	ldr	r3, [r7, #20]
 801490a:	4413      	add	r3, r2
 801490c:	617b      	str	r3, [r7, #20]
    // remove first need_sz bytes from SW FIFO
    *fifo_sw_size -= need_sz;
 801490e:	683b      	ldr	r3, [r7, #0]
 8014910:	681a      	ldr	r2, [r3, #0]
 8014912:	693b      	ldr	r3, [r7, #16]
 8014914:	1ad2      	subs	r2, r2, r3
 8014916:	683b      	ldr	r3, [r7, #0]
 8014918:	601a      	str	r2, [r3, #0]
    if (*fifo_sw_size)
 801491a:	683b      	ldr	r3, [r7, #0]
 801491c:	681b      	ldr	r3, [r3, #0]
 801491e:	2b00      	cmp	r3, #0
 8014920:	d008      	beq.n	8014934 <inv_icm20948_fifo_pop+0x94>
    {
      memmove(fifo_data, &fifo_data[need_sz], *fifo_sw_size);// Data left in FIFO
 8014922:	693b      	ldr	r3, [r7, #16]
 8014924:	4a0b      	ldr	r2, [pc, #44]	@ (8014954 <inv_icm20948_fifo_pop+0xb4>)
 8014926:	1899      	adds	r1, r3, r2
 8014928:	683b      	ldr	r3, [r7, #0]
 801492a:	681b      	ldr	r3, [r3, #0]
 801492c:	461a      	mov	r2, r3
 801492e:	4809      	ldr	r0, [pc, #36]	@ (8014954 <inv_icm20948_fifo_pop+0xb4>)
 8014930:	f00f f8aa 	bl	8023a88 <memmove>
    }
    *user_header = fd.header;
 8014934:	4b0a      	ldr	r3, [pc, #40]	@ (8014960 <inv_icm20948_fifo_pop+0xc0>)
 8014936:	f8b3 209a 	ldrh.w	r2, [r3, #154]	@ 0x9a
 801493a:	68bb      	ldr	r3, [r7, #8]
 801493c:	801a      	strh	r2, [r3, #0]
    *user_header2 = fd.header2;
 801493e:	4b08      	ldr	r3, [pc, #32]	@ (8014960 <inv_icm20948_fifo_pop+0xc0>)
 8014940:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	801a      	strh	r2, [r3, #0]
  }
  return MPU_SUCCESS;
 8014948:	2300      	movs	r3, #0
}
 801494a:	4618      	mov	r0, r3
 801494c:	3718      	adds	r7, #24
 801494e:	46bd      	mov	sp, r7
 8014950:	bd80      	pop	{r7, pc}
 8014952:	bf00      	nop
 8014954:	20001bc4 	.word	0x20001bc4
 8014958:	20001bbc 	.word	0x20001bbc
 801495c:	20001bba 	.word	0x20001bba
 8014960:	20001b20 	.word	0x20001b20

08014964 <inv_decode_3_32bit_elements>:

    return result;
}

static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data)
{
 8014964:	b480      	push	{r7}
 8014966:	b083      	sub	sp, #12
 8014968:	af00      	add	r7, sp, #0
 801496a:	6078      	str	r0, [r7, #4]
 801496c:	6039      	str	r1, [r7, #0]
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 801496e:	683b      	ldr	r3, [r7, #0]
 8014970:	781b      	ldrb	r3, [r3, #0]
 8014972:	061a      	lsls	r2, r3, #24
 8014974:	683b      	ldr	r3, [r7, #0]
 8014976:	3301      	adds	r3, #1
 8014978:	781b      	ldrb	r3, [r3, #0]
 801497a:	041b      	lsls	r3, r3, #16
 801497c:	431a      	orrs	r2, r3
 801497e:	683b      	ldr	r3, [r7, #0]
 8014980:	3302      	adds	r3, #2
 8014982:	781b      	ldrb	r3, [r3, #0]
 8014984:	021b      	lsls	r3, r3, #8
 8014986:	4313      	orrs	r3, r2
 8014988:	683a      	ldr	r2, [r7, #0]
 801498a:	3203      	adds	r2, #3
 801498c:	7812      	ldrb	r2, [r2, #0]
 801498e:	431a      	orrs	r2, r3
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	601a      	str	r2, [r3, #0]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 8014994:	683b      	ldr	r3, [r7, #0]
 8014996:	3304      	adds	r3, #4
 8014998:	781b      	ldrb	r3, [r3, #0]
 801499a:	061a      	lsls	r2, r3, #24
 801499c:	683b      	ldr	r3, [r7, #0]
 801499e:	3305      	adds	r3, #5
 80149a0:	781b      	ldrb	r3, [r3, #0]
 80149a2:	041b      	lsls	r3, r3, #16
 80149a4:	431a      	orrs	r2, r3
 80149a6:	683b      	ldr	r3, [r7, #0]
 80149a8:	3306      	adds	r3, #6
 80149aa:	781b      	ldrb	r3, [r3, #0]
 80149ac:	021b      	lsls	r3, r3, #8
 80149ae:	431a      	orrs	r2, r3
 80149b0:	683b      	ldr	r3, [r7, #0]
 80149b2:	3307      	adds	r3, #7
 80149b4:	781b      	ldrb	r3, [r3, #0]
 80149b6:	4619      	mov	r1, r3
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	3304      	adds	r3, #4
 80149bc:	430a      	orrs	r2, r1
 80149be:	601a      	str	r2, [r3, #0]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 80149c0:	683b      	ldr	r3, [r7, #0]
 80149c2:	3308      	adds	r3, #8
 80149c4:	781b      	ldrb	r3, [r3, #0]
 80149c6:	061a      	lsls	r2, r3, #24
 80149c8:	683b      	ldr	r3, [r7, #0]
 80149ca:	3309      	adds	r3, #9
 80149cc:	781b      	ldrb	r3, [r3, #0]
 80149ce:	041b      	lsls	r3, r3, #16
 80149d0:	431a      	orrs	r2, r3
 80149d2:	683b      	ldr	r3, [r7, #0]
 80149d4:	330a      	adds	r3, #10
 80149d6:	781b      	ldrb	r3, [r3, #0]
 80149d8:	021b      	lsls	r3, r3, #8
 80149da:	431a      	orrs	r2, r3
 80149dc:	683b      	ldr	r3, [r7, #0]
 80149de:	330b      	adds	r3, #11
 80149e0:	781b      	ldrb	r3, [r3, #0]
 80149e2:	4619      	mov	r1, r3
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	3308      	adds	r3, #8
 80149e8:	430a      	orrs	r2, r1
 80149ea:	601a      	str	r2, [r3, #0]
}
 80149ec:	bf00      	nop
 80149ee:	370c      	adds	r7, #12
 80149f0:	46bd      	mov	sp, r7
 80149f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149f6:	4770      	bx	lr

080149f8 <inv_decode_3_16bit_elements>:
static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data)
{
 80149f8:	b480      	push	{r7}
 80149fa:	b083      	sub	sp, #12
 80149fc:	af00      	add	r7, sp, #0
 80149fe:	6078      	str	r0, [r7, #4]
 8014a00:	6039      	str	r1, [r7, #0]
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 8014a02:	683b      	ldr	r3, [r7, #0]
 8014a04:	781b      	ldrb	r3, [r3, #0]
 8014a06:	021b      	lsls	r3, r3, #8
 8014a08:	b21a      	sxth	r2, r3
 8014a0a:	683b      	ldr	r3, [r7, #0]
 8014a0c:	3301      	adds	r3, #1
 8014a0e:	781b      	ldrb	r3, [r3, #0]
 8014a10:	b21b      	sxth	r3, r3
 8014a12:	4313      	orrs	r3, r2
 8014a14:	b21a      	sxth	r2, r3
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	801a      	strh	r2, [r3, #0]
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 8014a1a:	683b      	ldr	r3, [r7, #0]
 8014a1c:	3302      	adds	r3, #2
 8014a1e:	781b      	ldrb	r3, [r3, #0]
 8014a20:	021b      	lsls	r3, r3, #8
 8014a22:	b219      	sxth	r1, r3
 8014a24:	683b      	ldr	r3, [r7, #0]
 8014a26:	3303      	adds	r3, #3
 8014a28:	781b      	ldrb	r3, [r3, #0]
 8014a2a:	b21a      	sxth	r2, r3
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	3302      	adds	r3, #2
 8014a30:	430a      	orrs	r2, r1
 8014a32:	b212      	sxth	r2, r2
 8014a34:	801a      	strh	r2, [r3, #0]
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 8014a36:	683b      	ldr	r3, [r7, #0]
 8014a38:	3304      	adds	r3, #4
 8014a3a:	781b      	ldrb	r3, [r3, #0]
 8014a3c:	021b      	lsls	r3, r3, #8
 8014a3e:	b219      	sxth	r1, r3
 8014a40:	683b      	ldr	r3, [r7, #0]
 8014a42:	3305      	adds	r3, #5
 8014a44:	781b      	ldrb	r3, [r3, #0]
 8014a46:	b21a      	sxth	r2, r3
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	3304      	adds	r3, #4
 8014a4c:	430a      	orrs	r2, r1
 8014a4e:	b212      	sxth	r2, r2
 8014a50:	801a      	strh	r2, [r3, #0]
}
 8014a52:	bf00      	nop
 8014a54:	370c      	adds	r7, #12
 8014a56:	46bd      	mov	sp, r7
 8014a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a5c:	4770      	bx	lr

08014a5e <inv_icm20948_inv_decode_one_ivory_fifo_packet>:
* @param[in] fd Structure to be filled out with data. Assumes header and header2 are already set inside.
* @param[in] fifo_ptr FIFO data, points to just after any header information
* @return Returns the number of bytes consumed in FIFO data.
*/
int inv_icm20948_inv_decode_one_ivory_fifo_packet(struct inv_icm20948 * s, struct inv_fifo_decoded_t *fd, const unsigned char *fifo_ptr)
{
 8014a5e:	b580      	push	{r7, lr}
 8014a60:	b086      	sub	sp, #24
 8014a62:	af00      	add	r7, sp, #0
 8014a64:	60f8      	str	r0, [r7, #12]
 8014a66:	60b9      	str	r1, [r7, #8]
 8014a68:	607a      	str	r2, [r7, #4]
    const unsigned char *fifo_ptr_start = fifo_ptr;  
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	617b      	str	r3, [r7, #20]
	short odr_cntr;
    if (fd->header & ACCEL_SET) {
 8014a6e:	68bb      	ldr	r3, [r7, #8]
 8014a70:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014a74:	b21b      	sxth	r3, r3
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	da1a      	bge.n	8014ab0 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x52>
        // do not cast data here, do that when you use it
        inv_decode_3_16bit_elements(fd->accel_s, fifo_ptr);
 8014a7a:	68bb      	ldr	r3, [r7, #8]
 8014a7c:	332c      	adds	r3, #44	@ 0x2c
 8014a7e:	6879      	ldr	r1, [r7, #4]
 8014a80:	4618      	mov	r0, r3
 8014a82:	f7ff ffb9 	bl	80149f8 <inv_decode_3_16bit_elements>
        fd->accel[0] = fd->accel_s[0] << 15;
 8014a86:	68bb      	ldr	r3, [r7, #8]
 8014a88:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8014a8c:	03da      	lsls	r2, r3, #15
 8014a8e:	68bb      	ldr	r3, [r7, #8]
 8014a90:	635a      	str	r2, [r3, #52]	@ 0x34
        fd->accel[1] = fd->accel_s[1] << 15;
 8014a92:	68bb      	ldr	r3, [r7, #8]
 8014a94:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8014a98:	03da      	lsls	r2, r3, #15
 8014a9a:	68bb      	ldr	r3, [r7, #8]
 8014a9c:	639a      	str	r2, [r3, #56]	@ 0x38
        fd->accel[2] = fd->accel_s[2] << 15;
 8014a9e:	68bb      	ldr	r3, [r7, #8]
 8014aa0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014aa4:	03da      	lsls	r2, r3, #15
 8014aa6:	68bb      	ldr	r3, [r7, #8]
 8014aa8:	63da      	str	r2, [r3, #60]	@ 0x3c
        fifo_ptr += ACCEL_DATA_SZ;
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	3306      	adds	r3, #6
 8014aae:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GYRO_SET) {
 8014ab0:	68bb      	ldr	r3, [r7, #8]
 8014ab2:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d011      	beq.n	8014ae2 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x84>
        inv_decode_3_16bit_elements(fd->gyro, fifo_ptr);
 8014abe:	68bb      	ldr	r3, [r7, #8]
 8014ac0:	3340      	adds	r3, #64	@ 0x40
 8014ac2:	6879      	ldr	r1, [r7, #4]
 8014ac4:	4618      	mov	r0, r3
 8014ac6:	f7ff ff97 	bl	80149f8 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_DATA_SZ;
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	3306      	adds	r3, #6
 8014ace:	607b      	str	r3, [r7, #4]
        inv_decode_3_16bit_elements(fd->gyro_bias, fifo_ptr);
 8014ad0:	68bb      	ldr	r3, [r7, #8]
 8014ad2:	3346      	adds	r3, #70	@ 0x46
 8014ad4:	6879      	ldr	r1, [r7, #4]
 8014ad6:	4618      	mov	r0, r3
 8014ad8:	f7ff ff8e 	bl	80149f8 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_BIAS_DATA_SZ;
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	3306      	adds	r3, #6
 8014ae0:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & CPASS_SET) {
 8014ae2:	68bb      	ldr	r3, [r7, #8]
 8014ae4:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014ae8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014aec:	2b00      	cmp	r3, #0
 8014aee:	d018      	beq.n	8014b22 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xc4>
        inv_decode_3_16bit_elements(fd->cpass_raw_data, fifo_ptr);
 8014af0:	68bb      	ldr	r3, [r7, #8]
 8014af2:	3374      	adds	r3, #116	@ 0x74
 8014af4:	6879      	ldr	r1, [r7, #4]
 8014af6:	4618      	mov	r0, r3
 8014af8:	f7ff ff7e 	bl	80149f8 <inv_decode_3_16bit_elements>
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
 8014afc:	68bb      	ldr	r3, [r7, #8]
 8014afe:	f103 0174 	add.w	r1, r3, #116	@ 0x74
 8014b02:	68bb      	ldr	r3, [r7, #8]
 8014b04:	3358      	adds	r3, #88	@ 0x58
 8014b06:	461a      	mov	r2, r3
 8014b08:	68f8      	ldr	r0, [r7, #12]
 8014b0a:	f7f9 faf3 	bl	800e0f4 <inv_icm20948_apply_raw_compass_matrix>
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 8014b0e:	68bb      	ldr	r3, [r7, #8]
 8014b10:	3394      	adds	r3, #148	@ 0x94
 8014b12:	2206      	movs	r2, #6
 8014b14:	6879      	ldr	r1, [r7, #4]
 8014b16:	4618      	mov	r0, r3
 8014b18:	f00f f869 	bl	8023bee <memcpy>
        fifo_ptr += CPASS_DATA_SZ;
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	3306      	adds	r3, #6
 8014b20:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & ALS_SET) {
 8014b22:	68bb      	ldr	r3, [r7, #8]
 8014b24:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014b28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d002      	beq.n	8014b36 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xd8>
        fifo_ptr += ALS_DATA_SZ;
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	3308      	adds	r3, #8
 8014b34:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT6_SET) {
 8014b36:	68bb      	ldr	r3, [r7, #8]
 8014b38:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014b3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d007      	beq.n	8014b54 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xf6>
        inv_decode_3_32bit_elements(fd->dmp_3e_6quat, fifo_ptr);
 8014b44:	68bb      	ldr	r3, [r7, #8]
 8014b46:	6879      	ldr	r1, [r7, #4]
 8014b48:	4618      	mov	r0, r3
 8014b4a:	f7ff ff0b 	bl	8014964 <inv_decode_3_32bit_elements>
        fifo_ptr += QUAT6_DATA_SZ;
 8014b4e:	687b      	ldr	r3, [r7, #4]
 8014b50:	330c      	adds	r3, #12
 8014b52:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT9_SET) {
 8014b54:	68bb      	ldr	r3, [r7, #8]
 8014b56:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014b5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d013      	beq.n	8014b8a <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x12c>
        inv_decode_3_32bit_elements(fd->dmp_3e_9quat, fifo_ptr);
 8014b62:	68bb      	ldr	r3, [r7, #8]
 8014b64:	330c      	adds	r3, #12
 8014b66:	6879      	ldr	r1, [r7, #4]
 8014b68:	4618      	mov	r0, r3
 8014b6a:	f7ff fefb 	bl	8014964 <inv_decode_3_32bit_elements>
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	330c      	adds	r3, #12
 8014b72:	781b      	ldrb	r3, [r3, #0]
 8014b74:	061a      	lsls	r2, r3, #24
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	330d      	adds	r3, #13
 8014b7a:	781b      	ldrb	r3, [r3, #0]
 8014b7c:	041b      	lsls	r3, r3, #16
 8014b7e:	431a      	orrs	r2, r3
 8014b80:	68bb      	ldr	r3, [r7, #8]
 8014b82:	619a      	str	r2, [r3, #24]
        fifo_ptr += QUAT9_DATA_SZ;
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	330e      	adds	r3, #14
 8014b88:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & PED_STEPDET_SET) {
 8014b8a:	68bb      	ldr	r3, [r7, #8]
 8014b8c:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014b90:	f003 0310 	and.w	r3, r3, #16
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d015      	beq.n	8014bc4 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x166>
        fd->ped_step_det_ts = ((0xff & fifo_ptr[0]) << 24) | ((0xff & fifo_ptr[1]) << 16) | ((0xff & fifo_ptr[2]) << 8) | (0xff & fifo_ptr[3]);
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	781b      	ldrb	r3, [r3, #0]
 8014b9c:	061a      	lsls	r2, r3, #24
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	3301      	adds	r3, #1
 8014ba2:	781b      	ldrb	r3, [r3, #0]
 8014ba4:	041b      	lsls	r3, r3, #16
 8014ba6:	431a      	orrs	r2, r3
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	3302      	adds	r3, #2
 8014bac:	781b      	ldrb	r3, [r3, #0]
 8014bae:	021b      	lsls	r3, r3, #8
 8014bb0:	4313      	orrs	r3, r2
 8014bb2:	687a      	ldr	r2, [r7, #4]
 8014bb4:	3203      	adds	r2, #3
 8014bb6:	7812      	ldrb	r2, [r2, #0]
 8014bb8:	431a      	orrs	r2, r3
 8014bba:	68bb      	ldr	r3, [r7, #8]
 8014bbc:	671a      	str	r2, [r3, #112]	@ 0x70
        fifo_ptr += PED_STEPDET_TIMESTAMP_SZ;
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	3304      	adds	r3, #4
 8014bc2:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GEOMAG_SET) {
 8014bc4:	68bb      	ldr	r3, [r7, #8]
 8014bc6:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014bce:	2b00      	cmp	r3, #0
 8014bd0:	d013      	beq.n	8014bfa <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x19c>
        inv_decode_3_32bit_elements(fd->dmp_3e_geomagquat, fifo_ptr);
 8014bd2:	68bb      	ldr	r3, [r7, #8]
 8014bd4:	331c      	adds	r3, #28
 8014bd6:	6879      	ldr	r1, [r7, #4]
 8014bd8:	4618      	mov	r0, r3
 8014bda:	f7ff fec3 	bl	8014964 <inv_decode_3_32bit_elements>
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	330c      	adds	r3, #12
 8014be2:	781b      	ldrb	r3, [r3, #0]
 8014be4:	061a      	lsls	r2, r3, #24
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	330d      	adds	r3, #13
 8014bea:	781b      	ldrb	r3, [r3, #0]
 8014bec:	041b      	lsls	r3, r3, #16
 8014bee:	431a      	orrs	r2, r3
 8014bf0:	68bb      	ldr	r3, [r7, #8]
 8014bf2:	629a      	str	r2, [r3, #40]	@ 0x28
        fifo_ptr += GEOMAG_DATA_SZ;
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	330e      	adds	r3, #14
 8014bf8:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & PRESSURE_SET) {
 8014bfa:	68bb      	ldr	r3, [r7, #8]
 8014bfc:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014c00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d002      	beq.n	8014c0e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1b0>
        fifo_ptr += PRESSURE_DATA_SZ;
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	3306      	adds	r3, #6
 8014c0c:	607b      	str	r3, [r7, #4]
    }
    if (fd->header & CPASS_CALIBR_SET) {
 8014c0e:	68bb      	ldr	r3, [r7, #8]
 8014c10:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8014c14:	f003 0320 	and.w	r3, r3, #32
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d00f      	beq.n	8014c3c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1de>
        inv_decode_3_32bit_elements(fd->cpass_calibr, fifo_ptr);
 8014c1c:	68bb      	ldr	r3, [r7, #8]
 8014c1e:	3364      	adds	r3, #100	@ 0x64
 8014c20:	6879      	ldr	r1, [r7, #4]
 8014c22:	4618      	mov	r0, r3
 8014c24:	f7ff fe9e 	bl	8014964 <inv_decode_3_32bit_elements>
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
 8014c28:	68bb      	ldr	r3, [r7, #8]
 8014c2a:	3388      	adds	r3, #136	@ 0x88
 8014c2c:	220c      	movs	r2, #12
 8014c2e:	6879      	ldr	r1, [r7, #4]
 8014c30:	4618      	mov	r0, r3
 8014c32:	f00e ffdc 	bl	8023bee <memcpy>
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	330c      	adds	r3, #12
 8014c3a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header2 & ACCEL_ACCURACY_SET) {
 8014c3c:	68bb      	ldr	r3, [r7, #8]
 8014c3e:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8014c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d00f      	beq.n	8014c6a <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x20c>
        fd->accel_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	781b      	ldrb	r3, [r3, #0]
 8014c4e:	021b      	lsls	r3, r3, #8
 8014c50:	b21a      	sxth	r2, r3
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	3301      	adds	r3, #1
 8014c56:	781b      	ldrb	r3, [r3, #0]
 8014c58:	b21b      	sxth	r3, r3
 8014c5a:	4313      	orrs	r3, r2
 8014c5c:	b21a      	sxth	r2, r3
 8014c5e:	68bb      	ldr	r3, [r7, #8]
 8014c60:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
        fifo_ptr += ACCEL_ACCURACY_SZ;
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	3302      	adds	r3, #2
 8014c68:	607b      	str	r3, [r7, #4]
    }
        
    if (fd->header2 & GYRO_ACCURACY_SET) {
 8014c6a:	68bb      	ldr	r3, [r7, #8]
 8014c6c:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8014c70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d00f      	beq.n	8014c98 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x23a>
        fd->gyro_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	781b      	ldrb	r3, [r3, #0]
 8014c7c:	021b      	lsls	r3, r3, #8
 8014c7e:	b21a      	sxth	r2, r3
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	3301      	adds	r3, #1
 8014c84:	781b      	ldrb	r3, [r3, #0]
 8014c86:	b21b      	sxth	r3, r3
 8014c88:	4313      	orrs	r3, r2
 8014c8a:	b21a      	sxth	r2, r3
 8014c8c:	68bb      	ldr	r3, [r7, #8]
 8014c8e:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
        fifo_ptr += GYRO_ACCURACY_SZ;
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	3302      	adds	r3, #2
 8014c96:	607b      	str	r3, [r7, #4]
    }
 
    if (fd->header2 & CPASS_ACCURACY_SET) {
 8014c98:	68bb      	ldr	r3, [r7, #8]
 8014c9a:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8014c9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d00f      	beq.n	8014cc6 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x268>
        fd->cpass_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	781b      	ldrb	r3, [r3, #0]
 8014caa:	021b      	lsls	r3, r3, #8
 8014cac:	b21a      	sxth	r2, r3
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	3301      	adds	r3, #1
 8014cb2:	781b      	ldrb	r3, [r3, #0]
 8014cb4:	b21b      	sxth	r3, r3
 8014cb6:	4313      	orrs	r3, r2
 8014cb8:	b21a      	sxth	r2, r3
 8014cba:	68bb      	ldr	r3, [r7, #8]
 8014cbc:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
        fifo_ptr += CPASS_ACCURACY_SZ;
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	3302      	adds	r3, #2
 8014cc4:	607b      	str	r3, [r7, #4]
    }

	if (fd->header2 & FLIP_PICKUP_SET) {
 8014cc6:	68bb      	ldr	r3, [r7, #8]
 8014cc8:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8014ccc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d00f      	beq.n	8014cf4 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x296>
		fd->flip_pickup = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	781b      	ldrb	r3, [r3, #0]
 8014cd8:	021b      	lsls	r3, r3, #8
 8014cda:	b21a      	sxth	r2, r3
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	3301      	adds	r3, #1
 8014ce0:	781b      	ldrb	r3, [r3, #0]
 8014ce2:	b21b      	sxth	r3, r3
 8014ce4:	4313      	orrs	r3, r2
 8014ce6:	b21a      	sxth	r2, r3
 8014ce8:	68bb      	ldr	r3, [r7, #8]
 8014cea:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
		fifo_ptr += FLIP_PICKUP_SZ;
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	3302      	adds	r3, #2
 8014cf2:	607b      	str	r3, [r7, #4]
	}
	
	if (fd->header2 & ACT_RECOG_SET) {
 8014cf4:	68bb      	ldr	r3, [r7, #8]
 8014cf6:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8014cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d025      	beq.n	8014d4e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x2f0>
		fd->bac_state = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	781b      	ldrb	r3, [r3, #0]
 8014d06:	021b      	lsls	r3, r3, #8
 8014d08:	b21a      	sxth	r2, r3
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	3301      	adds	r3, #1
 8014d0e:	781b      	ldrb	r3, [r3, #0]
 8014d10:	b21b      	sxth	r3, r3
 8014d12:	4313      	orrs	r3, r2
 8014d14:	b21b      	sxth	r3, r3
 8014d16:	b29a      	uxth	r2, r3
 8014d18:	68bb      	ldr	r3, [r7, #8]
 8014d1a:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	3302      	adds	r3, #2
 8014d22:	781b      	ldrb	r3, [r3, #0]
 8014d24:	061a      	lsls	r2, r3, #24
 8014d26:	687b      	ldr	r3, [r7, #4]
 8014d28:	3303      	adds	r3, #3
 8014d2a:	781b      	ldrb	r3, [r3, #0]
 8014d2c:	041b      	lsls	r3, r3, #16
 8014d2e:	431a      	orrs	r2, r3
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	3304      	adds	r3, #4
 8014d34:	781b      	ldrb	r3, [r3, #0]
 8014d36:	021b      	lsls	r3, r3, #8
 8014d38:	4313      	orrs	r3, r2
 8014d3a:	687a      	ldr	r2, [r7, #4]
 8014d3c:	3205      	adds	r2, #5
 8014d3e:	7812      	ldrb	r2, [r2, #0]
 8014d40:	431a      	orrs	r2, r3
 8014d42:	68bb      	ldr	r3, [r7, #8]
 8014d44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		fifo_ptr += ACT_RECOG_SZ;
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	3306      	adds	r3, #6
 8014d4c:	607b      	str	r3, [r7, #4]
	}

	odr_cntr = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	781b      	ldrb	r3, [r3, #0]
 8014d52:	021b      	lsls	r3, r3, #8
 8014d54:	b21a      	sxth	r2, r3
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	3301      	adds	r3, #1
 8014d5a:	781b      	ldrb	r3, [r3, #0]
 8014d5c:	b21b      	sxth	r3, r3
 8014d5e:	4313      	orrs	r3, r2
 8014d60:	827b      	strh	r3, [r7, #18]
	// odr_cntr_gyro is odr_cntr & 0xfff
	// 9KHz cnt is odr_cntr >> 12
	// not used for now, needed only for FSYNC purpose
	(void)odr_cntr;
	fifo_ptr += FOOTER_SZ;
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	3302      	adds	r3, #2
 8014d66:	607b      	str	r3, [r7, #4]

    fd->new_data = 1; // Record a new data set
 8014d68:	68bb      	ldr	r3, [r7, #8]
 8014d6a:	2201      	movs	r2, #1
 8014d6c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    return fifo_ptr-fifo_ptr_start;
 8014d70:	687a      	ldr	r2, [r7, #4]
 8014d72:	697b      	ldr	r3, [r7, #20]
 8014d74:	1ad3      	subs	r3, r2, r3
}
 8014d76:	4618      	mov	r0, r3
 8014d78:	3718      	adds	r7, #24
 8014d7a:	46bd      	mov	sp, r7
 8014d7c:	bd80      	pop	{r7, pc}
	...

08014d80 <inv_icm20948_dmp_get_accel>:

int inv_icm20948_dmp_get_accel(long acl[3])
{
 8014d80:	b580      	push	{r7, lr}
 8014d82:	b082      	sub	sp, #8
 8014d84:	af00      	add	r7, sp, #0
 8014d86:	6078      	str	r0, [r7, #4]
    if(!acl) return -1;
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d102      	bne.n	8014d94 <inv_icm20948_dmp_get_accel+0x14>
 8014d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8014d92:	e005      	b.n	8014da0 <inv_icm20948_dmp_get_accel+0x20>
    memcpy( acl, fd.accel, 3*sizeof(long));
 8014d94:	220c      	movs	r2, #12
 8014d96:	4904      	ldr	r1, [pc, #16]	@ (8014da8 <inv_icm20948_dmp_get_accel+0x28>)
 8014d98:	6878      	ldr	r0, [r7, #4]
 8014d9a:	f00e ff28 	bl	8023bee <memcpy>
    return MPU_SUCCESS;
 8014d9e:	2300      	movs	r3, #0
} 
 8014da0:	4618      	mov	r0, r3
 8014da2:	3708      	adds	r7, #8
 8014da4:	46bd      	mov	sp, r7
 8014da6:	bd80      	pop	{r7, pc}
 8014da8:	20001b54 	.word	0x20001b54

08014dac <inv_icm20948_dmp_get_raw_gyro>:

int inv_icm20948_dmp_get_raw_gyro(short raw_gyro[3])
{
 8014dac:	b480      	push	{r7}
 8014dae:	b083      	sub	sp, #12
 8014db0:	af00      	add	r7, sp, #0
 8014db2:	6078      	str	r0, [r7, #4]
    if(!raw_gyro) return -1;
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d102      	bne.n	8014dc0 <inv_icm20948_dmp_get_raw_gyro+0x14>
 8014dba:	f04f 33ff 	mov.w	r3, #4294967295
 8014dbe:	e011      	b.n	8014de4 <inv_icm20948_dmp_get_raw_gyro+0x38>
    raw_gyro[0] = fd.gyro[0];
 8014dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8014df0 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 8014dc2:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	@ 0x40
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	801a      	strh	r2, [r3, #0]
    raw_gyro[1] = fd.gyro[1];
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	3302      	adds	r3, #2
 8014dce:	4a08      	ldr	r2, [pc, #32]	@ (8014df0 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 8014dd0:	f9b2 2042 	ldrsh.w	r2, [r2, #66]	@ 0x42
 8014dd4:	801a      	strh	r2, [r3, #0]
    raw_gyro[2] = fd.gyro[2];
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	3304      	adds	r3, #4
 8014dda:	4a05      	ldr	r2, [pc, #20]	@ (8014df0 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 8014ddc:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	@ 0x44
 8014de0:	801a      	strh	r2, [r3, #0]
    return MPU_SUCCESS;
 8014de2:	2300      	movs	r3, #0
}
 8014de4:	4618      	mov	r0, r3
 8014de6:	370c      	adds	r7, #12
 8014de8:	46bd      	mov	sp, r7
 8014dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dee:	4770      	bx	lr
 8014df0:	20001b20 	.word	0x20001b20

08014df4 <inv_icm20948_dmp_get_gyro_bias>:


int inv_icm20948_dmp_get_gyro_bias(short gyro_bias[3])
{
 8014df4:	b580      	push	{r7, lr}
 8014df6:	b082      	sub	sp, #8
 8014df8:	af00      	add	r7, sp, #0
 8014dfa:	6078      	str	r0, [r7, #4]
    if(!gyro_bias) return -1;  
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d102      	bne.n	8014e08 <inv_icm20948_dmp_get_gyro_bias+0x14>
 8014e02:	f04f 33ff 	mov.w	r3, #4294967295
 8014e06:	e005      	b.n	8014e14 <inv_icm20948_dmp_get_gyro_bias+0x20>
    memcpy(gyro_bias, fd.gyro_bias, 3*sizeof(short)); 
 8014e08:	2206      	movs	r2, #6
 8014e0a:	4904      	ldr	r1, [pc, #16]	@ (8014e1c <inv_icm20948_dmp_get_gyro_bias+0x28>)
 8014e0c:	6878      	ldr	r0, [r7, #4]
 8014e0e:	f00e feee 	bl	8023bee <memcpy>
    return MPU_SUCCESS;
 8014e12:	2300      	movs	r3, #0
}
 8014e14:	4618      	mov	r0, r3
 8014e16:	3708      	adds	r7, #8
 8014e18:	46bd      	mov	sp, r7
 8014e1a:	bd80      	pop	{r7, pc}
 8014e1c:	20001b66 	.word	0x20001b66

08014e20 <inv_icm20948_dmp_get_calibrated_gyro>:


int inv_icm20948_dmp_get_calibrated_gyro(signed long calibratedData[3], signed long raw[3], signed long bias[3])
{
 8014e20:	b480      	push	{r7}
 8014e22:	b085      	sub	sp, #20
 8014e24:	af00      	add	r7, sp, #0
 8014e26:	60f8      	str	r0, [r7, #12]
 8014e28:	60b9      	str	r1, [r7, #8]
 8014e2a:	607a      	str	r2, [r7, #4]
    if(!calibratedData) return -1;  
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	d102      	bne.n	8014e38 <inv_icm20948_dmp_get_calibrated_gyro+0x18>
 8014e32:	f04f 33ff 	mov.w	r3, #4294967295
 8014e36:	e027      	b.n	8014e88 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!raw) return -1;  
 8014e38:	68bb      	ldr	r3, [r7, #8]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d102      	bne.n	8014e44 <inv_icm20948_dmp_get_calibrated_gyro+0x24>
 8014e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8014e42:	e021      	b.n	8014e88 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!bias) return -1;  
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d102      	bne.n	8014e50 <inv_icm20948_dmp_get_calibrated_gyro+0x30>
 8014e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8014e4e:	e01b      	b.n	8014e88 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    
    calibratedData[0] = raw[0] - bias[0];
 8014e50:	68bb      	ldr	r3, [r7, #8]
 8014e52:	681a      	ldr	r2, [r3, #0]
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	681b      	ldr	r3, [r3, #0]
 8014e58:	1ad2      	subs	r2, r2, r3
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	601a      	str	r2, [r3, #0]
    calibratedData[1] = raw[1] - bias[1];
 8014e5e:	68bb      	ldr	r3, [r7, #8]
 8014e60:	3304      	adds	r3, #4
 8014e62:	6819      	ldr	r1, [r3, #0]
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	3304      	adds	r3, #4
 8014e68:	681a      	ldr	r2, [r3, #0]
 8014e6a:	68fb      	ldr	r3, [r7, #12]
 8014e6c:	3304      	adds	r3, #4
 8014e6e:	1a8a      	subs	r2, r1, r2
 8014e70:	601a      	str	r2, [r3, #0]
    calibratedData[2] = raw[2] - bias[2];
 8014e72:	68bb      	ldr	r3, [r7, #8]
 8014e74:	3308      	adds	r3, #8
 8014e76:	6819      	ldr	r1, [r3, #0]
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	3308      	adds	r3, #8
 8014e7c:	681a      	ldr	r2, [r3, #0]
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	3308      	adds	r3, #8
 8014e82:	1a8a      	subs	r2, r1, r2
 8014e84:	601a      	str	r2, [r3, #0]
    
    return MPU_SUCCESS;
 8014e86:	2300      	movs	r3, #0
}
 8014e88:	4618      	mov	r0, r3
 8014e8a:	3714      	adds	r7, #20
 8014e8c:	46bd      	mov	sp, r7
 8014e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e92:	4770      	bx	lr

08014e94 <inv_icm20948_dmp_get_6quaternion>:

int inv_icm20948_dmp_get_6quaternion(long quat[3])
{
 8014e94:	b580      	push	{r7, lr}
 8014e96:	b082      	sub	sp, #8
 8014e98:	af00      	add	r7, sp, #0
 8014e9a:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d102      	bne.n	8014ea8 <inv_icm20948_dmp_get_6quaternion+0x14>
 8014ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8014ea6:	e005      	b.n	8014eb4 <inv_icm20948_dmp_get_6quaternion+0x20>
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 8014ea8:	220c      	movs	r2, #12
 8014eaa:	4904      	ldr	r1, [pc, #16]	@ (8014ebc <inv_icm20948_dmp_get_6quaternion+0x28>)
 8014eac:	6878      	ldr	r0, [r7, #4]
 8014eae:	f00e fe9e 	bl	8023bee <memcpy>
    return MPU_SUCCESS;
 8014eb2:	2300      	movs	r3, #0
}
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	3708      	adds	r7, #8
 8014eb8:	46bd      	mov	sp, r7
 8014eba:	bd80      	pop	{r7, pc}
 8014ebc:	20001b20 	.word	0x20001b20

08014ec0 <inv_icm20948_dmp_get_9quaternion>:

int inv_icm20948_dmp_get_9quaternion(long quat[3])
{
 8014ec0:	b580      	push	{r7, lr}
 8014ec2:	b082      	sub	sp, #8
 8014ec4:	af00      	add	r7, sp, #0
 8014ec6:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d102      	bne.n	8014ed4 <inv_icm20948_dmp_get_9quaternion+0x14>
 8014ece:	f04f 33ff 	mov.w	r3, #4294967295
 8014ed2:	e005      	b.n	8014ee0 <inv_icm20948_dmp_get_9quaternion+0x20>
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 8014ed4:	220c      	movs	r2, #12
 8014ed6:	4904      	ldr	r1, [pc, #16]	@ (8014ee8 <inv_icm20948_dmp_get_9quaternion+0x28>)
 8014ed8:	6878      	ldr	r0, [r7, #4]
 8014eda:	f00e fe88 	bl	8023bee <memcpy>
    return MPU_SUCCESS;
 8014ede:	2300      	movs	r3, #0
}
 8014ee0:	4618      	mov	r0, r3
 8014ee2:	3708      	adds	r7, #8
 8014ee4:	46bd      	mov	sp, r7
 8014ee6:	bd80      	pop	{r7, pc}
 8014ee8:	20001b2c 	.word	0x20001b2c

08014eec <inv_icm20948_dmp_get_gmrvquaternion>:

int inv_icm20948_dmp_get_gmrvquaternion(long quat[3])
{
 8014eec:	b580      	push	{r7, lr}
 8014eee:	b082      	sub	sp, #8
 8014ef0:	af00      	add	r7, sp, #0
 8014ef2:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d102      	bne.n	8014f00 <inv_icm20948_dmp_get_gmrvquaternion+0x14>
 8014efa:	f04f 33ff 	mov.w	r3, #4294967295
 8014efe:	e005      	b.n	8014f0c <inv_icm20948_dmp_get_gmrvquaternion+0x20>
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 8014f00:	220c      	movs	r2, #12
 8014f02:	4904      	ldr	r1, [pc, #16]	@ (8014f14 <inv_icm20948_dmp_get_gmrvquaternion+0x28>)
 8014f04:	6878      	ldr	r0, [r7, #4]
 8014f06:	f00e fe72 	bl	8023bee <memcpy>
    return MPU_SUCCESS;
 8014f0a:	2300      	movs	r3, #0
}
 8014f0c:	4618      	mov	r0, r3
 8014f0e:	3708      	adds	r7, #8
 8014f10:	46bd      	mov	sp, r7
 8014f12:	bd80      	pop	{r7, pc}
 8014f14:	20001b3c 	.word	0x20001b3c

08014f18 <inv_icm20948_dmp_get_raw_compass>:

int inv_icm20948_dmp_get_raw_compass(long raw_compass[3])
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b082      	sub	sp, #8
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	6078      	str	r0, [r7, #4]
    if(!raw_compass) return -1;
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d102      	bne.n	8014f2c <inv_icm20948_dmp_get_raw_compass+0x14>
 8014f26:	f04f 33ff 	mov.w	r3, #4294967295
 8014f2a:	e005      	b.n	8014f38 <inv_icm20948_dmp_get_raw_compass+0x20>
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 8014f2c:	220c      	movs	r2, #12
 8014f2e:	4904      	ldr	r1, [pc, #16]	@ (8014f40 <inv_icm20948_dmp_get_raw_compass+0x28>)
 8014f30:	6878      	ldr	r0, [r7, #4]
 8014f32:	f00e fe5c 	bl	8023bee <memcpy>
    return MPU_SUCCESS;
 8014f36:	2300      	movs	r3, #0
}
 8014f38:	4618      	mov	r0, r3
 8014f3a:	3708      	adds	r7, #8
 8014f3c:	46bd      	mov	sp, r7
 8014f3e:	bd80      	pop	{r7, pc}
 8014f40:	20001b78 	.word	0x20001b78

08014f44 <inv_icm20948_dmp_get_calibrated_compass>:

int inv_icm20948_dmp_get_calibrated_compass(long cal_compass[3])
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	b082      	sub	sp, #8
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	6078      	str	r0, [r7, #4]
    if(!cal_compass) return -1;
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d102      	bne.n	8014f58 <inv_icm20948_dmp_get_calibrated_compass+0x14>
 8014f52:	f04f 33ff 	mov.w	r3, #4294967295
 8014f56:	e005      	b.n	8014f64 <inv_icm20948_dmp_get_calibrated_compass+0x20>
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 8014f58:	220c      	movs	r2, #12
 8014f5a:	4904      	ldr	r1, [pc, #16]	@ (8014f6c <inv_icm20948_dmp_get_calibrated_compass+0x28>)
 8014f5c:	6878      	ldr	r0, [r7, #4]
 8014f5e:	f00e fe46 	bl	8023bee <memcpy>
    return MPU_SUCCESS;
 8014f62:	2300      	movs	r3, #0
}
 8014f64:	4618      	mov	r0, r3
 8014f66:	3708      	adds	r7, #8
 8014f68:	46bd      	mov	sp, r7
 8014f6a:	bd80      	pop	{r7, pc}
 8014f6c:	20001b84 	.word	0x20001b84

08014f70 <inv_icm20948_dmp_get_bac_state>:

int inv_icm20948_dmp_get_bac_state(uint16_t *bac_state)
{
 8014f70:	b480      	push	{r7}
 8014f72:	b083      	sub	sp, #12
 8014f74:	af00      	add	r7, sp, #0
 8014f76:	6078      	str	r0, [r7, #4]
	if(!bac_state) return -1;
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d102      	bne.n	8014f84 <inv_icm20948_dmp_get_bac_state+0x14>
 8014f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8014f82:	e005      	b.n	8014f90 <inv_icm20948_dmp_get_bac_state+0x20>
	*bac_state = fd.bac_state;
 8014f84:	4b05      	ldr	r3, [pc, #20]	@ (8014f9c <inv_icm20948_dmp_get_bac_state+0x2c>)
 8014f86:	f8b3 2084 	ldrh.w	r2, [r3, #132]	@ 0x84
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	801a      	strh	r2, [r3, #0]
	return 0;
 8014f8e:	2300      	movs	r3, #0
}
 8014f90:	4618      	mov	r0, r3
 8014f92:	370c      	adds	r7, #12
 8014f94:	46bd      	mov	sp, r7
 8014f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f9a:	4770      	bx	lr
 8014f9c:	20001b20 	.word	0x20001b20

08014fa0 <inv_icm20948_dmp_get_bac_ts>:

int inv_icm20948_dmp_get_bac_ts(long *bac_ts)
{
 8014fa0:	b480      	push	{r7}
 8014fa2:	b083      	sub	sp, #12
 8014fa4:	af00      	add	r7, sp, #0
 8014fa6:	6078      	str	r0, [r7, #4]
	if(!bac_ts) return -1;
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d102      	bne.n	8014fb4 <inv_icm20948_dmp_get_bac_ts+0x14>
 8014fae:	f04f 33ff 	mov.w	r3, #4294967295
 8014fb2:	e005      	b.n	8014fc0 <inv_icm20948_dmp_get_bac_ts+0x20>
	*bac_ts = fd.bac_ts;
 8014fb4:	4b05      	ldr	r3, [pc, #20]	@ (8014fcc <inv_icm20948_dmp_get_bac_ts+0x2c>)
 8014fb6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	601a      	str	r2, [r3, #0]
	return 0;
 8014fbe:	2300      	movs	r3, #0
}
 8014fc0:	4618      	mov	r0, r3
 8014fc2:	370c      	adds	r7, #12
 8014fc4:	46bd      	mov	sp, r7
 8014fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fca:	4770      	bx	lr
 8014fcc:	20001b20 	.word	0x20001b20

08014fd0 <inv_icm20948_dmp_get_flip_pickup_state>:

int inv_icm20948_dmp_get_flip_pickup_state(uint16_t *flip_pickup)
{
 8014fd0:	b480      	push	{r7}
 8014fd2:	b083      	sub	sp, #12
 8014fd4:	af00      	add	r7, sp, #0
 8014fd6:	6078      	str	r0, [r7, #4]
	if(!flip_pickup) return -1;
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	d102      	bne.n	8014fe4 <inv_icm20948_dmp_get_flip_pickup_state+0x14>
 8014fde:	f04f 33ff 	mov.w	r3, #4294967295
 8014fe2:	e006      	b.n	8014ff2 <inv_icm20948_dmp_get_flip_pickup_state+0x22>
	*flip_pickup = fd.flip_pickup;
 8014fe4:	4b06      	ldr	r3, [pc, #24]	@ (8015000 <inv_icm20948_dmp_get_flip_pickup_state+0x30>)
 8014fe6:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 8014fea:	b29a      	uxth	r2, r3
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	801a      	strh	r2, [r3, #0]
	return 0;
 8014ff0:	2300      	movs	r3, #0
}
 8014ff2:	4618      	mov	r0, r3
 8014ff4:	370c      	adds	r7, #12
 8014ff6:	46bd      	mov	sp, r7
 8014ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ffc:	4770      	bx	lr
 8014ffe:	bf00      	nop
 8015000:	20001b20 	.word	0x20001b20

08015004 <inv_icm20948_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_accel_accuracy(void)
{
 8015004:	b480      	push	{r7}
 8015006:	af00      	add	r7, sp, #0
	return fd.accel_accuracy;
 8015008:	4b03      	ldr	r3, [pc, #12]	@ (8015018 <inv_icm20948_get_accel_accuracy+0x14>)
 801500a:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	@ 0x7a
}
 801500e:	4618      	mov	r0, r3
 8015010:	46bd      	mov	sp, r7
 8015012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015016:	4770      	bx	lr
 8015018:	20001b20 	.word	0x20001b20

0801501c <inv_icm20948_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_gyro_accuracy(void)
{
 801501c:	b480      	push	{r7}
 801501e:	af00      	add	r7, sp, #0
	return fd.gyro_accuracy;
 8015020:	4b03      	ldr	r3, [pc, #12]	@ (8015030 <inv_icm20948_get_gyro_accuracy+0x14>)
 8015022:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	@ 0x7c
}
 8015026:	4618      	mov	r0, r3
 8015028:	46bd      	mov	sp, r7
 801502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801502e:	4770      	bx	lr
 8015030:	20001b20 	.word	0x20001b20

08015034 <inv_icm20948_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_mag_accuracy(void)
{
 8015034:	b480      	push	{r7}
 8015036:	af00      	add	r7, sp, #0
	return fd.cpass_accuracy;
 8015038:	4b03      	ldr	r3, [pc, #12]	@ (8015048 <inv_icm20948_get_mag_accuracy+0x14>)
 801503a:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	@ 0x7e
}
 801503e:	4618      	mov	r0, r3
 8015040:	46bd      	mov	sp, r7
 8015042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015046:	4770      	bx	lr
 8015048:	20001b20 	.word	0x20001b20

0801504c <inv_icm20948_get_gmrv_accuracy>:

/** Returns accuracy of geomagnetic rotation vector.
 * @return Accuracy of GMRV in Q29.
*/
int inv_icm20948_get_gmrv_accuracy(void)
{
 801504c:	b480      	push	{r7}
 801504e:	af00      	add	r7, sp, #0
	return fd.dmp_geomag_accuracyQ29;
 8015050:	4b03      	ldr	r3, [pc, #12]	@ (8015060 <inv_icm20948_get_gmrv_accuracy+0x14>)
 8015052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8015054:	4618      	mov	r0, r3
 8015056:	46bd      	mov	sp, r7
 8015058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801505c:	4770      	bx	lr
 801505e:	bf00      	nop
 8015060:	20001b20 	.word	0x20001b20

08015064 <inv_icm20948_get_rv_accuracy>:

/** Returns accuracy of rotation vector.
 * @return Accuracy of RV in Q29.
*/
int inv_icm20948_get_rv_accuracy(void)
{
 8015064:	b480      	push	{r7}
 8015066:	af00      	add	r7, sp, #0
	return fd.dmp_rv_accuracyQ29;
 8015068:	4b03      	ldr	r3, [pc, #12]	@ (8015078 <inv_icm20948_get_rv_accuracy+0x14>)
 801506a:	699b      	ldr	r3, [r3, #24]
}
 801506c:	4618      	mov	r0, r3
 801506e:	46bd      	mov	sp, r7
 8015070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015074:	4770      	bx	lr
 8015076:	bf00      	nop
 8015078:	20001b20 	.word	0x20001b20

0801507c <inv_save_setting>:
	28538, 28823, 29112, 29403, 29697, 29994, 30294, 30597,
	30903, 31212, 31524, 31839, 32157, 32479, 32804
};

static int inv_save_setting(struct inv_icm20948 * s, struct recover_regs * saved_regs)
{
 801507c:	b580      	push	{r7, lr}
 801507e:	b084      	sub	sp, #16
 8015080:	af00      	add	r7, sp, #0
 8015082:	6078      	str	r0, [r7, #4]
 8015084:	6039      	str	r1, [r7, #0]
	int result = 0;
 8015086:	2300      	movs	r3, #0
 8015088:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 801508a:	683b      	ldr	r3, [r7, #0]
 801508c:	2201      	movs	r2, #1
 801508e:	2176      	movs	r1, #118	@ 0x76
 8015090:	6878      	ldr	r0, [r7, #4]
 8015092:	f003 f8d9 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015096:	4602      	mov	r2, r0
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	4313      	orrs	r3, r2
 801509c:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &saved_regs->user_ctrl);
 801509e:	683b      	ldr	r3, [r7, #0]
 80150a0:	3301      	adds	r3, #1
 80150a2:	2201      	movs	r2, #1
 80150a4:	2103      	movs	r1, #3
 80150a6:	6878      	ldr	r0, [r7, #4]
 80150a8:	f003 f8ce 	bl	8018248 <inv_icm20948_read_mems_reg>
 80150ac:	4602      	mov	r2, r0
 80150ae:	68fb      	ldr	r3, [r7, #12]
 80150b0:	4313      	orrs	r3, r2
 80150b2:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_read_mems_reg(s, REG_LP_CONFIG, 1, &saved_regs->lp_config);
 80150b4:	683b      	ldr	r3, [r7, #0]
 80150b6:	3302      	adds	r3, #2
 80150b8:	2201      	movs	r2, #1
 80150ba:	2105      	movs	r1, #5
 80150bc:	6878      	ldr	r0, [r7, #4]
 80150be:	f003 f8c3 	bl	8018248 <inv_icm20948_read_mems_reg>
 80150c2:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE, 1, &saved_regs->int_enable);
 80150c4:	683b      	ldr	r3, [r7, #0]
 80150c6:	3303      	adds	r3, #3
 80150c8:	2201      	movs	r2, #1
 80150ca:	2110      	movs	r1, #16
 80150cc:	6878      	ldr	r0, [r7, #4]
 80150ce:	f003 f8bb 	bl	8018248 <inv_icm20948_read_mems_reg>
 80150d2:	4602      	mov	r2, r0
 80150d4:	68fb      	ldr	r3, [r7, #12]
 80150d6:	4313      	orrs	r3, r2
 80150d8:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_1, 1, &saved_regs->int_enable_1);
 80150da:	683b      	ldr	r3, [r7, #0]
 80150dc:	3304      	adds	r3, #4
 80150de:	2201      	movs	r2, #1
 80150e0:	2111      	movs	r1, #17
 80150e2:	6878      	ldr	r0, [r7, #4]
 80150e4:	f003 f8b0 	bl	8018248 <inv_icm20948_read_mems_reg>
 80150e8:	4602      	mov	r2, r0
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	4313      	orrs	r3, r2
 80150ee:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_2, 1, &saved_regs->int_enable_2);
 80150f0:	683b      	ldr	r3, [r7, #0]
 80150f2:	3305      	adds	r3, #5
 80150f4:	2201      	movs	r2, #1
 80150f6:	2112      	movs	r1, #18
 80150f8:	6878      	ldr	r0, [r7, #4]
 80150fa:	f003 f8a5 	bl	8018248 <inv_icm20948_read_mems_reg>
 80150fe:	4602      	mov	r2, r0
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	4313      	orrs	r3, r2
 8015104:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN, 1, &saved_regs->fifo_en);
 8015106:	683b      	ldr	r3, [r7, #0]
 8015108:	3306      	adds	r3, #6
 801510a:	2201      	movs	r2, #1
 801510c:	2166      	movs	r1, #102	@ 0x66
 801510e:	6878      	ldr	r0, [r7, #4]
 8015110:	f003 f89a 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015114:	4602      	mov	r2, r0
 8015116:	68fb      	ldr	r3, [r7, #12]
 8015118:	4313      	orrs	r3, r2
 801511a:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN_2, 1, &saved_regs->fifo_en_2);
 801511c:	683b      	ldr	r3, [r7, #0]
 801511e:	3307      	adds	r3, #7
 8015120:	2201      	movs	r2, #1
 8015122:	2167      	movs	r1, #103	@ 0x67
 8015124:	6878      	ldr	r0, [r7, #4]
 8015126:	f003 f88f 	bl	8018248 <inv_icm20948_read_mems_reg>
 801512a:	4602      	mov	r2, r0
 801512c:	68fb      	ldr	r3, [r7, #12]
 801512e:	4313      	orrs	r3, r2
 8015130:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &saved_regs->fifo_rst);
 8015132:	683b      	ldr	r3, [r7, #0]
 8015134:	3308      	adds	r3, #8
 8015136:	2201      	movs	r2, #1
 8015138:	2168      	movs	r1, #104	@ 0x68
 801513a:	6878      	ldr	r0, [r7, #4]
 801513c:	f003 f884 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015140:	4602      	mov	r2, r0
 8015142:	68fb      	ldr	r3, [r7, #12]
 8015144:	4313      	orrs	r3, r2
 8015146:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &saved_regs->gyro_smplrt_div);
 8015148:	683b      	ldr	r3, [r7, #0]
 801514a:	3309      	adds	r3, #9
 801514c:	2201      	movs	r2, #1
 801514e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015152:	6878      	ldr	r0, [r7, #4]
 8015154:	f003 f878 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015158:	4602      	mov	r2, r0
 801515a:	68fb      	ldr	r3, [r7, #12]
 801515c:	4313      	orrs	r3, r2
 801515e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &saved_regs->gyro_config_1);
 8015160:	683b      	ldr	r3, [r7, #0]
 8015162:	330a      	adds	r3, #10
 8015164:	2201      	movs	r2, #1
 8015166:	f240 1101 	movw	r1, #257	@ 0x101
 801516a:	6878      	ldr	r0, [r7, #4]
 801516c:	f003 f86c 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015170:	4602      	mov	r2, r0
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	4313      	orrs	r3, r2
 8015176:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &saved_regs->gyro_config_2);
 8015178:	683b      	ldr	r3, [r7, #0]
 801517a:	330b      	adds	r3, #11
 801517c:	2201      	movs	r2, #1
 801517e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8015182:	6878      	ldr	r0, [r7, #4]
 8015184:	f003 f860 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015188:	4602      	mov	r2, r0
 801518a:	68fb      	ldr	r3, [r7, #12]
 801518c:	4313      	orrs	r3, r2
 801518e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 1, &saved_regs->accel_smplrt_div_1);
 8015190:	683b      	ldr	r3, [r7, #0]
 8015192:	330c      	adds	r3, #12
 8015194:	2201      	movs	r2, #1
 8015196:	f44f 7188 	mov.w	r1, #272	@ 0x110
 801519a:	6878      	ldr	r0, [r7, #4]
 801519c:	f003 f854 	bl	8018248 <inv_icm20948_read_mems_reg>
 80151a0:	4602      	mov	r2, r0
 80151a2:	68fb      	ldr	r3, [r7, #12]
 80151a4:	4313      	orrs	r3, r2
 80151a6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, 1, &saved_regs->accel_smplrt_div_2);
 80151a8:	683b      	ldr	r3, [r7, #0]
 80151aa:	330d      	adds	r3, #13
 80151ac:	2201      	movs	r2, #1
 80151ae:	f240 1111 	movw	r1, #273	@ 0x111
 80151b2:	6878      	ldr	r0, [r7, #4]
 80151b4:	f003 f848 	bl	8018248 <inv_icm20948_read_mems_reg>
 80151b8:	4602      	mov	r2, r0
 80151ba:	68fb      	ldr	r3, [r7, #12]
 80151bc:	4313      	orrs	r3, r2
 80151be:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 80151c0:	683b      	ldr	r3, [r7, #0]
 80151c2:	330e      	adds	r3, #14
 80151c4:	2201      	movs	r2, #1
 80151c6:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80151ca:	6878      	ldr	r0, [r7, #4]
 80151cc:	f003 f83c 	bl	8018248 <inv_icm20948_read_mems_reg>
 80151d0:	4602      	mov	r2, r0
 80151d2:	68fb      	ldr	r3, [r7, #12]
 80151d4:	4313      	orrs	r3, r2
 80151d6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 80151d8:	683b      	ldr	r3, [r7, #0]
 80151da:	330f      	adds	r3, #15
 80151dc:	2201      	movs	r2, #1
 80151de:	f240 1115 	movw	r1, #277	@ 0x115
 80151e2:	6878      	ldr	r0, [r7, #4]
 80151e4:	f003 f830 	bl	8018248 <inv_icm20948_read_mems_reg>
 80151e8:	4602      	mov	r2, r0
 80151ea:	68fb      	ldr	r3, [r7, #12]
 80151ec:	4313      	orrs	r3, r2
 80151ee:	60fb      	str	r3, [r7, #12]

	return result;
 80151f0:	68fb      	ldr	r3, [r7, #12]
}
 80151f2:	4618      	mov	r0, r3
 80151f4:	3710      	adds	r7, #16
 80151f6:	46bd      	mov	sp, r7
 80151f8:	bd80      	pop	{r7, pc}

080151fa <inv_recover_setting>:

static int inv_recover_setting(struct inv_icm20948 * s, const struct recover_regs * saved_regs)
{
 80151fa:	b580      	push	{r7, lr}
 80151fc:	b084      	sub	sp, #16
 80151fe:	af00      	add	r7, sp, #0
 8015200:	6078      	str	r0, [r7, #4]
 8015202:	6039      	str	r1, [r7, #0]
	int result = 0;
 8015204:	2300      	movs	r3, #0
 8015206:	60fb      	str	r3, [r7, #12]

	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, 
 8015208:	227f      	movs	r2, #127	@ 0x7f
 801520a:	2107      	movs	r1, #7
 801520c:	6878      	ldr	r0, [r7, #4]
 801520e:	f002 ffbf 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015212:	4602      	mov	r2, r0
 8015214:	68fb      	ldr	r3, [r7, #12]
 8015216:	4313      	orrs	r3, r2
 8015218:	60fb      	str	r3, [r7, #12]
                                     BIT_PWR_PRESSURE_STBY | BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);

	// Restore sensor configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, saved_regs->gyro_smplrt_div);
 801521a:	683b      	ldr	r3, [r7, #0]
 801521c:	7a5b      	ldrb	r3, [r3, #9]
 801521e:	461a      	mov	r2, r3
 8015220:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015224:	6878      	ldr	r0, [r7, #4]
 8015226:	f002 ffb3 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801522a:	4602      	mov	r2, r0
 801522c:	68fb      	ldr	r3, [r7, #12]
 801522e:	4313      	orrs	r3, r2
 8015230:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, saved_regs->gyro_config_1);
 8015232:	683b      	ldr	r3, [r7, #0]
 8015234:	7a9b      	ldrb	r3, [r3, #10]
 8015236:	461a      	mov	r2, r3
 8015238:	f240 1101 	movw	r1, #257	@ 0x101
 801523c:	6878      	ldr	r0, [r7, #4]
 801523e:	f002 ffa7 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015242:	4602      	mov	r2, r0
 8015244:	68fb      	ldr	r3, [r7, #12]
 8015246:	4313      	orrs	r3, r2
 8015248:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, saved_regs->gyro_config_2);
 801524a:	683b      	ldr	r3, [r7, #0]
 801524c:	7adb      	ldrb	r3, [r3, #11]
 801524e:	461a      	mov	r2, r3
 8015250:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8015254:	6878      	ldr	r0, [r7, #4]
 8015256:	f002 ff9b 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801525a:	4602      	mov	r2, r0
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	4313      	orrs	r3, r2
 8015260:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, saved_regs->accel_smplrt_div_1);
 8015262:	683b      	ldr	r3, [r7, #0]
 8015264:	7b1b      	ldrb	r3, [r3, #12]
 8015266:	461a      	mov	r2, r3
 8015268:	f44f 7188 	mov.w	r1, #272	@ 0x110
 801526c:	6878      	ldr	r0, [r7, #4]
 801526e:	f002 ff8f 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015272:	4602      	mov	r2, r0
 8015274:	68fb      	ldr	r3, [r7, #12]
 8015276:	4313      	orrs	r3, r2
 8015278:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, saved_regs->accel_smplrt_div_2);
 801527a:	683b      	ldr	r3, [r7, #0]
 801527c:	7b5b      	ldrb	r3, [r3, #13]
 801527e:	461a      	mov	r2, r3
 8015280:	f240 1111 	movw	r1, #273	@ 0x111
 8015284:	6878      	ldr	r0, [r7, #4]
 8015286:	f002 ff83 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801528a:	4602      	mov	r2, r0
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	4313      	orrs	r3, r2
 8015290:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, saved_regs->accel_config);
 8015292:	683b      	ldr	r3, [r7, #0]
 8015294:	7b9b      	ldrb	r3, [r3, #14]
 8015296:	461a      	mov	r2, r3
 8015298:	f44f 718a 	mov.w	r1, #276	@ 0x114
 801529c:	6878      	ldr	r0, [r7, #4]
 801529e:	f002 ff77 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80152a2:	4602      	mov	r2, r0
 80152a4:	68fb      	ldr	r3, [r7, #12]
 80152a6:	4313      	orrs	r3, r2
 80152a8:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, saved_regs->accel_config_2);
 80152aa:	683b      	ldr	r3, [r7, #0]
 80152ac:	7bdb      	ldrb	r3, [r3, #15]
 80152ae:	461a      	mov	r2, r3
 80152b0:	f240 1115 	movw	r1, #277	@ 0x115
 80152b4:	6878      	ldr	r0, [r7, #4]
 80152b6:	f002 ff6b 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80152ba:	4602      	mov	r2, r0
 80152bc:	68fb      	ldr	r3, [r7, #12]
 80152be:	4313      	orrs	r3, r2
 80152c0:	60fb      	str	r3, [r7, #12]

	// Restore FIFO configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, saved_regs->fifo_cfg);
 80152c2:	683b      	ldr	r3, [r7, #0]
 80152c4:	781b      	ldrb	r3, [r3, #0]
 80152c6:	461a      	mov	r2, r3
 80152c8:	2176      	movs	r1, #118	@ 0x76
 80152ca:	6878      	ldr	r0, [r7, #4]
 80152cc:	f002 ff60 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80152d0:	4602      	mov	r2, r0
 80152d2:	68fb      	ldr	r3, [r7, #12]
 80152d4:	4313      	orrs	r3, r2
 80152d6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, saved_regs->lp_config);
 80152d8:	683b      	ldr	r3, [r7, #0]
 80152da:	789b      	ldrb	r3, [r3, #2]
 80152dc:	461a      	mov	r2, r3
 80152de:	2105      	movs	r1, #5
 80152e0:	6878      	ldr	r0, [r7, #4]
 80152e2:	f002 ff55 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80152e6:	4602      	mov	r2, r0
 80152e8:	68fb      	ldr	r3, [r7, #12]
 80152ea:	4313      	orrs	r3, r2
 80152ec:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE, saved_regs->int_enable);
 80152ee:	683b      	ldr	r3, [r7, #0]
 80152f0:	78db      	ldrb	r3, [r3, #3]
 80152f2:	461a      	mov	r2, r3
 80152f4:	2110      	movs	r1, #16
 80152f6:	6878      	ldr	r0, [r7, #4]
 80152f8:	f002 ff4a 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80152fc:	4602      	mov	r2, r0
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	4313      	orrs	r3, r2
 8015302:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE_1, saved_regs->int_enable_1);
 8015304:	683b      	ldr	r3, [r7, #0]
 8015306:	791b      	ldrb	r3, [r3, #4]
 8015308:	461a      	mov	r2, r3
 801530a:	2111      	movs	r1, #17
 801530c:	6878      	ldr	r0, [r7, #4]
 801530e:	f002 ff3f 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015312:	4602      	mov	r2, r0
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	4313      	orrs	r3, r2
 8015318:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, saved_regs->fifo_en);
 801531a:	683b      	ldr	r3, [r7, #0]
 801531c:	799b      	ldrb	r3, [r3, #6]
 801531e:	461a      	mov	r2, r3
 8015320:	2166      	movs	r1, #102	@ 0x66
 8015322:	6878      	ldr	r0, [r7, #4]
 8015324:	f002 ff34 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015328:	4602      	mov	r2, r0
 801532a:	68fb      	ldr	r3, [r7, #12]
 801532c:	4313      	orrs	r3, r2
 801532e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, saved_regs->fifo_en_2);
 8015330:	683b      	ldr	r3, [r7, #0]
 8015332:	79db      	ldrb	r3, [r3, #7]
 8015334:	461a      	mov	r2, r3
 8015336:	2167      	movs	r1, #103	@ 0x67
 8015338:	6878      	ldr	r0, [r7, #4]
 801533a:	f002 ff29 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801533e:	4602      	mov	r2, r0
 8015340:	68fb      	ldr	r3, [r7, #12]
 8015342:	4313      	orrs	r3, r2
 8015344:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, MAX_5_BIT_VALUE);
 8015346:	221f      	movs	r2, #31
 8015348:	2168      	movs	r1, #104	@ 0x68
 801534a:	6878      	ldr	r0, [r7, #4]
 801534c:	f002 ff20 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015350:	4602      	mov	r2, r0
 8015352:	68fb      	ldr	r3, [r7, #12]
 8015354:	4313      	orrs	r3, r2
 8015356:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, saved_regs->fifo_rst);
 8015358:	683b      	ldr	r3, [r7, #0]
 801535a:	7a1b      	ldrb	r3, [r3, #8]
 801535c:	461a      	mov	r2, r3
 801535e:	2168      	movs	r1, #104	@ 0x68
 8015360:	6878      	ldr	r0, [r7, #4]
 8015362:	f002 ff15 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015366:	4602      	mov	r2, r0
 8015368:	68fb      	ldr	r3, [r7, #12]
 801536a:	4313      	orrs	r3, r2
 801536c:	60fb      	str	r3, [r7, #12]

	// Reset DMP
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
                                     (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
 801536e:	683b      	ldr	r3, [r7, #0]
 8015370:	785b      	ldrb	r3, [r3, #1]
 8015372:	b25b      	sxtb	r3, r3
 8015374:	f023 0348 	bic.w	r3, r3, #72	@ 0x48
 8015378:	b25b      	sxtb	r3, r3
 801537a:	f043 0308 	orr.w	r3, r3, #8
 801537e:	b25b      	sxtb	r3, r3
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
 8015380:	b2db      	uxtb	r3, r3
 8015382:	461a      	mov	r2, r3
 8015384:	2103      	movs	r1, #3
 8015386:	6878      	ldr	r0, [r7, #4]
 8015388:	f002 ff02 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801538c:	4602      	mov	r2, r0
 801538e:	68fb      	ldr	r3, [r7, #12]
 8015390:	4313      	orrs	r3, r2
 8015392:	60fb      	str	r3, [r7, #12]
	inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 8015394:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8015398:	f7f0 f8ce 	bl	8005538 <inv_icm20948_sleep_us>
    
    result |=inv_icm20948_set_dmp_address(s);
 801539c:	6878      	ldr	r0, [r7, #4]
 801539e:	f7fb f9d5 	bl	801074c <inv_icm20948_set_dmp_address>
 80153a2:	4602      	mov	r2, r0
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	4313      	orrs	r3, r2
 80153a8:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_set_secondary(s);
 80153aa:	6878      	ldr	r0, [r7, #4]
 80153ac:	f7fb f9f0 	bl	8010790 <inv_icm20948_set_secondary>
 80153b0:	4602      	mov	r2, r0
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	4313      	orrs	r3, r2
 80153b6:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_setup_compass_akm(s);
 80153b8:	6878      	ldr	r0, [r7, #4]
 80153ba:	f7f8 fa3d 	bl	800d838 <inv_icm20948_setup_compass_akm>
 80153be:	4602      	mov	r2, r0
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	4313      	orrs	r3, r2
 80153c4:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_sleep_mems(s);
 80153c6:	6878      	ldr	r0, [r7, #4]
 80153c8:	f7fb f9a4 	bl	8010714 <inv_icm20948_sleep_mems>
 80153cc:	4602      	mov	r2, r0
 80153ce:	68fb      	ldr	r3, [r7, #12]
 80153d0:	4313      	orrs	r3, r2
 80153d2:	60fb      	str	r3, [r7, #12]
	return result;
 80153d4:	68fb      	ldr	r3, [r7, #12]
}
 80153d6:	4618      	mov	r0, r3
 80153d8:	3710      	adds	r7, #16
 80153da:	46bd      	mov	sp, r7
 80153dc:	bd80      	pop	{r7, pc}
	...

080153e0 <inv_check_accelgyro_self_test>:
*  @param[in] meanNormalTestValues average value of normal test.
*  @param[in] meanSelfTestValues   average value of self test
*  @return zero as success. A non-zero return value indicates failure in self test.
*/
static int inv_check_accelgyro_self_test(enum INV_SENSORS sensorType, uint8_t * selfTestValuesReadFromReg, int *meanNormalTestValues, int *meanSelfTestValues) 
{
 80153e0:	b480      	push	{r7}
 80153e2:	b08f      	sub	sp, #60	@ 0x3c
 80153e4:	af00      	add	r7, sp, #0
 80153e6:	60b9      	str	r1, [r7, #8]
 80153e8:	607a      	str	r2, [r7, #4]
 80153ea:	603b      	str	r3, [r7, #0]
 80153ec:	4603      	mov	r3, r0
 80153ee:	73fb      	strb	r3, [r7, #15]
    int ret_val;
    int lIsStOtpReadZero = 0;
 80153f0:	2300      	movs	r3, #0
 80153f2:	633b      	str	r3, [r7, #48]	@ 0x30
    int l_st_otp_read[3], lDiffNormalStValues[3], i;
    
    ret_val = 0;
 80153f4:	2300      	movs	r3, #0
 80153f6:	637b      	str	r3, [r7, #52]	@ 0x34
    // Calculate factory Self-Test value (ST_OTP) based on the following equation:
    // The factory Self-Test value (ST_OTP) is calculated from the ST_Code (the SELF_TEST values read)
    // using the following equation, where FS is the full scale value code:
    // st_otp = 2620/2^FS * 1.01^(st_value - 1)
    // the result of the equation is in sSelfTestEquation array
    for (i = 0; i < 3; i++) {
 80153f8:	2300      	movs	r3, #0
 80153fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80153fc:	e021      	b.n	8015442 <inv_check_accelgyro_self_test+0x62>
        if (selfTestValuesReadFromReg[i] != 0) {
 80153fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015400:	68ba      	ldr	r2, [r7, #8]
 8015402:	4413      	add	r3, r2
 8015404:	781b      	ldrb	r3, [r3, #0]
 8015406:	2b00      	cmp	r3, #0
 8015408:	d00f      	beq.n	801542a <inv_check_accelgyro_self_test+0x4a>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 801540a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801540c:	68ba      	ldr	r2, [r7, #8]
 801540e:	4413      	add	r3, r2
 8015410:	781b      	ldrb	r3, [r3, #0]
 8015412:	3b01      	subs	r3, #1
 8015414:	4a36      	ldr	r2, [pc, #216]	@ (80154f0 <inv_check_accelgyro_self_test+0x110>)
 8015416:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801541a:	461a      	mov	r2, r3
 801541c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801541e:	009b      	lsls	r3, r3, #2
 8015420:	3338      	adds	r3, #56	@ 0x38
 8015422:	443b      	add	r3, r7
 8015424:	f843 2c18 	str.w	r2, [r3, #-24]
 8015428:	e008      	b.n	801543c <inv_check_accelgyro_self_test+0x5c>
        } else {
            l_st_otp_read[i] = 0;
 801542a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801542c:	009b      	lsls	r3, r3, #2
 801542e:	3338      	adds	r3, #56	@ 0x38
 8015430:	443b      	add	r3, r7
 8015432:	2200      	movs	r2, #0
 8015434:	f843 2c18 	str.w	r2, [r3, #-24]
            lIsStOtpReadZero = 1;
 8015438:	2301      	movs	r3, #1
 801543a:	633b      	str	r3, [r7, #48]	@ 0x30
    for (i = 0; i < 3; i++) {
 801543c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801543e:	3301      	adds	r3, #1
 8015440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015444:	2b02      	cmp	r3, #2
 8015446:	ddda      	ble.n	80153fe <inv_check_accelgyro_self_test+0x1e>
    // - GYST = GY_ST_OS - GY_OS
    // - GZST = GZ_ST_OS - GZ_OS
    // - AXST = AX_ST_OS - AX_OS
    // - AYST = AY_ST_OS - AY_OS
    // - AZST = AZ_ST_OS - AZ_OS
    for (i = 0; i < 3; i++) {
 8015448:	2300      	movs	r3, #0
 801544a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801544c:	e045      	b.n	80154da <inv_check_accelgyro_self_test+0xfa>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 801544e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015450:	009b      	lsls	r3, r3, #2
 8015452:	683a      	ldr	r2, [r7, #0]
 8015454:	4413      	add	r3, r2
 8015456:	681a      	ldr	r2, [r3, #0]
 8015458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801545a:	009b      	lsls	r3, r3, #2
 801545c:	6879      	ldr	r1, [r7, #4]
 801545e:	440b      	add	r3, r1
 8015460:	681b      	ldr	r3, [r3, #0]
 8015462:	1ad2      	subs	r2, r2, r3
 8015464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015466:	009b      	lsls	r3, r3, #2
 8015468:	3338      	adds	r3, #56	@ 0x38
 801546a:	443b      	add	r3, r7
 801546c:	f843 2c24 	str.w	r2, [r3, #-36]
        
        // Ensure the factory Self-Test values ST_OTP are not 0
        if (!lIsStOtpReadZero) {
 8015470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015472:	2b00      	cmp	r3, #0
 8015474:	d12c      	bne.n	80154d0 <inv_check_accelgyro_self_test+0xf0>
            // Compare the current Self-Test response (GXST, GYST, GZST, AXST, AYST and AZST) to the factory Self-Test values (ST_OTP)
            // and report Self-Test is passing if all the following criteria are fulfilled:
            // (GXST / GXST_OTP)  > 0.5
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 8015476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015478:	009b      	lsls	r3, r3, #2
 801547a:	3338      	adds	r3, #56	@ 0x38
 801547c:	443b      	add	r3, r7
 801547e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8015482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015484:	009b      	lsls	r3, r3, #2
 8015486:	3338      	adds	r3, #56	@ 0x38
 8015488:	443b      	add	r3, r7
 801548a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 801548e:	105b      	asrs	r3, r3, #1
 8015490:	429a      	cmp	r2, r3
 8015492:	da01      	bge.n	8015498 <inv_check_accelgyro_self_test+0xb8>
                ret_val = 1;
 8015494:	2301      	movs	r3, #1
 8015496:	637b      	str	r3, [r7, #52]	@ 0x34
            if (sensorType != INV_SENSOR_GYRO)
 8015498:	7bfb      	ldrb	r3, [r7, #15]
 801549a:	2b01      	cmp	r3, #1
 801549c:	d01a      	beq.n	80154d4 <inv_check_accelgyro_self_test+0xf4>
				// (AXST / AXST_OTP)  < 1.5
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 801549e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154a0:	009b      	lsls	r3, r3, #2
 80154a2:	3338      	adds	r3, #56	@ 0x38
 80154a4:	443b      	add	r3, r7
 80154a6:	f853 2c24 	ldr.w	r2, [r3, #-36]
 80154aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154ac:	009b      	lsls	r3, r3, #2
 80154ae:	3338      	adds	r3, #56	@ 0x38
 80154b0:	443b      	add	r3, r7
 80154b2:	f853 1c18 	ldr.w	r1, [r3, #-24]
 80154b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154b8:	009b      	lsls	r3, r3, #2
 80154ba:	3338      	adds	r3, #56	@ 0x38
 80154bc:	443b      	add	r3, r7
 80154be:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80154c2:	105b      	asrs	r3, r3, #1
 80154c4:	440b      	add	r3, r1
 80154c6:	429a      	cmp	r2, r3
 80154c8:	dd04      	ble.n	80154d4 <inv_check_accelgyro_self_test+0xf4>
                    ret_val = 1;
 80154ca:	2301      	movs	r3, #1
 80154cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80154ce:	e001      	b.n	80154d4 <inv_check_accelgyro_self_test+0xf4>
        } else
            ret_val = 1;
 80154d0:	2301      	movs	r3, #1
 80154d2:	637b      	str	r3, [r7, #52]	@ 0x34
    for (i = 0; i < 3; i++) {
 80154d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154d6:	3301      	adds	r3, #1
 80154d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80154da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154dc:	2b02      	cmp	r3, #2
 80154de:	ddb6      	ble.n	801544e <inv_check_accelgyro_self_test+0x6e>
    }
    
    return ret_val;
 80154e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80154e2:	4618      	mov	r0, r3
 80154e4:	373c      	adds	r7, #60	@ 0x3c
 80154e6:	46bd      	mov	sp, r7
 80154e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154ec:	4770      	bx	lr
 80154ee:	bf00      	nop
 80154f0:	0802ddcc 	.word	0x0802ddcc

080154f4 <inv_setup_selftest>:

static int inv_setup_selftest(struct inv_icm20948 * s, struct recover_regs * recover_regs)
{
 80154f4:	b580      	push	{r7, lr}
 80154f6:	b084      	sub	sp, #16
 80154f8:	af00      	add	r7, sp, #0
 80154fa:	6078      	str	r0, [r7, #4]
 80154fc:	6039      	str	r1, [r7, #0]
	int result = 0;
 80154fe:	2300      	movs	r3, #0
 8015500:	60fb      	str	r3, [r7, #12]

	// reset static value
	memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 8015502:	687b      	ldr	r3, [r7, #4]
 8015504:	3391      	adds	r3, #145	@ 0x91
 8015506:	2203      	movs	r2, #3
 8015508:	2100      	movs	r1, #0
 801550a:	4618      	mov	r0, r3
 801550c:	f00e fad6 	bl	8023abc <memset>
	memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	3394      	adds	r3, #148	@ 0x94
 8015514:	2203      	movs	r2, #3
 8015516:	2100      	movs	r1, #0
 8015518:	4618      	mov	r0, r3
 801551a:	f00e facf 	bl	8023abc <memset>
	
	// Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 801551e:	2201      	movs	r2, #1
 8015520:	2106      	movs	r1, #6
 8015522:	6878      	ldr	r0, [r7, #4]
 8015524:	f002 fe34 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015528:	4602      	mov	r2, r0
 801552a:	68fb      	ldr	r3, [r7, #12]
 801552c:	4313      	orrs	r3, r2
 801552e:	60fb      	str	r3, [r7, #12]
    
	// Save the current settings
	result |= inv_save_setting(s, recover_regs);
 8015530:	6839      	ldr	r1, [r7, #0]
 8015532:	6878      	ldr	r0, [r7, #4]
 8015534:	f7ff fda2 	bl	801507c <inv_save_setting>
 8015538:	4602      	mov	r2, r0
 801553a:	68fb      	ldr	r3, [r7, #12]
 801553c:	4313      	orrs	r3, r2
 801553e:	60fb      	str	r3, [r7, #12]
    
	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 8015540:	223f      	movs	r2, #63	@ 0x3f
 8015542:	2107      	movs	r1, #7
 8015544:	6878      	ldr	r0, [r7, #4]
 8015546:	f002 fe23 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801554a:	4602      	mov	r2, r0
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	4313      	orrs	r3, r2
 8015550:	60fb      	str	r3, [r7, #12]
    
    /*   Perform a soft-reset of the chip by setting the MSB of PWR_MGMT_1 register
    * This will clear any prior states in the chip
    */
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 8015552:	2280      	movs	r2, #128	@ 0x80
 8015554:	2106      	movs	r1, #6
 8015556:	6878      	ldr	r0, [r7, #4]
 8015558:	f002 fe1a 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801555c:	4602      	mov	r2, r0
 801555e:	68fb      	ldr	r3, [r7, #12]
 8015560:	4313      	orrs	r3, r2
 8015562:	60fb      	str	r3, [r7, #12]
    inv_icm20948_sleep_us(100000); //100ms delay after soft reset--yd
 8015564:	4855      	ldr	r0, [pc, #340]	@ (80156bc <inv_setup_selftest+0x1c8>)
 8015566:	f7ef ffe7 	bl	8005538 <inv_icm20948_sleep_us>
        
    // Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 801556a:	2201      	movs	r2, #1
 801556c:	2106      	movs	r1, #6
 801556e:	6878      	ldr	r0, [r7, #4]
 8015570:	f002 fe0e 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015574:	4602      	mov	r2, r0
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	4313      	orrs	r3, r2
 801557a:	60fb      	str	r3, [r7, #12]
	if (result)
 801557c:	68fb      	ldr	r3, [r7, #12]
 801557e:	2b00      	cmp	r3, #0
 8015580:	d001      	beq.n	8015586 <inv_setup_selftest+0x92>
		return result;
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	e095      	b.n	80156b2 <inv_setup_selftest+0x1be>
        
	// Set cycle mode
	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, 
 8015586:	2270      	movs	r2, #112	@ 0x70
 8015588:	2105      	movs	r1, #5
 801558a:	6878      	ldr	r0, [r7, #4]
 801558c:	f002 fe00 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015590:	4602      	mov	r2, r0
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	4313      	orrs	r3, r2
 8015596:	60fb      	str	r3, [r7, #12]
                                     BIT_I2C_MST_CYCLE | BIT_ACCEL_CYCLE | BIT_GYRO_CYCLE);
    
	// Configure FSR and DLPF for gyro
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 8015598:	220a      	movs	r2, #10
 801559a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801559e:	6878      	ldr	r0, [r7, #4]
 80155a0:	f002 fdf6 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80155a4:	4602      	mov	r2, r0
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	4313      	orrs	r3, r2
 80155aa:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 80155ac:	2201      	movs	r2, #1
 80155ae:	f240 1101 	movw	r1, #257	@ 0x101
 80155b2:	6878      	ldr	r0, [r7, #4]
 80155b4:	f002 fdec 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80155b8:	4602      	mov	r2, r0
 80155ba:	68fb      	ldr	r3, [r7, #12]
 80155bc:	4313      	orrs	r3, r2
 80155be:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 80155c0:	2203      	movs	r2, #3
 80155c2:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80155c6:	6878      	ldr	r0, [r7, #4]
 80155c8:	f002 fde2 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80155cc:	4602      	mov	r2, r0
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	4313      	orrs	r3, r2
 80155d2:	60fb      	str	r3, [r7, #12]
    
	// Configure FSR and DLPF for accel
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 80155d4:	2200      	movs	r2, #0
 80155d6:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80155da:	6878      	ldr	r0, [r7, #4]
 80155dc:	f002 fdd8 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80155e0:	4602      	mov	r2, r0
 80155e2:	68fb      	ldr	r3, [r7, #12]
 80155e4:	4313      	orrs	r3, r2
 80155e6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 80155e8:	220a      	movs	r2, #10
 80155ea:	f240 1111 	movw	r1, #273	@ 0x111
 80155ee:	6878      	ldr	r0, [r7, #4]
 80155f0:	f002 fdce 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80155f4:	4602      	mov	r2, r0
 80155f6:	68fb      	ldr	r3, [r7, #12]
 80155f8:	4313      	orrs	r3, r2
 80155fa:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 80155fc:	2239      	movs	r2, #57	@ 0x39
 80155fe:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8015602:	6878      	ldr	r0, [r7, #4]
 8015604:	f002 fdc4 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015608:	4602      	mov	r2, r0
 801560a:	68fb      	ldr	r3, [r7, #12]
 801560c:	4313      	orrs	r3, r2
 801560e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 8015610:	2202      	movs	r2, #2
 8015612:	f240 1115 	movw	r1, #277	@ 0x115
 8015616:	6878      	ldr	r0, [r7, #4]
 8015618:	f002 fdba 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 801561c:	4602      	mov	r2, r0
 801561e:	68fb      	ldr	r3, [r7, #12]
 8015620:	4313      	orrs	r3, r2
 8015622:	60fb      	str	r3, [r7, #12]

    // Read selftest values
    // Retrieve factory Self-Test code (ST_Code) from SELF_TEST registers  (User Bank 1): 
	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	3391      	adds	r3, #145	@ 0x91
 8015628:	2201      	movs	r2, #1
 801562a:	2182      	movs	r1, #130	@ 0x82
 801562c:	6878      	ldr	r0, [r7, #4]
 801562e:	f002 fe0b 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015632:	4602      	mov	r2, r0
 8015634:	68fb      	ldr	r3, [r7, #12]
 8015636:	4313      	orrs	r3, r2
 8015638:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	3392      	adds	r3, #146	@ 0x92
 801563e:	2201      	movs	r2, #1
 8015640:	2183      	movs	r1, #131	@ 0x83
 8015642:	6878      	ldr	r0, [r7, #4]
 8015644:	f002 fe00 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015648:	4602      	mov	r2, r0
 801564a:	68fb      	ldr	r3, [r7, #12]
 801564c:	4313      	orrs	r3, r2
 801564e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	3393      	adds	r3, #147	@ 0x93
 8015654:	2201      	movs	r2, #1
 8015656:	2184      	movs	r1, #132	@ 0x84
 8015658:	6878      	ldr	r0, [r7, #4]
 801565a:	f002 fdf5 	bl	8018248 <inv_icm20948_read_mems_reg>
 801565e:	4602      	mov	r2, r0
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	4313      	orrs	r3, r2
 8015664:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	3394      	adds	r3, #148	@ 0x94
 801566a:	2201      	movs	r2, #1
 801566c:	218e      	movs	r1, #142	@ 0x8e
 801566e:	6878      	ldr	r0, [r7, #4]
 8015670:	f002 fdea 	bl	8018248 <inv_icm20948_read_mems_reg>
 8015674:	4602      	mov	r2, r0
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	4313      	orrs	r3, r2
 801567a:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	3395      	adds	r3, #149	@ 0x95
 8015680:	2201      	movs	r2, #1
 8015682:	218f      	movs	r1, #143	@ 0x8f
 8015684:	6878      	ldr	r0, [r7, #4]
 8015686:	f002 fddf 	bl	8018248 <inv_icm20948_read_mems_reg>
 801568a:	4602      	mov	r2, r0
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	4313      	orrs	r3, r2
 8015690:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	3396      	adds	r3, #150	@ 0x96
 8015696:	2201      	movs	r2, #1
 8015698:	2190      	movs	r1, #144	@ 0x90
 801569a:	6878      	ldr	r0, [r7, #4]
 801569c:	f002 fdd4 	bl	8018248 <inv_icm20948_read_mems_reg>
 80156a0:	4602      	mov	r2, r0
 80156a2:	68fb      	ldr	r3, [r7, #12]
 80156a4:	4313      	orrs	r3, r2
 80156a6:	60fb      	str	r3, [r7, #12]

	// Restart sensors
    inv_icm20948_sleep_us(GYRO_ENGINE_UP_TIME*1000);
 80156a8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80156ac:	f7ef ff44 	bl	8005538 <inv_icm20948_sleep_us>
    
	return result;
 80156b0:	68fb      	ldr	r3, [r7, #12]
}
 80156b2:	4618      	mov	r0, r3
 80156b4:	3710      	adds	r7, #16
 80156b6:	46bd      	mov	sp, r7
 80156b8:	bd80      	pop	{r7, pc}
 80156ba:	bf00      	nop
 80156bc:	000186a0 	.word	0x000186a0

080156c0 <inv_selftest_read_samples>:

static int inv_selftest_read_samples(struct inv_icm20948 * self, enum INV_SENSORS type, int *sum_result, int *s)
{
 80156c0:	b580      	push	{r7, lr}
 80156c2:	b08a      	sub	sp, #40	@ 0x28
 80156c4:	af00      	add	r7, sp, #0
 80156c6:	60f8      	str	r0, [r7, #12]
 80156c8:	607a      	str	r2, [r7, #4]
 80156ca:	603b      	str	r3, [r7, #0]
 80156cc:	460b      	mov	r3, r1
 80156ce:	72fb      	strb	r3, [r7, #11]
	// - GZ_OS = Average (GYRO_ZOUT_H | GYRO_ZOUT_L)
	// - AX_OS = Average (ACCEL_XOUT_H | ACCEL_XOUT_L)
	// - AY_OS = Average (ACCEL_YOUT_H | ACCEL_YOUT_L)
	// - AZ_OS = Average (ACCEL_ZOUT_H | ACCEL_ZOUT_L)

    if (INV_SENSOR_GYRO == type)
 80156d0:	7afb      	ldrb	r3, [r7, #11]
 80156d2:	2b01      	cmp	r3, #1
 80156d4:	d103      	bne.n	80156de <inv_selftest_read_samples+0x1e>
        w = REG_GYRO_XOUT_H_SH;
 80156d6:	2333      	movs	r3, #51	@ 0x33
 80156d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80156dc:	e04e      	b.n	801577c <inv_selftest_read_samples+0xbc>
    else
        w = REG_ACCEL_XOUT_H_SH;
 80156de:	232d      	movs	r3, #45	@ 0x2d
 80156e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    while (*s < DEF_ST_SAMPLES) {
 80156e4:	e04a      	b.n	801577c <inv_selftest_read_samples+0xbc>
        
            if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 80156e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80156ea:	b299      	uxth	r1, r3
 80156ec:	f107 0310 	add.w	r3, r7, #16
 80156f0:	2206      	movs	r2, #6
 80156f2:	68f8      	ldr	r0, [r7, #12]
 80156f4:	f002 fda8 	bl	8018248 <inv_icm20948_read_mems_reg>
 80156f8:	4603      	mov	r3, r0
 80156fa:	2b00      	cmp	r3, #0
 80156fc:	d002      	beq.n	8015704 <inv_selftest_read_samples+0x44>
                return -1;
 80156fe:	f04f 33ff 	mov.w	r3, #4294967295
 8015702:	e040      	b.n	8015786 <inv_selftest_read_samples+0xc6>
               
            for (j = 0; j < THREE_AXES; j++) {
 8015704:	2300      	movs	r3, #0
 8015706:	623b      	str	r3, [r7, #32]
 8015708:	e02c      	b.n	8015764 <inv_selftest_read_samples+0xa4>
                vals[j] = (d[(2*j)]<<8) | (d[(2*j)+ 1] & 0xff);
 801570a:	6a3b      	ldr	r3, [r7, #32]
 801570c:	005b      	lsls	r3, r3, #1
 801570e:	3328      	adds	r3, #40	@ 0x28
 8015710:	443b      	add	r3, r7
 8015712:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8015716:	021b      	lsls	r3, r3, #8
 8015718:	b21a      	sxth	r2, r3
 801571a:	6a3b      	ldr	r3, [r7, #32]
 801571c:	005b      	lsls	r3, r3, #1
 801571e:	3301      	adds	r3, #1
 8015720:	3328      	adds	r3, #40	@ 0x28
 8015722:	443b      	add	r3, r7
 8015724:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8015728:	b21b      	sxth	r3, r3
 801572a:	4313      	orrs	r3, r2
 801572c:	b21a      	sxth	r2, r3
 801572e:	6a3b      	ldr	r3, [r7, #32]
 8015730:	005b      	lsls	r3, r3, #1
 8015732:	3328      	adds	r3, #40	@ 0x28
 8015734:	443b      	add	r3, r7
 8015736:	f823 2c10 	strh.w	r2, [r3, #-16]
                sum_result[j] += vals[j];
 801573a:	6a3b      	ldr	r3, [r7, #32]
 801573c:	009b      	lsls	r3, r3, #2
 801573e:	687a      	ldr	r2, [r7, #4]
 8015740:	4413      	add	r3, r2
 8015742:	681a      	ldr	r2, [r3, #0]
 8015744:	6a3b      	ldr	r3, [r7, #32]
 8015746:	005b      	lsls	r3, r3, #1
 8015748:	3328      	adds	r3, #40	@ 0x28
 801574a:	443b      	add	r3, r7
 801574c:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8015750:	4618      	mov	r0, r3
 8015752:	6a3b      	ldr	r3, [r7, #32]
 8015754:	009b      	lsls	r3, r3, #2
 8015756:	6879      	ldr	r1, [r7, #4]
 8015758:	440b      	add	r3, r1
 801575a:	4402      	add	r2, r0
 801575c:	601a      	str	r2, [r3, #0]
            for (j = 0; j < THREE_AXES; j++) {
 801575e:	6a3b      	ldr	r3, [r7, #32]
 8015760:	3301      	adds	r3, #1
 8015762:	623b      	str	r3, [r7, #32]
 8015764:	6a3b      	ldr	r3, [r7, #32]
 8015766:	2b02      	cmp	r3, #2
 8015768:	ddcf      	ble.n	801570a <inv_selftest_read_samples+0x4a>
            }

            (*s)++;
 801576a:	683b      	ldr	r3, [r7, #0]
 801576c:	681b      	ldr	r3, [r3, #0]
 801576e:	1c5a      	adds	r2, r3, #1
 8015770:	683b      	ldr	r3, [r7, #0]
 8015772:	601a      	str	r2, [r3, #0]

			inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 8015774:	f242 7010 	movw	r0, #10000	@ 0x2710
 8015778:	f7ef fede 	bl	8005538 <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 801577c:	683b      	ldr	r3, [r7, #0]
 801577e:	681b      	ldr	r3, [r3, #0]
 8015780:	2bc7      	cmp	r3, #199	@ 0xc7
 8015782:	ddb0      	ble.n	80156e6 <inv_selftest_read_samples+0x26>
    }
	return 0;
 8015784:	2300      	movs	r3, #0
}
 8015786:	4618      	mov	r0, r3
 8015788:	3728      	adds	r7, #40	@ 0x28
 801578a:	46bd      	mov	sp, r7
 801578c:	bd80      	pop	{r7, pc}

0801578e <inv_do_test_accelgyro>:

/*
*  inv_do_test_accelgyro() - do the actual test of self testing
*/
static int inv_do_test_accelgyro(struct inv_icm20948 * s, enum INV_SENSORS sensorType, int *meanValue, int *stMeanValue)
{
 801578e:	b580      	push	{r7, lr}
 8015790:	b088      	sub	sp, #32
 8015792:	af00      	add	r7, sp, #0
 8015794:	60f8      	str	r0, [r7, #12]
 8015796:	607a      	str	r2, [r7, #4]
 8015798:	603b      	str	r3, [r7, #0]
 801579a:	460b      	mov	r3, r1
 801579c:	72fb      	strb	r3, [r7, #11]
	int result, i, j;
	int lNbSamples = 0;
 801579e:	2300      	movs	r3, #0
 80157a0:	613b      	str	r3, [r7, #16]
    
    // initialize output to be 0
	for (i = 0; i < THREE_AXES; i++) {
 80157a2:	2300      	movs	r3, #0
 80157a4:	61bb      	str	r3, [r7, #24]
 80157a6:	e00e      	b.n	80157c6 <inv_do_test_accelgyro+0x38>
		meanValue[i] = 0;
 80157a8:	69bb      	ldr	r3, [r7, #24]
 80157aa:	009b      	lsls	r3, r3, #2
 80157ac:	687a      	ldr	r2, [r7, #4]
 80157ae:	4413      	add	r3, r2
 80157b0:	2200      	movs	r2, #0
 80157b2:	601a      	str	r2, [r3, #0]
		stMeanValue[i] = 0;
 80157b4:	69bb      	ldr	r3, [r7, #24]
 80157b6:	009b      	lsls	r3, r3, #2
 80157b8:	683a      	ldr	r2, [r7, #0]
 80157ba:	4413      	add	r3, r2
 80157bc:	2200      	movs	r2, #0
 80157be:	601a      	str	r2, [r3, #0]
	for (i = 0; i < THREE_AXES; i++) {
 80157c0:	69bb      	ldr	r3, [r7, #24]
 80157c2:	3301      	adds	r3, #1
 80157c4:	61bb      	str	r3, [r7, #24]
 80157c6:	69bb      	ldr	r3, [r7, #24]
 80157c8:	2b02      	cmp	r3, #2
 80157ca:	dded      	ble.n	80157a8 <inv_do_test_accelgyro+0x1a>
	}
	
    // read the accel/gyro output
    // the output values are 16 bits wide and in 2s complement
    // Average 200 readings and save the averaged values
    result = inv_selftest_read_samples(s, sensorType, meanValue, &lNbSamples);
 80157cc:	f107 0310 	add.w	r3, r7, #16
 80157d0:	7af9      	ldrb	r1, [r7, #11]
 80157d2:	687a      	ldr	r2, [r7, #4]
 80157d4:	68f8      	ldr	r0, [r7, #12]
 80157d6:	f7ff ff73 	bl	80156c0 <inv_selftest_read_samples>
 80157da:	61f8      	str	r0, [r7, #28]
    if (result)
 80157dc:	69fb      	ldr	r3, [r7, #28]
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d001      	beq.n	80157e6 <inv_do_test_accelgyro+0x58>
        return result;
 80157e2:	69fb      	ldr	r3, [r7, #28]
 80157e4:	e056      	b.n	8015894 <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 80157e6:	2300      	movs	r3, #0
 80157e8:	617b      	str	r3, [r7, #20]
 80157ea:	e00f      	b.n	801580c <inv_do_test_accelgyro+0x7e>
		meanValue[j] /= lNbSamples;
 80157ec:	697b      	ldr	r3, [r7, #20]
 80157ee:	009b      	lsls	r3, r3, #2
 80157f0:	687a      	ldr	r2, [r7, #4]
 80157f2:	4413      	add	r3, r2
 80157f4:	6819      	ldr	r1, [r3, #0]
 80157f6:	693a      	ldr	r2, [r7, #16]
 80157f8:	697b      	ldr	r3, [r7, #20]
 80157fa:	009b      	lsls	r3, r3, #2
 80157fc:	6878      	ldr	r0, [r7, #4]
 80157fe:	4403      	add	r3, r0
 8015800:	fb91 f2f2 	sdiv	r2, r1, r2
 8015804:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 8015806:	697b      	ldr	r3, [r7, #20]
 8015808:	3301      	adds	r3, #1
 801580a:	617b      	str	r3, [r7, #20]
 801580c:	697b      	ldr	r3, [r7, #20]
 801580e:	2b02      	cmp	r3, #2
 8015810:	ddec      	ble.n	80157ec <inv_do_test_accelgyro+0x5e>
	}
    
    // Set Self-Test Bit
    if (sensorType == INV_SENSOR_GYRO)
 8015812:	7afb      	ldrb	r3, [r7, #11]
 8015814:	2b01      	cmp	r3, #1
 8015816:	d107      	bne.n	8015828 <inv_do_test_accelgyro+0x9a>
    {
        // Enable gyroscope Self-Test by setting register User Bank 2, Register Address 02 (02h) Bit [5:3] to b111
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
 8015818:	223b      	movs	r2, #59	@ 0x3b
 801581a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 801581e:	68f8      	ldr	r0, [r7, #12]
 8015820:	f002 fcb6 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015824:	61f8      	str	r0, [r7, #28]
 8015826:	e006      	b.n	8015836 <inv_do_test_accelgyro+0xa8>
    } else
    {
        result = inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, BIT_ACCEL_CTEN | SELFTEST_ACCEL_DEC3_CFG);
 8015828:	221e      	movs	r2, #30
 801582a:	f240 1115 	movw	r1, #277	@ 0x115
 801582e:	68f8      	ldr	r0, [r7, #12]
 8015830:	f002 fcae 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 8015834:	61f8      	str	r0, [r7, #28]
    }
    if (result)
 8015836:	69fb      	ldr	r3, [r7, #28]
 8015838:	2b00      	cmp	r3, #0
 801583a:	d001      	beq.n	8015840 <inv_do_test_accelgyro+0xb2>
        return result;
 801583c:	69fb      	ldr	r3, [r7, #28]
 801583e:	e029      	b.n	8015894 <inv_do_test_accelgyro+0x106>
    
    // Wait 20ms for oscillations to stabilize. 
    inv_icm20948_sleep_us(DEF_ST_STABLE_TIME*1000);
 8015840:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8015844:	f7ef fe78 	bl	8005538 <inv_icm20948_sleep_us>
        
    // Read the accel/gyro output and average 200 readings
    // These readings are in units of LSBs
    lNbSamples = 0; 
 8015848:	2300      	movs	r3, #0
 801584a:	613b      	str	r3, [r7, #16]
    result = inv_selftest_read_samples(s, sensorType, stMeanValue, &lNbSamples);
 801584c:	f107 0310 	add.w	r3, r7, #16
 8015850:	7af9      	ldrb	r1, [r7, #11]
 8015852:	683a      	ldr	r2, [r7, #0]
 8015854:	68f8      	ldr	r0, [r7, #12]
 8015856:	f7ff ff33 	bl	80156c0 <inv_selftest_read_samples>
 801585a:	61f8      	str	r0, [r7, #28]
    if (result)
 801585c:	69fb      	ldr	r3, [r7, #28]
 801585e:	2b00      	cmp	r3, #0
 8015860:	d001      	beq.n	8015866 <inv_do_test_accelgyro+0xd8>
        return result;
 8015862:	69fb      	ldr	r3, [r7, #28]
 8015864:	e016      	b.n	8015894 <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 8015866:	2300      	movs	r3, #0
 8015868:	617b      	str	r3, [r7, #20]
 801586a:	e00f      	b.n	801588c <inv_do_test_accelgyro+0xfe>
		stMeanValue[j] /= lNbSamples;
 801586c:	697b      	ldr	r3, [r7, #20]
 801586e:	009b      	lsls	r3, r3, #2
 8015870:	683a      	ldr	r2, [r7, #0]
 8015872:	4413      	add	r3, r2
 8015874:	6819      	ldr	r1, [r3, #0]
 8015876:	693a      	ldr	r2, [r7, #16]
 8015878:	697b      	ldr	r3, [r7, #20]
 801587a:	009b      	lsls	r3, r3, #2
 801587c:	6838      	ldr	r0, [r7, #0]
 801587e:	4403      	add	r3, r0
 8015880:	fb91 f2f2 	sdiv	r2, r1, r2
 8015884:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 8015886:	697b      	ldr	r3, [r7, #20]
 8015888:	3301      	adds	r3, #1
 801588a:	617b      	str	r3, [r7, #20]
 801588c:	697b      	ldr	r3, [r7, #20]
 801588e:	2b02      	cmp	r3, #2
 8015890:	ddec      	ble.n	801586c <inv_do_test_accelgyro+0xde>
	}
    
	return 0;
 8015892:	2300      	movs	r3, #0
}
 8015894:	4618      	mov	r0, r3
 8015896:	3720      	adds	r7, #32
 8015898:	46bd      	mov	sp, r7
 801589a:	bd80      	pop	{r7, pc}

0801589c <inv_icm20948_run_selftest>:




int inv_icm20948_run_selftest(struct inv_icm20948 * s)
{
 801589c:	b580      	push	{r7, lr}
 801589e:	b096      	sub	sp, #88	@ 0x58
 80158a0:	af00      	add	r7, sp, #0
 80158a2:	6078      	str	r0, [r7, #4]
	int accel_bias_st[THREE_AXES], accel_bias_regular[THREE_AXES];
	int test_times;
	char accel_result, gyro_result, compass_result;
    struct recover_regs recover_regs;
	
	accel_result = 0;
 80158a4:	2300      	movs	r3, #0
 80158a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = 0;
 80158aa:	2300      	movs	r3, #0
 80158ac:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = 0;
 80158b0:	2300      	movs	r3, #0
 80158b2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    
	// save original state of the chip, initialize registers, configure sensors and read ST values
    result = inv_setup_selftest(s, &recover_regs);
 80158b6:	f107 030c 	add.w	r3, r7, #12
 80158ba:	4619      	mov	r1, r3
 80158bc:	6878      	ldr	r0, [r7, #4]
 80158be:	f7ff fe19 	bl	80154f4 <inv_setup_selftest>
 80158c2:	6578      	str	r0, [r7, #84]	@ 0x54
    if (result)
 80158c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80158c6:	2b00      	cmp	r3, #0
 80158c8:	d163      	bne.n	8015992 <inv_icm20948_run_selftest+0xf6>
		goto test_fail;
    
	// perform self test for gyro
	test_times = DEF_ST_TRY_TIMES;	
 80158ca:	2302      	movs	r3, #2
 80158cc:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 80158ce:	e00e      	b.n	80158ee <inv_icm20948_run_selftest+0x52>
		result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 80158d0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80158d4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80158d8:	2101      	movs	r1, #1
 80158da:	6878      	ldr	r0, [r7, #4]
 80158dc:	f7ff ff57 	bl	801578e <inv_do_test_accelgyro>
 80158e0:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 80158e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80158e4:	2b00      	cmp	r3, #0
 80158e6:	d006      	beq.n	80158f6 <inv_icm20948_run_selftest+0x5a>
			test_times--;
 80158e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80158ea:	3b01      	subs	r3, #1
 80158ec:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 80158ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	dced      	bgt.n	80158d0 <inv_icm20948_run_selftest+0x34>
 80158f4:	e000      	b.n	80158f8 <inv_icm20948_run_selftest+0x5c>
        else
            break;
 80158f6:	bf00      	nop
	}
	if (result)
 80158f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	d14b      	bne.n	8015996 <inv_icm20948_run_selftest+0xfa>
		goto test_fail;    
    
	// perform self test for accel
	test_times = DEF_ST_TRY_TIMES;
 80158fe:	2302      	movs	r3, #2
 8015900:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 8015902:	e00e      	b.n	8015922 <inv_icm20948_run_selftest+0x86>
		result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 8015904:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8015908:	f107 021c 	add.w	r2, r7, #28
 801590c:	2100      	movs	r1, #0
 801590e:	6878      	ldr	r0, [r7, #4]
 8015910:	f7ff ff3d 	bl	801578e <inv_do_test_accelgyro>
 8015914:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 8015916:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015918:	2b00      	cmp	r3, #0
 801591a:	d006      	beq.n	801592a <inv_icm20948_run_selftest+0x8e>
			test_times--;
 801591c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801591e:	3b01      	subs	r3, #1
 8015920:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 8015922:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015924:	2b00      	cmp	r3, #0
 8015926:	dced      	bgt.n	8015904 <inv_icm20948_run_selftest+0x68>
 8015928:	e000      	b.n	801592c <inv_icm20948_run_selftest+0x90>
        else
            break;
 801592a:	bf00      	nop
	}
	if (result)
 801592c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801592e:	2b00      	cmp	r3, #0
 8015930:	d133      	bne.n	801599a <inv_icm20948_run_selftest+0xfe>
		goto test_fail;
    
	// check values read at various steps
	accel_result = !inv_check_accelgyro_self_test(INV_SENSOR_ACCEL, s->accel_st_data, accel_bias_regular, accel_bias_st);
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 8015938:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801593c:	f107 021c 	add.w	r2, r7, #28
 8015940:	2000      	movs	r0, #0
 8015942:	f7ff fd4d 	bl	80153e0 <inv_check_accelgyro_self_test>
 8015946:	4603      	mov	r3, r0
 8015948:	2b00      	cmp	r3, #0
 801594a:	bf0c      	ite	eq
 801594c:	2301      	moveq	r3, #1
 801594e:	2300      	movne	r3, #0
 8015950:	b2db      	uxtb	r3, r3
 8015952:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = !inv_check_accelgyro_self_test(INV_SENSOR_GYRO, s->gyro_st_data, gyro_bias_regular, gyro_bias_st);
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	f103 0191 	add.w	r1, r3, #145	@ 0x91
 801595c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8015960:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8015964:	2001      	movs	r0, #1
 8015966:	f7ff fd3b 	bl	80153e0 <inv_check_accelgyro_self_test>
 801596a:	4603      	mov	r3, r0
 801596c:	2b00      	cmp	r3, #0
 801596e:	bf0c      	ite	eq
 8015970:	2301      	moveq	r3, #1
 8015972:	2300      	movne	r3, #0
 8015974:	b2db      	uxtb	r3, r3
 8015976:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = !inv_icm20948_check_akm_self_test(s);
 801597a:	6878      	ldr	r0, [r7, #4]
 801597c:	f7f8 f818 	bl	800d9b0 <inv_icm20948_check_akm_self_test>
 8015980:	4603      	mov	r3, r0
 8015982:	2b00      	cmp	r3, #0
 8015984:	bf0c      	ite	eq
 8015986:	2301      	moveq	r3, #1
 8015988:	2300      	movne	r3, #0
 801598a:	b2db      	uxtb	r3, r3
 801598c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8015990:	e004      	b.n	801599c <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 8015992:	bf00      	nop
 8015994:	e002      	b.n	801599c <inv_icm20948_run_selftest+0x100>
		goto test_fail;    
 8015996:	bf00      	nop
 8015998:	e000      	b.n	801599c <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 801599a:	bf00      	nop
    
test_fail:
	// restore original state of the chips
	inv_recover_setting(s, &recover_regs);
 801599c:	f107 030c 	add.w	r3, r7, #12
 80159a0:	4619      	mov	r1, r3
 80159a2:	6878      	ldr	r0, [r7, #4]
 80159a4:	f7ff fc29 	bl	80151fa <inv_recover_setting>

    return (compass_result << 2) |
 80159a8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80159ac:	009a      	lsls	r2, r3, #2
           (accel_result   << 1) |
 80159ae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80159b2:	005b      	lsls	r3, r3, #1
    return (compass_result << 2) |
 80159b4:	431a      	orrs	r2, r3
           (accel_result   << 1) |
 80159b6:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80159ba:	4313      	orrs	r3, r2
            gyro_result;
}
 80159bc:	4618      	mov	r0, r3
 80159be:	3758      	adds	r7, #88	@ 0x58
 80159c0:	46bd      	mov	sp, r7
 80159c2:	bd80      	pop	{r7, pc}

080159c4 <inv_icm20948_read_reg_one>:
{
	return inv_icm20948_write_reg(s, reg, &reg_value, 1);
}

static inline int inv_icm20948_read_reg_one(struct inv_icm20948 * s, uint8_t reg, uint8_t * reg_value)
{
 80159c4:	b580      	push	{r7, lr}
 80159c6:	b084      	sub	sp, #16
 80159c8:	af00      	add	r7, sp, #0
 80159ca:	60f8      	str	r0, [r7, #12]
 80159cc:	460b      	mov	r3, r1
 80159ce:	607a      	str	r2, [r7, #4]
 80159d0:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_read_reg(s, reg, reg_value, 1);
 80159d2:	7af9      	ldrb	r1, [r7, #11]
 80159d4:	2301      	movs	r3, #1
 80159d6:	687a      	ldr	r2, [r7, #4]
 80159d8:	68f8      	ldr	r0, [r7, #12]
 80159da:	f002 fab1 	bl	8017f40 <inv_icm20948_read_reg>
 80159de:	4603      	mov	r3, r0
}
 80159e0:	4618      	mov	r0, r3
 80159e2:	3710      	adds	r7, #16
 80159e4:	46bd      	mov	sp, r7
 80159e6:	bd80      	pop	{r7, pc}

080159e8 <sensor_type_2_android_sensor>:
/** @brief Conversion from DMP units to float format for compass scale */
#define DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION      (1/(float)(1UL<<16))
//! Convert the \a value from QN value to float. \ingroup invn_macro 
#define INVN_FXP_TO_FLT(value, shift)	( (float)  (int32_t)(value) / (float)(1ULL << (shift)) ) 
static uint8_t sensor_type_2_android_sensor(enum inv_icm20948_sensor sensor)
{
 80159e8:	b480      	push	{r7}
 80159ea:	b083      	sub	sp, #12
 80159ec:	af00      	add	r7, sp, #0
 80159ee:	4603      	mov	r3, r0
 80159f0:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 80159f2:	79fb      	ldrb	r3, [r7, #7]
 80159f4:	2b13      	cmp	r3, #19
 80159f6:	d853      	bhi.n	8015aa0 <sensor_type_2_android_sensor+0xb8>
 80159f8:	a201      	add	r2, pc, #4	@ (adr r2, 8015a00 <sensor_type_2_android_sensor+0x18>)
 80159fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80159fe:	bf00      	nop
 8015a00:	08015a51 	.word	0x08015a51
 8015a04:	08015a55 	.word	0x08015a55
 8015a08:	08015a59 	.word	0x08015a59
 8015a0c:	08015a5d 	.word	0x08015a5d
 8015a10:	08015a61 	.word	0x08015a61
 8015a14:	08015a65 	.word	0x08015a65
 8015a18:	08015a69 	.word	0x08015a69
 8015a1c:	08015a6d 	.word	0x08015a6d
 8015a20:	08015a71 	.word	0x08015a71
 8015a24:	08015a75 	.word	0x08015a75
 8015a28:	08015a79 	.word	0x08015a79
 8015a2c:	08015a7d 	.word	0x08015a7d
 8015a30:	08015a81 	.word	0x08015a81
 8015a34:	08015a85 	.word	0x08015a85
 8015a38:	08015a89 	.word	0x08015a89
 8015a3c:	08015a8d 	.word	0x08015a8d
 8015a40:	08015a91 	.word	0x08015a91
 8015a44:	08015a95 	.word	0x08015a95
 8015a48:	08015a99 	.word	0x08015a99
 8015a4c:	08015a9d 	.word	0x08015a9d
	case INV_ICM20948_SENSOR_ACCELEROMETER:                 return ANDROID_SENSOR_ACCELEROMETER;
 8015a50:	2301      	movs	r3, #1
 8015a52:	e026      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                     return ANDROID_SENSOR_GYROSCOPE;
 8015a54:	2304      	movs	r3, #4
 8015a56:	e024      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:             return ANDROID_SENSOR_RAW_ACCELEROMETER;
 8015a58:	232a      	movs	r3, #42	@ 0x2a
 8015a5a:	e022      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                 return ANDROID_SENSOR_RAW_GYROSCOPE;
 8015a5c:	232b      	movs	r3, #43	@ 0x2b
 8015a5e:	e020      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:   return ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 8015a60:	230e      	movs	r3, #14
 8015a62:	e01e      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:        return ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED;
 8015a64:	2310      	movs	r3, #16
 8015a66:	e01c      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:        return ANDROID_SENSOR_ACTIVITY_CLASSIFICATON;
 8015a68:	232f      	movs	r3, #47	@ 0x2f
 8015a6a:	e01a      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                 return ANDROID_SENSOR_STEP_DETECTOR;
 8015a6c:	2312      	movs	r3, #18
 8015a6e:	e018      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                  return ANDROID_SENSOR_STEP_COUNTER;
 8015a70:	2313      	movs	r3, #19
 8015a72:	e016      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:          return ANDROID_SENSOR_GAME_ROTATION_VECTOR;
 8015a74:	230f      	movs	r3, #15
 8015a76:	e014      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:               return ANDROID_SENSOR_ROTATION_VECTOR;
 8015a78:	230b      	movs	r3, #11
 8015a7a:	e012      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:   return ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8015a7c:	2314      	movs	r3, #20
 8015a7e:	e010      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:             return ANDROID_SENSOR_GEOMAGNETIC_FIELD;
 8015a80:	2302      	movs	r3, #2
 8015a82:	e00e      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:     return ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 8015a84:	2311      	movs	r3, #17
 8015a86:	e00c      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                   return ANDROID_SENSOR_FLIP_PICKUP;
 8015a88:	232e      	movs	r3, #46	@ 0x2e
 8015a8a:	e00a      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:          return ANDROID_SENSOR_WAKEUP_TILT_DETECTOR;
 8015a8c:	2329      	movs	r3, #41	@ 0x29
 8015a8e:	e008      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                       return ANDROID_SENSOR_GRAVITY;
 8015a90:	2309      	movs	r3, #9
 8015a92:	e006      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:           return ANDROID_SENSOR_LINEAR_ACCELERATION;
 8015a94:	230a      	movs	r3, #10
 8015a96:	e004      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                   return ANDROID_SENSOR_ORIENTATION;
 8015a98:	2303      	movs	r3, #3
 8015a9a:	e002      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_B2S:                           return ANDROID_SENSOR_B2S;
 8015a9c:	232d      	movs	r3, #45	@ 0x2d
 8015a9e:	e000      	b.n	8015aa2 <sensor_type_2_android_sensor+0xba>
	default:                                                return ANDROID_SENSOR_NUM_MAX;
 8015aa0:	232c      	movs	r3, #44	@ 0x2c
	}
}
 8015aa2:	4618      	mov	r0, r3
 8015aa4:	370c      	adds	r7, #12
 8015aa6:	46bd      	mov	sp, r7
 8015aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aac:	4770      	bx	lr
 8015aae:	bf00      	nop

08015ab0 <inv_icm20948_sensor_android_2_sensor_type>:

enum inv_icm20948_sensor inv_icm20948_sensor_android_2_sensor_type(int sensor)
{
 8015ab0:	b480      	push	{r7}
 8015ab2:	b083      	sub	sp, #12
 8015ab4:	af00      	add	r7, sp, #0
 8015ab6:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	3b01      	subs	r3, #1
 8015abc:	2b2e      	cmp	r3, #46	@ 0x2e
 8015abe:	f200 8089 	bhi.w	8015bd4 <inv_icm20948_sensor_android_2_sensor_type+0x124>
 8015ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8015ac8 <inv_icm20948_sensor_android_2_sensor_type+0x18>)
 8015ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ac8:	08015b85 	.word	0x08015b85
 8015acc:	08015bb5 	.word	0x08015bb5
 8015ad0:	08015bcd 	.word	0x08015bcd
 8015ad4:	08015b89 	.word	0x08015b89
 8015ad8:	08015bd5 	.word	0x08015bd5
 8015adc:	08015bd5 	.word	0x08015bd5
 8015ae0:	08015bd5 	.word	0x08015bd5
 8015ae4:	08015bd5 	.word	0x08015bd5
 8015ae8:	08015bc5 	.word	0x08015bc5
 8015aec:	08015bc9 	.word	0x08015bc9
 8015af0:	08015bad 	.word	0x08015bad
 8015af4:	08015bd5 	.word	0x08015bd5
 8015af8:	08015bd5 	.word	0x08015bd5
 8015afc:	08015b95 	.word	0x08015b95
 8015b00:	08015ba9 	.word	0x08015ba9
 8015b04:	08015b99 	.word	0x08015b99
 8015b08:	08015bb9 	.word	0x08015bb9
 8015b0c:	08015ba1 	.word	0x08015ba1
 8015b10:	08015ba5 	.word	0x08015ba5
 8015b14:	08015bb1 	.word	0x08015bb1
 8015b18:	08015bd5 	.word	0x08015bd5
 8015b1c:	08015bd5 	.word	0x08015bd5
 8015b20:	08015bd5 	.word	0x08015bd5
 8015b24:	08015bd5 	.word	0x08015bd5
 8015b28:	08015bd5 	.word	0x08015bd5
 8015b2c:	08015bd5 	.word	0x08015bd5
 8015b30:	08015bd5 	.word	0x08015bd5
 8015b34:	08015bd5 	.word	0x08015bd5
 8015b38:	08015bd5 	.word	0x08015bd5
 8015b3c:	08015bd5 	.word	0x08015bd5
 8015b40:	08015bd5 	.word	0x08015bd5
 8015b44:	08015bd5 	.word	0x08015bd5
 8015b48:	08015bd5 	.word	0x08015bd5
 8015b4c:	08015bd5 	.word	0x08015bd5
 8015b50:	08015bd5 	.word	0x08015bd5
 8015b54:	08015bd5 	.word	0x08015bd5
 8015b58:	08015bd5 	.word	0x08015bd5
 8015b5c:	08015bd5 	.word	0x08015bd5
 8015b60:	08015bd5 	.word	0x08015bd5
 8015b64:	08015bd5 	.word	0x08015bd5
 8015b68:	08015bc1 	.word	0x08015bc1
 8015b6c:	08015b8d 	.word	0x08015b8d
 8015b70:	08015b91 	.word	0x08015b91
 8015b74:	08015bd5 	.word	0x08015bd5
 8015b78:	08015bd1 	.word	0x08015bd1
 8015b7c:	08015bbd 	.word	0x08015bbd
 8015b80:	08015b9d 	.word	0x08015b9d
	case ANDROID_SENSOR_ACCELEROMETER:                    return INV_ICM20948_SENSOR_ACCELEROMETER;
 8015b84:	2300      	movs	r3, #0
 8015b86:	e026      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE:                        return INV_ICM20948_SENSOR_GYROSCOPE;
 8015b88:	2301      	movs	r3, #1
 8015b8a:	e024      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_ACCELEROMETER:                return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 8015b8c:	2302      	movs	r3, #2
 8015b8e:	e022      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_GYROSCOPE:                    return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 8015b90:	2303      	movs	r3, #3
 8015b92:	e020      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 8015b94:	2304      	movs	r3, #4
 8015b96:	e01e      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 8015b98:	2305      	movs	r3, #5
 8015b9a:	e01c      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 8015b9c:	2306      	movs	r3, #6
 8015b9e:	e01a      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_DETECTOR:                    return INV_ICM20948_SENSOR_STEP_DETECTOR;
 8015ba0:	2307      	movs	r3, #7
 8015ba2:	e018      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_COUNTER:                     return INV_ICM20948_SENSOR_STEP_COUNTER;
 8015ba4:	2308      	movs	r3, #8
 8015ba6:	e016      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GAME_ROTATION_VECTOR:             return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 8015ba8:	2309      	movs	r3, #9
 8015baa:	e014      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ROTATION_VECTOR:                  return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 8015bac:	230a      	movs	r3, #10
 8015bae:	e012      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8015bb0:	230b      	movs	r3, #11
 8015bb2:	e010      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_FIELD:                return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 8015bb4:	230c      	movs	r3, #12
 8015bb6:	e00e      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 8015bb8:	230d      	movs	r3, #13
 8015bba:	e00c      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_FLIP_PICKUP:                      return INV_ICM20948_SENSOR_FLIP_PICKUP;
 8015bbc:	230e      	movs	r3, #14
 8015bbe:	e00a      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 8015bc0:	230f      	movs	r3, #15
 8015bc2:	e008      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GRAVITY:                          return INV_ICM20948_SENSOR_GRAVITY;
 8015bc4:	2310      	movs	r3, #16
 8015bc6:	e006      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_LINEAR_ACCELERATION:              return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 8015bc8:	2311      	movs	r3, #17
 8015bca:	e004      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ORIENTATION:                      return INV_ICM20948_SENSOR_ORIENTATION;
 8015bcc:	2312      	movs	r3, #18
 8015bce:	e002      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_B2S:                              return INV_ICM20948_SENSOR_B2S;
 8015bd0:	2313      	movs	r3, #19
 8015bd2:	e000      	b.n	8015bd6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	default:                                              return INV_ICM20948_SENSOR_MAX;
 8015bd4:	2314      	movs	r3, #20
	}
}
 8015bd6:	4618      	mov	r0, r3
 8015bd8:	370c      	adds	r7, #12
 8015bda:	46bd      	mov	sp, r7
 8015bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015be0:	4770      	bx	lr
 8015be2:	bf00      	nop

08015be4 <skip_sensor>:

static int skip_sensor(struct inv_icm20948 * s, unsigned char androidSensor)
{
 8015be4:	b580      	push	{r7, lr}
 8015be6:	b084      	sub	sp, #16
 8015be8:	af00      	add	r7, sp, #0
 8015bea:	6078      	str	r0, [r7, #4]
 8015bec:	460b      	mov	r3, r1
 8015bee:	70fb      	strb	r3, [r7, #3]
	enum inv_icm20948_sensor icm20948_sensor_id = inv_icm20948_sensor_android_2_sensor_type(androidSensor);
 8015bf0:	78fb      	ldrb	r3, [r7, #3]
 8015bf2:	4618      	mov	r0, r3
 8015bf4:	f7ff ff5c 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8015bf8:	4603      	mov	r3, r0
 8015bfa:	73fb      	strb	r3, [r7, #15]
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 8015bfc:	7bfb      	ldrb	r3, [r7, #15]
 8015bfe:	687a      	ldr	r2, [r7, #4]
 8015c00:	4413      	add	r3, r2
 8015c02:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 8015c06:	73bb      	strb	r3, [r7, #14]
	
	if (s->skip_sample[icm20948_sensor_id])
 8015c08:	7bfb      	ldrb	r3, [r7, #15]
 8015c0a:	687a      	ldr	r2, [r7, #4]
 8015c0c:	4413      	add	r3, r2
 8015c0e:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d00b      	beq.n	8015c2e <skip_sensor+0x4a>
		s->skip_sample[icm20948_sensor_id]--;
 8015c16:	7bfb      	ldrb	r3, [r7, #15]
 8015c18:	687a      	ldr	r2, [r7, #4]
 8015c1a:	441a      	add	r2, r3
 8015c1c:	f892 22ac 	ldrb.w	r2, [r2, #684]	@ 0x2ac
 8015c20:	3a01      	subs	r2, #1
 8015c22:	b2d1      	uxtb	r1, r2
 8015c24:	687a      	ldr	r2, [r7, #4]
 8015c26:	4413      	add	r3, r2
 8015c28:	460a      	mov	r2, r1
 8015c2a:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	return skip_sample;
 8015c2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8015c30:	4618      	mov	r0, r3
 8015c32:	3710      	adds	r7, #16
 8015c34:	46bd      	mov	sp, r7
 8015c36:	bd80      	pop	{r7, pc}

08015c38 <inv_icm20948_get_whoami>:

/* Identification related functions */
int inv_icm20948_get_whoami(struct inv_icm20948 * s, uint8_t * whoami)
{
 8015c38:	b580      	push	{r7, lr}
 8015c3a:	b082      	sub	sp, #8
 8015c3c:	af00      	add	r7, sp, #0
 8015c3e:	6078      	str	r0, [r7, #4]
 8015c40:	6039      	str	r1, [r7, #0]
	return inv_icm20948_read_reg_one(s, REG_WHO_AM_I, whoami);
 8015c42:	683a      	ldr	r2, [r7, #0]
 8015c44:	2100      	movs	r1, #0
 8015c46:	6878      	ldr	r0, [r7, #4]
 8015c48:	f7ff febc 	bl	80159c4 <inv_icm20948_read_reg_one>
 8015c4c:	4603      	mov	r3, r0

}
 8015c4e:	4618      	mov	r0, r3
 8015c50:	3708      	adds	r7, #8
 8015c52:	46bd      	mov	sp, r7
 8015c54:	bd80      	pop	{r7, pc}
	...

08015c58 <inv_icm20948_init_matrix>:

void inv_icm20948_init_matrix(struct inv_icm20948 * s)
{
 8015c58:	b580      	push	{r7, lr}
 8015c5a:	b082      	sub	sp, #8
 8015c5c:	af00      	add	r7, sp, #0
 8015c5e:	6078      	str	r0, [r7, #4]
	// initialize chip to body
	s->s_quat_chip_to_body[0] = (1L<<30);
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8015c66:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	s->s_quat_chip_to_body[1] = 0;
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	2200      	movs	r2, #0
 8015c6e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	s->s_quat_chip_to_body[2] = 0;
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	2200      	movs	r2, #0
 8015c76:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	s->s_quat_chip_to_body[3] = 0;
 8015c7a:	687b      	ldr	r3, [r7, #4]
 8015c7c:	2200      	movs	r2, #0
 8015c7e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	//initialize mounting matrix
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 8015c88:	2209      	movs	r2, #9
 8015c8a:	2100      	movs	r1, #0
 8015c8c:	4618      	mov	r0, r3
 8015c8e:	f00d ff15 	bl	8023abc <memset>
	s->mounting_matrix[0] = 1;
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	2201      	movs	r2, #1
 8015c96:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
	s->mounting_matrix[4] = 1;
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	2201      	movs	r2, #1
 8015c9e:	f883 2278 	strb.w	r2, [r3, #632]	@ 0x278
	s->mounting_matrix[8] = 1;
 8015ca2:	687b      	ldr	r3, [r7, #4]
 8015ca4:	2201      	movs	r2, #1
 8015ca6:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
	//initialize soft iron matrix
	s->soft_iron_matrix[0] = (1L<<30);
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8015cb0:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
	s->soft_iron_matrix[4] = (1L<<30);
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8015cba:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
	s->soft_iron_matrix[8] = (1L<<30);
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8015cc4:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8

	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 8015cce:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8015ce4 <inv_icm20948_init_matrix+0x8c>
 8015cd2:	4619      	mov	r1, r3
 8015cd4:	6878      	ldr	r0, [r7, #4]
 8015cd6:	f7fb fe09 	bl	80118ec <inv_icm20948_set_chip_to_body_axis_quaternion>
}
 8015cda:	bf00      	nop
 8015cdc:	3708      	adds	r7, #8
 8015cde:	46bd      	mov	sp, r7
 8015ce0:	bd80      	pop	{r7, pc}
 8015ce2:	bf00      	nop
 8015ce4:	00000000 	.word	0x00000000

08015ce8 <inv_icm20948_init_structure>:

int inv_icm20948_init_structure(struct inv_icm20948 * s)
{
 8015ce8:	b580      	push	{r7, lr}
 8015cea:	b084      	sub	sp, #16
 8015cec:	af00      	add	r7, sp, #0
 8015cee:	6078      	str	r0, [r7, #4]
	int i;
	inv_icm20948_base_control_init(s);
 8015cf0:	6878      	ldr	r0, [r7, #4]
 8015cf2:	f7f8 fe37 	bl	800e964 <inv_icm20948_base_control_init>
	inv_icm20948_transport_init(s);
 8015cf6:	6878      	ldr	r0, [r7, #4]
 8015cf8:	f002 f957 	bl	8017faa <inv_icm20948_transport_init>
	inv_icm20948_augmented_init(s);
 8015cfc:	6878      	ldr	r0, [r7, #4]
 8015cfe:	f7f7 f8bd 	bl	800ce7c <inv_icm20948_augmented_init>
	//Init state
	s->set_accuracy = 0;
 8015d02:	687b      	ldr	r3, [r7, #4]
 8015d04:	2200      	movs	r2, #0
 8015d06:	f8a3 24f2 	strh.w	r2, [r3, #1266]	@ 0x4f2
	s->new_accuracy = 0;
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	2200      	movs	r2, #0
 8015d0e:	f8c3 24f4 	str.w	r2, [r3, #1268]	@ 0x4f4
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 8015d12:	2300      	movs	r3, #0
 8015d14:	60fb      	str	r3, [r7, #12]
 8015d16:	e010      	b.n	8015d3a <inv_icm20948_init_structure+0x52>
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 8015d18:	68f8      	ldr	r0, [r7, #12]
 8015d1a:	f7ff fec9 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8015d1e:	4603      	mov	r3, r0
 8015d20:	687a      	ldr	r2, [r7, #4]
 8015d22:	3359      	adds	r3, #89	@ 0x59
 8015d24:	00db      	lsls	r3, r3, #3
 8015d26:	18d1      	adds	r1, r2, r3
 8015d28:	f04f 0200 	mov.w	r2, #0
 8015d2c:	f04f 0300 	mov.w	r3, #0
 8015d30:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 8015d34:	68fb      	ldr	r3, [r7, #12]
 8015d36:	3301      	adds	r3, #1
 8015d38:	60fb      	str	r3, [r7, #12]
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	2b32      	cmp	r3, #50	@ 0x32
 8015d3e:	ddeb      	ble.n	8015d18 <inv_icm20948_init_structure+0x30>
		
	return 0;
 8015d40:	2300      	movs	r3, #0
}
 8015d42:	4618      	mov	r0, r3
 8015d44:	3710      	adds	r7, #16
 8015d46:	46bd      	mov	sp, r7
 8015d48:	bd80      	pop	{r7, pc}

08015d4a <inv_icm20948_initialize>:

int inv_icm20948_initialize(struct inv_icm20948 * s, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 8015d4a:	b580      	push	{r7, lr}
 8015d4c:	b084      	sub	sp, #16
 8015d4e:	af00      	add	r7, sp, #0
 8015d50:	60f8      	str	r0, [r7, #12]
 8015d52:	60b9      	str	r1, [r7, #8]
 8015d54:	607a      	str	r2, [r7, #4]
  if(s->serif.is_spi)
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	695b      	ldr	r3, [r3, #20]
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d00b      	beq.n	8015d76 <inv_icm20948_initialize+0x2c>
  {
    /* Hardware initialization */
    // No image to be loaded from flash, no pointer to pass.
    if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size))
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	68ba      	ldr	r2, [r7, #8]
 8015d62:	2102      	movs	r1, #2
 8015d64:	68f8      	ldr	r0, [r7, #12]
 8015d66:	f7fa fd63 	bl	8010830 <inv_icm20948_initialize_lower_driver>
 8015d6a:	4603      	mov	r3, r0
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d00e      	beq.n	8015d8e <inv_icm20948_initialize+0x44>
    {
      return -1;
 8015d70:	f04f 33ff 	mov.w	r3, #4294967295
 8015d74:	e00c      	b.n	8015d90 <inv_icm20948_initialize+0x46>
  }
  else
  {
    /* Hardware initialization */
    // No image to be loaded from flash, no pointer to pass.
    if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size))
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	68ba      	ldr	r2, [r7, #8]
 8015d7a:	2101      	movs	r1, #1
 8015d7c:	68f8      	ldr	r0, [r7, #12]
 8015d7e:	f7fa fd57 	bl	8010830 <inv_icm20948_initialize_lower_driver>
 8015d82:	4603      	mov	r3, r0
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d002      	beq.n	8015d8e <inv_icm20948_initialize+0x44>
    {
      return -1;
 8015d88:	f04f 33ff 	mov.w	r3, #4294967295
 8015d8c:	e000      	b.n	8015d90 <inv_icm20948_initialize+0x46>
    }
  }
  return 0;
 8015d8e:	2300      	movs	r3, #0
}
 8015d90:	4618      	mov	r0, r3
 8015d92:	3710      	adds	r7, #16
 8015d94:	46bd      	mov	sp, r7
 8015d96:	bd80      	pop	{r7, pc}

08015d98 <inv_icm20948_init_scale>:

int inv_icm20948_init_scale(struct inv_icm20948 * s)
{
 8015d98:	b580      	push	{r7, lr}
 8015d9a:	b082      	sub	sp, #8
 8015d9c:	af00      	add	r7, sp, #0
 8015d9e:	6078      	str	r0, [r7, #4]
  /* Force accelero fullscale to 4g and gyr to 200dps */
  inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 8015da0:	2101      	movs	r1, #1
 8015da2:	6878      	ldr	r0, [r7, #4]
 8015da4:	f7fb f97a 	bl	801109c <inv_icm20948_set_accel_fullscale>
  inv_icm20948_set_gyro_fullscale(s, MPU_FS_2000dps);
 8015da8:	2103      	movs	r1, #3
 8015daa:	6878      	ldr	r0, [r7, #4]
 8015dac:	f7fb f880 	bl	8010eb0 <inv_icm20948_set_gyro_fullscale>
  return 0;
 8015db0:	2300      	movs	r3, #0
}
 8015db2:	4618      	mov	r0, r3
 8015db4:	3708      	adds	r7, #8
 8015db6:	46bd      	mov	sp, r7
 8015db8:	bd80      	pop	{r7, pc}

08015dba <inv_icm20948_set_fsr>:

int inv_icm20948_set_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 8015dba:	b580      	push	{r7, lr}
 8015dbc:	b088      	sub	sp, #32
 8015dbe:	af00      	add	r7, sp, #0
 8015dc0:	60f8      	str	r0, [r7, #12]
 8015dc2:	460b      	mov	r3, r1
 8015dc4:	607a      	str	r2, [r7, #4]
 8015dc6:	72fb      	strb	r3, [r7, #11]
  int result = 0;
 8015dc8:	2300      	movs	r3, #0
 8015dca:	61fb      	str	r3, [r7, #28]
  int * castedvalue = (int*) fsr;
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	617b      	str	r3, [r7, #20]
  if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || (sensor == INV_ICM20948_SENSOR_ACCELEROMETER))
 8015dd0:	7afb      	ldrb	r3, [r7, #11]
 8015dd2:	2b02      	cmp	r3, #2
 8015dd4:	d002      	beq.n	8015ddc <inv_icm20948_set_fsr+0x22>
 8015dd6:	7afb      	ldrb	r3, [r7, #11]
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d128      	bne.n	8015e2e <inv_icm20948_set_fsr+0x74>
  {
    enum mpu_accel_fs afsr;
    if(*castedvalue == 2)
 8015ddc:	697b      	ldr	r3, [r7, #20]
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	2b02      	cmp	r3, #2
 8015de2:	d102      	bne.n	8015dea <inv_icm20948_set_fsr+0x30>
			afsr = MPU_FS_2G;
 8015de4:	2300      	movs	r3, #0
 8015de6:	76fb      	strb	r3, [r7, #27]
 8015de8:	e017      	b.n	8015e1a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 4)
 8015dea:	697b      	ldr	r3, [r7, #20]
 8015dec:	681b      	ldr	r3, [r3, #0]
 8015dee:	2b04      	cmp	r3, #4
 8015df0:	d102      	bne.n	8015df8 <inv_icm20948_set_fsr+0x3e>
			afsr = MPU_FS_4G;
 8015df2:	2301      	movs	r3, #1
 8015df4:	76fb      	strb	r3, [r7, #27]
 8015df6:	e010      	b.n	8015e1a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 8)
 8015df8:	697b      	ldr	r3, [r7, #20]
 8015dfa:	681b      	ldr	r3, [r3, #0]
 8015dfc:	2b08      	cmp	r3, #8
 8015dfe:	d102      	bne.n	8015e06 <inv_icm20948_set_fsr+0x4c>
			afsr = MPU_FS_8G;
 8015e00:	2302      	movs	r3, #2
 8015e02:	76fb      	strb	r3, [r7, #27]
 8015e04:	e009      	b.n	8015e1a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 16)
 8015e06:	697b      	ldr	r3, [r7, #20]
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	2b10      	cmp	r3, #16
 8015e0c:	d102      	bne.n	8015e14 <inv_icm20948_set_fsr+0x5a>
			afsr = MPU_FS_16G;
 8015e0e:	2303      	movs	r3, #3
 8015e10:	76fb      	strb	r3, [r7, #27]
 8015e12:	e002      	b.n	8015e1a <inv_icm20948_set_fsr+0x60>
		else 
			return -1;
 8015e14:	f04f 33ff 	mov.w	r3, #4294967295
 8015e18:	e03e      	b.n	8015e98 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 8015e1a:	7efb      	ldrb	r3, [r7, #27]
 8015e1c:	4619      	mov	r1, r3
 8015e1e:	68f8      	ldr	r0, [r7, #12]
 8015e20:	f7fb f93c 	bl	801109c <inv_icm20948_set_accel_fullscale>
 8015e24:	4602      	mov	r2, r0
 8015e26:	69fb      	ldr	r3, [r7, #28]
 8015e28:	4313      	orrs	r3, r2
 8015e2a:	61fb      	str	r3, [r7, #28]
  {
 8015e2c:	e033      	b.n	8015e96 <inv_icm20948_set_fsr+0xdc>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 8015e2e:	7afb      	ldrb	r3, [r7, #11]
 8015e30:	2b01      	cmp	r3, #1
 8015e32:	d005      	beq.n	8015e40 <inv_icm20948_set_fsr+0x86>
 8015e34:	7afb      	ldrb	r3, [r7, #11]
 8015e36:	2b03      	cmp	r3, #3
 8015e38:	d002      	beq.n	8015e40 <inv_icm20948_set_fsr+0x86>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 8015e3a:	7afb      	ldrb	r3, [r7, #11]
 8015e3c:	2b05      	cmp	r3, #5
 8015e3e:	d12a      	bne.n	8015e96 <inv_icm20948_set_fsr+0xdc>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		enum mpu_gyro_fs gfsr;
		if(*castedvalue == 250)
 8015e40:	697b      	ldr	r3, [r7, #20]
 8015e42:	681b      	ldr	r3, [r3, #0]
 8015e44:	2bfa      	cmp	r3, #250	@ 0xfa
 8015e46:	d102      	bne.n	8015e4e <inv_icm20948_set_fsr+0x94>
			gfsr = MPU_FS_250dps;
 8015e48:	2300      	movs	r3, #0
 8015e4a:	76bb      	strb	r3, [r7, #26]
 8015e4c:	e01a      	b.n	8015e84 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 500)
 8015e4e:	697b      	ldr	r3, [r7, #20]
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8015e56:	d102      	bne.n	8015e5e <inv_icm20948_set_fsr+0xa4>
			gfsr = MPU_FS_500dps;
 8015e58:	2301      	movs	r3, #1
 8015e5a:	76bb      	strb	r3, [r7, #26]
 8015e5c:	e012      	b.n	8015e84 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 1000)
 8015e5e:	697b      	ldr	r3, [r7, #20]
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015e66:	d102      	bne.n	8015e6e <inv_icm20948_set_fsr+0xb4>
		 	gfsr = MPU_FS_1000dps;
 8015e68:	2302      	movs	r3, #2
 8015e6a:	76bb      	strb	r3, [r7, #26]
 8015e6c:	e00a      	b.n	8015e84 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 2000)
 8015e6e:	697b      	ldr	r3, [r7, #20]
 8015e70:	681b      	ldr	r3, [r3, #0]
 8015e72:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8015e76:	d102      	bne.n	8015e7e <inv_icm20948_set_fsr+0xc4>
		 	gfsr = MPU_FS_2000dps;
 8015e78:	2303      	movs	r3, #3
 8015e7a:	76bb      	strb	r3, [r7, #26]
 8015e7c:	e002      	b.n	8015e84 <inv_icm20948_set_fsr+0xca>
		else 
			return -1;
 8015e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8015e82:	e009      	b.n	8015e98 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_gyro_fullscale(s, gfsr);
 8015e84:	7ebb      	ldrb	r3, [r7, #26]
 8015e86:	4619      	mov	r1, r3
 8015e88:	68f8      	ldr	r0, [r7, #12]
 8015e8a:	f7fb f811 	bl	8010eb0 <inv_icm20948_set_gyro_fullscale>
 8015e8e:	4602      	mov	r2, r0
 8015e90:	69fb      	ldr	r3, [r7, #28]
 8015e92:	4313      	orrs	r3, r2
 8015e94:	61fb      	str	r3, [r7, #28]
	}
	return result;
 8015e96:	69fb      	ldr	r3, [r7, #28]
}
 8015e98:	4618      	mov	r0, r3
 8015e9a:	3720      	adds	r7, #32
 8015e9c:	46bd      	mov	sp, r7
 8015e9e:	bd80      	pop	{r7, pc}

08015ea0 <inv_icm20948_get_fsr>:

int inv_icm20948_get_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 8015ea0:	b580      	push	{r7, lr}
 8015ea2:	b088      	sub	sp, #32
 8015ea4:	af00      	add	r7, sp, #0
 8015ea6:	60f8      	str	r0, [r7, #12]
 8015ea8:	460b      	mov	r3, r1
 8015eaa:	607a      	str	r2, [r7, #4]
 8015eac:	72fb      	strb	r3, [r7, #11]
	
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 8015eae:	7afb      	ldrb	r3, [r7, #11]
 8015eb0:	2b02      	cmp	r3, #2
 8015eb2:	d002      	beq.n	8015eba <inv_icm20948_get_fsr+0x1a>
 8015eb4:	7afb      	ldrb	r3, [r7, #11]
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	d127      	bne.n	8015f0a <inv_icm20948_get_fsr+0x6a>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		unsigned short * castedvalue = (unsigned short*) fsr;
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	617b      	str	r3, [r7, #20]
		int afsr = inv_icm20948_get_accel_fullscale(s);
 8015ebe:	68f8      	ldr	r0, [r7, #12]
 8015ec0:	f7fb f91a 	bl	80110f8 <inv_icm20948_get_accel_fullscale>
 8015ec4:	4603      	mov	r3, r0
 8015ec6:	613b      	str	r3, [r7, #16]
		if(afsr == MPU_FS_2G)
 8015ec8:	693b      	ldr	r3, [r7, #16]
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	d103      	bne.n	8015ed6 <inv_icm20948_get_fsr+0x36>
			* castedvalue = 2;
 8015ece:	697b      	ldr	r3, [r7, #20]
 8015ed0:	2202      	movs	r2, #2
 8015ed2:	801a      	strh	r2, [r3, #0]
 8015ed4:	e017      	b.n	8015f06 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_4G)
 8015ed6:	693b      	ldr	r3, [r7, #16]
 8015ed8:	2b01      	cmp	r3, #1
 8015eda:	d103      	bne.n	8015ee4 <inv_icm20948_get_fsr+0x44>
			* castedvalue = 4;
 8015edc:	697b      	ldr	r3, [r7, #20]
 8015ede:	2204      	movs	r2, #4
 8015ee0:	801a      	strh	r2, [r3, #0]
 8015ee2:	e010      	b.n	8015f06 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_8G)
 8015ee4:	693b      	ldr	r3, [r7, #16]
 8015ee6:	2b02      	cmp	r3, #2
 8015ee8:	d103      	bne.n	8015ef2 <inv_icm20948_get_fsr+0x52>
			* castedvalue = 8;
 8015eea:	697b      	ldr	r3, [r7, #20]
 8015eec:	2208      	movs	r2, #8
 8015eee:	801a      	strh	r2, [r3, #0]
 8015ef0:	e009      	b.n	8015f06 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_16G)
 8015ef2:	693b      	ldr	r3, [r7, #16]
 8015ef4:	2b03      	cmp	r3, #3
 8015ef6:	d103      	bne.n	8015f00 <inv_icm20948_get_fsr+0x60>
			* castedvalue = 16;
 8015ef8:	697b      	ldr	r3, [r7, #20]
 8015efa:	2210      	movs	r2, #16
 8015efc:	801a      	strh	r2, [r3, #0]
 8015efe:	e002      	b.n	8015f06 <inv_icm20948_get_fsr+0x66>
		else 
			return -1;
 8015f00:	f04f 33ff 	mov.w	r3, #4294967295
 8015f04:	e036      	b.n	8015f74 <inv_icm20948_get_fsr+0xd4>
		
		return 1;
 8015f06:	2301      	movs	r3, #1
 8015f08:	e034      	b.n	8015f74 <inv_icm20948_get_fsr+0xd4>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 8015f0a:	7afb      	ldrb	r3, [r7, #11]
 8015f0c:	2b01      	cmp	r3, #1
 8015f0e:	d005      	beq.n	8015f1c <inv_icm20948_get_fsr+0x7c>
 8015f10:	7afb      	ldrb	r3, [r7, #11]
 8015f12:	2b03      	cmp	r3, #3
 8015f14:	d002      	beq.n	8015f1c <inv_icm20948_get_fsr+0x7c>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 8015f16:	7afb      	ldrb	r3, [r7, #11]
 8015f18:	2b05      	cmp	r3, #5
 8015f1a:	d12a      	bne.n	8015f72 <inv_icm20948_get_fsr+0xd2>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		unsigned short * castedvalue = (unsigned short*) fsr;
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	61fb      	str	r3, [r7, #28]
		int gfsr = inv_icm20948_get_gyro_fullscale(s);
 8015f20:	68f8      	ldr	r0, [r7, #12]
 8015f22:	f7fa ffe4 	bl	8010eee <inv_icm20948_get_gyro_fullscale>
 8015f26:	4603      	mov	r3, r0
 8015f28:	61bb      	str	r3, [r7, #24]
		if(gfsr == MPU_FS_250dps)
 8015f2a:	69bb      	ldr	r3, [r7, #24]
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d103      	bne.n	8015f38 <inv_icm20948_get_fsr+0x98>
			* castedvalue = 250;
 8015f30:	69fb      	ldr	r3, [r7, #28]
 8015f32:	22fa      	movs	r2, #250	@ 0xfa
 8015f34:	801a      	strh	r2, [r3, #0]
 8015f36:	e01a      	b.n	8015f6e <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_500dps)
 8015f38:	69bb      	ldr	r3, [r7, #24]
 8015f3a:	2b01      	cmp	r3, #1
 8015f3c:	d104      	bne.n	8015f48 <inv_icm20948_get_fsr+0xa8>
			* castedvalue = 500;
 8015f3e:	69fb      	ldr	r3, [r7, #28]
 8015f40:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8015f44:	801a      	strh	r2, [r3, #0]
 8015f46:	e012      	b.n	8015f6e <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_1000dps)
 8015f48:	69bb      	ldr	r3, [r7, #24]
 8015f4a:	2b02      	cmp	r3, #2
 8015f4c:	d104      	bne.n	8015f58 <inv_icm20948_get_fsr+0xb8>
		 	* castedvalue = 1000;
 8015f4e:	69fb      	ldr	r3, [r7, #28]
 8015f50:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8015f54:	801a      	strh	r2, [r3, #0]
 8015f56:	e00a      	b.n	8015f6e <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_2000dps)
 8015f58:	69bb      	ldr	r3, [r7, #24]
 8015f5a:	2b03      	cmp	r3, #3
 8015f5c:	d104      	bne.n	8015f68 <inv_icm20948_get_fsr+0xc8>
		 	* castedvalue = 2000;
 8015f5e:	69fb      	ldr	r3, [r7, #28]
 8015f60:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8015f64:	801a      	strh	r2, [r3, #0]
 8015f66:	e002      	b.n	8015f6e <inv_icm20948_get_fsr+0xce>
		else 
			return -1;
 8015f68:	f04f 33ff 	mov.w	r3, #4294967295
 8015f6c:	e002      	b.n	8015f74 <inv_icm20948_get_fsr+0xd4>
		
		return 2;
 8015f6e:	2302      	movs	r3, #2
 8015f70:	e000      	b.n	8015f74 <inv_icm20948_get_fsr+0xd4>
	}
	
	return 0;
 8015f72:	2300      	movs	r3, #0
}
 8015f74:	4618      	mov	r0, r3
 8015f76:	3720      	adds	r7, #32
 8015f78:	46bd      	mov	sp, r7
 8015f7a:	bd80      	pop	{r7, pc}

08015f7c <inv_icm20948_set_bias>:

int inv_icm20948_set_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * bias)
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	b08c      	sub	sp, #48	@ 0x30
 8015f80:	af00      	add	r7, sp, #0
 8015f82:	60f8      	str	r0, [r7, #12]
 8015f84:	460b      	mov	r3, r1
 8015f86:	607a      	str	r2, [r7, #4]
 8015f88:	72fb      	strb	r3, [r7, #11]
	int bias_q16[3];
	int bias_in[3];
	int rc = 0;
 8015f8a:	2300      	movs	r3, #0
 8015f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 8015f8e:	7afb      	ldrb	r3, [r7, #11]
 8015f90:	2b0c      	cmp	r3, #12
 8015f92:	d876      	bhi.n	8016082 <inv_icm20948_set_bias+0x106>
 8015f94:	a201      	add	r2, pc, #4	@ (adr r2, 8015f9c <inv_icm20948_set_bias+0x20>)
 8015f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f9a:	bf00      	nop
 8015f9c:	08015fd1 	.word	0x08015fd1
 8015fa0:	08016007 	.word	0x08016007
 8015fa4:	08016083 	.word	0x08016083
 8015fa8:	08016083 	.word	0x08016083
 8015fac:	0801605f 	.word	0x0801605f
 8015fb0:	08016007 	.word	0x08016007
 8015fb4:	08016083 	.word	0x08016083
 8015fb8:	08016083 	.word	0x08016083
 8015fbc:	08016083 	.word	0x08016083
 8015fc0:	08016083 	.word	0x08016083
 8015fc4:	08016083 	.word	0x08016083
 8015fc8:	08016083 	.word	0x08016083
 8015fcc:	0801605f 	.word	0x0801605f
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			memcpy(bias_q16, bias, sizeof(bias_q16));
 8015fd0:	f107 031c 	add.w	r3, r7, #28
 8015fd4:	220c      	movs	r2, #12
 8015fd6:	6879      	ldr	r1, [r7, #4]
 8015fd8:	4618      	mov	r0, r3
 8015fda:	f00d fe08 	bl	8023bee <memcpy>
			//convert from q16 to q25
			bias_in[0] = bias_q16[0] << (25 - 16);
 8015fde:	69fb      	ldr	r3, [r7, #28]
 8015fe0:	025b      	lsls	r3, r3, #9
 8015fe2:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << (25 - 16);
 8015fe4:	6a3b      	ldr	r3, [r7, #32]
 8015fe6:	025b      	lsls	r3, r3, #9
 8015fe8:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << (25 - 16);
 8015fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fec:	025b      	lsls	r3, r3, #9
 8015fee:	61bb      	str	r3, [r7, #24]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 8015ff0:	f107 0310 	add.w	r3, r7, #16
 8015ff4:	4619      	mov	r1, r3
 8015ff6:	68f8      	ldr	r0, [r7, #12]
 8015ff8:	f7fa f9a0 	bl	801033c <inv_icm20948_ctrl_set_acc_bias>
 8015ffc:	4602      	mov	r2, r0
 8015ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016000:	4313      	orrs	r3, r2
 8016002:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 8016004:	e041      	b.n	801608a <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 8016006:	f107 031c 	add.w	r3, r7, #28
 801600a:	220c      	movs	r2, #12
 801600c:	6879      	ldr	r1, [r7, #4]
 801600e:	4618      	mov	r0, r3
 8016010:	f00d fded 	bl	8023bee <memcpy>
			//convert from q16 to :
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 8016014:	68f8      	ldr	r0, [r7, #12]
 8016016:	f7fa ff6a 	bl	8010eee <inv_icm20948_get_gyro_fullscale>
 801601a:	4603      	mov	r3, r0
 801601c:	f1c3 0306 	rsb	r3, r3, #6
 8016020:	b29b      	uxth	r3, r3
 8016022:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_in[0] = bias_q16[0] << shift;
 8016024:	69fa      	ldr	r2, [r7, #28]
 8016026:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 801602a:	fa02 f303 	lsl.w	r3, r2, r3
 801602e:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << shift;
 8016030:	6a3a      	ldr	r2, [r7, #32]
 8016032:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8016036:	fa02 f303 	lsl.w	r3, r2, r3
 801603a:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << shift;
 801603c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801603e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8016042:	fa02 f303 	lsl.w	r3, r2, r3
 8016046:	61bb      	str	r3, [r7, #24]
			
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 8016048:	f107 0310 	add.w	r3, r7, #16
 801604c:	4619      	mov	r1, r3
 801604e:	68f8      	ldr	r0, [r7, #12]
 8016050:	f7fa f997 	bl	8010382 <inv_icm20948_ctrl_set_gyr_bias>
 8016054:	4602      	mov	r2, r0
 8016056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016058:	4313      	orrs	r3, r2
 801605a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 801605c:	e015      	b.n	801608a <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 801605e:	f107 031c 	add.w	r3, r7, #28
 8016062:	220c      	movs	r2, #12
 8016064:	6879      	ldr	r1, [r7, #4]
 8016066:	4618      	mov	r0, r3
 8016068:	f00d fdc1 	bl	8023bee <memcpy>
			// bias is already in q16
			rc |= inv_icm20948_ctrl_set_mag_bias(s, bias_q16);
 801606c:	f107 031c 	add.w	r3, r7, #28
 8016070:	4619      	mov	r1, r3
 8016072:	68f8      	ldr	r0, [r7, #12]
 8016074:	f7fa f9a8 	bl	80103c8 <inv_icm20948_ctrl_set_mag_bias>
 8016078:	4602      	mov	r2, r0
 801607a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801607c:	4313      	orrs	r3, r2
 801607e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 8016080:	e003      	b.n	801608a <inv_icm20948_set_bias+0x10e>
		default :
			rc = -1;
 8016082:	f04f 33ff 	mov.w	r3, #4294967295
 8016086:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 8016088:	bf00      	nop
	}
	return (rc == 0) ? 1 : rc;
 801608a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801608c:	2b00      	cmp	r3, #0
 801608e:	d001      	beq.n	8016094 <inv_icm20948_set_bias+0x118>
 8016090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016092:	e000      	b.n	8016096 <inv_icm20948_set_bias+0x11a>
 8016094:	2301      	movs	r3, #1
}
 8016096:	4618      	mov	r0, r3
 8016098:	3730      	adds	r7, #48	@ 0x30
 801609a:	46bd      	mov	sp, r7
 801609c:	bd80      	pop	{r7, pc}
 801609e:	bf00      	nop

080160a0 <inv_icm20948_get_bias>:

int inv_icm20948_get_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, void * bias)
{
 80160a0:	b580      	push	{r7, lr}
 80160a2:	b08c      	sub	sp, #48	@ 0x30
 80160a4:	af00      	add	r7, sp, #0
 80160a6:	60f8      	str	r0, [r7, #12]
 80160a8:	460b      	mov	r3, r1
 80160aa:	607a      	str	r2, [r7, #4]
 80160ac:	72fb      	strb	r3, [r7, #11]
	int bias_qx[3];
	int bias_out[3];
	int rc = 0;
 80160ae:	2300      	movs	r3, #0
 80160b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 80160b2:	7afb      	ldrb	r3, [r7, #11]
 80160b4:	2b0c      	cmp	r3, #12
 80160b6:	d876      	bhi.n	80161a6 <inv_icm20948_get_bias+0x106>
 80160b8:	a201      	add	r2, pc, #4	@ (adr r2, 80160c0 <inv_icm20948_get_bias+0x20>)
 80160ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80160be:	bf00      	nop
 80160c0:	080160f5 	.word	0x080160f5
 80160c4:	0801612b 	.word	0x0801612b
 80160c8:	080161a7 	.word	0x080161a7
 80160cc:	080161a7 	.word	0x080161a7
 80160d0:	08016183 	.word	0x08016183
 80160d4:	0801612b 	.word	0x0801612b
 80160d8:	080161a7 	.word	0x080161a7
 80160dc:	080161a7 	.word	0x080161a7
 80160e0:	080161a7 	.word	0x080161a7
 80160e4:	080161a7 	.word	0x080161a7
 80160e8:	080161a7 	.word	0x080161a7
 80160ec:	080161a7 	.word	0x080161a7
 80160f0:	08016183 	.word	0x08016183
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 80160f4:	f107 031c 	add.w	r3, r7, #28
 80160f8:	4619      	mov	r1, r3
 80160fa:	68f8      	ldr	r0, [r7, #12]
 80160fc:	f7fa f8f4 	bl	80102e8 <inv_icm20948_ctrl_get_acc_bias>
 8016100:	4602      	mov	r2, r0
 8016102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016104:	4313      	orrs	r3, r2
 8016106:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from q25 to q16 
			bias_out[0] = bias_qx[0] >> (25 - 16);
 8016108:	69fb      	ldr	r3, [r7, #28]
 801610a:	125b      	asrs	r3, r3, #9
 801610c:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> (25 - 16);
 801610e:	6a3b      	ldr	r3, [r7, #32]
 8016110:	125b      	asrs	r3, r3, #9
 8016112:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 8016114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016116:	125b      	asrs	r3, r3, #9
 8016118:	61bb      	str	r3, [r7, #24]
			memcpy(bias, bias_out, sizeof(bias_out));
 801611a:	f107 0310 	add.w	r3, r7, #16
 801611e:	220c      	movs	r2, #12
 8016120:	4619      	mov	r1, r3
 8016122:	6878      	ldr	r0, [r7, #4]
 8016124:	f00d fd63 	bl	8023bee <memcpy>
			break;
 8016128:	e041      	b.n	80161ae <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			rc |= inv_icm20948_ctrl_get_gyr_bias(s, bias_qx);
 801612a:	f107 031c 	add.w	r3, r7, #28
 801612e:	4619      	mov	r1, r3
 8016130:	68f8      	ldr	r0, [r7, #12]
 8016132:	f7fa f8e7 	bl	8010304 <inv_icm20948_ctrl_get_gyr_bias>
 8016136:	4602      	mov	r2, r0
 8016138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801613a:	4313      	orrs	r3, r2
 801613c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from qn to q16:
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 801613e:	68f8      	ldr	r0, [r7, #12]
 8016140:	f7fa fed5 	bl	8010eee <inv_icm20948_get_gyro_fullscale>
 8016144:	4603      	mov	r3, r0
 8016146:	f1c3 0306 	rsb	r3, r3, #6
 801614a:	b29b      	uxth	r3, r3
 801614c:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_out[0] = bias_qx[0] >> shift;
 801614e:	69fa      	ldr	r2, [r7, #28]
 8016150:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8016154:	fa42 f303 	asr.w	r3, r2, r3
 8016158:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> shift;
 801615a:	6a3a      	ldr	r2, [r7, #32]
 801615c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8016160:	fa42 f303 	asr.w	r3, r2, r3
 8016164:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> shift;
 8016166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016168:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 801616c:	fa42 f303 	asr.w	r3, r2, r3
 8016170:	61bb      	str	r3, [r7, #24]

			memcpy(bias, bias_out, sizeof(bias_out));
 8016172:	f107 0310 	add.w	r3, r7, #16
 8016176:	220c      	movs	r2, #12
 8016178:	4619      	mov	r1, r3
 801617a:	6878      	ldr	r0, [r7, #4]
 801617c:	f00d fd37 	bl	8023bee <memcpy>
			break;
 8016180:	e015      	b.n	80161ae <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 8016182:	f107 031c 	add.w	r3, r7, #28
 8016186:	4619      	mov	r1, r3
 8016188:	68f8      	ldr	r0, [r7, #12]
 801618a:	f7fa f8c9 	bl	8010320 <inv_icm20948_ctrl_get_mag_bias>
 801618e:	4602      	mov	r2, r0
 8016190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016192:	4313      	orrs	r3, r2
 8016194:	62fb      	str	r3, [r7, #44]	@ 0x2c
			// bias is already in q16
			memcpy(bias, bias_qx, sizeof(bias_qx));
 8016196:	f107 031c 	add.w	r3, r7, #28
 801619a:	220c      	movs	r2, #12
 801619c:	4619      	mov	r1, r3
 801619e:	6878      	ldr	r0, [r7, #4]
 80161a0:	f00d fd25 	bl	8023bee <memcpy>
			break;
 80161a4:	e003      	b.n	80161ae <inv_icm20948_get_bias+0x10e>
		default:
			rc = -1;
 80161a6:	f04f 33ff 	mov.w	r3, #4294967295
 80161aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 80161ac:	bf00      	nop
	}
	return (rc == 0) ? 3*sizeof(float) : rc;
 80161ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d001      	beq.n	80161b8 <inv_icm20948_get_bias+0x118>
 80161b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161b6:	e000      	b.n	80161ba <inv_icm20948_get_bias+0x11a>
 80161b8:	230c      	movs	r3, #12
}
 80161ba:	4618      	mov	r0, r3
 80161bc:	3730      	adds	r7, #48	@ 0x30
 80161be:	46bd      	mov	sp, r7
 80161c0:	bd80      	pop	{r7, pc}
 80161c2:	bf00      	nop

080161c4 <inv_icm20948_set_lowpower_or_highperformance>:

int inv_icm20948_set_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t lowpower_or_highperformance)
{
 80161c4:	b580      	push	{r7, lr}
 80161c6:	b082      	sub	sp, #8
 80161c8:	af00      	add	r7, sp, #0
 80161ca:	6078      	str	r0, [r7, #4]
 80161cc:	460b      	mov	r3, r1
 80161ce:	70fb      	strb	r3, [r7, #3]
	s->go_back_lp_when_odr_low = 0;
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	2200      	movs	r2, #0
 80161d4:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
	if(lowpower_or_highperformance)
 80161d8:	78fb      	ldrb	r3, [r7, #3]
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d004      	beq.n	80161e8 <inv_icm20948_set_lowpower_or_highperformance+0x24>
		return inv_icm20948_enter_low_noise_mode(s);
 80161de:	6878      	ldr	r0, [r7, #4]
 80161e0:	f7fa fb11 	bl	8010806 <inv_icm20948_enter_low_noise_mode>
 80161e4:	4603      	mov	r3, r0
 80161e6:	e003      	b.n	80161f0 <inv_icm20948_set_lowpower_or_highperformance+0x2c>
	else
		return inv_icm20948_enter_duty_cycle_mode(s);
 80161e8:	6878      	ldr	r0, [r7, #4]
 80161ea:	f7fa faf7 	bl	80107dc <inv_icm20948_enter_duty_cycle_mode>
 80161ee:	4603      	mov	r3, r0
}
 80161f0:	4618      	mov	r0, r3
 80161f2:	3708      	adds	r7, #8
 80161f4:	46bd      	mov	sp, r7
 80161f6:	bd80      	pop	{r7, pc}

080161f8 <inv_icm20948_get_lowpower_or_highperformance>:


int inv_icm20948_get_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t * lowpower_or_highperformance)
{
 80161f8:	b480      	push	{r7}
 80161fa:	b083      	sub	sp, #12
 80161fc:	af00      	add	r7, sp, #0
 80161fe:	6078      	str	r0, [r7, #4]
 8016200:	6039      	str	r1, [r7, #0]
	(void)s;
	*lowpower_or_highperformance = CHIP_LOW_NOISE_ICM20948;
 8016202:	683b      	ldr	r3, [r7, #0]
 8016204:	2200      	movs	r2, #0
 8016206:	701a      	strb	r2, [r3, #0]
	return 1;
 8016208:	2301      	movs	r3, #1
}
 801620a:	4618      	mov	r0, r3
 801620c:	370c      	adds	r7, #12
 801620e:	46bd      	mov	sp, r7
 8016210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016214:	4770      	bx	lr

08016216 <DmpDriver_convertion>:

static void DmpDriver_convertion(signed char transformedtochar[9],
                                 const int32_t MatrixInQ30[9])
{
 8016216:	b480      	push	{r7}
 8016218:	b085      	sub	sp, #20
 801621a:	af00      	add	r7, sp, #0
 801621c:	6078      	str	r0, [r7, #4]
 801621e:	6039      	str	r1, [r7, #0]
	// To convert Q30 to signed char value
	uint8_t iter;
	for (iter = 0; iter < 9; ++iter)
 8016220:	2300      	movs	r3, #0
 8016222:	73fb      	strb	r3, [r7, #15]
 8016224:	e00d      	b.n	8016242 <DmpDriver_convertion+0x2c>
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8016226:	7bfb      	ldrb	r3, [r7, #15]
 8016228:	009b      	lsls	r3, r3, #2
 801622a:	683a      	ldr	r2, [r7, #0]
 801622c:	4413      	add	r3, r2
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	1799      	asrs	r1, r3, #30
 8016232:	7bfb      	ldrb	r3, [r7, #15]
 8016234:	687a      	ldr	r2, [r7, #4]
 8016236:	4413      	add	r3, r2
 8016238:	b24a      	sxtb	r2, r1
 801623a:	701a      	strb	r2, [r3, #0]
	for (iter = 0; iter < 9; ++iter)
 801623c:	7bfb      	ldrb	r3, [r7, #15]
 801623e:	3301      	adds	r3, #1
 8016240:	73fb      	strb	r3, [r7, #15]
 8016242:	7bfb      	ldrb	r3, [r7, #15]
 8016244:	2b08      	cmp	r3, #8
 8016246:	d9ee      	bls.n	8016226 <DmpDriver_convertion+0x10>
}
 8016248:	bf00      	nop
 801624a:	bf00      	nop
 801624c:	3714      	adds	r7, #20
 801624e:	46bd      	mov	sp, r7
 8016250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016254:	4770      	bx	lr
	...

08016258 <inv_icm20948_set_matrix>:

int inv_icm20948_set_matrix(struct inv_icm20948 * s, const float matrix[9], enum inv_icm20948_sensor sensor)
{
 8016258:	b580      	push	{r7, lr}
 801625a:	b098      	sub	sp, #96	@ 0x60
 801625c:	af00      	add	r7, sp, #0
 801625e:	60f8      	str	r0, [r7, #12]
 8016260:	60b9      	str	r1, [r7, #8]
 8016262:	4613      	mov	r3, r2
 8016264:	71fb      	strb	r3, [r7, #7]
	int32_t mounting_mq30[9];
	int32_t compass_mq30[9];
	int result = 0;
 8016266:	2300      	movs	r3, #0
 8016268:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int i;

	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 801626a:	79fb      	ldrb	r3, [r7, #7]
 801626c:	2b0c      	cmp	r3, #12
 801626e:	d002      	beq.n	8016276 <inv_icm20948_set_matrix+0x1e>
 8016270:	79fb      	ldrb	r3, [r7, #7]
 8016272:	2b04      	cmp	r3, #4
 8016274:	d134      	bne.n	80162e0 <inv_icm20948_set_matrix+0x88>
		(sensor == INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)){
		for(i = 0; i < 9; ++i)
 8016276:	2300      	movs	r3, #0
 8016278:	65bb      	str	r3, [r7, #88]	@ 0x58
 801627a:	e016      	b.n	80162aa <inv_icm20948_set_matrix+0x52>
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 801627c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801627e:	009b      	lsls	r3, r3, #2
 8016280:	68ba      	ldr	r2, [r7, #8]
 8016282:	4413      	add	r3, r2
 8016284:	edd3 7a00 	vldr	s15, [r3]
 8016288:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8016398 <inv_icm20948_set_matrix+0x140>
 801628c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016290:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016294:	ee17 2a90 	vmov	r2, s15
 8016298:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801629a:	009b      	lsls	r3, r3, #2
 801629c:	3360      	adds	r3, #96	@ 0x60
 801629e:	443b      	add	r3, r7
 80162a0:	f843 2c50 	str.w	r2, [r3, #-80]
		for(i = 0; i < 9; ++i)
 80162a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80162a6:	3301      	adds	r3, #1
 80162a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80162aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80162ac:	2b08      	cmp	r3, #8
 80162ae:	dde5      	ble.n	801627c <inv_icm20948_set_matrix+0x24>
		// Convert compass mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix_secondary_compass, compass_mq30);
 80162b0:	68fb      	ldr	r3, [r7, #12]
 80162b2:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80162b6:	f107 0210 	add.w	r2, r7, #16
 80162ba:	4611      	mov	r1, r2
 80162bc:	4618      	mov	r0, r3
 80162be:	f7ff ffaa 	bl	8016216 <DmpDriver_convertion>
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 80162c2:	68fb      	ldr	r3, [r7, #12]
 80162c4:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 80162c8:	68fb      	ldr	r3, [r7, #12]
 80162ca:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80162ce:	461a      	mov	r2, r3
 80162d0:	68f8      	ldr	r0, [r7, #12]
 80162d2:	f7f7 fd93 	bl	800ddfc <inv_icm20948_compass_dmp_cal>
 80162d6:	4602      	mov	r2, r0
 80162d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80162da:	4313      	orrs	r3, r2
 80162dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80162de:	e055      	b.n	801638c <inv_icm20948_set_matrix+0x134>
	} else if ((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || 
 80162e0:	79fb      	ldrb	r3, [r7, #7]
 80162e2:	2b02      	cmp	r3, #2
 80162e4:	d00b      	beq.n	80162fe <inv_icm20948_set_matrix+0xa6>
 80162e6:	79fb      	ldrb	r3, [r7, #7]
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d008      	beq.n	80162fe <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_ACCELEROMETER) || 
 80162ec:	79fb      	ldrb	r3, [r7, #7]
 80162ee:	2b03      	cmp	r3, #3
 80162f0:	d005      	beq.n	80162fe <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 80162f2:	79fb      	ldrb	r3, [r7, #7]
 80162f4:	2b01      	cmp	r3, #1
 80162f6:	d002      	beq.n	80162fe <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 80162f8:	79fb      	ldrb	r3, [r7, #7]
 80162fa:	2b05      	cmp	r3, #5
 80162fc:	d146      	bne.n	801638c <inv_icm20948_set_matrix+0x134>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		for(i = 0; i < 9; ++i)
 80162fe:	2300      	movs	r3, #0
 8016300:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016302:	e016      	b.n	8016332 <inv_icm20948_set_matrix+0xda>
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8016304:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016306:	009b      	lsls	r3, r3, #2
 8016308:	68ba      	ldr	r2, [r7, #8]
 801630a:	4413      	add	r3, r2
 801630c:	edd3 7a00 	vldr	s15, [r3]
 8016310:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8016398 <inv_icm20948_set_matrix+0x140>
 8016314:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016318:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801631c:	ee17 2a90 	vmov	r2, s15
 8016320:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016322:	009b      	lsls	r3, r3, #2
 8016324:	3360      	adds	r3, #96	@ 0x60
 8016326:	443b      	add	r3, r7
 8016328:	f843 2c2c 	str.w	r2, [r3, #-44]
		for(i = 0; i < 9; ++i)
 801632c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801632e:	3301      	adds	r3, #1
 8016330:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016334:	2b08      	cmp	r3, #8
 8016336:	dde5      	ble.n	8016304 <inv_icm20948_set_matrix+0xac>
		// Convert mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
 8016338:	68fb      	ldr	r3, [r7, #12]
 801633a:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 801633e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8016342:	4611      	mov	r1, r2
 8016344:	4618      	mov	r0, r3
 8016346:	f7ff ff66 	bl	8016216 <DmpDriver_convertion>
		/*Apply new matrix */
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 801634a:	68fb      	ldr	r3, [r7, #12]
 801634c:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 8016350:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 801639c <inv_icm20948_set_matrix+0x144>
 8016354:	4619      	mov	r1, r3
 8016356:	68f8      	ldr	r0, [r7, #12]
 8016358:	f7fb fac8 	bl	80118ec <inv_icm20948_set_chip_to_body_axis_quaternion>
		//Update Dmp B2S according to new mmatrix in q30
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 801635c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8016360:	4619      	mov	r1, r3
 8016362:	68f8      	ldr	r0, [r7, #12]
 8016364:	f7fd fcd0 	bl	8013d08 <dmp_icm20948_set_B2S_matrix>
 8016368:	4602      	mov	r2, r0
 801636a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801636c:	4313      	orrs	r3, r2
 801636e:	65fb      	str	r3, [r7, #92]	@ 0x5c
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8016370:	68fb      	ldr	r3, [r7, #12]
 8016372:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 8016376:	68fb      	ldr	r3, [r7, #12]
 8016378:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 801637c:	461a      	mov	r2, r3
 801637e:	68f8      	ldr	r0, [r7, #12]
 8016380:	f7f7 fd3c 	bl	800ddfc <inv_icm20948_compass_dmp_cal>
 8016384:	4602      	mov	r2, r0
 8016386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016388:	4313      	orrs	r3, r2
 801638a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	}

	return result;
 801638c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801638e:	4618      	mov	r0, r3
 8016390:	3760      	adds	r7, #96	@ 0x60
 8016392:	46bd      	mov	sp, r7
 8016394:	bd80      	pop	{r7, pc}
 8016396:	bf00      	nop
 8016398:	4e800000 	.word	0x4e800000
 801639c:	00000000 	.word	0x00000000

080163a0 <inv_icm20948_initialize_auxiliary>:

int inv_icm20948_initialize_auxiliary(struct inv_icm20948 * s)
{
 80163a0:	b580      	push	{r7, lr}
 80163a2:	b082      	sub	sp, #8
 80163a4:	af00      	add	r7, sp, #0
 80163a6:	6078      	str	r0, [r7, #4]
	if (inv_icm20948_set_slave_compass_id(s, s->secondary_state.compass_slave_id) )
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80163ae:	4619      	mov	r1, r3
 80163b0:	6878      	ldr	r0, [r7, #4]
 80163b2:	f7fa fbf6 	bl	8010ba2 <inv_icm20948_set_slave_compass_id>
 80163b6:	4603      	mov	r3, r0
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d002      	beq.n	80163c2 <inv_icm20948_initialize_auxiliary+0x22>
		return -1;
 80163bc:	f04f 33ff 	mov.w	r3, #4294967295
 80163c0:	e000      	b.n	80163c4 <inv_icm20948_initialize_auxiliary+0x24>
	return 0;
 80163c2:	2300      	movs	r3, #0
}
 80163c4:	4618      	mov	r0, r3
 80163c6:	3708      	adds	r7, #8
 80163c8:	46bd      	mov	sp, r7
 80163ca:	bd80      	pop	{r7, pc}

080163cc <inv_icm20948_soft_reset>:

int inv_icm20948_soft_reset(struct inv_icm20948 * s)
{
 80163cc:	b580      	push	{r7, lr}
 80163ce:	b084      	sub	sp, #16
 80163d0:	af00      	add	r7, sp, #0
 80163d2:	6078      	str	r0, [r7, #4]
	//soft reset like
	int rc = inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);
 80163d4:	2280      	movs	r2, #128	@ 0x80
 80163d6:	2106      	movs	r1, #6
 80163d8:	6878      	ldr	r0, [r7, #4]
 80163da:	f001 fed9 	bl	8018190 <inv_icm20948_write_single_mems_reg>
 80163de:	60f8      	str	r0, [r7, #12]
	// max start-up time is 100 msec
	inv_icm20948_sleep_us(100000);
 80163e0:	4803      	ldr	r0, [pc, #12]	@ (80163f0 <inv_icm20948_soft_reset+0x24>)
 80163e2:	f7ef f8a9 	bl	8005538 <inv_icm20948_sleep_us>
	return rc;
 80163e6:	68fb      	ldr	r3, [r7, #12]
}
 80163e8:	4618      	mov	r0, r3
 80163ea:	3710      	adds	r7, #16
 80163ec:	46bd      	mov	sp, r7
 80163ee:	bd80      	pop	{r7, pc}
 80163f0:	000186a0 	.word	0x000186a0

080163f4 <inv_icm20948_enable_sensor>:

int inv_icm20948_enable_sensor(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, inv_bool_t state)
{
 80163f4:	b580      	push	{r7, lr}
 80163f6:	b086      	sub	sp, #24
 80163f8:	af00      	add	r7, sp, #0
 80163fa:	60f8      	str	r0, [r7, #12]
 80163fc:	460b      	mov	r3, r1
 80163fe:	607a      	str	r2, [r7, #4]
 8016400:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 8016402:	7afb      	ldrb	r3, [r7, #11]
 8016404:	4618      	mov	r0, r3
 8016406:	f7ff faef 	bl	80159e8 <sensor_type_2_android_sensor>
 801640a:	4603      	mov	r3, r0
 801640c:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	b2da      	uxtb	r2, r3
 8016412:	7dfb      	ldrb	r3, [r7, #23]
 8016414:	4619      	mov	r1, r3
 8016416:	68f8      	ldr	r0, [r7, #12]
 8016418:	f7f9 f946 	bl	800f6a8 <inv_icm20948_ctrl_enable_sensor>
 801641c:	4603      	mov	r3, r0
 801641e:	2b00      	cmp	r3, #0
 8016420:	d002      	beq.n	8016428 <inv_icm20948_enable_sensor+0x34>
		return -1;
 8016422:	f04f 33ff 	mov.w	r3, #4294967295
 8016426:	e00e      	b.n	8016446 <inv_icm20948_enable_sensor+0x52>

	//In case we disable a sensor, we reset his timestamp
	if(state == 0)
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	2b00      	cmp	r3, #0
 801642c:	d10a      	bne.n	8016444 <inv_icm20948_enable_sensor+0x50>
		s->timestamp[sensor] = 0;
 801642e:	7afb      	ldrb	r3, [r7, #11]
 8016430:	68fa      	ldr	r2, [r7, #12]
 8016432:	3359      	adds	r3, #89	@ 0x59
 8016434:	00db      	lsls	r3, r3, #3
 8016436:	18d1      	adds	r1, r2, r3
 8016438:	f04f 0200 	mov.w	r2, #0
 801643c:	f04f 0300 	mov.w	r3, #0
 8016440:	e9c1 2300 	strd	r2, r3, [r1]

	return 0;
 8016444:	2300      	movs	r3, #0
}
 8016446:	4618      	mov	r0, r3
 8016448:	3718      	adds	r7, #24
 801644a:	46bd      	mov	sp, r7
 801644c:	bd80      	pop	{r7, pc}

0801644e <inv_icm20948_set_sensor_period>:

int inv_icm20948_set_sensor_period(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, uint32_t period)
{
 801644e:	b5b0      	push	{r4, r5, r7, lr}
 8016450:	b086      	sub	sp, #24
 8016452:	af00      	add	r7, sp, #0
 8016454:	60f8      	str	r0, [r7, #12]
 8016456:	460b      	mov	r3, r1
 8016458:	607a      	str	r2, [r7, #4]
 801645a:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 801645c:	7afb      	ldrb	r3, [r7, #11]
 801645e:	4618      	mov	r0, r3
 8016460:	f7ff fac2 	bl	80159e8 <sensor_type_2_android_sensor>
 8016464:	4603      	mov	r3, r0
 8016466:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	b29a      	uxth	r2, r3
 801646c:	7dfb      	ldrb	r3, [r7, #23]
 801646e:	4619      	mov	r1, r3
 8016470:	68f8      	ldr	r0, [r7, #12]
 8016472:	f7f8 fe45 	bl	800f100 <inv_icm20948_set_odr>
 8016476:	4603      	mov	r3, r0
 8016478:	2b00      	cmp	r3, #0
 801647a:	d002      	beq.n	8016482 <inv_icm20948_set_sensor_period+0x34>
		return -1;
 801647c:	f04f 33ff 	mov.w	r3, #4294967295
 8016480:	e01a      	b.n	80164b8 <inv_icm20948_set_sensor_period+0x6a>
	
	// reset timestamp value and save current odr
	s->timestamp[sensor] = 0;
 8016482:	7afb      	ldrb	r3, [r7, #11]
 8016484:	68fa      	ldr	r2, [r7, #12]
 8016486:	3359      	adds	r3, #89	@ 0x59
 8016488:	00db      	lsls	r3, r3, #3
 801648a:	18d1      	adds	r1, r2, r3
 801648c:	f04f 0200 	mov.w	r2, #0
 8016490:	f04f 0300 	mov.w	r3, #0
 8016494:	e9c1 2300 	strd	r2, r3, [r1]
	s->sensorlist[sensor].odr_us = period * 1000;
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801649e:	fb03 f202 	mul.w	r2, r3, r2
 80164a2:	7afb      	ldrb	r3, [r7, #11]
 80164a4:	2100      	movs	r1, #0
 80164a6:	4614      	mov	r4, r2
 80164a8:	460d      	mov	r5, r1
 80164aa:	68fa      	ldr	r2, [r7, #12]
 80164ac:	3339      	adds	r3, #57	@ 0x39
 80164ae:	011b      	lsls	r3, r3, #4
 80164b0:	4413      	add	r3, r2
 80164b2:	e9c3 4500 	strd	r4, r5, [r3]
	return 0; 
 80164b6:	2300      	movs	r3, #0
}
 80164b8:	4618      	mov	r0, r3
 80164ba:	3718      	adds	r7, #24
 80164bc:	46bd      	mov	sp, r7
 80164be:	bdb0      	pop	{r4, r5, r7, pc}

080164c0 <inv_icm20948_enable_batch_timeout>:

int inv_icm20948_enable_batch_timeout(struct inv_icm20948 * s, unsigned short batchTimeoutMs)
{
 80164c0:	b580      	push	{r7, lr}
 80164c2:	b084      	sub	sp, #16
 80164c4:	af00      	add	r7, sp, #0
 80164c6:	6078      	str	r0, [r7, #4]
 80164c8:	460b      	mov	r3, r1
 80164ca:	807b      	strh	r3, [r7, #2]
	int rc;
	/* Configure batch timeout */
	if (inv_icm20948_ctrl_set_batch_timeout_ms(s, batchTimeoutMs) == 0) {
 80164cc:	887b      	ldrh	r3, [r7, #2]
 80164ce:	4619      	mov	r1, r3
 80164d0:	6878      	ldr	r0, [r7, #4]
 80164d2:	f7f9 fd91 	bl	800fff8 <inv_icm20948_ctrl_set_batch_timeout_ms>
 80164d6:	4603      	mov	r3, r0
 80164d8:	2b00      	cmp	r3, #0
 80164da:	d109      	bne.n	80164f0 <inv_icm20948_enable_batch_timeout+0x30>
		/* If configuration was succesful then we enable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 80164dc:	2101      	movs	r1, #1
 80164de:	6878      	ldr	r0, [r7, #4]
 80164e0:	f7f9 fd35 	bl	800ff4e <inv_icm20948_ctrl_enable_batch>
 80164e4:	60f8      	str	r0, [r7, #12]
 80164e6:	68fb      	ldr	r3, [r7, #12]
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d00b      	beq.n	8016504 <inv_icm20948_enable_batch_timeout+0x44>
			return rc;
 80164ec:	68fb      	ldr	r3, [r7, #12]
 80164ee:	e00a      	b.n	8016506 <inv_icm20948_enable_batch_timeout+0x46>
	} else {         
		/* Else we disable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 80164f0:	2100      	movs	r1, #0
 80164f2:	6878      	ldr	r0, [r7, #4]
 80164f4:	f7f9 fd2b 	bl	800ff4e <inv_icm20948_ctrl_enable_batch>
 80164f8:	60f8      	str	r0, [r7, #12]
 80164fa:	68fb      	ldr	r3, [r7, #12]
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	d001      	beq.n	8016504 <inv_icm20948_enable_batch_timeout+0x44>
			return rc;                     
 8016500:	68fb      	ldr	r3, [r7, #12]
 8016502:	e000      	b.n	8016506 <inv_icm20948_enable_batch_timeout+0x46>
	}
	return 0;
 8016504:	2300      	movs	r3, #0
}
 8016506:	4618      	mov	r0, r3
 8016508:	3710      	adds	r7, #16
 801650a:	46bd      	mov	sp, r7
 801650c:	bd80      	pop	{r7, pc}

0801650e <inv_icm20948_load>:

int inv_icm20948_load(struct inv_icm20948 * s, const uint8_t * image, unsigned short size)
{
 801650e:	b580      	push	{r7, lr}
 8016510:	b084      	sub	sp, #16
 8016512:	af00      	add	r7, sp, #0
 8016514:	60f8      	str	r0, [r7, #12]
 8016516:	60b9      	str	r1, [r7, #8]
 8016518:	4613      	mov	r3, r2
 801651a:	80fb      	strh	r3, [r7, #6]
	return inv_icm20948_firmware_load(s, image, size, DMP_LOAD_START);
 801651c:	88fa      	ldrh	r2, [r7, #6]
 801651e:	2390      	movs	r3, #144	@ 0x90
 8016520:	68b9      	ldr	r1, [r7, #8]
 8016522:	68f8      	ldr	r0, [r7, #12]
 8016524:	f7fd fccc 	bl	8013ec0 <inv_icm20948_firmware_load>
 8016528:	4603      	mov	r3, r0
}
 801652a:	4618      	mov	r0, r3
 801652c:	3710      	adds	r7, #16
 801652e:	46bd      	mov	sp, r7
 8016530:	bd80      	pop	{r7, pc}
	...

08016534 <inv_icm20948_is_streamed_sensor>:

/** @brief Returns 1 if the sensor id is a streamed sensor and not an event-based sensor */
static int inv_icm20948_is_streamed_sensor(uint8_t id)
{
 8016534:	b480      	push	{r7}
 8016536:	b083      	sub	sp, #12
 8016538:	af00      	add	r7, sp, #0
 801653a:	4603      	mov	r3, r0
 801653c:	71fb      	strb	r3, [r7, #7]
	switch(id)
 801653e:	79fb      	ldrb	r3, [r7, #7]
 8016540:	3b11      	subs	r3, #17
 8016542:	2b1e      	cmp	r3, #30
 8016544:	bf8c      	ite	hi
 8016546:	2201      	movhi	r2, #1
 8016548:	2200      	movls	r2, #0
 801654a:	b2d2      	uxtb	r2, r2
 801654c:	2a00      	cmp	r2, #0
 801654e:	d10d      	bne.n	801656c <inv_icm20948_is_streamed_sensor+0x38>
 8016550:	4a0a      	ldr	r2, [pc, #40]	@ (801657c <inv_icm20948_is_streamed_sensor+0x48>)
 8016552:	fa22 f303 	lsr.w	r3, r2, r3
 8016556:	f003 0301 	and.w	r3, r3, #1
 801655a:	2b00      	cmp	r3, #0
 801655c:	bf14      	ite	ne
 801655e:	2301      	movne	r3, #1
 8016560:	2300      	moveq	r3, #0
 8016562:	b2db      	uxtb	r3, r3
 8016564:	2b00      	cmp	r3, #0
 8016566:	d001      	beq.n	801656c <inv_icm20948_is_streamed_sensor+0x38>
	case ANDROID_SENSOR_FLIP_PICKUP :
	case ANDROID_SENSOR_B2S :
	case ANDROID_SENSOR_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION :
	case ANDROID_SENSOR_STEP_DETECTOR :
			return 0;
 8016568:	2300      	movs	r3, #0
 801656a:	e000      	b.n	801656e <inv_icm20948_is_streamed_sensor+0x3a>
	default :
			return 1;
 801656c:	2301      	movs	r3, #1
	}
}
 801656e:	4618      	mov	r0, r3
 8016570:	370c      	adds	r7, #12
 8016572:	46bd      	mov	sp, r7
 8016574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016578:	4770      	bx	lr
 801657a:	bf00      	nop
 801657c:	71000007 	.word	0x71000007

08016580 <inv_icm20948_updateTs>:

/** @brief Preprocess all timestamps so that they either contain very last time at which MEMS IRQ was fired 
 * or last time sent for the sensor + ODR */
static uint8_t inv_icm20948_updateTs(struct inv_icm20948 * s, int * data_left_in_fifo, unsigned short * total_sample_cnt, uint64_t * lastIrqTimeUs)
{
 8016580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8016584:	b0b0      	sub	sp, #192	@ 0xc0
 8016586:	af00      	add	r7, sp, #0
 8016588:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801658a:	64b9      	str	r1, [r7, #72]	@ 0x48
 801658c:	647a      	str	r2, [r7, #68]	@ 0x44
 801658e:	643b      	str	r3, [r7, #64]	@ 0x40
  /** @brief Very last time in us at which IRQ was fired since flushing FIFO process was started */
  unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 8016590:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8016594:	2366      	movs	r3, #102	@ 0x66
 8016596:	461a      	mov	r2, r3
 8016598:	2100      	movs	r1, #0
 801659a:	f00d fa8f 	bl	8023abc <memset>
  uint8_t i;
  if (inv_icm20948_fifo_swmirror(s, data_left_in_fifo, total_sample_cnt, sample_cnt_array))
 801659e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80165a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80165a4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80165a6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80165a8:	f7fe f936 	bl	8014818 <inv_icm20948_fifo_swmirror>
 80165ac:	4603      	mov	r3, r0
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	d026      	beq.n	8016600 <inv_icm20948_updateTs+0x80>
  {
    for(i = 0; i< GENERAL_SENSORS_MAX; i++)
 80165b2:	2300      	movs	r3, #0
 80165b4:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 80165b8:	e01c      	b.n	80165f4 <inv_icm20948_updateTs+0x74>
    {
      if (inv_icm20948_is_streamed_sensor(i))
 80165ba:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80165be:	4618      	mov	r0, r3
 80165c0:	f7ff ffb8 	bl	8016534 <inv_icm20948_is_streamed_sensor>
 80165c4:	4603      	mov	r3, r0
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	d00f      	beq.n	80165ea <inv_icm20948_updateTs+0x6a>
      {
        s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 80165ca:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80165ce:	4618      	mov	r0, r3
 80165d0:	f7ff fa6e 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 80165d4:	4603      	mov	r3, r0
 80165d6:	4619      	mov	r1, r3
 80165d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165de:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80165e0:	3159      	adds	r1, #89	@ 0x59
 80165e2:	00c9      	lsls	r1, r1, #3
 80165e4:	4401      	add	r1, r0
 80165e6:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i< GENERAL_SENSORS_MAX; i++)
 80165ea:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80165ee:	3301      	adds	r3, #1
 80165f0:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 80165f4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80165f8:	2b32      	cmp	r3, #50	@ 0x32
 80165fa:	d9de      	bls.n	80165ba <inv_icm20948_updateTs+0x3a>
      }
    }
    return -1;
 80165fc:	23ff      	movs	r3, #255	@ 0xff
 80165fe:	e160      	b.n	80168c2 <inv_icm20948_updateTs+0x342>
  }
  // we parse all sensor according to android type
  for (i = 0; i < GENERAL_SENSORS_MAX; i++)
 8016600:	2300      	movs	r3, #0
 8016602:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 8016606:	e156      	b.n	80168b6 <inv_icm20948_updateTs+0x336>
  {
    if (inv_icm20948_is_streamed_sensor(i))
 8016608:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 801660c:	4618      	mov	r0, r3
 801660e:	f7ff ff91 	bl	8016534 <inv_icm20948_is_streamed_sensor>
 8016612:	4603      	mov	r3, r0
 8016614:	2b00      	cmp	r3, #0
 8016616:	f000 8138 	beq.w	801688a <inv_icm20948_updateTs+0x30a>
    {
      if (sample_cnt_array[i])
 801661a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 801661e:	005b      	lsls	r3, r3, #1
 8016620:	3380      	adds	r3, #128	@ 0x80
 8016622:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8016626:	4413      	add	r3, r2
 8016628:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 801662c:	2b00      	cmp	r3, #0
 801662e:	f000 813d 	beq.w	80168ac <inv_icm20948_updateTs+0x32c>
      { /** Number of samples present in MEMS FIFO last time we mirrored it */
        unsigned short fifo_sample_cnt = sample_cnt_array[i];
 8016632:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8016636:	005b      	lsls	r3, r3, #1
 8016638:	3380      	adds	r3, #128	@ 0x80
 801663a:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 801663e:	4413      	add	r3, r2
 8016640:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 8016644:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        /** In case of first batch we have less than the expected number of samples in the batch */
        /** To avoid a bad timestamping we recompute the startup time based on the theorical ODR and the number of samples */
        if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)])
 8016648:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 801664c:	4618      	mov	r0, r3
 801664e:	f7ff fa2f 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8016652:	4603      	mov	r3, r0
 8016654:	461a      	mov	r2, r3
 8016656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016658:	4413      	add	r3, r2
 801665a:	f893 3370 	ldrb.w	r3, [r3, #880]	@ 0x370
 801665e:	2b00      	cmp	r3, #0
 8016660:	d069      	beq.n	8016736 <inv_icm20948_updateTs+0x1b6>
        {
          s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)]
 8016662:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016664:	e9d3 4500 	ldrd	r4, r5, [r3]
 8016668:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 801666c:	4618      	mov	r0, r3
 801666e:	f7ff fa1f 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8016672:	4603      	mov	r3, r0
 8016674:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016676:	3359      	adds	r3, #89	@ 0x59
 8016678:	00db      	lsls	r3, r3, #3
 801667a:	4413      	add	r3, r2
 801667c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016680:	1aa1      	subs	r1, r4, r2
 8016682:	63b9      	str	r1, [r7, #56]	@ 0x38
 8016684:	eb65 0303 	sbc.w	r3, r5, r3
 8016688:	63fb      	str	r3, [r7, #60]	@ 0x3c
            - fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 801668a:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 801668e:	2200      	movs	r2, #0
 8016690:	633b      	str	r3, [r7, #48]	@ 0x30
 8016692:	637a      	str	r2, [r7, #52]	@ 0x34
 8016694:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8016698:	4618      	mov	r0, r3
 801669a:	f7ff fa09 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 801669e:	4603      	mov	r3, r0
 80166a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80166a2:	3339      	adds	r3, #57	@ 0x39
 80166a4:	011b      	lsls	r3, r3, #4
 80166a6:	4413      	add	r3, r2
 80166a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166ac:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80166b0:	4629      	mov	r1, r5
 80166b2:	fb02 f001 	mul.w	r0, r2, r1
 80166b6:	4621      	mov	r1, r4
 80166b8:	fb01 f103 	mul.w	r1, r1, r3
 80166bc:	4401      	add	r1, r0
 80166be:	4620      	mov	r0, r4
 80166c0:	fba0 8902 	umull	r8, r9, r0, r2
 80166c4:	eb01 0309 	add.w	r3, r1, r9
 80166c8:	4699      	mov	r9, r3
 80166ca:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80166ce:	460b      	mov	r3, r1
 80166d0:	ebb3 0308 	subs.w	r3, r3, r8
 80166d4:	603b      	str	r3, [r7, #0]
 80166d6:	4613      	mov	r3, r2
 80166d8:	eb63 0309 	sbc.w	r3, r3, r9
 80166dc:	607b      	str	r3, [r7, #4]
          s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)]
 80166de:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80166e2:	4618      	mov	r0, r3
 80166e4:	f7ff f9e4 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 80166e8:	4603      	mov	r3, r0
 80166ea:	4619      	mov	r1, r3
 80166ec:	460b      	mov	r3, r1
 80166ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80166f0:	3359      	adds	r3, #89	@ 0x59
 80166f2:	00db      	lsls	r3, r3, #3
 80166f4:	4413      	add	r3, r2
 80166f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80166fe:	4620      	mov	r0, r4
 8016700:	1880      	adds	r0, r0, r2
 8016702:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016704:	4628      	mov	r0, r5
 8016706:	eb40 0303 	adc.w	r3, r0, r3
 801670a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801670c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801670e:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 8016712:	00db      	lsls	r3, r3, #3
 8016714:	4413      	add	r3, r2
 8016716:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801671a:	e9c3 1200 	strd	r1, r2, [r3]
          s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 801671e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8016722:	4618      	mov	r0, r3
 8016724:	f7ff f9c4 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8016728:	4603      	mov	r3, r0
 801672a:	461a      	mov	r2, r3
 801672c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801672e:	441a      	add	r2, r3
 8016730:	2300      	movs	r3, #0
 8016732:	f882 3370 	strb.w	r3, [r2, #880]	@ 0x370
            In other cases, update timestamp for all streamed sensors depending on number of samples available in FIFO
            first time to be printed is t1+(t2-t1)/N
              - t1 is last time we sent data
              - t2 is when IRQ was fired so that we pop the FIFO
              - N is number of samples */
        if (s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] == 0)
 8016736:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 801673a:	4618      	mov	r0, r3
 801673c:	f7ff f9b8 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8016740:	4603      	mov	r3, r0
 8016742:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016744:	3359      	adds	r3, #89	@ 0x59
 8016746:	00db      	lsls	r3, r3, #3
 8016748:	4413      	add	r3, r2
 801674a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801674e:	4313      	orrs	r3, r2
 8016750:	d169      	bne.n	8016826 <inv_icm20948_updateTs+0x2a6>
        {
          s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 8016752:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8016756:	4618      	mov	r0, r3
 8016758:	f7ff f9aa 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 801675c:	4603      	mov	r3, r0
 801675e:	461c      	mov	r4, r3
 8016760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016762:	e9d3 0100 	ldrd	r0, r1, [r3]
 8016766:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016768:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 801676c:	00db      	lsls	r3, r3, #3
 801676e:	4413      	add	r3, r2
 8016770:	e9c3 0100 	strd	r0, r1, [r3]
          s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 8016774:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8016778:	4618      	mov	r0, r3
 801677a:	f7ff f999 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 801677e:	4603      	mov	r3, r0
 8016780:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016782:	3339      	adds	r3, #57	@ 0x39
 8016784:	011b      	lsls	r3, r3, #4
 8016786:	4413      	add	r3, r2
 8016788:	e9d3 0100 	ldrd	r0, r1, [r3]
 801678c:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 8016790:	2200      	movs	r2, #0
 8016792:	623b      	str	r3, [r7, #32]
 8016794:	627a      	str	r2, [r7, #36]	@ 0x24
 8016796:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 801679a:	4623      	mov	r3, r4
 801679c:	fb03 f201 	mul.w	r2, r3, r1
 80167a0:	462b      	mov	r3, r5
 80167a2:	fb00 f303 	mul.w	r3, r0, r3
 80167a6:	4413      	add	r3, r2
 80167a8:	4622      	mov	r2, r4
 80167aa:	fba0 ab02 	umull	sl, fp, r0, r2
 80167ae:	445b      	add	r3, fp
 80167b0:	469b      	mov	fp, r3
 80167b2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80167b6:	4618      	mov	r0, r3
 80167b8:	f7ff f97a 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 80167bc:	4603      	mov	r3, r0
 80167be:	4619      	mov	r1, r3
 80167c0:	460b      	mov	r3, r1
 80167c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80167c4:	3359      	adds	r3, #89	@ 0x59
 80167c6:	00db      	lsls	r3, r3, #3
 80167c8:	4413      	add	r3, r2
 80167ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167ce:	ebb2 000a 	subs.w	r0, r2, sl
 80167d2:	61b8      	str	r0, [r7, #24]
 80167d4:	eb63 030b 	sbc.w	r3, r3, fp
 80167d8:	61fb      	str	r3, [r7, #28]
 80167da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80167dc:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 80167e0:	00db      	lsls	r3, r3, #3
 80167e2:	4413      	add	r3, r2
 80167e4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80167e8:	e9c3 1200 	strd	r1, r2, [r3]
          s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 80167ec:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80167f0:	4618      	mov	r0, r3
 80167f2:	f7ff f95d 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 80167f6:	4603      	mov	r3, r0
 80167f8:	461d      	mov	r5, r3
 80167fa:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80167fe:	4618      	mov	r0, r3
 8016800:	f7ff f956 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8016804:	4603      	mov	r3, r0
 8016806:	461c      	mov	r4, r3
 8016808:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801680a:	f105 0339 	add.w	r3, r5, #57	@ 0x39
 801680e:	011b      	lsls	r3, r3, #4
 8016810:	4413      	add	r3, r2
 8016812:	e9d3 0100 	ldrd	r0, r1, [r3]
 8016816:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016818:	0123      	lsls	r3, r4, #4
 801681a:	4413      	add	r3, r2
 801681c:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8016820:	e9c3 0100 	strd	r0, r1, [r3]
 8016824:	e042      	b.n	80168ac <inv_icm20948_updateTs+0x32c>
        }
        else
        {
          s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = (*lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)])/fifo_sample_cnt;
 8016826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016828:	e9d3 4500 	ldrd	r4, r5, [r3]
 801682c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8016830:	4618      	mov	r0, r3
 8016832:	f7ff f93d 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8016836:	4603      	mov	r3, r0
 8016838:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801683a:	3359      	adds	r3, #89	@ 0x59
 801683c:	00db      	lsls	r3, r3, #3
 801683e:	4413      	add	r3, r2
 8016840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016844:	1aa1      	subs	r1, r4, r2
 8016846:	6139      	str	r1, [r7, #16]
 8016848:	eb65 0303 	sbc.w	r3, r5, r3
 801684c:	617b      	str	r3, [r7, #20]
 801684e:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 8016852:	2200      	movs	r2, #0
 8016854:	60bb      	str	r3, [r7, #8]
 8016856:	60fa      	str	r2, [r7, #12]
 8016858:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 801685c:	4618      	mov	r0, r3
 801685e:	f7ff f927 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8016862:	4603      	mov	r3, r0
 8016864:	461c      	mov	r4, r3
 8016866:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801686a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801686e:	f7ea f9b5 	bl	8000bdc <__aeabi_uldivmod>
 8016872:	4602      	mov	r2, r0
 8016874:	460b      	mov	r3, r1
 8016876:	4610      	mov	r0, r2
 8016878:	4619      	mov	r1, r3
 801687a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801687c:	0123      	lsls	r3, r4, #4
 801687e:	4413      	add	r3, r2
 8016880:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8016884:	e9c3 0100 	strd	r0, r1, [r3]
 8016888:	e010      	b.n	80168ac <inv_icm20948_updateTs+0x32c>
        }
      }
    }
    else
    { /** update timestamp for all event sensors with time at which MEMS IRQ was fired */
      s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 801688a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 801688e:	4618      	mov	r0, r3
 8016890:	f7ff f90e 	bl	8015ab0 <inv_icm20948_sensor_android_2_sensor_type>
 8016894:	4603      	mov	r3, r0
 8016896:	461c      	mov	r4, r3
 8016898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801689a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801689e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80168a0:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 80168a4:	00db      	lsls	r3, r3, #3
 80168a6:	4413      	add	r3, r2
 80168a8:	e9c3 0100 	strd	r0, r1, [r3]
  for (i = 0; i < GENERAL_SENSORS_MAX; i++)
 80168ac:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80168b0:	3301      	adds	r3, #1
 80168b2:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 80168b6:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80168ba:	2b32      	cmp	r3, #50	@ 0x32
 80168bc:	f67f aea4 	bls.w	8016608 <inv_icm20948_updateTs+0x88>
    }
  }
  return 0;
 80168c0:	2300      	movs	r3, #0
}
 80168c2:	4618      	mov	r0, r3
 80168c4:	37c0      	adds	r7, #192	@ 0xc0
 80168c6:	46bd      	mov	sp, r7
 80168c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080168cc <inv_icm20948_poll_sensor>:

int inv_icm20948_poll_sensor(struct inv_icm20948 * s, void * context,
		void (*handler)(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp, const void * data, const void *arg))
{
 80168cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80168d0:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80168d4:	af02      	add	r7, sp, #8
 80168d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80168da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80168de:	6018      	str	r0, [r3, #0]
 80168e0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80168e4:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 80168e8:	6019      	str	r1, [r3, #0]
 80168ea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80168ee:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80168f2:	601a      	str	r2, [r3, #0]
  short int_read_back=0;
 80168f4:	2300      	movs	r3, #0
 80168f6:	f8a7 3266 	strh.w	r3, [r7, #614]	@ 0x266
  unsigned short header=0, header2 = 0;
 80168fa:	2300      	movs	r3, #0
 80168fc:	f8a7 3264 	strh.w	r3, [r7, #612]	@ 0x264
 8016900:	2300      	movs	r3, #0
 8016902:	f8a7 3262 	strh.w	r3, [r7, #610]	@ 0x262
  int data_left_in_fifo=0;
 8016906:	2300      	movs	r3, #0
 8016908:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
  short short_data[3] = {0};
 801690c:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 8016910:	2300      	movs	r3, #0
 8016912:	6013      	str	r3, [r2, #0]
 8016914:	8093      	strh	r3, [r2, #4]
  signed long  long_data[3] = {0};
 8016916:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 801691a:	2300      	movs	r3, #0
 801691c:	6013      	str	r3, [r2, #0]
 801691e:	6053      	str	r3, [r2, #4]
 8016920:	6093      	str	r3, [r2, #8]
  signed long  long_quat[3] = {0};
 8016922:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 8016926:	2300      	movs	r3, #0
 8016928:	6013      	str	r3, [r2, #0]
 801692a:	6053      	str	r3, [r2, #4]
 801692c:	6093      	str	r3, [r2, #8]
  float gyro_raw_float[3];
  float gyro_bias_float[3];
  int gyro_accuracy = 0;
 801692e:	2300      	movs	r3, #0
 8016930:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
  int dummy_accuracy = 0;
 8016934:	2300      	movs	r3, #0
 8016936:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
  int accel_accuracy = 0;
 801693a:	2300      	movs	r3, #0
 801693c:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
  int compass_accuracy = 0;
 8016940:	2300      	movs	r3, #0
 8016942:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
  float rv_accuracy = 0;
 8016946:	f04f 0300 	mov.w	r3, #0
 801694a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
  float gmrv_accuracy = 0;
 801694e:	f04f 0300 	mov.w	r3, #0
 8016952:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
  float accel_float[3];
  float grv_float[4];
  float gyro_float[3];
  float compass_float[3] = {0};
 8016956:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 801695a:	2300      	movs	r3, #0
 801695c:	6013      	str	r3, [r2, #0]
 801695e:	6053      	str	r3, [r2, #4]
 8016960:	6093      	str	r3, [r2, #8]
  float compass_raw_float[3];
  float rv_float[4];
  float gmrv_float[4];
  uint16_t pickup_state = 0;
 8016962:	2300      	movs	r3, #0
 8016964:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
  uint64_t lastIrqTimeUs;
  inv_icm20948_identify_interrupt(s, &int_read_back);
 8016968:	f207 2266 	addw	r2, r7, #614	@ 0x266
 801696c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016970:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016974:	4611      	mov	r1, r2
 8016976:	6818      	ldr	r0, [r3, #0]
 8016978:	f7fd fbd5 	bl	8014126 <inv_icm20948_identify_interrupt>
//  waitToPrint();
//  npf_snprintf(uart_buf, 100, "%u [ICM20948Setup.c] inv_icm20948_poll_sensor(), int_read_back = %u.\r\n", (unsigned int) xTaskGetTickCount(), int_read_back);
//  huart2print(uart_buf, strlen(uart_buf));

  if (int_read_back & (BIT_MSG_DMP_INT | BIT_MSG_DMP_INT_0))
 801697c:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 8016980:	b29b      	uxth	r3, r3
 8016982:	f403 7381 	and.w	r3, r3, #258	@ 0x102
 8016986:	2b00      	cmp	r3, #0
 8016988:	f001 825f 	beq.w	8017e4a <inv_icm20948_poll_sensor+0x157e>
  {
    lastIrqTimeUs = inv_icm20948_get_time_us();
 801698c:	f7ee fde8 	bl	8005560 <inv_icm20948_get_time_us>
 8016990:	4602      	mov	r2, r0
 8016992:	460b      	mov	r3, r1
 8016994:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
    do
    {
      unsigned short total_sample_cnt = 0;
 8016998:	2300      	movs	r3, #0
 801699a:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
      /* Mirror FIFO contents and stop processing FIFO if an error was detected*/
      if(inv_icm20948_updateTs(s, &data_left_in_fifo, &total_sample_cnt, &lastIrqTimeUs))
 801699e:	f507 74d0 	add.w	r4, r7, #416	@ 0x1a0
 80169a2:	f507 72cf 	add.w	r2, r7, #414	@ 0x19e
 80169a6:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 80169aa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80169ae:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 80169b2:	4623      	mov	r3, r4
 80169b4:	6800      	ldr	r0, [r0, #0]
 80169b6:	f7ff fde3 	bl	8016580 <inv_icm20948_updateTs>
 80169ba:	4603      	mov	r3, r0
 80169bc:	2b00      	cmp	r3, #0
 80169be:	f041 81d4 	bne.w	8017d6a <inv_icm20948_poll_sensor+0x149e>
      {
        break;
      }
      while (total_sample_cnt--)
 80169c2:	f001 b9c1 	b.w	8017d48 <inv_icm20948_poll_sensor+0x147c>
      { /* Read FIFO contents and parse it, and stop processing FIFO if an error was detected*/
        if (inv_icm20948_fifo_pop(s, &header, &header2, &data_left_in_fifo))
 80169c6:	f507 7417 	add.w	r4, r7, #604	@ 0x25c
 80169ca:	f207 2262 	addw	r2, r7, #610	@ 0x262
 80169ce:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 80169d2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80169d6:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 80169da:	4623      	mov	r3, r4
 80169dc:	6800      	ldr	r0, [r0, #0]
 80169de:	f7fd ff5f 	bl	80148a0 <inv_icm20948_fifo_pop>
 80169e2:	4603      	mov	r3, r0
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	f041 81b9 	bne.w	8017d5c <inv_icm20948_poll_sensor+0x1490>
        {
          break;
        }
        if (header & GYRO_SET)
 80169ea:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 80169ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80169f2:	2b00      	cmp	r3, #0
 80169f4:	f000 81f8 	beq.w	8016de8 <inv_icm20948_poll_sensor+0x51c>
        { /* Gyro sample available from DMP FIFO */
          float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 80169f8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80169fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016a00:	6818      	ldr	r0, [r3, #0]
 8016a02:	f7fa fa74 	bl	8010eee <inv_icm20948_get_gyro_fullscale>
 8016a06:	4603      	mov	r3, r0
 8016a08:	461a      	mov	r2, r3
 8016a0a:	2301      	movs	r3, #1
 8016a0c:	4093      	lsls	r3, r2
 8016a0e:	ee07 3a90 	vmov	s15, r3
 8016a12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016a16:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 8016ce0 <inv_icm20948_poll_sensor+0x414>
 8016a1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016a1e:	edc7 7a9d 	vstr	s15, [r7, #628]	@ 0x274
          signed long  lRawGyroQ15[3] = {0};
 8016a22:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 8016a26:	2300      	movs	r3, #0
 8016a28:	6013      	str	r3, [r2, #0]
 8016a2a:	6053      	str	r3, [r2, #4]
 8016a2c:	6093      	str	r3, [r2, #8]
          signed long  lBiasGyroQ20[3] = {0};
 8016a2e:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 8016a32:	2300      	movs	r3, #0
 8016a34:	6013      	str	r3, [r2, #0]
 8016a36:	6053      	str	r3, [r2, #4]
 8016a38:	6093      	str	r3, [r2, #8]
          /* Read raw gyro out of DMP FIFO and convert it from Q15 raw data format to radian per seconds in Android format */
          inv_icm20948_dmp_get_raw_gyro(short_data);
 8016a3a:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 8016a3e:	4618      	mov	r0, r3
 8016a40:	f7fe f9b4 	bl	8014dac <inv_icm20948_dmp_get_raw_gyro>
          lRawGyroQ15[0] = (long) short_data[0];
 8016a44:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 8016a48:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
          lRawGyroQ15[1] = (long) short_data[1];
 8016a4c:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 8016a50:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
          lRawGyroQ15[2] = (long) short_data[2];
 8016a54:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 8016a58:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
          inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 8016a5c:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 8016a60:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 8016ce4 <inv_icm20948_poll_sensor+0x418>
 8016a64:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016a68:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8016a6c:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 8016a70:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016a74:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016a78:	eeb0 0a47 	vmov.f32	s0, s14
 8016a7c:	6818      	ldr	r0, [r3, #0]
 8016a7e:	f7fa ffc1 	bl	8011a04 <inv_icm20948_convert_dmp3_to_body>
          if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8016a82:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016a86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016a8a:	212b      	movs	r1, #43	@ 0x2b
 8016a8c:	6818      	ldr	r0, [r3, #0]
 8016a8e:	f7f7 fd80 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8016a92:	4603      	mov	r3, r0
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d04f      	beq.n	8016b38 <inv_icm20948_poll_sensor+0x26c>
 8016a98:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016a9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016aa0:	212b      	movs	r1, #43	@ 0x2b
 8016aa2:	6818      	ldr	r0, [r3, #0]
 8016aa4:	f7ff f89e 	bl	8015be4 <skip_sensor>
 8016aa8:	4603      	mov	r3, r0
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d144      	bne.n	8016b38 <inv_icm20948_poll_sensor+0x26c>
          {
            long out[3];
            inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, lRawGyroQ15, out);
 8016aae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016ab2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016ab6:	681b      	ldr	r3, [r3, #0]
 8016ab8:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 8016abc:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8016ac0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8016ac4:	4619      	mov	r1, r3
 8016ac6:	f7fa fdfc 	bl	80116c2 <inv_icm20948_convert_quat_rotate_fxp>
            s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_RAW_GYROSCOPE].odr_applied_us;
 8016aca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016ace:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 8016ad8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016adc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016ae0:	681b      	ldr	r3, [r3, #0]
 8016ae2:	e9d3 23ee 	ldrd	r2, r3, [r3, #952]	@ 0x3b8
 8016ae6:	1884      	adds	r4, r0, r2
 8016ae8:	66bc      	str	r4, [r7, #104]	@ 0x68
 8016aea:	eb41 0303 	adc.w	r3, r1, r3
 8016aee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8016af0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016af4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016af8:	681b      	ldr	r3, [r3, #0]
 8016afa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8016afe:	e9c3 12b8 	strd	r1, r2, [r3, #736]	@ 0x2e0
            handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 8016b02:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016b06:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016b0a:	681b      	ldr	r3, [r3, #0]
 8016b0c:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 8016b10:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016b14:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8016b18:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016b1c:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8016b20:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8016b24:	9301      	str	r3, [sp, #4]
 8016b26:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8016b2a:	9300      	str	r3, [sp, #0]
 8016b2c:	6814      	ldr	r4, [r2, #0]
 8016b2e:	4602      	mov	r2, r0
 8016b30:	460b      	mov	r3, r1
 8016b32:	2103      	movs	r1, #3
 8016b34:	6828      	ldr	r0, [r5, #0]
 8016b36:	47a0      	blx	r4
          }
          /* Read bias gyro out of DMP FIFO and convert it from Q20 raw data format to radian per seconds in Android format */
          inv_icm20948_dmp_get_gyro_bias(short_data);
 8016b38:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 8016b3c:	4618      	mov	r0, r3
 8016b3e:	f7fe f959 	bl	8014df4 <inv_icm20948_dmp_get_gyro_bias>
          lBiasGyroQ20[0] = (long) short_data[0];
 8016b42:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 8016b46:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
          lBiasGyroQ20[1] = (long) short_data[1];
 8016b4a:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 8016b4e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
          lBiasGyroQ20[2] = (long) short_data[2];
 8016b52:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 8016b56:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
          inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 8016b5a:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 8016b5e:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8016ce8 <inv_icm20948_poll_sensor+0x41c>
 8016b62:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016b66:	f507 7209 	add.w	r2, r7, #548	@ 0x224
 8016b6a:	f507 71c2 	add.w	r1, r7, #388	@ 0x184
 8016b6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016b72:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016b76:	eeb0 0a47 	vmov.f32	s0, s14
 8016b7a:	6818      	ldr	r0, [r3, #0]
 8016b7c:	f7fa ff42 	bl	8011a04 <inv_icm20948_convert_dmp3_to_body>
          /* Extract accuracy and calibrated gyro data based on raw/bias data if calibrated gyro sensor is enabled */
          gyro_accuracy = inv_icm20948_get_gyro_accuracy();
 8016b80:	f7fe fa4c 	bl	801501c <inv_icm20948_get_gyro_accuracy>
 8016b84:	f8c7 0278 	str.w	r0, [r7, #632]	@ 0x278
          /* If accuracy has changed previously we update the new accuracy the same time as bias*/
          if(s->set_accuracy)
 8016b88:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016b8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	f9b3 34f2 	ldrsh.w	r3, [r3, #1266]	@ 0x4f2
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	d010      	beq.n	8016bbc <inv_icm20948_poll_sensor+0x2f0>
          {
            s->set_accuracy = 0;
 8016b9a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016b9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016ba2:	681a      	ldr	r2, [r3, #0]
 8016ba4:	2300      	movs	r3, #0
 8016ba6:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
            s->new_accuracy = gyro_accuracy;
 8016baa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016bae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016bb2:	681a      	ldr	r2, [r3, #0]
 8016bb4:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 8016bb8:	f8c2 34f4 	str.w	r3, [r2, #1268]	@ 0x4f4
          }
          /* gyro accuracy has changed, we will notify it the next time*/
          if(gyro_accuracy != s->new_accuracy)
 8016bbc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016bc0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016bc4:	681b      	ldr	r3, [r3, #0]
 8016bc6:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	@ 0x4f4
 8016bca:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 8016bce:	4293      	cmp	r3, r2
 8016bd0:	d007      	beq.n	8016be2 <inv_icm20948_poll_sensor+0x316>
          {
            s->set_accuracy = 1;
 8016bd2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016bd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016bda:	681a      	ldr	r2, [r3, #0]
 8016bdc:	2301      	movs	r3, #1
 8016bde:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
          }
          if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE))
 8016be2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016be6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016bea:	2104      	movs	r1, #4
 8016bec:	6818      	ldr	r0, [r3, #0]
 8016bee:	f7f7 fcd0 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8016bf2:	4603      	mov	r3, r0
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d07b      	beq.n	8016cf0 <inv_icm20948_poll_sensor+0x424>
 8016bf8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016bfc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016c00:	2104      	movs	r1, #4
 8016c02:	6818      	ldr	r0, [r3, #0]
 8016c04:	f7fe ffee 	bl	8015be4 <skip_sensor>
 8016c08:	4603      	mov	r3, r0
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d170      	bne.n	8016cf0 <inv_icm20948_poll_sensor+0x424>
          { // shift to Q20 to do all calibrated gyrometer operations in Q20
            lRawGyroQ15[0] <<= 5;
 8016c0e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8016c12:	015b      	lsls	r3, r3, #5
 8016c14:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
            lRawGyroQ15[1] <<= 5;
 8016c18:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8016c1c:	015b      	lsls	r3, r3, #5
 8016c1e:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
            lRawGyroQ15[2] <<= 5;
 8016c22:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8016c26:	015b      	lsls	r3, r3, #5
 8016c28:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
            /* Compute calibrated gyro data based on raw and bias gyro data and convert it from Q20 raw data format to radian per seconds in Android format */
            inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 8016c2c:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 8016c30:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 8016c34:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8016c38:	4618      	mov	r0, r3
 8016c3a:	f7fe f8f1 	bl	8014e20 <inv_icm20948_dmp_get_calibrated_gyro>
            inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 8016c3e:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 8016c42:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8016ce8 <inv_icm20948_poll_sensor+0x41c>
 8016c46:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016c4a:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 8016c4e:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8016c52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016c56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016c5a:	eeb0 0a47 	vmov.f32	s0, s14
 8016c5e:	6818      	ldr	r0, [r3, #0]
 8016c60:	f7fa fed0 	bl	8011a04 <inv_icm20948_convert_dmp3_to_body>
            s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 8016c64:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016c68:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016c6c:	681b      	ldr	r3, [r3, #0]
 8016c6e:	e9d3 01b4 	ldrd	r0, r1, [r3, #720]	@ 0x2d0
 8016c72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016c76:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016c7a:	681b      	ldr	r3, [r3, #0]
 8016c7c:	e9d3 23e6 	ldrd	r2, r3, [r3, #920]	@ 0x398
 8016c80:	1884      	adds	r4, r0, r2
 8016c82:	663c      	str	r4, [r7, #96]	@ 0x60
 8016c84:	eb41 0303 	adc.w	r3, r1, r3
 8016c88:	667b      	str	r3, [r7, #100]	@ 0x64
 8016c8a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016c8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016c92:	681b      	ldr	r3, [r3, #0]
 8016c94:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8016c98:	e9c3 12b4 	strd	r1, r2, [r3, #720]	@ 0x2d0
            handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 8016c9c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016ca0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016ca4:	681b      	ldr	r3, [r3, #0]
 8016ca6:	e9d3 89b4 	ldrd	r8, r9, [r3, #720]	@ 0x2d0
 8016caa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016cae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016cb2:	681b      	ldr	r3, [r3, #0]
 8016cb4:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 8016cb8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016cbc:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 8016cc0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016cc4:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8016cc8:	9101      	str	r1, [sp, #4]
 8016cca:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8016cce:	9300      	str	r3, [sp, #0]
 8016cd0:	6814      	ldr	r4, [r2, #0]
 8016cd2:	4642      	mov	r2, r8
 8016cd4:	464b      	mov	r3, r9
 8016cd6:	2101      	movs	r1, #1
 8016cd8:	6800      	ldr	r0, [r0, #0]
 8016cda:	47a0      	blx	r4
 8016cdc:	e008      	b.n	8016cf0 <inv_icm20948_poll_sensor+0x424>
 8016cde:	bf00      	nop
 8016ce0:	437a0000 	.word	0x437a0000
 8016ce4:	47000000 	.word	0x47000000
 8016ce8:	49800000 	.word	0x49800000
 8016cec:	4e800000 	.word	0x4e800000
          }
          if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)  && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 8016cf0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016cf4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016cf8:	2110      	movs	r1, #16
 8016cfa:	6818      	ldr	r0, [r3, #0]
 8016cfc:	f7f7 fc49 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8016d00:	4603      	mov	r3, r0
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	d070      	beq.n	8016de8 <inv_icm20948_poll_sensor+0x51c>
 8016d06:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d0a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016d0e:	2110      	movs	r1, #16
 8016d10:	6818      	ldr	r0, [r3, #0]
 8016d12:	f7fe ff67 	bl	8015be4 <skip_sensor>
 8016d16:	4603      	mov	r3, r0
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d165      	bne.n	8016de8 <inv_icm20948_poll_sensor+0x51c>
          {
            float raw_bias_gyr[6];
            raw_bias_gyr[0] = gyro_raw_float[0];
 8016d1c:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 8016d20:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d24:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8016d28:	601a      	str	r2, [r3, #0]
            raw_bias_gyr[1] = gyro_raw_float[1];
 8016d2a:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 8016d2e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d32:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8016d36:	605a      	str	r2, [r3, #4]
            raw_bias_gyr[2] = gyro_raw_float[2];
 8016d38:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 8016d3c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d40:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8016d44:	609a      	str	r2, [r3, #8]
            raw_bias_gyr[3] = gyro_bias_float[0];
 8016d46:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 8016d4a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d4e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8016d52:	60da      	str	r2, [r3, #12]
            raw_bias_gyr[4] = gyro_bias_float[1];
 8016d54:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8016d58:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d5c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8016d60:	611a      	str	r2, [r3, #16]
            raw_bias_gyr[5] = gyro_bias_float[2];
 8016d62:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 8016d66:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d6a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8016d6e:	615a      	str	r2, [r3, #20]
            s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 8016d70:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d74:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	e9d3 01bc 	ldrd	r0, r1, [r3, #752]	@ 0x2f0
 8016d7e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016d86:	681b      	ldr	r3, [r3, #0]
 8016d88:	e9d3 23f6 	ldrd	r2, r3, [r3, #984]	@ 0x3d8
 8016d8c:	1884      	adds	r4, r0, r2
 8016d8e:	65bc      	str	r4, [r7, #88]	@ 0x58
 8016d90:	eb41 0303 	adc.w	r3, r1, r3
 8016d94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016d96:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016d9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016d9e:	681b      	ldr	r3, [r3, #0]
 8016da0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8016da4:	e9c3 12bc 	strd	r1, r2, [r3, #752]	@ 0x2f0
            /* send raw float and bias for uncal gyr*/
            handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 8016da8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016dac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	e9d3 89bc 	ldrd	r8, r9, [r3, #752]	@ 0x2f0
 8016db6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016dba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016dbe:	681b      	ldr	r3, [r3, #0]
 8016dc0:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 8016dc4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016dc8:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 8016dcc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016dd0:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8016dd4:	9101      	str	r1, [sp, #4]
 8016dd6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8016dda:	9300      	str	r3, [sp, #0]
 8016ddc:	6814      	ldr	r4, [r2, #0]
 8016dde:	4642      	mov	r2, r8
 8016de0:	464b      	mov	r3, r9
 8016de2:	2105      	movs	r1, #5
 8016de4:	6800      	ldr	r0, [r0, #0]
 8016de6:	47a0      	blx	r4
          }
        }
        /* Calibrated accel sample available from DMP FIFO */
        if (header & ACCEL_SET)
 8016de8:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 8016dec:	b21b      	sxth	r3, r3
 8016dee:	2b00      	cmp	r3, #0
 8016df0:	f280 810d 	bge.w	801700e <inv_icm20948_poll_sensor+0x742>
        {
          float scale;
          /* Read calibrated accel out of DMP FIFO and convert it from Q25 raw data format to m/s in Android format */
          inv_icm20948_dmp_get_accel(long_data);
 8016df4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8016df8:	4618      	mov	r0, r3
 8016dfa:	f7fd ffc1 	bl	8014d80 <inv_icm20948_dmp_get_accel>
          if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8016dfe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e02:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016e06:	212a      	movs	r1, #42	@ 0x2a
 8016e08:	6818      	ldr	r0, [r3, #0]
 8016e0a:	f7f7 fbc2 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8016e0e:	4603      	mov	r3, r0
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d070      	beq.n	8016ef6 <inv_icm20948_poll_sensor+0x62a>
 8016e14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016e1c:	212a      	movs	r1, #42	@ 0x2a
 8016e1e:	6818      	ldr	r0, [r3, #0]
 8016e20:	f7fe fee0 	bl	8015be4 <skip_sensor>
 8016e24:	4603      	mov	r3, r0
 8016e26:	2b00      	cmp	r3, #0
 8016e28:	d165      	bne.n	8016ef6 <inv_icm20948_poll_sensor+0x62a>
          {
            long out[3];
            inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, long_data, out);
 8016e2a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e2e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016e32:	681b      	ldr	r3, [r3, #0]
 8016e34:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 8016e38:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8016e3c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8016e40:	4619      	mov	r1, r3
 8016e42:	f7fa fc3e 	bl	80116c2 <inv_icm20948_convert_quat_rotate_fxp>
            /* convert to raw data format to Q12/Q11/Q10/Q9 depending on full scale applied,
               so that it fits on 16bits so that it can go through any protocol, even the one which have raw data on 16b */
            out[0] = out[0] >> 15;
 8016e46:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e4a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8016e4e:	681b      	ldr	r3, [r3, #0]
 8016e50:	13da      	asrs	r2, r3, #15
 8016e52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e56:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8016e5a:	601a      	str	r2, [r3, #0]
            out[1] = out[1] >> 15;
 8016e5c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e60:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8016e64:	685b      	ldr	r3, [r3, #4]
 8016e66:	13da      	asrs	r2, r3, #15
 8016e68:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e6c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8016e70:	605a      	str	r2, [r3, #4]
            out[2] = out[2] >> 15;
 8016e72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e76:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8016e7a:	689b      	ldr	r3, [r3, #8]
 8016e7c:	13da      	asrs	r2, r3, #15
 8016e7e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8016e86:	609a      	str	r2, [r3, #8]
            s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 8016e88:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016e90:	681b      	ldr	r3, [r3, #0]
 8016e92:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 8016e96:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016e9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016e9e:	681b      	ldr	r3, [r3, #0]
 8016ea0:	e9d3 23ea 	ldrd	r2, r3, [r3, #936]	@ 0x3a8
 8016ea4:	1884      	adds	r4, r0, r2
 8016ea6:	653c      	str	r4, [r7, #80]	@ 0x50
 8016ea8:	eb41 0303 	adc.w	r3, r1, r3
 8016eac:	657b      	str	r3, [r7, #84]	@ 0x54
 8016eae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016eb2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016eb6:	681b      	ldr	r3, [r3, #0]
 8016eb8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8016ebc:	e9c3 12b6 	strd	r1, r2, [r3, #728]	@ 0x2d8
            handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 8016ec0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016ec4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016ec8:	681b      	ldr	r3, [r3, #0]
 8016eca:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 8016ece:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016ed2:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8016ed6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016eda:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8016ede:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8016ee2:	9301      	str	r3, [sp, #4]
 8016ee4:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 8016ee8:	9300      	str	r3, [sp, #0]
 8016eea:	6814      	ldr	r4, [r2, #0]
 8016eec:	4602      	mov	r2, r0
 8016eee:	460b      	mov	r3, r1
 8016ef0:	2102      	movs	r1, #2
 8016ef2:	6828      	ldr	r0, [r5, #0]
 8016ef4:	47a0      	blx	r4
          }
          if ((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 8016ef6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016efa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016efe:	2101      	movs	r1, #1
 8016f00:	6818      	ldr	r0, [r3, #0]
 8016f02:	f7f7 fb46 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8016f06:	4603      	mov	r3, r0
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	d00a      	beq.n	8016f22 <inv_icm20948_poll_sensor+0x656>
 8016f0c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016f10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016f14:	2101      	movs	r1, #1
 8016f16:	6818      	ldr	r0, [r3, #0]
 8016f18:	f7fe fe64 	bl	8015be4 <skip_sensor>
 8016f1c:	4603      	mov	r3, r0
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d00a      	beq.n	8016f38 <inv_icm20948_poll_sensor+0x66c>
                 (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION)))
 8016f22:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016f26:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016f2a:	210a      	movs	r1, #10
 8016f2c:	6818      	ldr	r0, [r3, #0]
 8016f2e:	f7f7 fb30 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8016f32:	4603      	mov	r3, r0
          if ((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d06a      	beq.n	801700e <inv_icm20948_poll_sensor+0x742>
          {
            accel_accuracy = inv_icm20948_get_accel_accuracy();
 8016f38:	f7fe f864 	bl	8015004 <inv_icm20948_get_accel_accuracy>
 8016f3c:	4603      	mov	r3, r0
 8016f3e:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
            scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 8016f42:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016f46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016f4a:	6818      	ldr	r0, [r3, #0]
 8016f4c:	f7fa f8d4 	bl	80110f8 <inv_icm20948_get_accel_fullscale>
 8016f50:	4603      	mov	r3, r0
 8016f52:	461a      	mov	r2, r3
 8016f54:	2301      	movs	r3, #1
 8016f56:	4093      	lsls	r3, r2
 8016f58:	ee07 3a90 	vmov	s15, r3
 8016f5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016f60:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8016f64:	ed5f 6a9f 	vldr	s13, [pc, #-636]	@ 8016cec <inv_icm20948_poll_sensor+0x420>
 8016f68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8016f6c:	edc7 7a9c 	vstr	s15, [r7, #624]	@ 0x270
            inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 8016f70:	f507 7201 	add.w	r2, r7, #516	@ 0x204
 8016f74:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8016f78:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016f7c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016f80:	ed97 0a9c 	vldr	s0, [r7, #624]	@ 0x270
 8016f84:	6818      	ldr	r0, [r3, #0]
 8016f86:	f7fa fd3d 	bl	8011a04 <inv_icm20948_convert_dmp3_to_body>
            if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8016f8a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016f8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016f92:	2101      	movs	r1, #1
 8016f94:	6818      	ldr	r0, [r3, #0]
 8016f96:	f7f7 fafc 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8016f9a:	4603      	mov	r3, r0
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d036      	beq.n	801700e <inv_icm20948_poll_sensor+0x742>
            {
              s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_ACCELEROMETER].odr_applied_us;
 8016fa0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016fa4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 8016fae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016fb2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016fb6:	681b      	ldr	r3, [r3, #0]
 8016fb8:	e9d3 23e2 	ldrd	r2, r3, [r3, #904]	@ 0x388
 8016fbc:	1884      	adds	r4, r0, r2
 8016fbe:	64bc      	str	r4, [r7, #72]	@ 0x48
 8016fc0:	eb41 0303 	adc.w	r3, r1, r3
 8016fc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016fc6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016fca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016fce:	681b      	ldr	r3, [r3, #0]
 8016fd0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8016fd4:	e9c3 12b2 	strd	r1, r2, [r3, #712]	@ 0x2c8
              handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 8016fd8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016fdc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016fe0:	681b      	ldr	r3, [r3, #0]
 8016fe2:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 8016fe6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016fea:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8016fee:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8016ff2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8016ff6:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8016ffa:	9301      	str	r3, [sp, #4]
 8016ffc:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8017000:	9300      	str	r3, [sp, #0]
 8017002:	6814      	ldr	r4, [r2, #0]
 8017004:	4602      	mov	r2, r0
 8017006:	460b      	mov	r3, r1
 8017008:	2100      	movs	r1, #0
 801700a:	6828      	ldr	r0, [r5, #0]
 801700c:	47a0      	blx	r4
            }
          }
        }
        /* Calibrated compass sample available from DMP FIFO */
        if (header & CPASS_CALIBR_SET)
 801700e:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 8017012:	f003 0320 	and.w	r3, r3, #32
 8017016:	2b00      	cmp	r3, #0
 8017018:	d069      	beq.n	80170ee <inv_icm20948_poll_sensor+0x822>
        {
          float scale;
          /* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
          inv_icm20948_dmp_get_calibrated_compass(long_data);
 801701a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 801701e:	4618      	mov	r0, r3
 8017020:	f7fd ff90 	bl	8014f44 <inv_icm20948_dmp_get_calibrated_compass>
          compass_accuracy = inv_icm20948_get_mag_accuracy();
 8017024:	f7fe f806 	bl	8015034 <inv_icm20948_get_mag_accuracy>
 8017028:	4603      	mov	r3, r0
 801702a:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
          scale = DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 801702e:	f04f 535e 	mov.w	r3, #931135488	@ 0x37800000
 8017032:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
          inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 8017036:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 801703a:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 801703e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017042:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017046:	ed97 0a9b 	vldr	s0, [r7, #620]	@ 0x26c
 801704a:	6818      	ldr	r0, [r3, #0]
 801704c:	f7fa fcda 	bl	8011a04 <inv_icm20948_convert_dmp3_to_body>
          if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD))
 8017050:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017054:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017058:	2102      	movs	r1, #2
 801705a:	6818      	ldr	r0, [r3, #0]
 801705c:	f7f7 fa99 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8017060:	4603      	mov	r3, r0
 8017062:	2b00      	cmp	r3, #0
 8017064:	d043      	beq.n	80170ee <inv_icm20948_poll_sensor+0x822>
 8017066:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801706a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801706e:	2102      	movs	r1, #2
 8017070:	6818      	ldr	r0, [r3, #0]
 8017072:	f7fe fdb7 	bl	8015be4 <skip_sensor>
 8017076:	4603      	mov	r3, r0
 8017078:	2b00      	cmp	r3, #0
 801707a:	d138      	bne.n	80170ee <inv_icm20948_poll_sensor+0x822>
          {
            s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD].odr_applied_us;
 801707c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017080:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017084:	681b      	ldr	r3, [r3, #0]
 8017086:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 801708a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801708e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017092:	681b      	ldr	r3, [r3, #0]
 8017094:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 8017098:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801709c:	1884      	adds	r4, r0, r2
 801709e:	643c      	str	r4, [r7, #64]	@ 0x40
 80170a0:	eb41 0303 	adc.w	r3, r1, r3
 80170a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80170a6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80170aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80170ae:	681b      	ldr	r3, [r3, #0]
 80170b0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80170b4:	e9c3 12ca 	strd	r1, r2, [r3, #808]	@ 0x328
            handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 80170b8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80170bc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 80170c6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80170ca:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 80170ce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80170d2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 80170d6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80170da:	9301      	str	r3, [sp, #4]
 80170dc:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 80170e0:	9300      	str	r3, [sp, #0]
 80170e2:	6814      	ldr	r4, [r2, #0]
 80170e4:	4602      	mov	r2, r0
 80170e6:	460b      	mov	r3, r1
 80170e8:	210c      	movs	r1, #12
 80170ea:	6828      	ldr	r0, [r5, #0]
 80170ec:	47a0      	blx	r4
          }
        }
        /* Raw compass sample available from DMP FIFO */
        if (header & CPASS_SET)
 80170ee:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 80170f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80170f6:	2b00      	cmp	r3, #0
 80170f8:	f000 80d5 	beq.w	80172a6 <inv_icm20948_poll_sensor+0x9da>
        { /* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
          inv_icm20948_dmp_get_raw_compass(long_data);
 80170fc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8017100:	4618      	mov	r0, r3
 8017102:	f7fd ff09 	bl	8014f18 <inv_icm20948_dmp_get_raw_compass>
          compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8017106:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 801710a:	ee07 3a90 	vmov	s15, r3
 801710e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017112:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 8017494 <inv_icm20948_poll_sensor+0xbc8>
 8017116:	ee67 7a87 	vmul.f32	s15, s15, s14
 801711a:	edc7 7a74 	vstr	s15, [r7, #464]	@ 0x1d0
          compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 801711e:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8017122:	ee07 3a90 	vmov	s15, r3
 8017126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801712a:	ed9f 7ada 	vldr	s14, [pc, #872]	@ 8017494 <inv_icm20948_poll_sensor+0xbc8>
 801712e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017132:	edc7 7a75 	vstr	s15, [r7, #468]	@ 0x1d4
          compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8017136:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 801713a:	ee07 3a90 	vmov	s15, r3
 801713e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017142:	ed9f 7ad4 	vldr	s14, [pc, #848]	@ 8017494 <inv_icm20948_poll_sensor+0xbc8>
 8017146:	ee67 7a87 	vmul.f32	s15, s15, s14
 801714a:	edc7 7a76 	vstr	s15, [r7, #472]	@ 0x1d8
          if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED))
 801714e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017152:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017156:	210e      	movs	r1, #14
 8017158:	6818      	ldr	r0, [r3, #0]
 801715a:	f7f7 fa1a 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 801715e:	4603      	mov	r3, r0
 8017160:	2b00      	cmp	r3, #0
 8017162:	f000 80a0 	beq.w	80172a6 <inv_icm20948_poll_sensor+0x9da>
 8017166:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801716a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801716e:	210e      	movs	r1, #14
 8017170:	6818      	ldr	r0, [r3, #0]
 8017172:	f7fe fd37 	bl	8015be4 <skip_sensor>
 8017176:	4603      	mov	r3, r0
 8017178:	2b00      	cmp	r3, #0
 801717a:	f040 8094 	bne.w	80172a6 <inv_icm20948_poll_sensor+0x9da>
          {
            float raw_bias_mag[6];
            int mag_bias[3];
            raw_bias_mag[0] = compass_raw_float[0];
 801717e:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 8017182:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017186:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 801718a:	601a      	str	r2, [r3, #0]
            raw_bias_mag[1] = compass_raw_float[1];
 801718c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8017190:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017194:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8017198:	605a      	str	r2, [r3, #4]
            raw_bias_mag[2] = compass_raw_float[2];
 801719a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 801719e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80171a2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80171a6:	609a      	str	r2, [r3, #8]
            inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 80171a8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80171ac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80171b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80171b4:	4611      	mov	r1, r2
 80171b6:	6818      	ldr	r0, [r3, #0]
 80171b8:	f7f9 f8b2 	bl	8010320 <inv_icm20948_ctrl_get_mag_bias>
            //calculate bias
            raw_bias_mag[3] = mag_bias[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80171bc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80171c0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	ee07 3a90 	vmov	s15, r3
 80171ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80171ce:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8017494 <inv_icm20948_poll_sensor+0xbc8>
 80171d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80171d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80171da:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80171de:	edc3 7a03 	vstr	s15, [r3, #12]
            raw_bias_mag[4] = mag_bias[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80171e2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80171e6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80171ea:	685b      	ldr	r3, [r3, #4]
 80171ec:	ee07 3a90 	vmov	s15, r3
 80171f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80171f4:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8017494 <inv_icm20948_poll_sensor+0xbc8>
 80171f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80171fc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017200:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8017204:	edc3 7a04 	vstr	s15, [r3, #16]
            raw_bias_mag[5] = mag_bias[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8017208:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801720c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8017210:	689b      	ldr	r3, [r3, #8]
 8017212:	ee07 3a90 	vmov	s15, r3
 8017216:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801721a:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 8017494 <inv_icm20948_poll_sensor+0xbc8>
 801721e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017222:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017226:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 801722a:	edc3 7a05 	vstr	s15, [r3, #20]
            compass_accuracy = inv_icm20948_get_mag_accuracy();
 801722e:	f7fd ff01 	bl	8015034 <inv_icm20948_get_mag_accuracy>
 8017232:	4603      	mov	r3, r0
 8017234:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
            s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 8017238:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801723c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017240:	681b      	ldr	r3, [r3, #0]
 8017242:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 8017246:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801724a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801724e:	681b      	ldr	r3, [r3, #0]
 8017250:	e9d3 23f2 	ldrd	r2, r3, [r3, #968]	@ 0x3c8
 8017254:	1884      	adds	r4, r0, r2
 8017256:	63bc      	str	r4, [r7, #56]	@ 0x38
 8017258:	eb41 0303 	adc.w	r3, r1, r3
 801725c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801725e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017262:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017266:	681b      	ldr	r3, [r3, #0]
 8017268:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 801726c:	e9c3 12ba 	strd	r1, r2, [r3, #744]	@ 0x2e8
            /* send raw float and bias for uncal mag*/
            handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],raw_bias_mag, &compass_accuracy);
 8017270:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017274:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017278:	681b      	ldr	r3, [r3, #0]
 801727a:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 801727e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017282:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8017286:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801728a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 801728e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8017292:	9301      	str	r3, [sp, #4]
 8017294:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8017298:	9300      	str	r3, [sp, #0]
 801729a:	6814      	ldr	r4, [r2, #0]
 801729c:	4602      	mov	r2, r0
 801729e:	460b      	mov	r3, r1
 80172a0:	2104      	movs	r1, #4
 80172a2:	6828      	ldr	r0, [r5, #0]
 80172a4:	47a0      	blx	r4
          }
        }
        if (header & QUAT6_SET)
 80172a6:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 80172aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80172ae:	2b00      	cmp	r3, #0
 80172b0:	f000 820d 	beq.w	80176ce <inv_icm20948_poll_sensor+0xe02>
        { /* 6axis AG orientation quaternion sample available from DMP FIFO */
          long gravityQ16[3];
          float ref_quat[4];
          /* Read 6 axis quaternion out of DMP FIFO in Q30 */
          inv_icm20948_dmp_get_6quaternion(long_quat);
 80172b4:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 80172b8:	4618      	mov	r0, r3
 80172ba:	f7fd fdeb 	bl	8014e94 <inv_icm20948_dmp_get_6quaternion>
          if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR))
 80172be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80172c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80172c6:	210f      	movs	r1, #15
 80172c8:	6818      	ldr	r0, [r3, #0]
 80172ca:	f7f7 f962 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 80172ce:	4603      	mov	r3, r0
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	d069      	beq.n	80173a8 <inv_icm20948_poll_sensor+0xadc>
 80172d4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80172d8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80172dc:	210f      	movs	r1, #15
 80172de:	6818      	ldr	r0, [r3, #0]
 80172e0:	f7fe fc80 	bl	8015be4 <skip_sensor>
 80172e4:	4603      	mov	r3, r0
 80172e6:	2b00      	cmp	r3, #0
 80172e8:	d15e      	bne.n	80173a8 <inv_icm20948_poll_sensor+0xadc>
          {
            /* and convert it from Q30 DMP format to Android format only if GRV sensor is enabled */
            inv_icm20948_convert_rotation_vector(s, long_quat, grv_float);
 80172ea:	f507 72fa 	add.w	r2, r7, #500	@ 0x1f4
 80172ee:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 80172f2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80172f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80172fa:	6818      	ldr	r0, [r3, #0]
 80172fc:	f7fa fa24 	bl	8011748 <inv_icm20948_convert_rotation_vector>
            ref_quat[0] = grv_float[3];
 8017300:	f8d7 2200 	ldr.w	r2, [r7, #512]	@ 0x200
 8017304:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017308:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 801730c:	601a      	str	r2, [r3, #0]
            ref_quat[1] = grv_float[0];
 801730e:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8017312:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017316:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 801731a:	605a      	str	r2, [r3, #4]
            ref_quat[2] = grv_float[1];
 801731c:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8017320:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017324:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8017328:	609a      	str	r2, [r3, #8]
            ref_quat[3] = grv_float[2];
 801732a:	f8d7 21fc 	ldr.w	r2, [r7, #508]	@ 0x1fc
 801732e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017332:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8017336:	60da      	str	r2, [r3, #12]
            s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 8017338:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801733c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017340:	681b      	ldr	r3, [r3, #0]
 8017342:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 8017346:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801734a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801734e:	681b      	ldr	r3, [r3, #0]
 8017350:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 8017354:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017358:	1884      	adds	r4, r0, r2
 801735a:	633c      	str	r4, [r7, #48]	@ 0x30
 801735c:	eb41 0303 	adc.w	r3, r1, r3
 8017360:	637b      	str	r3, [r7, #52]	@ 0x34
 8017362:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017366:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801736a:	681b      	ldr	r3, [r3, #0]
 801736c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8017370:	e9c3 12c4 	strd	r1, r2, [r3, #784]	@ 0x310
            handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 8017374:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017378:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801737c:	681b      	ldr	r3, [r3, #0]
 801737e:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 8017382:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017386:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 801738a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801738e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8017392:	2300      	movs	r3, #0
 8017394:	9301      	str	r3, [sp, #4]
 8017396:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 801739a:	9300      	str	r3, [sp, #0]
 801739c:	6814      	ldr	r4, [r2, #0]
 801739e:	4602      	mov	r2, r0
 80173a0:	460b      	mov	r3, r1
 80173a2:	2109      	movs	r1, #9
 80173a4:	6828      	ldr	r0, [r5, #0]
 80173a6:	47a0      	blx	r4
          }
          /* Compute gravity sensor data in Q16 in g based on 6 axis quaternion in Q30 DMP format */
          inv_icm20948_augmented_sensors_get_gravity(s, gravityQ16, long_quat);
 80173a8:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 80173ac:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 80173b0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80173b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80173b8:	6818      	ldr	r0, [r3, #0]
 80173ba:	f7f5 fd9c 	bl	800cef6 <inv_icm20948_augmented_sensors_get_gravity>
          if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GRAVITY) && !skip_sensor(s, ANDROID_SENSOR_GRAVITY))
 80173be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80173c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80173c6:	2109      	movs	r1, #9
 80173c8:	6818      	ldr	r0, [r3, #0]
 80173ca:	f7f7 f8e2 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 80173ce:	4603      	mov	r3, r0
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	f000 8086 	beq.w	80174e2 <inv_icm20948_poll_sensor+0xc16>
 80173d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80173da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80173de:	2109      	movs	r1, #9
 80173e0:	6818      	ldr	r0, [r3, #0]
 80173e2:	f7fe fbff 	bl	8015be4 <skip_sensor>
 80173e6:	4603      	mov	r3, r0
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	d17a      	bne.n	80174e2 <inv_icm20948_poll_sensor+0xc16>
          {
            float gravity_float[3];
            /* Convert gravity data from Q16 to float format in g */
            gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 80173ec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80173f0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80173f4:	681b      	ldr	r3, [r3, #0]
 80173f6:	ee07 3a90 	vmov	s15, r3
 80173fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80173fe:	eddf 6a27 	vldr	s13, [pc, #156]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 8017402:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017406:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801740a:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 801740e:	edc3 7a00 	vstr	s15, [r3]
            gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 8017412:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017416:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 801741a:	685b      	ldr	r3, [r3, #4]
 801741c:	ee07 3a90 	vmov	s15, r3
 8017420:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017424:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 8017428:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801742c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017430:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8017434:	edc3 7a01 	vstr	s15, [r3, #4]
            gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 8017438:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801743c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8017440:	689b      	ldr	r3, [r3, #8]
 8017442:	ee07 3a90 	vmov	s15, r3
 8017446:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801744a:	eddf 6a14 	vldr	s13, [pc, #80]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 801744e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017452:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017456:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 801745a:	edc3 7a02 	vstr	s15, [r3, #8]
            s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 801745e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017462:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017466:	681b      	ldr	r3, [r3, #0]
 8017468:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 801746c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017470:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017474:	681b      	ldr	r3, [r3, #0]
 8017476:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 801747a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801747e:	1884      	adds	r4, r0, r2
 8017480:	62bc      	str	r4, [r7, #40]	@ 0x28
 8017482:	eb41 0303 	adc.w	r3, r1, r3
 8017486:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017488:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801748c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017490:	681b      	ldr	r3, [r3, #0]
 8017492:	e007      	b.n	80174a4 <inv_icm20948_poll_sensor+0xbd8>
 8017494:	37800000 	.word	0x37800000
 8017498:	00000000 	.word	0x00000000
 801749c:	47800000 	.word	0x47800000
 80174a0:	4e000000 	.word	0x4e000000
 80174a4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80174a8:	e9c3 12d2 	strd	r1, r2, [r3, #840]	@ 0x348
            handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 80174ac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80174b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80174b4:	681b      	ldr	r3, [r3, #0]
 80174b6:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 80174ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80174be:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 80174c2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80174c6:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 80174ca:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 80174ce:	9301      	str	r3, [sp, #4]
 80174d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80174d4:	9300      	str	r3, [sp, #0]
 80174d6:	6814      	ldr	r4, [r2, #0]
 80174d8:	4602      	mov	r2, r0
 80174da:	460b      	mov	r3, r1
 80174dc:	2110      	movs	r1, #16
 80174de:	6828      	ldr	r0, [r5, #0]
 80174e0:	47a0      	blx	r4
          }
          if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION) && !skip_sensor(s, ANDROID_SENSOR_LINEAR_ACCELERATION))
 80174e2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80174e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80174ea:	210a      	movs	r1, #10
 80174ec:	6818      	ldr	r0, [r3, #0]
 80174ee:	f7f7 f850 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 80174f2:	4603      	mov	r3, r0
 80174f4:	2b00      	cmp	r3, #0
 80174f6:	f000 80ea 	beq.w	80176ce <inv_icm20948_poll_sensor+0xe02>
 80174fa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80174fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017502:	210a      	movs	r1, #10
 8017504:	6818      	ldr	r0, [r3, #0]
 8017506:	f7fe fb6d 	bl	8015be4 <skip_sensor>
 801750a:	4603      	mov	r3, r0
 801750c:	2b00      	cmp	r3, #0
 801750e:	f040 80de 	bne.w	80176ce <inv_icm20948_poll_sensor+0xe02>
          {
            float linacc_float[3];
            long linAccQ16[3];
            long accelQ16[3];
            /* Compute linear acceleration data based on accelerometer data in Q16 g and on gravity data in Q16 g */
            accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8017512:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 8017516:	ed1f 7a1f 	vldr	s14, [pc, #-124]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 801751a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801751e:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 8017522:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8017526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801752a:	db02      	blt.n	8017532 <inv_icm20948_poll_sensor+0xc66>
 801752c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8017530:	e001      	b.n	8017536 <inv_icm20948_poll_sensor+0xc6a>
 8017532:	ed5f 7a27 	vldr	s15, [pc, #-156]	@ 8017498 <inv_icm20948_poll_sensor+0xbcc>
 8017536:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801753a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801753e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017542:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017546:	ee17 2a90 	vmov	r2, s15
 801754a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801754e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8017552:	601a      	str	r2, [r3, #0]
            accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8017554:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 8017558:	ed1f 7a30 	vldr	s14, [pc, #-192]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 801755c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8017560:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 8017564:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8017568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801756c:	db02      	blt.n	8017574 <inv_icm20948_poll_sensor+0xca8>
 801756e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8017572:	e001      	b.n	8017578 <inv_icm20948_poll_sensor+0xcac>
 8017574:	ed5f 7a38 	vldr	s15, [pc, #-224]	@ 8017498 <inv_icm20948_poll_sensor+0xbcc>
 8017578:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801757c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8017580:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017584:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017588:	ee17 2a90 	vmov	r2, s15
 801758c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017590:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8017594:	605a      	str	r2, [r3, #4]
            accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8017596:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 801759a:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 801759e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80175a2:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 80175a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80175aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175ae:	db02      	blt.n	80175b6 <inv_icm20948_poll_sensor+0xcea>
 80175b0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80175b4:	e001      	b.n	80175ba <inv_icm20948_poll_sensor+0xcee>
 80175b6:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 8017498 <inv_icm20948_poll_sensor+0xbcc>
 80175ba:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80175be:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80175c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80175c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80175ca:	ee17 2a90 	vmov	r2, s15
 80175ce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80175d2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80175d6:	609a      	str	r2, [r3, #8]
            inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 80175d8:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 80175dc:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 80175e0:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 80175e4:	4618      	mov	r0, r3
 80175e6:	f7f5 fcea 	bl	800cfbe <inv_icm20948_augmented_sensors_get_linearacceleration>
            linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 80175ea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80175ee:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80175f2:	681b      	ldr	r3, [r3, #0]
 80175f4:	ee07 3a90 	vmov	s15, r3
 80175f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80175fc:	ed5f 6a59 	vldr	s13, [pc, #-356]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 8017600:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017604:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017608:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 801760c:	edc3 7a00 	vstr	s15, [r3]
            linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 8017610:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017614:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8017618:	685b      	ldr	r3, [r3, #4]
 801761a:	ee07 3a90 	vmov	s15, r3
 801761e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017622:	ed5f 6a62 	vldr	s13, [pc, #-392]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 8017626:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801762a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801762e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8017632:	edc3 7a01 	vstr	s15, [r3, #4]
            linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 8017636:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801763a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 801763e:	689b      	ldr	r3, [r3, #8]
 8017640:	ee07 3a90 	vmov	s15, r3
 8017644:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017648:	ed5f 6a6c 	vldr	s13, [pc, #-432]	@ 801749c <inv_icm20948_poll_sensor+0xbd0>
 801764c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017650:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017654:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8017658:	edc3 7a02 	vstr	s15, [r3, #8]
            s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 801765c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017660:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017664:	681b      	ldr	r3, [r3, #0]
 8017666:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 801766a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801766e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017672:	681b      	ldr	r3, [r3, #0]
 8017674:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 8017678:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801767c:	1884      	adds	r4, r0, r2
 801767e:	623c      	str	r4, [r7, #32]
 8017680:	eb41 0303 	adc.w	r3, r1, r3
 8017684:	627b      	str	r3, [r7, #36]	@ 0x24
 8017686:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801768a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801768e:	681b      	ldr	r3, [r3, #0]
 8017690:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8017694:	e9c3 12d4 	strd	r1, r2, [r3, #848]	@ 0x350
            handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 8017698:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801769c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80176a0:	681b      	ldr	r3, [r3, #0]
 80176a2:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 80176a6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80176aa:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 80176ae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80176b2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 80176b6:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 80176ba:	9301      	str	r3, [sp, #4]
 80176bc:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80176c0:	9300      	str	r3, [sp, #0]
 80176c2:	6814      	ldr	r4, [r2, #0]
 80176c4:	4602      	mov	r2, r0
 80176c6:	460b      	mov	r3, r1
 80176c8:	2111      	movs	r1, #17
 80176ca:	6828      	ldr	r0, [r5, #0]
 80176cc:	47a0      	blx	r4
          }
        }
        if (header & QUAT9_SET)
 80176ce:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 80176d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	f000 8117 	beq.w	801790a <inv_icm20948_poll_sensor+0x103e>
        { /* 9axis orientation quaternion sample available from DMP FIFO */
          float ref_quat[4];
          /* Read 9 axis quaternion out of DMP FIFO in Q30 */
          inv_icm20948_dmp_get_9quaternion(long_quat);
 80176dc:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 80176e0:	4618      	mov	r0, r3
 80176e2:	f7fd fbed 	bl	8014ec0 <inv_icm20948_dmp_get_9quaternion>
          if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_ROTATION_VECTOR))
 80176e6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80176ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80176ee:	210b      	movs	r1, #11
 80176f0:	6818      	ldr	r0, [r3, #0]
 80176f2:	f7f6 ff4e 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 80176f6:	4603      	mov	r3, r0
 80176f8:	2b00      	cmp	r3, #0
 80176fa:	d076      	beq.n	80177ea <inv_icm20948_poll_sensor+0xf1e>
 80176fc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017700:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017704:	210b      	movs	r1, #11
 8017706:	6818      	ldr	r0, [r3, #0]
 8017708:	f7fe fa6c 	bl	8015be4 <skip_sensor>
 801770c:	4603      	mov	r3, r0
 801770e:	2b00      	cmp	r3, #0
 8017710:	d16b      	bne.n	80177ea <inv_icm20948_poll_sensor+0xf1e>
          { /* and convert it from Q30 DMP format to Android format only if RV sensor is enabled */
            inv_icm20948_convert_rotation_vector(s, long_quat, rv_float);
 8017712:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 8017716:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 801771a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801771e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017722:	6818      	ldr	r0, [r3, #0]
 8017724:	f7fa f810 	bl	8011748 <inv_icm20948_convert_rotation_vector>
            /* Read rotation vector heading accuracy out of DMP FIFO in Q29*/
            rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 8017728:	f7fd fc9c 	bl	8015064 <inv_icm20948_get_rv_accuracy>
 801772c:	ee07 0a90 	vmov	s15, r0
 8017730:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017734:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 80174a0 <inv_icm20948_poll_sensor+0xbd4>
 8017738:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801773c:	edc7 7a85 	vstr	s15, [r7, #532]	@ 0x214
            ref_quat[0] = rv_float[3];
 8017740:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8017744:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017748:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 801774c:	601a      	str	r2, [r3, #0]
            ref_quat[1] = rv_float[0];
 801774e:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8017752:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017756:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 801775a:	605a      	str	r2, [r3, #4]
            ref_quat[2] = rv_float[1];
 801775c:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8017760:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017764:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8017768:	609a      	str	r2, [r3, #8]
            ref_quat[3] = rv_float[2];
 801776a:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 801776e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017772:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8017776:	60da      	str	r2, [r3, #12]
            s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 8017778:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801777c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017780:	681b      	ldr	r3, [r3, #0]
 8017782:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 8017786:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801778a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801778e:	681b      	ldr	r3, [r3, #0]
 8017790:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 8017794:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017798:	1884      	adds	r4, r0, r2
 801779a:	61bc      	str	r4, [r7, #24]
 801779c:	eb41 0303 	adc.w	r3, r1, r3
 80177a0:	61fb      	str	r3, [r7, #28]
 80177a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80177a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80177aa:	681b      	ldr	r3, [r3, #0]
 80177ac:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80177b0:	e9c3 12c6 	strd	r1, r2, [r3, #792]	@ 0x318
            handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 80177b4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80177b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80177bc:	681b      	ldr	r3, [r3, #0]
 80177be:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 80177c2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80177c6:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 80177ca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80177ce:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 80177d2:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80177d6:	9301      	str	r3, [sp, #4]
 80177d8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80177dc:	9300      	str	r3, [sp, #0]
 80177de:	6814      	ldr	r4, [r2, #0]
 80177e0:	4602      	mov	r2, r0
 80177e2:	460b      	mov	r3, r1
 80177e4:	210a      	movs	r1, #10
 80177e6:	6828      	ldr	r0, [r5, #0]
 80177e8:	47a0      	blx	r4
          }
          if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ORIENTATION) && !skip_sensor(s, ANDROID_SENSOR_ORIENTATION))
 80177ea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80177ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80177f2:	2103      	movs	r1, #3
 80177f4:	6818      	ldr	r0, [r3, #0]
 80177f6:	f7f6 fecc 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 80177fa:	4603      	mov	r3, r0
 80177fc:	2b00      	cmp	r3, #0
 80177fe:	f000 8084 	beq.w	801790a <inv_icm20948_poll_sensor+0x103e>
 8017802:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017806:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801780a:	2103      	movs	r1, #3
 801780c:	6818      	ldr	r0, [r3, #0]
 801780e:	f7fe f9e9 	bl	8015be4 <skip_sensor>
 8017812:	4603      	mov	r3, r0
 8017814:	2b00      	cmp	r3, #0
 8017816:	d178      	bne.n	801790a <inv_icm20948_poll_sensor+0x103e>
          {
            long orientationQ16[3];
            float orientation_float[3];
            /* Compute Android-orientation sensor data based on rotation vector data in Q30 */
            inv_icm20948_augmented_sensors_get_orientation(orientationQ16, long_quat);
 8017818:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 801781c:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8017820:	4611      	mov	r1, r2
 8017822:	4618      	mov	r0, r3
 8017824:	f7f5 fc06 	bl	800d034 <inv_icm20948_augmented_sensors_get_orientation>
            orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 8017828:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801782c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8017830:	681b      	ldr	r3, [r3, #0]
 8017832:	ee07 3a90 	vmov	s15, r3
 8017836:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801783a:	eddf 6ad0 	vldr	s13, [pc, #832]	@ 8017b7c <inv_icm20948_poll_sensor+0x12b0>
 801783e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017842:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017846:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 801784a:	edc3 7a00 	vstr	s15, [r3]
            orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 801784e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017852:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8017856:	685b      	ldr	r3, [r3, #4]
 8017858:	ee07 3a90 	vmov	s15, r3
 801785c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017860:	eddf 6ac6 	vldr	s13, [pc, #792]	@ 8017b7c <inv_icm20948_poll_sensor+0x12b0>
 8017864:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017868:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801786c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8017870:	edc3 7a01 	vstr	s15, [r3, #4]
            orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 8017874:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017878:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 801787c:	689b      	ldr	r3, [r3, #8]
 801787e:	ee07 3a90 	vmov	s15, r3
 8017882:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017886:	eddf 6abd 	vldr	s13, [pc, #756]	@ 8017b7c <inv_icm20948_poll_sensor+0x12b0>
 801788a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801788e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017892:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8017896:	edc3 7a02 	vstr	s15, [r3, #8]
            s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 801789a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801789e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80178a2:	681b      	ldr	r3, [r3, #0]
 80178a4:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 80178a8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80178ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80178b0:	681b      	ldr	r3, [r3, #0]
 80178b2:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 80178b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80178ba:	1884      	adds	r4, r0, r2
 80178bc:	613c      	str	r4, [r7, #16]
 80178be:	eb41 0303 	adc.w	r3, r1, r3
 80178c2:	617b      	str	r3, [r7, #20]
 80178c4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80178c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80178cc:	681b      	ldr	r3, [r3, #0]
 80178ce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80178d2:	e9c3 12d6 	strd	r1, r2, [r3, #856]	@ 0x358
            handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 80178d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80178da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80178de:	681b      	ldr	r3, [r3, #0]
 80178e0:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 80178e4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80178e8:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 80178ec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80178f0:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 80178f4:	2300      	movs	r3, #0
 80178f6:	9301      	str	r3, [sp, #4]
 80178f8:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80178fc:	9300      	str	r3, [sp, #0]
 80178fe:	6814      	ldr	r4, [r2, #0]
 8017900:	4602      	mov	r2, r0
 8017902:	460b      	mov	r3, r1
 8017904:	2112      	movs	r1, #18
 8017906:	6828      	ldr	r0, [r5, #0]
 8017908:	47a0      	blx	r4
          }
        }
        if (header & GEOMAG_SET)
 801790a:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 801790e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017912:	2b00      	cmp	r3, #0
 8017914:	f000 8087 	beq.w	8017a26 <inv_icm20948_poll_sensor+0x115a>
        { /* 6axis AM orientation quaternion sample available from DMP FIFO */
          float ref_quat[4];
          /* Read 6 axis quaternion out of DMP FIFO in Q30 and convert it to Android format */
          inv_icm20948_dmp_get_gmrvquaternion(long_quat);
 8017918:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 801791c:	4618      	mov	r0, r3
 801791e:	f7fd fae5 	bl	8014eec <inv_icm20948_dmp_get_gmrvquaternion>
          if (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR))
 8017922:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017926:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801792a:	2114      	movs	r1, #20
 801792c:	6818      	ldr	r0, [r3, #0]
 801792e:	f7f6 fe30 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8017932:	4603      	mov	r3, r0
 8017934:	2b00      	cmp	r3, #0
 8017936:	d076      	beq.n	8017a26 <inv_icm20948_poll_sensor+0x115a>
 8017938:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801793c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017940:	2114      	movs	r1, #20
 8017942:	6818      	ldr	r0, [r3, #0]
 8017944:	f7fe f94e 	bl	8015be4 <skip_sensor>
 8017948:	4603      	mov	r3, r0
 801794a:	2b00      	cmp	r3, #0
 801794c:	d16b      	bne.n	8017a26 <inv_icm20948_poll_sensor+0x115a>
          {
            inv_icm20948_convert_rotation_vector(s, long_quat, gmrv_float);
 801794e:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 8017952:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 8017956:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 801795a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 801795e:	6818      	ldr	r0, [r3, #0]
 8017960:	f7f9 fef2 	bl	8011748 <inv_icm20948_convert_rotation_vector>
            /* Read geomagnetic rotation vector heading accuracy out of DMP FIFO in Q29*/
            gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 8017964:	f7fd fb72 	bl	801504c <inv_icm20948_get_gmrv_accuracy>
 8017968:	ee07 0a90 	vmov	s15, r0
 801796c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017970:	eddf 6a83 	vldr	s13, [pc, #524]	@ 8017b80 <inv_icm20948_poll_sensor+0x12b4>
 8017974:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017978:	edc7 7a84 	vstr	s15, [r7, #528]	@ 0x210
            ref_quat[0] = gmrv_float[3];
 801797c:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8017980:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017984:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8017988:	601a      	str	r2, [r3, #0]
            ref_quat[1] = gmrv_float[0];
 801798a:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 801798e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017992:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8017996:	605a      	str	r2, [r3, #4]
            ref_quat[2] = gmrv_float[1];
 8017998:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 801799c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80179a0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80179a4:	609a      	str	r2, [r3, #8]
            ref_quat[3] = gmrv_float[2];
 80179a6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80179aa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80179ae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80179b2:	60da      	str	r2, [r3, #12]
            s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 80179b4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80179b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80179bc:	681b      	ldr	r3, [r3, #0]
 80179be:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 80179c2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80179c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80179ca:	681b      	ldr	r3, [r3, #0]
 80179cc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80179d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80179d4:	1884      	adds	r4, r0, r2
 80179d6:	60bc      	str	r4, [r7, #8]
 80179d8:	eb41 0303 	adc.w	r3, r1, r3
 80179dc:	60fb      	str	r3, [r7, #12]
 80179de:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80179e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80179e6:	681b      	ldr	r3, [r3, #0]
 80179e8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80179ec:	e9c3 12c8 	strd	r1, r2, [r3, #800]	@ 0x320
            handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], ref_quat, &gmrv_accuracy);
 80179f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80179f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80179f8:	681b      	ldr	r3, [r3, #0]
 80179fa:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 80179fe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017a02:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8017a06:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017a0a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8017a0e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8017a12:	9301      	str	r3, [sp, #4]
 8017a14:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8017a18:	9300      	str	r3, [sp, #0]
 8017a1a:	6814      	ldr	r4, [r2, #0]
 8017a1c:	4602      	mov	r2, r0
 8017a1e:	460b      	mov	r3, r1
 8017a20:	210b      	movs	r1, #11
 8017a22:	6828      	ldr	r0, [r5, #0]
 8017a24:	47a0      	blx	r4
          }
        }
        if (header2 & ACT_RECOG_SET)
 8017a26:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 8017a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	f000 80f9 	beq.w	8017c26 <inv_icm20948_poll_sensor+0x135a>
        { /* Activity recognition sample available from DMP FIFO */
          uint16_t bac_state = 0;
 8017a34:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017a38:	f5a3 72eb 	sub.w	r2, r3, #470	@ 0x1d6
 8017a3c:	2300      	movs	r3, #0
 8017a3e:	8013      	strh	r3, [r2, #0]
          long bac_ts = 0;
 8017a40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017a44:	f5a3 72ee 	sub.w	r2, r3, #476	@ 0x1dc
 8017a48:	2300      	movs	r3, #0
 8017a4a:	6013      	str	r3, [r2, #0]
          int bac_event = 0;
 8017a4c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017a50:	f5a3 72f0 	sub.w	r2, r3, #480	@ 0x1e0
 8017a54:	2300      	movs	r3, #0
 8017a56:	6013      	str	r3, [r2, #0]
          struct bac_map
          {
            uint8_t act_id;
            enum inv_sensor_bac_event sensor_bac;
          } map[] = {
 8017a58:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017a5c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8017a60:	4a48      	ldr	r2, [pc, #288]	@ (8017b84 <inv_icm20948_poll_sensor+0x12b8>)
 8017a62:	461c      	mov	r4, r3
 8017a64:	4613      	mov	r3, r2
 8017a66:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017a6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            { BAC_RUN, INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN},
            { BAC_BIKE, INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN},
            { BAC_STILL, INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN},
            { BAC_TILT, INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN},
          };
          int i = 0;
 8017a6e:	2300      	movs	r3, #0
 8017a70:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
          /* Read activity type and associated timestamp out of DMP FIFO
             activity type is a set of 2 bytes :
               - high byte indicates activity start
               - low byte indicates activity end */
          inv_icm20948_dmp_get_bac_state(&bac_state);
 8017a74:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 8017a78:	4618      	mov	r0, r3
 8017a7a:	f7fd fa79 	bl	8014f70 <inv_icm20948_dmp_get_bac_state>
          inv_icm20948_dmp_get_bac_ts(&bac_ts);
 8017a7e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8017a82:	4618      	mov	r0, r3
 8017a84:	f7fd fa8c 	bl	8014fa0 <inv_icm20948_dmp_get_bac_ts>
          //Map according to dmp bac events
          for (i = 0; i < 6; i++)
 8017a88:	2300      	movs	r3, #0
 8017a8a:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 8017a8e:	e0c5      	b.n	8017c1c <inv_icm20948_poll_sensor+0x1350>
          {
            if ((bac_state >> 8) & map[i].act_id)
 8017a90:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017a94:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8017a98:	881b      	ldrh	r3, [r3, #0]
 8017a9a:	0a1b      	lsrs	r3, r3, #8
 8017a9c:	b29b      	uxth	r3, r3
 8017a9e:	4619      	mov	r1, r3
 8017aa0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017aa4:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8017aa8:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 8017aac:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8017ab0:	400b      	ands	r3, r1
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	d068      	beq.n	8017b88 <inv_icm20948_poll_sensor+0x12bc>
            {
              //Check if BAC is enabled
              if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s))
 8017ab6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017aba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017abe:	6818      	ldr	r0, [r3, #0]
 8017ac0:	f7f8 fb4a 	bl	8010158 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 8017ac4:	4603      	mov	r3, r0
 8017ac6:	2b00      	cmp	r3, #0
 8017ac8:	d029      	beq.n	8017b1e <inv_icm20948_poll_sensor+0x1252>
              { /* Start detected */
                bac_event = map[i].sensor_bac;
 8017aca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017ace:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8017ad2:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 8017ad6:	005b      	lsls	r3, r3, #1
 8017ad8:	4413      	add	r3, r2
 8017ada:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017ade:	461a      	mov	r2, r3
 8017ae0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017ae4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8017ae8:	601a      	str	r2, [r3, #0]
                handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 8017aea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017aee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017af2:	681b      	ldr	r3, [r3, #0]
 8017af4:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 8017af8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017afc:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8017b00:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017b04:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8017b08:	2300      	movs	r3, #0
 8017b0a:	9301      	str	r3, [sp, #4]
 8017b0c:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8017b10:	9300      	str	r3, [sp, #0]
 8017b12:	6814      	ldr	r4, [r2, #0]
 8017b14:	4602      	mov	r2, r0
 8017b16:	460b      	mov	r3, r1
 8017b18:	2106      	movs	r1, #6
 8017b1a:	6828      	ldr	r0, [r5, #0]
 8017b1c:	47a0      	blx	r4
              }
              //build event TILT only if enabled
              if ((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 8017b1e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017b22:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8017b26:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 8017b2a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8017b2e:	2b10      	cmp	r3, #16
 8017b30:	d16f      	bne.n	8017c12 <inv_icm20948_poll_sensor+0x1346>
 8017b32:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017b36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017b3a:	2129      	movs	r1, #41	@ 0x29
 8017b3c:	6818      	ldr	r0, [r3, #0]
 8017b3e:	f7f6 fd28 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8017b42:	4603      	mov	r3, r0
 8017b44:	2b00      	cmp	r3, #0
 8017b46:	d064      	beq.n	8017c12 <inv_icm20948_poll_sensor+0x1346>
              {
                handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 8017b48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017b4c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017b50:	681b      	ldr	r3, [r3, #0]
 8017b52:	e9d3 01d0 	ldrd	r0, r1, [r3, #832]	@ 0x340
 8017b56:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017b5a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8017b5e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017b62:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8017b66:	2300      	movs	r3, #0
 8017b68:	9301      	str	r3, [sp, #4]
 8017b6a:	2300      	movs	r3, #0
 8017b6c:	9300      	str	r3, [sp, #0]
 8017b6e:	6814      	ldr	r4, [r2, #0]
 8017b70:	4602      	mov	r2, r0
 8017b72:	460b      	mov	r3, r1
 8017b74:	210f      	movs	r1, #15
 8017b76:	6828      	ldr	r0, [r5, #0]
 8017b78:	47a0      	blx	r4
 8017b7a:	e04a      	b.n	8017c12 <inv_icm20948_poll_sensor+0x1346>
 8017b7c:	47800000 	.word	0x47800000
 8017b80:	4e000000 	.word	0x4e000000
 8017b84:	08029ab0 	.word	0x08029ab0
              }
            }
            /* Check if bit tilt is set for activity end byte */
            else if (bac_state & map[i].act_id)
 8017b88:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017b8c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8017b90:	881b      	ldrh	r3, [r3, #0]
 8017b92:	4619      	mov	r1, r3
 8017b94:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017b98:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8017b9c:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 8017ba0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8017ba4:	400b      	ands	r3, r1
 8017ba6:	2b00      	cmp	r3, #0
 8017ba8:	d033      	beq.n	8017c12 <inv_icm20948_poll_sensor+0x1346>
            {
              //Check if BAC is enabled
              if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s))
 8017baa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017bae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017bb2:	6818      	ldr	r0, [r3, #0]
 8017bb4:	f7f8 fad0 	bl	8010158 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 8017bb8:	4603      	mov	r3, r0
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	d029      	beq.n	8017c12 <inv_icm20948_poll_sensor+0x1346>
              {
                /* End detected */
                bac_event = -map[i].sensor_bac;
 8017bbe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017bc2:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8017bc6:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 8017bca:	005b      	lsls	r3, r3, #1
 8017bcc:	4413      	add	r3, r2
 8017bce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017bd2:	425a      	negs	r2, r3
 8017bd4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017bd8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8017bdc:	601a      	str	r2, [r3, #0]
                handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 8017bde:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017be2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017be6:	681b      	ldr	r3, [r3, #0]
 8017be8:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 8017bec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017bf0:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8017bf4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017bf8:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8017bfc:	2300      	movs	r3, #0
 8017bfe:	9301      	str	r3, [sp, #4]
 8017c00:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8017c04:	9300      	str	r3, [sp, #0]
 8017c06:	6814      	ldr	r4, [r2, #0]
 8017c08:	4602      	mov	r2, r0
 8017c0a:	460b      	mov	r3, r1
 8017c0c:	2106      	movs	r1, #6
 8017c0e:	6828      	ldr	r0, [r5, #0]
 8017c10:	47a0      	blx	r4
          for (i = 0; i < 6; i++)
 8017c12:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 8017c16:	3301      	adds	r3, #1
 8017c18:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 8017c1c:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 8017c20:	2b05      	cmp	r3, #5
 8017c22:	f77f af35 	ble.w	8017a90 <inv_icm20948_poll_sensor+0x11c4>
              }
            }
          }
        }
        if (header2 & FLIP_PICKUP_SET)
 8017c26:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 8017c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8017c2e:	2b00      	cmp	r3, #0
 8017c30:	d01e      	beq.n	8017c70 <inv_icm20948_poll_sensor+0x13a4>
        { /* Pickup sample available from DMP FIFO */
          /* Read pickup type and associated timestamp out of DMP FIFO */
          inv_icm20948_dmp_get_flip_pickup_state(&pickup_state);
 8017c32:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 8017c36:	4618      	mov	r0, r3
 8017c38:	f7fd f9ca 	bl	8014fd0 <inv_icm20948_dmp_get_flip_pickup_state>
          handler(context, INV_ICM20948_SENSOR_FLIP_PICKUP, s->timestamp[INV_ICM20948_SENSOR_FLIP_PICKUP], &pickup_state, 0);
 8017c3c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017c40:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017c44:	681b      	ldr	r3, [r3, #0]
 8017c46:	e9d3 01ce 	ldrd	r0, r1, [r3, #824]	@ 0x338
 8017c4a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017c4e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8017c52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017c56:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8017c5a:	2300      	movs	r3, #0
 8017c5c:	9301      	str	r3, [sp, #4]
 8017c5e:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 8017c62:	9300      	str	r3, [sp, #0]
 8017c64:	6814      	ldr	r4, [r2, #0]
 8017c66:	4602      	mov	r2, r0
 8017c68:	460b      	mov	r3, r1
 8017c6a:	210e      	movs	r1, #14
 8017c6c:	6828      	ldr	r0, [r5, #0]
 8017c6e:	47a0      	blx	r4
        }
        /* Step detector available from DMP FIFO and step counter sensor is enabled*/
        // If step detector enabled => step counter started too
        // So don't watch the step counter data if the user doesn't start the sensor
        if ((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER)))
 8017c70:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 8017c74:	f003 0310 	and.w	r3, r3, #16
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	d065      	beq.n	8017d48 <inv_icm20948_poll_sensor+0x147c>
 8017c7c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017c80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017c84:	2113      	movs	r1, #19
 8017c86:	6818      	ldr	r0, [r3, #0]
 8017c88:	f7f6 fc83 	bl	800e592 <inv_icm20948_ctrl_androidSensor_enabled>
 8017c8c:	4603      	mov	r3, r0
 8017c8e:	2b00      	cmp	r3, #0
 8017c90:	d05a      	beq.n	8017d48 <inv_icm20948_poll_sensor+0x147c>
        {
          unsigned long steps;
          unsigned long lsteps;
          uint64_t stepc = 0;
 8017c92:	f04f 0200 	mov.w	r2, #0
 8017c96:	f04f 0300 	mov.w	r3, #0
 8017c9a:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
          /* Read amount of steps counted out of DMP FIFO and notify them only if updated */
          dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 8017c9e:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8017ca2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017ca6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017caa:	4611      	mov	r1, r2
 8017cac:	6818      	ldr	r0, [r3, #0]
 8017cae:	f7fb fe75 	bl	801399c <dmp_icm20948_get_pedometer_num_of_steps>
          // need to subtract the steps accumulated while Step Counter sensor is not active.
          steps = lsteps - s->sStepCounterToBeSubtracted;
 8017cb2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017cb6:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8017cba:	681a      	ldr	r2, [r3, #0]
 8017cbc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017cc0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017cc4:	681b      	ldr	r3, [r3, #0]
 8017cc6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8017cca:	1ad3      	subs	r3, r2, r3
 8017ccc:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
          stepc = steps;
 8017cd0:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8017cd4:	2200      	movs	r2, #0
 8017cd6:	603b      	str	r3, [r7, #0]
 8017cd8:	607a      	str	r2, [r7, #4]
 8017cda:	e9d7 3400 	ldrd	r3, r4, [r7]
 8017cde:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
          if (stepc != s->sOldSteps)
 8017ce2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017ce6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017cea:	681b      	ldr	r3, [r3, #0]
 8017cec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8017cf0:	2200      	movs	r2, #0
 8017cf2:	469a      	mov	sl, r3
 8017cf4:	4693      	mov	fp, r2
 8017cf6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8017cfa:	459b      	cmp	fp, r3
 8017cfc:	bf08      	it	eq
 8017cfe:	4592      	cmpeq	sl, r2
 8017d00:	d022      	beq.n	8017d48 <inv_icm20948_poll_sensor+0x147c>
          {
            s->sOldSteps = steps;
 8017d02:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017d06:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017d0a:	681a      	ldr	r2, [r3, #0]
 8017d0c:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8017d10:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
            handler(context, INV_ICM20948_SENSOR_STEP_COUNTER, s->timestamp[INV_ICM20948_SENSOR_STEP_COUNTER], &stepc, 0);
 8017d14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017d18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017d1c:	681b      	ldr	r3, [r3, #0]
 8017d1e:	e9d3 01c2 	ldrd	r0, r1, [r3, #776]	@ 0x308
 8017d22:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017d26:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 8017d2a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017d2e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 8017d32:	2300      	movs	r3, #0
 8017d34:	9301      	str	r3, [sp, #4]
 8017d36:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8017d3a:	9300      	str	r3, [sp, #0]
 8017d3c:	6814      	ldr	r4, [r2, #0]
 8017d3e:	4602      	mov	r2, r0
 8017d40:	460b      	mov	r3, r1
 8017d42:	2108      	movs	r1, #8
 8017d44:	6828      	ldr	r0, [r5, #0]
 8017d46:	47a0      	blx	r4
      while (total_sample_cnt--)
 8017d48:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 8017d4c:	1e53      	subs	r3, r2, #1
 8017d4e:	b29b      	uxth	r3, r3
 8017d50:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
 8017d54:	2a00      	cmp	r2, #0
 8017d56:	f47e ae36 	bne.w	80169c6 <inv_icm20948_poll_sensor+0xfa>
 8017d5a:	e000      	b.n	8017d5e <inv_icm20948_poll_sensor+0x1492>
          break;
 8017d5c:	bf00      	nop
          }
        }
      }
    } while(data_left_in_fifo);
 8017d5e:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8017d62:	2b00      	cmp	r3, #0
 8017d64:	f47e ae18 	bne.w	8016998 <inv_icm20948_poll_sensor+0xcc>
 8017d68:	e000      	b.n	8017d6c <inv_icm20948_poll_sensor+0x14a0>
        break;
 8017d6a:	bf00      	nop
    /* SMD detected by DMP */
    if (int_read_back & BIT_MSG_DMP_INT_2)
 8017d6c:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 8017d70:	b29b      	uxth	r3, r3
 8017d72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d01d      	beq.n	8017db6 <inv_icm20948_poll_sensor+0x14ea>
    {
      uint8_t event = 0;
 8017d7a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017d7e:	f2a3 13f9 	subw	r3, r3, #505	@ 0x1f9
 8017d82:	2200      	movs	r2, #0
 8017d84:	701a      	strb	r2, [r3, #0]
      handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 8017d86:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017d8a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017d8e:	681b      	ldr	r3, [r3, #0]
 8017d90:	e9d3 23cc 	ldrd	r2, r3, [r3, #816]	@ 0x330
 8017d94:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8017d98:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 8017d9c:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8017da0:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 8017da4:	2400      	movs	r4, #0
 8017da6:	9401      	str	r4, [sp, #4]
 8017da8:	f107 0487 	add.w	r4, r7, #135	@ 0x87
 8017dac:	9400      	str	r4, [sp, #0]
 8017dae:	680c      	ldr	r4, [r1, #0]
 8017db0:	210d      	movs	r1, #13
 8017db2:	6800      	ldr	r0, [r0, #0]
 8017db4:	47a0      	blx	r4
    }
    /* Step detector triggered by DMP */
    if (int_read_back & BIT_MSG_DMP_INT_3)
 8017db6:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 8017dba:	b29b      	uxth	r3, r3
 8017dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	d01d      	beq.n	8017e00 <inv_icm20948_poll_sensor+0x1534>
    {
      uint8_t event = 0;
 8017dc4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017dc8:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 8017dcc:	2200      	movs	r2, #0
 8017dce:	701a      	strb	r2, [r3, #0]
      handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 8017dd0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017dd4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017dd8:	681b      	ldr	r3, [r3, #0]
 8017dda:	e9d3 23c0 	ldrd	r2, r3, [r3, #768]	@ 0x300
 8017dde:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8017de2:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 8017de6:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8017dea:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 8017dee:	2400      	movs	r4, #0
 8017df0:	9401      	str	r4, [sp, #4]
 8017df2:	f107 0486 	add.w	r4, r7, #134	@ 0x86
 8017df6:	9400      	str	r4, [sp, #0]
 8017df8:	680c      	ldr	r4, [r1, #0]
 8017dfa:	2107      	movs	r1, #7
 8017dfc:	6800      	ldr	r0, [r0, #0]
 8017dfe:	47a0      	blx	r4
    }
    /* Bring to see detected by DMP */
    if (int_read_back & BIT_MSG_DMP_INT_5)
 8017e00:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 8017e04:	b29b      	uxth	r3, r3
 8017e06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8017e0a:	2b00      	cmp	r3, #0
 8017e0c:	d01d      	beq.n	8017e4a <inv_icm20948_poll_sensor+0x157e>
    {
      uint8_t event = 0;
 8017e0e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017e12:	f2a3 13fb 	subw	r3, r3, #507	@ 0x1fb
 8017e16:	2200      	movs	r2, #0
 8017e18:	701a      	strb	r2, [r3, #0]
      handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 8017e1a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017e1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017e22:	681b      	ldr	r3, [r3, #0]
 8017e24:	e9d3 23d8 	ldrd	r2, r3, [r3, #864]	@ 0x360
 8017e28:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8017e2c:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 8017e30:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8017e34:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 8017e38:	2400      	movs	r4, #0
 8017e3a:	9401      	str	r4, [sp, #4]
 8017e3c:	f107 0485 	add.w	r4, r7, #133	@ 0x85
 8017e40:	9400      	str	r4, [sp, #0]
 8017e42:	680c      	ldr	r4, [r1, #0]
 8017e44:	2113      	movs	r1, #19
 8017e46:	6800      	ldr	r0, [r0, #0]
 8017e48:	47a0      	blx	r4
    }
  }
  /* Sometimes, the chip can be put in sleep mode even if there is data in the FIFO. If we poll at this moment, the transport layer will wake-up the chip, but never put it back in sleep. */
  if (s->mems_put_to_sleep)
 8017e4a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017e4e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017e52:	681b      	ldr	r3, [r3, #0]
 8017e54:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	d006      	beq.n	8017e6a <inv_icm20948_poll_sensor+0x159e>
  {
    inv_icm20948_sleep_mems(s);
 8017e5c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8017e60:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8017e64:	6818      	ldr	r0, [r3, #0]
 8017e66:	f7f8 fc55 	bl	8010714 <inv_icm20948_sleep_mems>
  }
  return 0;
 8017e6a:	2300      	movs	r3, #0
}
 8017e6c:	4618      	mov	r0, r3
 8017e6e:	f507 7720 	add.w	r7, r7, #640	@ 0x280
 8017e72:	46bd      	mov	sp, r7
 8017e74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08017e78 <inv_icm20948_serif_read_reg>:
	return s->max_write;
}

static inline int inv_icm20948_serif_read_reg(struct inv_icm20948_serif * s,
		uint8_t reg, uint8_t * buf, uint32_t len)
{
 8017e78:	b590      	push	{r4, r7, lr}
 8017e7a:	b085      	sub	sp, #20
 8017e7c:	af00      	add	r7, sp, #0
 8017e7e:	60f8      	str	r0, [r7, #12]
 8017e80:	607a      	str	r2, [r7, #4]
 8017e82:	603b      	str	r3, [r7, #0]
 8017e84:	460b      	mov	r3, r1
 8017e86:	72fb      	strb	r3, [r7, #11]
	assert(s);
 8017e88:	68fb      	ldr	r3, [r7, #12]
 8017e8a:	2b00      	cmp	r3, #0
 8017e8c:	d105      	bne.n	8017e9a <inv_icm20948_serif_read_reg+0x22>
 8017e8e:	4b10      	ldr	r3, [pc, #64]	@ (8017ed0 <inv_icm20948_serif_read_reg+0x58>)
 8017e90:	4a10      	ldr	r2, [pc, #64]	@ (8017ed4 <inv_icm20948_serif_read_reg+0x5c>)
 8017e92:	214e      	movs	r1, #78	@ 0x4e
 8017e94:	4810      	ldr	r0, [pc, #64]	@ (8017ed8 <inv_icm20948_serif_read_reg+0x60>)
 8017e96:	f00b f949 	bl	802312c <__assert_func>

	if(len > s->max_read)
 8017e9a:	68fb      	ldr	r3, [r7, #12]
 8017e9c:	68db      	ldr	r3, [r3, #12]
 8017e9e:	683a      	ldr	r2, [r7, #0]
 8017ea0:	429a      	cmp	r2, r3
 8017ea2:	d902      	bls.n	8017eaa <inv_icm20948_serif_read_reg+0x32>
		return INV_ERROR_SIZE;
 8017ea4:	f06f 0304 	mvn.w	r3, #4
 8017ea8:	e00e      	b.n	8017ec8 <inv_icm20948_serif_read_reg+0x50>

	if(s->read_reg(s->context, reg, buf, len) != 0)
 8017eaa:	68fb      	ldr	r3, [r7, #12]
 8017eac:	685c      	ldr	r4, [r3, #4]
 8017eae:	68fb      	ldr	r3, [r7, #12]
 8017eb0:	6818      	ldr	r0, [r3, #0]
 8017eb2:	7af9      	ldrb	r1, [r7, #11]
 8017eb4:	683b      	ldr	r3, [r7, #0]
 8017eb6:	687a      	ldr	r2, [r7, #4]
 8017eb8:	47a0      	blx	r4
 8017eba:	4603      	mov	r3, r0
 8017ebc:	2b00      	cmp	r3, #0
 8017ebe:	d002      	beq.n	8017ec6 <inv_icm20948_serif_read_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 8017ec0:	f06f 0302 	mvn.w	r3, #2
 8017ec4:	e000      	b.n	8017ec8 <inv_icm20948_serif_read_reg+0x50>

	return 0;
 8017ec6:	2300      	movs	r3, #0
}
 8017ec8:	4618      	mov	r0, r3
 8017eca:	3714      	adds	r7, #20
 8017ecc:	46bd      	mov	sp, r7
 8017ece:	bd90      	pop	{r4, r7, pc}
 8017ed0:	08029abc 	.word	0x08029abc
 8017ed4:	0802dfcc 	.word	0x0802dfcc
 8017ed8:	08029ac0 	.word	0x08029ac0

08017edc <inv_icm20948_serif_write_reg>:

static inline int inv_icm20948_serif_write_reg(struct inv_icm20948_serif * s,
		uint8_t reg, const uint8_t * buf, uint32_t len)
{
 8017edc:	b590      	push	{r4, r7, lr}
 8017ede:	b085      	sub	sp, #20
 8017ee0:	af00      	add	r7, sp, #0
 8017ee2:	60f8      	str	r0, [r7, #12]
 8017ee4:	607a      	str	r2, [r7, #4]
 8017ee6:	603b      	str	r3, [r7, #0]
 8017ee8:	460b      	mov	r3, r1
 8017eea:	72fb      	strb	r3, [r7, #11]
	assert(s);
 8017eec:	68fb      	ldr	r3, [r7, #12]
 8017eee:	2b00      	cmp	r3, #0
 8017ef0:	d105      	bne.n	8017efe <inv_icm20948_serif_write_reg+0x22>
 8017ef2:	4b10      	ldr	r3, [pc, #64]	@ (8017f34 <inv_icm20948_serif_write_reg+0x58>)
 8017ef4:	4a10      	ldr	r2, [pc, #64]	@ (8017f38 <inv_icm20948_serif_write_reg+0x5c>)
 8017ef6:	215c      	movs	r1, #92	@ 0x5c
 8017ef8:	4810      	ldr	r0, [pc, #64]	@ (8017f3c <inv_icm20948_serif_write_reg+0x60>)
 8017efa:	f00b f917 	bl	802312c <__assert_func>

	if(len > s->max_write)
 8017efe:	68fb      	ldr	r3, [r7, #12]
 8017f00:	691b      	ldr	r3, [r3, #16]
 8017f02:	683a      	ldr	r2, [r7, #0]
 8017f04:	429a      	cmp	r2, r3
 8017f06:	d902      	bls.n	8017f0e <inv_icm20948_serif_write_reg+0x32>
		return INV_ERROR_SIZE;
 8017f08:	f06f 0304 	mvn.w	r3, #4
 8017f0c:	e00e      	b.n	8017f2c <inv_icm20948_serif_write_reg+0x50>

	if(s->write_reg(s->context, reg, buf, len) != 0)
 8017f0e:	68fb      	ldr	r3, [r7, #12]
 8017f10:	689c      	ldr	r4, [r3, #8]
 8017f12:	68fb      	ldr	r3, [r7, #12]
 8017f14:	6818      	ldr	r0, [r3, #0]
 8017f16:	7af9      	ldrb	r1, [r7, #11]
 8017f18:	683b      	ldr	r3, [r7, #0]
 8017f1a:	687a      	ldr	r2, [r7, #4]
 8017f1c:	47a0      	blx	r4
 8017f1e:	4603      	mov	r3, r0
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d002      	beq.n	8017f2a <inv_icm20948_serif_write_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 8017f24:	f06f 0302 	mvn.w	r3, #2
 8017f28:	e000      	b.n	8017f2c <inv_icm20948_serif_write_reg+0x50>

	return 0;
 8017f2a:	2300      	movs	r3, #0
}
 8017f2c:	4618      	mov	r0, r3
 8017f2e:	3714      	adds	r7, #20
 8017f30:	46bd      	mov	sp, r7
 8017f32:	bd90      	pop	{r4, r7, pc}
 8017f34:	08029abc 	.word	0x08029abc
 8017f38:	0802dfe8 	.word	0x0802dfe8
 8017f3c:	08029ac0 	.word	0x08029ac0

08017f40 <inv_icm20948_read_reg>:
extern uint32_t  printReadMemsIMURegContent;

struct inv_icm20948 * icm20948_instance;

int inv_icm20948_read_reg(struct inv_icm20948 * s, uint8_t reg,	uint8_t * buf, uint32_t len)
{
 8017f40:	b580      	push	{r7, lr}
 8017f42:	b084      	sub	sp, #16
 8017f44:	af00      	add	r7, sp, #0
 8017f46:	60f8      	str	r0, [r7, #12]
 8017f48:	607a      	str	r2, [r7, #4]
 8017f4a:	603b      	str	r3, [r7, #0]
 8017f4c:	460b      	mov	r3, r1
 8017f4e:	72fb      	strb	r3, [r7, #11]
//    waitToPrint();
//	npf_snprintf(uart_buf, 100, "In Icm20948Transport.c inv_icm20948_read_reg. reg=%02X, buffer=%02X, len=%ld\r\n", reg, *buf, len);
//	huart2print(uart_buf, strlen(uart_buf));

	return inv_icm20948_serif_read_reg(&s->serif, reg, buf, len);
 8017f50:	68f8      	ldr	r0, [r7, #12]
 8017f52:	7af9      	ldrb	r1, [r7, #11]
 8017f54:	683b      	ldr	r3, [r7, #0]
 8017f56:	687a      	ldr	r2, [r7, #4]
 8017f58:	f7ff ff8e 	bl	8017e78 <inv_icm20948_serif_read_reg>
 8017f5c:	4603      	mov	r3, r0
}
 8017f5e:	4618      	mov	r0, r3
 8017f60:	3710      	adds	r7, #16
 8017f62:	46bd      	mov	sp, r7
 8017f64:	bd80      	pop	{r7, pc}

08017f66 <inv_icm20948_write_reg>:

int inv_icm20948_write_reg(struct inv_icm20948 * s, uint8_t reg, const uint8_t * buf, uint32_t len)
{
 8017f66:	b580      	push	{r7, lr}
 8017f68:	b084      	sub	sp, #16
 8017f6a:	af00      	add	r7, sp, #0
 8017f6c:	60f8      	str	r0, [r7, #12]
 8017f6e:	607a      	str	r2, [r7, #4]
 8017f70:	603b      	str	r3, [r7, #0]
 8017f72:	460b      	mov	r3, r1
 8017f74:	72fb      	strb	r3, [r7, #11]
//    waitToPrint();
//	npf_snprintf(uart_buf, 100, "In Icm20948Transport.c inv_icm20948_write_reg. reg=%02X, buffer=%02X, len=%ld\r\n", reg, *buf, len);
//	huart2print(uart_buf, strlen(uart_buf));

	return inv_icm20948_serif_write_reg(&s->serif, reg, buf, len);
 8017f76:	68f8      	ldr	r0, [r7, #12]
 8017f78:	7af9      	ldrb	r1, [r7, #11]
 8017f7a:	683b      	ldr	r3, [r7, #0]
 8017f7c:	687a      	ldr	r2, [r7, #4]
 8017f7e:	f7ff ffad 	bl	8017edc <inv_icm20948_serif_write_reg>
 8017f82:	4603      	mov	r3, r0
}
 8017f84:	4618      	mov	r0, r3
 8017f86:	3710      	adds	r7, #16
 8017f88:	46bd      	mov	sp, r7
 8017f8a:	bd80      	pop	{r7, pc}

08017f8c <inv_icm20948_sleep_100us>:

void inv_icm20948_sleep_100us(unsigned long nHowMany100MicroSecondsToSleep)  // time in 100 us
{
 8017f8c:	b580      	push	{r7, lr}
 8017f8e:	b082      	sub	sp, #8
 8017f90:	af00      	add	r7, sp, #0
 8017f92:	6078      	str	r0, [r7, #4]
	inv_icm20948_sleep_us(nHowMany100MicroSecondsToSleep * 100);
 8017f94:	687b      	ldr	r3, [r7, #4]
 8017f96:	2264      	movs	r2, #100	@ 0x64
 8017f98:	fb02 f303 	mul.w	r3, r2, r3
 8017f9c:	4618      	mov	r0, r3
 8017f9e:	f7ed facb 	bl	8005538 <inv_icm20948_sleep_us>
}
 8017fa2:	bf00      	nop
 8017fa4:	3708      	adds	r7, #8
 8017fa6:	46bd      	mov	sp, r7
 8017fa8:	bd80      	pop	{r7, pc}

08017faa <inv_icm20948_transport_init>:
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"
#include "Icm20948DataBaseControl.h"

void inv_icm20948_transport_init(struct inv_icm20948 * s)
{
 8017faa:	b480      	push	{r7}
 8017fac:	b083      	sub	sp, #12
 8017fae:	af00      	add	r7, sp, #0
 8017fb0:	6078      	str	r0, [r7, #4]
	s->lastBank = 0x7E;
 8017fb2:	687b      	ldr	r3, [r7, #4]
 8017fb4:	227e      	movs	r2, #126	@ 0x7e
 8017fb6:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db
	s->lLastBankSelected = 0xFF;
 8017fba:	687b      	ldr	r3, [r7, #4]
 8017fbc:	22ff      	movs	r2, #255	@ 0xff
 8017fbe:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
}
 8017fc2:	bf00      	nop
 8017fc4:	370c      	adds	r7, #12
 8017fc6:	46bd      	mov	sp, r7
 8017fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fcc:	4770      	bx	lr

08017fce <check_reg_access_lp_disable>:

static uint8_t check_reg_access_lp_disable(struct inv_icm20948 * s, unsigned short reg)
{
 8017fce:	b580      	push	{r7, lr}
 8017fd0:	b082      	sub	sp, #8
 8017fd2:	af00      	add	r7, sp, #0
 8017fd4:	6078      	str	r0, [r7, #4]
 8017fd6:	460b      	mov	r3, r1
 8017fd8:	807b      	strh	r3, [r7, #2]
	switch(reg){
 8017fda:	887b      	ldrh	r3, [r7, #2]
 8017fdc:	2b7f      	cmp	r3, #127	@ 0x7f
 8017fde:	dc1c      	bgt.n	801801a <check_reg_access_lp_disable+0x4c>
 8017fe0:	2b7e      	cmp	r3, #126	@ 0x7e
 8017fe2:	da18      	bge.n	8018016 <check_reg_access_lp_disable+0x48>
 8017fe4:	2b76      	cmp	r3, #118	@ 0x76
 8017fe6:	d016      	beq.n	8018016 <check_reg_access_lp_disable+0x48>
 8017fe8:	2b76      	cmp	r3, #118	@ 0x76
 8017fea:	dc16      	bgt.n	801801a <check_reg_access_lp_disable+0x4c>
 8017fec:	2b72      	cmp	r3, #114	@ 0x72
 8017fee:	dc14      	bgt.n	801801a <check_reg_access_lp_disable+0x4c>
 8017ff0:	2b70      	cmp	r3, #112	@ 0x70
 8017ff2:	da0b      	bge.n	801800c <check_reg_access_lp_disable+0x3e>
 8017ff4:	2b19      	cmp	r3, #25
 8017ff6:	dc10      	bgt.n	801801a <check_reg_access_lp_disable+0x4c>
 8017ff8:	2b18      	cmp	r3, #24
 8017ffa:	da0c      	bge.n	8018016 <check_reg_access_lp_disable+0x48>
 8017ffc:	2b07      	cmp	r3, #7
 8017ffe:	dc02      	bgt.n	8018006 <check_reg_access_lp_disable+0x38>
 8018000:	2b05      	cmp	r3, #5
 8018002:	da03      	bge.n	801800c <check_reg_access_lp_disable+0x3e>
		case REG_INT_STATUS:     /** (BANK_0 | 0x19) */
		case REG_DMP_INT_STATUS: /** (BANK_0 | 0x18) */
			return 0;
			break;
		default:
			break;
 8018004:	e009      	b.n	801801a <check_reg_access_lp_disable+0x4c>
 8018006:	3b0f      	subs	r3, #15
	switch(reg){
 8018008:	2b01      	cmp	r3, #1
 801800a:	d806      	bhi.n	801801a <check_reg_access_lp_disable+0x4c>
			return inv_icm20948_ctrl_get_batch_mode_status(s);
 801800c:	6878      	ldr	r0, [r7, #4]
 801800e:	f7f7 ffe6 	bl	800ffde <inv_icm20948_ctrl_get_batch_mode_status>
 8018012:	4603      	mov	r3, r0
 8018014:	e003      	b.n	801801e <check_reg_access_lp_disable+0x50>
			return 0;
 8018016:	2300      	movs	r3, #0
 8018018:	e001      	b.n	801801e <check_reg_access_lp_disable+0x50>
			break;
 801801a:	bf00      	nop
    }
    return 1;
 801801c:	2301      	movs	r3, #1
}
 801801e:	4618      	mov	r0, r3
 8018020:	3708      	adds	r7, #8
 8018022:	46bd      	mov	sp, r7
 8018024:	bd80      	pop	{r7, pc}

08018026 <inv_set_bank>:
*  @param[in]  register bank number
*  @return     0 if successful.
*/

static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
{
 8018026:	b580      	push	{r7, lr}
 8018028:	b084      	sub	sp, #16
 801802a:	af00      	add	r7, sp, #0
 801802c:	6078      	str	r0, [r7, #4]
 801802e:	460b      	mov	r3, r1
 8018030:	70fb      	strb	r3, [r7, #3]
//    {
//        return 0;
//    }
//    else
//    {
        s->lastBank = bank;
 8018032:	687b      	ldr	r3, [r7, #4]
 8018034:	78fa      	ldrb	r2, [r7, #3]
 8018036:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db
//    }

    result = inv_icm20948_read_reg(s, REG_BANK_SEL, &s->reg, 1);
 801803a:	687b      	ldr	r3, [r7, #4]
 801803c:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 8018040:	2301      	movs	r3, #1
 8018042:	217f      	movs	r1, #127	@ 0x7f
 8018044:	6878      	ldr	r0, [r7, #4]
 8018046:	f7ff ff7b 	bl	8017f40 <inv_icm20948_read_reg>
 801804a:	60f8      	str	r0, [r7, #12]

    if (result)
 801804c:	68fb      	ldr	r3, [r7, #12]
 801804e:	2b00      	cmp	r3, #0
 8018050:	d001      	beq.n	8018056 <inv_set_bank+0x30>
		return result;
 8018052:	68fb      	ldr	r3, [r7, #12]
 8018054:	e01f      	b.n	8018096 <inv_set_bank+0x70>
    
	s->reg &= 0xce;
 8018056:	687b      	ldr	r3, [r7, #4]
 8018058:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 801805c:	f023 0331 	bic.w	r3, r3, #49	@ 0x31
 8018060:	b2da      	uxtb	r2, r3
 8018062:	687b      	ldr	r3, [r7, #4]
 8018064:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
	s->reg |= (bank << 4);
 8018068:	687b      	ldr	r3, [r7, #4]
 801806a:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 801806e:	b25a      	sxtb	r2, r3
 8018070:	78fb      	ldrb	r3, [r7, #3]
 8018072:	011b      	lsls	r3, r3, #4
 8018074:	b25b      	sxtb	r3, r3
 8018076:	4313      	orrs	r3, r2
 8018078:	b25b      	sxtb	r3, r3
 801807a:	b2da      	uxtb	r2, r3
 801807c:	687b      	ldr	r3, [r7, #4]
 801807e:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
    result = inv_icm20948_write_reg(s, REG_BANK_SEL, &s->reg, 1);
 8018082:	687b      	ldr	r3, [r7, #4]
 8018084:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 8018088:	2301      	movs	r3, #1
 801808a:	217f      	movs	r1, #127	@ 0x7f
 801808c:	6878      	ldr	r0, [r7, #4]
 801808e:	f7ff ff6a 	bl	8017f66 <inv_icm20948_write_reg>
 8018092:	60f8      	str	r0, [r7, #12]

	return result;
 8018094:	68fb      	ldr	r3, [r7, #12]
}
 8018096:	4618      	mov	r0, r3
 8018098:	3710      	adds	r7, #16
 801809a:	46bd      	mov	sp, r7
 801809c:	bd80      	pop	{r7, pc}

0801809e <inv_icm20948_write_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, const unsigned char *data)
{
 801809e:	b580      	push	{r7, lr}
 80180a0:	b088      	sub	sp, #32
 80180a2:	af00      	add	r7, sp, #0
 80180a4:	60f8      	str	r0, [r7, #12]
 80180a6:	607a      	str	r2, [r7, #4]
 80180a8:	603b      	str	r3, [r7, #0]
 80180aa:	460b      	mov	r3, r1
 80180ac:	817b      	strh	r3, [r7, #10]
    int result = 0;
 80180ae:	2300      	movs	r3, #0
 80180b0:	61fb      	str	r3, [r7, #28]
	unsigned int bytesWrite = 0;
 80180b2:	2300      	movs	r3, #0
 80180b4:	61bb      	str	r3, [r7, #24]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 80180b6:	897b      	ldrh	r3, [r7, #10]
 80180b8:	b2db      	uxtb	r3, r3
 80180ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80180be:	75fb      	strb	r3, [r7, #23]

    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 80180c0:	68f8      	ldr	r0, [r7, #12]
 80180c2:	f7f8 fac7 	bl	8010654 <inv_icm20948_get_chip_power_state>
 80180c6:	4603      	mov	r3, r0
 80180c8:	75bb      	strb	r3, [r7, #22]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 80180ca:	7dbb      	ldrb	r3, [r7, #22]
 80180cc:	f003 0301 	and.w	r3, r3, #1
 80180d0:	2b00      	cmp	r3, #0
 80180d2:	d105      	bne.n	80180e0 <inv_icm20948_write_mems_reg+0x42>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 80180d4:	2201      	movs	r2, #1
 80180d6:	2101      	movs	r1, #1
 80180d8:	68f8      	ldr	r0, [r7, #12]
 80180da:	f7f8 fa11 	bl	8010500 <inv_icm20948_set_chip_power_state>
 80180de:	61f8      	str	r0, [r7, #28]

    if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be disabled   
 80180e0:	897b      	ldrh	r3, [r7, #10]
 80180e2:	4619      	mov	r1, r3
 80180e4:	68f8      	ldr	r0, [r7, #12]
 80180e6:	f7ff ff72 	bl	8017fce <check_reg_access_lp_disable>
 80180ea:	4603      	mov	r3, r0
 80180ec:	2b00      	cmp	r3, #0
 80180ee:	d008      	beq.n	8018102 <inv_icm20948_write_mems_reg+0x64>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 80180f0:	2200      	movs	r2, #0
 80180f2:	2102      	movs	r1, #2
 80180f4:	68f8      	ldr	r0, [r7, #12]
 80180f6:	f7f8 fa03 	bl	8010500 <inv_icm20948_set_chip_power_state>
 80180fa:	4602      	mov	r2, r0
 80180fc:	69fb      	ldr	r3, [r7, #28]
 80180fe:	4313      	orrs	r3, r2
 8018100:	61fb      	str	r3, [r7, #28]

    result |= inv_set_bank(s, reg >> 7);
 8018102:	897b      	ldrh	r3, [r7, #10]
 8018104:	09db      	lsrs	r3, r3, #7
 8018106:	b29b      	uxth	r3, r3
 8018108:	b2db      	uxtb	r3, r3
 801810a:	4619      	mov	r1, r3
 801810c:	68f8      	ldr	r0, [r7, #12]
 801810e:	f7ff ff8a 	bl	8018026 <inv_set_bank>
 8018112:	4602      	mov	r2, r0
 8018114:	69fb      	ldr	r3, [r7, #28]
 8018116:	4313      	orrs	r3, r2
 8018118:	61fb      	str	r3, [r7, #28]
    
	while (bytesWrite<length) 
 801811a:	e01f      	b.n	801815c <inv_icm20948_write_mems_reg+0xbe>
	{
		int thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWrite);
 801811c:	687a      	ldr	r2, [r7, #4]
 801811e:	69bb      	ldr	r3, [r7, #24]
 8018120:	1ad3      	subs	r3, r2, r3
 8018122:	2b10      	cmp	r3, #16
 8018124:	bf28      	it	cs
 8018126:	2310      	movcs	r3, #16
 8018128:	613b      	str	r3, [r7, #16]
        
        result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 801812a:	69bb      	ldr	r3, [r7, #24]
 801812c:	b2da      	uxtb	r2, r3
 801812e:	7dfb      	ldrb	r3, [r7, #23]
 8018130:	4413      	add	r3, r2
 8018132:	b2d9      	uxtb	r1, r3
 8018134:	683a      	ldr	r2, [r7, #0]
 8018136:	69bb      	ldr	r3, [r7, #24]
 8018138:	441a      	add	r2, r3
 801813a:	693b      	ldr	r3, [r7, #16]
 801813c:	68f8      	ldr	r0, [r7, #12]
 801813e:	f7ff ff12 	bl	8017f66 <inv_icm20948_write_reg>
 8018142:	4602      	mov	r2, r0
 8018144:	69fb      	ldr	r3, [r7, #28]
 8018146:	4313      	orrs	r3, r2
 8018148:	61fb      	str	r3, [r7, #28]

		if (result)
 801814a:	69fb      	ldr	r3, [r7, #28]
 801814c:	2b00      	cmp	r3, #0
 801814e:	d001      	beq.n	8018154 <inv_icm20948_write_mems_reg+0xb6>
			return result;
 8018150:	69fb      	ldr	r3, [r7, #28]
 8018152:	e019      	b.n	8018188 <inv_icm20948_write_mems_reg+0xea>
        
		bytesWrite += thisLen;
 8018154:	693b      	ldr	r3, [r7, #16]
 8018156:	69ba      	ldr	r2, [r7, #24]
 8018158:	4413      	add	r3, r2
 801815a:	61bb      	str	r3, [r7, #24]
	while (bytesWrite<length) 
 801815c:	69ba      	ldr	r2, [r7, #24]
 801815e:	687b      	ldr	r3, [r7, #4]
 8018160:	429a      	cmp	r2, r3
 8018162:	d3db      	bcc.n	801811c <inv_icm20948_write_mems_reg+0x7e>
	}

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at beginning of this function.
 8018164:	897b      	ldrh	r3, [r7, #10]
 8018166:	4619      	mov	r1, r3
 8018168:	68f8      	ldr	r0, [r7, #12]
 801816a:	f7ff ff30 	bl	8017fce <check_reg_access_lp_disable>
 801816e:	4603      	mov	r3, r0
 8018170:	2b00      	cmp	r3, #0
 8018172:	d008      	beq.n	8018186 <inv_icm20948_write_mems_reg+0xe8>
    {
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8018174:	2201      	movs	r2, #1
 8018176:	2102      	movs	r1, #2
 8018178:	68f8      	ldr	r0, [r7, #12]
 801817a:	f7f8 f9c1 	bl	8010500 <inv_icm20948_set_chip_power_state>
 801817e:	4602      	mov	r2, r0
 8018180:	69fb      	ldr	r3, [r7, #28]
 8018182:	4313      	orrs	r3, r2
 8018184:	61fb      	str	r3, [r7, #28]

    }

	return result;
 8018186:	69fb      	ldr	r3, [r7, #28]
}
 8018188:	4618      	mov	r0, r3
 801818a:	3720      	adds	r7, #32
 801818c:	46bd      	mov	sp, r7
 801818e:	bd80      	pop	{r7, pc}

08018190 <inv_icm20948_write_single_mems_reg>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg(struct inv_icm20948 * s, uint16_t reg, const unsigned char data)
{
 8018190:	b580      	push	{r7, lr}
 8018192:	b084      	sub	sp, #16
 8018194:	af00      	add	r7, sp, #0
 8018196:	6078      	str	r0, [r7, #4]
 8018198:	460b      	mov	r3, r1
 801819a:	807b      	strh	r3, [r7, #2]
 801819c:	4613      	mov	r3, r2
 801819e:	707b      	strb	r3, [r7, #1]
    int result = 0;
 80181a0:	2300      	movs	r3, #0
 80181a2:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 80181a4:	887b      	ldrh	r3, [r7, #2]
 80181a6:	b2db      	uxtb	r3, r3
 80181a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80181ac:	72fb      	strb	r3, [r7, #11]


    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 80181ae:	6878      	ldr	r0, [r7, #4]
 80181b0:	f7f8 fa50 	bl	8010654 <inv_icm20948_get_chip_power_state>
 80181b4:	4603      	mov	r3, r0
 80181b6:	72bb      	strb	r3, [r7, #10]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 80181b8:	7abb      	ldrb	r3, [r7, #10]
 80181ba:	f003 0301 	and.w	r3, r3, #1
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d105      	bne.n	80181ce <inv_icm20948_write_single_mems_reg+0x3e>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 80181c2:	2201      	movs	r2, #1
 80181c4:	2101      	movs	r1, #1
 80181c6:	6878      	ldr	r0, [r7, #4]
 80181c8:	f7f8 f99a 	bl	8010500 <inv_icm20948_set_chip_power_state>
 80181cc:	60f8      	str	r0, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 80181ce:	887b      	ldrh	r3, [r7, #2]
 80181d0:	4619      	mov	r1, r3
 80181d2:	6878      	ldr	r0, [r7, #4]
 80181d4:	f7ff fefb 	bl	8017fce <check_reg_access_lp_disable>
 80181d8:	4603      	mov	r3, r0
 80181da:	2b00      	cmp	r3, #0
 80181dc:	d008      	beq.n	80181f0 <inv_icm20948_write_single_mems_reg+0x60>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 80181de:	2200      	movs	r2, #0
 80181e0:	2102      	movs	r1, #2
 80181e2:	6878      	ldr	r0, [r7, #4]
 80181e4:	f7f8 f98c 	bl	8010500 <inv_icm20948_set_chip_power_state>
 80181e8:	4602      	mov	r2, r0
 80181ea:	68fb      	ldr	r3, [r7, #12]
 80181ec:	4313      	orrs	r3, r2
 80181ee:	60fb      	str	r3, [r7, #12]

    result |= inv_set_bank(s, reg >> 7);
 80181f0:	887b      	ldrh	r3, [r7, #2]
 80181f2:	09db      	lsrs	r3, r3, #7
 80181f4:	b29b      	uxth	r3, r3
 80181f6:	b2db      	uxtb	r3, r3
 80181f8:	4619      	mov	r1, r3
 80181fa:	6878      	ldr	r0, [r7, #4]
 80181fc:	f7ff ff13 	bl	8018026 <inv_set_bank>
 8018200:	4602      	mov	r2, r0
 8018202:	68fb      	ldr	r3, [r7, #12]
 8018204:	4313      	orrs	r3, r2
 8018206:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 8018208:	1c7a      	adds	r2, r7, #1
 801820a:	7af9      	ldrb	r1, [r7, #11]
 801820c:	2301      	movs	r3, #1
 801820e:	6878      	ldr	r0, [r7, #4]
 8018210:	f7ff fea9 	bl	8017f66 <inv_icm20948_write_reg>
 8018214:	4602      	mov	r2, r0
 8018216:	68fb      	ldr	r3, [r7, #12]
 8018218:	4313      	orrs	r3, r2
 801821a:	60fb      	str	r3, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 801821c:	887b      	ldrh	r3, [r7, #2]
 801821e:	4619      	mov	r1, r3
 8018220:	6878      	ldr	r0, [r7, #4]
 8018222:	f7ff fed4 	bl	8017fce <check_reg_access_lp_disable>
 8018226:	4603      	mov	r3, r0
 8018228:	2b00      	cmp	r3, #0
 801822a:	d008      	beq.n	801823e <inv_icm20948_write_single_mems_reg+0xae>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 801822c:	2201      	movs	r2, #1
 801822e:	2102      	movs	r1, #2
 8018230:	6878      	ldr	r0, [r7, #4]
 8018232:	f7f8 f965 	bl	8010500 <inv_icm20948_set_chip_power_state>
 8018236:	4602      	mov	r2, r0
 8018238:	68fb      	ldr	r3, [r7, #12]
 801823a:	4313      	orrs	r3, r2
 801823c:	60fb      	str	r3, [r7, #12]

    return result;
 801823e:	68fb      	ldr	r3, [r7, #12]
}
 8018240:	4618      	mov	r0, r3
 8018242:	3710      	adds	r7, #16
 8018244:	46bd      	mov	sp, r7
 8018246:	bd80      	pop	{r7, pc}

08018248 <inv_icm20948_read_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_read_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, unsigned char *data)
{
 8018248:	b580      	push	{r7, lr}
 801824a:	b08c      	sub	sp, #48	@ 0x30
 801824c:	af00      	add	r7, sp, #0
 801824e:	60f8      	str	r0, [r7, #12]
 8018250:	607a      	str	r2, [r7, #4]
 8018252:	603b      	str	r3, [r7, #0]
 8018254:	460b      	mov	r3, r1
 8018256:	817b      	strh	r3, [r7, #10]
	int result = 0;
 8018258:	2300      	movs	r3, #0
 801825a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	unsigned int bytesRead = 0;
 801825c:	2300      	movs	r3, #0
 801825e:	62bb      	str	r3, [r7, #40]	@ 0x28
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 8018260:	897b      	ldrh	r3, [r7, #10]
 8018262:	b2db      	uxtb	r3, r3
 8018264:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018268:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	unsigned char i, dat[INV_MAX_SERIAL_READ];
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 801826c:	68f8      	ldr	r0, [r7, #12]
 801826e:	f7f8 f9f1 	bl	8010654 <inv_icm20948_get_chip_power_state>
 8018272:	4603      	mov	r3, r0
 8018274:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	if((power_state & CHIP_AWAKE) == 0)
 8018278:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801827c:	f003 0301 	and.w	r3, r3, #1
 8018280:	2b00      	cmp	r3, #0
 8018282:	d105      	bne.n	8018290 <inv_icm20948_read_mems_reg+0x48>
	{// Wake up chip since it is asleep
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8018284:	2201      	movs	r2, #1
 8018286:	2101      	movs	r1, #1
 8018288:	68f8      	ldr	r0, [r7, #12]
 801828a:	f7f8 f939 	bl	8010500 <inv_icm20948_set_chip_power_state>
 801828e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	}

	if(check_reg_access_lp_disable(s, reg))
 8018290:	897b      	ldrh	r3, [r7, #10]
 8018292:	4619      	mov	r1, r3
 8018294:	68f8      	ldr	r0, [r7, #12]
 8018296:	f7ff fe9a 	bl	8017fce <check_reg_access_lp_disable>
 801829a:	4603      	mov	r3, r0
 801829c:	2b00      	cmp	r3, #0
 801829e:	d008      	beq.n	80182b2 <inv_icm20948_read_mems_reg+0x6a>
	{// Check if register needs LP_EN to be disabled
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 80182a0:	2200      	movs	r2, #0
 80182a2:	2102      	movs	r1, #2
 80182a4:	68f8      	ldr	r0, [r7, #12]
 80182a6:	f7f8 f92b 	bl	8010500 <inv_icm20948_set_chip_power_state>
 80182aa:	4602      	mov	r2, r0
 80182ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182ae:	4313      	orrs	r3, r2
 80182b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	result |= inv_set_bank(s, reg >> 7);
 80182b2:	897b      	ldrh	r3, [r7, #10]
 80182b4:	09db      	lsrs	r3, r3, #7
 80182b6:	b29b      	uxth	r3, r3
 80182b8:	b2db      	uxtb	r3, r3
 80182ba:	4619      	mov	r1, r3
 80182bc:	68f8      	ldr	r0, [r7, #12]
 80182be:	f7ff feb2 	bl	8018026 <inv_set_bank>
 80182c2:	4602      	mov	r2, r0
 80182c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182c6:	4313      	orrs	r3, r2
 80182c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	while (bytesRead<length) 
 80182ca:	e038      	b.n	801833e <inv_icm20948_read_mems_reg+0xf6>
	{
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 80182cc:	687a      	ldr	r2, [r7, #4]
 80182ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80182d0:	1ad3      	subs	r3, r2, r3
 80182d2:	2b10      	cmp	r3, #16
 80182d4:	bf28      	it	cs
 80182d6:	2310      	movcs	r3, #16
 80182d8:	623b      	str	r3, [r7, #32]
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 80182da:	68fb      	ldr	r3, [r7, #12]
 80182dc:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80182e0:	2b02      	cmp	r3, #2
 80182e2:	d112      	bne.n	801830a <inv_icm20948_read_mems_reg+0xc2>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 80182e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80182e6:	b2da      	uxtb	r2, r3
 80182e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80182ec:	4413      	add	r3, r2
 80182ee:	b2d9      	uxtb	r1, r3
 80182f0:	f107 0210 	add.w	r2, r7, #16
 80182f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80182f6:	441a      	add	r2, r3
 80182f8:	6a3b      	ldr	r3, [r7, #32]
 80182fa:	68f8      	ldr	r0, [r7, #12]
 80182fc:	f7ff fe20 	bl	8017f40 <inv_icm20948_read_reg>
 8018300:	4602      	mov	r2, r0
 8018302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018304:	4313      	orrs	r3, r2
 8018306:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018308:	e010      	b.n	801832c <inv_icm20948_read_mems_reg+0xe4>
		} else {
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 801830a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801830c:	b2da      	uxtb	r2, r3
 801830e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018312:	4413      	add	r3, r2
 8018314:	b2d9      	uxtb	r1, r3
 8018316:	683a      	ldr	r2, [r7, #0]
 8018318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801831a:	441a      	add	r2, r3
 801831c:	6a3b      	ldr	r3, [r7, #32]
 801831e:	68f8      	ldr	r0, [r7, #12]
 8018320:	f7ff fe0e 	bl	8017f40 <inv_icm20948_read_reg>
 8018324:	4602      	mov	r2, r0
 8018326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018328:	4313      	orrs	r3, r2
 801832a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}

		if (result)
 801832c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801832e:	2b00      	cmp	r3, #0
 8018330:	d001      	beq.n	8018336 <inv_icm20948_read_mems_reg+0xee>
			return result;
 8018332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018334:	e032      	b.n	801839c <inv_icm20948_read_mems_reg+0x154>

		bytesRead += thisLen;
 8018336:	6a3b      	ldr	r3, [r7, #32]
 8018338:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801833a:	4413      	add	r3, r2
 801833c:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (bytesRead<length) 
 801833e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018340:	687b      	ldr	r3, [r7, #4]
 8018342:	429a      	cmp	r2, r3
 8018344:	d3c2      	bcc.n	80182cc <inv_icm20948_read_mems_reg+0x84>
	}

//	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)
//	{
		for (i=0; i< length; i++)
 8018346:	2300      	movs	r3, #0
 8018348:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801834c:	e00f      	b.n	801836e <inv_icm20948_read_mems_reg+0x126>
		{
			*data= dat[i];
 801834e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018352:	3330      	adds	r3, #48	@ 0x30
 8018354:	443b      	add	r3, r7
 8018356:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 801835a:	683b      	ldr	r3, [r7, #0]
 801835c:	701a      	strb	r2, [r3, #0]
			 data++;
 801835e:	683b      	ldr	r3, [r7, #0]
 8018360:	3301      	adds	r3, #1
 8018362:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++)
 8018364:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018368:	3301      	adds	r3, #1
 801836a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801836e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018372:	687a      	ldr	r2, [r7, #4]
 8018374:	429a      	cmp	r2, r3
 8018376:	d8ea      	bhi.n	801834e <inv_icm20948_read_mems_reg+0x106>
		}
//	}

	if(check_reg_access_lp_disable(s, reg))
 8018378:	897b      	ldrh	r3, [r7, #10]
 801837a:	4619      	mov	r1, r3
 801837c:	68f8      	ldr	r0, [r7, #12]
 801837e:	f7ff fe26 	bl	8017fce <check_reg_access_lp_disable>
 8018382:	4603      	mov	r3, r0
 8018384:	2b00      	cmp	r3, #0
 8018386:	d008      	beq.n	801839a <inv_icm20948_read_mems_reg+0x152>
	{// Check if register needs LP_EN to be enabled
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN
 8018388:	2201      	movs	r2, #1
 801838a:	2102      	movs	r1, #2
 801838c:	68f8      	ldr	r0, [r7, #12]
 801838e:	f7f8 f8b7 	bl	8010500 <inv_icm20948_set_chip_power_state>
 8018392:	4602      	mov	r2, r0
 8018394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018396:	4313      	orrs	r3, r2
 8018398:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	return result;
 801839a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 801839c:	4618      	mov	r0, r3
 801839e:	3730      	adds	r7, #48	@ 0x30
 80183a0:	46bd      	mov	sp, r7
 80183a2:	bd80      	pop	{r7, pc}

080183a4 <inv_icm20948_read_mems>:
*  @param[in]  number of byte to be read
*  @param[in]  input data from the register
*  @return     0 if successful.
*/
int inv_icm20948_read_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, unsigned char *data)
{
 80183a4:	b580      	push	{r7, lr}
 80183a6:	b08e      	sub	sp, #56	@ 0x38
 80183a8:	af00      	add	r7, sp, #0
 80183aa:	60f8      	str	r0, [r7, #12]
 80183ac:	607a      	str	r2, [r7, #4]
 80183ae:	603b      	str	r3, [r7, #0]
 80183b0:	460b      	mov	r3, r1
 80183b2:	817b      	strh	r3, [r7, #10]
	int result=0;
 80183b4:	2300      	movs	r3, #0
 80183b6:	637b      	str	r3, [r7, #52]	@ 0x34
	unsigned int bytesWritten = 0;
 80183b8:	2300      	movs	r3, #0
 80183ba:	633b      	str	r3, [r7, #48]	@ 0x30
	unsigned int thisLen;
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 80183bc:	2300      	movs	r3, #0
 80183be:	61bb      	str	r3, [r7, #24]
 80183c0:	f107 031c 	add.w	r3, r7, #28
 80183c4:	2200      	movs	r2, #0
 80183c6:	601a      	str	r2, [r3, #0]
 80183c8:	605a      	str	r2, [r3, #4]
 80183ca:	609a      	str	r2, [r3, #8]
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 80183cc:	68f8      	ldr	r0, [r7, #12]
 80183ce:	f7f8 f941 	bl	8010654 <inv_icm20948_get_chip_power_state>
 80183d2:	4603      	mov	r3, r0
 80183d4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	if(!data)
 80183d8:	683b      	ldr	r3, [r7, #0]
 80183da:	2b00      	cmp	r3, #0
 80183dc:	d102      	bne.n	80183e4 <inv_icm20948_read_mems+0x40>
		return -1;
 80183de:	f04f 33ff 	mov.w	r3, #4294967295
 80183e2:	e0ad      	b.n	8018540 <inv_icm20948_read_mems+0x19c>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 80183e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80183e8:	f003 0301 	and.w	r3, r3, #1
 80183ec:	2b00      	cmp	r3, #0
 80183ee:	d105      	bne.n	80183fc <inv_icm20948_read_mems+0x58>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 80183f0:	2201      	movs	r2, #1
 80183f2:	2101      	movs	r1, #1
 80183f4:	68f8      	ldr	r0, [r7, #12]
 80183f6:	f7f8 f883 	bl	8010500 <inv_icm20948_set_chip_power_state>
 80183fa:	6378      	str	r0, [r7, #52]	@ 0x34

	if(check_reg_access_lp_disable(s, reg))
 80183fc:	897b      	ldrh	r3, [r7, #10]
 80183fe:	4619      	mov	r1, r3
 8018400:	68f8      	ldr	r0, [r7, #12]
 8018402:	f7ff fde4 	bl	8017fce <check_reg_access_lp_disable>
 8018406:	4603      	mov	r3, r0
 8018408:	2b00      	cmp	r3, #0
 801840a:	d008      	beq.n	801841e <inv_icm20948_read_mems+0x7a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 801840c:	2200      	movs	r2, #0
 801840e:	2102      	movs	r1, #2
 8018410:	68f8      	ldr	r0, [r7, #12]
 8018412:	f7f8 f875 	bl	8010500 <inv_icm20948_set_chip_power_state>
 8018416:	4602      	mov	r2, r0
 8018418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801841a:	4313      	orrs	r3, r2
 801841c:	637b      	str	r3, [r7, #52]	@ 0x34

	result |= inv_set_bank(s, 0);
 801841e:	2100      	movs	r1, #0
 8018420:	68f8      	ldr	r0, [r7, #12]
 8018422:	f7ff fe00 	bl	8018026 <inv_set_bank>
 8018426:	4602      	mov	r2, r0
 8018428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801842a:	4313      	orrs	r3, r2
 801842c:	637b      	str	r3, [r7, #52]	@ 0x34

	lBankSelected = (reg >> 8);  // example: 0x6E4 >> 8 = 0x06
 801842e:	897b      	ldrh	r3, [r7, #10]
 8018430:	0a1b      	lsrs	r3, r3, #8
 8018432:	b29b      	uxth	r3, r3
 8018434:	b2db      	uxtb	r3, r3
 8018436:	75fb      	strb	r3, [r7, #23]
    // select the correct memory bank each time! otherwise a correct loading will not be done at higher voltage levels (>3.3V)!
	if (lBankSelected != s->lLastBankSelected)
 8018438:	68fb      	ldr	r3, [r7, #12]
 801843a:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 801843e:	7dfb      	ldrb	r3, [r7, #23]
 8018440:	429a      	cmp	r2, r3
 8018442:	d049      	beq.n	80184d8 <inv_icm20948_read_mems+0x134>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 8018444:	f107 0217 	add.w	r2, r7, #23
 8018448:	2301      	movs	r3, #1
 801844a:	217e      	movs	r1, #126	@ 0x7e
 801844c:	68f8      	ldr	r0, [r7, #12]
 801844e:	f7ff fd8a 	bl	8017f66 <inv_icm20948_write_reg>
 8018452:	4602      	mov	r2, r0
 8018454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018456:	4313      	orrs	r3, r2
 8018458:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 801845a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801845c:	2b00      	cmp	r3, #0
 801845e:	d001      	beq.n	8018464 <inv_icm20948_read_mems+0xc0>
			return result;
 8018460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018462:	e06d      	b.n	8018540 <inv_icm20948_read_mems+0x19c>
		s->lLastBankSelected = lBankSelected;
 8018464:	7dfa      	ldrb	r2, [r7, #23]
 8018466:	68fb      	ldr	r3, [r7, #12]
 8018468:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}

	while (bytesWritten < length) 
 801846c:	e034      	b.n	80184d8 <inv_icm20948_read_mems+0x134>
	{
		lStartAddrSelected = (reg & 0xff);
 801846e:	897b      	ldrh	r3, [r7, #10]
 8018470:	b2db      	uxtb	r3, r3
 8018472:	75bb      	strb	r3, [r7, #22]
		/* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
		   Contents are changed after read or write of the selected memory.
		   This register must be written prior to each access to initialise the register to the proper starting address.
		   The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 8018474:	f107 0216 	add.w	r2, r7, #22
 8018478:	2301      	movs	r3, #1
 801847a:	217c      	movs	r1, #124	@ 0x7c
 801847c:	68f8      	ldr	r0, [r7, #12]
 801847e:	f7ff fd72 	bl	8017f66 <inv_icm20948_write_reg>
 8018482:	4602      	mov	r2, r0
 8018484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018486:	4313      	orrs	r3, r2
 8018488:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 801848a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801848c:	2b00      	cmp	r3, #0
 801848e:	d001      	beq.n	8018494 <inv_icm20948_read_mems+0xf0>
			return result;
 8018490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018492:	e055      	b.n	8018540 <inv_icm20948_read_mems+0x19c>

		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 8018494:	687a      	ldr	r2, [r7, #4]
 8018496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018498:	1ad3      	subs	r3, r2, r3
 801849a:	2b10      	cmp	r3, #16
 801849c:	bf28      	it	cs
 801849e:	2310      	movcs	r3, #16
 80184a0:	62bb      	str	r3, [r7, #40]	@ 0x28

//		    waitToPrint();
//			npf_snprintf(uart_buf, 100, "Icm20948Transport.c Read mems. length: %d\r\n", thisLen);
//			huart2print(uart_buf, strlen(uart_buf));

			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &dat[bytesWritten], thisLen);
 80184a2:	f107 0218 	add.w	r2, r7, #24
 80184a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80184a8:	441a      	add	r2, r3
 80184aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80184ac:	217d      	movs	r1, #125	@ 0x7d
 80184ae:	68f8      	ldr	r0, [r7, #12]
 80184b0:	f7ff fd46 	bl	8017f40 <inv_icm20948_read_reg>
 80184b4:	4602      	mov	r2, r0
 80184b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184b8:	4313      	orrs	r3, r2
 80184ba:	637b      	str	r3, [r7, #52]	@ 0x34


//		waitToPrint();
//		npf_snprintf(uart_buf, 100, "result= %d.\r\n", result);
//		huart2print(uart_buf, strlen(uart_buf));
		if (result)
 80184bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184be:	2b00      	cmp	r3, #0
 80184c0:	d001      	beq.n	80184c6 <inv_icm20948_read_mems+0x122>
			return result;
 80184c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184c4:	e03c      	b.n	8018540 <inv_icm20948_read_mems+0x19c>
		
		bytesWritten += thisLen;
 80184c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80184c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80184ca:	4413      	add	r3, r2
 80184cc:	633b      	str	r3, [r7, #48]	@ 0x30
		reg += thisLen;
 80184ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80184d0:	b29a      	uxth	r2, r3
 80184d2:	897b      	ldrh	r3, [r7, #10]
 80184d4:	4413      	add	r3, r2
 80184d6:	817b      	strh	r3, [r7, #10]
	while (bytesWritten < length) 
 80184d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80184da:	687b      	ldr	r3, [r7, #4]
 80184dc:	429a      	cmp	r2, r3
 80184de:	d3c6      	bcc.n	801846e <inv_icm20948_read_mems+0xca>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 80184e0:	68fb      	ldr	r3, [r7, #12]
 80184e2:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80184e6:	2b02      	cmp	r3, #2
 80184e8:	d118      	bne.n	801851c <inv_icm20948_read_mems+0x178>
		for (i=0; i< length; i++) {
 80184ea:	2300      	movs	r3, #0
 80184ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80184f0:	e00f      	b.n	8018512 <inv_icm20948_read_mems+0x16e>
			*data= dat[i];
 80184f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80184f6:	3338      	adds	r3, #56	@ 0x38
 80184f8:	443b      	add	r3, r7
 80184fa:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 80184fe:	683b      	ldr	r3, [r7, #0]
 8018500:	701a      	strb	r2, [r3, #0]
			 data++;
 8018502:	683b      	ldr	r3, [r7, #0]
 8018504:	3301      	adds	r3, #1
 8018506:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 8018508:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801850c:	3301      	adds	r3, #1
 801850e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8018512:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8018516:	687a      	ldr	r2, [r7, #4]
 8018518:	429a      	cmp	r2, r3
 801851a:	d8ea      	bhi.n	80184f2 <inv_icm20948_read_mems+0x14e>
		}
	}

	//Enable LP_EN if we disabled it at begining of this function.
	if(check_reg_access_lp_disable(s, reg))
 801851c:	897b      	ldrh	r3, [r7, #10]
 801851e:	4619      	mov	r1, r3
 8018520:	68f8      	ldr	r0, [r7, #12]
 8018522:	f7ff fd54 	bl	8017fce <check_reg_access_lp_disable>
 8018526:	4603      	mov	r3, r0
 8018528:	2b00      	cmp	r3, #0
 801852a:	d008      	beq.n	801853e <inv_icm20948_read_mems+0x19a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 801852c:	2201      	movs	r2, #1
 801852e:	2102      	movs	r1, #2
 8018530:	68f8      	ldr	r0, [r7, #12]
 8018532:	f7f7 ffe5 	bl	8010500 <inv_icm20948_set_chip_power_state>
 8018536:	4602      	mov	r2, r0
 8018538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801853a:	4313      	orrs	r3, r2
 801853c:	637b      	str	r3, [r7, #52]	@ 0x34

//	waitToPrint();
//	npf_snprintf(uart_buf, 100, "result= %d.\r\n", result);
//	huart2print(uart_buf, strlen(uart_buf));
	return result;
 801853e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8018540:	4618      	mov	r0, r3
 8018542:	3738      	adds	r7, #56	@ 0x38
 8018544:	46bd      	mov	sp, r7
 8018546:	bd80      	pop	{r7, pc}

08018548 <inv_icm20948_write_mems>:
*  @param[in]   number of byte to be written
*  @param[out]  output data from the register
*  @return     0 if successful.
*/
int inv_icm20948_write_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, const unsigned char *data)
{
 8018548:	b580      	push	{r7, lr}
 801854a:	b08a      	sub	sp, #40	@ 0x28
 801854c:	af00      	add	r7, sp, #0
 801854e:	60f8      	str	r0, [r7, #12]
 8018550:	607a      	str	r2, [r7, #4]
 8018552:	603b      	str	r3, [r7, #0]
 8018554:	460b      	mov	r3, r1
 8018556:	817b      	strh	r3, [r7, #10]
//	waitToPrint();
//	npf_snprintf(uart_buf, 100, "Write mems started.\r\n");
//	huart2print(uart_buf, strlen(uart_buf));

    int result=0;
 8018558:	2300      	movs	r3, #0
 801855a:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int bytesWritten = 0;
 801855c:	2300      	movs	r3, #0
 801855e:	623b      	str	r3, [r7, #32]
    unsigned int thisLen;
    unsigned char lBankSelected;
    unsigned char lStartAddrSelected;

    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8018560:	68f8      	ldr	r0, [r7, #12]
 8018562:	f7f8 f877 	bl	8010654 <inv_icm20948_get_chip_power_state>
 8018566:	4603      	mov	r3, r0
 8018568:	77fb      	strb	r3, [r7, #31]

    if(!data)
 801856a:	683b      	ldr	r3, [r7, #0]
 801856c:	2b00      	cmp	r3, #0
 801856e:	d102      	bne.n	8018576 <inv_icm20948_write_mems+0x2e>
        return -1;
 8018570:	f04f 33ff 	mov.w	r3, #4294967295
 8018574:	e07c      	b.n	8018670 <inv_icm20948_write_mems+0x128>
    
    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8018576:	7ffb      	ldrb	r3, [r7, #31]
 8018578:	f003 0301 	and.w	r3, r3, #1
 801857c:	2b00      	cmp	r3, #0
 801857e:	d105      	bne.n	801858c <inv_icm20948_write_mems+0x44>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8018580:	2201      	movs	r2, #1
 8018582:	2101      	movs	r1, #1
 8018584:	68f8      	ldr	r0, [r7, #12]
 8018586:	f7f7 ffbb 	bl	8010500 <inv_icm20948_set_chip_power_state>
 801858a:	6278      	str	r0, [r7, #36]	@ 0x24

    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 801858c:	2200      	movs	r2, #0
 801858e:	2102      	movs	r1, #2
 8018590:	68f8      	ldr	r0, [r7, #12]
 8018592:	f7f7 ffb5 	bl	8010500 <inv_icm20948_set_chip_power_state>
 8018596:	4602      	mov	r2, r0
 8018598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801859a:	4313      	orrs	r3, r2
 801859c:	627b      	str	r3, [r7, #36]	@ 0x24
            
	result |= inv_set_bank(s, 0);
 801859e:	2100      	movs	r1, #0
 80185a0:	68f8      	ldr	r0, [r7, #12]
 80185a2:	f7ff fd40 	bl	8018026 <inv_set_bank>
 80185a6:	4602      	mov	r2, r0
 80185a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185aa:	4313      	orrs	r3, r2
 80185ac:	627b      	str	r3, [r7, #36]	@ 0x24
    
    lBankSelected = (reg >> 8);
 80185ae:	897b      	ldrh	r3, [r7, #10]
 80185b0:	0a1b      	lsrs	r3, r3, #8
 80185b2:	b29b      	uxth	r3, r3
 80185b4:	b2db      	uxtb	r3, r3
 80185b6:	74fb      	strb	r3, [r7, #19]
    // select the correct memory bank each time! otherwise a correct loading will not be done at higher voltage levels (>3.3V)!
//  if (lBankSelected != s->lLastBankSelected)
//  {
	result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 80185b8:	f107 0213 	add.w	r2, r7, #19
 80185bc:	2301      	movs	r3, #1
 80185be:	217e      	movs	r1, #126	@ 0x7e
 80185c0:	68f8      	ldr	r0, [r7, #12]
 80185c2:	f7ff fcd0 	bl	8017f66 <inv_icm20948_write_reg>
 80185c6:	4602      	mov	r2, r0
 80185c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185ca:	4313      	orrs	r3, r2
 80185cc:	627b      	str	r3, [r7, #36]	@ 0x24
	if (result)
 80185ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d001      	beq.n	80185d8 <inv_icm20948_write_mems+0x90>
	{
	  return result;
 80185d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185d6:	e04b      	b.n	8018670 <inv_icm20948_write_mems+0x128>
	}
	s->lLastBankSelected = lBankSelected;
 80185d8:	7cfa      	ldrb	r2, [r7, #19]
 80185da:	68fb      	ldr	r3, [r7, #12]
 80185dc:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
//  }
  int first = 1;
 80185e0:	2301      	movs	r3, #1
 80185e2:	61bb      	str	r3, [r7, #24]

//    const unsigned char testvalue = 0x44;
//    const unsigned char *pointer;
//    pointer = &testvalue;

    while ((bytesWritten < length) && first)
 80185e4:	e033      	b.n	801864e <inv_icm20948_write_mems+0x106>
    {
        lStartAddrSelected = (reg & 0xff);
 80185e6:	897b      	ldrh	r3, [r7, #10]
 80185e8:	b2db      	uxtb	r3, r3
 80185ea:	74bb      	strb	r3, [r7, #18]
        /* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
           Contents are changed after read or write of the selected memory.
           This register must be written prior to each access to initialize the register to the proper starting address.
           The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
        result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 80185ec:	f107 0212 	add.w	r2, r7, #18
 80185f0:	2301      	movs	r3, #1
 80185f2:	217c      	movs	r1, #124	@ 0x7c
 80185f4:	68f8      	ldr	r0, [r7, #12]
 80185f6:	f7ff fcb6 	bl	8017f66 <inv_icm20948_write_reg>
 80185fa:	4602      	mov	r2, r0
 80185fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185fe:	4313      	orrs	r3, r2
 8018600:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 8018602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018604:	2b00      	cmp	r3, #0
 8018606:	d001      	beq.n	801860c <inv_icm20948_write_mems+0xc4>
            return result;
 8018608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801860a:	e031      	b.n	8018670 <inv_icm20948_write_mems+0x128>
        
        thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 801860c:	687a      	ldr	r2, [r7, #4]
 801860e:	6a3b      	ldr	r3, [r7, #32]
 8018610:	1ad3      	subs	r3, r2, r3
 8018612:	2b10      	cmp	r3, #16
 8018614:	bf28      	it	cs
 8018616:	2310      	movcs	r3, #16
 8018618:	617b      	str	r3, [r7, #20]
        
        /* Write data */ 
//        result |= inv_icm20948_write_reg(s, REG_MEM_R_W, data, thisLen);
        result |= inv_icm20948_write_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 801861a:	683a      	ldr	r2, [r7, #0]
 801861c:	6a3b      	ldr	r3, [r7, #32]
 801861e:	441a      	add	r2, r3
 8018620:	697b      	ldr	r3, [r7, #20]
 8018622:	217d      	movs	r1, #125	@ 0x7d
 8018624:	68f8      	ldr	r0, [r7, #12]
 8018626:	f7ff fc9e 	bl	8017f66 <inv_icm20948_write_reg>
 801862a:	4602      	mov	r2, r0
 801862c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801862e:	4313      	orrs	r3, r2
 8018630:	627b      	str	r3, [r7, #36]	@ 0x24
//        result |= inv_icm20948_write_reg(s, REG_MEM_R_W, pointer, 1);

        if (result)
 8018632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018634:	2b00      	cmp	r3, #0
 8018636:	d001      	beq.n	801863c <inv_icm20948_write_mems+0xf4>
            return result;
 8018638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801863a:	e019      	b.n	8018670 <inv_icm20948_write_mems+0x128>
        
        bytesWritten += thisLen;
 801863c:	6a3a      	ldr	r2, [r7, #32]
 801863e:	697b      	ldr	r3, [r7, #20]
 8018640:	4413      	add	r3, r2
 8018642:	623b      	str	r3, [r7, #32]
//    	waitToPrint();
//    	npf_snprintf(uart_buf, 100, "bytesWritten = %d.\r\n", bytesWritten);
//    	huart2print(uart_buf, strlen(uart_buf));
        reg += thisLen;
 8018644:	697b      	ldr	r3, [r7, #20]
 8018646:	b29a      	uxth	r2, r3
 8018648:	897b      	ldrh	r3, [r7, #10]
 801864a:	4413      	add	r3, r2
 801864c:	817b      	strh	r3, [r7, #10]
    while ((bytesWritten < length) && first)
 801864e:	6a3a      	ldr	r2, [r7, #32]
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	429a      	cmp	r2, r3
 8018654:	d202      	bcs.n	801865c <inv_icm20948_write_mems+0x114>
 8018656:	69bb      	ldr	r3, [r7, #24]
 8018658:	2b00      	cmp	r3, #0
 801865a:	d1c4      	bne.n	80185e6 <inv_icm20948_write_mems+0x9e>

//        first = 0;
    }

    //Enable LP_EN since we disabled it at begining of this function.
    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 801865c:	2201      	movs	r2, #1
 801865e:	2102      	movs	r1, #2
 8018660:	68f8      	ldr	r0, [r7, #12]
 8018662:	f7f7 ff4d 	bl	8010500 <inv_icm20948_set_chip_power_state>
 8018666:	4602      	mov	r2, r0
 8018668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801866a:	4313      	orrs	r3, r2
 801866c:	627b      	str	r3, [r7, #36]	@ 0x24

//	waitToPrint();
//	npf_snprintf(uart_buf, 100, "Write mems successful stopped.\r\n");
//	huart2print(uart_buf, strlen(uart_buf));

    return result;
 801866e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018670:	4618      	mov	r0, r3
 8018672:	3728      	adds	r7, #40	@ 0x28
 8018674:	46bd      	mov	sp, r7
 8018676:	bd80      	pop	{r7, pc}

08018678 <inv_icm20948_write_single_mems_reg_core>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg_core(struct inv_icm20948 * s, uint16_t reg, const uint8_t data)
{
 8018678:	b580      	push	{r7, lr}
 801867a:	b084      	sub	sp, #16
 801867c:	af00      	add	r7, sp, #0
 801867e:	6078      	str	r0, [r7, #4]
 8018680:	460b      	mov	r3, r1
 8018682:	807b      	strh	r3, [r7, #2]
 8018684:	4613      	mov	r3, r2
 8018686:	707b      	strb	r3, [r7, #1]
    int result = 0;
 8018688:	2300      	movs	r3, #0
 801868a:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 801868c:	887b      	ldrh	r3, [r7, #2]
 801868e:	b2db      	uxtb	r3, r3
 8018690:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018694:	72fb      	strb	r3, [r7, #11]

    result |= inv_set_bank(s, reg >> 7);
 8018696:	887b      	ldrh	r3, [r7, #2]
 8018698:	09db      	lsrs	r3, r3, #7
 801869a:	b29b      	uxth	r3, r3
 801869c:	b2db      	uxtb	r3, r3
 801869e:	4619      	mov	r1, r3
 80186a0:	6878      	ldr	r0, [r7, #4]
 80186a2:	f7ff fcc0 	bl	8018026 <inv_set_bank>
 80186a6:	4602      	mov	r2, r0
 80186a8:	68fb      	ldr	r3, [r7, #12]
 80186aa:	4313      	orrs	r3, r2
 80186ac:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 80186ae:	1c7a      	adds	r2, r7, #1
 80186b0:	7af9      	ldrb	r1, [r7, #11]
 80186b2:	2301      	movs	r3, #1
 80186b4:	6878      	ldr	r0, [r7, #4]
 80186b6:	f7ff fc56 	bl	8017f66 <inv_icm20948_write_reg>
 80186ba:	4602      	mov	r2, r0
 80186bc:	68fb      	ldr	r3, [r7, #12]
 80186be:	4313      	orrs	r3, r2
 80186c0:	60fb      	str	r3, [r7, #12]

    return result;
 80186c2:	68fb      	ldr	r3, [r7, #12]
}
 80186c4:	4618      	mov	r0, r3
 80186c6:	3710      	adds	r7, #16
 80186c8:	46bd      	mov	sp, r7
 80186ca:	bd80      	pop	{r7, pc}

080186cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80186cc:	b580      	push	{r7, lr}
 80186ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80186d0:	4b0d      	ldr	r3, [pc, #52]	@ (8018708 <HAL_Init+0x3c>)
 80186d2:	681b      	ldr	r3, [r3, #0]
 80186d4:	4a0c      	ldr	r2, [pc, #48]	@ (8018708 <HAL_Init+0x3c>)
 80186d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80186da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80186dc:	2003      	movs	r0, #3
 80186de:	f001 f966 	bl	80199ae <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency */
  SystemCoreClockUpdate();
 80186e2:	f7f3 fb25 	bl	800bd30 <SystemCoreClockUpdate>

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80186e6:	2004      	movs	r0, #4
 80186e8:	f001 f9ba 	bl	8019a60 <HAL_SYSTICK_CLKSourceConfig>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80186ec:	200f      	movs	r0, #15
 80186ee:	f000 f80d 	bl	801870c <HAL_InitTick>
 80186f2:	4603      	mov	r3, r0
 80186f4:	2b00      	cmp	r3, #0
 80186f6:	d001      	beq.n	80186fc <HAL_Init+0x30>
  {
    return HAL_ERROR;
 80186f8:	2301      	movs	r3, #1
 80186fa:	e002      	b.n	8018702 <HAL_Init+0x36>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80186fc:	f7f3 f994 	bl	800ba28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8018700:	2300      	movs	r3, #0
}
 8018702:	4618      	mov	r0, r3
 8018704:	bd80      	pop	{r7, pc}
 8018706:	bf00      	nop
 8018708:	40022000 	.word	0x40022000

0801870c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 801870c:	b580      	push	{r7, lr}
 801870e:	b084      	sub	sp, #16
 8018710:	af00      	add	r7, sp, #0
 8018712:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8018714:	2300      	movs	r3, #0
 8018716:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8018718:	4b36      	ldr	r3, [pc, #216]	@ (80187f4 <HAL_InitTick+0xe8>)
 801871a:	781b      	ldrb	r3, [r3, #0]
 801871c:	2b00      	cmp	r3, #0
 801871e:	d101      	bne.n	8018724 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8018720:	2301      	movs	r3, #1
 8018722:	e062      	b.n	80187ea <HAL_InitTick+0xde>
  }

  /* Check Clock source to calculate the tickNumber */
  if(READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8018724:	4b34      	ldr	r3, [pc, #208]	@ (80187f8 <HAL_InitTick+0xec>)
 8018726:	681b      	ldr	r3, [r3, #0]
 8018728:	f003 0304 	and.w	r3, r3, #4
 801872c:	2b04      	cmp	r3, #4
 801872e:	d10c      	bne.n	801874a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8018730:	4b32      	ldr	r3, [pc, #200]	@ (80187fc <HAL_InitTick+0xf0>)
 8018732:	681a      	ldr	r2, [r3, #0]
 8018734:	4b2f      	ldr	r3, [pc, #188]	@ (80187f4 <HAL_InitTick+0xe8>)
 8018736:	781b      	ldrb	r3, [r3, #0]
 8018738:	4619      	mov	r1, r3
 801873a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801873e:	fbb3 f3f1 	udiv	r3, r3, r1
 8018742:	fbb2 f3f3 	udiv	r3, r2, r3
 8018746:	60fb      	str	r3, [r7, #12]
 8018748:	e03d      	b.n	80187c6 <HAL_InitTick+0xba>
  }
  else
  {
    systicksel = __HAL_RCC_GET_SYSTICK_SOURCE();
 801874a:	4b2d      	ldr	r3, [pc, #180]	@ (8018800 <HAL_InitTick+0xf4>)
 801874c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018750:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8018754:	60bb      	str	r3, [r7, #8]
    switch (systicksel)
 8018756:	68bb      	ldr	r3, [r7, #8]
 8018758:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801875c:	d025      	beq.n	80187aa <HAL_InitTick+0x9e>
 801875e:	68bb      	ldr	r3, [r7, #8]
 8018760:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8018764:	d82e      	bhi.n	80187c4 <HAL_InitTick+0xb8>
 8018766:	68bb      	ldr	r3, [r7, #8]
 8018768:	2b00      	cmp	r3, #0
 801876a:	d004      	beq.n	8018776 <HAL_InitTick+0x6a>
 801876c:	68bb      	ldr	r3, [r7, #8]
 801876e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8018772:	d00d      	beq.n	8018790 <HAL_InitTick+0x84>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;

      default:
        /* Nothing to do */
        break;
 8018774:	e026      	b.n	80187c4 <HAL_InitTick+0xb8>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8018776:	4b21      	ldr	r3, [pc, #132]	@ (80187fc <HAL_InitTick+0xf0>)
 8018778:	681a      	ldr	r2, [r3, #0]
 801877a:	4b1e      	ldr	r3, [pc, #120]	@ (80187f4 <HAL_InitTick+0xe8>)
 801877c:	781b      	ldrb	r3, [r3, #0]
 801877e:	4619      	mov	r1, r3
 8018780:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8018784:	fbb3 f3f1 	udiv	r3, r3, r1
 8018788:	fbb2 f3f3 	udiv	r3, r2, r3
 801878c:	60fb      	str	r3, [r7, #12]
        break;
 801878e:	e01a      	b.n	80187c6 <HAL_InitTick+0xba>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8018790:	4b18      	ldr	r3, [pc, #96]	@ (80187f4 <HAL_InitTick+0xe8>)
 8018792:	781b      	ldrb	r3, [r3, #0]
 8018794:	461a      	mov	r2, r3
 8018796:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801879a:	fbb3 f3f2 	udiv	r3, r3, r2
 801879e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80187a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80187a6:	60fb      	str	r3, [r7, #12]
        break;
 80187a8:	e00d      	b.n	80187c6 <HAL_InitTick+0xba>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80187aa:	4b12      	ldr	r3, [pc, #72]	@ (80187f4 <HAL_InitTick+0xe8>)
 80187ac:	781b      	ldrb	r3, [r3, #0]
 80187ae:	461a      	mov	r2, r3
 80187b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80187b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80187b8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80187bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80187c0:	60fb      	str	r3, [r7, #12]
        break;
 80187c2:	e000      	b.n	80187c6 <HAL_InitTick+0xba>
        break;
 80187c4:	bf00      	nop
    }
  }

  /* Configure the SysTick */
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80187c6:	68f8      	ldr	r0, [r7, #12]
 80187c8:	f001 f928 	bl	8019a1c <HAL_SYSTICK_Config>
 80187cc:	4603      	mov	r3, r0
 80187ce:	2b00      	cmp	r3, #0
 80187d0:	d001      	beq.n	80187d6 <HAL_InitTick+0xca>
  {
    return HAL_ERROR;
 80187d2:	2301      	movs	r3, #1
 80187d4:	e009      	b.n	80187ea <HAL_InitTick+0xde>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80187d6:	2200      	movs	r2, #0
 80187d8:	6879      	ldr	r1, [r7, #4]
 80187da:	f04f 30ff 	mov.w	r0, #4294967295
 80187de:	f001 f8f1 	bl	80199c4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80187e2:	4a08      	ldr	r2, [pc, #32]	@ (8018804 <HAL_InitTick+0xf8>)
 80187e4:	687b      	ldr	r3, [r7, #4]
 80187e6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80187e8:	2300      	movs	r3, #0
}
 80187ea:	4618      	mov	r0, r3
 80187ec:	3710      	adds	r7, #16
 80187ee:	46bd      	mov	sp, r7
 80187f0:	bd80      	pop	{r7, pc}
 80187f2:	bf00      	nop
 80187f4:	20000264 	.word	0x20000264
 80187f8:	e000e010 	.word	0xe000e010
 80187fc:	20000040 	.word	0x20000040
 8018800:	46020c00 	.word	0x46020c00
 8018804:	20000260 	.word	0x20000260

08018808 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint64_t HAL_GetTick(void)
{
 8018808:	b480      	push	{r7}
 801880a:	af00      	add	r7, sp, #0
  return uwTick;
 801880c:	4b04      	ldr	r3, [pc, #16]	@ (8018820 <HAL_GetTick+0x18>)
 801880e:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8018812:	4610      	mov	r0, r2
 8018814:	4619      	mov	r1, r3
 8018816:	46bd      	mov	sp, r7
 8018818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801881c:	4770      	bx	lr
 801881e:	bf00      	nop
 8018820:	20001fc8 	.word	0x20001fc8

08018824 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8018824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8018828:	b084      	sub	sp, #16
 801882a:	af00      	add	r7, sp, #0
 801882c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 801882e:	f7ff ffeb 	bl	8018808 <HAL_GetTick>
 8018832:	4602      	mov	r2, r0
 8018834:	460b      	mov	r3, r1
 8018836:	4613      	mov	r3, r2
 8018838:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 801883e:	68fb      	ldr	r3, [r7, #12]
 8018840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018844:	d005      	beq.n	8018852 <HAL_Delay+0x2e>
  {
    wait += (uint32_t)(uwTickFreq);
 8018846:	4b10      	ldr	r3, [pc, #64]	@ (8018888 <HAL_Delay+0x64>)
 8018848:	781b      	ldrb	r3, [r3, #0]
 801884a:	461a      	mov	r2, r3
 801884c:	68fb      	ldr	r3, [r7, #12]
 801884e:	4413      	add	r3, r2
 8018850:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8018852:	bf00      	nop
 8018854:	f7ff ffd8 	bl	8018808 <HAL_GetTick>
 8018858:	4602      	mov	r2, r0
 801885a:	460b      	mov	r3, r1
 801885c:	68b9      	ldr	r1, [r7, #8]
 801885e:	2000      	movs	r0, #0
 8018860:	468a      	mov	sl, r1
 8018862:	4683      	mov	fp, r0
 8018864:	ebb2 040a 	subs.w	r4, r2, sl
 8018868:	eb63 050b 	sbc.w	r5, r3, fp
 801886c:	68fb      	ldr	r3, [r7, #12]
 801886e:	2200      	movs	r2, #0
 8018870:	4698      	mov	r8, r3
 8018872:	4691      	mov	r9, r2
 8018874:	4544      	cmp	r4, r8
 8018876:	eb75 0309 	sbcs.w	r3, r5, r9
 801887a:	d3eb      	bcc.n	8018854 <HAL_Delay+0x30>
  {
  }
}
 801887c:	bf00      	nop
 801887e:	bf00      	nop
 8018880:	3710      	adds	r7, #16
 8018882:	46bd      	mov	sp, r7
 8018884:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8018888:	20000264 	.word	0x20000264

0801888c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 801888c:	b480      	push	{r7}
 801888e:	b083      	sub	sp, #12
 8018890:	af00      	add	r7, sp, #0
 8018892:	6078      	str	r0, [r7, #4]
 8018894:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	681b      	ldr	r3, [r3, #0]
 801889a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 801889e:	683b      	ldr	r3, [r7, #0]
 80188a0:	431a      	orrs	r2, r3
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	601a      	str	r2, [r3, #0]
}
 80188a6:	bf00      	nop
 80188a8:	370c      	adds	r7, #12
 80188aa:	46bd      	mov	sp, r7
 80188ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188b0:	4770      	bx	lr

080188b2 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80188b2:	b480      	push	{r7}
 80188b4:	b083      	sub	sp, #12
 80188b6:	af00      	add	r7, sp, #0
 80188b8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	681b      	ldr	r3, [r3, #0]
 80188be:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
}
 80188c2:	4618      	mov	r0, r3
 80188c4:	370c      	adds	r7, #12
 80188c6:	46bd      	mov	sp, r7
 80188c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188cc:	4770      	bx	lr

080188ce <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80188ce:	b480      	push	{r7}
 80188d0:	b085      	sub	sp, #20
 80188d2:	af00      	add	r7, sp, #0
 80188d4:	60f8      	str	r0, [r7, #12]
 80188d6:	60b9      	str	r1, [r7, #8]
 80188d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80188da:	68fb      	ldr	r3, [r7, #12]
 80188dc:	695a      	ldr	r2, [r3, #20]
 80188de:	68bb      	ldr	r3, [r7, #8]
 80188e0:	f003 0304 	and.w	r3, r3, #4
 80188e4:	2107      	movs	r1, #7
 80188e6:	fa01 f303 	lsl.w	r3, r1, r3
 80188ea:	43db      	mvns	r3, r3
 80188ec:	401a      	ands	r2, r3
 80188ee:	68bb      	ldr	r3, [r7, #8]
 80188f0:	f003 0304 	and.w	r3, r3, #4
 80188f4:	6879      	ldr	r1, [r7, #4]
 80188f6:	fa01 f303 	lsl.w	r3, r1, r3
 80188fa:	431a      	orrs	r2, r3
 80188fc:	68fb      	ldr	r3, [r7, #12]
 80188fe:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8018900:	bf00      	nop
 8018902:	3714      	adds	r7, #20
 8018904:	46bd      	mov	sp, r7
 8018906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801890a:	4770      	bx	lr

0801890c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 801890c:	b480      	push	{r7}
 801890e:	b083      	sub	sp, #12
 8018910:	af00      	add	r7, sp, #0
 8018912:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	68db      	ldr	r3, [r3, #12]
 8018918:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801891c:	2b00      	cmp	r3, #0
 801891e:	d101      	bne.n	8018924 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8018920:	2301      	movs	r3, #1
 8018922:	e000      	b.n	8018926 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8018924:	2300      	movs	r3, #0
}
 8018926:	4618      	mov	r0, r3
 8018928:	370c      	adds	r7, #12
 801892a:	46bd      	mov	sp, r7
 801892c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018930:	4770      	bx	lr

08018932 <LL_ADC_REG_SetSequencerRanks>:
  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
  *         @arg @ref LL_ADC_CHANNEL_VCORE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8018932:	b480      	push	{r7}
 8018934:	b085      	sub	sp, #20
 8018936:	af00      	add	r7, sp, #0
 8018938:	60f8      	str	r0, [r7, #12]
 801893a:	60b9      	str	r1, [r7, #8]
 801893c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 801893e:	68fb      	ldr	r3, [r7, #12]
 8018940:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018942:	68bb      	ldr	r3, [r7, #8]
 8018944:	f003 031f 	and.w	r3, r3, #31
 8018948:	210f      	movs	r1, #15
 801894a:	fa01 f303 	lsl.w	r3, r1, r3
 801894e:	43db      	mvns	r3, r3
 8018950:	401a      	ands	r2, r3
 8018952:	687b      	ldr	r3, [r7, #4]
 8018954:	0e9b      	lsrs	r3, r3, #26
 8018956:	f003 010f 	and.w	r1, r3, #15
 801895a:	68bb      	ldr	r3, [r7, #8]
 801895c:	f003 031f 	and.w	r3, r3, #31
 8018960:	fa01 f303 	lsl.w	r3, r1, r3
 8018964:	431a      	orrs	r2, r3
 8018966:	68fb      	ldr	r3, [r7, #12]
 8018968:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 801896a:	bf00      	nop
 801896c:	3714      	adds	r7, #20
 801896e:	46bd      	mov	sp, r7
 8018970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018974:	4770      	bx	lr

08018976 <LL_ADC_REG_SetSequencerChAdd>:
  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
  *         @arg @ref LL_ADC_CHANNEL_VCORE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8018976:	b480      	push	{r7}
 8018978:	b083      	sub	sp, #12
 801897a:	af00      	add	r7, sp, #0
 801897c:	6078      	str	r0, [r7, #4]
 801897e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8018980:	687b      	ldr	r3, [r7, #4]
 8018982:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018984:	683b      	ldr	r3, [r7, #0]
 8018986:	f3c3 0311 	ubfx	r3, r3, #0, #18
 801898a:	431a      	orrs	r2, r3
 801898c:	687b      	ldr	r3, [r7, #4]
 801898e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8018990:	bf00      	nop
 8018992:	370c      	adds	r7, #12
 8018994:	46bd      	mov	sp, r7
 8018996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801899a:	4770      	bx	lr

0801899c <LL_ADC_REG_SetSequencerChRem>:
  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
  *         @arg @ref LL_ADC_CHANNEL_VCORE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 801899c:	b480      	push	{r7}
 801899e:	b083      	sub	sp, #12
 80189a0:	af00      	add	r7, sp, #0
 80189a2:	6078      	str	r0, [r7, #4]
 80189a4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80189a6:	687b      	ldr	r3, [r7, #4]
 80189a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80189aa:	683b      	ldr	r3, [r7, #0]
 80189ac:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80189b0:	43db      	mvns	r3, r3
 80189b2:	401a      	ands	r2, r3
 80189b4:	687b      	ldr	r3, [r7, #4]
 80189b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80189b8:	bf00      	nop
 80189ba:	370c      	adds	r7, #12
 80189bc:	46bd      	mov	sp, r7
 80189be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189c2:	4770      	bx	lr

080189c4 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 80189c4:	b480      	push	{r7}
 80189c6:	b083      	sub	sp, #12
 80189c8:	af00      	add	r7, sp, #0
 80189ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	68db      	ldr	r3, [r3, #12]
 80189d0:	f003 0303 	and.w	r3, r3, #3
}
 80189d4:	4618      	mov	r0, r3
 80189d6:	370c      	adds	r7, #12
 80189d8:	46bd      	mov	sp, r7
 80189da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189de:	4770      	bx	lr

080189e0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80189e0:	b480      	push	{r7}
 80189e2:	b085      	sub	sp, #20
 80189e4:	af00      	add	r7, sp, #0
 80189e6:	60f8      	str	r0, [r7, #12]
 80189e8:	60b9      	str	r1, [r7, #8]
 80189ea:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80189ec:	68fb      	ldr	r3, [r7, #12]
 80189ee:	695a      	ldr	r2, [r3, #20]
 80189f0:	68bb      	ldr	r3, [r7, #8]
 80189f2:	021b      	lsls	r3, r3, #8
 80189f4:	43db      	mvns	r3, r3
 80189f6:	401a      	ands	r2, r3
 80189f8:	68bb      	ldr	r3, [r7, #8]
 80189fa:	0219      	lsls	r1, r3, #8
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	400b      	ands	r3, r1
 8018a00:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 8018a04:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8018a08:	431a      	orrs	r2, r3
 8018a0a:	68fb      	ldr	r3, [r7, #12]
 8018a0c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8018a0e:	bf00      	nop
 8018a10:	3714      	adds	r7, #20
 8018a12:	46bd      	mov	sp, r7
 8018a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a18:	4770      	bx	lr

08018a1a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8018a1a:	b480      	push	{r7}
 8018a1c:	b083      	sub	sp, #12
 8018a1e:	af00      	add	r7, sp, #0
 8018a20:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	689b      	ldr	r3, [r3, #8]
 8018a26:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8018a2a:	f023 0317 	bic.w	r3, r3, #23
 8018a2e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8018a32:	687b      	ldr	r3, [r7, #4]
 8018a34:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8018a36:	bf00      	nop
 8018a38:	370c      	adds	r7, #12
 8018a3a:	46bd      	mov	sp, r7
 8018a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a40:	4770      	bx	lr

08018a42 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8018a42:	b480      	push	{r7}
 8018a44:	b083      	sub	sp, #12
 8018a46:	af00      	add	r7, sp, #0
 8018a48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8018a4a:	687b      	ldr	r3, [r7, #4]
 8018a4c:	689b      	ldr	r3, [r3, #8]
 8018a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8018a52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018a56:	d101      	bne.n	8018a5c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8018a58:	2301      	movs	r3, #1
 8018a5a:	e000      	b.n	8018a5e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8018a5c:	2300      	movs	r3, #0
}
 8018a5e:	4618      	mov	r0, r3
 8018a60:	370c      	adds	r7, #12
 8018a62:	46bd      	mov	sp, r7
 8018a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a68:	4770      	bx	lr

08018a6a <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8018a6a:	b480      	push	{r7}
 8018a6c:	b083      	sub	sp, #12
 8018a6e:	af00      	add	r7, sp, #0
 8018a70:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8018a72:	687b      	ldr	r3, [r7, #4]
 8018a74:	689b      	ldr	r3, [r3, #8]
 8018a76:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018a7a:	f023 0317 	bic.w	r3, r3, #23
 8018a7e:	f043 0201 	orr.w	r2, r3, #1
 8018a82:	687b      	ldr	r3, [r7, #4]
 8018a84:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8018a86:	bf00      	nop
 8018a88:	370c      	adds	r7, #12
 8018a8a:	46bd      	mov	sp, r7
 8018a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a90:	4770      	bx	lr

08018a92 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8018a92:	b480      	push	{r7}
 8018a94:	b083      	sub	sp, #12
 8018a96:	af00      	add	r7, sp, #0
 8018a98:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8018a9a:	687b      	ldr	r3, [r7, #4]
 8018a9c:	689b      	ldr	r3, [r3, #8]
 8018a9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018aa2:	f023 0317 	bic.w	r3, r3, #23
 8018aa6:	f043 0202 	orr.w	r2, r3, #2
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8018aae:	bf00      	nop
 8018ab0:	370c      	adds	r7, #12
 8018ab2:	46bd      	mov	sp, r7
 8018ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ab8:	4770      	bx	lr

08018aba <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8018aba:	b480      	push	{r7}
 8018abc:	b083      	sub	sp, #12
 8018abe:	af00      	add	r7, sp, #0
 8018ac0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	689b      	ldr	r3, [r3, #8]
 8018ac6:	f003 0301 	and.w	r3, r3, #1
 8018aca:	2b01      	cmp	r3, #1
 8018acc:	d101      	bne.n	8018ad2 <LL_ADC_IsEnabled+0x18>
 8018ace:	2301      	movs	r3, #1
 8018ad0:	e000      	b.n	8018ad4 <LL_ADC_IsEnabled+0x1a>
 8018ad2:	2300      	movs	r3, #0
}
 8018ad4:	4618      	mov	r0, r3
 8018ad6:	370c      	adds	r7, #12
 8018ad8:	46bd      	mov	sp, r7
 8018ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ade:	4770      	bx	lr

08018ae0 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8018ae0:	b480      	push	{r7}
 8018ae2:	b083      	sub	sp, #12
 8018ae4:	af00      	add	r7, sp, #0
 8018ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8018ae8:	687b      	ldr	r3, [r7, #4]
 8018aea:	689b      	ldr	r3, [r3, #8]
 8018aec:	f003 0302 	and.w	r3, r3, #2
 8018af0:	2b02      	cmp	r3, #2
 8018af2:	d101      	bne.n	8018af8 <LL_ADC_IsDisableOngoing+0x18>
 8018af4:	2301      	movs	r3, #1
 8018af6:	e000      	b.n	8018afa <LL_ADC_IsDisableOngoing+0x1a>
 8018af8:	2300      	movs	r3, #0
}
 8018afa:	4618      	mov	r0, r3
 8018afc:	370c      	adds	r7, #12
 8018afe:	46bd      	mov	sp, r7
 8018b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b04:	4770      	bx	lr

08018b06 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8018b06:	b480      	push	{r7}
 8018b08:	b083      	sub	sp, #12
 8018b0a:	af00      	add	r7, sp, #0
 8018b0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8018b0e:	687b      	ldr	r3, [r7, #4]
 8018b10:	689b      	ldr	r3, [r3, #8]
 8018b12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018b16:	f023 0317 	bic.w	r3, r3, #23
 8018b1a:	f043 0204 	orr.w	r2, r3, #4
 8018b1e:	687b      	ldr	r3, [r7, #4]
 8018b20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8018b22:	bf00      	nop
 8018b24:	370c      	adds	r7, #12
 8018b26:	46bd      	mov	sp, r7
 8018b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b2c:	4770      	bx	lr

08018b2e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8018b2e:	b480      	push	{r7}
 8018b30:	b083      	sub	sp, #12
 8018b32:	af00      	add	r7, sp, #0
 8018b34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8018b36:	687b      	ldr	r3, [r7, #4]
 8018b38:	689b      	ldr	r3, [r3, #8]
 8018b3a:	f003 0304 	and.w	r3, r3, #4
 8018b3e:	2b04      	cmp	r3, #4
 8018b40:	d101      	bne.n	8018b46 <LL_ADC_REG_IsConversionOngoing+0x18>
 8018b42:	2301      	movs	r3, #1
 8018b44:	e000      	b.n	8018b48 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8018b46:	2300      	movs	r3, #0
}
 8018b48:	4618      	mov	r0, r3
 8018b4a:	370c      	adds	r7, #12
 8018b4c:	46bd      	mov	sp, r7
 8018b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b52:	4770      	bx	lr

08018b54 <LL_ADC_IsActiveFlag_LDORDY>:
  * @rmtoll ISR      LDORDY          LL_ADC_IsActiveFlag_LDORDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_LDORDY(const ADC_TypeDef *ADCx)
{
 8018b54:	b480      	push	{r7}
 8018b56:	b083      	sub	sp, #12
 8018b58:	af00      	add	r7, sp, #0
 8018b5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_LDORDY) == (LL_ADC_FLAG_LDORDY)) ? 1UL : 0UL);
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	681b      	ldr	r3, [r3, #0]
 8018b60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8018b64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8018b68:	d101      	bne.n	8018b6e <LL_ADC_IsActiveFlag_LDORDY+0x1a>
 8018b6a:	2301      	movs	r3, #1
 8018b6c:	e000      	b.n	8018b70 <LL_ADC_IsActiveFlag_LDORDY+0x1c>
 8018b6e:	2300      	movs	r3, #0
}
 8018b70:	4618      	mov	r0, r3
 8018b72:	370c      	adds	r7, #12
 8018b74:	46bd      	mov	sp, r7
 8018b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b7a:	4770      	bx	lr

08018b7c <LL_ADC_ClearFlag_LDORDY>:
  * @rmtoll ISR      LDORDY         LL_ADC_ClearFlag_LDORDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE void LL_ADC_ClearFlag_LDORDY(ADC_TypeDef *ADCx)
{
 8018b7c:	b480      	push	{r7}
 8018b7e:	b083      	sub	sp, #12
 8018b80:	af00      	add	r7, sp, #0
 8018b82:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_LDORDY);
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8018b8a:	601a      	str	r2, [r3, #0]
}
 8018b8c:	bf00      	nop
 8018b8e:	370c      	adds	r7, #12
 8018b90:	46bd      	mov	sp, r7
 8018b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b96:	4770      	bx	lr

08018b98 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8018b98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8018b9c:	b088      	sub	sp, #32
 8018b9e:	af00      	add	r7, sp, #0
 8018ba0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8018ba2:	2300      	movs	r3, #0
 8018ba4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr1 = 0UL;
 8018ba6:	2300      	movs	r3, #0
 8018ba8:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8018baa:	2300      	movs	r3, #0
 8018bac:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  uint32_t tickstart;

  /* Check ADC handle */
  if (hadc == NULL)
 8018bae:	687b      	ldr	r3, [r7, #4]
 8018bb0:	2b00      	cmp	r3, #0
 8018bb2:	d101      	bne.n	8018bb8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8018bb4:	2301      	movs	r3, #1
 8018bb6:	e19c      	b.n	8018ef2 <HAL_ADC_Init+0x35a>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8018bb8:	687b      	ldr	r3, [r7, #4]
 8018bba:	691b      	ldr	r3, [r3, #16]
 8018bbc:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8018bbe:	687b      	ldr	r3, [r7, #4]
 8018bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	d109      	bne.n	8018bda <HAL_ADC_Init+0x42>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8018bc6:	6878      	ldr	r0, [r7, #4]
 8018bc8:	f7f0 fc08 	bl	80093dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8018bcc:	687b      	ldr	r3, [r7, #4]
 8018bce:	2200      	movs	r2, #0
 8018bd0:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8018bd2:	687b      	ldr	r3, [r7, #4]
 8018bd4:	2200      	movs	r2, #0
 8018bd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8018bda:	687b      	ldr	r3, [r7, #4]
 8018bdc:	681b      	ldr	r3, [r3, #0]
 8018bde:	4618      	mov	r0, r3
 8018be0:	f7ff ff2f 	bl	8018a42 <LL_ADC_IsInternalRegulatorEnabled>
 8018be4:	4603      	mov	r3, r0
 8018be6:	2b00      	cmp	r3, #0
 8018be8:	d13e      	bne.n	8018c68 <HAL_ADC_Init+0xd0>
  {
    /* Clear flag ADC internal voltage regulator ready */
    LL_ADC_ClearFlag_LDORDY(hadc->Instance);
 8018bea:	687b      	ldr	r3, [r7, #4]
 8018bec:	681b      	ldr	r3, [r3, #0]
 8018bee:	4618      	mov	r0, r3
 8018bf0:	f7ff ffc4 	bl	8018b7c <LL_ADC_ClearFlag_LDORDY>

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8018bf4:	687b      	ldr	r3, [r7, #4]
 8018bf6:	681b      	ldr	r3, [r3, #0]
 8018bf8:	4618      	mov	r0, r3
 8018bfa:	f7ff ff0e 	bl	8018a1a <LL_ADC_EnableInternalRegulator>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8018bfe:	f7ff fe03 	bl	8018808 <HAL_GetTick>
 8018c02:	4602      	mov	r2, r0
 8018c04:	460b      	mov	r3, r1
 8018c06:	4613      	mov	r3, r2
 8018c08:	613b      	str	r3, [r7, #16]

    /* Delay for ADC stabilization time */
    while (LL_ADC_IsActiveFlag_LDORDY(hadc->Instance) == 0UL)
 8018c0a:	e025      	b.n	8018c58 <HAL_ADC_Init+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > ADC_LDO_RDY_TIMEOUT)
 8018c0c:	f7ff fdfc 	bl	8018808 <HAL_GetTick>
 8018c10:	4602      	mov	r2, r0
 8018c12:	460b      	mov	r3, r1
 8018c14:	6939      	ldr	r1, [r7, #16]
 8018c16:	2000      	movs	r0, #0
 8018c18:	4688      	mov	r8, r1
 8018c1a:	4681      	mov	r9, r0
 8018c1c:	ebb2 0408 	subs.w	r4, r2, r8
 8018c20:	eb63 0509 	sbc.w	r5, r3, r9
 8018c24:	2c02      	cmp	r4, #2
 8018c26:	f175 0300 	sbcs.w	r3, r5, #0
 8018c2a:	d315      	bcc.n	8018c58 <HAL_ADC_Init+0xc0>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsActiveFlag_LDORDY(hadc->Instance) == 0UL)
 8018c2c:	687b      	ldr	r3, [r7, #4]
 8018c2e:	681b      	ldr	r3, [r3, #0]
 8018c30:	4618      	mov	r0, r3
 8018c32:	f7ff ff8f 	bl	8018b54 <LL_ADC_IsActiveFlag_LDORDY>
 8018c36:	4603      	mov	r3, r0
 8018c38:	2b00      	cmp	r3, #0
 8018c3a:	d10d      	bne.n	8018c58 <HAL_ADC_Init+0xc0>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8018c3c:	687b      	ldr	r3, [r7, #4]
 8018c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018c40:	f043 0210 	orr.w	r2, r3, #16
 8018c44:	687b      	ldr	r3, [r7, #4]
 8018c46:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8018c48:	687b      	ldr	r3, [r7, #4]
 8018c4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8018c4c:	f043 0201 	orr.w	r2, r3, #1
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8018c54:	2301      	movs	r3, #1
 8018c56:	e14c      	b.n	8018ef2 <HAL_ADC_Init+0x35a>
    while (LL_ADC_IsActiveFlag_LDORDY(hadc->Instance) == 0UL)
 8018c58:	687b      	ldr	r3, [r7, #4]
 8018c5a:	681b      	ldr	r3, [r3, #0]
 8018c5c:	4618      	mov	r0, r3
 8018c5e:	f7ff ff79 	bl	8018b54 <LL_ADC_IsActiveFlag_LDORDY>
 8018c62:	4603      	mov	r3, r0
 8018c64:	2b00      	cmp	r3, #0
 8018c66:	d0d1      	beq.n	8018c0c <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8018c68:	687b      	ldr	r3, [r7, #4]
 8018c6a:	681b      	ldr	r3, [r3, #0]
 8018c6c:	4618      	mov	r0, r3
 8018c6e:	f7ff fee8 	bl	8018a42 <LL_ADC_IsInternalRegulatorEnabled>
 8018c72:	4603      	mov	r3, r0
 8018c74:	2b00      	cmp	r3, #0
 8018c76:	d10d      	bne.n	8018c94 <HAL_ADC_Init+0xfc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8018c78:	687b      	ldr	r3, [r7, #4]
 8018c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018c7c:	f043 0210 	orr.w	r2, r3, #16
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8018c84:	687b      	ldr	r3, [r7, #4]
 8018c86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8018c88:	f043 0201 	orr.w	r2, r3, #1
 8018c8c:	687b      	ldr	r3, [r7, #4]
 8018c8e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8018c90:	2301      	movs	r3, #1
 8018c92:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8018c94:	687b      	ldr	r3, [r7, #4]
 8018c96:	681b      	ldr	r3, [r3, #0]
 8018c98:	4618      	mov	r0, r3
 8018c9a:	f7ff ff48 	bl	8018b2e <LL_ADC_REG_IsConversionOngoing>
 8018c9e:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8018ca0:	687b      	ldr	r3, [r7, #4]
 8018ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018ca4:	f003 0310 	and.w	r3, r3, #16
 8018ca8:	2b00      	cmp	r3, #0
 8018caa:	f040 8119 	bne.w	8018ee0 <HAL_ADC_Init+0x348>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8018cae:	68fb      	ldr	r3, [r7, #12]
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	f040 8115 	bne.w	8018ee0 <HAL_ADC_Init+0x348>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8018cb6:	687b      	ldr	r3, [r7, #4]
 8018cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018cba:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8018cbe:	f043 0202 	orr.w	r2, r3, #2
 8018cc2:	687b      	ldr	r3, [r7, #4]
 8018cc4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	681b      	ldr	r3, [r3, #0]
 8018cca:	4618      	mov	r0, r3
 8018ccc:	f7ff fef5 	bl	8018aba <LL_ADC_IsEnabled>
 8018cd0:	4603      	mov	r3, r0
 8018cd2:	2b00      	cmp	r3, #0
 8018cd4:	d136      	bne.n	8018d44 <HAL_ADC_Init+0x1ac>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	681b      	ldr	r3, [r3, #0]
 8018cda:	68db      	ldr	r3, [r3, #12]
 8018cdc:	f023 010c 	bic.w	r1, r3, #12
 8018ce0:	687b      	ldr	r3, [r7, #4]
 8018ce2:	689a      	ldr	r2, [r3, #8]
 8018ce4:	687b      	ldr	r3, [r7, #4]
 8018ce6:	681b      	ldr	r3, [r3, #0]
 8018ce8:	430a      	orrs	r2, r1
 8018cea:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmp_cfgr2 |= (hadc->Init.TriggerFrequencyMode);
 8018cec:	687b      	ldr	r3, [r7, #4]
 8018cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018cf0:	697a      	ldr	r2, [r7, #20]
 8018cf2:	4313      	orrs	r3, r2
 8018cf4:	617b      	str	r3, [r7, #20]

      if (hadc->Init.OversamplingMode == ENABLE)
 8018cf6:	687b      	ldr	r3, [r7, #4]
 8018cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8018cfc:	2b01      	cmp	r3, #1
 8018cfe:	d10c      	bne.n	8018d1a <HAL_ADC_Init+0x182>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      hadc->Init.Oversampling.Ratio         |
 8018d00:	687b      	ldr	r3, [r7, #4]
 8018d02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8018d04:	687b      	ldr	r3, [r7, #4]
 8018d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                      hadc->Init.Oversampling.Ratio         |
 8018d08:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8018d0a:	687b      	ldr	r3, [r7, #4]
 8018d0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                      hadc->Init.Oversampling.RightBitShift |
 8018d0e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8018d10:	697b      	ldr	r3, [r7, #20]
 8018d12:	4313      	orrs	r3, r2
 8018d14:	f043 0301 	orr.w	r3, r3, #1
 8018d18:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	681b      	ldr	r3, [r3, #0]
 8018d1e:	691a      	ldr	r2, [r3, #16]
 8018d20:	4b76      	ldr	r3, [pc, #472]	@ (8018efc <HAL_ADC_Init+0x364>)
 8018d22:	4013      	ands	r3, r2
 8018d24:	687a      	ldr	r2, [r7, #4]
 8018d26:	6812      	ldr	r2, [r2, #0]
 8018d28:	6979      	ldr	r1, [r7, #20]
 8018d2a:	430b      	orrs	r3, r1
 8018d2c:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_OVSR   |
                 ADC_CFGR2_OVSS   |
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      MODIFY_REG(ADC4_COMMON->CCR,
 8018d2e:	4b74      	ldr	r3, [pc, #464]	@ (8018f00 <HAL_ADC_Init+0x368>)
 8018d30:	681b      	ldr	r3, [r3, #0]
 8018d32:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8018d36:	687b      	ldr	r3, [r7, #4]
 8018d38:	685b      	ldr	r3, [r3, #4]
 8018d3a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8018d3e:	4970      	ldr	r1, [pc, #448]	@ (8018f00 <HAL_ADC_Init+0x368>)
 8018d40:	4313      	orrs	r3, r2
 8018d42:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmp_cfgr1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8018d44:	687b      	ldr	r3, [r7, #4]
 8018d46:	7e1b      	ldrb	r3, [r3, #24]
 8018d48:	039a      	lsls	r2, r3, #14
                  ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8018d50:	035b      	lsls	r3, r3, #13
    tmp_cfgr1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8018d52:	4313      	orrs	r3, r2
                  ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8018d54:	687a      	ldr	r2, [r7, #4]
 8018d56:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8018d58:	2a00      	cmp	r2, #0
 8018d5a:	d002      	beq.n	8018d62 <HAL_ADC_Init+0x1ca>
 8018d5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8018d60:	e000      	b.n	8018d64 <HAL_ADC_Init+0x1cc>
 8018d62:	2200      	movs	r2, #0
                  ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8018d64:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                           |
 8018d66:	687b      	ldr	r3, [r7, #4]
 8018d68:	68db      	ldr	r3, [r3, #12]
                  ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8018d6a:	431a      	orrs	r2, r3
                  ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8018d6c:	687b      	ldr	r3, [r7, #4]
 8018d6e:	691b      	ldr	r3, [r3, #16]
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	da04      	bge.n	8018d7e <HAL_ADC_Init+0x1e6>
 8018d74:	687b      	ldr	r3, [r7, #4]
 8018d76:	691b      	ldr	r3, [r3, #16]
 8018d78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018d7c:	e001      	b.n	8018d82 <HAL_ADC_Init+0x1ea>
 8018d7e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                  hadc->Init.DataAlign                                           |
 8018d82:	431a      	orrs	r2, r3
                  ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8018d84:	687b      	ldr	r3, [r7, #4]
 8018d86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8018d8a:	005b      	lsls	r3, r3, #1
                  ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8018d8c:	4313      	orrs	r3, r2
    tmp_cfgr1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8018d8e:	69ba      	ldr	r2, [r7, #24]
 8018d90:	4313      	orrs	r3, r2
 8018d92:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8018d94:	687b      	ldr	r3, [r7, #4]
 8018d96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018d9a:	2b01      	cmp	r3, #1
 8018d9c:	d115      	bne.n	8018dca <HAL_ADC_Init+0x232>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8018da4:	2b00      	cmp	r3, #0
 8018da6:	d104      	bne.n	8018db2 <HAL_ADC_Init+0x21a>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8018da8:	69bb      	ldr	r3, [r7, #24]
 8018daa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8018dae:	61bb      	str	r3, [r7, #24]
 8018db0:	e00b      	b.n	8018dca <HAL_ADC_Init+0x232>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8018db2:	687b      	ldr	r3, [r7, #4]
 8018db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018db6:	f043 0220 	orr.w	r2, r3, #32
 8018dba:	687b      	ldr	r3, [r7, #4]
 8018dbc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8018dbe:	687b      	ldr	r3, [r7, #4]
 8018dc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8018dc2:	f043 0201 	orr.w	r2, r3, #1
 8018dc6:	687b      	ldr	r3, [r7, #4]
 8018dc8:	665a      	str	r2, [r3, #100]	@ 0x64
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8018dca:	687b      	ldr	r3, [r7, #4]
 8018dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018dce:	2b00      	cmp	r3, #0
 8018dd0:	d009      	beq.n	8018de6 <HAL_ADC_Init+0x24e>
    {
      tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8018dd2:	687b      	ldr	r3, [r7, #4]
 8018dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018dd6:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                    hadc->Init.ExternalTrigConvEdge);
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8018dde:	4313      	orrs	r3, r2
 8018de0:	69ba      	ldr	r2, [r7, #24]
 8018de2:	4313      	orrs	r3, r2
 8018de4:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8018de6:	687b      	ldr	r3, [r7, #4]
 8018de8:	681b      	ldr	r3, [r3, #0]
 8018dea:	68da      	ldr	r2, [r3, #12]
 8018dec:	4b45      	ldr	r3, [pc, #276]	@ (8018f04 <HAL_ADC_Init+0x36c>)
 8018dee:	4013      	ands	r3, r2
 8018df0:	687a      	ldr	r2, [r7, #4]
 8018df2:	6812      	ldr	r2, [r2, #0]
 8018df4:	69b9      	ldr	r1, [r7, #24]
 8018df6:	430b      	orrs	r3, r1
 8018df8:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmp_cfgr1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8018dfa:	687b      	ldr	r3, [r7, #4]
 8018dfc:	681b      	ldr	r3, [r3, #0]
 8018dfe:	691a      	ldr	r2, [r3, #16]
 8018e00:	4b3e      	ldr	r3, [pc, #248]	@ (8018efc <HAL_ADC_Init+0x364>)
 8018e02:	4013      	ands	r3, r2
 8018e04:	687a      	ldr	r2, [r7, #4]
 8018e06:	6812      	ldr	r2, [r2, #0]
 8018e08:	6979      	ldr	r1, [r7, #20]
 8018e0a:	430b      	orrs	r3, r1
 8018e0c:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmp_cfgr2);

    /* Low power mode configuration */
    MODIFY_REG(hadc->Instance->PWRR,
 8018e0e:	687b      	ldr	r3, [r7, #4]
 8018e10:	681b      	ldr	r3, [r3, #0]
 8018e12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018e14:	f023 0103 	bic.w	r1, r3, #3
 8018e18:	687b      	ldr	r3, [r7, #4]
 8018e1a:	7e5b      	ldrb	r3, [r3, #25]
 8018e1c:	461a      	mov	r2, r3
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	69db      	ldr	r3, [r3, #28]
 8018e22:	431a      	orrs	r2, r3
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	681b      	ldr	r3, [r3, #0]
 8018e28:	430a      	orrs	r2, r1
 8018e2a:	645a      	str	r2, [r3, #68]	@ 0x44
               ADC_PWRR_DPD,
               ((uint32_t) hadc->Init.LowPowerAutoPowerOff) |
               hadc->Init.LowPowerAutonomousDPD);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8018e2c:	687b      	ldr	r3, [r7, #4]
 8018e2e:	6818      	ldr	r0, [r3, #0]
 8018e30:	687b      	ldr	r3, [r7, #4]
 8018e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018e34:	461a      	mov	r2, r3
 8018e36:	2100      	movs	r1, #0
 8018e38:	f7ff fd49 	bl	80188ce <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8018e3c:	687b      	ldr	r3, [r7, #4]
 8018e3e:	6818      	ldr	r0, [r3, #0]
 8018e40:	687b      	ldr	r3, [r7, #4]
 8018e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018e44:	461a      	mov	r2, r3
 8018e46:	4930      	ldr	r1, [pc, #192]	@ (8018f08 <HAL_ADC_Init+0x370>)
 8018e48:	f7ff fd41 	bl	80188ce <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8018e4c:	687b      	ldr	r3, [r7, #4]
 8018e4e:	691b      	ldr	r3, [r3, #16]
 8018e50:	2b00      	cmp	r3, #0
 8018e52:	d108      	bne.n	8018e66 <HAL_ADC_Init+0x2ce>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8018e54:	687b      	ldr	r3, [r7, #4]
 8018e56:	681b      	ldr	r3, [r3, #0]
 8018e58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018e5a:	687b      	ldr	r3, [r7, #4]
 8018e5c:	681b      	ldr	r3, [r3, #0]
 8018e5e:	f062 020f 	orn	r2, r2, #15
 8018e62:	629a      	str	r2, [r3, #40]	@ 0x28
 8018e64:	e017      	b.n	8018e96 <HAL_ADC_Init+0x2fe>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8018e66:	687b      	ldr	r3, [r7, #4]
 8018e68:	691b      	ldr	r3, [r3, #16]
 8018e6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8018e6e:	d112      	bne.n	8018e96 <HAL_ADC_Init+0x2fe>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8018e70:	687b      	ldr	r3, [r7, #4]
 8018e72:	681b      	ldr	r3, [r3, #0]
 8018e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018e7a:	3b01      	subs	r3, #1
 8018e7c:	009b      	lsls	r3, r3, #2
 8018e7e:	f003 031c 	and.w	r3, r3, #28
 8018e82:	f06f 020f 	mvn.w	r2, #15
 8018e86:	fa02 f103 	lsl.w	r1, r2, r3
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	681b      	ldr	r3, [r3, #0]
 8018e92:	430a      	orrs	r2, r1
 8018e94:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmp_cfgr1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8018e96:	687b      	ldr	r3, [r7, #4]
 8018e98:	681b      	ldr	r3, [r3, #0]
 8018e9a:	68da      	ldr	r2, [r3, #12]
 8018e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8018f0c <HAL_ADC_Init+0x374>)
 8018e9e:	4013      	ands	r3, r2
 8018ea0:	69ba      	ldr	r2, [r7, #24]
 8018ea2:	429a      	cmp	r2, r3
 8018ea4:	d10b      	bne.n	8018ebe <HAL_ADC_Init+0x326>
        == tmp_cfgr1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8018ea6:	687b      	ldr	r3, [r7, #4]
 8018ea8:	2200      	movs	r2, #0
 8018eaa:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8018eac:	687b      	ldr	r3, [r7, #4]
 8018eae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018eb0:	f023 0303 	bic.w	r3, r3, #3
 8018eb4:	f043 0201 	orr.w	r2, r3, #1
 8018eb8:	687b      	ldr	r3, [r7, #4]
 8018eba:	661a      	str	r2, [r3, #96]	@ 0x60
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8018ebc:	e018      	b.n	8018ef0 <HAL_ADC_Init+0x358>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8018ebe:	687b      	ldr	r3, [r7, #4]
 8018ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018ec2:	f023 0312 	bic.w	r3, r3, #18
 8018ec6:	f043 0210 	orr.w	r2, r3, #16
 8018eca:	687b      	ldr	r3, [r7, #4]
 8018ecc:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8018ece:	687b      	ldr	r3, [r7, #4]
 8018ed0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8018ed2:	f043 0201 	orr.w	r2, r3, #1
 8018ed6:	687b      	ldr	r3, [r7, #4]
 8018ed8:	665a      	str	r2, [r3, #100]	@ 0x64

      tmp_hal_status = HAL_ERROR;
 8018eda:	2301      	movs	r3, #1
 8018edc:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8018ede:	e007      	b.n	8018ef0 <HAL_ADC_Init+0x358>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8018ee0:	687b      	ldr	r3, [r7, #4]
 8018ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018ee4:	f043 0210 	orr.w	r2, r3, #16
 8018ee8:	687b      	ldr	r3, [r7, #4]
 8018eea:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8018eec:	2301      	movs	r3, #1
 8018eee:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8018ef0:	7ffb      	ldrb	r3, [r7, #31]
}
 8018ef2:	4618      	mov	r0, r3
 8018ef4:	3720      	adds	r7, #32
 8018ef6:	46bd      	mov	sp, r7
 8018ef8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8018efc:	dffffc02 	.word	0xdffffc02
 8018f00:	46021308 	.word	0x46021308
 8018f04:	ffde820d 	.word	0xffde820d
 8018f08:	03ffff04 	.word	0x03ffff04
 8018f0c:	833ffff3 	.word	0x833ffff3

08018f10 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8018f10:	b580      	push	{r7, lr}
 8018f12:	b084      	sub	sp, #16
 8018f14:	af00      	add	r7, sp, #0
 8018f16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8018f18:	687b      	ldr	r3, [r7, #4]
 8018f1a:	681b      	ldr	r3, [r3, #0]
 8018f1c:	4618      	mov	r0, r3
 8018f1e:	f7ff fe06 	bl	8018b2e <LL_ADC_REG_IsConversionOngoing>
 8018f22:	4603      	mov	r3, r0
 8018f24:	2b00      	cmp	r3, #0
 8018f26:	d15c      	bne.n	8018fe2 <HAL_ADC_Start_IT+0xd2>
  {
    __HAL_LOCK(hadc);
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8018f2e:	2b01      	cmp	r3, #1
 8018f30:	d101      	bne.n	8018f36 <HAL_ADC_Start_IT+0x26>
 8018f32:	2302      	movs	r3, #2
 8018f34:	e058      	b.n	8018fe8 <HAL_ADC_Start_IT+0xd8>
 8018f36:	687b      	ldr	r3, [r7, #4]
 8018f38:	2201      	movs	r2, #1
 8018f3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8018f3e:	6878      	ldr	r0, [r7, #4]
 8018f40:	f000 faa8 	bl	8019494 <ADC_Enable>
 8018f44:	4603      	mov	r3, r0
 8018f46:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8018f48:	7bfb      	ldrb	r3, [r7, #15]
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d144      	bne.n	8018fd8 <HAL_ADC_Start_IT+0xc8>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8018f4e:	687b      	ldr	r3, [r7, #4]
 8018f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018f52:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8018f56:	f023 0301 	bic.w	r3, r3, #1
 8018f5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8018f5e:	687b      	ldr	r3, [r7, #4]
 8018f60:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8018f62:	687b      	ldr	r3, [r7, #4]
 8018f64:	2200      	movs	r2, #0
 8018f66:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8018f68:	687b      	ldr	r3, [r7, #4]
 8018f6a:	681b      	ldr	r3, [r3, #0]
 8018f6c:	221c      	movs	r2, #28
 8018f6e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8018f70:	687b      	ldr	r3, [r7, #4]
 8018f72:	2200      	movs	r2, #0
 8018f74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8018f78:	687b      	ldr	r3, [r7, #4]
 8018f7a:	681b      	ldr	r3, [r3, #0]
 8018f7c:	685a      	ldr	r2, [r3, #4]
 8018f7e:	687b      	ldr	r3, [r7, #4]
 8018f80:	681b      	ldr	r3, [r3, #0]
 8018f82:	f022 021c 	bic.w	r2, r2, #28
 8018f86:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8018f88:	687b      	ldr	r3, [r7, #4]
 8018f8a:	695b      	ldr	r3, [r3, #20]
 8018f8c:	2b08      	cmp	r3, #8
 8018f8e:	d108      	bne.n	8018fa2 <HAL_ADC_Start_IT+0x92>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	681b      	ldr	r3, [r3, #0]
 8018f94:	685a      	ldr	r2, [r3, #4]
 8018f96:	687b      	ldr	r3, [r7, #4]
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	f042 0208 	orr.w	r2, r2, #8
 8018f9e:	605a      	str	r2, [r3, #4]
          break;
 8018fa0:	e008      	b.n	8018fb4 <HAL_ADC_Start_IT+0xa4>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8018fa2:	687b      	ldr	r3, [r7, #4]
 8018fa4:	681b      	ldr	r3, [r3, #0]
 8018fa6:	685a      	ldr	r2, [r3, #4]
 8018fa8:	687b      	ldr	r3, [r7, #4]
 8018faa:	681b      	ldr	r3, [r3, #0]
 8018fac:	f042 0204 	orr.w	r2, r2, #4
 8018fb0:	605a      	str	r2, [r3, #4]
          break;
 8018fb2:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8018fb4:	687b      	ldr	r3, [r7, #4]
 8018fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018fb8:	2b00      	cmp	r3, #0
 8018fba:	d107      	bne.n	8018fcc <HAL_ADC_Start_IT+0xbc>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8018fbc:	687b      	ldr	r3, [r7, #4]
 8018fbe:	681b      	ldr	r3, [r3, #0]
 8018fc0:	685a      	ldr	r2, [r3, #4]
 8018fc2:	687b      	ldr	r3, [r7, #4]
 8018fc4:	681b      	ldr	r3, [r3, #0]
 8018fc6:	f042 0210 	orr.w	r2, r2, #16
 8018fca:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8018fcc:	687b      	ldr	r3, [r7, #4]
 8018fce:	681b      	ldr	r3, [r3, #0]
 8018fd0:	4618      	mov	r0, r3
 8018fd2:	f7ff fd98 	bl	8018b06 <LL_ADC_REG_StartConversion>
 8018fd6:	e006      	b.n	8018fe6 <HAL_ADC_Start_IT+0xd6>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	2200      	movs	r2, #0
 8018fdc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8018fe0:	e001      	b.n	8018fe6 <HAL_ADC_Start_IT+0xd6>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8018fe2:	2302      	movs	r3, #2
 8018fe4:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8018fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8018fe8:	4618      	mov	r0, r3
 8018fea:	3710      	adds	r7, #16
 8018fec:	46bd      	mov	sp, r7
 8018fee:	bd80      	pop	{r7, pc}

08018ff0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8018ff0:	b480      	push	{r7}
 8018ff2:	b083      	sub	sp, #12
 8018ff4:	af00      	add	r7, sp, #0
 8018ff6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	681b      	ldr	r3, [r3, #0]
 8018ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8018ffe:	4618      	mov	r0, r3
 8019000:	370c      	adds	r7, #12
 8019002:	46bd      	mov	sp, r7
 8019004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019008:	4770      	bx	lr

0801900a <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 801900a:	b580      	push	{r7, lr}
 801900c:	b086      	sub	sp, #24
 801900e:	af00      	add	r7, sp, #0
 8019010:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8019012:	2300      	movs	r3, #0
 8019014:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	681b      	ldr	r3, [r3, #0]
 801901a:	681b      	ldr	r3, [r3, #0]
 801901c:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 801901e:	687b      	ldr	r3, [r7, #4]
 8019020:	681b      	ldr	r3, [r3, #0]
 8019022:	685b      	ldr	r3, [r3, #4]
 8019024:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8019026:	693b      	ldr	r3, [r7, #16]
 8019028:	f003 0302 	and.w	r3, r3, #2
 801902c:	2b00      	cmp	r3, #0
 801902e:	d017      	beq.n	8019060 <HAL_ADC_IRQHandler+0x56>
 8019030:	68fb      	ldr	r3, [r7, #12]
 8019032:	f003 0302 	and.w	r3, r3, #2
 8019036:	2b00      	cmp	r3, #0
 8019038:	d012      	beq.n	8019060 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 801903a:	687b      	ldr	r3, [r7, #4]
 801903c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801903e:	f003 0310 	and.w	r3, r3, #16
 8019042:	2b00      	cmp	r3, #0
 8019044:	d105      	bne.n	8019052 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8019046:	687b      	ldr	r3, [r7, #4]
 8019048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801904a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 801904e:	687b      	ldr	r3, [r7, #4]
 8019050:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8019052:	6878      	ldr	r0, [r7, #4]
 8019054:	f000 fbea 	bl	801982c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8019058:	687b      	ldr	r3, [r7, #4]
 801905a:	681b      	ldr	r3, [r3, #0]
 801905c:	2202      	movs	r2, #2
 801905e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8019060:	693b      	ldr	r3, [r7, #16]
 8019062:	f003 0304 	and.w	r3, r3, #4
 8019066:	2b00      	cmp	r3, #0
 8019068:	d004      	beq.n	8019074 <HAL_ADC_IRQHandler+0x6a>
 801906a:	68fb      	ldr	r3, [r7, #12]
 801906c:	f003 0304 	and.w	r3, r3, #4
 8019070:	2b00      	cmp	r3, #0
 8019072:	d109      	bne.n	8019088 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8019074:	693b      	ldr	r3, [r7, #16]
 8019076:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 801907a:	2b00      	cmp	r3, #0
 801907c:	d052      	beq.n	8019124 <HAL_ADC_IRQHandler+0x11a>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 801907e:	68fb      	ldr	r3, [r7, #12]
 8019080:	f003 0308 	and.w	r3, r3, #8
 8019084:	2b00      	cmp	r3, #0
 8019086:	d04d      	beq.n	8019124 <HAL_ADC_IRQHandler+0x11a>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8019088:	687b      	ldr	r3, [r7, #4]
 801908a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801908c:	f003 0310 	and.w	r3, r3, #16
 8019090:	2b00      	cmp	r3, #0
 8019092:	d105      	bne.n	80190a0 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8019094:	687b      	ldr	r3, [r7, #4]
 8019096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019098:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80190a0:	687b      	ldr	r3, [r7, #4]
 80190a2:	681b      	ldr	r3, [r3, #0]
 80190a4:	4618      	mov	r0, r3
 80190a6:	f7ff fc31 	bl	801890c <LL_ADC_REG_IsTriggerSourceSWStart>
 80190aa:	4603      	mov	r3, r0
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	d032      	beq.n	8019116 <HAL_ADC_IRQHandler+0x10c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80190b0:	687b      	ldr	r3, [r7, #4]
 80190b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80190b6:	2b00      	cmp	r3, #0
 80190b8:	d12d      	bne.n	8019116 <HAL_ADC_IRQHandler+0x10c>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80190ba:	687b      	ldr	r3, [r7, #4]
 80190bc:	681b      	ldr	r3, [r3, #0]
 80190be:	681b      	ldr	r3, [r3, #0]
 80190c0:	f003 0308 	and.w	r3, r3, #8
 80190c4:	2b08      	cmp	r3, #8
 80190c6:	d126      	bne.n	8019116 <HAL_ADC_IRQHandler+0x10c>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	681b      	ldr	r3, [r3, #0]
 80190cc:	4618      	mov	r0, r3
 80190ce:	f7ff fd2e 	bl	8018b2e <LL_ADC_REG_IsConversionOngoing>
 80190d2:	4603      	mov	r3, r0
 80190d4:	2b00      	cmp	r3, #0
 80190d6:	d112      	bne.n	80190fe <HAL_ADC_IRQHandler+0xf4>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	681b      	ldr	r3, [r3, #0]
 80190dc:	685a      	ldr	r2, [r3, #4]
 80190de:	687b      	ldr	r3, [r7, #4]
 80190e0:	681b      	ldr	r3, [r3, #0]
 80190e2:	f022 020c 	bic.w	r2, r2, #12
 80190e6:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80190e8:	687b      	ldr	r3, [r7, #4]
 80190ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80190ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80190f0:	f023 0301 	bic.w	r3, r3, #1
 80190f4:	f043 0201 	orr.w	r2, r3, #1
 80190f8:	687b      	ldr	r3, [r7, #4]
 80190fa:	661a      	str	r2, [r3, #96]	@ 0x60
 80190fc:	e00b      	b.n	8019116 <HAL_ADC_IRQHandler+0x10c>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80190fe:	687b      	ldr	r3, [r7, #4]
 8019100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019102:	f043 0220 	orr.w	r2, r3, #32
 8019106:	687b      	ldr	r3, [r7, #4]
 8019108:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801910e:	f043 0201 	orr.w	r2, r3, #1
 8019112:	687b      	ldr	r3, [r7, #4]
 8019114:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8019116:	6878      	ldr	r0, [r7, #4]
 8019118:	f7f2 f9ca 	bl	800b4b0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 801911c:	687b      	ldr	r3, [r7, #4]
 801911e:	681b      	ldr	r3, [r3, #0]
 8019120:	220c      	movs	r2, #12
 8019122:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8019124:	693b      	ldr	r3, [r7, #16]
 8019126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801912a:	2b00      	cmp	r3, #0
 801912c:	d011      	beq.n	8019152 <HAL_ADC_IRQHandler+0x148>
 801912e:	68fb      	ldr	r3, [r7, #12]
 8019130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019134:	2b00      	cmp	r3, #0
 8019136:	d00c      	beq.n	8019152 <HAL_ADC_IRQHandler+0x148>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8019138:	687b      	ldr	r3, [r7, #4]
 801913a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801913c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8019140:	687b      	ldr	r3, [r7, #4]
 8019142:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8019144:	6878      	ldr	r0, [r7, #4]
 8019146:	f000 f87b 	bl	8019240 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 801914a:	687b      	ldr	r3, [r7, #4]
 801914c:	681b      	ldr	r3, [r3, #0]
 801914e:	2280      	movs	r2, #128	@ 0x80
 8019150:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8019152:	693b      	ldr	r3, [r7, #16]
 8019154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019158:	2b00      	cmp	r3, #0
 801915a:	d012      	beq.n	8019182 <HAL_ADC_IRQHandler+0x178>
 801915c:	68fb      	ldr	r3, [r7, #12]
 801915e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019162:	2b00      	cmp	r3, #0
 8019164:	d00d      	beq.n	8019182 <HAL_ADC_IRQHandler+0x178>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8019166:	687b      	ldr	r3, [r7, #4]
 8019168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801916a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 801916e:	687b      	ldr	r3, [r7, #4]
 8019170:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8019172:	6878      	ldr	r0, [r7, #4]
 8019174:	f000 fb46 	bl	8019804 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	681b      	ldr	r3, [r3, #0]
 801917c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8019180:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8019182:	693b      	ldr	r3, [r7, #16]
 8019184:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8019188:	2b00      	cmp	r3, #0
 801918a:	d012      	beq.n	80191b2 <HAL_ADC_IRQHandler+0x1a8>
 801918c:	68fb      	ldr	r3, [r7, #12]
 801918e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8019192:	2b00      	cmp	r3, #0
 8019194:	d00d      	beq.n	80191b2 <HAL_ADC_IRQHandler+0x1a8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801919a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 801919e:	687b      	ldr	r3, [r7, #4]
 80191a0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80191a2:	6878      	ldr	r0, [r7, #4]
 80191a4:	f000 fb38 	bl	8019818 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80191a8:	687b      	ldr	r3, [r7, #4]
 80191aa:	681b      	ldr	r3, [r3, #0]
 80191ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80191b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80191b2:	693b      	ldr	r3, [r7, #16]
 80191b4:	f003 0310 	and.w	r3, r3, #16
 80191b8:	2b00      	cmp	r3, #0
 80191ba:	d02b      	beq.n	8019214 <HAL_ADC_IRQHandler+0x20a>
 80191bc:	68fb      	ldr	r3, [r7, #12]
 80191be:	f003 0310 	and.w	r3, r3, #16
 80191c2:	2b00      	cmp	r3, #0
 80191c4:	d026      	beq.n	8019214 <HAL_ADC_IRQHandler+0x20a>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80191c6:	687b      	ldr	r3, [r7, #4]
 80191c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80191ca:	2b00      	cmp	r3, #0
 80191cc:	d102      	bne.n	80191d4 <HAL_ADC_IRQHandler+0x1ca>
    {
      overrun_error = 1UL;
 80191ce:	2301      	movs	r3, #1
 80191d0:	617b      	str	r3, [r7, #20]
 80191d2:	e009      	b.n	80191e8 <HAL_ADC_IRQHandler+0x1de>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80191d4:	687b      	ldr	r3, [r7, #4]
 80191d6:	681b      	ldr	r3, [r3, #0]
 80191d8:	4618      	mov	r0, r3
 80191da:	f7ff fbf3 	bl	80189c4 <LL_ADC_REG_GetDMATransfer>
 80191de:	4603      	mov	r3, r0
 80191e0:	2b00      	cmp	r3, #0
 80191e2:	d001      	beq.n	80191e8 <HAL_ADC_IRQHandler+0x1de>
      {
        overrun_error = 1UL;
 80191e4:	2301      	movs	r3, #1
 80191e6:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 80191e8:	697b      	ldr	r3, [r7, #20]
 80191ea:	2b01      	cmp	r3, #1
 80191ec:	d10e      	bne.n	801920c <HAL_ADC_IRQHandler+0x202>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80191ee:	687b      	ldr	r3, [r7, #4]
 80191f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80191f2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80191f6:	687b      	ldr	r3, [r7, #4]
 80191f8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80191fa:	687b      	ldr	r3, [r7, #4]
 80191fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80191fe:	f043 0202 	orr.w	r2, r3, #2
 8019202:	687b      	ldr	r3, [r7, #4]
 8019204:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8019206:	6878      	ldr	r0, [r7, #4]
 8019208:	f000 f824 	bl	8019254 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	681b      	ldr	r3, [r3, #0]
 8019210:	2210      	movs	r2, #16
 8019212:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 8019214:	693b      	ldr	r3, [r7, #16]
 8019216:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801921a:	2b00      	cmp	r3, #0
 801921c:	d00c      	beq.n	8019238 <HAL_ADC_IRQHandler+0x22e>
 801921e:	68fb      	ldr	r3, [r7, #12]
 8019220:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8019224:	2b00      	cmp	r3, #0
 8019226:	d007      	beq.n	8019238 <HAL_ADC_IRQHandler+0x22e>
  {
    /* Internal voltage regulator callback */
    HAL_ADCEx_LDOReadyCallback(hadc);
 8019228:	6878      	ldr	r0, [r7, #4]
 801922a:	f000 fb09 	bl	8019840 <HAL_ADCEx_LDOReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_LDORDY);
 801922e:	687b      	ldr	r3, [r7, #4]
 8019230:	681b      	ldr	r3, [r3, #0]
 8019232:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8019236:	601a      	str	r2, [r3, #0]
  }
}
 8019238:	bf00      	nop
 801923a:	3718      	adds	r7, #24
 801923c:	46bd      	mov	sp, r7
 801923e:	bd80      	pop	{r7, pc}

08019240 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8019240:	b480      	push	{r7}
 8019242:	b083      	sub	sp, #12
 8019244:	af00      	add	r7, sp, #0
 8019246:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8019248:	bf00      	nop
 801924a:	370c      	adds	r7, #12
 801924c:	46bd      	mov	sp, r7
 801924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019252:	4770      	bx	lr

08019254 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8019254:	b480      	push	{r7}
 8019256:	b083      	sub	sp, #12
 8019258:	af00      	add	r7, sp, #0
 801925a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 801925c:	bf00      	nop
 801925e:	370c      	adds	r7, #12
 8019260:	46bd      	mov	sp, r7
 8019262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019266:	4770      	bx	lr

08019268 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8019268:	b580      	push	{r7, lr}
 801926a:	b088      	sub	sp, #32
 801926c:	af00      	add	r7, sp, #0
 801926e:	6078      	str	r0, [r7, #4]
 8019270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8019272:	2300      	movs	r3, #0
 8019274:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8019276:	2300      	movs	r3, #0
 8019278:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	691b      	ldr	r3, [r3, #16]
 801927e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8019282:	687b      	ldr	r3, [r7, #4]
 8019284:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8019288:	2b01      	cmp	r3, #1
 801928a:	d101      	bne.n	8019290 <HAL_ADC_ConfigChannel+0x28>
 801928c:	2302      	movs	r3, #2
 801928e:	e0f0      	b.n	8019472 <HAL_ADC_ConfigChannel+0x20a>
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	2201      	movs	r2, #1
 8019294:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8019298:	687b      	ldr	r3, [r7, #4]
 801929a:	681b      	ldr	r3, [r3, #0]
 801929c:	4618      	mov	r0, r3
 801929e:	f7ff fc46 	bl	8018b2e <LL_ADC_REG_IsConversionOngoing>
 80192a2:	4603      	mov	r3, r0
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	f040 80d7 	bne.w	8019458 <HAL_ADC_ConfigChannel+0x1f0>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80192aa:	683b      	ldr	r3, [r7, #0]
 80192ac:	685b      	ldr	r3, [r3, #4]
 80192ae:	2b02      	cmp	r3, #2
 80192b0:	f000 809e 	beq.w	80193f0 <HAL_ADC_ConfigChannel+0x188>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80192b4:	687b      	ldr	r3, [r7, #4]
 80192b6:	691b      	ldr	r3, [r3, #16]
 80192b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80192bc:	d004      	beq.n	80192c8 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80192be:	687b      	ldr	r3, [r7, #4]
 80192c0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80192c2:	4a6e      	ldr	r2, [pc, #440]	@ (801947c <HAL_ADC_ConfigChannel+0x214>)
 80192c4:	4293      	cmp	r3, r2
 80192c6:	d108      	bne.n	80192da <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80192c8:	687b      	ldr	r3, [r7, #4]
 80192ca:	681a      	ldr	r2, [r3, #0]
 80192cc:	683b      	ldr	r3, [r7, #0]
 80192ce:	681b      	ldr	r3, [r3, #0]
 80192d0:	4619      	mov	r1, r3
 80192d2:	4610      	mov	r0, r2
 80192d4:	f7ff fb4f 	bl	8018976 <LL_ADC_REG_SetSequencerChAdd>
 80192d8:	e041      	b.n	801935e <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80192da:	687b      	ldr	r3, [r7, #4]
 80192dc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80192de:	683b      	ldr	r3, [r7, #0]
 80192e0:	685b      	ldr	r3, [r3, #4]
 80192e2:	f003 031f 	and.w	r3, r3, #31
 80192e6:	210f      	movs	r1, #15
 80192e8:	fa01 f303 	lsl.w	r3, r1, r3
 80192ec:	43db      	mvns	r3, r3
 80192ee:	401a      	ands	r2, r3
 80192f0:	683b      	ldr	r3, [r7, #0]
 80192f2:	681b      	ldr	r3, [r3, #0]
 80192f4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80192f8:	2b00      	cmp	r3, #0
 80192fa:	d105      	bne.n	8019308 <HAL_ADC_ConfigChannel+0xa0>
 80192fc:	683b      	ldr	r3, [r7, #0]
 80192fe:	681b      	ldr	r3, [r3, #0]
 8019300:	0e9b      	lsrs	r3, r3, #26
 8019302:	f003 031f 	and.w	r3, r3, #31
 8019306:	e011      	b.n	801932c <HAL_ADC_ConfigChannel+0xc4>
 8019308:	683b      	ldr	r3, [r7, #0]
 801930a:	681b      	ldr	r3, [r3, #0]
 801930c:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801930e:	693b      	ldr	r3, [r7, #16]
 8019310:	fa93 f3a3 	rbit	r3, r3
 8019314:	60fb      	str	r3, [r7, #12]
  return result;
 8019316:	68fb      	ldr	r3, [r7, #12]
 8019318:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 801931a:	697b      	ldr	r3, [r7, #20]
 801931c:	2b00      	cmp	r3, #0
 801931e:	d101      	bne.n	8019324 <HAL_ADC_ConfigChannel+0xbc>
    return 32U;
 8019320:	2320      	movs	r3, #32
 8019322:	e003      	b.n	801932c <HAL_ADC_ConfigChannel+0xc4>
  return __builtin_clz(value);
 8019324:	697b      	ldr	r3, [r7, #20]
 8019326:	fab3 f383 	clz	r3, r3
 801932a:	b2db      	uxtb	r3, r3
 801932c:	6839      	ldr	r1, [r7, #0]
 801932e:	6849      	ldr	r1, [r1, #4]
 8019330:	f001 011f 	and.w	r1, r1, #31
 8019334:	408b      	lsls	r3, r1
 8019336:	431a      	orrs	r2, r3
 8019338:	687b      	ldr	r3, [r7, #4]
 801933a:	669a      	str	r2, [r3, #104]	@ 0x68

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 801933c:	683b      	ldr	r3, [r7, #0]
 801933e:	685b      	ldr	r3, [r3, #4]
 8019340:	089b      	lsrs	r3, r3, #2
 8019342:	1c5a      	adds	r2, r3, #1
 8019344:	687b      	ldr	r3, [r7, #4]
 8019346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019348:	429a      	cmp	r2, r3
 801934a:	d808      	bhi.n	801935e <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 801934c:	687b      	ldr	r3, [r7, #4]
 801934e:	6818      	ldr	r0, [r3, #0]
 8019350:	683b      	ldr	r3, [r7, #0]
 8019352:	6859      	ldr	r1, [r3, #4]
 8019354:	683b      	ldr	r3, [r7, #0]
 8019356:	681b      	ldr	r3, [r3, #0]
 8019358:	461a      	mov	r2, r3
 801935a:	f7ff faea 	bl	8018932 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 801935e:	687b      	ldr	r3, [r7, #4]
 8019360:	6818      	ldr	r0, [r3, #0]
 8019362:	683b      	ldr	r3, [r7, #0]
 8019364:	6819      	ldr	r1, [r3, #0]
 8019366:	683b      	ldr	r3, [r7, #0]
 8019368:	689b      	ldr	r3, [r3, #8]
 801936a:	461a      	mov	r2, r3
 801936c:	f7ff fb38 	bl	80189e0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8019370:	683b      	ldr	r3, [r7, #0]
 8019372:	681b      	ldr	r3, [r3, #0]
 8019374:	2b00      	cmp	r3, #0
 8019376:	da77      	bge.n	8019468 <HAL_ADC_ConfigChannel+0x200>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8019378:	4841      	ldr	r0, [pc, #260]	@ (8019480 <HAL_ADC_ConfigChannel+0x218>)
 801937a:	f7ff fa9a 	bl	80188b2 <LL_ADC_GetCommonPathInternalCh>
 801937e:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8019380:	683b      	ldr	r3, [r7, #0]
 8019382:	681b      	ldr	r3, [r3, #0]
 8019384:	4a3f      	ldr	r2, [pc, #252]	@ (8019484 <HAL_ADC_ConfigChannel+0x21c>)
 8019386:	4293      	cmp	r3, r2
 8019388:	d120      	bne.n	80193cc <HAL_ADC_ConfigChannel+0x164>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 801938a:	69bb      	ldr	r3, [r7, #24]
 801938c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8019390:	2b00      	cmp	r3, #0
 8019392:	d11b      	bne.n	80193cc <HAL_ADC_ConfigChannel+0x164>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8019394:	69bb      	ldr	r3, [r7, #24]
 8019396:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801939a:	4619      	mov	r1, r3
 801939c:	4838      	ldr	r0, [pc, #224]	@ (8019480 <HAL_ADC_ConfigChannel+0x218>)
 801939e:	f7ff fa75 	bl	801888c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80193a2:	4b39      	ldr	r3, [pc, #228]	@ (8019488 <HAL_ADC_ConfigChannel+0x220>)
 80193a4:	681b      	ldr	r3, [r3, #0]
 80193a6:	099b      	lsrs	r3, r3, #6
 80193a8:	4a38      	ldr	r2, [pc, #224]	@ (801948c <HAL_ADC_ConfigChannel+0x224>)
 80193aa:	fba2 2303 	umull	r2, r3, r2, r3
 80193ae:	099b      	lsrs	r3, r3, #6
 80193b0:	1c5a      	adds	r2, r3, #1
 80193b2:	4613      	mov	r3, r2
 80193b4:	005b      	lsls	r3, r3, #1
 80193b6:	4413      	add	r3, r2
 80193b8:	009b      	lsls	r3, r3, #2
 80193ba:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80193bc:	e002      	b.n	80193c4 <HAL_ADC_ConfigChannel+0x15c>
          {
            wait_loop_index--;
 80193be:	68bb      	ldr	r3, [r7, #8]
 80193c0:	3b01      	subs	r3, #1
 80193c2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80193c4:	68bb      	ldr	r3, [r7, #8]
 80193c6:	2b00      	cmp	r3, #0
 80193c8:	d1f9      	bne.n	80193be <HAL_ADC_ConfigChannel+0x156>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80193ca:	e04d      	b.n	8019468 <HAL_ADC_ConfigChannel+0x200>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80193cc:	683b      	ldr	r3, [r7, #0]
 80193ce:	681b      	ldr	r3, [r3, #0]
 80193d0:	4a2f      	ldr	r2, [pc, #188]	@ (8019490 <HAL_ADC_ConfigChannel+0x228>)
 80193d2:	4293      	cmp	r3, r2
 80193d4:	d148      	bne.n	8019468 <HAL_ADC_ConfigChannel+0x200>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80193d6:	69bb      	ldr	r3, [r7, #24]
 80193d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80193dc:	2b00      	cmp	r3, #0
 80193de:	d143      	bne.n	8019468 <HAL_ADC_ConfigChannel+0x200>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80193e0:	69bb      	ldr	r3, [r7, #24]
 80193e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80193e6:	4619      	mov	r1, r3
 80193e8:	4825      	ldr	r0, [pc, #148]	@ (8019480 <HAL_ADC_ConfigChannel+0x218>)
 80193ea:	f7ff fa4f 	bl	801888c <LL_ADC_SetCommonPathInternalCh>
 80193ee:	e03b      	b.n	8019468 <HAL_ADC_ConfigChannel+0x200>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80193f0:	687b      	ldr	r3, [r7, #4]
 80193f2:	691b      	ldr	r3, [r3, #16]
 80193f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80193f8:	d004      	beq.n	8019404 <HAL_ADC_ConfigChannel+0x19c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80193fa:	687b      	ldr	r3, [r7, #4]
 80193fc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80193fe:	4a1f      	ldr	r2, [pc, #124]	@ (801947c <HAL_ADC_ConfigChannel+0x214>)
 8019400:	4293      	cmp	r3, r2
 8019402:	d107      	bne.n	8019414 <HAL_ADC_ConfigChannel+0x1ac>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8019404:	687b      	ldr	r3, [r7, #4]
 8019406:	681a      	ldr	r2, [r3, #0]
 8019408:	683b      	ldr	r3, [r7, #0]
 801940a:	681b      	ldr	r3, [r3, #0]
 801940c:	4619      	mov	r1, r3
 801940e:	4610      	mov	r0, r2
 8019410:	f7ff fac4 	bl	801899c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8019414:	683b      	ldr	r3, [r7, #0]
 8019416:	681b      	ldr	r3, [r3, #0]
 8019418:	2b00      	cmp	r3, #0
 801941a:	da25      	bge.n	8019468 <HAL_ADC_ConfigChannel+0x200>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 801941c:	4818      	ldr	r0, [pc, #96]	@ (8019480 <HAL_ADC_ConfigChannel+0x218>)
 801941e:	f7ff fa48 	bl	80188b2 <LL_ADC_GetCommonPathInternalCh>
 8019422:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8019424:	683b      	ldr	r3, [r7, #0]
 8019426:	681b      	ldr	r3, [r3, #0]
 8019428:	4a16      	ldr	r2, [pc, #88]	@ (8019484 <HAL_ADC_ConfigChannel+0x21c>)
 801942a:	4293      	cmp	r3, r2
 801942c:	d107      	bne.n	801943e <HAL_ADC_ConfigChannel+0x1d6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 801942e:	69bb      	ldr	r3, [r7, #24]
 8019430:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8019434:	4619      	mov	r1, r3
 8019436:	4812      	ldr	r0, [pc, #72]	@ (8019480 <HAL_ADC_ConfigChannel+0x218>)
 8019438:	f7ff fa28 	bl	801888c <LL_ADC_SetCommonPathInternalCh>
 801943c:	e014      	b.n	8019468 <HAL_ADC_ConfigChannel+0x200>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 801943e:	683b      	ldr	r3, [r7, #0]
 8019440:	681b      	ldr	r3, [r3, #0]
 8019442:	4a13      	ldr	r2, [pc, #76]	@ (8019490 <HAL_ADC_ConfigChannel+0x228>)
 8019444:	4293      	cmp	r3, r2
 8019446:	d10f      	bne.n	8019468 <HAL_ADC_ConfigChannel+0x200>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8019448:	69bb      	ldr	r3, [r7, #24]
 801944a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 801944e:	4619      	mov	r1, r3
 8019450:	480b      	ldr	r0, [pc, #44]	@ (8019480 <HAL_ADC_ConfigChannel+0x218>)
 8019452:	f7ff fa1b 	bl	801888c <LL_ADC_SetCommonPathInternalCh>
 8019456:	e007      	b.n	8019468 <HAL_ADC_ConfigChannel+0x200>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8019458:	687b      	ldr	r3, [r7, #4]
 801945a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801945c:	f043 0220 	orr.w	r2, r3, #32
 8019460:	687b      	ldr	r3, [r7, #4]
 8019462:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8019464:	2301      	movs	r3, #1
 8019466:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8019468:	687b      	ldr	r3, [r7, #4]
 801946a:	2200      	movs	r2, #0
 801946c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return tmp_hal_status;
 8019470:	7ffb      	ldrb	r3, [r7, #31]
}
 8019472:	4618      	mov	r0, r3
 8019474:	3720      	adds	r7, #32
 8019476:	46bd      	mov	sp, r7
 8019478:	bd80      	pop	{r7, pc}
 801947a:	bf00      	nop
 801947c:	80000010 	.word	0x80000010
 8019480:	46021308 	.word	0x46021308
 8019484:	b4002000 	.word	0xb4002000
 8019488:	20000040 	.word	0x20000040
 801948c:	053e2d63 	.word	0x053e2d63
 8019490:	80000001 	.word	0x80000001

08019494 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8019494:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8019498:	b084      	sub	sp, #16
 801949a:	af00      	add	r7, sp, #0
 801949c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 801949e:	2300      	movs	r3, #0
 80194a0:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80194a2:	687b      	ldr	r3, [r7, #4]
 80194a4:	681b      	ldr	r3, [r3, #0]
 80194a6:	4618      	mov	r0, r3
 80194a8:	f7ff fb07 	bl	8018aba <LL_ADC_IsEnabled>
 80194ac:	4603      	mov	r3, r0
 80194ae:	2b00      	cmp	r3, #0
 80194b0:	d175      	bne.n	801959e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80194b2:	687b      	ldr	r3, [r7, #4]
 80194b4:	681b      	ldr	r3, [r3, #0]
 80194b6:	689a      	ldr	r2, [r3, #8]
 80194b8:	4b3c      	ldr	r3, [pc, #240]	@ (80195ac <ADC_Enable+0x118>)
 80194ba:	4013      	ands	r3, r2
 80194bc:	2b00      	cmp	r3, #0
 80194be:	d00d      	beq.n	80194dc <ADC_Enable+0x48>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80194c0:	687b      	ldr	r3, [r7, #4]
 80194c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80194c4:	f043 0210 	orr.w	r2, r3, #16
 80194c8:	687b      	ldr	r3, [r7, #4]
 80194ca:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80194cc:	687b      	ldr	r3, [r7, #4]
 80194ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80194d0:	f043 0201 	orr.w	r2, r3, #1
 80194d4:	687b      	ldr	r3, [r7, #4]
 80194d6:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80194d8:	2301      	movs	r3, #1
 80194da:	e061      	b.n	80195a0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80194dc:	687b      	ldr	r3, [r7, #4]
 80194de:	681b      	ldr	r3, [r3, #0]
 80194e0:	4618      	mov	r0, r3
 80194e2:	f7ff fac2 	bl	8018a6a <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80194e6:	4832      	ldr	r0, [pc, #200]	@ (80195b0 <ADC_Enable+0x11c>)
 80194e8:	f7ff f9e3 	bl	80188b2 <LL_ADC_GetCommonPathInternalCh>
 80194ec:	4603      	mov	r3, r0
 80194ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80194f2:	2b00      	cmp	r3, #0
 80194f4:	d00f      	beq.n	8019516 <ADC_Enable+0x82>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80194f6:	4b2f      	ldr	r3, [pc, #188]	@ (80195b4 <ADC_Enable+0x120>)
 80194f8:	681b      	ldr	r3, [r3, #0]
 80194fa:	099b      	lsrs	r3, r3, #6
 80194fc:	4a2e      	ldr	r2, [pc, #184]	@ (80195b8 <ADC_Enable+0x124>)
 80194fe:	fba2 2303 	umull	r2, r3, r2, r3
 8019502:	099b      	lsrs	r3, r3, #6
 8019504:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8019506:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8019508:	e002      	b.n	8019510 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 801950a:	68bb      	ldr	r3, [r7, #8]
 801950c:	3b01      	subs	r3, #1
 801950e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8019510:	68bb      	ldr	r3, [r7, #8]
 8019512:	2b00      	cmp	r3, #0
 8019514:	d1f9      	bne.n	801950a <ADC_Enable+0x76>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8019516:	687b      	ldr	r3, [r7, #4]
 8019518:	7e5b      	ldrb	r3, [r3, #25]
 801951a:	2b01      	cmp	r3, #1
 801951c:	d03f      	beq.n	801959e <ADC_Enable+0x10a>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 801951e:	f7ff f973 	bl	8018808 <HAL_GetTick>
 8019522:	4602      	mov	r2, r0
 8019524:	460b      	mov	r3, r1
 8019526:	4613      	mov	r3, r2
 8019528:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 801952a:	e031      	b.n	8019590 <ADC_Enable+0xfc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 801952c:	687b      	ldr	r3, [r7, #4]
 801952e:	681b      	ldr	r3, [r3, #0]
 8019530:	4618      	mov	r0, r3
 8019532:	f7ff fac2 	bl	8018aba <LL_ADC_IsEnabled>
 8019536:	4603      	mov	r3, r0
 8019538:	2b00      	cmp	r3, #0
 801953a:	d104      	bne.n	8019546 <ADC_Enable+0xb2>
        {
          LL_ADC_Enable(hadc->Instance);
 801953c:	687b      	ldr	r3, [r7, #4]
 801953e:	681b      	ldr	r3, [r3, #0]
 8019540:	4618      	mov	r0, r3
 8019542:	f7ff fa92 	bl	8018a6a <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8019546:	f7ff f95f 	bl	8018808 <HAL_GetTick>
 801954a:	4602      	mov	r2, r0
 801954c:	460b      	mov	r3, r1
 801954e:	68f9      	ldr	r1, [r7, #12]
 8019550:	2000      	movs	r0, #0
 8019552:	4688      	mov	r8, r1
 8019554:	4681      	mov	r9, r0
 8019556:	ebb2 0408 	subs.w	r4, r2, r8
 801955a:	eb63 0509 	sbc.w	r5, r3, r9
 801955e:	2c03      	cmp	r4, #3
 8019560:	f175 0300 	sbcs.w	r3, r5, #0
 8019564:	d314      	bcc.n	8019590 <ADC_Enable+0xfc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8019566:	687b      	ldr	r3, [r7, #4]
 8019568:	681b      	ldr	r3, [r3, #0]
 801956a:	681b      	ldr	r3, [r3, #0]
 801956c:	f003 0301 	and.w	r3, r3, #1
 8019570:	2b01      	cmp	r3, #1
 8019572:	d00d      	beq.n	8019590 <ADC_Enable+0xfc>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8019574:	687b      	ldr	r3, [r7, #4]
 8019576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019578:	f043 0210 	orr.w	r2, r3, #16
 801957c:	687b      	ldr	r3, [r7, #4]
 801957e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8019580:	687b      	ldr	r3, [r7, #4]
 8019582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019584:	f043 0201 	orr.w	r2, r3, #1
 8019588:	687b      	ldr	r3, [r7, #4]
 801958a:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 801958c:	2301      	movs	r3, #1
 801958e:	e007      	b.n	80195a0 <ADC_Enable+0x10c>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	681b      	ldr	r3, [r3, #0]
 8019594:	681b      	ldr	r3, [r3, #0]
 8019596:	f003 0301 	and.w	r3, r3, #1
 801959a:	2b01      	cmp	r3, #1
 801959c:	d1c6      	bne.n	801952c <ADC_Enable+0x98>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 801959e:	2300      	movs	r3, #0
}
 80195a0:	4618      	mov	r0, r3
 80195a2:	3710      	adds	r7, #16
 80195a4:	46bd      	mov	sp, r7
 80195a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80195aa:	bf00      	nop
 80195ac:	80000017 	.word	0x80000017
 80195b0:	46021308 	.word	0x46021308
 80195b4:	20000040 	.word	0x20000040
 80195b8:	053e2d63 	.word	0x053e2d63

080195bc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80195bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80195c0:	b084      	sub	sp, #16
 80195c2:	af00      	add	r7, sp, #0
 80195c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80195c6:	687b      	ldr	r3, [r7, #4]
 80195c8:	681b      	ldr	r3, [r3, #0]
 80195ca:	4618      	mov	r0, r3
 80195cc:	f7ff fa88 	bl	8018ae0 <LL_ADC_IsDisableOngoing>
 80195d0:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80195d2:	687b      	ldr	r3, [r7, #4]
 80195d4:	681b      	ldr	r3, [r3, #0]
 80195d6:	4618      	mov	r0, r3
 80195d8:	f7ff fa6f 	bl	8018aba <LL_ADC_IsEnabled>
 80195dc:	4603      	mov	r3, r0
 80195de:	2b00      	cmp	r3, #0
 80195e0:	d053      	beq.n	801968a <ADC_Disable+0xce>
      && (tmp_adc_is_disable_on_going == 0UL)
 80195e2:	68fb      	ldr	r3, [r7, #12]
 80195e4:	2b00      	cmp	r3, #0
 80195e6:	d150      	bne.n	801968a <ADC_Disable+0xce>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80195e8:	687b      	ldr	r3, [r7, #4]
 80195ea:	681b      	ldr	r3, [r3, #0]
 80195ec:	689b      	ldr	r3, [r3, #8]
 80195ee:	f003 0305 	and.w	r3, r3, #5
 80195f2:	2b01      	cmp	r3, #1
 80195f4:	d10f      	bne.n	8019616 <ADC_Disable+0x5a>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80195f6:	687b      	ldr	r3, [r7, #4]
 80195f8:	681b      	ldr	r3, [r3, #0]
 80195fa:	4618      	mov	r0, r3
 80195fc:	f7ff fa49 	bl	8018a92 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8019600:	687b      	ldr	r3, [r7, #4]
 8019602:	681b      	ldr	r3, [r3, #0]
 8019604:	2203      	movs	r2, #3
 8019606:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8019608:	f7ff f8fe 	bl	8018808 <HAL_GetTick>
 801960c:	4602      	mov	r2, r0
 801960e:	460b      	mov	r3, r1
 8019610:	4613      	mov	r3, r2
 8019612:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8019614:	e032      	b.n	801967c <ADC_Disable+0xc0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8019616:	687b      	ldr	r3, [r7, #4]
 8019618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801961a:	f043 0210 	orr.w	r2, r3, #16
 801961e:	687b      	ldr	r3, [r7, #4]
 8019620:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019626:	f043 0201 	orr.w	r2, r3, #1
 801962a:	687b      	ldr	r3, [r7, #4]
 801962c:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 801962e:	2301      	movs	r3, #1
 8019630:	e02c      	b.n	801968c <ADC_Disable+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8019632:	f7ff f8e9 	bl	8018808 <HAL_GetTick>
 8019636:	4602      	mov	r2, r0
 8019638:	460b      	mov	r3, r1
 801963a:	68b9      	ldr	r1, [r7, #8]
 801963c:	2000      	movs	r0, #0
 801963e:	4688      	mov	r8, r1
 8019640:	4681      	mov	r9, r0
 8019642:	ebb2 0408 	subs.w	r4, r2, r8
 8019646:	eb63 0509 	sbc.w	r5, r3, r9
 801964a:	2c03      	cmp	r4, #3
 801964c:	f175 0300 	sbcs.w	r3, r5, #0
 8019650:	d314      	bcc.n	801967c <ADC_Disable+0xc0>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8019652:	687b      	ldr	r3, [r7, #4]
 8019654:	681b      	ldr	r3, [r3, #0]
 8019656:	689b      	ldr	r3, [r3, #8]
 8019658:	f003 0301 	and.w	r3, r3, #1
 801965c:	2b00      	cmp	r3, #0
 801965e:	d00d      	beq.n	801967c <ADC_Disable+0xc0>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8019660:	687b      	ldr	r3, [r7, #4]
 8019662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019664:	f043 0210 	orr.w	r2, r3, #16
 8019668:	687b      	ldr	r3, [r7, #4]
 801966a:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801966c:	687b      	ldr	r3, [r7, #4]
 801966e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019670:	f043 0201 	orr.w	r2, r3, #1
 8019674:	687b      	ldr	r3, [r7, #4]
 8019676:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8019678:	2301      	movs	r3, #1
 801967a:	e007      	b.n	801968c <ADC_Disable+0xd0>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	681b      	ldr	r3, [r3, #0]
 8019680:	689b      	ldr	r3, [r3, #8]
 8019682:	f003 0301 	and.w	r3, r3, #1
 8019686:	2b00      	cmp	r3, #0
 8019688:	d1d3      	bne.n	8019632 <ADC_Disable+0x76>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 801968a:	2300      	movs	r3, #0
}
 801968c:	4618      	mov	r0, r3
 801968e:	3710      	adds	r7, #16
 8019690:	46bd      	mov	sp, r7
 8019692:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08019696 <LL_ADC_IsEnabled>:
{
 8019696:	b480      	push	{r7}
 8019698:	b083      	sub	sp, #12
 801969a:	af00      	add	r7, sp, #0
 801969c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 801969e:	687b      	ldr	r3, [r7, #4]
 80196a0:	689b      	ldr	r3, [r3, #8]
 80196a2:	f003 0301 	and.w	r3, r3, #1
 80196a6:	2b01      	cmp	r3, #1
 80196a8:	d101      	bne.n	80196ae <LL_ADC_IsEnabled+0x18>
 80196aa:	2301      	movs	r3, #1
 80196ac:	e000      	b.n	80196b0 <LL_ADC_IsEnabled+0x1a>
 80196ae:	2300      	movs	r3, #0
}
 80196b0:	4618      	mov	r0, r3
 80196b2:	370c      	adds	r7, #12
 80196b4:	46bd      	mov	sp, r7
 80196b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196ba:	4770      	bx	lr

080196bc <LL_ADC_IsCalibrationOnGoing>:
{
 80196bc:	b480      	push	{r7}
 80196be:	b083      	sub	sp, #12
 80196c0:	af00      	add	r7, sp, #0
 80196c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80196c4:	687b      	ldr	r3, [r7, #4]
 80196c6:	689b      	ldr	r3, [r3, #8]
 80196c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80196cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80196d0:	d101      	bne.n	80196d6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80196d2:	2301      	movs	r3, #1
 80196d4:	e000      	b.n	80196d8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80196d6:	2300      	movs	r3, #0
}
 80196d8:	4618      	mov	r0, r3
 80196da:	370c      	adds	r7, #12
 80196dc:	46bd      	mov	sp, r7
 80196de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196e2:	4770      	bx	lr

080196e4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80196e4:	b580      	push	{r7, lr}
 80196e6:	b086      	sub	sp, #24
 80196e8:	af00      	add	r7, sp, #0
 80196ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80196ec:	2300      	movs	r3, #0
 80196ee:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_pwrr;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80196f0:	687b      	ldr	r3, [r7, #4]
 80196f2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80196f6:	2b01      	cmp	r3, #1
 80196f8:	d101      	bne.n	80196fe <HAL_ADCEx_Calibration_Start+0x1a>
 80196fa:	2302      	movs	r3, #2
 80196fc:	e07e      	b.n	80197fc <HAL_ADCEx_Calibration_Start+0x118>
 80196fe:	687b      	ldr	r3, [r7, #4]
 8019700:	2201      	movs	r2, #1
 8019702:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8019706:	6878      	ldr	r0, [r7, #4]
 8019708:	f7ff ff58 	bl	80195bc <ADC_Disable>
 801970c:	4603      	mov	r3, r0
 801970e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8019710:	687b      	ldr	r3, [r7, #4]
 8019712:	681b      	ldr	r3, [r3, #0]
 8019714:	4618      	mov	r0, r3
 8019716:	f7ff ffbe 	bl	8019696 <LL_ADC_IsEnabled>
 801971a:	4603      	mov	r3, r0
 801971c:	2b00      	cmp	r3, #0
 801971e:	d162      	bne.n	80197e6 <HAL_ADCEx_Calibration_Start+0x102>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8019720:	687b      	ldr	r3, [r7, #4]
 8019722:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019724:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8019728:	f043 0202 	orr.w	r2, r3, #2
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_pwrr   = READ_BIT(hadc->Instance->PWRR, ADC_PWRR_AUTOFF);
 8019730:	687b      	ldr	r3, [r7, #4]
 8019732:	681b      	ldr	r3, [r3, #0]
 8019734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019736:	f003 0301 	and.w	r3, r3, #1
 801973a:	613b      	str	r3, [r7, #16]
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 801973c:	687b      	ldr	r3, [r7, #4]
 801973e:	681b      	ldr	r3, [r3, #0]
 8019740:	68db      	ldr	r3, [r3, #12]
 8019742:	f003 0303 	and.w	r3, r3, #3
 8019746:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8019748:	687b      	ldr	r3, [r7, #4]
 801974a:	681b      	ldr	r3, [r3, #0]
 801974c:	68da      	ldr	r2, [r3, #12]
 801974e:	687b      	ldr	r3, [r7, #4]
 8019750:	681b      	ldr	r3, [r3, #0]
 8019752:	f022 0203 	bic.w	r2, r2, #3
 8019756:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(hadc->Instance->PWRR, ADC_PWRR_AUTOFF);
 8019758:	687b      	ldr	r3, [r7, #4]
 801975a:	681b      	ldr	r3, [r3, #0]
 801975c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801975e:	687b      	ldr	r3, [r7, #4]
 8019760:	681b      	ldr	r3, [r3, #0]
 8019762:	f022 0201 	bic.w	r2, r2, #1
 8019766:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8019768:	687b      	ldr	r3, [r7, #4]
 801976a:	681b      	ldr	r3, [r3, #0]
 801976c:	689a      	ldr	r2, [r3, #8]
 801976e:	687b      	ldr	r3, [r7, #4]
 8019770:	681b      	ldr	r3, [r3, #0]
 8019772:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8019776:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8019778:	e014      	b.n	80197a4 <HAL_ADCEx_Calibration_Start+0xc0>
    {
      wait_loop_index++;
 801977a:	68bb      	ldr	r3, [r7, #8]
 801977c:	3301      	adds	r3, #1
 801977e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8019780:	68bb      	ldr	r3, [r7, #8]
 8019782:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 8019786:	d30d      	bcc.n	80197a4 <HAL_ADCEx_Calibration_Start+0xc0>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8019788:	687b      	ldr	r3, [r7, #4]
 801978a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801978c:	f023 0312 	bic.w	r3, r3, #18
 8019790:	f043 0210 	orr.w	r2, r3, #16
 8019794:	687b      	ldr	r3, [r7, #4]
 8019796:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        __HAL_UNLOCK(hadc);
 8019798:	687b      	ldr	r3, [r7, #4]
 801979a:	2200      	movs	r2, #0
 801979c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80197a0:	2301      	movs	r3, #1
 80197a2:	e02b      	b.n	80197fc <HAL_ADCEx_Calibration_Start+0x118>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80197a4:	687b      	ldr	r3, [r7, #4]
 80197a6:	681b      	ldr	r3, [r3, #0]
 80197a8:	4618      	mov	r0, r3
 80197aa:	f7ff ff87 	bl	80196bc <LL_ADC_IsCalibrationOnGoing>
 80197ae:	4603      	mov	r3, r0
 80197b0:	2b00      	cmp	r3, #0
 80197b2:	d1e2      	bne.n	801977a <HAL_ADCEx_Calibration_Start+0x96>
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80197b4:	687b      	ldr	r3, [r7, #4]
 80197b6:	681b      	ldr	r3, [r3, #0]
 80197b8:	68d9      	ldr	r1, [r3, #12]
 80197ba:	687b      	ldr	r3, [r7, #4]
 80197bc:	681b      	ldr	r3, [r3, #0]
 80197be:	68fa      	ldr	r2, [r7, #12]
 80197c0:	430a      	orrs	r2, r1
 80197c2:	60da      	str	r2, [r3, #12]
    SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 80197c4:	687b      	ldr	r3, [r7, #4]
 80197c6:	681b      	ldr	r3, [r3, #0]
 80197c8:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80197ca:	687b      	ldr	r3, [r7, #4]
 80197cc:	681b      	ldr	r3, [r3, #0]
 80197ce:	693a      	ldr	r2, [r7, #16]
 80197d0:	430a      	orrs	r2, r1
 80197d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80197d4:	687b      	ldr	r3, [r7, #4]
 80197d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80197d8:	f023 0303 	bic.w	r3, r3, #3
 80197dc:	f043 0201 	orr.w	r2, r3, #1
 80197e0:	687b      	ldr	r3, [r7, #4]
 80197e2:	661a      	str	r2, [r3, #96]	@ 0x60
 80197e4:	e005      	b.n	80197f2 <HAL_ADCEx_Calibration_Start+0x10e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80197e6:	687b      	ldr	r3, [r7, #4]
 80197e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80197ea:	f043 0210 	orr.w	r2, r3, #16
 80197ee:	687b      	ldr	r3, [r7, #4]
 80197f0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80197f2:	687b      	ldr	r3, [r7, #4]
 80197f4:	2200      	movs	r2, #0
 80197f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return tmp_hal_status;
 80197fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80197fc:	4618      	mov	r0, r3
 80197fe:	3718      	adds	r7, #24
 8019800:	46bd      	mov	sp, r7
 8019802:	bd80      	pop	{r7, pc}

08019804 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8019804:	b480      	push	{r7}
 8019806:	b083      	sub	sp, #12
 8019808:	af00      	add	r7, sp, #0
 801980a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 801980c:	bf00      	nop
 801980e:	370c      	adds	r7, #12
 8019810:	46bd      	mov	sp, r7
 8019812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019816:	4770      	bx	lr

08019818 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8019818:	b480      	push	{r7}
 801981a:	b083      	sub	sp, #12
 801981c:	af00      	add	r7, sp, #0
 801981e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8019820:	bf00      	nop
 8019822:	370c      	adds	r7, #12
 8019824:	46bd      	mov	sp, r7
 8019826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801982a:	4770      	bx	lr

0801982c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 801982c:	b480      	push	{r7}
 801982e:	b083      	sub	sp, #12
 8019830:	af00      	add	r7, sp, #0
 8019832:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8019834:	bf00      	nop
 8019836:	370c      	adds	r7, #12
 8019838:	46bd      	mov	sp, r7
 801983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801983e:	4770      	bx	lr

08019840 <HAL_ADCEx_LDOReadyCallback>:
  * @brief  ADC internal voltage regulator ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LDOReadyCallback(ADC_HandleTypeDef *hadc)
{
 8019840:	b480      	push	{r7}
 8019842:	b083      	sub	sp, #12
 8019844:	af00      	add	r7, sp, #0
 8019846:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LDOReadyCallback must be implemented in the user file.
  */
}
 8019848:	bf00      	nop
 801984a:	370c      	adds	r7, #12
 801984c:	46bd      	mov	sp, r7
 801984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019852:	4770      	bx	lr

08019854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8019854:	b480      	push	{r7}
 8019856:	b085      	sub	sp, #20
 8019858:	af00      	add	r7, sp, #0
 801985a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 801985c:	687b      	ldr	r3, [r7, #4]
 801985e:	f003 0307 	and.w	r3, r3, #7
 8019862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8019864:	4b0c      	ldr	r3, [pc, #48]	@ (8019898 <__NVIC_SetPriorityGrouping+0x44>)
 8019866:	68db      	ldr	r3, [r3, #12]
 8019868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 801986a:	68ba      	ldr	r2, [r7, #8]
 801986c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8019870:	4013      	ands	r3, r2
 8019872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8019874:	68fb      	ldr	r3, [r7, #12]
 8019876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8019878:	68bb      	ldr	r3, [r7, #8]
 801987a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 801987c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8019880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8019884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8019886:	4a04      	ldr	r2, [pc, #16]	@ (8019898 <__NVIC_SetPriorityGrouping+0x44>)
 8019888:	68bb      	ldr	r3, [r7, #8]
 801988a:	60d3      	str	r3, [r2, #12]
}
 801988c:	bf00      	nop
 801988e:	3714      	adds	r7, #20
 8019890:	46bd      	mov	sp, r7
 8019892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019896:	4770      	bx	lr
 8019898:	e000ed00 	.word	0xe000ed00

0801989c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 801989c:	b480      	push	{r7}
 801989e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80198a0:	4b04      	ldr	r3, [pc, #16]	@ (80198b4 <__NVIC_GetPriorityGrouping+0x18>)
 80198a2:	68db      	ldr	r3, [r3, #12]
 80198a4:	0a1b      	lsrs	r3, r3, #8
 80198a6:	f003 0307 	and.w	r3, r3, #7
}
 80198aa:	4618      	mov	r0, r3
 80198ac:	46bd      	mov	sp, r7
 80198ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198b2:	4770      	bx	lr
 80198b4:	e000ed00 	.word	0xe000ed00

080198b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80198b8:	b480      	push	{r7}
 80198ba:	b083      	sub	sp, #12
 80198bc:	af00      	add	r7, sp, #0
 80198be:	4603      	mov	r3, r0
 80198c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80198c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80198c6:	2b00      	cmp	r3, #0
 80198c8:	db0b      	blt.n	80198e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80198ca:	79fb      	ldrb	r3, [r7, #7]
 80198cc:	f003 021f 	and.w	r2, r3, #31
 80198d0:	4907      	ldr	r1, [pc, #28]	@ (80198f0 <__NVIC_EnableIRQ+0x38>)
 80198d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80198d6:	095b      	lsrs	r3, r3, #5
 80198d8:	2001      	movs	r0, #1
 80198da:	fa00 f202 	lsl.w	r2, r0, r2
 80198de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80198e2:	bf00      	nop
 80198e4:	370c      	adds	r7, #12
 80198e6:	46bd      	mov	sp, r7
 80198e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198ec:	4770      	bx	lr
 80198ee:	bf00      	nop
 80198f0:	e000e100 	.word	0xe000e100

080198f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80198f4:	b480      	push	{r7}
 80198f6:	b083      	sub	sp, #12
 80198f8:	af00      	add	r7, sp, #0
 80198fa:	4603      	mov	r3, r0
 80198fc:	6039      	str	r1, [r7, #0]
 80198fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8019900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019904:	2b00      	cmp	r3, #0
 8019906:	db0a      	blt.n	801991e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8019908:	683b      	ldr	r3, [r7, #0]
 801990a:	b2da      	uxtb	r2, r3
 801990c:	490c      	ldr	r1, [pc, #48]	@ (8019940 <__NVIC_SetPriority+0x4c>)
 801990e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019912:	0112      	lsls	r2, r2, #4
 8019914:	b2d2      	uxtb	r2, r2
 8019916:	440b      	add	r3, r1
 8019918:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 801991c:	e00a      	b.n	8019934 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801991e:	683b      	ldr	r3, [r7, #0]
 8019920:	b2da      	uxtb	r2, r3
 8019922:	4908      	ldr	r1, [pc, #32]	@ (8019944 <__NVIC_SetPriority+0x50>)
 8019924:	79fb      	ldrb	r3, [r7, #7]
 8019926:	f003 030f 	and.w	r3, r3, #15
 801992a:	3b04      	subs	r3, #4
 801992c:	0112      	lsls	r2, r2, #4
 801992e:	b2d2      	uxtb	r2, r2
 8019930:	440b      	add	r3, r1
 8019932:	761a      	strb	r2, [r3, #24]
}
 8019934:	bf00      	nop
 8019936:	370c      	adds	r7, #12
 8019938:	46bd      	mov	sp, r7
 801993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801993e:	4770      	bx	lr
 8019940:	e000e100 	.word	0xe000e100
 8019944:	e000ed00 	.word	0xe000ed00

08019948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8019948:	b480      	push	{r7}
 801994a:	b089      	sub	sp, #36	@ 0x24
 801994c:	af00      	add	r7, sp, #0
 801994e:	60f8      	str	r0, [r7, #12]
 8019950:	60b9      	str	r1, [r7, #8]
 8019952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8019954:	68fb      	ldr	r3, [r7, #12]
 8019956:	f003 0307 	and.w	r3, r3, #7
 801995a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 801995c:	69fb      	ldr	r3, [r7, #28]
 801995e:	f1c3 0307 	rsb	r3, r3, #7
 8019962:	2b04      	cmp	r3, #4
 8019964:	bf28      	it	cs
 8019966:	2304      	movcs	r3, #4
 8019968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801996a:	69fb      	ldr	r3, [r7, #28]
 801996c:	3304      	adds	r3, #4
 801996e:	2b06      	cmp	r3, #6
 8019970:	d902      	bls.n	8019978 <NVIC_EncodePriority+0x30>
 8019972:	69fb      	ldr	r3, [r7, #28]
 8019974:	3b03      	subs	r3, #3
 8019976:	e000      	b.n	801997a <NVIC_EncodePriority+0x32>
 8019978:	2300      	movs	r3, #0
 801997a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801997c:	f04f 32ff 	mov.w	r2, #4294967295
 8019980:	69bb      	ldr	r3, [r7, #24]
 8019982:	fa02 f303 	lsl.w	r3, r2, r3
 8019986:	43da      	mvns	r2, r3
 8019988:	68bb      	ldr	r3, [r7, #8]
 801998a:	401a      	ands	r2, r3
 801998c:	697b      	ldr	r3, [r7, #20]
 801998e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8019990:	f04f 31ff 	mov.w	r1, #4294967295
 8019994:	697b      	ldr	r3, [r7, #20]
 8019996:	fa01 f303 	lsl.w	r3, r1, r3
 801999a:	43d9      	mvns	r1, r3
 801999c:	687b      	ldr	r3, [r7, #4]
 801999e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80199a0:	4313      	orrs	r3, r2
         );
}
 80199a2:	4618      	mov	r0, r3
 80199a4:	3724      	adds	r7, #36	@ 0x24
 80199a6:	46bd      	mov	sp, r7
 80199a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199ac:	4770      	bx	lr

080199ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80199ae:	b580      	push	{r7, lr}
 80199b0:	b082      	sub	sp, #8
 80199b2:	af00      	add	r7, sp, #0
 80199b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80199b6:	6878      	ldr	r0, [r7, #4]
 80199b8:	f7ff ff4c 	bl	8019854 <__NVIC_SetPriorityGrouping>
}
 80199bc:	bf00      	nop
 80199be:	3708      	adds	r7, #8
 80199c0:	46bd      	mov	sp, r7
 80199c2:	bd80      	pop	{r7, pc}

080199c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80199c4:	b580      	push	{r7, lr}
 80199c6:	b086      	sub	sp, #24
 80199c8:	af00      	add	r7, sp, #0
 80199ca:	4603      	mov	r3, r0
 80199cc:	60b9      	str	r1, [r7, #8]
 80199ce:	607a      	str	r2, [r7, #4]
 80199d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
 80199d2:	f7ff ff63 	bl	801989c <__NVIC_GetPriorityGrouping>
 80199d6:	4603      	mov	r3, r0
 80199d8:	f003 0307 	and.w	r3, r3, #7
 80199dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80199de:	687a      	ldr	r2, [r7, #4]
 80199e0:	68b9      	ldr	r1, [r7, #8]
 80199e2:	6978      	ldr	r0, [r7, #20]
 80199e4:	f7ff ffb0 	bl	8019948 <NVIC_EncodePriority>
 80199e8:	4602      	mov	r2, r0
 80199ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80199ee:	4611      	mov	r1, r2
 80199f0:	4618      	mov	r0, r3
 80199f2:	f7ff ff7f 	bl	80198f4 <__NVIC_SetPriority>
}
 80199f6:	bf00      	nop
 80199f8:	3718      	adds	r7, #24
 80199fa:	46bd      	mov	sp, r7
 80199fc:	bd80      	pop	{r7, pc}

080199fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbaxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80199fe:	b580      	push	{r7, lr}
 8019a00:	b082      	sub	sp, #8
 8019a02:	af00      	add	r7, sp, #0
 8019a04:	4603      	mov	r3, r0
 8019a06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8019a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019a0c:	4618      	mov	r0, r3
 8019a0e:	f7ff ff53 	bl	80198b8 <__NVIC_EnableIRQ>
}
 8019a12:	bf00      	nop
 8019a14:	3708      	adds	r7, #8
 8019a16:	46bd      	mov	sp, r7
 8019a18:	bd80      	pop	{r7, pc}
	...

08019a1c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8019a1c:	b480      	push	{r7}
 8019a1e:	b083      	sub	sp, #12
 8019a20:	af00      	add	r7, sp, #0
 8019a22:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8019a24:	687b      	ldr	r3, [r7, #4]
 8019a26:	3b01      	subs	r3, #1
 8019a28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019a2c:	d301      	bcc.n	8019a32 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8019a2e:	2301      	movs	r3, #1
 8019a30:	e00d      	b.n	8019a4e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8019a32:	4a0a      	ldr	r2, [pc, #40]	@ (8019a5c <HAL_SYSTICK_Config+0x40>)
 8019a34:	687b      	ldr	r3, [r7, #4]
 8019a36:	3b01      	subs	r3, #1
 8019a38:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8019a3a:	4b08      	ldr	r3, [pc, #32]	@ (8019a5c <HAL_SYSTICK_Config+0x40>)
 8019a3c:	2200      	movs	r2, #0
 8019a3e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8019a40:	4b06      	ldr	r3, [pc, #24]	@ (8019a5c <HAL_SYSTICK_Config+0x40>)
 8019a42:	681b      	ldr	r3, [r3, #0]
 8019a44:	4a05      	ldr	r2, [pc, #20]	@ (8019a5c <HAL_SYSTICK_Config+0x40>)
 8019a46:	f043 0303 	orr.w	r3, r3, #3
 8019a4a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8019a4c:	2300      	movs	r3, #0
}
 8019a4e:	4618      	mov	r0, r3
 8019a50:	370c      	adds	r7, #12
 8019a52:	46bd      	mov	sp, r7
 8019a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a58:	4770      	bx	lr
 8019a5a:	bf00      	nop
 8019a5c:	e000e010 	.word	0xe000e010

08019a60 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8019a60:	b480      	push	{r7}
 8019a62:	b083      	sub	sp, #12
 8019a64:	af00      	add	r7, sp, #0
 8019a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8019a68:	687b      	ldr	r3, [r7, #4]
 8019a6a:	2b04      	cmp	r3, #4
 8019a6c:	d844      	bhi.n	8019af8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8019a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8019a74 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8019a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019a74:	08019a97 	.word	0x08019a97
 8019a78:	08019ab5 	.word	0x08019ab5
 8019a7c:	08019ad7 	.word	0x08019ad7
 8019a80:	08019af9 	.word	0x08019af9
 8019a84:	08019a89 	.word	0x08019a89
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8019a88:	4b1f      	ldr	r3, [pc, #124]	@ (8019b08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8019a8a:	681b      	ldr	r3, [r3, #0]
 8019a8c:	4a1e      	ldr	r2, [pc, #120]	@ (8019b08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8019a8e:	f043 0304 	orr.w	r3, r3, #4
 8019a92:	6013      	str	r3, [r2, #0]
      break;
 8019a94:	e031      	b.n	8019afa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8019a96:	4b1c      	ldr	r3, [pc, #112]	@ (8019b08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8019a98:	681b      	ldr	r3, [r3, #0]
 8019a9a:	4a1b      	ldr	r2, [pc, #108]	@ (8019b08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8019a9c:	f023 0304 	bic.w	r3, r3, #4
 8019aa0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8019aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8019b0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8019aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019aa8:	4a18      	ldr	r2, [pc, #96]	@ (8019b0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8019aaa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8019aae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8019ab2:	e022      	b.n	8019afa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8019ab4:	4b14      	ldr	r3, [pc, #80]	@ (8019b08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8019ab6:	681b      	ldr	r3, [r3, #0]
 8019ab8:	4a13      	ldr	r2, [pc, #76]	@ (8019b08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8019aba:	f023 0304 	bic.w	r3, r3, #4
 8019abe:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8019ac0:	4b12      	ldr	r3, [pc, #72]	@ (8019b0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8019ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019ac6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8019aca:	4a10      	ldr	r2, [pc, #64]	@ (8019b0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8019acc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8019ad0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8019ad4:	e011      	b.n	8019afa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8019ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8019b08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8019ad8:	681b      	ldr	r3, [r3, #0]
 8019ada:	4a0b      	ldr	r2, [pc, #44]	@ (8019b08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8019adc:	f023 0304 	bic.w	r3, r3, #4
 8019ae0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8019ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8019b0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8019ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019ae8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8019aec:	4a07      	ldr	r2, [pc, #28]	@ (8019b0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8019aee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8019af2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8019af6:	e000      	b.n	8019afa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8019af8:	bf00      	nop
  }
}
 8019afa:	bf00      	nop
 8019afc:	370c      	adds	r7, #12
 8019afe:	46bd      	mov	sp, r7
 8019b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b04:	4770      	bx	lr
 8019b06:	bf00      	nop
 8019b08:	e000e010 	.word	0xe000e010
 8019b0c:	46020c00 	.word	0x46020c00

08019b10 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint32_t DataAddress)
{
 8019b10:	b580      	push	{r7, lr}
 8019b12:	b086      	sub	sp, #24
 8019b14:	af00      	add	r7, sp, #0
 8019b16:	60f8      	str	r0, [r7, #12]
 8019b18:	60b9      	str	r1, [r7, #8]
 8019b1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8019b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8019b9c <HAL_FLASH_Program+0x8c>)
 8019b1e:	781b      	ldrb	r3, [r3, #0]
 8019b20:	2b01      	cmp	r3, #1
 8019b22:	d101      	bne.n	8019b28 <HAL_FLASH_Program+0x18>
 8019b24:	2302      	movs	r3, #2
 8019b26:	e034      	b.n	8019b92 <HAL_FLASH_Program+0x82>
 8019b28:	4b1c      	ldr	r3, [pc, #112]	@ (8019b9c <HAL_FLASH_Program+0x8c>)
 8019b2a:	2201      	movs	r2, #1
 8019b2c:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8019b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8019b9c <HAL_FLASH_Program+0x8c>)
 8019b30:	2200      	movs	r2, #0
 8019b32:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8019b34:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8019b38:	f000 f870 	bl	8019c1c <FLASH_WaitForLastOperation>
 8019b3c:	4603      	mov	r3, r0
 8019b3e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8019b40:	7dfb      	ldrb	r3, [r7, #23]
 8019b42:	2b00      	cmp	r3, #0
 8019b44:	d121      	bne.n	8019b8a <HAL_FLASH_Program+0x7a>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 8019b46:	4a15      	ldr	r2, [pc, #84]	@ (8019b9c <HAL_FLASH_Program+0x8c>)
 8019b48:	68fb      	ldr	r3, [r7, #12]
 8019b4a:	6093      	str	r3, [r2, #8]

    /* Access to SECCR1 or NSCR1 depends on operation type */
#if defined(FLASH_SECCR1_LOCK)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR1) : &(FLASH_NS->NSCR1);
 8019b4c:	4b14      	ldr	r3, [pc, #80]	@ (8019ba0 <HAL_FLASH_Program+0x90>)
 8019b4e:	613b      	str	r3, [r7, #16]
#else
    reg_cr = &(FLASH_NS->NSCR1);
#endif /* FLASH_SECCR1_LOCK */

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 8019b50:	68fb      	ldr	r3, [r7, #12]
 8019b52:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019b56:	2b01      	cmp	r3, #1
 8019b58:	d104      	bne.n	8019b64 <HAL_FLASH_Program+0x54>
    {
      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(Address, DataAddress);
 8019b5a:	6879      	ldr	r1, [r7, #4]
 8019b5c:	68b8      	ldr	r0, [r7, #8]
 8019b5e:	f000 f8a9 	bl	8019cb4 <FLASH_Program_QuadWord>
 8019b62:	e003      	b.n	8019b6c <HAL_FLASH_Program+0x5c>
    }
    else
    {
      /* Program a burst of 8 quad-words at a specified address */
      FLASH_Program_Burst(Address, DataAddress);
 8019b64:	6879      	ldr	r1, [r7, #4]
 8019b66:	68b8      	ldr	r0, [r7, #8]
 8019b68:	f000 f8e0 	bl	8019d2c <FLASH_Program_Burst>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8019b6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8019b70:	f000 f854 	bl	8019c1c <FLASH_WaitForLastOperation>
 8019b74:	4603      	mov	r3, r0
 8019b76:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG (and BWR Bit in Burst programming mode) */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK)));
 8019b78:	693b      	ldr	r3, [r7, #16]
 8019b7a:	681a      	ldr	r2, [r3, #0]
 8019b7c:	68fb      	ldr	r3, [r7, #12]
 8019b7e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019b82:	43db      	mvns	r3, r3
 8019b84:	401a      	ands	r2, r3
 8019b86:	693b      	ldr	r3, [r7, #16]
 8019b88:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8019b8a:	4b04      	ldr	r3, [pc, #16]	@ (8019b9c <HAL_FLASH_Program+0x8c>)
 8019b8c:	2200      	movs	r2, #0
 8019b8e:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8019b90:	7dfb      	ldrb	r3, [r7, #23]
}
 8019b92:	4618      	mov	r0, r3
 8019b94:	3718      	adds	r7, #24
 8019b96:	46bd      	mov	sp, r7
 8019b98:	bd80      	pop	{r7, pc}
 8019b9a:	bf00      	nop
 8019b9c:	20001fd0 	.word	0x20001fd0
 8019ba0:	40022028 	.word	0x40022028

08019ba4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8019ba4:	b480      	push	{r7}
 8019ba6:	b083      	sub	sp, #12
 8019ba8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8019baa:	2300      	movs	r3, #0
 8019bac:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR1, FLASH_NSCR1_LOCK) != 0U)
 8019bae:	4b0b      	ldr	r3, [pc, #44]	@ (8019bdc <HAL_FLASH_Unlock+0x38>)
 8019bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019bb2:	2b00      	cmp	r3, #0
 8019bb4:	da0b      	bge.n	8019bce <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8019bb6:	4b09      	ldr	r3, [pc, #36]	@ (8019bdc <HAL_FLASH_Unlock+0x38>)
 8019bb8:	4a09      	ldr	r2, [pc, #36]	@ (8019be0 <HAL_FLASH_Unlock+0x3c>)
 8019bba:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8019bbc:	4b07      	ldr	r3, [pc, #28]	@ (8019bdc <HAL_FLASH_Unlock+0x38>)
 8019bbe:	4a09      	ldr	r2, [pc, #36]	@ (8019be4 <HAL_FLASH_Unlock+0x40>)
 8019bc0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR1, FLASH_NSCR1_LOCK) != 0U)
 8019bc2:	4b06      	ldr	r3, [pc, #24]	@ (8019bdc <HAL_FLASH_Unlock+0x38>)
 8019bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	da01      	bge.n	8019bce <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8019bca:	2301      	movs	r3, #1
 8019bcc:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8019bce:	79fb      	ldrb	r3, [r7, #7]
}
 8019bd0:	4618      	mov	r0, r3
 8019bd2:	370c      	adds	r7, #12
 8019bd4:	46bd      	mov	sp, r7
 8019bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bda:	4770      	bx	lr
 8019bdc:	40022000 	.word	0x40022000
 8019be0:	45670123 	.word	0x45670123
 8019be4:	cdef89ab 	.word	0xcdef89ab

08019be8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8019be8:	b480      	push	{r7}
 8019bea:	b083      	sub	sp, #12
 8019bec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8019bee:	2301      	movs	r3, #1
 8019bf0:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR1, FLASH_NSCR1_LOCK);
 8019bf2:	4b09      	ldr	r3, [pc, #36]	@ (8019c18 <HAL_FLASH_Lock+0x30>)
 8019bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019bf6:	4a08      	ldr	r2, [pc, #32]	@ (8019c18 <HAL_FLASH_Lock+0x30>)
 8019bf8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8019bfc:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR1, FLASH_NSCR1_LOCK) != 0U)
 8019bfe:	4b06      	ldr	r3, [pc, #24]	@ (8019c18 <HAL_FLASH_Lock+0x30>)
 8019c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019c02:	2b00      	cmp	r3, #0
 8019c04:	da01      	bge.n	8019c0a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8019c06:	2300      	movs	r3, #0
 8019c08:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8019c0a:	79fb      	ldrb	r3, [r7, #7]
}
 8019c0c:	4618      	mov	r0, r3
 8019c0e:	370c      	adds	r7, #12
 8019c10:	46bd      	mov	sp, r7
 8019c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c16:	4770      	bx	lr
 8019c18:	40022000 	.word	0x40022000

08019c1c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8019c1c:	b5b0      	push	{r4, r5, r7, lr}
 8019c1e:	b086      	sub	sp, #24
 8019c20:	af00      	add	r7, sp, #0
 8019c22:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY and WDW flags to be reset.
     Even if the FLASH operation fails, the BUSY & WDW flags will be reset, and an error flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
 8019c24:	f7fe fdf0 	bl	8018808 <HAL_GetTick>
 8019c28:	4602      	mov	r2, r0
 8019c2a:	460b      	mov	r3, r1
 8019c2c:	687b      	ldr	r3, [r7, #4]
 8019c2e:	4413      	add	r3, r2
 8019c30:	617b      	str	r3, [r7, #20]
  uint32_t error;
  __IO uint32_t *reg_sr;

  /* Access to SECSR or NSSR registers depends on operation type */
#if defined(FLASH_SECSR_EOP)
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
 8019c32:	4b1e      	ldr	r3, [pc, #120]	@ (8019cac <FLASH_WaitForLastOperation+0x90>)
 8019c34:	613b      	str	r3, [r7, #16]
#else
  reg_sr = &(FLASH_NS->NSSR);
#endif /* FLASH_SECSR_EOP */

  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
 8019c36:	e010      	b.n	8019c5a <FLASH_WaitForLastOperation+0x3e>
  {
    if (Timeout != HAL_MAX_DELAY)
 8019c38:	687b      	ldr	r3, [r7, #4]
 8019c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019c3e:	d00c      	beq.n	8019c5a <FLASH_WaitForLastOperation+0x3e>
    {
      if (HAL_GetTick() >= timeout)
 8019c40:	f7fe fde2 	bl	8018808 <HAL_GetTick>
 8019c44:	4602      	mov	r2, r0
 8019c46:	460b      	mov	r3, r1
 8019c48:	6979      	ldr	r1, [r7, #20]
 8019c4a:	2000      	movs	r0, #0
 8019c4c:	460c      	mov	r4, r1
 8019c4e:	4605      	mov	r5, r0
 8019c50:	42a2      	cmp	r2, r4
 8019c52:	41ab      	sbcs	r3, r5
 8019c54:	d301      	bcc.n	8019c5a <FLASH_WaitForLastOperation+0x3e>
      {
        return HAL_TIMEOUT;
 8019c56:	2303      	movs	r3, #3
 8019c58:	e023      	b.n	8019ca2 <FLASH_WaitForLastOperation+0x86>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
 8019c5a:	693b      	ldr	r3, [r7, #16]
 8019c5c:	681b      	ldr	r3, [r3, #0]
 8019c5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8019c62:	2b00      	cmp	r3, #0
 8019c64:	d1e8      	bne.n	8019c38 <FLASH_WaitForLastOperation+0x1c>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 8019c66:	693b      	ldr	r3, [r7, #16]
 8019c68:	681a      	ldr	r2, [r3, #0]
 8019c6a:	f242 03fa 	movw	r3, #8442	@ 0x20fa
 8019c6e:	4013      	ands	r3, r2
 8019c70:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */

  if (error != 0U)
 8019c72:	68fb      	ldr	r3, [r7, #12]
 8019c74:	2b00      	cmp	r3, #0
 8019c76:	d00a      	beq.n	8019c8e <FLASH_WaitForLastOperation+0x72>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8019c78:	4b0d      	ldr	r3, [pc, #52]	@ (8019cb0 <FLASH_WaitForLastOperation+0x94>)
 8019c7a:	685a      	ldr	r2, [r3, #4]
 8019c7c:	68fb      	ldr	r3, [r7, #12]
 8019c7e:	4313      	orrs	r3, r2
 8019c80:	4a0b      	ldr	r2, [pc, #44]	@ (8019cb0 <FLASH_WaitForLastOperation+0x94>)
 8019c82:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
 8019c84:	693b      	ldr	r3, [r7, #16]
 8019c86:	68fa      	ldr	r2, [r7, #12]
 8019c88:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 8019c8a:	2301      	movs	r3, #1
 8019c8c:	e009      	b.n	8019ca2 <FLASH_WaitForLastOperation+0x86>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8019c8e:	693b      	ldr	r3, [r7, #16]
 8019c90:	681b      	ldr	r3, [r3, #0]
 8019c92:	f003 0301 	and.w	r3, r3, #1
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d002      	beq.n	8019ca0 <FLASH_WaitForLastOperation+0x84>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
 8019c9a:	693b      	ldr	r3, [r7, #16]
 8019c9c:	2201      	movs	r2, #1
 8019c9e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8019ca0:	2300      	movs	r3, #0
}
 8019ca2:	4618      	mov	r0, r3
 8019ca4:	3718      	adds	r7, #24
 8019ca6:	46bd      	mov	sp, r7
 8019ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8019caa:	bf00      	nop
 8019cac:	40022020 	.word	0x40022020
 8019cb0:	20001fd0 	.word	0x20001fd0

08019cb4 <FLASH_Program_QuadWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t Address, uint32_t DataAddress)
{
 8019cb4:	b480      	push	{r7}
 8019cb6:	b08b      	sub	sp, #44	@ 0x2c
 8019cb8:	af00      	add	r7, sp, #0
 8019cba:	6078      	str	r0, [r7, #4]
 8019cbc:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 8019cbe:	2304      	movs	r3, #4
 8019cc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
 8019cc4:	687b      	ldr	r3, [r7, #4]
 8019cc6:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 8019cc8:	683b      	ldr	r3, [r7, #0]
 8019cca:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Access to SECCR1 or NSCR1 registers depends on operation type */
#if defined(FLASH_SECCR1_LOCK)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR1) : &(FLASH_NS->NSCR1);
 8019ccc:	4b16      	ldr	r3, [pc, #88]	@ (8019d28 <FLASH_Program_QuadWord+0x74>)
 8019cce:	61bb      	str	r3, [r7, #24]
#else
  reg_cr = &(FLASH_NS->NSCR1);
#endif /* FLASH_SECCR1_LOCK */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_NSCR1_PG);
 8019cd0:	69bb      	ldr	r3, [r7, #24]
 8019cd2:	681b      	ldr	r3, [r3, #0]
 8019cd4:	f043 0201 	orr.w	r2, r3, #1
 8019cd8:	69bb      	ldr	r3, [r7, #24]
 8019cda:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019cdc:	f3ef 8310 	mrs	r3, PRIMASK
 8019ce0:	613b      	str	r3, [r7, #16]
  return(result);
 8019ce2:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8019ce4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019ce6:	b672      	cpsid	i
}
 8019ce8:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 8019cea:	69fb      	ldr	r3, [r7, #28]
 8019cec:	681a      	ldr	r2, [r3, #0]
 8019cee:	6a3b      	ldr	r3, [r7, #32]
 8019cf0:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8019cf2:	6a3b      	ldr	r3, [r7, #32]
 8019cf4:	3304      	adds	r3, #4
 8019cf6:	623b      	str	r3, [r7, #32]
    src_addr++;
 8019cf8:	69fb      	ldr	r3, [r7, #28]
 8019cfa:	3304      	adds	r3, #4
 8019cfc:	61fb      	str	r3, [r7, #28]
    index--;
 8019cfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019d02:	3b01      	subs	r3, #1
 8019d04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 8019d08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019d0c:	2b00      	cmp	r3, #0
 8019d0e:	d1ec      	bne.n	8019cea <FLASH_Program_QuadWord+0x36>
 8019d10:	697b      	ldr	r3, [r7, #20]
 8019d12:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d14:	68fb      	ldr	r3, [r7, #12]
 8019d16:	f383 8810 	msr	PRIMASK, r3
}
 8019d1a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8019d1c:	bf00      	nop
 8019d1e:	372c      	adds	r7, #44	@ 0x2c
 8019d20:	46bd      	mov	sp, r7
 8019d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d26:	4770      	bx	lr
 8019d28:	40022028 	.word	0x40022028

08019d2c <FLASH_Program_Burst>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Burst(uint32_t Address, uint32_t DataAddress)
{
 8019d2c:	b480      	push	{r7}
 8019d2e:	b08b      	sub	sp, #44	@ 0x2c
 8019d30:	af00      	add	r7, sp, #0
 8019d32:	6078      	str	r0, [r7, #4]
 8019d34:	6039      	str	r1, [r7, #0]
  uint8_t burst_index = FLASH_NB_WORDS_IN_BURST;
 8019d36:	2320      	movs	r3, #32
 8019d38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
 8019d3c:	687b      	ldr	r3, [r7, #4]
 8019d3e:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8019d40:	683b      	ldr	r3, [r7, #0]
 8019d42:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Access to SECCR1 or NSCR1 registers depends on operation type */
#if defined(FLASH_SECCR1_LOCK)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR1) : &(FLASH_NS->NSCR1);
 8019d44:	4b17      	ldr	r3, [pc, #92]	@ (8019da4 <FLASH_Program_Burst+0x78>)
 8019d46:	61bb      	str	r3, [r7, #24]
#else
  reg_cr = &(FLASH_NS->NSCR1);
#endif /* FLASH_SECCR1_LOCK */

  /* Set PG and BWR bits */
  SET_BIT((*reg_cr), (FLASH_NSCR1_PG | FLASH_NSCR1_BWR));
 8019d48:	69bb      	ldr	r3, [r7, #24]
 8019d4a:	681b      	ldr	r3, [r3, #0]
 8019d4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8019d50:	f043 0301 	orr.w	r3, r3, #1
 8019d54:	69ba      	ldr	r2, [r7, #24]
 8019d56:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019d58:	f3ef 8310 	mrs	r3, PRIMASK
 8019d5c:	613b      	str	r3, [r7, #16]
  return(result);
 8019d5e:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8019d60:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019d62:	b672      	cpsid	i
}
 8019d64:	bf00      	nop
  __disable_irq();

  /* Program the burst */
  do
  {
    *dest_addr = *src_addr;
 8019d66:	69fb      	ldr	r3, [r7, #28]
 8019d68:	681a      	ldr	r2, [r3, #0]
 8019d6a:	6a3b      	ldr	r3, [r7, #32]
 8019d6c:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8019d6e:	6a3b      	ldr	r3, [r7, #32]
 8019d70:	3304      	adds	r3, #4
 8019d72:	623b      	str	r3, [r7, #32]
    src_addr++;
 8019d74:	69fb      	ldr	r3, [r7, #28]
 8019d76:	3304      	adds	r3, #4
 8019d78:	61fb      	str	r3, [r7, #28]
    burst_index--;
 8019d7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019d7e:	3b01      	subs	r3, #1
 8019d80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (burst_index != 0U);
 8019d84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019d88:	2b00      	cmp	r3, #0
 8019d8a:	d1ec      	bne.n	8019d66 <FLASH_Program_Burst+0x3a>
 8019d8c:	697b      	ldr	r3, [r7, #20]
 8019d8e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d90:	68fb      	ldr	r3, [r7, #12]
 8019d92:	f383 8810 	msr	PRIMASK, r3
}
 8019d96:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8019d98:	bf00      	nop
 8019d9a:	372c      	adds	r7, #44	@ 0x2c
 8019d9c:	46bd      	mov	sp, r7
 8019d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019da2:	4770      	bx	lr
 8019da4:	40022028 	.word	0x40022028

08019da8 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8019da8:	b580      	push	{r7, lr}
 8019daa:	b086      	sub	sp, #24
 8019dac:	af00      	add	r7, sp, #0
 8019dae:	6078      	str	r0, [r7, #4]
 8019db0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8019db2:	4b31      	ldr	r3, [pc, #196]	@ (8019e78 <HAL_FLASHEx_Erase+0xd0>)
 8019db4:	781b      	ldrb	r3, [r3, #0]
 8019db6:	2b01      	cmp	r3, #1
 8019db8:	d101      	bne.n	8019dbe <HAL_FLASHEx_Erase+0x16>
 8019dba:	2302      	movs	r3, #2
 8019dbc:	e058      	b.n	8019e70 <HAL_FLASHEx_Erase+0xc8>
 8019dbe:	4b2e      	ldr	r3, [pc, #184]	@ (8019e78 <HAL_FLASHEx_Erase+0xd0>)
 8019dc0:	2201      	movs	r2, #1
 8019dc2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8019dc4:	4b2c      	ldr	r3, [pc, #176]	@ (8019e78 <HAL_FLASHEx_Erase+0xd0>)
 8019dc6:	2200      	movs	r2, #0
 8019dc8:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8019dca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8019dce:	f7ff ff25 	bl	8019c1c <FLASH_WaitForLastOperation>
 8019dd2:	4603      	mov	r3, r0
 8019dd4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8019dd6:	7dfb      	ldrb	r3, [r7, #23]
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d145      	bne.n	8019e68 <HAL_FLASHEx_Erase+0xc0>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	681b      	ldr	r3, [r3, #0]
 8019de0:	4a25      	ldr	r2, [pc, #148]	@ (8019e78 <HAL_FLASHEx_Erase+0xd0>)
 8019de2:	6093      	str	r3, [r2, #8]

    /* Access to SECCR1 or NSCR1 depends on operation type */
#if defined(FLASH_SECCR1_LOCK)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR1) : &(FLASH_NS->NSCR1);
 8019de4:	4b25      	ldr	r3, [pc, #148]	@ (8019e7c <HAL_FLASHEx_Erase+0xd4>)
 8019de6:	60fb      	str	r3, [r7, #12]
#else
    reg_cr = &(FLASH_NS->NSCR1);
#endif /* FLASH_SECCR1_LOCK */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8019de8:	687b      	ldr	r3, [r7, #4]
 8019dea:	681b      	ldr	r3, [r3, #0]
 8019dec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019df0:	2b04      	cmp	r3, #4
 8019df2:	d108      	bne.n	8019e06 <HAL_FLASHEx_Erase+0x5e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8019df4:	f000 f844 	bl	8019e80 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8019df8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8019dfc:	f7ff ff0e 	bl	8019c1c <FLASH_WaitForLastOperation>
 8019e00:	4603      	mov	r3, r0
 8019e02:	75fb      	strb	r3, [r7, #23]
 8019e04:	e022      	b.n	8019e4c <HAL_FLASHEx_Erase+0xa4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8019e06:	683b      	ldr	r3, [r7, #0]
 8019e08:	f04f 32ff 	mov.w	r2, #4294967295
 8019e0c:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8019e0e:	687b      	ldr	r3, [r7, #4]
 8019e10:	685b      	ldr	r3, [r3, #4]
 8019e12:	613b      	str	r3, [r7, #16]
 8019e14:	e012      	b.n	8019e3c <HAL_FLASHEx_Erase+0x94>
      {
        /* Start erase page */
        FLASH_PageErase(page_index);
 8019e16:	6938      	ldr	r0, [r7, #16]
 8019e18:	f000 f848 	bl	8019eac <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8019e1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8019e20:	f7ff fefc 	bl	8019c1c <FLASH_WaitForLastOperation>
 8019e24:	4603      	mov	r3, r0
 8019e26:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 8019e28:	7dfb      	ldrb	r3, [r7, #23]
 8019e2a:	2b00      	cmp	r3, #0
 8019e2c:	d003      	beq.n	8019e36 <HAL_FLASHEx_Erase+0x8e>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8019e2e:	683b      	ldr	r3, [r7, #0]
 8019e30:	693a      	ldr	r2, [r7, #16]
 8019e32:	601a      	str	r2, [r3, #0]
          break;
 8019e34:	e00a      	b.n	8019e4c <HAL_FLASHEx_Erase+0xa4>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8019e36:	693b      	ldr	r3, [r7, #16]
 8019e38:	3301      	adds	r3, #1
 8019e3a:	613b      	str	r3, [r7, #16]
 8019e3c:	687b      	ldr	r3, [r7, #4]
 8019e3e:	685a      	ldr	r2, [r3, #4]
 8019e40:	687b      	ldr	r3, [r7, #4]
 8019e42:	689b      	ldr	r3, [r3, #8]
 8019e44:	4413      	add	r3, r2
 8019e46:	693a      	ldr	r2, [r7, #16]
 8019e48:	429a      	cmp	r2, r3
 8019e4a:	d3e4      	bcc.n	8019e16 <HAL_FLASHEx_Erase+0x6e>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (((pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK))) | FLASH_NSCR1_PNB));
 8019e4c:	68fb      	ldr	r3, [r7, #12]
 8019e4e:	681a      	ldr	r2, [r3, #0]
 8019e50:	687b      	ldr	r3, [r7, #4]
 8019e52:	681b      	ldr	r3, [r3, #0]
 8019e54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019e58:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8019e5c:	f443 737e 	orr.w	r3, r3, #1016	@ 0x3f8
 8019e60:	43db      	mvns	r3, r3
 8019e62:	401a      	ands	r2, r3
 8019e64:	68fb      	ldr	r3, [r7, #12]
 8019e66:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8019e68:	4b03      	ldr	r3, [pc, #12]	@ (8019e78 <HAL_FLASHEx_Erase+0xd0>)
 8019e6a:	2200      	movs	r2, #0
 8019e6c:	701a      	strb	r2, [r3, #0]

  return status;
 8019e6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8019e70:	4618      	mov	r0, r3
 8019e72:	3718      	adds	r7, #24
 8019e74:	46bd      	mov	sp, r7
 8019e76:	bd80      	pop	{r7, pc}
 8019e78:	20001fd0 	.word	0x20001fd0
 8019e7c:	40022028 	.word	0x40022028

08019e80 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase()
{
 8019e80:	b480      	push	{r7}
 8019e82:	b083      	sub	sp, #12
 8019e84:	af00      	add	r7, sp, #0
  __IO uint32_t *reg_cr;


  /* Access to SECCR1 or NSCR1 registers depends on operation type */
#if defined(FLASH_SECCR1_LOCK)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR1) : &(FLASH_NS->NSCR1);
 8019e86:	4b08      	ldr	r3, [pc, #32]	@ (8019ea8 <FLASH_MassErase+0x28>)
 8019e88:	607b      	str	r3, [r7, #4]
#else
  reg_cr = &(FLASH_NS->NSCR1);
#endif /* FLASH_SECCR1_LOCK */

  /* Set the Mass Erase Bit for the bank 1 and proceed to erase */
  SET_BIT((*reg_cr), FLASH_NSCR1_MER | FLASH_NSCR1_STRT);
 8019e8a:	687b      	ldr	r3, [r7, #4]
 8019e8c:	681b      	ldr	r3, [r3, #0]
 8019e8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8019e92:	f043 0304 	orr.w	r3, r3, #4
 8019e96:	687a      	ldr	r2, [r7, #4]
 8019e98:	6013      	str	r3, [r2, #0]
}
 8019e9a:	bf00      	nop
 8019e9c:	370c      	adds	r7, #12
 8019e9e:	46bd      	mov	sp, r7
 8019ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ea4:	4770      	bx	lr
 8019ea6:	bf00      	nop
 8019ea8:	40022028 	.word	0x40022028

08019eac <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in the bank - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8019eac:	b480      	push	{r7}
 8019eae:	b085      	sub	sp, #20
 8019eb0:	af00      	add	r7, sp, #0
 8019eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Access to SECCR1 or NSCR1 registers depends on operation type */
#if defined(FLASH_SECCR1_LOCK)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR1) : &(FLASH_NS->NSCR1);
 8019eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8019ee4 <FLASH_PageErase+0x38>)
 8019eb6:	60fb      	str	r3, [r7, #12]
  reg_cr = &(FLASH_NS->NSCR1);
#endif /* FLASH_SECCR1_LOCK */


  /* Proceed to erase the page */
  MODIFY_REG((*reg_cr), (FLASH_NSCR1_PNB | FLASH_NSCR1_PER | FLASH_NSCR1_STRT), ((Page << FLASH_NSCR1_PNB_Pos) | FLASH_NSCR1_PER | FLASH_NSCR1_STRT));
 8019eb8:	68fb      	ldr	r3, [r7, #12]
 8019eba:	681b      	ldr	r3, [r3, #0]
 8019ebc:	f423 3381 	bic.w	r3, r3, #66048	@ 0x10200
 8019ec0:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
 8019ec4:	687a      	ldr	r2, [r7, #4]
 8019ec6:	00d2      	lsls	r2, r2, #3
 8019ec8:	4313      	orrs	r3, r2
 8019eca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8019ece:	f043 0302 	orr.w	r3, r3, #2
 8019ed2:	68fa      	ldr	r2, [r7, #12]
 8019ed4:	6013      	str	r3, [r2, #0]
}
 8019ed6:	bf00      	nop
 8019ed8:	3714      	adds	r7, #20
 8019eda:	46bd      	mov	sp, r7
 8019edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ee0:	4770      	bx	lr
 8019ee2:	bf00      	nop
 8019ee4:	40022028 	.word	0x40022028

08019ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8019ee8:	b480      	push	{r7}
 8019eea:	b087      	sub	sp, #28
 8019eec:	af00      	add	r7, sp, #0
 8019eee:	6078      	str	r0, [r7, #4]
 8019ef0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8019ef2:	2300      	movs	r3, #0
 8019ef4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8019ef6:	e130      	b.n	801a15a <HAL_GPIO_Init+0x272>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8019ef8:	683b      	ldr	r3, [r7, #0]
 8019efa:	681a      	ldr	r2, [r3, #0]
 8019efc:	2101      	movs	r1, #1
 8019efe:	697b      	ldr	r3, [r7, #20]
 8019f00:	fa01 f303 	lsl.w	r3, r1, r3
 8019f04:	4013      	ands	r3, r2
 8019f06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8019f08:	68fb      	ldr	r3, [r7, #12]
 8019f0a:	2b00      	cmp	r3, #0
 8019f0c:	f000 8122 	beq.w	801a154 <HAL_GPIO_Init+0x26c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8019f10:	683b      	ldr	r3, [r7, #0]
 8019f12:	685b      	ldr	r3, [r3, #4]
 8019f14:	f003 0303 	and.w	r3, r3, #3
 8019f18:	2b01      	cmp	r3, #1
 8019f1a:	d005      	beq.n	8019f28 <HAL_GPIO_Init+0x40>
 8019f1c:	683b      	ldr	r3, [r7, #0]
 8019f1e:	685b      	ldr	r3, [r3, #4]
 8019f20:	f003 0303 	and.w	r3, r3, #3
 8019f24:	2b02      	cmp	r3, #2
 8019f26:	d130      	bne.n	8019f8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8019f28:	687b      	ldr	r3, [r7, #4]
 8019f2a:	689b      	ldr	r3, [r3, #8]
 8019f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8019f2e:	697b      	ldr	r3, [r7, #20]
 8019f30:	005b      	lsls	r3, r3, #1
 8019f32:	2203      	movs	r2, #3
 8019f34:	fa02 f303 	lsl.w	r3, r2, r3
 8019f38:	43db      	mvns	r3, r3
 8019f3a:	693a      	ldr	r2, [r7, #16]
 8019f3c:	4013      	ands	r3, r2
 8019f3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8019f40:	683b      	ldr	r3, [r7, #0]
 8019f42:	68da      	ldr	r2, [r3, #12]
 8019f44:	697b      	ldr	r3, [r7, #20]
 8019f46:	005b      	lsls	r3, r3, #1
 8019f48:	fa02 f303 	lsl.w	r3, r2, r3
 8019f4c:	693a      	ldr	r2, [r7, #16]
 8019f4e:	4313      	orrs	r3, r2
 8019f50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8019f52:	687b      	ldr	r3, [r7, #4]
 8019f54:	693a      	ldr	r2, [r7, #16]
 8019f56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8019f58:	687b      	ldr	r3, [r7, #4]
 8019f5a:	685b      	ldr	r3, [r3, #4]
 8019f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8019f5e:	2201      	movs	r2, #1
 8019f60:	697b      	ldr	r3, [r7, #20]
 8019f62:	fa02 f303 	lsl.w	r3, r2, r3
 8019f66:	43db      	mvns	r3, r3
 8019f68:	693a      	ldr	r2, [r7, #16]
 8019f6a:	4013      	ands	r3, r2
 8019f6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8019f6e:	683b      	ldr	r3, [r7, #0]
 8019f70:	685b      	ldr	r3, [r3, #4]
 8019f72:	091b      	lsrs	r3, r3, #4
 8019f74:	f003 0201 	and.w	r2, r3, #1
 8019f78:	697b      	ldr	r3, [r7, #20]
 8019f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8019f7e:	693a      	ldr	r2, [r7, #16]
 8019f80:	4313      	orrs	r3, r2
 8019f82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8019f84:	687b      	ldr	r3, [r7, #4]
 8019f86:	693a      	ldr	r2, [r7, #16]
 8019f88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8019f8a:	683b      	ldr	r3, [r7, #0]
 8019f8c:	685b      	ldr	r3, [r3, #4]
 8019f8e:	f003 0303 	and.w	r3, r3, #3
 8019f92:	2b03      	cmp	r3, #3
 8019f94:	d017      	beq.n	8019fc6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	68db      	ldr	r3, [r3, #12]
 8019f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8019f9c:	697b      	ldr	r3, [r7, #20]
 8019f9e:	005b      	lsls	r3, r3, #1
 8019fa0:	2203      	movs	r2, #3
 8019fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8019fa6:	43db      	mvns	r3, r3
 8019fa8:	693a      	ldr	r2, [r7, #16]
 8019faa:	4013      	ands	r3, r2
 8019fac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8019fae:	683b      	ldr	r3, [r7, #0]
 8019fb0:	689a      	ldr	r2, [r3, #8]
 8019fb2:	697b      	ldr	r3, [r7, #20]
 8019fb4:	005b      	lsls	r3, r3, #1
 8019fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8019fba:	693a      	ldr	r2, [r7, #16]
 8019fbc:	4313      	orrs	r3, r2
 8019fbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8019fc0:	687b      	ldr	r3, [r7, #4]
 8019fc2:	693a      	ldr	r2, [r7, #16]
 8019fc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8019fc6:	683b      	ldr	r3, [r7, #0]
 8019fc8:	685b      	ldr	r3, [r3, #4]
 8019fca:	f003 0303 	and.w	r3, r3, #3
 8019fce:	2b02      	cmp	r3, #2
 8019fd0:	d123      	bne.n	801a01a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8019fd2:	697b      	ldr	r3, [r7, #20]
 8019fd4:	08da      	lsrs	r2, r3, #3
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	3208      	adds	r2, #8
 8019fda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019fde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8019fe0:	697b      	ldr	r3, [r7, #20]
 8019fe2:	f003 0307 	and.w	r3, r3, #7
 8019fe6:	009b      	lsls	r3, r3, #2
 8019fe8:	220f      	movs	r2, #15
 8019fea:	fa02 f303 	lsl.w	r3, r2, r3
 8019fee:	43db      	mvns	r3, r3
 8019ff0:	693a      	ldr	r2, [r7, #16]
 8019ff2:	4013      	ands	r3, r2
 8019ff4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8019ff6:	683b      	ldr	r3, [r7, #0]
 8019ff8:	691a      	ldr	r2, [r3, #16]
 8019ffa:	697b      	ldr	r3, [r7, #20]
 8019ffc:	f003 0307 	and.w	r3, r3, #7
 801a000:	009b      	lsls	r3, r3, #2
 801a002:	fa02 f303 	lsl.w	r3, r2, r3
 801a006:	693a      	ldr	r2, [r7, #16]
 801a008:	4313      	orrs	r3, r2
 801a00a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 801a00c:	697b      	ldr	r3, [r7, #20]
 801a00e:	08da      	lsrs	r2, r3, #3
 801a010:	687b      	ldr	r3, [r7, #4]
 801a012:	3208      	adds	r2, #8
 801a014:	6939      	ldr	r1, [r7, #16]
 801a016:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801a01a:	687b      	ldr	r3, [r7, #4]
 801a01c:	681b      	ldr	r3, [r3, #0]
 801a01e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 801a020:	697b      	ldr	r3, [r7, #20]
 801a022:	005b      	lsls	r3, r3, #1
 801a024:	2203      	movs	r2, #3
 801a026:	fa02 f303 	lsl.w	r3, r2, r3
 801a02a:	43db      	mvns	r3, r3
 801a02c:	693a      	ldr	r2, [r7, #16]
 801a02e:	4013      	ands	r3, r2
 801a030:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 801a032:	683b      	ldr	r3, [r7, #0]
 801a034:	685b      	ldr	r3, [r3, #4]
 801a036:	f003 0203 	and.w	r2, r3, #3
 801a03a:	697b      	ldr	r3, [r7, #20]
 801a03c:	005b      	lsls	r3, r3, #1
 801a03e:	fa02 f303 	lsl.w	r3, r2, r3
 801a042:	693a      	ldr	r2, [r7, #16]
 801a044:	4313      	orrs	r3, r2
 801a046:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 801a048:	687b      	ldr	r3, [r7, #4]
 801a04a:	693a      	ldr	r2, [r7, #16]
 801a04c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 801a04e:	683b      	ldr	r3, [r7, #0]
 801a050:	685b      	ldr	r3, [r3, #4]
 801a052:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801a056:	2b00      	cmp	r3, #0
 801a058:	d07c      	beq.n	801a154 <HAL_GPIO_Init+0x26c>
      {
        temp = EXTI->EXTICR[position >> 2U];
 801a05a:	4a47      	ldr	r2, [pc, #284]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a05c:	697b      	ldr	r3, [r7, #20]
 801a05e:	089b      	lsrs	r3, r3, #2
 801a060:	3318      	adds	r3, #24
 801a062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a066:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 801a068:	697b      	ldr	r3, [r7, #20]
 801a06a:	f003 0303 	and.w	r3, r3, #3
 801a06e:	00db      	lsls	r3, r3, #3
 801a070:	220f      	movs	r2, #15
 801a072:	fa02 f303 	lsl.w	r3, r2, r3
 801a076:	43db      	mvns	r3, r3
 801a078:	693a      	ldr	r2, [r7, #16]
 801a07a:	4013      	ands	r3, r2
 801a07c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 801a07e:	687b      	ldr	r3, [r7, #4]
 801a080:	0a9a      	lsrs	r2, r3, #10
 801a082:	4b3e      	ldr	r3, [pc, #248]	@ (801a17c <HAL_GPIO_Init+0x294>)
 801a084:	4013      	ands	r3, r2
 801a086:	697a      	ldr	r2, [r7, #20]
 801a088:	f002 0203 	and.w	r2, r2, #3
 801a08c:	00d2      	lsls	r2, r2, #3
 801a08e:	4093      	lsls	r3, r2
 801a090:	693a      	ldr	r2, [r7, #16]
 801a092:	4313      	orrs	r3, r2
 801a094:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 801a096:	4938      	ldr	r1, [pc, #224]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a098:	697b      	ldr	r3, [r7, #20]
 801a09a:	089b      	lsrs	r3, r3, #2
 801a09c:	3318      	adds	r3, #24
 801a09e:	693a      	ldr	r2, [r7, #16]
 801a0a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 801a0a4:	4b34      	ldr	r3, [pc, #208]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a0a6:	681b      	ldr	r3, [r3, #0]
 801a0a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801a0aa:	68fb      	ldr	r3, [r7, #12]
 801a0ac:	43db      	mvns	r3, r3
 801a0ae:	693a      	ldr	r2, [r7, #16]
 801a0b0:	4013      	ands	r3, r2
 801a0b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 801a0b4:	683b      	ldr	r3, [r7, #0]
 801a0b6:	685b      	ldr	r3, [r3, #4]
 801a0b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801a0bc:	2b00      	cmp	r3, #0
 801a0be:	d003      	beq.n	801a0c8 <HAL_GPIO_Init+0x1e0>
        {
          temp |= iocurrent;
 801a0c0:	693a      	ldr	r2, [r7, #16]
 801a0c2:	68fb      	ldr	r3, [r7, #12]
 801a0c4:	4313      	orrs	r3, r2
 801a0c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 801a0c8:	4a2b      	ldr	r2, [pc, #172]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a0ca:	693b      	ldr	r3, [r7, #16]
 801a0cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 801a0ce:	4b2a      	ldr	r3, [pc, #168]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a0d0:	685b      	ldr	r3, [r3, #4]
 801a0d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801a0d4:	68fb      	ldr	r3, [r7, #12]
 801a0d6:	43db      	mvns	r3, r3
 801a0d8:	693a      	ldr	r2, [r7, #16]
 801a0da:	4013      	ands	r3, r2
 801a0dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 801a0de:	683b      	ldr	r3, [r7, #0]
 801a0e0:	685b      	ldr	r3, [r3, #4]
 801a0e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801a0e6:	2b00      	cmp	r3, #0
 801a0e8:	d003      	beq.n	801a0f2 <HAL_GPIO_Init+0x20a>
        {
          temp |= iocurrent;
 801a0ea:	693a      	ldr	r2, [r7, #16]
 801a0ec:	68fb      	ldr	r3, [r7, #12]
 801a0ee:	4313      	orrs	r3, r2
 801a0f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 801a0f2:	4a21      	ldr	r2, [pc, #132]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a0f4:	693b      	ldr	r3, [r7, #16]
 801a0f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 801a0f8:	4b1f      	ldr	r3, [pc, #124]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a0fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801a0fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801a100:	68fb      	ldr	r3, [r7, #12]
 801a102:	43db      	mvns	r3, r3
 801a104:	693a      	ldr	r2, [r7, #16]
 801a106:	4013      	ands	r3, r2
 801a108:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 801a10a:	683b      	ldr	r3, [r7, #0]
 801a10c:	685b      	ldr	r3, [r3, #4]
 801a10e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a112:	2b00      	cmp	r3, #0
 801a114:	d003      	beq.n	801a11e <HAL_GPIO_Init+0x236>
        {
          temp |= iocurrent;
 801a116:	693a      	ldr	r2, [r7, #16]
 801a118:	68fb      	ldr	r3, [r7, #12]
 801a11a:	4313      	orrs	r3, r2
 801a11c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 801a11e:	4a16      	ldr	r2, [pc, #88]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a120:	693b      	ldr	r3, [r7, #16]
 801a122:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 801a126:	4b14      	ldr	r3, [pc, #80]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a128:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801a12c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801a12e:	68fb      	ldr	r3, [r7, #12]
 801a130:	43db      	mvns	r3, r3
 801a132:	693a      	ldr	r2, [r7, #16]
 801a134:	4013      	ands	r3, r2
 801a136:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 801a138:	683b      	ldr	r3, [r7, #0]
 801a13a:	685b      	ldr	r3, [r3, #4]
 801a13c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801a140:	2b00      	cmp	r3, #0
 801a142:	d003      	beq.n	801a14c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 801a144:	693a      	ldr	r2, [r7, #16]
 801a146:	68fb      	ldr	r3, [r7, #12]
 801a148:	4313      	orrs	r3, r2
 801a14a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 801a14c:	4a0a      	ldr	r2, [pc, #40]	@ (801a178 <HAL_GPIO_Init+0x290>)
 801a14e:	693b      	ldr	r3, [r7, #16]
 801a150:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 801a154:	697b      	ldr	r3, [r7, #20]
 801a156:	3301      	adds	r3, #1
 801a158:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 801a15a:	683b      	ldr	r3, [r7, #0]
 801a15c:	681a      	ldr	r2, [r3, #0]
 801a15e:	697b      	ldr	r3, [r7, #20]
 801a160:	fa22 f303 	lsr.w	r3, r2, r3
 801a164:	2b00      	cmp	r3, #0
 801a166:	f47f aec7 	bne.w	8019ef8 <HAL_GPIO_Init+0x10>
  }
}
 801a16a:	bf00      	nop
 801a16c:	bf00      	nop
 801a16e:	371c      	adds	r7, #28
 801a170:	46bd      	mov	sp, r7
 801a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a176:	4770      	bx	lr
 801a178:	46022000 	.word	0x46022000
 801a17c:	002f7f7f 	.word	0x002f7f7f

0801a180 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 801a180:	b480      	push	{r7}
 801a182:	b085      	sub	sp, #20
 801a184:	af00      	add	r7, sp, #0
 801a186:	6078      	str	r0, [r7, #4]
 801a188:	460b      	mov	r3, r1
 801a18a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 801a18c:	687b      	ldr	r3, [r7, #4]
 801a18e:	691a      	ldr	r2, [r3, #16]
 801a190:	887b      	ldrh	r3, [r7, #2]
 801a192:	4013      	ands	r3, r2
 801a194:	2b00      	cmp	r3, #0
 801a196:	d002      	beq.n	801a19e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 801a198:	2301      	movs	r3, #1
 801a19a:	73fb      	strb	r3, [r7, #15]
 801a19c:	e001      	b.n	801a1a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 801a19e:	2300      	movs	r3, #0
 801a1a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 801a1a2:	7bfb      	ldrb	r3, [r7, #15]
}
 801a1a4:	4618      	mov	r0, r3
 801a1a6:	3714      	adds	r7, #20
 801a1a8:	46bd      	mov	sp, r7
 801a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1ae:	4770      	bx	lr

0801a1b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801a1b0:	b480      	push	{r7}
 801a1b2:	b083      	sub	sp, #12
 801a1b4:	af00      	add	r7, sp, #0
 801a1b6:	6078      	str	r0, [r7, #4]
 801a1b8:	460b      	mov	r3, r1
 801a1ba:	807b      	strh	r3, [r7, #2]
 801a1bc:	4613      	mov	r3, r2
 801a1be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 801a1c0:	787b      	ldrb	r3, [r7, #1]
 801a1c2:	2b00      	cmp	r3, #0
 801a1c4:	d003      	beq.n	801a1ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801a1c6:	887a      	ldrh	r2, [r7, #2]
 801a1c8:	687b      	ldr	r3, [r7, #4]
 801a1ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 801a1cc:	e002      	b.n	801a1d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 801a1ce:	887a      	ldrh	r2, [r7, #2]
 801a1d0:	687b      	ldr	r3, [r7, #4]
 801a1d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801a1d4:	bf00      	nop
 801a1d6:	370c      	adds	r7, #12
 801a1d8:	46bd      	mov	sp, r7
 801a1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1de:	4770      	bx	lr

0801a1e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 801a1e0:	b580      	push	{r7, lr}
 801a1e2:	b082      	sub	sp, #8
 801a1e4:	af00      	add	r7, sp, #0
 801a1e6:	4603      	mov	r3, r0
 801a1e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00U)
 801a1ea:	4b0f      	ldr	r3, [pc, #60]	@ (801a228 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 801a1ec:	68da      	ldr	r2, [r3, #12]
 801a1ee:	88fb      	ldrh	r3, [r7, #6]
 801a1f0:	4013      	ands	r3, r2
 801a1f2:	2b00      	cmp	r3, #0
 801a1f4:	d006      	beq.n	801a204 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 801a1f6:	4a0c      	ldr	r2, [pc, #48]	@ (801a228 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 801a1f8:	88fb      	ldrh	r3, [r7, #6]
 801a1fa:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 801a1fc:	88fb      	ldrh	r3, [r7, #6]
 801a1fe:	4618      	mov	r0, r3
 801a200:	f7f1 f9d4 	bl	800b5ac <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00U)
 801a204:	4b08      	ldr	r3, [pc, #32]	@ (801a228 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 801a206:	691a      	ldr	r2, [r3, #16]
 801a208:	88fb      	ldrh	r3, [r7, #6]
 801a20a:	4013      	ands	r3, r2
 801a20c:	2b00      	cmp	r3, #0
 801a20e:	d006      	beq.n	801a21e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 801a210:	4a05      	ldr	r2, [pc, #20]	@ (801a228 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 801a212:	88fb      	ldrh	r3, [r7, #6]
 801a214:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 801a216:	88fb      	ldrh	r3, [r7, #6]
 801a218:	4618      	mov	r0, r3
 801a21a:	f7f1 f98d 	bl	800b538 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 801a21e:	bf00      	nop
 801a220:	3708      	adds	r7, #8
 801a222:	46bd      	mov	sp, r7
 801a224:	bd80      	pop	{r7, pc}
 801a226:	bf00      	nop
 801a228:	46022000 	.word	0x46022000

0801a22c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 801a22c:	b580      	push	{r7, lr}
 801a22e:	b082      	sub	sp, #8
 801a230:	af00      	add	r7, sp, #0
 801a232:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 801a234:	687b      	ldr	r3, [r7, #4]
 801a236:	2b00      	cmp	r3, #0
 801a238:	d101      	bne.n	801a23e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801a23a:	2301      	movs	r3, #1
 801a23c:	e08d      	b.n	801a35a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 801a23e:	687b      	ldr	r3, [r7, #4]
 801a240:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801a244:	b2db      	uxtb	r3, r3
 801a246:	2b00      	cmp	r3, #0
 801a248:	d106      	bne.n	801a258 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 801a24a:	687b      	ldr	r3, [r7, #4]
 801a24c:	2200      	movs	r2, #0
 801a24e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 801a252:	6878      	ldr	r0, [r7, #4]
 801a254:	f7ef faaa 	bl	80097ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	2224      	movs	r2, #36	@ 0x24
 801a25c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 801a260:	687b      	ldr	r3, [r7, #4]
 801a262:	681b      	ldr	r3, [r3, #0]
 801a264:	681a      	ldr	r2, [r3, #0]
 801a266:	687b      	ldr	r3, [r7, #4]
 801a268:	681b      	ldr	r3, [r3, #0]
 801a26a:	f022 0201 	bic.w	r2, r2, #1
 801a26e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 801a270:	687b      	ldr	r3, [r7, #4]
 801a272:	685a      	ldr	r2, [r3, #4]
 801a274:	687b      	ldr	r3, [r7, #4]
 801a276:	681b      	ldr	r3, [r3, #0]
 801a278:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 801a27c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 801a27e:	687b      	ldr	r3, [r7, #4]
 801a280:	681b      	ldr	r3, [r3, #0]
 801a282:	689a      	ldr	r2, [r3, #8]
 801a284:	687b      	ldr	r3, [r7, #4]
 801a286:	681b      	ldr	r3, [r3, #0]
 801a288:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801a28c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 801a28e:	687b      	ldr	r3, [r7, #4]
 801a290:	68db      	ldr	r3, [r3, #12]
 801a292:	2b01      	cmp	r3, #1
 801a294:	d107      	bne.n	801a2a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 801a296:	687b      	ldr	r3, [r7, #4]
 801a298:	689a      	ldr	r2, [r3, #8]
 801a29a:	687b      	ldr	r3, [r7, #4]
 801a29c:	681b      	ldr	r3, [r3, #0]
 801a29e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801a2a2:	609a      	str	r2, [r3, #8]
 801a2a4:	e006      	b.n	801a2b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 801a2a6:	687b      	ldr	r3, [r7, #4]
 801a2a8:	689a      	ldr	r2, [r3, #8]
 801a2aa:	687b      	ldr	r3, [r7, #4]
 801a2ac:	681b      	ldr	r3, [r3, #0]
 801a2ae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 801a2b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 801a2b4:	687b      	ldr	r3, [r7, #4]
 801a2b6:	68db      	ldr	r3, [r3, #12]
 801a2b8:	2b02      	cmp	r3, #2
 801a2ba:	d108      	bne.n	801a2ce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 801a2bc:	687b      	ldr	r3, [r7, #4]
 801a2be:	681b      	ldr	r3, [r3, #0]
 801a2c0:	685a      	ldr	r2, [r3, #4]
 801a2c2:	687b      	ldr	r3, [r7, #4]
 801a2c4:	681b      	ldr	r3, [r3, #0]
 801a2c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801a2ca:	605a      	str	r2, [r3, #4]
 801a2cc:	e007      	b.n	801a2de <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 801a2ce:	687b      	ldr	r3, [r7, #4]
 801a2d0:	681b      	ldr	r3, [r3, #0]
 801a2d2:	685a      	ldr	r2, [r3, #4]
 801a2d4:	687b      	ldr	r3, [r7, #4]
 801a2d6:	681b      	ldr	r3, [r3, #0]
 801a2d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801a2dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 801a2de:	687b      	ldr	r3, [r7, #4]
 801a2e0:	681b      	ldr	r3, [r3, #0]
 801a2e2:	685b      	ldr	r3, [r3, #4]
 801a2e4:	687a      	ldr	r2, [r7, #4]
 801a2e6:	6812      	ldr	r2, [r2, #0]
 801a2e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801a2ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801a2f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 801a2f2:	687b      	ldr	r3, [r7, #4]
 801a2f4:	681b      	ldr	r3, [r3, #0]
 801a2f6:	68da      	ldr	r2, [r3, #12]
 801a2f8:	687b      	ldr	r3, [r7, #4]
 801a2fa:	681b      	ldr	r3, [r3, #0]
 801a2fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801a300:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 801a302:	687b      	ldr	r3, [r7, #4]
 801a304:	691a      	ldr	r2, [r3, #16]
 801a306:	687b      	ldr	r3, [r7, #4]
 801a308:	695b      	ldr	r3, [r3, #20]
 801a30a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 801a30e:	687b      	ldr	r3, [r7, #4]
 801a310:	699b      	ldr	r3, [r3, #24]
 801a312:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 801a314:	687b      	ldr	r3, [r7, #4]
 801a316:	681b      	ldr	r3, [r3, #0]
 801a318:	430a      	orrs	r2, r1
 801a31a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 801a31c:	687b      	ldr	r3, [r7, #4]
 801a31e:	69d9      	ldr	r1, [r3, #28]
 801a320:	687b      	ldr	r3, [r7, #4]
 801a322:	6a1a      	ldr	r2, [r3, #32]
 801a324:	687b      	ldr	r3, [r7, #4]
 801a326:	681b      	ldr	r3, [r3, #0]
 801a328:	430a      	orrs	r2, r1
 801a32a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 801a32c:	687b      	ldr	r3, [r7, #4]
 801a32e:	681b      	ldr	r3, [r3, #0]
 801a330:	681a      	ldr	r2, [r3, #0]
 801a332:	687b      	ldr	r3, [r7, #4]
 801a334:	681b      	ldr	r3, [r3, #0]
 801a336:	f042 0201 	orr.w	r2, r2, #1
 801a33a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801a33c:	687b      	ldr	r3, [r7, #4]
 801a33e:	2200      	movs	r2, #0
 801a340:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 801a342:	687b      	ldr	r3, [r7, #4]
 801a344:	2220      	movs	r2, #32
 801a346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 801a34a:	687b      	ldr	r3, [r7, #4]
 801a34c:	2200      	movs	r2, #0
 801a34e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 801a350:	687b      	ldr	r3, [r7, #4]
 801a352:	2200      	movs	r2, #0
 801a354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 801a358:	2300      	movs	r3, #0
}
 801a35a:	4618      	mov	r0, r3
 801a35c:	3708      	adds	r7, #8
 801a35e:	46bd      	mov	sp, r7
 801a360:	bd80      	pop	{r7, pc}

0801a362 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 801a362:	b480      	push	{r7}
 801a364:	b083      	sub	sp, #12
 801a366:	af00      	add	r7, sp, #0
 801a368:	6078      	str	r0, [r7, #4]
 801a36a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801a36c:	687b      	ldr	r3, [r7, #4]
 801a36e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801a372:	b2db      	uxtb	r3, r3
 801a374:	2b20      	cmp	r3, #32
 801a376:	d138      	bne.n	801a3ea <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801a378:	687b      	ldr	r3, [r7, #4]
 801a37a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801a37e:	2b01      	cmp	r3, #1
 801a380:	d101      	bne.n	801a386 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 801a382:	2302      	movs	r3, #2
 801a384:	e032      	b.n	801a3ec <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 801a386:	687b      	ldr	r3, [r7, #4]
 801a388:	2201      	movs	r2, #1
 801a38a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 801a38e:	687b      	ldr	r3, [r7, #4]
 801a390:	2224      	movs	r2, #36	@ 0x24
 801a392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 801a396:	687b      	ldr	r3, [r7, #4]
 801a398:	681b      	ldr	r3, [r3, #0]
 801a39a:	681a      	ldr	r2, [r3, #0]
 801a39c:	687b      	ldr	r3, [r7, #4]
 801a39e:	681b      	ldr	r3, [r3, #0]
 801a3a0:	f022 0201 	bic.w	r2, r2, #1
 801a3a4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 801a3a6:	687b      	ldr	r3, [r7, #4]
 801a3a8:	681b      	ldr	r3, [r3, #0]
 801a3aa:	681a      	ldr	r2, [r3, #0]
 801a3ac:	687b      	ldr	r3, [r7, #4]
 801a3ae:	681b      	ldr	r3, [r3, #0]
 801a3b0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 801a3b4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 801a3b6:	687b      	ldr	r3, [r7, #4]
 801a3b8:	681b      	ldr	r3, [r3, #0]
 801a3ba:	6819      	ldr	r1, [r3, #0]
 801a3bc:	687b      	ldr	r3, [r7, #4]
 801a3be:	681b      	ldr	r3, [r3, #0]
 801a3c0:	683a      	ldr	r2, [r7, #0]
 801a3c2:	430a      	orrs	r2, r1
 801a3c4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 801a3c6:	687b      	ldr	r3, [r7, #4]
 801a3c8:	681b      	ldr	r3, [r3, #0]
 801a3ca:	681a      	ldr	r2, [r3, #0]
 801a3cc:	687b      	ldr	r3, [r7, #4]
 801a3ce:	681b      	ldr	r3, [r3, #0]
 801a3d0:	f042 0201 	orr.w	r2, r2, #1
 801a3d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 801a3d6:	687b      	ldr	r3, [r7, #4]
 801a3d8:	2220      	movs	r2, #32
 801a3da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801a3de:	687b      	ldr	r3, [r7, #4]
 801a3e0:	2200      	movs	r2, #0
 801a3e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 801a3e6:	2300      	movs	r3, #0
 801a3e8:	e000      	b.n	801a3ec <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801a3ea:	2302      	movs	r3, #2
  }
}
 801a3ec:	4618      	mov	r0, r3
 801a3ee:	370c      	adds	r7, #12
 801a3f0:	46bd      	mov	sp, r7
 801a3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3f6:	4770      	bx	lr

0801a3f8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 801a3f8:	b480      	push	{r7}
 801a3fa:	b085      	sub	sp, #20
 801a3fc:	af00      	add	r7, sp, #0
 801a3fe:	6078      	str	r0, [r7, #4]
 801a400:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801a402:	687b      	ldr	r3, [r7, #4]
 801a404:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801a408:	b2db      	uxtb	r3, r3
 801a40a:	2b20      	cmp	r3, #32
 801a40c:	d139      	bne.n	801a482 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801a40e:	687b      	ldr	r3, [r7, #4]
 801a410:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801a414:	2b01      	cmp	r3, #1
 801a416:	d101      	bne.n	801a41c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 801a418:	2302      	movs	r3, #2
 801a41a:	e033      	b.n	801a484 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 801a41c:	687b      	ldr	r3, [r7, #4]
 801a41e:	2201      	movs	r2, #1
 801a420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 801a424:	687b      	ldr	r3, [r7, #4]
 801a426:	2224      	movs	r2, #36	@ 0x24
 801a428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 801a42c:	687b      	ldr	r3, [r7, #4]
 801a42e:	681b      	ldr	r3, [r3, #0]
 801a430:	681a      	ldr	r2, [r3, #0]
 801a432:	687b      	ldr	r3, [r7, #4]
 801a434:	681b      	ldr	r3, [r3, #0]
 801a436:	f022 0201 	bic.w	r2, r2, #1
 801a43a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 801a43c:	687b      	ldr	r3, [r7, #4]
 801a43e:	681b      	ldr	r3, [r3, #0]
 801a440:	681b      	ldr	r3, [r3, #0]
 801a442:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 801a444:	68fb      	ldr	r3, [r7, #12]
 801a446:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 801a44a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 801a44c:	683b      	ldr	r3, [r7, #0]
 801a44e:	021b      	lsls	r3, r3, #8
 801a450:	68fa      	ldr	r2, [r7, #12]
 801a452:	4313      	orrs	r3, r2
 801a454:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 801a456:	687b      	ldr	r3, [r7, #4]
 801a458:	681b      	ldr	r3, [r3, #0]
 801a45a:	68fa      	ldr	r2, [r7, #12]
 801a45c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 801a45e:	687b      	ldr	r3, [r7, #4]
 801a460:	681b      	ldr	r3, [r3, #0]
 801a462:	681a      	ldr	r2, [r3, #0]
 801a464:	687b      	ldr	r3, [r7, #4]
 801a466:	681b      	ldr	r3, [r3, #0]
 801a468:	f042 0201 	orr.w	r2, r2, #1
 801a46c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 801a46e:	687b      	ldr	r3, [r7, #4]
 801a470:	2220      	movs	r2, #32
 801a472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801a476:	687b      	ldr	r3, [r7, #4]
 801a478:	2200      	movs	r2, #0
 801a47a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 801a47e:	2300      	movs	r3, #0
 801a480:	e000      	b.n	801a484 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 801a482:	2302      	movs	r3, #2
  }
}
 801a484:	4618      	mov	r0, r3
 801a486:	3714      	adds	r7, #20
 801a488:	46bd      	mov	sp, r7
 801a48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a48e:	4770      	bx	lr

0801a490 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 801a490:	b480      	push	{r7}
 801a492:	b085      	sub	sp, #20
 801a494:	af00      	add	r7, sp, #0
 801a496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801a498:	2300      	movs	r3, #0
 801a49a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 801a49c:	4b0b      	ldr	r3, [pc, #44]	@ (801a4cc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 801a49e:	681b      	ldr	r3, [r3, #0]
 801a4a0:	f003 0301 	and.w	r3, r3, #1
 801a4a4:	2b00      	cmp	r3, #0
 801a4a6:	d002      	beq.n	801a4ae <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 801a4a8:	2301      	movs	r3, #1
 801a4aa:	73fb      	strb	r3, [r7, #15]
 801a4ac:	e007      	b.n	801a4be <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 801a4ae:	4b07      	ldr	r3, [pc, #28]	@ (801a4cc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 801a4b0:	681b      	ldr	r3, [r3, #0]
 801a4b2:	f023 0204 	bic.w	r2, r3, #4
 801a4b6:	4905      	ldr	r1, [pc, #20]	@ (801a4cc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 801a4b8:	687b      	ldr	r3, [r7, #4]
 801a4ba:	4313      	orrs	r3, r2
 801a4bc:	600b      	str	r3, [r1, #0]
  }

  return status;
 801a4be:	7bfb      	ldrb	r3, [r7, #15]
}
 801a4c0:	4618      	mov	r0, r3
 801a4c2:	3714      	adds	r7, #20
 801a4c4:	46bd      	mov	sp, r7
 801a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4ca:	4770      	bx	lr
 801a4cc:	40030400 	.word	0x40030400

0801a4d0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 801a4d0:	b480      	push	{r7}
 801a4d2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 801a4d4:	4b05      	ldr	r3, [pc, #20]	@ (801a4ec <HAL_ICACHE_Enable+0x1c>)
 801a4d6:	681b      	ldr	r3, [r3, #0]
 801a4d8:	4a04      	ldr	r2, [pc, #16]	@ (801a4ec <HAL_ICACHE_Enable+0x1c>)
 801a4da:	f043 0301 	orr.w	r3, r3, #1
 801a4de:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 801a4e0:	2300      	movs	r3, #0
}
 801a4e2:	4618      	mov	r0, r3
 801a4e4:	46bd      	mov	sp, r7
 801a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4ea:	4770      	bx	lr
 801a4ec:	40030400 	.word	0x40030400

0801a4f0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 801a4f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801a4f4:	b086      	sub	sp, #24
 801a4f6:	af00      	add	r7, sp, #0
 801a4f8:	60f8      	str	r0, [r7, #12]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 801a4fa:	68fb      	ldr	r3, [r7, #12]
 801a4fc:	2b00      	cmp	r3, #0
 801a4fe:	d101      	bne.n	801a504 <HAL_IWDG_Init+0x14>
  {
    return HAL_ERROR;
 801a500:	2301      	movs	r3, #1
 801a502:	e08b      	b.n	801a61c <HAL_IWDG_Init+0x12c>

  /* Init the low level hardware */
  hiwdg->MspInitCallback(hiwdg);
#else
  /* Init the low level hardware */
  HAL_IWDG_MspInit(hiwdg);
 801a504:	68f8      	ldr	r0, [r7, #12]
 801a506:	f000 f88e 	bl	801a626 <HAL_IWDG_MspInit>
#endif /* USE_HAL_IWDG_REGISTER_CALLBACKS */

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 801a50a:	68fb      	ldr	r3, [r7, #12]
 801a50c:	681b      	ldr	r3, [r3, #0]
 801a50e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 801a512:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR, IWDG_WINR and EWCR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 801a514:	68fb      	ldr	r3, [r7, #12]
 801a516:	681b      	ldr	r3, [r3, #0]
 801a518:	f245 5255 	movw	r2, #21845	@ 0x5555
 801a51c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 801a51e:	68fb      	ldr	r3, [r7, #12]
 801a520:	681b      	ldr	r3, [r3, #0]
 801a522:	68fa      	ldr	r2, [r7, #12]
 801a524:	6852      	ldr	r2, [r2, #4]
 801a526:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 801a528:	68fb      	ldr	r3, [r7, #12]
 801a52a:	681b      	ldr	r3, [r3, #0]
 801a52c:	68fa      	ldr	r2, [r7, #12]
 801a52e:	6892      	ldr	r2, [r2, #8]
 801a530:	609a      	str	r2, [r3, #8]

  /* Check Reload update flag, before performing any reload of the counter, else previous value
  will be taken. */
  tickstart = HAL_GetTick();
 801a532:	f7fe f969 	bl	8018808 <HAL_GetTick>
 801a536:	4602      	mov	r2, r0
 801a538:	460b      	mov	r3, r1
 801a53a:	4613      	mov	r3, r2
 801a53c:	617b      	str	r3, [r7, #20]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 801a53e:	e01b      	b.n	801a578 <HAL_IWDG_Init+0x88>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 801a540:	f7fe f962 	bl	8018808 <HAL_GetTick>
 801a544:	4602      	mov	r2, r0
 801a546:	460b      	mov	r3, r1
 801a548:	6979      	ldr	r1, [r7, #20]
 801a54a:	2000      	movs	r0, #0
 801a54c:	6039      	str	r1, [r7, #0]
 801a54e:	6078      	str	r0, [r7, #4]
 801a550:	6839      	ldr	r1, [r7, #0]
 801a552:	ebb2 0801 	subs.w	r8, r2, r1
 801a556:	6879      	ldr	r1, [r7, #4]
 801a558:	eb63 0901 	sbc.w	r9, r3, r1
 801a55c:	f1b8 0f32 	cmp.w	r8, #50	@ 0x32
 801a560:	f179 0300 	sbcs.w	r3, r9, #0
 801a564:	d308      	bcc.n	801a578 <HAL_IWDG_Init+0x88>
    {
      if ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 801a566:	68fb      	ldr	r3, [r7, #12]
 801a568:	681b      	ldr	r3, [r3, #0]
 801a56a:	68db      	ldr	r3, [r3, #12]
 801a56c:	f003 0302 	and.w	r3, r3, #2
 801a570:	2b00      	cmp	r3, #0
 801a572:	d001      	beq.n	801a578 <HAL_IWDG_Init+0x88>
      {
        return HAL_TIMEOUT;
 801a574:	2303      	movs	r3, #3
 801a576:	e051      	b.n	801a61c <HAL_IWDG_Init+0x12c>
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 801a578:	68fb      	ldr	r3, [r7, #12]
 801a57a:	681b      	ldr	r3, [r3, #0]
 801a57c:	68db      	ldr	r3, [r3, #12]
 801a57e:	f003 0302 	and.w	r3, r3, #2
 801a582:	2b00      	cmp	r3, #0
 801a584:	d1dc      	bne.n	801a540 <HAL_IWDG_Init+0x50>
      }
    }
  }

  if (hiwdg->Init.EWI == IWDG_EWI_DISABLE)
 801a586:	68fb      	ldr	r3, [r7, #12]
 801a588:	691b      	ldr	r3, [r3, #16]
 801a58a:	2b00      	cmp	r3, #0
 801a58c:	d105      	bne.n	801a59a <HAL_IWDG_Init+0xaa>
  {
    /* EWI comparator value equal 0, disable the early wakeup interrupt
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator to 0x00 */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIC;
 801a58e:	68fb      	ldr	r3, [r7, #12]
 801a590:	681b      	ldr	r3, [r3, #0]
 801a592:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 801a596:	615a      	str	r2, [r3, #20]
 801a598:	e006      	b.n	801a5a8 <HAL_IWDG_Init+0xb8>
  else
  {
    /* EWI comparator value different from 0, enable the early wakeup interrupt,
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator value */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 801a59a:	68fb      	ldr	r3, [r7, #12]
 801a59c:	691a      	ldr	r2, [r3, #16]
 801a59e:	68fb      	ldr	r3, [r7, #12]
 801a5a0:	681b      	ldr	r3, [r3, #0]
 801a5a2:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 801a5a6:	615a      	str	r2, [r3, #20]
  }

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 801a5a8:	f7fe f92e 	bl	8018808 <HAL_GetTick>
 801a5ac:	4602      	mov	r2, r0
 801a5ae:	460b      	mov	r3, r1
 801a5b0:	4613      	mov	r3, r2
 801a5b2:	617b      	str	r3, [r7, #20]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 801a5b4:	e018      	b.n	801a5e8 <HAL_IWDG_Init+0xf8>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 801a5b6:	f7fe f927 	bl	8018808 <HAL_GetTick>
 801a5ba:	4602      	mov	r2, r0
 801a5bc:	460b      	mov	r3, r1
 801a5be:	6979      	ldr	r1, [r7, #20]
 801a5c0:	2000      	movs	r0, #0
 801a5c2:	468a      	mov	sl, r1
 801a5c4:	4683      	mov	fp, r0
 801a5c6:	ebb2 040a 	subs.w	r4, r2, sl
 801a5ca:	eb63 050b 	sbc.w	r5, r3, fp
 801a5ce:	2c32      	cmp	r4, #50	@ 0x32
 801a5d0:	f175 0300 	sbcs.w	r3, r5, #0
 801a5d4:	d308      	bcc.n	801a5e8 <HAL_IWDG_Init+0xf8>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 801a5d6:	68fb      	ldr	r3, [r7, #12]
 801a5d8:	681b      	ldr	r3, [r3, #0]
 801a5da:	68db      	ldr	r3, [r3, #12]
 801a5dc:	f003 030f 	and.w	r3, r3, #15
 801a5e0:	2b00      	cmp	r3, #0
 801a5e2:	d001      	beq.n	801a5e8 <HAL_IWDG_Init+0xf8>
      {
        return HAL_TIMEOUT;
 801a5e4:	2303      	movs	r3, #3
 801a5e6:	e019      	b.n	801a61c <HAL_IWDG_Init+0x12c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 801a5e8:	68fb      	ldr	r3, [r7, #12]
 801a5ea:	681b      	ldr	r3, [r3, #0]
 801a5ec:	68db      	ldr	r3, [r3, #12]
 801a5ee:	f003 030f 	and.w	r3, r3, #15
 801a5f2:	2b00      	cmp	r3, #0
 801a5f4:	d1df      	bne.n	801a5b6 <HAL_IWDG_Init+0xc6>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 801a5f6:	68fb      	ldr	r3, [r7, #12]
 801a5f8:	681b      	ldr	r3, [r3, #0]
 801a5fa:	691a      	ldr	r2, [r3, #16]
 801a5fc:	68fb      	ldr	r3, [r7, #12]
 801a5fe:	68db      	ldr	r3, [r3, #12]
 801a600:	429a      	cmp	r2, r3
 801a602:	d005      	beq.n	801a610 <HAL_IWDG_Init+0x120>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 801a604:	68fb      	ldr	r3, [r7, #12]
 801a606:	681b      	ldr	r3, [r3, #0]
 801a608:	68fa      	ldr	r2, [r7, #12]
 801a60a:	68d2      	ldr	r2, [r2, #12]
 801a60c:	611a      	str	r2, [r3, #16]
 801a60e:	e004      	b.n	801a61a <HAL_IWDG_Init+0x12a>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 801a610:	68fb      	ldr	r3, [r7, #12]
 801a612:	681b      	ldr	r3, [r3, #0]
 801a614:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 801a618:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801a61a:	2300      	movs	r3, #0
}
 801a61c:	4618      	mov	r0, r3
 801a61e:	3718      	adds	r7, #24
 801a620:	46bd      	mov	sp, r7
 801a622:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801a626 <HAL_IWDG_MspInit>:
  *         to avoid multiple initialize when HAL_IWDG_Init function is called
  *         again to change parameters.
  * @retval None
  */
__weak void HAL_IWDG_MspInit(IWDG_HandleTypeDef *hiwdg)
{
 801a626:	b480      	push	{r7}
 801a628:	b083      	sub	sp, #12
 801a62a:	af00      	add	r7, sp, #0
 801a62c:	6078      	str	r0, [r7, #4]
  UNUSED(hiwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_IWDG_MspInit could be implemented in the user file
   */
}
 801a62e:	bf00      	nop
 801a630:	370c      	adds	r7, #12
 801a632:	46bd      	mov	sp, r7
 801a634:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a638:	4770      	bx	lr

0801a63a <HAL_IWDG_IRQHandler>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval None
  */
void HAL_IWDG_IRQHandler(IWDG_HandleTypeDef *hiwdg)
{
 801a63a:	b580      	push	{r7, lr}
 801a63c:	b082      	sub	sp, #8
 801a63e:	af00      	add	r7, sp, #0
 801a640:	6078      	str	r0, [r7, #4]
  /* Check if IWDG Early Wakeup Interrupt occurred */
  if ((hiwdg->Instance->SR & IWDG_SR_EWIF) != 0x00u)
 801a642:	687b      	ldr	r3, [r7, #4]
 801a644:	681b      	ldr	r3, [r3, #0]
 801a646:	68db      	ldr	r3, [r3, #12]
 801a648:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801a64c:	2b00      	cmp	r3, #0
 801a64e:	d00a      	beq.n	801a666 <HAL_IWDG_IRQHandler+0x2c>
  {
    /* Clear the IWDG Early Wakeup flag */
    hiwdg->Instance->EWCR |= IWDG_EWCR_EWIC;
 801a650:	687b      	ldr	r3, [r7, #4]
 801a652:	681b      	ldr	r3, [r3, #0]
 801a654:	695a      	ldr	r2, [r3, #20]
 801a656:	687b      	ldr	r3, [r7, #4]
 801a658:	681b      	ldr	r3, [r3, #0]
 801a65a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801a65e:	615a      	str	r2, [r3, #20]
#if (USE_HAL_IWDG_REGISTER_CALLBACKS == 1)
    /* Early Wakeup registered callback */
    hiwdg->EwiCallback(hiwdg);
#else
    /* Early Wakeup callback */
    HAL_IWDG_EarlyWakeupCallback(hiwdg);
 801a660:	6878      	ldr	r0, [r7, #4]
 801a662:	f7f0 ff41 	bl	800b4e8 <HAL_IWDG_EarlyWakeupCallback>
#endif /* USE_HAL_IWDG_REGISTER_CALLBACKS */
  }
}
 801a666:	bf00      	nop
 801a668:	3708      	adds	r7, #8
 801a66a:	46bd      	mov	sp, r7
 801a66c:	bd80      	pop	{r7, pc}
	...

0801a670 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 801a670:	b580      	push	{r7, lr}
 801a672:	b084      	sub	sp, #16
 801a674:	af00      	add	r7, sp, #0
 801a676:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 801a678:	687b      	ldr	r3, [r7, #4]
 801a67a:	2b00      	cmp	r3, #0
 801a67c:	d101      	bne.n	801a682 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 801a67e:	2301      	movs	r3, #1
 801a680:	e0cd      	b.n	801a81e <HAL_LPTIM_Init+0x1ae>
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(hlptim->Init.Period));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 801a682:	687b      	ldr	r3, [r7, #4]
 801a684:	685b      	ldr	r3, [r3, #4]
 801a686:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 801a688:	687b      	ldr	r3, [r7, #4]
 801a68a:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 801a68e:	b2db      	uxtb	r3, r3
 801a690:	2b00      	cmp	r3, #0
 801a692:	d106      	bne.n	801a6a2 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 801a694:	687b      	ldr	r3, [r7, #4]
 801a696:	2200      	movs	r2, #0
 801a698:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 801a69c:	6878      	ldr	r0, [r7, #4]
 801a69e:	f7ef fbf7 	bl	8009e90 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801a6a2:	687b      	ldr	r3, [r7, #4]
 801a6a4:	2202      	movs	r2, #2
 801a6a6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801a6aa:	687b      	ldr	r3, [r7, #4]
 801a6ac:	681b      	ldr	r3, [r3, #0]
 801a6ae:	691a      	ldr	r2, [r3, #16]
 801a6b0:	687b      	ldr	r3, [r7, #4]
 801a6b2:	681b      	ldr	r3, [r3, #0]
 801a6b4:	f042 0201 	orr.w	r2, r2, #1
 801a6b8:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 801a6ba:	687b      	ldr	r3, [r7, #4]
 801a6bc:	681b      	ldr	r3, [r3, #0]
 801a6be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801a6c2:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 801a6c4:	687b      	ldr	r3, [r7, #4]
 801a6c6:	681b      	ldr	r3, [r3, #0]
 801a6c8:	687a      	ldr	r2, [r7, #4]
 801a6ca:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801a6cc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 801a6ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801a6d2:	6878      	ldr	r0, [r7, #4]
 801a6d4:	f000 fb24 	bl	801ad20 <LPTIM_WaitForFlag>
 801a6d8:	4603      	mov	r3, r0
 801a6da:	2b03      	cmp	r3, #3
 801a6dc:	d101      	bne.n	801a6e2 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 801a6de:	2303      	movs	r3, #3
 801a6e0:	e09d      	b.n	801a81e <HAL_LPTIM_Init+0x1ae>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 801a6e2:	687b      	ldr	r3, [r7, #4]
 801a6e4:	681b      	ldr	r3, [r3, #0]
 801a6e6:	2210      	movs	r2, #16
 801a6e8:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 801a6ea:	687b      	ldr	r3, [r7, #4]
 801a6ec:	681b      	ldr	r3, [r3, #0]
 801a6ee:	687a      	ldr	r2, [r7, #4]
 801a6f0:	6a12      	ldr	r2, [r2, #32]
 801a6f2:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 801a6f4:	2110      	movs	r1, #16
 801a6f6:	6878      	ldr	r0, [r7, #4]
 801a6f8:	f000 fb12 	bl	801ad20 <LPTIM_WaitForFlag>
 801a6fc:	4603      	mov	r3, r0
 801a6fe:	2b03      	cmp	r3, #3
 801a700:	d101      	bne.n	801a706 <HAL_LPTIM_Init+0x96>
  {
    return HAL_TIMEOUT;
 801a702:	2303      	movs	r3, #3
 801a704:	e08b      	b.n	801a81e <HAL_LPTIM_Init+0x1ae>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801a706:	687b      	ldr	r3, [r7, #4]
 801a708:	681b      	ldr	r3, [r3, #0]
 801a70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a70c:	f003 0302 	and.w	r3, r3, #2
 801a710:	2b00      	cmp	r3, #0
 801a712:	d10e      	bne.n	801a732 <HAL_LPTIM_Init+0xc2>
 801a714:	687b      	ldr	r3, [r7, #4]
 801a716:	681b      	ldr	r3, [r3, #0]
 801a718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a71a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a71e:	2b00      	cmp	r3, #0
 801a720:	d107      	bne.n	801a732 <HAL_LPTIM_Init+0xc2>
 801a722:	687b      	ldr	r3, [r7, #4]
 801a724:	681b      	ldr	r3, [r3, #0]
 801a726:	691a      	ldr	r2, [r3, #16]
 801a728:	687b      	ldr	r3, [r7, #4]
 801a72a:	681b      	ldr	r3, [r3, #0]
 801a72c:	f022 0201 	bic.w	r2, r2, #1
 801a730:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 801a732:	687b      	ldr	r3, [r7, #4]
 801a734:	681b      	ldr	r3, [r3, #0]
 801a736:	68db      	ldr	r3, [r3, #12]
 801a738:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 801a73a:	687b      	ldr	r3, [r7, #4]
 801a73c:	685b      	ldr	r3, [r3, #4]
 801a73e:	2b01      	cmp	r3, #1
 801a740:	d004      	beq.n	801a74c <HAL_LPTIM_Init+0xdc>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 801a742:	687b      	ldr	r3, [r7, #4]
 801a744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a746:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801a74a:	d103      	bne.n	801a754 <HAL_LPTIM_Init+0xe4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 801a74c:	68fb      	ldr	r3, [r7, #12]
 801a74e:	f023 031e 	bic.w	r3, r3, #30
 801a752:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 801a754:	687b      	ldr	r3, [r7, #4]
 801a756:	695b      	ldr	r3, [r3, #20]
 801a758:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a75c:	4293      	cmp	r3, r2
 801a75e:	d005      	beq.n	801a76c <HAL_LPTIM_Init+0xfc>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 801a760:	68fb      	ldr	r3, [r7, #12]
 801a762:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 801a766:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801a76a:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 801a76c:	68fa      	ldr	r2, [r7, #12]
 801a76e:	4b2e      	ldr	r3, [pc, #184]	@ (801a828 <HAL_LPTIM_Init+0x1b8>)
 801a770:	4013      	ands	r3, r2
 801a772:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 801a774:	687b      	ldr	r3, [r7, #4]
 801a776:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 801a778:	687b      	ldr	r3, [r7, #4]
 801a77a:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 801a77c:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 801a77e:	687b      	ldr	r3, [r7, #4]
 801a780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 801a782:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 801a784:	687b      	ldr	r3, [r7, #4]
 801a786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 801a788:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 801a78a:	68fa      	ldr	r2, [r7, #12]
 801a78c:	4313      	orrs	r3, r2
 801a78e:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 801a790:	687b      	ldr	r3, [r7, #4]
 801a792:	685b      	ldr	r3, [r3, #4]
 801a794:	2b00      	cmp	r3, #0
 801a796:	d107      	bne.n	801a7a8 <HAL_LPTIM_Init+0x138>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 801a798:	687b      	ldr	r3, [r7, #4]
 801a79a:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 801a79c:	687b      	ldr	r3, [r7, #4]
 801a79e:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 801a7a0:	4313      	orrs	r3, r2
 801a7a2:	68fa      	ldr	r2, [r7, #12]
 801a7a4:	4313      	orrs	r3, r2
 801a7a6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 801a7a8:	687b      	ldr	r3, [r7, #4]
 801a7aa:	685b      	ldr	r3, [r3, #4]
 801a7ac:	2b01      	cmp	r3, #1
 801a7ae:	d004      	beq.n	801a7ba <HAL_LPTIM_Init+0x14a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 801a7b0:	687b      	ldr	r3, [r7, #4]
 801a7b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a7b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801a7b8:	d107      	bne.n	801a7ca <HAL_LPTIM_Init+0x15a>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 801a7ba:	687b      	ldr	r3, [r7, #4]
 801a7bc:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 801a7be:	687b      	ldr	r3, [r7, #4]
 801a7c0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 801a7c2:	4313      	orrs	r3, r2
 801a7c4:	68fa      	ldr	r2, [r7, #12]
 801a7c6:	4313      	orrs	r3, r2
 801a7c8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 801a7ca:	687b      	ldr	r3, [r7, #4]
 801a7cc:	695b      	ldr	r3, [r3, #20]
 801a7ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a7d2:	4293      	cmp	r3, r2
 801a7d4:	d00a      	beq.n	801a7ec <HAL_LPTIM_Init+0x17c>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801a7d6:	687b      	ldr	r3, [r7, #4]
 801a7d8:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 801a7da:	687b      	ldr	r3, [r7, #4]
 801a7dc:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801a7de:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 801a7e0:	687b      	ldr	r3, [r7, #4]
 801a7e2:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 801a7e4:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801a7e6:	68fa      	ldr	r2, [r7, #12]
 801a7e8:	4313      	orrs	r3, r2
 801a7ea:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 801a7ec:	687b      	ldr	r3, [r7, #4]
 801a7ee:	681b      	ldr	r3, [r3, #0]
 801a7f0:	68fa      	ldr	r2, [r7, #12]
 801a7f2:	60da      	str	r2, [r3, #12]
  /* Check LPTIM Input1 and Input2 sources */
  assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
  assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

  /* Configure LPTIM Input1 and Input2 sources */
  hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 801a7f4:	687b      	ldr	r3, [r7, #4]
 801a7f6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801a7f8:	687b      	ldr	r3, [r7, #4]
 801a7fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801a7fc:	687b      	ldr	r3, [r7, #4]
 801a7fe:	681b      	ldr	r3, [r3, #0]
 801a800:	430a      	orrs	r2, r1
 801a802:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 801a804:	687b      	ldr	r3, [r7, #4]
 801a806:	2201      	movs	r2, #1
 801a808:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
 801a80c:	687b      	ldr	r3, [r7, #4]
 801a80e:	2201      	movs	r2, #1
 801a810:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801a814:	687b      	ldr	r3, [r7, #4]
 801a816:	2201      	movs	r2, #1
 801a818:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 801a81c:	2300      	movs	r3, #0
}
 801a81e:	4618      	mov	r0, r3
 801a820:	3710      	adds	r7, #16
 801a822:	46bd      	mov	sp, r7
 801a824:	bd80      	pop	{r7, pc}
 801a826:	bf00      	nop
 801a828:	ff39f1fe 	.word	0xff39f1fe

0801a82c <HAL_LPTIM_Counter_Start_IT>:
  * @brief  Start the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim)
{
 801a82c:	b580      	push	{r7, lr}
 801a82e:	b082      	sub	sp, #8
 801a830:	af00      	add	r7, sp, #0
 801a832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801a834:	687b      	ldr	r3, [r7, #4]
 801a836:	2202      	movs	r2, #2
 801a838:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 801a83c:	687b      	ldr	r3, [r7, #4]
 801a83e:	685b      	ldr	r3, [r3, #4]
 801a840:	2b01      	cmp	r3, #1
 801a842:	d00c      	beq.n	801a85e <HAL_LPTIM_Counter_Start_IT+0x32>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 801a844:	687b      	ldr	r3, [r7, #4]
 801a846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a848:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801a84c:	d107      	bne.n	801a85e <HAL_LPTIM_Counter_Start_IT+0x32>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 801a84e:	687b      	ldr	r3, [r7, #4]
 801a850:	681b      	ldr	r3, [r3, #0]
 801a852:	68da      	ldr	r2, [r3, #12]
 801a854:	687b      	ldr	r3, [r7, #4]
 801a856:	681b      	ldr	r3, [r3, #0]
 801a858:	f422 6260 	bic.w	r2, r2, #3584	@ 0xe00
 801a85c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801a85e:	687b      	ldr	r3, [r7, #4]
 801a860:	681b      	ldr	r3, [r3, #0]
 801a862:	691a      	ldr	r2, [r3, #16]
 801a864:	687b      	ldr	r3, [r7, #4]
 801a866:	681b      	ldr	r3, [r3, #0]
 801a868:	f042 0201 	orr.w	r2, r2, #1
 801a86c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 801a86e:	687b      	ldr	r3, [r7, #4]
 801a870:	681b      	ldr	r3, [r3, #0]
 801a872:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801a876:	605a      	str	r2, [r3, #4]

  /* Enable interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 801a878:	687b      	ldr	r3, [r7, #4]
 801a87a:	681b      	ldr	r3, [r3, #0]
 801a87c:	689a      	ldr	r2, [r3, #8]
 801a87e:	687b      	ldr	r3, [r7, #4]
 801a880:	681b      	ldr	r3, [r3, #0]
 801a882:	f442 72c9 	orr.w	r2, r2, #402	@ 0x192
 801a886:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 801a888:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 801a88c:	6878      	ldr	r0, [r7, #4]
 801a88e:	f000 fa47 	bl	801ad20 <LPTIM_WaitForFlag>
 801a892:	4603      	mov	r3, r0
 801a894:	2b03      	cmp	r3, #3
 801a896:	d101      	bne.n	801a89c <HAL_LPTIM_Counter_Start_IT+0x70>
  {
    return HAL_TIMEOUT;
 801a898:	2303      	movs	r3, #3
 801a89a:	e00c      	b.n	801a8b6 <HAL_LPTIM_Counter_Start_IT+0x8a>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 801a89c:	687b      	ldr	r3, [r7, #4]
 801a89e:	681b      	ldr	r3, [r3, #0]
 801a8a0:	691a      	ldr	r2, [r3, #16]
 801a8a2:	687b      	ldr	r3, [r7, #4]
 801a8a4:	681b      	ldr	r3, [r3, #0]
 801a8a6:	f042 0204 	orr.w	r2, r2, #4
 801a8aa:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801a8ac:	687b      	ldr	r3, [r7, #4]
 801a8ae:	2201      	movs	r2, #1
 801a8b0:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 801a8b4:	2300      	movs	r3, #0
}
 801a8b6:	4618      	mov	r0, r3
 801a8b8:	3708      	adds	r7, #8
 801a8ba:	46bd      	mov	sp, r7
 801a8bc:	bd80      	pop	{r7, pc}

0801a8be <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 801a8be:	b580      	push	{r7, lr}
 801a8c0:	b082      	sub	sp, #8
 801a8c2:	af00      	add	r7, sp, #0
 801a8c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801a8c6:	687b      	ldr	r3, [r7, #4]
 801a8c8:	2202      	movs	r2, #2
 801a8ca:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801a8ce:	687b      	ldr	r3, [r7, #4]
 801a8d0:	681b      	ldr	r3, [r3, #0]
 801a8d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a8d4:	f003 0302 	and.w	r3, r3, #2
 801a8d8:	2b00      	cmp	r3, #0
 801a8da:	d10e      	bne.n	801a8fa <HAL_LPTIM_Counter_Stop_IT+0x3c>
 801a8dc:	687b      	ldr	r3, [r7, #4]
 801a8de:	681b      	ldr	r3, [r3, #0]
 801a8e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a8e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a8e6:	2b00      	cmp	r3, #0
 801a8e8:	d107      	bne.n	801a8fa <HAL_LPTIM_Counter_Stop_IT+0x3c>
 801a8ea:	687b      	ldr	r3, [r7, #4]
 801a8ec:	681b      	ldr	r3, [r3, #0]
 801a8ee:	691a      	ldr	r2, [r3, #16]
 801a8f0:	687b      	ldr	r3, [r7, #4]
 801a8f2:	681b      	ldr	r3, [r3, #0]
 801a8f4:	f022 0201 	bic.w	r2, r2, #1
 801a8f8:	611a      	str	r2, [r3, #16]


  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801a8fa:	687b      	ldr	r3, [r7, #4]
 801a8fc:	681b      	ldr	r3, [r3, #0]
 801a8fe:	691a      	ldr	r2, [r3, #16]
 801a900:	687b      	ldr	r3, [r7, #4]
 801a902:	681b      	ldr	r3, [r3, #0]
 801a904:	f042 0201 	orr.w	r2, r2, #1
 801a908:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 801a90a:	687b      	ldr	r3, [r7, #4]
 801a90c:	681b      	ldr	r3, [r3, #0]
 801a90e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801a912:	605a      	str	r2, [r3, #4]

  /* Disable interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 801a914:	687b      	ldr	r3, [r7, #4]
 801a916:	681b      	ldr	r3, [r3, #0]
 801a918:	689a      	ldr	r2, [r3, #8]
 801a91a:	687b      	ldr	r3, [r7, #4]
 801a91c:	681b      	ldr	r3, [r3, #0]
 801a91e:	f422 72c9 	bic.w	r2, r2, #402	@ 0x192
 801a922:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 801a924:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 801a928:	6878      	ldr	r0, [r7, #4]
 801a92a:	f000 f9f9 	bl	801ad20 <LPTIM_WaitForFlag>
 801a92e:	4603      	mov	r3, r0
 801a930:	2b03      	cmp	r3, #3
 801a932:	d101      	bne.n	801a938 <HAL_LPTIM_Counter_Stop_IT+0x7a>
  {
    return HAL_TIMEOUT;
 801a934:	2303      	movs	r3, #3
 801a936:	e01a      	b.n	801a96e <HAL_LPTIM_Counter_Stop_IT+0xb0>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801a938:	687b      	ldr	r3, [r7, #4]
 801a93a:	681b      	ldr	r3, [r3, #0]
 801a93c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a93e:	f003 0302 	and.w	r3, r3, #2
 801a942:	2b00      	cmp	r3, #0
 801a944:	d10e      	bne.n	801a964 <HAL_LPTIM_Counter_Stop_IT+0xa6>
 801a946:	687b      	ldr	r3, [r7, #4]
 801a948:	681b      	ldr	r3, [r3, #0]
 801a94a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a94c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a950:	2b00      	cmp	r3, #0
 801a952:	d107      	bne.n	801a964 <HAL_LPTIM_Counter_Stop_IT+0xa6>
 801a954:	687b      	ldr	r3, [r7, #4]
 801a956:	681b      	ldr	r3, [r3, #0]
 801a958:	691a      	ldr	r2, [r3, #16]
 801a95a:	687b      	ldr	r3, [r7, #4]
 801a95c:	681b      	ldr	r3, [r3, #0]
 801a95e:	f022 0201 	bic.w	r2, r2, #1
 801a962:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801a964:	687b      	ldr	r3, [r7, #4]
 801a966:	2201      	movs	r2, #1
 801a968:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 801a96c:	2300      	movs	r3, #0
}
 801a96e:	4618      	mov	r0, r3
 801a970:	3708      	adds	r7, #8
 801a972:	46bd      	mov	sp, r7
 801a974:	bd80      	pop	{r7, pc}

0801a976 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 801a976:	b580      	push	{r7, lr}
 801a978:	b082      	sub	sp, #8
 801a97a:	af00      	add	r7, sp, #0
 801a97c:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 801a97e:	687b      	ldr	r3, [r7, #4]
 801a980:	681b      	ldr	r3, [r3, #0]
 801a982:	681b      	ldr	r3, [r3, #0]
 801a984:	f003 0301 	and.w	r3, r3, #1
 801a988:	2b01      	cmp	r3, #1
 801a98a:	d120      	bne.n	801a9ce <HAL_LPTIM_IRQHandler+0x58>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 801a98c:	687b      	ldr	r3, [r7, #4]
 801a98e:	681b      	ldr	r3, [r3, #0]
 801a990:	689b      	ldr	r3, [r3, #8]
 801a992:	f003 0301 	and.w	r3, r3, #1
 801a996:	2b01      	cmp	r3, #1
 801a998:	d119      	bne.n	801a9ce <HAL_LPTIM_IRQHandler+0x58>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 801a99a:	687b      	ldr	r3, [r7, #4]
 801a99c:	681b      	ldr	r3, [r3, #0]
 801a99e:	2201      	movs	r2, #1
 801a9a0:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801a9a2:	687b      	ldr	r3, [r7, #4]
 801a9a4:	2201      	movs	r2, #1
 801a9a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 801a9aa:	687b      	ldr	r3, [r7, #4]
 801a9ac:	681b      	ldr	r3, [r3, #0]
 801a9ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a9b0:	f003 0301 	and.w	r3, r3, #1
 801a9b4:	2b00      	cmp	r3, #0
 801a9b6:	d003      	beq.n	801a9c0 <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 801a9b8:	6878      	ldr	r0, [r7, #4]
 801a9ba:	f000 f99c 	bl	801acf6 <HAL_LPTIM_IC_CaptureCallback>
 801a9be:	e002      	b.n	801a9c6 <HAL_LPTIM_IRQHandler+0x50>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801a9c0:	6878      	ldr	r0, [r7, #4]
 801a9c2:	f000 f93e 	bl	801ac42 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801a9c6:	687b      	ldr	r3, [r7, #4]
 801a9c8:	2200      	movs	r2, #0
 801a9ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 801a9ce:	687b      	ldr	r3, [r7, #4]
 801a9d0:	681b      	ldr	r3, [r3, #0]
 801a9d2:	681b      	ldr	r3, [r3, #0]
 801a9d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801a9d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a9dc:	d122      	bne.n	801aa24 <HAL_LPTIM_IRQHandler+0xae>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 801a9de:	687b      	ldr	r3, [r7, #4]
 801a9e0:	681b      	ldr	r3, [r3, #0]
 801a9e2:	689b      	ldr	r3, [r3, #8]
 801a9e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801a9e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a9ec:	d11a      	bne.n	801aa24 <HAL_LPTIM_IRQHandler+0xae>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 801a9ee:	687b      	ldr	r3, [r7, #4]
 801a9f0:	681b      	ldr	r3, [r3, #0]
 801a9f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801a9f6:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 801a9f8:	687b      	ldr	r3, [r7, #4]
 801a9fa:	2202      	movs	r2, #2
 801a9fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 801aa00:	687b      	ldr	r3, [r7, #4]
 801aa02:	681b      	ldr	r3, [r3, #0]
 801aa04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801aa06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801aa0a:	2b00      	cmp	r3, #0
 801aa0c:	d003      	beq.n	801aa16 <HAL_LPTIM_IRQHandler+0xa0>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 801aa0e:	6878      	ldr	r0, [r7, #4]
 801aa10:	f000 f971 	bl	801acf6 <HAL_LPTIM_IC_CaptureCallback>
 801aa14:	e002      	b.n	801aa1c <HAL_LPTIM_IRQHandler+0xa6>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801aa16:	6878      	ldr	r0, [r7, #4]
 801aa18:	f000 f913 	bl	801ac42 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801aa1c:	687b      	ldr	r3, [r7, #4]
 801aa1e:	2200      	movs	r2, #0
 801aa20:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 801aa24:	687b      	ldr	r3, [r7, #4]
 801aa26:	681b      	ldr	r3, [r3, #0]
 801aa28:	681b      	ldr	r3, [r3, #0]
 801aa2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801aa2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801aa32:	d117      	bne.n	801aa64 <HAL_LPTIM_IRQHandler+0xee>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 801aa34:	687b      	ldr	r3, [r7, #4]
 801aa36:	681b      	ldr	r3, [r3, #0]
 801aa38:	689b      	ldr	r3, [r3, #8]
 801aa3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801aa3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801aa42:	d10f      	bne.n	801aa64 <HAL_LPTIM_IRQHandler+0xee>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 801aa44:	687b      	ldr	r3, [r7, #4]
 801aa46:	681b      	ldr	r3, [r3, #0]
 801aa48:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801aa4c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801aa4e:	687b      	ldr	r3, [r7, #4]
 801aa50:	2201      	movs	r2, #1
 801aa52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 801aa56:	6878      	ldr	r0, [r7, #4]
 801aa58:	f000 f957 	bl	801ad0a <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801aa5c:	687b      	ldr	r3, [r7, #4]
 801aa5e:	2200      	movs	r2, #0
 801aa60:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 801aa64:	687b      	ldr	r3, [r7, #4]
 801aa66:	681b      	ldr	r3, [r3, #0]
 801aa68:	681b      	ldr	r3, [r3, #0]
 801aa6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801aa6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801aa72:	d117      	bne.n	801aaa4 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 801aa74:	687b      	ldr	r3, [r7, #4]
 801aa76:	681b      	ldr	r3, [r3, #0]
 801aa78:	689b      	ldr	r3, [r3, #8]
 801aa7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801aa7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801aa82:	d10f      	bne.n	801aaa4 <HAL_LPTIM_IRQHandler+0x12e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 801aa84:	687b      	ldr	r3, [r7, #4]
 801aa86:	681b      	ldr	r3, [r3, #0]
 801aa88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801aa8c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 801aa8e:	687b      	ldr	r3, [r7, #4]
 801aa90:	2202      	movs	r2, #2
 801aa92:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 801aa96:	6878      	ldr	r0, [r7, #4]
 801aa98:	f000 f937 	bl	801ad0a <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801aa9c:	687b      	ldr	r3, [r7, #4]
 801aa9e:	2200      	movs	r2, #0
 801aaa0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 801aaa4:	687b      	ldr	r3, [r7, #4]
 801aaa6:	681b      	ldr	r3, [r3, #0]
 801aaa8:	681b      	ldr	r3, [r3, #0]
 801aaaa:	f003 0302 	and.w	r3, r3, #2
 801aaae:	2b02      	cmp	r3, #2
 801aab0:	d10d      	bne.n	801aace <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 801aab2:	687b      	ldr	r3, [r7, #4]
 801aab4:	681b      	ldr	r3, [r3, #0]
 801aab6:	689b      	ldr	r3, [r3, #8]
 801aab8:	f003 0302 	and.w	r3, r3, #2
 801aabc:	2b02      	cmp	r3, #2
 801aabe:	d106      	bne.n	801aace <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 801aac0:	687b      	ldr	r3, [r7, #4]
 801aac2:	681b      	ldr	r3, [r3, #0]
 801aac4:	2202      	movs	r2, #2
 801aac6:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 801aac8:	6878      	ldr	r0, [r7, #4]
 801aaca:	f000 f8c4 	bl	801ac56 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 801aace:	687b      	ldr	r3, [r7, #4]
 801aad0:	681b      	ldr	r3, [r3, #0]
 801aad2:	681b      	ldr	r3, [r3, #0]
 801aad4:	f003 0304 	and.w	r3, r3, #4
 801aad8:	2b04      	cmp	r3, #4
 801aada:	d10d      	bne.n	801aaf8 <HAL_LPTIM_IRQHandler+0x182>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 801aadc:	687b      	ldr	r3, [r7, #4]
 801aade:	681b      	ldr	r3, [r3, #0]
 801aae0:	689b      	ldr	r3, [r3, #8]
 801aae2:	f003 0304 	and.w	r3, r3, #4
 801aae6:	2b04      	cmp	r3, #4
 801aae8:	d106      	bne.n	801aaf8 <HAL_LPTIM_IRQHandler+0x182>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 801aaea:	687b      	ldr	r3, [r7, #4]
 801aaec:	681b      	ldr	r3, [r3, #0]
 801aaee:	2204      	movs	r2, #4
 801aaf0:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 801aaf2:	6878      	ldr	r0, [r7, #4]
 801aaf4:	f000 f8b9 	bl	801ac6a <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 801aaf8:	687b      	ldr	r3, [r7, #4]
 801aafa:	681b      	ldr	r3, [r3, #0]
 801aafc:	681b      	ldr	r3, [r3, #0]
 801aafe:	f003 0308 	and.w	r3, r3, #8
 801ab02:	2b08      	cmp	r3, #8
 801ab04:	d111      	bne.n	801ab2a <HAL_LPTIM_IRQHandler+0x1b4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 801ab06:	687b      	ldr	r3, [r7, #4]
 801ab08:	681b      	ldr	r3, [r3, #0]
 801ab0a:	689b      	ldr	r3, [r3, #8]
 801ab0c:	f003 0308 	and.w	r3, r3, #8
 801ab10:	2b08      	cmp	r3, #8
 801ab12:	d10a      	bne.n	801ab2a <HAL_LPTIM_IRQHandler+0x1b4>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 801ab14:	687b      	ldr	r3, [r7, #4]
 801ab16:	681b      	ldr	r3, [r3, #0]
 801ab18:	2208      	movs	r2, #8
 801ab1a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801ab1c:	687b      	ldr	r3, [r7, #4]
 801ab1e:	2201      	movs	r2, #1
 801ab20:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 801ab24:	6878      	ldr	r0, [r7, #4]
 801ab26:	f000 f8aa 	bl	801ac7e <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 801ab2a:	687b      	ldr	r3, [r7, #4]
 801ab2c:	681b      	ldr	r3, [r3, #0]
 801ab2e:	681b      	ldr	r3, [r3, #0]
 801ab30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801ab34:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801ab38:	d113      	bne.n	801ab62 <HAL_LPTIM_IRQHandler+0x1ec>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 801ab3a:	687b      	ldr	r3, [r7, #4]
 801ab3c:	681b      	ldr	r3, [r3, #0]
 801ab3e:	689b      	ldr	r3, [r3, #8]
 801ab40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801ab44:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801ab48:	d10b      	bne.n	801ab62 <HAL_LPTIM_IRQHandler+0x1ec>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 801ab4a:	687b      	ldr	r3, [r7, #4]
 801ab4c:	681b      	ldr	r3, [r3, #0]
 801ab4e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 801ab52:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 801ab54:	687b      	ldr	r3, [r7, #4]
 801ab56:	2202      	movs	r2, #2
 801ab58:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 801ab5c:	6878      	ldr	r0, [r7, #4]
 801ab5e:	f000 f88e 	bl	801ac7e <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 801ab62:	687b      	ldr	r3, [r7, #4]
 801ab64:	681b      	ldr	r3, [r3, #0]
 801ab66:	681b      	ldr	r3, [r3, #0]
 801ab68:	f003 0310 	and.w	r3, r3, #16
 801ab6c:	2b10      	cmp	r3, #16
 801ab6e:	d10d      	bne.n	801ab8c <HAL_LPTIM_IRQHandler+0x216>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 801ab70:	687b      	ldr	r3, [r7, #4]
 801ab72:	681b      	ldr	r3, [r3, #0]
 801ab74:	689b      	ldr	r3, [r3, #8]
 801ab76:	f003 0310 	and.w	r3, r3, #16
 801ab7a:	2b10      	cmp	r3, #16
 801ab7c:	d106      	bne.n	801ab8c <HAL_LPTIM_IRQHandler+0x216>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 801ab7e:	687b      	ldr	r3, [r7, #4]
 801ab80:	681b      	ldr	r3, [r3, #0]
 801ab82:	2210      	movs	r2, #16
 801ab84:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 801ab86:	6878      	ldr	r0, [r7, #4]
 801ab88:	f000 f883 	bl	801ac92 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 801ab8c:	687b      	ldr	r3, [r7, #4]
 801ab8e:	681b      	ldr	r3, [r3, #0]
 801ab90:	681b      	ldr	r3, [r3, #0]
 801ab92:	f003 0320 	and.w	r3, r3, #32
 801ab96:	2b20      	cmp	r3, #32
 801ab98:	d10d      	bne.n	801abb6 <HAL_LPTIM_IRQHandler+0x240>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 801ab9a:	687b      	ldr	r3, [r7, #4]
 801ab9c:	681b      	ldr	r3, [r3, #0]
 801ab9e:	689b      	ldr	r3, [r3, #8]
 801aba0:	f003 0320 	and.w	r3, r3, #32
 801aba4:	2b20      	cmp	r3, #32
 801aba6:	d106      	bne.n	801abb6 <HAL_LPTIM_IRQHandler+0x240>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 801aba8:	687b      	ldr	r3, [r7, #4]
 801abaa:	681b      	ldr	r3, [r3, #0]
 801abac:	2220      	movs	r2, #32
 801abae:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 801abb0:	6878      	ldr	r0, [r7, #4]
 801abb2:	f000 f878 	bl	801aca6 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 801abb6:	687b      	ldr	r3, [r7, #4]
 801abb8:	681b      	ldr	r3, [r3, #0]
 801abba:	681b      	ldr	r3, [r3, #0]
 801abbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801abc0:	2b40      	cmp	r3, #64	@ 0x40
 801abc2:	d10d      	bne.n	801abe0 <HAL_LPTIM_IRQHandler+0x26a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 801abc4:	687b      	ldr	r3, [r7, #4]
 801abc6:	681b      	ldr	r3, [r3, #0]
 801abc8:	689b      	ldr	r3, [r3, #8]
 801abca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801abce:	2b40      	cmp	r3, #64	@ 0x40
 801abd0:	d106      	bne.n	801abe0 <HAL_LPTIM_IRQHandler+0x26a>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 801abd2:	687b      	ldr	r3, [r7, #4]
 801abd4:	681b      	ldr	r3, [r3, #0]
 801abd6:	2240      	movs	r2, #64	@ 0x40
 801abd8:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 801abda:	6878      	ldr	r0, [r7, #4]
 801abdc:	f000 f86d 	bl	801acba <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	681b      	ldr	r3, [r3, #0]
 801abe4:	681b      	ldr	r3, [r3, #0]
 801abe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801abea:	2b80      	cmp	r3, #128	@ 0x80
 801abec:	d10d      	bne.n	801ac0a <HAL_LPTIM_IRQHandler+0x294>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 801abee:	687b      	ldr	r3, [r7, #4]
 801abf0:	681b      	ldr	r3, [r3, #0]
 801abf2:	689b      	ldr	r3, [r3, #8]
 801abf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801abf8:	2b80      	cmp	r3, #128	@ 0x80
 801abfa:	d106      	bne.n	801ac0a <HAL_LPTIM_IRQHandler+0x294>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 801abfc:	687b      	ldr	r3, [r7, #4]
 801abfe:	681b      	ldr	r3, [r3, #0]
 801ac00:	2280      	movs	r2, #128	@ 0x80
 801ac02:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 801ac04:	6878      	ldr	r0, [r7, #4]
 801ac06:	f000 f862 	bl	801acce <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 801ac0a:	687b      	ldr	r3, [r7, #4]
 801ac0c:	681b      	ldr	r3, [r3, #0]
 801ac0e:	681b      	ldr	r3, [r3, #0]
 801ac10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801ac14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ac18:	d10f      	bne.n	801ac3a <HAL_LPTIM_IRQHandler+0x2c4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 801ac1a:	687b      	ldr	r3, [r7, #4]
 801ac1c:	681b      	ldr	r3, [r3, #0]
 801ac1e:	689b      	ldr	r3, [r3, #8]
 801ac20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801ac24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ac28:	d107      	bne.n	801ac3a <HAL_LPTIM_IRQHandler+0x2c4>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 801ac2a:	687b      	ldr	r3, [r7, #4]
 801ac2c:	681b      	ldr	r3, [r3, #0]
 801ac2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801ac32:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 801ac34:	6878      	ldr	r0, [r7, #4]
 801ac36:	f000 f854 	bl	801ace2 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 801ac3a:	bf00      	nop
 801ac3c:	3708      	adds	r7, #8
 801ac3e:	46bd      	mov	sp, r7
 801ac40:	bd80      	pop	{r7, pc}

0801ac42 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 801ac42:	b480      	push	{r7}
 801ac44:	b083      	sub	sp, #12
 801ac46:	af00      	add	r7, sp, #0
 801ac48:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 801ac4a:	bf00      	nop
 801ac4c:	370c      	adds	r7, #12
 801ac4e:	46bd      	mov	sp, r7
 801ac50:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac54:	4770      	bx	lr

0801ac56 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 801ac56:	b480      	push	{r7}
 801ac58:	b083      	sub	sp, #12
 801ac5a:	af00      	add	r7, sp, #0
 801ac5c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 801ac5e:	bf00      	nop
 801ac60:	370c      	adds	r7, #12
 801ac62:	46bd      	mov	sp, r7
 801ac64:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac68:	4770      	bx	lr

0801ac6a <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 801ac6a:	b480      	push	{r7}
 801ac6c:	b083      	sub	sp, #12
 801ac6e:	af00      	add	r7, sp, #0
 801ac70:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 801ac72:	bf00      	nop
 801ac74:	370c      	adds	r7, #12
 801ac76:	46bd      	mov	sp, r7
 801ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac7c:	4770      	bx	lr

0801ac7e <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 801ac7e:	b480      	push	{r7}
 801ac80:	b083      	sub	sp, #12
 801ac82:	af00      	add	r7, sp, #0
 801ac84:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 801ac86:	bf00      	nop
 801ac88:	370c      	adds	r7, #12
 801ac8a:	46bd      	mov	sp, r7
 801ac8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac90:	4770      	bx	lr

0801ac92 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 801ac92:	b480      	push	{r7}
 801ac94:	b083      	sub	sp, #12
 801ac96:	af00      	add	r7, sp, #0
 801ac98:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 801ac9a:	bf00      	nop
 801ac9c:	370c      	adds	r7, #12
 801ac9e:	46bd      	mov	sp, r7
 801aca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aca4:	4770      	bx	lr

0801aca6 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 801aca6:	b480      	push	{r7}
 801aca8:	b083      	sub	sp, #12
 801acaa:	af00      	add	r7, sp, #0
 801acac:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 801acae:	bf00      	nop
 801acb0:	370c      	adds	r7, #12
 801acb2:	46bd      	mov	sp, r7
 801acb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acb8:	4770      	bx	lr

0801acba <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 801acba:	b480      	push	{r7}
 801acbc:	b083      	sub	sp, #12
 801acbe:	af00      	add	r7, sp, #0
 801acc0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 801acc2:	bf00      	nop
 801acc4:	370c      	adds	r7, #12
 801acc6:	46bd      	mov	sp, r7
 801acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801accc:	4770      	bx	lr

0801acce <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 801acce:	b480      	push	{r7}
 801acd0:	b083      	sub	sp, #12
 801acd2:	af00      	add	r7, sp, #0
 801acd4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 801acd6:	bf00      	nop
 801acd8:	370c      	adds	r7, #12
 801acda:	46bd      	mov	sp, r7
 801acdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ace0:	4770      	bx	lr

0801ace2 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 801ace2:	b480      	push	{r7}
 801ace4:	b083      	sub	sp, #12
 801ace6:	af00      	add	r7, sp, #0
 801ace8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 801acea:	bf00      	nop
 801acec:	370c      	adds	r7, #12
 801acee:	46bd      	mov	sp, r7
 801acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acf4:	4770      	bx	lr

0801acf6 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 801acf6:	b480      	push	{r7}
 801acf8:	b083      	sub	sp, #12
 801acfa:	af00      	add	r7, sp, #0
 801acfc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801acfe:	bf00      	nop
 801ad00:	370c      	adds	r7, #12
 801ad02:	46bd      	mov	sp, r7
 801ad04:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad08:	4770      	bx	lr

0801ad0a <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 801ad0a:	b480      	push	{r7}
 801ad0c:	b083      	sub	sp, #12
 801ad0e:	af00      	add	r7, sp, #0
 801ad10:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 801ad12:	bf00      	nop
 801ad14:	370c      	adds	r7, #12
 801ad16:	46bd      	mov	sp, r7
 801ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad1c:	4770      	bx	lr
	...

0801ad20 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 801ad20:	b480      	push	{r7}
 801ad22:	b085      	sub	sp, #20
 801ad24:	af00      	add	r7, sp, #0
 801ad26:	6078      	str	r0, [r7, #4]
 801ad28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 801ad2a:	2300      	movs	r3, #0
 801ad2c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 801ad2e:	4b12      	ldr	r3, [pc, #72]	@ (801ad78 <LPTIM_WaitForFlag+0x58>)
 801ad30:	681b      	ldr	r3, [r3, #0]
 801ad32:	4a12      	ldr	r2, [pc, #72]	@ (801ad7c <LPTIM_WaitForFlag+0x5c>)
 801ad34:	fba2 2303 	umull	r2, r3, r2, r3
 801ad38:	0b9b      	lsrs	r3, r3, #14
 801ad3a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801ad3e:	fb02 f303 	mul.w	r3, r2, r3
 801ad42:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 801ad44:	68bb      	ldr	r3, [r7, #8]
 801ad46:	3b01      	subs	r3, #1
 801ad48:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 801ad4a:	68bb      	ldr	r3, [r7, #8]
 801ad4c:	2b00      	cmp	r3, #0
 801ad4e:	d101      	bne.n	801ad54 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 801ad50:	2303      	movs	r3, #3
 801ad52:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 801ad54:	687b      	ldr	r3, [r7, #4]
 801ad56:	681b      	ldr	r3, [r3, #0]
 801ad58:	681a      	ldr	r2, [r3, #0]
 801ad5a:	683b      	ldr	r3, [r7, #0]
 801ad5c:	4013      	ands	r3, r2
 801ad5e:	683a      	ldr	r2, [r7, #0]
 801ad60:	429a      	cmp	r2, r3
 801ad62:	d002      	beq.n	801ad6a <LPTIM_WaitForFlag+0x4a>
 801ad64:	68bb      	ldr	r3, [r7, #8]
 801ad66:	2b00      	cmp	r3, #0
 801ad68:	d1ec      	bne.n	801ad44 <LPTIM_WaitForFlag+0x24>

  return result;
 801ad6a:	7bfb      	ldrb	r3, [r7, #15]
}
 801ad6c:	4618      	mov	r0, r3
 801ad6e:	3714      	adds	r7, #20
 801ad70:	46bd      	mov	sp, r7
 801ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad76:	4770      	bx	lr
 801ad78:	20000040 	.word	0x20000040
 801ad7c:	d1b71759 	.word	0xd1b71759

0801ad80 <HAL_PWR_GetClearWakeupSource>:
  *                     @arg @ref PWR_WAKEUP_PIN5
  *                     @arg @ref PWR_WAKEUP_PIN7
  *                     @arg @ref PWR_WAKEUP_PIN8
  */
uint32_t HAL_PWR_GetClearWakeupSource(void)
{
 801ad80:	b480      	push	{r7}
 801ad82:	b083      	sub	sp, #12
 801ad84:	af00      	add	r7, sp, #0
  uint32_t wakeuppin;

  /* Get all wake-up pins */
  wakeuppin = PWR->WUSR;
 801ad86:	4b06      	ldr	r3, [pc, #24]	@ (801ada0 <HAL_PWR_GetClearWakeupSource+0x20>)
 801ad88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ad8a:	607b      	str	r3, [r7, #4]

  /* Clear all the wake-up interrupt flags */
  PWR->WUSCR = wakeuppin;
 801ad8c:	4a04      	ldr	r2, [pc, #16]	@ (801ada0 <HAL_PWR_GetClearWakeupSource+0x20>)
 801ad8e:	687b      	ldr	r3, [r7, #4]
 801ad90:	6493      	str	r3, [r2, #72]	@ 0x48

  return wakeuppin;
 801ad92:	687b      	ldr	r3, [r7, #4]
}
 801ad94:	4618      	mov	r0, r3
 801ad96:	370c      	adds	r7, #12
 801ad98:	46bd      	mov	sp, r7
 801ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad9e:	4770      	bx	lr
 801ada0:	46020800 	.word	0x46020800

0801ada4 <HAL_PWR_EnterSTOPMode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 801ada4:	b480      	push	{r7}
 801ada6:	b083      	sub	sp, #12
 801ada8:	af00      	add	r7, sp, #0
 801adaa:	6078      	str	r0, [r7, #4]
 801adac:	460b      	mov	r3, r1
 801adae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameter */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select Stop mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, Regulator);
 801adb0:	4b10      	ldr	r3, [pc, #64]	@ (801adf4 <HAL_PWR_EnterSTOPMode+0x50>)
 801adb2:	681b      	ldr	r3, [r3, #0]
 801adb4:	f023 0207 	bic.w	r2, r3, #7
 801adb8:	490e      	ldr	r1, [pc, #56]	@ (801adf4 <HAL_PWR_EnterSTOPMode+0x50>)
 801adba:	687b      	ldr	r3, [r7, #4]
 801adbc:	4313      	orrs	r3, r2
 801adbe:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 801adc0:	4b0d      	ldr	r3, [pc, #52]	@ (801adf8 <HAL_PWR_EnterSTOPMode+0x54>)
 801adc2:	691b      	ldr	r3, [r3, #16]
 801adc4:	4a0c      	ldr	r2, [pc, #48]	@ (801adf8 <HAL_PWR_EnterSTOPMode+0x54>)
 801adc6:	f043 0304 	orr.w	r3, r3, #4
 801adca:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 801adcc:	78fb      	ldrb	r3, [r7, #3]
 801adce:	2b01      	cmp	r3, #1
 801add0:	d101      	bne.n	801add6 <HAL_PWR_EnterSTOPMode+0x32>
  {
    /* Wait For Interrupt Request */
    __WFI();
 801add2:	bf30      	wfi
 801add4:	e002      	b.n	801addc <HAL_PWR_EnterSTOPMode+0x38>
  }
  else
  {
    /* Wait For Event Request */
    __SEV();
 801add6:	bf40      	sev
    __WFE();
 801add8:	bf20      	wfe
    __WFE();
 801adda:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 801addc:	4b06      	ldr	r3, [pc, #24]	@ (801adf8 <HAL_PWR_EnterSTOPMode+0x54>)
 801adde:	691b      	ldr	r3, [r3, #16]
 801ade0:	4a05      	ldr	r2, [pc, #20]	@ (801adf8 <HAL_PWR_EnterSTOPMode+0x54>)
 801ade2:	f023 0304 	bic.w	r3, r3, #4
 801ade6:	6113      	str	r3, [r2, #16]
}
 801ade8:	bf00      	nop
 801adea:	370c      	adds	r7, #12
 801adec:	46bd      	mov	sp, r7
 801adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801adf2:	4770      	bx	lr
 801adf4:	46020800 	.word	0x46020800
 801adf8:	e000ed00 	.word	0xe000ed00

0801adfc <HAL_PWR_WKUP_IRQHandler>:
  * @brief This function handles the PWR WAKEUP interrupt request.
  * @note   This API should be called under the WKUP_IRQHandler().
  * @retval None.
  */
void HAL_PWR_WKUP_IRQHandler(void)
{
 801adfc:	b580      	push	{r7, lr}
 801adfe:	b082      	sub	sp, #8
 801ae00:	af00      	add	r7, sp, #0
  uint32_t wakeuppin;

  wakeuppin = HAL_PWR_GetClearWakeupSource();
 801ae02:	f7ff ffbd 	bl	801ad80 <HAL_PWR_GetClearWakeupSource>
 801ae06:	6078      	str	r0, [r7, #4]

  /* Wakeup pin EXTI line interrupt detected */
  if ((wakeuppin & PWR_WUSR_WUF1) != 0U)
 801ae08:	687b      	ldr	r3, [r7, #4]
 801ae0a:	f003 0301 	and.w	r3, r3, #1
 801ae0e:	2b00      	cmp	r3, #0
 801ae10:	d001      	beq.n	801ae16 <HAL_PWR_WKUP_IRQHandler+0x1a>
  {
    /* PWR WKUP1 interrupt user callback */
    HAL_PWR_WKUP1_Callback();
 801ae12:	f000 f835 	bl	801ae80 <HAL_PWR_WKUP1_Callback>
  }
#if defined(PWR_WUCR1_WUPEN2)
  if ((wakeuppin & PWR_WUSR_WUF2) != 0U)
 801ae16:	687b      	ldr	r3, [r7, #4]
 801ae18:	f003 0302 	and.w	r3, r3, #2
 801ae1c:	2b00      	cmp	r3, #0
 801ae1e:	d001      	beq.n	801ae24 <HAL_PWR_WKUP_IRQHandler+0x28>
  {
    /* PWR WKUP2 interrupt user callback */
    HAL_PWR_WKUP2_Callback();
 801ae20:	f000 f835 	bl	801ae8e <HAL_PWR_WKUP2_Callback>
  }
#endif /* defined(PWR_WUCR1_WUPEN2) */
  if ((wakeuppin & PWR_WUSR_WUF3) != 0U)
 801ae24:	687b      	ldr	r3, [r7, #4]
 801ae26:	f003 0304 	and.w	r3, r3, #4
 801ae2a:	2b00      	cmp	r3, #0
 801ae2c:	d001      	beq.n	801ae32 <HAL_PWR_WKUP_IRQHandler+0x36>
  {
    /* PWR WKUP3 interrupt user callback */
    HAL_PWR_WKUP3_Callback();
 801ae2e:	f000 f835 	bl	801ae9c <HAL_PWR_WKUP3_Callback>
  }

  if ((wakeuppin & PWR_WUSR_WUF4) != 0U)
 801ae32:	687b      	ldr	r3, [r7, #4]
 801ae34:	f003 0308 	and.w	r3, r3, #8
 801ae38:	2b00      	cmp	r3, #0
 801ae3a:	d001      	beq.n	801ae40 <HAL_PWR_WKUP_IRQHandler+0x44>
  {
    /* PWR WKUP4 interrupt user callback */
    HAL_PWR_WKUP4_Callback();
 801ae3c:	f000 f835 	bl	801aeaa <HAL_PWR_WKUP4_Callback>
  }
#if defined(PWR_WUCR1_WUPEN5)
  if ((wakeuppin & PWR_WUSR_WUF5) != 0U)
 801ae40:	687b      	ldr	r3, [r7, #4]
 801ae42:	f003 0310 	and.w	r3, r3, #16
 801ae46:	2b00      	cmp	r3, #0
 801ae48:	d001      	beq.n	801ae4e <HAL_PWR_WKUP_IRQHandler+0x52>
  {
    /* PWR WKUP5 interrupt user callback */
    HAL_PWR_WKUP5_Callback();
 801ae4a:	f000 f835 	bl	801aeb8 <HAL_PWR_WKUP5_Callback>
  }
#endif /* defined(PWR_WUCR1_WUPEN5) */
  if ((wakeuppin & PWR_WUSR_WUF6) != 0U)
 801ae4e:	687b      	ldr	r3, [r7, #4]
 801ae50:	f003 0320 	and.w	r3, r3, #32
 801ae54:	2b00      	cmp	r3, #0
 801ae56:	d001      	beq.n	801ae5c <HAL_PWR_WKUP_IRQHandler+0x60>
  {
    /* PWR WKUP6 interrupt user callback */
    HAL_PWR_WKUP6_Callback();
 801ae58:	f000 f835 	bl	801aec6 <HAL_PWR_WKUP6_Callback>
  }
  if ((wakeuppin & PWR_WUSR_WUF7) != 0U)
 801ae5c:	687b      	ldr	r3, [r7, #4]
 801ae5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801ae62:	2b00      	cmp	r3, #0
 801ae64:	d001      	beq.n	801ae6a <HAL_PWR_WKUP_IRQHandler+0x6e>
  {
    /* PWR WKUP7 interrupt user callback */
    HAL_PWR_WKUP7_Callback();
 801ae66:	f000 f835 	bl	801aed4 <HAL_PWR_WKUP7_Callback>
  }
  if ((wakeuppin & PWR_WUSR_WUF8) != 0U)
 801ae6a:	687b      	ldr	r3, [r7, #4]
 801ae6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801ae70:	2b00      	cmp	r3, #0
 801ae72:	d001      	beq.n	801ae78 <HAL_PWR_WKUP_IRQHandler+0x7c>
  {
    /* PWR WKUP8 interrupt user callback */
    HAL_PWR_WKUP8_Callback();
 801ae74:	f000 f835 	bl	801aee2 <HAL_PWR_WKUP8_Callback>
  }
}
 801ae78:	bf00      	nop
 801ae7a:	3708      	adds	r7, #8
 801ae7c:	46bd      	mov	sp, r7
 801ae7e:	bd80      	pop	{r7, pc}

0801ae80 <HAL_PWR_WKUP1_Callback>:
/**
  * @brief PWR WKUP1 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_WKUP1_Callback(void)
{
 801ae80:	b480      	push	{r7}
 801ae82:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_WKUP1Callback can be implemented in the user file
  */
}
 801ae84:	bf00      	nop
 801ae86:	46bd      	mov	sp, r7
 801ae88:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae8c:	4770      	bx	lr

0801ae8e <HAL_PWR_WKUP2_Callback>:
/**
  * @brief PWR WKUP2 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_WKUP2_Callback(void)
{
 801ae8e:	b480      	push	{r7}
 801ae90:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_WKUP2Callback can be implemented in the user file
  */
}
 801ae92:	bf00      	nop
 801ae94:	46bd      	mov	sp, r7
 801ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae9a:	4770      	bx	lr

0801ae9c <HAL_PWR_WKUP3_Callback>:
/**
  * @brief PWR WKUP3 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_WKUP3_Callback(void)
{
 801ae9c:	b480      	push	{r7}
 801ae9e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_WKUP3Callback can be implemented in the user file
  */
}
 801aea0:	bf00      	nop
 801aea2:	46bd      	mov	sp, r7
 801aea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aea8:	4770      	bx	lr

0801aeaa <HAL_PWR_WKUP4_Callback>:
/**
  * @brief PWR WKUP4 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_WKUP4_Callback(void)
{
 801aeaa:	b480      	push	{r7}
 801aeac:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_WKUP4Callback can be implemented in the user file
  */
}
 801aeae:	bf00      	nop
 801aeb0:	46bd      	mov	sp, r7
 801aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aeb6:	4770      	bx	lr

0801aeb8 <HAL_PWR_WKUP5_Callback>:
/**
  * @brief PWR WKUP5 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_WKUP5_Callback(void)
{
 801aeb8:	b480      	push	{r7}
 801aeba:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_WKUP5Callback can be implemented in the user file
  */
}
 801aebc:	bf00      	nop
 801aebe:	46bd      	mov	sp, r7
 801aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aec4:	4770      	bx	lr

0801aec6 <HAL_PWR_WKUP6_Callback>:
/**
  * @brief PWR WKUP6 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_WKUP6_Callback(void)
{
 801aec6:	b480      	push	{r7}
 801aec8:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_WKUP6Callback can be implemented in the user file
  */
}
 801aeca:	bf00      	nop
 801aecc:	46bd      	mov	sp, r7
 801aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aed2:	4770      	bx	lr

0801aed4 <HAL_PWR_WKUP7_Callback>:
/**
  * @brief PWR WKUP7 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_WKUP7_Callback(void)
{
 801aed4:	b480      	push	{r7}
 801aed6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_WKUP7Callback can be implemented in the user file
  */
}
 801aed8:	bf00      	nop
 801aeda:	46bd      	mov	sp, r7
 801aedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aee0:	4770      	bx	lr

0801aee2 <HAL_PWR_WKUP8_Callback>:
/**
  * @brief PWR WKUP8 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_WKUP8_Callback(void)
{
 801aee2:	b480      	push	{r7}
 801aee4:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_WKUP8Callback can be implemented in the user file
  */
}
 801aee6:	bf00      	nop
 801aee8:	46bd      	mov	sp, r7
 801aeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aeee:	4770      	bx	lr

0801aef0 <HAL_PWREx_ControlVoltageScaling>:
  *        only take effect after the 2.4 GHz RADIO has entered Sleep or Deepsleep mode.
  * @note  In range 2, the 2.4 GHz RADIO shall not transmit nor receive.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 801aef0:	b480      	push	{r7}
 801aef2:	b085      	sub	sp, #20
 801aef4:	af00      	add	r7, sp, #0
 801aef6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  uint32_t vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 801aef8:	4b29      	ldr	r3, [pc, #164]	@ (801afa0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 801aefa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801aefc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801af00:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 801af02:	68ba      	ldr	r2, [r7, #8]
 801af04:	687b      	ldr	r3, [r7, #4]
 801af06:	429a      	cmp	r2, r3
 801af08:	d101      	bne.n	801af0e <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 801af0a:	2300      	movs	r3, #0
 801af0c:	e042      	b.n	801af94 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  /* Set voltage scaling level */
  MODIFY_REG(PWR->VOSR, PWR_VOSR_VOS, VoltageScaling);
 801af0e:	4b24      	ldr	r3, [pc, #144]	@ (801afa0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 801af10:	68db      	ldr	r3, [r3, #12]
 801af12:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801af16:	4922      	ldr	r1, [pc, #136]	@ (801afa0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 801af18:	687b      	ldr	r3, [r7, #4]
 801af1a:	4313      	orrs	r3, r2
 801af1c:	60cb      	str	r3, [r1, #12]


  /* Wait until VOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 801af1e:	4b21      	ldr	r3, [pc, #132]	@ (801afa4 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 801af20:	681b      	ldr	r3, [r3, #0]
 801af22:	2232      	movs	r2, #50	@ 0x32
 801af24:	fb02 f303 	mul.w	r3, r2, r3
 801af28:	4a1f      	ldr	r2, [pc, #124]	@ (801afa8 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 801af2a:	fba2 2303 	umull	r2, r3, r2, r3
 801af2e:	0c9b      	lsrs	r3, r3, #18
 801af30:	3301      	adds	r3, #1
 801af32:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 801af34:	e002      	b.n	801af3c <HAL_PWREx_ControlVoltageScaling+0x4c>
  {
    timeout--;
 801af36:	68fb      	ldr	r3, [r7, #12]
 801af38:	3b01      	subs	r3, #1
 801af3a:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 801af3c:	4b18      	ldr	r3, [pc, #96]	@ (801afa0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 801af3e:	68db      	ldr	r3, [r3, #12]
 801af40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801af44:	2b00      	cmp	r3, #0
 801af46:	d102      	bne.n	801af4e <HAL_PWREx_ControlVoltageScaling+0x5e>
 801af48:	68fb      	ldr	r3, [r7, #12]
 801af4a:	2b00      	cmp	r3, #0
 801af4c:	d1f3      	bne.n	801af36 <HAL_PWREx_ControlVoltageScaling+0x46>
  }

  /* Check time out  */
  if (timeout == 0U)
 801af4e:	68fb      	ldr	r3, [r7, #12]
 801af50:	2b00      	cmp	r3, #0
 801af52:	d101      	bne.n	801af58 <HAL_PWREx_ControlVoltageScaling+0x68>
  {
    return HAL_TIMEOUT;
 801af54:	2303      	movs	r3, #3
 801af56:	e01d      	b.n	801af94 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  /* Wait until ACTVOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 801af58:	4b12      	ldr	r3, [pc, #72]	@ (801afa4 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 801af5a:	681b      	ldr	r3, [r3, #0]
 801af5c:	2232      	movs	r2, #50	@ 0x32
 801af5e:	fb02 f303 	mul.w	r3, r2, r3
 801af62:	4a11      	ldr	r2, [pc, #68]	@ (801afa8 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 801af64:	fba2 2303 	umull	r2, r3, r2, r3
 801af68:	0c9b      	lsrs	r3, r3, #18
 801af6a:	3301      	adds	r3, #1
 801af6c:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 801af6e:	e002      	b.n	801af76 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 801af70:	68fb      	ldr	r3, [r7, #12]
 801af72:	3b01      	subs	r3, #1
 801af74:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 801af76:	4b0a      	ldr	r3, [pc, #40]	@ (801afa0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 801af78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801af7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801af7e:	2b00      	cmp	r3, #0
 801af80:	d102      	bne.n	801af88 <HAL_PWREx_ControlVoltageScaling+0x98>
 801af82:	68fb      	ldr	r3, [r7, #12]
 801af84:	2b00      	cmp	r3, #0
 801af86:	d1f3      	bne.n	801af70 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out  */
  if (timeout == 0U)
 801af88:	68fb      	ldr	r3, [r7, #12]
 801af8a:	2b00      	cmp	r3, #0
 801af8c:	d101      	bne.n	801af92 <HAL_PWREx_ControlVoltageScaling+0xa2>
  {
    return HAL_TIMEOUT;
 801af8e:	2303      	movs	r3, #3
 801af90:	e000      	b.n	801af94 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  return HAL_OK;
 801af92:	2300      	movs	r3, #0
}
 801af94:	4618      	mov	r0, r3
 801af96:	3714      	adds	r7, #20
 801af98:	46bd      	mov	sp, r7
 801af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af9e:	4770      	bx	lr
 801afa0:	46020800 	.word	0x46020800
 801afa4:	20000040 	.word	0x20000040
 801afa8:	431bde83 	.word	0x431bde83

0801afac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 801afac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801afb0:	b0cc      	sub	sp, #304	@ 0x130
 801afb2:	af00      	add	r7, sp, #0
 801afb4:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t mask;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 801afb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801afbc:	2b00      	cmp	r3, #0
 801afbe:	d102      	bne.n	801afc6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 801afc0:	2301      	movs	r3, #1
 801afc2:	f000 bdf2 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801afc6:	4bab      	ldr	r3, [pc, #684]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801afc8:	69db      	ldr	r3, [r3, #28]
 801afca:	f003 030c 	and.w	r3, r3, #12
 801afce:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  pllsrc = __HAL_RCC_GET_PLL1_OSCSOURCE();
 801afd2:	4ba8      	ldr	r3, [pc, #672]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801afd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801afd6:	f003 0303 	and.w	r3, r3, #3
 801afda:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801afde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801afe2:	681b      	ldr	r3, [r3, #0]
 801afe4:	f003 0301 	and.w	r3, r3, #1
 801afe8:	2b00      	cmp	r3, #0
 801afea:	f000 80a5 	beq.w	801b138 <HAL_RCC_OscConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL1 in these cases it is not allowed to be disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 801afee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801aff2:	2b08      	cmp	r3, #8
 801aff4:	d007      	beq.n	801b006 <HAL_RCC_OscConfig+0x5a>
 801aff6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801affa:	2b0c      	cmp	r3, #12
 801affc:	d131      	bne.n	801b062 <HAL_RCC_OscConfig+0xb6>
        ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsrc == RCC_PLLSOURCE_HSE)))
 801affe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801b002:	2b03      	cmp	r3, #3
 801b004:	d12d      	bne.n	801b062 <HAL_RCC_OscConfig+0xb6>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 801b006:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b00a:	685b      	ldr	r3, [r3, #4]
 801b00c:	2b00      	cmp	r3, #0
 801b00e:	d102      	bne.n	801b016 <HAL_RCC_OscConfig+0x6a>
      {
        return HAL_ERROR;
 801b010:	2301      	movs	r3, #1
 801b012:	f000 bdca 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
      }
      else
      {
        /* Otherwise, applying divider is allowed */
        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 801b016:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801b01a:	2b08      	cmp	r3, #8
 801b01c:	f040 808b 	bne.w	801b136 <HAL_RCC_OscConfig+0x18a>
        {
          assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

          /* Adjust the HSE division factor */
          __HAL_RCC_HSE_CONFIG(RCC_HSE_ON | RCC_OscInitStruct->HSEDiv);
 801b020:	4b94      	ldr	r3, [pc, #592]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b022:	681b      	ldr	r3, [r3, #0]
 801b024:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 801b028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b02c:	689b      	ldr	r3, [r3, #8]
 801b02e:	4313      	orrs	r3, r2
 801b030:	4a90      	ldr	r2, [pc, #576]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b032:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801b036:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSE value */
          SystemCoreClock = (HSE_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSEPRE)) >> RCC_CR_HSEPRE_Pos)));
 801b038:	4b8e      	ldr	r3, [pc, #568]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b03a:	681b      	ldr	r3, [r3, #0]
 801b03c:	0d1b      	lsrs	r3, r3, #20
 801b03e:	f003 0201 	and.w	r2, r3, #1
 801b042:	4b8d      	ldr	r3, [pc, #564]	@ (801b278 <HAL_RCC_OscConfig+0x2cc>)
 801b044:	fa23 f202 	lsr.w	r2, r3, r2
 801b048:	4b8c      	ldr	r3, [pc, #560]	@ (801b27c <HAL_RCC_OscConfig+0x2d0>)
 801b04a:	601a      	str	r2, [r3, #0]

          /* Adapt Systick interrupt period */
          if (HAL_InitTick(uwTickPrio) != HAL_OK)
 801b04c:	4b8c      	ldr	r3, [pc, #560]	@ (801b280 <HAL_RCC_OscConfig+0x2d4>)
 801b04e:	681b      	ldr	r3, [r3, #0]
 801b050:	4618      	mov	r0, r3
 801b052:	f7fd fb5b 	bl	801870c <HAL_InitTick>
 801b056:	4603      	mov	r3, r0
 801b058:	2b00      	cmp	r3, #0
 801b05a:	d06c      	beq.n	801b136 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_ERROR;
 801b05c:	2301      	movs	r3, #1
 801b05e:	f000 bda4 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
      }
    }
    else
    {
      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 801b062:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b066:	685b      	ldr	r3, [r3, #4]
 801b068:	2b00      	cmp	r3, #0
 801b06a:	d037      	beq.n	801b0dc <HAL_RCC_OscConfig+0x130>
      {
        assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG((RCC_OscInitStruct->HSEState | RCC_OscInitStruct->HSEDiv));
 801b06c:	4b81      	ldr	r3, [pc, #516]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b06e:	681b      	ldr	r3, [r3, #0]
 801b070:	f423 1188 	bic.w	r1, r3, #1114112	@ 0x110000
 801b074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b078:	685a      	ldr	r2, [r3, #4]
 801b07a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b07e:	689b      	ldr	r3, [r3, #8]
 801b080:	4313      	orrs	r3, r2
 801b082:	4a7c      	ldr	r2, [pc, #496]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b084:	430b      	orrs	r3, r1
 801b086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801b088:	f7fd fbbe 	bl	8018808 <HAL_GetTick>
 801b08c:	4602      	mov	r2, r0
 801b08e:	460b      	mov	r3, r1
 801b090:	4613      	mov	r3, r2
 801b092:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801b096:	e01a      	b.n	801b0ce <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801b098:	f7fd fbb6 	bl	8018808 <HAL_GetTick>
 801b09c:	4602      	mov	r2, r0
 801b09e:	460b      	mov	r3, r1
 801b0a0:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b0a4:	2000      	movs	r0, #0
 801b0a6:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 801b0aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 801b0ae:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 801b0b2:	4621      	mov	r1, r4
 801b0b4:	ebb2 0801 	subs.w	r8, r2, r1
 801b0b8:	4629      	mov	r1, r5
 801b0ba:	eb63 0901 	sbc.w	r9, r3, r1
 801b0be:	f1b8 0f65 	cmp.w	r8, #101	@ 0x65
 801b0c2:	f179 0300 	sbcs.w	r3, r9, #0
 801b0c6:	d302      	bcc.n	801b0ce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 801b0c8:	2303      	movs	r3, #3
 801b0ca:	f000 bd6e 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801b0ce:	4b69      	ldr	r3, [pc, #420]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b0d0:	681b      	ldr	r3, [r3, #0]
 801b0d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801b0d6:	2b00      	cmp	r3, #0
 801b0d8:	d0de      	beq.n	801b098 <HAL_RCC_OscConfig+0xec>
 801b0da:	e02d      	b.n	801b138 <HAL_RCC_OscConfig+0x18c>
        }
      }
      else
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801b0dc:	4b65      	ldr	r3, [pc, #404]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b0de:	681b      	ldr	r3, [r3, #0]
 801b0e0:	f423 1188 	bic.w	r1, r3, #1114112	@ 0x110000
 801b0e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b0e8:	685b      	ldr	r3, [r3, #4]
 801b0ea:	4a62      	ldr	r2, [pc, #392]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b0ec:	430b      	orrs	r3, r1
 801b0ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801b0f0:	f7fd fb8a 	bl	8018808 <HAL_GetTick>
 801b0f4:	4602      	mov	r2, r0
 801b0f6:	460b      	mov	r3, r1
 801b0f8:	4613      	mov	r3, r2
 801b0fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801b0fe:	e013      	b.n	801b128 <HAL_RCC_OscConfig+0x17c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801b100:	f7fd fb82 	bl	8018808 <HAL_GetTick>
 801b104:	4602      	mov	r2, r0
 801b106:	460b      	mov	r3, r1
 801b108:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b10c:	2000      	movs	r0, #0
 801b10e:	468a      	mov	sl, r1
 801b110:	4683      	mov	fp, r0
 801b112:	ebb2 040a 	subs.w	r4, r2, sl
 801b116:	eb63 050b 	sbc.w	r5, r3, fp
 801b11a:	2c65      	cmp	r4, #101	@ 0x65
 801b11c:	f175 0300 	sbcs.w	r3, r5, #0
 801b120:	d302      	bcc.n	801b128 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 801b122:	2303      	movs	r3, #3
 801b124:	f000 bd41 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801b128:	4b52      	ldr	r3, [pc, #328]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b12a:	681b      	ldr	r3, [r3, #0]
 801b12c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801b130:	2b00      	cmp	r3, #0
 801b132:	d1e5      	bne.n	801b100 <HAL_RCC_OscConfig+0x154>
 801b134:	e000      	b.n	801b138 <HAL_RCC_OscConfig+0x18c>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 801b136:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801b138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b13c:	681b      	ldr	r3, [r3, #0]
 801b13e:	f003 0302 	and.w	r3, r3, #2
 801b142:	2b00      	cmp	r3, #0
 801b144:	f000 80a4 	beq.w	801b290 <HAL_RCC_OscConfig+0x2e4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 801b148:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801b14c:	2b00      	cmp	r3, #0
 801b14e:	d007      	beq.n	801b160 <HAL_RCC_OscConfig+0x1b4>
 801b150:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801b154:	2b0c      	cmp	r3, #12
 801b156:	d117      	bne.n	801b188 <HAL_RCC_OscConfig+0x1dc>
        ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsrc == RCC_PLLSOURCE_HSI)))
 801b158:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801b15c:	2b02      	cmp	r3, #2
 801b15e:	d113      	bne.n	801b188 <HAL_RCC_OscConfig+0x1dc>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 801b160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b164:	691b      	ldr	r3, [r3, #16]
 801b166:	2b00      	cmp	r3, #0
 801b168:	d102      	bne.n	801b170 <HAL_RCC_OscConfig+0x1c4>
      {
        return HAL_ERROR;
 801b16a:	2301      	movs	r3, #1
 801b16c:	f000 bd1d 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801b170:	4b40      	ldr	r3, [pc, #256]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b172:	691b      	ldr	r3, [r3, #16]
 801b174:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 801b178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b17c:	695b      	ldr	r3, [r3, #20]
 801b17e:	041b      	lsls	r3, r3, #16
 801b180:	4a3c      	ldr	r2, [pc, #240]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b182:	430b      	orrs	r3, r1
 801b184:	6113      	str	r3, [r2, #16]
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 801b186:	e083      	b.n	801b290 <HAL_RCC_OscConfig+0x2e4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 801b188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b18c:	691b      	ldr	r3, [r3, #16]
 801b18e:	2b00      	cmp	r3, #0
 801b190:	d040      	beq.n	801b214 <HAL_RCC_OscConfig+0x268>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801b192:	4b38      	ldr	r3, [pc, #224]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b194:	681b      	ldr	r3, [r3, #0]
 801b196:	4a37      	ldr	r2, [pc, #220]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b198:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801b19c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801b19e:	f7fd fb33 	bl	8018808 <HAL_GetTick>
 801b1a2:	4602      	mov	r2, r0
 801b1a4:	460b      	mov	r3, r1
 801b1a6:	4613      	mov	r3, r2
 801b1a8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801b1ac:	e020      	b.n	801b1f0 <HAL_RCC_OscConfig+0x244>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801b1ae:	f7fd fb2b 	bl	8018808 <HAL_GetTick>
 801b1b2:	4602      	mov	r2, r0
 801b1b4:	460b      	mov	r3, r1
 801b1b6:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b1ba:	2000      	movs	r0, #0
 801b1bc:	f8c7 10f0 	str.w	r1, [r7, #240]	@ 0xf0
 801b1c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
 801b1c4:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 801b1c8:	4621      	mov	r1, r4
 801b1ca:	1a51      	subs	r1, r2, r1
 801b1cc:	f8c7 10e8 	str.w	r1, [r7, #232]	@ 0xe8
 801b1d0:	4629      	mov	r1, r5
 801b1d2:	eb63 0301 	sbc.w	r3, r3, r1
 801b1d6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801b1da:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 801b1de:	460b      	mov	r3, r1
 801b1e0:	2b03      	cmp	r3, #3
 801b1e2:	4613      	mov	r3, r2
 801b1e4:	f173 0300 	sbcs.w	r3, r3, #0
 801b1e8:	d302      	bcc.n	801b1f0 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 801b1ea:	2303      	movs	r3, #3
 801b1ec:	f000 bcdd 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801b1f0:	4b20      	ldr	r3, [pc, #128]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b1f2:	681b      	ldr	r3, [r3, #0]
 801b1f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801b1f8:	2b00      	cmp	r3, #0
 801b1fa:	d0d8      	beq.n	801b1ae <HAL_RCC_OscConfig+0x202>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801b1fc:	4b1d      	ldr	r3, [pc, #116]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b1fe:	691b      	ldr	r3, [r3, #16]
 801b200:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 801b204:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b208:	695b      	ldr	r3, [r3, #20]
 801b20a:	041b      	lsls	r3, r3, #16
 801b20c:	4a19      	ldr	r2, [pc, #100]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b20e:	430b      	orrs	r3, r1
 801b210:	6113      	str	r3, [r2, #16]
 801b212:	e03d      	b.n	801b290 <HAL_RCC_OscConfig+0x2e4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801b214:	4b17      	ldr	r3, [pc, #92]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b216:	681b      	ldr	r3, [r3, #0]
 801b218:	4a16      	ldr	r2, [pc, #88]	@ (801b274 <HAL_RCC_OscConfig+0x2c8>)
 801b21a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801b21e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801b220:	f7fd faf2 	bl	8018808 <HAL_GetTick>
 801b224:	4602      	mov	r2, r0
 801b226:	460b      	mov	r3, r1
 801b228:	4613      	mov	r3, r2
 801b22a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801b22e:	e029      	b.n	801b284 <HAL_RCC_OscConfig+0x2d8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801b230:	f7fd faea 	bl	8018808 <HAL_GetTick>
 801b234:	4602      	mov	r2, r0
 801b236:	460b      	mov	r3, r1
 801b238:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b23c:	2000      	movs	r0, #0
 801b23e:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 801b242:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 801b246:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 801b24a:	4621      	mov	r1, r4
 801b24c:	1a51      	subs	r1, r2, r1
 801b24e:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
 801b252:	4629      	mov	r1, r5
 801b254:	eb63 0301 	sbc.w	r3, r3, r1
 801b258:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 801b25c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801b260:	460b      	mov	r3, r1
 801b262:	2b03      	cmp	r3, #3
 801b264:	4613      	mov	r3, r2
 801b266:	f173 0300 	sbcs.w	r3, r3, #0
 801b26a:	d30b      	bcc.n	801b284 <HAL_RCC_OscConfig+0x2d8>
          {
            return HAL_TIMEOUT;
 801b26c:	2303      	movs	r3, #3
 801b26e:	f000 bc9c 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
 801b272:	bf00      	nop
 801b274:	46020c00 	.word	0x46020c00
 801b278:	01e84800 	.word	0x01e84800
 801b27c:	20000040 	.word	0x20000040
 801b280:	20000260 	.word	0x20000260
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801b284:	4bcb      	ldr	r3, [pc, #812]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b286:	681b      	ldr	r3, [r3, #0]
 801b288:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801b28c:	2b00      	cmp	r3, #0
 801b28e:	d1cf      	bne.n	801b230 <HAL_RCC_OscConfig+0x284>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801b290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b294:	681b      	ldr	r3, [r3, #0]
 801b296:	f003 0308 	and.w	r3, r3, #8
 801b29a:	2b00      	cmp	r3, #0
 801b29c:	f000 8150 	beq.w	801b540 <HAL_RCC_OscConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 801b2a0:	2300      	movs	r3, #0
 801b2a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

    /* Update LSI1 configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 801b2a6:	4bc3      	ldr	r3, [pc, #780]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b2a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b2ac:	f003 0304 	and.w	r3, r3, #4
 801b2b0:	2b00      	cmp	r3, #0
 801b2b2:	d113      	bne.n	801b2dc <HAL_RCC_OscConfig+0x330>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801b2b4:	4bbf      	ldr	r3, [pc, #764]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b2b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b2ba:	4abe      	ldr	r2, [pc, #760]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b2bc:	f043 0304 	orr.w	r3, r3, #4
 801b2c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801b2c4:	4bbb      	ldr	r3, [pc, #748]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b2c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b2ca:	f003 0304 	and.w	r3, r3, #4
 801b2ce:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 801b2d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
      pwrclkchanged = SET;
 801b2d6:	2301      	movs	r3, #1
 801b2d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b2dc:	4bb6      	ldr	r3, [pc, #728]	@ (801b5b8 <HAL_RCC_OscConfig+0x60c>)
 801b2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b2e0:	f003 0301 	and.w	r3, r3, #1
 801b2e4:	2b00      	cmp	r3, #0
 801b2e6:	d134      	bne.n	801b352 <HAL_RCC_OscConfig+0x3a6>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 801b2e8:	4bb3      	ldr	r3, [pc, #716]	@ (801b5b8 <HAL_RCC_OscConfig+0x60c>)
 801b2ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b2ec:	4ab2      	ldr	r2, [pc, #712]	@ (801b5b8 <HAL_RCC_OscConfig+0x60c>)
 801b2ee:	f043 0301 	orr.w	r3, r3, #1
 801b2f2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801b2f4:	f7fd fa88 	bl	8018808 <HAL_GetTick>
 801b2f8:	4602      	mov	r2, r0
 801b2fa:	460b      	mov	r3, r1
 801b2fc:	4613      	mov	r3, r2
 801b2fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b302:	e020      	b.n	801b346 <HAL_RCC_OscConfig+0x39a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801b304:	f7fd fa80 	bl	8018808 <HAL_GetTick>
 801b308:	4602      	mov	r2, r0
 801b30a:	460b      	mov	r3, r1
 801b30c:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b310:	2000      	movs	r0, #0
 801b312:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 801b316:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
 801b31a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 801b31e:	4621      	mov	r1, r4
 801b320:	1a51      	subs	r1, r2, r1
 801b322:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 801b326:	4629      	mov	r1, r5
 801b328:	eb63 0301 	sbc.w	r3, r3, r1
 801b32c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 801b330:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 801b334:	460b      	mov	r3, r1
 801b336:	2b03      	cmp	r3, #3
 801b338:	4613      	mov	r3, r2
 801b33a:	f173 0300 	sbcs.w	r3, r3, #0
 801b33e:	d302      	bcc.n	801b346 <HAL_RCC_OscConfig+0x39a>
        {
          return HAL_TIMEOUT;
 801b340:	2303      	movs	r3, #3
 801b342:	f000 bc32 	b.w	801bbaa <HAL_RCC_OscConfig+0xbfe>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b346:	4b9c      	ldr	r3, [pc, #624]	@ (801b5b8 <HAL_RCC_OscConfig+0x60c>)
 801b348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b34a:	f003 0301 	and.w	r3, r3, #1
 801b34e:	2b00      	cmp	r3, #0
 801b350:	d0d8      	beq.n	801b304 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Get BDCR1 register value */
    tmpreg1 = RCC->BDCR1;
 801b352:	4b98      	ldr	r3, [pc, #608]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b354:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b358:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

    /* Define mask depending on LSI presence */
    mask = RCC_BDCR1_LSI1ON;
 801b35c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 801b360:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
#if defined(RCC_LSI2_SUPPORT)
    mask |= RCC_BDCR1_LSI2ON;
#endif /* RCC_LSI2_SUPPORT */

    /* Check the LSI1 State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 801b364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b368:	699b      	ldr	r3, [r3, #24]
 801b36a:	2b00      	cmp	r3, #0
 801b36c:	f000 809e 	beq.w	801b4ac <HAL_RCC_OscConfig+0x500>
    {
      if ((RCC_OscInitStruct->LSIState & RCC_LSI1_ON) != 0x00u)
 801b370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b374:	699b      	ldr	r3, [r3, #24]
 801b376:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801b37a:	2b00      	cmp	r3, #0
 801b37c:	d056      	beq.n	801b42c <HAL_RCC_OscConfig+0x480>
      {
        /* Check LSI1 division factor */
        assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

        /* Check is LSIDiv is requested to be changed and LSI is already ON */
        if ((RCC_OscInitStruct->LSIDiv != (tmpreg1 & RCC_BDCR1_LSI1PREDIV)) && ((tmpreg1 & RCC_BDCR1_LSI1RDY) != 0x00u))
 801b37e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b382:	69da      	ldr	r2, [r3, #28]
 801b384:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801b38c:	429a      	cmp	r2, r3
 801b38e:	d03f      	beq.n	801b410 <HAL_RCC_OscConfig+0x464>
 801b390:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b394:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801b398:	2b00      	cmp	r3, #0
 801b39a:	d039      	beq.n	801b410 <HAL_RCC_OscConfig+0x464>
        {
          /* Disable LSI1 */
          tmpreg1 &= ~RCC_BDCR1_LSI1ON;
 801b39c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b3a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801b3a4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
          RCC->BDCR1 = tmpreg1;
 801b3a8:	4a82      	ldr	r2, [pc, #520]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b3aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b3ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 801b3b2:	f7fd fa29 	bl	8018808 <HAL_GetTick>
 801b3b6:	4602      	mov	r2, r0
 801b3b8:	460b      	mov	r3, r1
 801b3ba:	4613      	mov	r3, r2
 801b3bc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

          /* Wait till LSI1 is disabled */
          while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSI1RDY) != 0x00u)
 801b3c0:	e01f      	b.n	801b402 <HAL_RCC_OscConfig+0x456>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801b3c2:	f7fd fa21 	bl	8018808 <HAL_GetTick>
 801b3c6:	4602      	mov	r2, r0
 801b3c8:	460b      	mov	r3, r1
 801b3ca:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b3ce:	2000      	movs	r0, #0
 801b3d0:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 801b3d4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 801b3d8:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 801b3dc:	4621      	mov	r1, r4
 801b3de:	1a51      	subs	r1, r2, r1
 801b3e0:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 801b3e4:	4629      	mov	r1, r5
 801b3e6:	eb63 0301 	sbc.w	r3, r3, r1
 801b3ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801b3ee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 801b3f2:	460b      	mov	r3, r1
 801b3f4:	2b15      	cmp	r3, #21
 801b3f6:	4613      	mov	r3, r2
 801b3f8:	f173 0300 	sbcs.w	r3, r3, #0
 801b3fc:	d301      	bcc.n	801b402 <HAL_RCC_OscConfig+0x456>
            {
              /* LSI1 may be forced ON by IWDG */
              return HAL_TIMEOUT;
 801b3fe:	2303      	movs	r3, #3
 801b400:	e3d3      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
          while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSI1RDY) != 0x00u)
 801b402:	4b6c      	ldr	r3, [pc, #432]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b404:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b408:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801b40c:	2b00      	cmp	r3, #0
 801b40e:	d1d8      	bne.n	801b3c2 <HAL_RCC_OscConfig+0x416>
          HAL_Delay(1);
#endif
        }

        /* Set LSI1 division factor */
        tmpreg1 &= ~RCC_BDCR1_LSI1PREDIV;
 801b410:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b414:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801b418:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        tmpreg1 |= RCC_OscInitStruct->LSIDiv;
 801b41c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b420:	69da      	ldr	r2, [r3, #28]
 801b422:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b426:	4313      	orrs	r3, r2
 801b428:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
      }

      /* Enable Concerned LSI */
      tmpreg1 |= RCC_OscInitStruct->LSIState;
 801b42c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b430:	699a      	ldr	r2, [r3, #24]
 801b432:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b436:	4313      	orrs	r3, r2
 801b438:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
      RCC->BDCR1 = tmpreg1;
 801b43c:	4a5d      	ldr	r2, [pc, #372]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b43e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b442:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801b446:	f7fd f9df 	bl	8018808 <HAL_GetTick>
 801b44a:	4602      	mov	r2, r0
 801b44c:	460b      	mov	r3, r1
 801b44e:	4613      	mov	r3, r2
 801b450:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

      /* Wait till LSI is ready : LSIRDY bit is position ON shifted by 1 */
      while (READ_BIT(RCC->BDCR1, (RCC_OscInitStruct->LSIState << 1)) == 0x00u)
 801b454:	e01f      	b.n	801b496 <HAL_RCC_OscConfig+0x4ea>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801b456:	f7fd f9d7 	bl	8018808 <HAL_GetTick>
 801b45a:	4602      	mov	r2, r0
 801b45c:	460b      	mov	r3, r1
 801b45e:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b462:	2000      	movs	r0, #0
 801b464:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 801b468:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 801b46c:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 801b470:	4621      	mov	r1, r4
 801b472:	1a51      	subs	r1, r2, r1
 801b474:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 801b478:	4629      	mov	r1, r5
 801b47a:	eb63 0301 	sbc.w	r3, r3, r1
 801b47e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801b482:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 801b486:	460b      	mov	r3, r1
 801b488:	2b15      	cmp	r3, #21
 801b48a:	4613      	mov	r3, r2
 801b48c:	f173 0300 	sbcs.w	r3, r3, #0
 801b490:	d301      	bcc.n	801b496 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_TIMEOUT;
 801b492:	2303      	movs	r3, #3
 801b494:	e389      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
      while (READ_BIT(RCC->BDCR1, (RCC_OscInitStruct->LSIState << 1)) == 0x00u)
 801b496:	4b47      	ldr	r3, [pc, #284]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b498:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 801b49c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b4a0:	699b      	ldr	r3, [r3, #24]
 801b4a2:	005b      	lsls	r3, r3, #1
 801b4a4:	4013      	ands	r3, r2
 801b4a6:	2b00      	cmp	r3, #0
 801b4a8:	d0d5      	beq.n	801b456 <HAL_RCC_OscConfig+0x4aa>
 801b4aa:	e03d      	b.n	801b528 <HAL_RCC_OscConfig+0x57c>
#endif
    }
    else
    {
      /* Disable the Internal Low Speed oscillator LSI1 and LSI2 is available */
      tmpreg1 &= ~mask;
 801b4ac:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 801b4b0:	43da      	mvns	r2, r3
 801b4b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b4b6:	4013      	ands	r3, r2
 801b4b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
      RCC->BDCR1 = tmpreg1;
 801b4bc:	4a3d      	ldr	r2, [pc, #244]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b4be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b4c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801b4c6:	f7fd f99f 	bl	8018808 <HAL_GetTick>
 801b4ca:	4602      	mov	r2, r0
 801b4cc:	460b      	mov	r3, r1
 801b4ce:	4613      	mov	r3, r2
 801b4d0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

      /* Wait till LSI is disabled : LSIRDY bit position is ON shifted by 1 */
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 801b4d4:	e01f      	b.n	801b516 <HAL_RCC_OscConfig+0x56a>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801b4d6:	f7fd f997 	bl	8018808 <HAL_GetTick>
 801b4da:	4602      	mov	r2, r0
 801b4dc:	460b      	mov	r3, r1
 801b4de:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b4e2:	2000      	movs	r0, #0
 801b4e4:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 801b4e8:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
 801b4ec:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 801b4f0:	4621      	mov	r1, r4
 801b4f2:	1a51      	subs	r1, r2, r1
 801b4f4:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 801b4f8:	4629      	mov	r1, r5
 801b4fa:	eb63 0301 	sbc.w	r3, r3, r1
 801b4fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801b502:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 801b506:	460b      	mov	r3, r1
 801b508:	2b15      	cmp	r3, #21
 801b50a:	4613      	mov	r3, r2
 801b50c:	f173 0300 	sbcs.w	r3, r3, #0
 801b510:	d301      	bcc.n	801b516 <HAL_RCC_OscConfig+0x56a>
        {
          return HAL_TIMEOUT;
 801b512:	2303      	movs	r3, #3
 801b514:	e349      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 801b516:	4b27      	ldr	r3, [pc, #156]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b518:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 801b51c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 801b520:	005b      	lsls	r3, r3, #1
 801b522:	4013      	ands	r3, r2
 801b524:	2b00      	cmp	r3, #0
 801b526:	d1d6      	bne.n	801b4d6 <HAL_RCC_OscConfig+0x52a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 801b528:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801b52c:	2b01      	cmp	r3, #1
 801b52e:	d107      	bne.n	801b540 <HAL_RCC_OscConfig+0x594>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801b530:	4b20      	ldr	r3, [pc, #128]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b532:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b536:	4a1f      	ldr	r2, [pc, #124]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b538:	f023 0304 	bic.w	r3, r3, #4
 801b53c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801b540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b544:	681b      	ldr	r3, [r3, #0]
 801b546:	f003 0304 	and.w	r3, r3, #4
 801b54a:	2b00      	cmp	r3, #0
 801b54c:	f000 816f 	beq.w	801b82e <HAL_RCC_OscConfig+0x882>
  {
    FlagStatus       pwrclkchanged = RESET;
 801b550:	2300      	movs	r3, #0
 801b552:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 801b556:	4b17      	ldr	r3, [pc, #92]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b558:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b55c:	f003 0304 	and.w	r3, r3, #4
 801b560:	2b00      	cmp	r3, #0
 801b562:	d113      	bne.n	801b58c <HAL_RCC_OscConfig+0x5e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801b564:	4b13      	ldr	r3, [pc, #76]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b566:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b56a:	4a12      	ldr	r2, [pc, #72]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b56c:	f043 0304 	orr.w	r3, r3, #4
 801b570:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801b574:	4b0f      	ldr	r3, [pc, #60]	@ (801b5b4 <HAL_RCC_OscConfig+0x608>)
 801b576:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b57a:	f003 0304 	and.w	r3, r3, #4
 801b57e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 801b582:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
      pwrclkchanged = SET;
 801b586:	2301      	movs	r3, #1
 801b588:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b58c:	4b0a      	ldr	r3, [pc, #40]	@ (801b5b8 <HAL_RCC_OscConfig+0x60c>)
 801b58e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b590:	f003 0301 	and.w	r3, r3, #1
 801b594:	2b00      	cmp	r3, #0
 801b596:	d137      	bne.n	801b608 <HAL_RCC_OscConfig+0x65c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 801b598:	4b07      	ldr	r3, [pc, #28]	@ (801b5b8 <HAL_RCC_OscConfig+0x60c>)
 801b59a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b59c:	4a06      	ldr	r2, [pc, #24]	@ (801b5b8 <HAL_RCC_OscConfig+0x60c>)
 801b59e:	f043 0301 	orr.w	r3, r3, #1
 801b5a2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801b5a4:	f7fd f930 	bl	8018808 <HAL_GetTick>
 801b5a8:	4602      	mov	r2, r0
 801b5aa:	460b      	mov	r3, r1
 801b5ac:	4613      	mov	r3, r2
 801b5ae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b5b2:	e023      	b.n	801b5fc <HAL_RCC_OscConfig+0x650>
 801b5b4:	46020c00 	.word	0x46020c00
 801b5b8:	46020800 	.word	0x46020800
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801b5bc:	f7fd f924 	bl	8018808 <HAL_GetTick>
 801b5c0:	4602      	mov	r2, r0
 801b5c2:	460b      	mov	r3, r1
 801b5c4:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b5c8:	2000      	movs	r0, #0
 801b5ca:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 801b5ce:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 801b5d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801b5d6:	4621      	mov	r1, r4
 801b5d8:	1a51      	subs	r1, r2, r1
 801b5da:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 801b5de:	4629      	mov	r1, r5
 801b5e0:	eb63 0301 	sbc.w	r3, r3, r1
 801b5e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801b5e8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 801b5ec:	460b      	mov	r3, r1
 801b5ee:	2b03      	cmp	r3, #3
 801b5f0:	4613      	mov	r3, r2
 801b5f2:	f173 0300 	sbcs.w	r3, r3, #0
 801b5f6:	d301      	bcc.n	801b5fc <HAL_RCC_OscConfig+0x650>
        {
          return HAL_TIMEOUT;
 801b5f8:	2303      	movs	r3, #3
 801b5fa:	e2d6      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b5fc:	4bc2      	ldr	r3, [pc, #776]	@ (801b908 <HAL_RCC_OscConfig+0x95c>)
 801b5fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b600:	f003 0301 	and.w	r3, r3, #1
 801b604:	2b00      	cmp	r3, #0
 801b606:	d0d9      	beq.n	801b5bc <HAL_RCC_OscConfig+0x610>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 801b608:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b60c:	68db      	ldr	r3, [r3, #12]
 801b60e:	2b00      	cmp	r3, #0
 801b610:	f000 8097 	beq.w	801b742 <HAL_RCC_OscConfig+0x796>
    {
      /* If LSE is already on or in bypass mode, only LSE system can be modified */
      tmpreg1 = (RCC->BDCR1 & ~RCC_BDCR1_LSESYSEN);
 801b614:	4bbd      	ldr	r3, [pc, #756]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b616:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b61a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801b61e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
      tmpreg1 |= RCC_OscInitStruct->LSEState;
 801b622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b626:	68da      	ldr	r2, [r3, #12]
 801b628:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b62c:	4313      	orrs	r3, r2
 801b62e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
      RCC->BDCR1 = tmpreg1;
 801b632:	4ab6      	ldr	r2, [pc, #728]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b634:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b638:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801b63c:	f7fd f8e4 	bl	8018808 <HAL_GetTick>
 801b640:	4602      	mov	r2, r0
 801b642:	460b      	mov	r3, r1
 801b644:	4613      	mov	r3, r2
 801b646:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) == 0U)
 801b64a:	e01f      	b.n	801b68c <HAL_RCC_OscConfig+0x6e0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801b64c:	f7fd f8dc 	bl	8018808 <HAL_GetTick>
 801b650:	4602      	mov	r2, r0
 801b652:	460b      	mov	r3, r1
 801b654:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b658:	2000      	movs	r0, #0
 801b65a:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 801b65e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
 801b662:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 801b666:	4621      	mov	r1, r4
 801b668:	1a51      	subs	r1, r2, r1
 801b66a:	67b9      	str	r1, [r7, #120]	@ 0x78
 801b66c:	4629      	mov	r1, r5
 801b66e:	eb63 0301 	sbc.w	r3, r3, r1
 801b672:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801b674:	f241 3389 	movw	r3, #5001	@ 0x1389
 801b678:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 801b67c:	4602      	mov	r2, r0
 801b67e:	429a      	cmp	r2, r3
 801b680:	460b      	mov	r3, r1
 801b682:	f173 0300 	sbcs.w	r3, r3, #0
 801b686:	d301      	bcc.n	801b68c <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 801b688:	2303      	movs	r3, #3
 801b68a:	e28e      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) == 0U)
 801b68c:	4b9f      	ldr	r3, [pc, #636]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b68e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b692:	f003 0302 	and.w	r3, r3, #2
 801b696:	2b00      	cmp	r3, #0
 801b698:	d0d8      	beq.n	801b64c <HAL_RCC_OscConfig+0x6a0>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR1_LSESYSEN) != 0U)
 801b69a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b69e:	68db      	ldr	r3, [r3, #12]
 801b6a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801b6a4:	2b00      	cmp	r3, #0
 801b6a6:	d044      	beq.n	801b732 <HAL_RCC_OscConfig+0x786>
      {
        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) == 0U)
 801b6a8:	e01d      	b.n	801b6e6 <HAL_RCC_OscConfig+0x73a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801b6aa:	f7fd f8ad 	bl	8018808 <HAL_GetTick>
 801b6ae:	4602      	mov	r2, r0
 801b6b0:	460b      	mov	r3, r1
 801b6b2:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b6b6:	2000      	movs	r0, #0
 801b6b8:	6739      	str	r1, [r7, #112]	@ 0x70
 801b6ba:	6778      	str	r0, [r7, #116]	@ 0x74
 801b6bc:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 801b6c0:	4621      	mov	r1, r4
 801b6c2:	1a51      	subs	r1, r2, r1
 801b6c4:	66b9      	str	r1, [r7, #104]	@ 0x68
 801b6c6:	4629      	mov	r1, r5
 801b6c8:	eb63 0301 	sbc.w	r3, r3, r1
 801b6cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801b6ce:	f241 3389 	movw	r3, #5001	@ 0x1389
 801b6d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 801b6d6:	4602      	mov	r2, r0
 801b6d8:	429a      	cmp	r2, r3
 801b6da:	460b      	mov	r3, r1
 801b6dc:	f173 0300 	sbcs.w	r3, r3, #0
 801b6e0:	d301      	bcc.n	801b6e6 <HAL_RCC_OscConfig+0x73a>
          {
            return HAL_TIMEOUT;
 801b6e2:	2303      	movs	r3, #3
 801b6e4:	e261      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) == 0U)
 801b6e6:	4b89      	ldr	r3, [pc, #548]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b6e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b6ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801b6f0:	2b00      	cmp	r3, #0
 801b6f2:	d0da      	beq.n	801b6aa <HAL_RCC_OscConfig+0x6fe>
 801b6f4:	e08f      	b.n	801b816 <HAL_RCC_OscConfig+0x86a>
      else
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801b6f6:	f7fd f887 	bl	8018808 <HAL_GetTick>
 801b6fa:	4602      	mov	r2, r0
 801b6fc:	460b      	mov	r3, r1
 801b6fe:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b702:	2000      	movs	r0, #0
 801b704:	6639      	str	r1, [r7, #96]	@ 0x60
 801b706:	6678      	str	r0, [r7, #100]	@ 0x64
 801b708:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 801b70c:	4621      	mov	r1, r4
 801b70e:	1a51      	subs	r1, r2, r1
 801b710:	65b9      	str	r1, [r7, #88]	@ 0x58
 801b712:	4629      	mov	r1, r5
 801b714:	eb63 0301 	sbc.w	r3, r3, r1
 801b718:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801b71a:	f241 3389 	movw	r3, #5001	@ 0x1389
 801b71e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 801b722:	4602      	mov	r2, r0
 801b724:	429a      	cmp	r2, r3
 801b726:	460b      	mov	r3, r1
 801b728:	f173 0300 	sbcs.w	r3, r3, #0
 801b72c:	d301      	bcc.n	801b732 <HAL_RCC_OscConfig+0x786>
          {
            return HAL_TIMEOUT;
 801b72e:	2303      	movs	r3, #3
 801b730:	e23b      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 801b732:	4b76      	ldr	r3, [pc, #472]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801b73c:	2b00      	cmp	r3, #0
 801b73e:	d1da      	bne.n	801b6f6 <HAL_RCC_OscConfig+0x74a>
 801b740:	e069      	b.n	801b816 <HAL_RCC_OscConfig+0x86a>
        }
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR1, (RCC_BDCR1_LSEON | RCC_BDCR1_LSESYSEN));
 801b742:	4b72      	ldr	r3, [pc, #456]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b744:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b748:	4a70      	ldr	r2, [pc, #448]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b74a:	f023 0381 	bic.w	r3, r3, #129	@ 0x81
 801b74e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR1, RCC_BDCR1_LSEBYP);
 801b752:	4b6e      	ldr	r3, [pc, #440]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b758:	4a6c      	ldr	r2, [pc, #432]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b75a:	f023 0304 	bic.w	r3, r3, #4
 801b75e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801b762:	f7fd f851 	bl	8018808 <HAL_GetTick>
 801b766:	4602      	mov	r2, r0
 801b768:	460b      	mov	r3, r1
 801b76a:	4613      	mov	r3, r2
 801b76c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) != 0U)
 801b770:	e01d      	b.n	801b7ae <HAL_RCC_OscConfig+0x802>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801b772:	f7fd f849 	bl	8018808 <HAL_GetTick>
 801b776:	4602      	mov	r2, r0
 801b778:	460b      	mov	r3, r1
 801b77a:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b77e:	2000      	movs	r0, #0
 801b780:	6539      	str	r1, [r7, #80]	@ 0x50
 801b782:	6578      	str	r0, [r7, #84]	@ 0x54
 801b784:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 801b788:	4621      	mov	r1, r4
 801b78a:	1a51      	subs	r1, r2, r1
 801b78c:	64b9      	str	r1, [r7, #72]	@ 0x48
 801b78e:	4629      	mov	r1, r5
 801b790:	eb63 0301 	sbc.w	r3, r3, r1
 801b794:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801b796:	f241 3389 	movw	r3, #5001	@ 0x1389
 801b79a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 801b79e:	4602      	mov	r2, r0
 801b7a0:	429a      	cmp	r2, r3
 801b7a2:	460b      	mov	r3, r1
 801b7a4:	f173 0300 	sbcs.w	r3, r3, #0
 801b7a8:	d301      	bcc.n	801b7ae <HAL_RCC_OscConfig+0x802>
        {
          return HAL_TIMEOUT;
 801b7aa:	2303      	movs	r3, #3
 801b7ac:	e1fd      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) != 0U)
 801b7ae:	4b57      	ldr	r3, [pc, #348]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b7b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b7b4:	f003 0302 	and.w	r3, r3, #2
 801b7b8:	2b00      	cmp	r3, #0
 801b7ba:	d1da      	bne.n	801b772 <HAL_RCC_OscConfig+0x7c6>
        }
      }

      if (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSEN) != 0U)
 801b7bc:	4b53      	ldr	r3, [pc, #332]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b7be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b7c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801b7c6:	2b00      	cmp	r3, #0
 801b7c8:	d025      	beq.n	801b816 <HAL_RCC_OscConfig+0x86a>
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 801b7ca:	e01d      	b.n	801b808 <HAL_RCC_OscConfig+0x85c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801b7cc:	f7fd f81c 	bl	8018808 <HAL_GetTick>
 801b7d0:	4602      	mov	r2, r0
 801b7d2:	460b      	mov	r3, r1
 801b7d4:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b7d8:	2000      	movs	r0, #0
 801b7da:	6439      	str	r1, [r7, #64]	@ 0x40
 801b7dc:	6478      	str	r0, [r7, #68]	@ 0x44
 801b7de:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 801b7e2:	4621      	mov	r1, r4
 801b7e4:	1a51      	subs	r1, r2, r1
 801b7e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 801b7e8:	4629      	mov	r1, r5
 801b7ea:	eb63 0301 	sbc.w	r3, r3, r1
 801b7ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801b7f0:	f241 3389 	movw	r3, #5001	@ 0x1389
 801b7f4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 801b7f8:	4602      	mov	r2, r0
 801b7fa:	429a      	cmp	r2, r3
 801b7fc:	460b      	mov	r3, r1
 801b7fe:	f173 0300 	sbcs.w	r3, r3, #0
 801b802:	d301      	bcc.n	801b808 <HAL_RCC_OscConfig+0x85c>
          {
            return HAL_TIMEOUT;
 801b804:	2303      	movs	r3, #3
 801b806:	e1d0      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 801b808:	4b40      	ldr	r3, [pc, #256]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b80a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b80e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801b812:	2b00      	cmp	r3, #0
 801b814:	d1da      	bne.n	801b7cc <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 801b816:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 801b81a:	2b01      	cmp	r3, #1
 801b81c:	d107      	bne.n	801b82e <HAL_RCC_OscConfig+0x882>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801b81e:	4b3b      	ldr	r3, [pc, #236]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b820:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b824:	4a39      	ldr	r2, [pc, #228]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b826:	f023 0304 	bic.w	r3, r3, #4
 801b82a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if ((RCC_OscInitStruct->PLL1.PLLState) != RCC_PLL_NONE)
 801b82e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b832:	6a1b      	ldr	r3, [r3, #32]
 801b834:	2b00      	cmp	r3, #0
 801b836:	f000 81b7 	beq.w	801bba8 <HAL_RCC_OscConfig+0xbfc>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801b83a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801b83e:	2b0c      	cmp	r3, #12
 801b840:	f000 8129 	beq.w	801ba96 <HAL_RCC_OscConfig+0xaea>
    {
      if ((RCC_OscInitStruct->PLL1.PLLState) == RCC_PLL_ON)
 801b844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b848:	6a1b      	ldr	r3, [r3, #32]
 801b84a:	2b02      	cmp	r3, #2
 801b84c:	f040 80ea 	bne.w	801ba24 <HAL_RCC_OscConfig+0xa78>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL1.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL1.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL1.PLLR));

        /* Disable the main PLL1. */
        tmpreg1 = (RCC->CR & ~RCC_CR_PLL1ON);
 801b850:	4b2e      	ldr	r3, [pc, #184]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b852:	681b      	ldr	r3, [r3, #0]
 801b854:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801b858:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        RCC->CR = tmpreg1;
 801b85c:	4a2b      	ldr	r2, [pc, #172]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b85e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b862:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801b864:	f7fc ffd0 	bl	8018808 <HAL_GetTick>
 801b868:	4602      	mov	r2, r0
 801b86a:	460b      	mov	r3, r1
 801b86c:	4613      	mov	r3, r2
 801b86e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        /* Wait till PLL1 is disabled */
        do
        {
          tmpreg1 = RCC->CR;
 801b872:	4b26      	ldr	r3, [pc, #152]	@ (801b90c <HAL_RCC_OscConfig+0x960>)
 801b874:	681b      	ldr	r3, [r3, #0]
 801b876:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801b87a:	f7fc ffc5 	bl	8018808 <HAL_GetTick>
 801b87e:	4602      	mov	r2, r0
 801b880:	460b      	mov	r3, r1
 801b882:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b886:	2000      	movs	r0, #0
 801b888:	6339      	str	r1, [r7, #48]	@ 0x30
 801b88a:	6378      	str	r0, [r7, #52]	@ 0x34
 801b88c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 801b890:	4621      	mov	r1, r4
 801b892:	1a51      	subs	r1, r2, r1
 801b894:	62b9      	str	r1, [r7, #40]	@ 0x28
 801b896:	4629      	mov	r1, r5
 801b898:	eb63 0301 	sbc.w	r3, r3, r1
 801b89c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b89e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801b8a2:	460b      	mov	r3, r1
 801b8a4:	2b03      	cmp	r3, #3
 801b8a6:	4613      	mov	r3, r2
 801b8a8:	f173 0300 	sbcs.w	r3, r3, #0
 801b8ac:	d301      	bcc.n	801b8b2 <HAL_RCC_OscConfig+0x906>
          {
            return HAL_TIMEOUT;
 801b8ae:	2303      	movs	r3, #3
 801b8b0:	e17b      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
          }
        } while ((tmpreg1 & RCC_CR_PLL1RDY) != 0U);
 801b8b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b8b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801b8ba:	2b00      	cmp	r3, #0
 801b8bc:	d1d9      	bne.n	801b872 <HAL_RCC_OscConfig+0x8c6>

        /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
        if (RCC_OscInitStruct->PLL1.PLLSource == RCC_PLLSOURCE_HSE)
 801b8be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b8c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b8c4:	2b03      	cmp	r3, #3
 801b8c6:	d10a      	bne.n	801b8de <HAL_RCC_OscConfig+0x932>
        {
          /* Clock source is HSE or HSE/2 */
          pllsrc = HSE_VALUE >> ((tmpreg1 & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos);
 801b8c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801b8cc:	0d1b      	lsrs	r3, r3, #20
 801b8ce:	f003 0301 	and.w	r3, r3, #1
 801b8d2:	4a0f      	ldr	r2, [pc, #60]	@ (801b910 <HAL_RCC_OscConfig+0x964>)
 801b8d4:	fa22 f303 	lsr.w	r3, r2, r3
 801b8d8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 801b8dc:	e002      	b.n	801b8e4 <HAL_RCC_OscConfig+0x938>
        }
        else
        {
          /* Clock source is HSI */
          pllsrc = HSI_VALUE;
 801b8de:	4b0d      	ldr	r3, [pc, #52]	@ (801b914 <HAL_RCC_OscConfig+0x968>)
 801b8e0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        }

        /* Compute VCO input frequency depending on M divider */
        pllsrc = (pllsrc / RCC_OscInitStruct->PLL1.PLLM);
 801b8e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b8e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b8ea:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 801b8ee:	fbb2 f3f3 	udiv	r3, r2, r3
 801b8f2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllsrc));

        if (pllsrc > PLL_INPUTRANGE0_FREQMAX)
 801b8f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801b8fa:	4a07      	ldr	r2, [pc, #28]	@ (801b918 <HAL_RCC_OscConfig+0x96c>)
 801b8fc:	4293      	cmp	r3, r2
 801b8fe:	d90d      	bls.n	801b91c <HAL_RCC_OscConfig+0x970>
        {
          /* Reuse pllsrc local variable to store range */
          pllsrc = RCC_PLL_VCOINPUT_RANGE1;
 801b900:	230c      	movs	r3, #12
 801b902:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 801b906:	e00c      	b.n	801b922 <HAL_RCC_OscConfig+0x976>
 801b908:	46020800 	.word	0x46020800
 801b90c:	46020c00 	.word	0x46020c00
 801b910:	01e84800 	.word	0x01e84800
 801b914:	00f42400 	.word	0x00f42400
 801b918:	007a1200 	.word	0x007a1200
        }
        else
        {
          /* Reuse pllsrc local variable to store range */
          pllsrc = RCC_PLL_VCOINPUT_RANGE0;
 801b91c:	2300      	movs	r3, #0
 801b91e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        }

        /* Configure PLL1 source, PLLM divider, VCO input range and enable PLL1R output. Clear also FRACEN*/
        tmpreg2 = RCC->PLL1CFGR;
 801b922:	4ba5      	ldr	r3, [pc, #660]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801b924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b926:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        tmpreg2 &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1RGE | RCC_PLL1CFGR_PLL1FRACEN | RCC_PLL1CFGR_PLL1M);
 801b92a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801b92e:	f423 63e3 	bic.w	r3, r3, #1816	@ 0x718
 801b932:	f023 0307 	bic.w	r3, r3, #7
 801b936:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        tmpreg2 |= (RCC_OscInitStruct->PLL1.PLLSource | pllsrc |
 801b93a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b93e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b940:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801b944:	431a      	orrs	r2, r3
                    ((RCC_OscInitStruct->PLL1.PLLM - 1u) << RCC_PLL1CFGR_PLL1M_Pos) | RCC_PLL1CFGR_PLL1REN);
 801b946:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b94a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b94c:	3b01      	subs	r3, #1
 801b94e:	021b      	lsls	r3, r3, #8
        tmpreg2 |= (RCC_OscInitStruct->PLL1.PLLSource | pllsrc |
 801b950:	431a      	orrs	r2, r3
 801b952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801b956:	4313      	orrs	r3, r2
 801b958:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801b95c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        RCC->PLL1CFGR = tmpreg2;
 801b960:	4a95      	ldr	r2, [pc, #596]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801b962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801b966:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLLN multiplication factor and PLLP, PLLQ, PLLR dividers */
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 801b968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b96c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b96e:	1e5a      	subs	r2, r3, #1
                   ((RCC_OscInitStruct->PLL1.PLLP - 1u) << RCC_PLL1DIVR_PLL1P_Pos) |
 801b970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801b976:	3b01      	subs	r3, #1
 801b978:	025b      	lsls	r3, r3, #9
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 801b97a:	431a      	orrs	r2, r3
                   ((RCC_OscInitStruct->PLL1.PLLQ - 1u) << RCC_PLL1DIVR_PLL1Q_Pos) |
 801b97c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b982:	3b01      	subs	r3, #1
 801b984:	041b      	lsls	r3, r3, #16
                   ((RCC_OscInitStruct->PLL1.PLLP - 1u) << RCC_PLL1DIVR_PLL1P_Pos) |
 801b986:	431a      	orrs	r2, r3
                   ((RCC_OscInitStruct->PLL1.PLLR - 1u) << RCC_PLL1DIVR_PLL1R_Pos));
 801b988:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b98c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b98e:	3b01      	subs	r3, #1
 801b990:	061b      	lsls	r3, r3, #24
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 801b992:	4313      	orrs	r3, r2
 801b994:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        RCC->PLL1DIVR = tmpreg2;
 801b998:	4a87      	ldr	r2, [pc, #540]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801b99a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801b99e:	6353      	str	r3, [r2, #52]	@ 0x34

        if (RCC_OscInitStruct->PLL1.PLLFractional != 0x00u)
 801b9a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b9a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b9a6:	2b00      	cmp	r3, #0
 801b9a8:	d00b      	beq.n	801b9c2 <HAL_RCC_OscConfig+0xa16>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 801b9aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801b9ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b9b0:	4a81      	ldr	r2, [pc, #516]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801b9b2:	00db      	lsls	r3, r3, #3
 801b9b4:	6393      	str	r3, [r2, #56]	@ 0x38

          /* Enable PLL1FRACEN */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 801b9b6:	4b80      	ldr	r3, [pc, #512]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801b9b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b9ba:	4a7f      	ldr	r2, [pc, #508]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801b9bc:	f043 0310 	orr.w	r3, r3, #16
 801b9c0:	6293      	str	r3, [r2, #40]	@ 0x28
        }

        /* Enable the main PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 801b9c2:	4b7d      	ldr	r3, [pc, #500]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801b9c4:	681b      	ldr	r3, [r3, #0]
 801b9c6:	4a7c      	ldr	r2, [pc, #496]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801b9c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801b9cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801b9ce:	f7fc ff1b 	bl	8018808 <HAL_GetTick>
 801b9d2:	4602      	mov	r2, r0
 801b9d4:	460b      	mov	r3, r1
 801b9d6:	4613      	mov	r3, r2
 801b9d8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 801b9dc:	e01b      	b.n	801ba16 <HAL_RCC_OscConfig+0xa6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801b9de:	f7fc ff13 	bl	8018808 <HAL_GetTick>
 801b9e2:	4602      	mov	r2, r0
 801b9e4:	460b      	mov	r3, r1
 801b9e6:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801b9ea:	2000      	movs	r0, #0
 801b9ec:	6239      	str	r1, [r7, #32]
 801b9ee:	6278      	str	r0, [r7, #36]	@ 0x24
 801b9f0:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 801b9f4:	4621      	mov	r1, r4
 801b9f6:	1a51      	subs	r1, r2, r1
 801b9f8:	61b9      	str	r1, [r7, #24]
 801b9fa:	4629      	mov	r1, r5
 801b9fc:	eb63 0301 	sbc.w	r3, r3, r1
 801ba00:	61fb      	str	r3, [r7, #28]
 801ba02:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 801ba06:	460b      	mov	r3, r1
 801ba08:	2b03      	cmp	r3, #3
 801ba0a:	4613      	mov	r3, r2
 801ba0c:	f173 0300 	sbcs.w	r3, r3, #0
 801ba10:	d301      	bcc.n	801ba16 <HAL_RCC_OscConfig+0xa6a>
          {
            return HAL_TIMEOUT;
 801ba12:	2303      	movs	r3, #3
 801ba14:	e0c9      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 801ba16:	4b68      	ldr	r3, [pc, #416]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801ba18:	681b      	ldr	r3, [r3, #0]
 801ba1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801ba1e:	2b00      	cmp	r3, #0
 801ba20:	d0dd      	beq.n	801b9de <HAL_RCC_OscConfig+0xa32>
 801ba22:	e0c1      	b.n	801bba8 <HAL_RCC_OscConfig+0xbfc>
        }
      }
      else
      {
        /* Disable the main PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 801ba24:	4b64      	ldr	r3, [pc, #400]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801ba26:	681b      	ldr	r3, [r3, #0]
 801ba28:	4a63      	ldr	r2, [pc, #396]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801ba2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801ba2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801ba30:	f7fc feea 	bl	8018808 <HAL_GetTick>
 801ba34:	4602      	mov	r2, r0
 801ba36:	460b      	mov	r3, r1
 801ba38:	4613      	mov	r3, r2
 801ba3a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 801ba3e:	e01b      	b.n	801ba78 <HAL_RCC_OscConfig+0xacc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801ba40:	f7fc fee2 	bl	8018808 <HAL_GetTick>
 801ba44:	4602      	mov	r2, r0
 801ba46:	460b      	mov	r3, r1
 801ba48:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801ba4c:	2000      	movs	r0, #0
 801ba4e:	6139      	str	r1, [r7, #16]
 801ba50:	6178      	str	r0, [r7, #20]
 801ba52:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 801ba56:	4621      	mov	r1, r4
 801ba58:	1a51      	subs	r1, r2, r1
 801ba5a:	60b9      	str	r1, [r7, #8]
 801ba5c:	4629      	mov	r1, r5
 801ba5e:	eb63 0301 	sbc.w	r3, r3, r1
 801ba62:	60fb      	str	r3, [r7, #12]
 801ba64:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801ba68:	460b      	mov	r3, r1
 801ba6a:	2b03      	cmp	r3, #3
 801ba6c:	4613      	mov	r3, r2
 801ba6e:	f173 0300 	sbcs.w	r3, r3, #0
 801ba72:	d301      	bcc.n	801ba78 <HAL_RCC_OscConfig+0xacc>
          {
            return HAL_TIMEOUT;
 801ba74:	2303      	movs	r3, #3
 801ba76:	e098      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 801ba78:	4b4f      	ldr	r3, [pc, #316]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801ba7a:	681b      	ldr	r3, [r3, #0]
 801ba7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801ba80:	2b00      	cmp	r3, #0
 801ba82:	d1dd      	bne.n	801ba40 <HAL_RCC_OscConfig+0xa94>
          }
        }

        /* CLear the PLL1 source and disable outputs to save power when PLL1 is off */
        CLEAR_BIT(RCC->PLL1CFGR, (RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | \
 801ba84:	4b4c      	ldr	r3, [pc, #304]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801ba86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ba88:	4a4b      	ldr	r2, [pc, #300]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801ba8a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 801ba8e:	f023 0303 	bic.w	r3, r3, #3
 801ba92:	6293      	str	r3, [r2, #40]	@ 0x28
 801ba94:	e088      	b.n	801bba8 <HAL_RCC_OscConfig+0xbfc>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL1 used as System clock source */
      if ((RCC_OscInitStruct->PLL1.PLLState) == RCC_PLL_OFF)
 801ba96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801ba9a:	6a1b      	ldr	r3, [r3, #32]
 801ba9c:	2b01      	cmp	r3, #1
 801ba9e:	d101      	bne.n	801baa4 <HAL_RCC_OscConfig+0xaf8>
      {
        return HAL_ERROR;
 801baa0:	2301      	movs	r3, #1
 801baa2:	e082      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        tmpreg1 = RCC->PLL1CFGR;
 801baa4:	4b44      	ldr	r3, [pc, #272]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801baa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801baa8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        tmpreg2 = RCC->PLL1DIVR;
 801baac:	4b42      	ldr	r3, [pc, #264]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801baae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bab0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

        if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) ||
 801bab4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801bab8:	f003 0203 	and.w	r2, r3, #3
 801babc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801bac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bac2:	429a      	cmp	r2, r3
 801bac4:	d135      	bne.n	801bb32 <HAL_RCC_OscConfig+0xb86>
            (((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) != (RCC_OscInitStruct->PLL1.PLLM - 1u)) ||
 801bac6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801baca:	0a1b      	lsrs	r3, r3, #8
 801bacc:	f003 0207 	and.w	r2, r3, #7
 801bad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801bad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bad6:	3b01      	subs	r3, #1
        if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) ||
 801bad8:	429a      	cmp	r2, r3
 801bada:	d12a      	bne.n	801bb32 <HAL_RCC_OscConfig+0xb86>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) != (RCC_OscInitStruct->PLL1.PLLN - 1u)) ||
 801badc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801bae0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801bae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801bae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801baea:	3b01      	subs	r3, #1
            (((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) != (RCC_OscInitStruct->PLL1.PLLM - 1u)) ||
 801baec:	429a      	cmp	r2, r3
 801baee:	d120      	bne.n	801bb32 <HAL_RCC_OscConfig+0xb86>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) != (RCC_OscInitStruct->PLL1.PLLP - 1u)) ||
 801baf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801baf4:	0a5b      	lsrs	r3, r3, #9
 801baf6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801bafa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801bafe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801bb00:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) != (RCC_OscInitStruct->PLL1.PLLN - 1u)) ||
 801bb02:	429a      	cmp	r2, r3
 801bb04:	d115      	bne.n	801bb32 <HAL_RCC_OscConfig+0xb86>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) != (RCC_OscInitStruct->PLL1.PLLQ - 1u)) ||
 801bb06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801bb0a:	0c1b      	lsrs	r3, r3, #16
 801bb0c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801bb10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801bb14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bb16:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) != (RCC_OscInitStruct->PLL1.PLLP - 1u)) ||
 801bb18:	429a      	cmp	r2, r3
 801bb1a:	d10a      	bne.n	801bb32 <HAL_RCC_OscConfig+0xb86>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) != (RCC_OscInitStruct->PLL1.PLLR - 1u)))
 801bb1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801bb20:	0e1b      	lsrs	r3, r3, #24
 801bb22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801bb26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801bb2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801bb2c:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) != (RCC_OscInitStruct->PLL1.PLLQ - 1u)) ||
 801bb2e:	429a      	cmp	r2, r3
 801bb30:	d001      	beq.n	801bb36 <HAL_RCC_OscConfig+0xb8a>
        {
          return HAL_ERROR;
 801bb32:	2301      	movs	r3, #1
 801bb34:	e039      	b.n	801bbaa <HAL_RCC_OscConfig+0xbfe>
        }
        else
        {
          /* Check if only fractional part needs to be updated  */
          tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos);
 801bb36:	4b20      	ldr	r3, [pc, #128]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801bb38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801bb3a:	08db      	lsrs	r3, r3, #3
 801bb3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bb40:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

          if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 801bb44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801bb48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801bb4a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801bb4e:	429a      	cmp	r2, r3
 801bb50:	d02a      	beq.n	801bba8 <HAL_RCC_OscConfig+0xbfc>
          {
            assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

            /* Disable PLL1FRACEN */
            __HAL_RCC_PLL1_FRACN_DISABLE();
 801bb52:	4b19      	ldr	r3, [pc, #100]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801bb54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bb56:	4a18      	ldr	r2, [pc, #96]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801bb58:	f023 0310 	bic.w	r3, r3, #16
 801bb5c:	6293      	str	r3, [r2, #40]	@ 0x28

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 801bb5e:	f7fc fe53 	bl	8018808 <HAL_GetTick>
 801bb62:	4602      	mov	r2, r0
 801bb64:	460b      	mov	r3, r1
 801bb66:	4613      	mov	r3, r2
 801bb68:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

            /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
            while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 801bb6c:	bf00      	nop
 801bb6e:	f7fc fe4b 	bl	8018808 <HAL_GetTick>
 801bb72:	4602      	mov	r2, r0
 801bb74:	460b      	mov	r3, r1
 801bb76:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 801bb7a:	2000      	movs	r0, #0
 801bb7c:	6039      	str	r1, [r7, #0]
 801bb7e:	6078      	str	r0, [r7, #4]
 801bb80:	e9d7 4500 	ldrd	r4, r5, [r7]
 801bb84:	4621      	mov	r1, r4
 801bb86:	4628      	mov	r0, r5
 801bb88:	4283      	cmp	r3, r0
 801bb8a:	bf08      	it	eq
 801bb8c:	428a      	cmpeq	r2, r1
 801bb8e:	d0ee      	beq.n	801bb6e <HAL_RCC_OscConfig+0xbc2>
            {
            }

            /* Configure PLL1 PLL1FRACN */
            __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 801bb90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801bb94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801bb96:	4a08      	ldr	r2, [pc, #32]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801bb98:	00db      	lsls	r3, r3, #3
 801bb9a:	6393      	str	r3, [r2, #56]	@ 0x38

            /* Enable PLL1FRACEN to latch new value. */
            __HAL_RCC_PLL1_FRACN_ENABLE();
 801bb9c:	4b06      	ldr	r3, [pc, #24]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801bb9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bba0:	4a05      	ldr	r2, [pc, #20]	@ (801bbb8 <HAL_RCC_OscConfig+0xc0c>)
 801bba2:	f043 0310 	orr.w	r3, r3, #16
 801bba6:	6293      	str	r3, [r2, #40]	@ 0x28
          }
        }
      }
    }
  }
  return HAL_OK;
 801bba8:	2300      	movs	r3, #0
}
 801bbaa:	4618      	mov	r0, r3
 801bbac:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801bbb0:	46bd      	mov	sp, r7
 801bbb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801bbb6:	bf00      	nop
 801bbb8:	46020c00 	.word	0x46020c00

0801bbbc <HAL_RCC_ClockConfig>:
  *         HCLK5 prescaler is switched automatically by hardware, but configuration shall
  *         always be performed before setting new PLL1 source as Sysclk source.
  * @retval None
  */
HAL_StatusTypeDef  HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 801bbbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801bbc0:	b088      	sub	sp, #32
 801bbc2:	af00      	add	r7, sp, #0
 801bbc4:	60f8      	str	r0, [r7, #12]
 801bbc6:	60b9      	str	r1, [r7, #8]
  uint32_t tmpreg1;
  uint32_t update;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 801bbc8:	68fb      	ldr	r3, [r7, #12]
 801bbca:	2b00      	cmp	r3, #0
 801bbcc:	d101      	bne.n	801bbd2 <HAL_RCC_ClockConfig+0x16>
  {
    return HAL_ERROR;
 801bbce:	2301      	movs	r3, #1
 801bbd0:	e130      	b.n	801be34 <HAL_RCC_ClockConfig+0x278>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 801bbd2:	4b9b      	ldr	r3, [pc, #620]	@ (801be40 <HAL_RCC_ClockConfig+0x284>)
 801bbd4:	681b      	ldr	r3, [r3, #0]
 801bbd6:	f003 030f 	and.w	r3, r3, #15
 801bbda:	68ba      	ldr	r2, [r7, #8]
 801bbdc:	429a      	cmp	r2, r3
 801bbde:	d910      	bls.n	801bc02 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801bbe0:	4b97      	ldr	r3, [pc, #604]	@ (801be40 <HAL_RCC_ClockConfig+0x284>)
 801bbe2:	681b      	ldr	r3, [r3, #0]
 801bbe4:	f023 020f 	bic.w	r2, r3, #15
 801bbe8:	4995      	ldr	r1, [pc, #596]	@ (801be40 <HAL_RCC_ClockConfig+0x284>)
 801bbea:	68bb      	ldr	r3, [r7, #8]
 801bbec:	4313      	orrs	r3, r2
 801bbee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801bbf0:	4b93      	ldr	r3, [pc, #588]	@ (801be40 <HAL_RCC_ClockConfig+0x284>)
 801bbf2:	681b      	ldr	r3, [r3, #0]
 801bbf4:	f003 030f 	and.w	r3, r3, #15
 801bbf8:	68ba      	ldr	r2, [r7, #8]
 801bbfa:	429a      	cmp	r2, r3
 801bbfc:	d001      	beq.n	801bc02 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 801bbfe:	2301      	movs	r3, #1
 801bc00:	e118      	b.n	801be34 <HAL_RCC_ClockConfig+0x278>
  }

  /*-------------------------- HCLK5 Configuration --------------------------*/
  /* HCLK5 prescaler is switched automatically by hardware, but configuration shall
    always be performed before setting new PLL1 source as Sysclk source. */
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK5) == RCC_CLOCKTYPE_HCLK5)
 801bc02:	68fb      	ldr	r3, [r7, #12]
 801bc04:	681b      	ldr	r3, [r3, #0]
 801bc06:	f003 0320 	and.w	r3, r3, #32
 801bc0a:	2b00      	cmp	r3, #0
 801bc0c:	d00d      	beq.n	801bc2a <HAL_RCC_ClockConfig+0x6e>
  {
    assert_param(IS_RCC_HCLK5_HSEHSI(RCC_ClkInitStruct->AHB5_HSEHSI_CLKDivider));
    assert_param(IS_RCC_HCLK5_PLL1(RCC_ClkInitStruct->AHB5_PLL1_CLKDivider));
    MODIFY_REG(RCC->CFGR4, (RCC_CFGR4_HDIV5 | RCC_CFGR4_HPRE5),
 801bc0e:	4b8d      	ldr	r3, [pc, #564]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bc10:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801bc14:	f023 0217 	bic.w	r2, r3, #23
 801bc18:	68fb      	ldr	r3, [r7, #12]
 801bc1a:	6999      	ldr	r1, [r3, #24]
 801bc1c:	68fb      	ldr	r3, [r7, #12]
 801bc1e:	69db      	ldr	r3, [r3, #28]
 801bc20:	430b      	orrs	r3, r1
 801bc22:	4988      	ldr	r1, [pc, #544]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bc24:	4313      	orrs	r3, r2
 801bc26:	f8c1 3200 	str.w	r3, [r1, #512]	@ 0x200
               (RCC_ClkInitStruct->AHB5_PLL1_CLKDivider | RCC_ClkInitStruct->AHB5_HSEHSI_CLKDivider));
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801bc2a:	68fb      	ldr	r3, [r7, #12]
 801bc2c:	681b      	ldr	r3, [r3, #0]
 801bc2e:	f003 0301 	and.w	r3, r3, #1
 801bc32:	2b00      	cmp	r3, #0
 801bc34:	f000 808a 	beq.w	801bd4c <HAL_RCC_ClockConfig+0x190>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* Read CR register */
    tmpreg1 = RCC->CR;
 801bc38:	4b82      	ldr	r3, [pc, #520]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bc3a:	681b      	ldr	r3, [r3, #0]
 801bc3c:	61fb      	str	r3, [r7, #28]

    /* PLL1 is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801bc3e:	68fb      	ldr	r3, [r7, #12]
 801bc40:	685b      	ldr	r3, [r3, #4]
 801bc42:	2b03      	cmp	r3, #3
 801bc44:	d118      	bne.n	801bc78 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the PLL1 ready flag */
      if ((tmpreg1 & RCC_CR_PLL1RDY) == 0U)
 801bc46:	69fb      	ldr	r3, [r7, #28]
 801bc48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801bc4c:	2b00      	cmp	r3, #0
 801bc4e:	d101      	bne.n	801bc54 <HAL_RCC_ClockConfig+0x98>
      {
        return HAL_ERROR;
 801bc50:	2301      	movs	r3, #1
 801bc52:	e0ef      	b.n	801be34 <HAL_RCC_ClockConfig+0x278>
      }
      else
      {
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 801bc54:	4b7b      	ldr	r3, [pc, #492]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bc56:	69db      	ldr	r3, [r3, #28]
 801bc58:	f003 020c 	and.w	r2, r3, #12
 801bc5c:	68fb      	ldr	r3, [r7, #12]
 801bc5e:	685b      	ldr	r3, [r3, #4]
 801bc60:	009b      	lsls	r3, r3, #2
 801bc62:	429a      	cmp	r2, r3
 801bc64:	d01a      	beq.n	801bc9c <HAL_RCC_ClockConfig+0xe0>
        {
          /* Whatever is PLL frequency, use step prediv to reach maximum frequency. */
          /* Select pll1r to be prediv with 2-step divider when selected as Sysclk source */
          MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RCLKPRESTEP, RCC_PLL1CFGR_PLL1RCLKPRE);
 801bc66:	4b77      	ldr	r3, [pc, #476]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bc68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bc6a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 801bc6e:	4a75      	ldr	r2, [pc, #468]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bc70:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801bc74:	6293      	str	r3, [r2, #40]	@ 0x28
 801bc76:	e011      	b.n	801bc9c <HAL_RCC_ClockConfig+0xe0>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801bc78:	68fb      	ldr	r3, [r7, #12]
 801bc7a:	685b      	ldr	r3, [r3, #4]
 801bc7c:	2b02      	cmp	r3, #2
 801bc7e:	d106      	bne.n	801bc8e <HAL_RCC_ClockConfig+0xd2>
      {
        /* Check the HSE ready flag */
        if ((tmpreg1 & RCC_CR_HSERDY) == 0U)
 801bc80:	69fb      	ldr	r3, [r7, #28]
 801bc82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801bc86:	2b00      	cmp	r3, #0
 801bc88:	d108      	bne.n	801bc9c <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_ERROR;
 801bc8a:	2301      	movs	r3, #1
 801bc8c:	e0d2      	b.n	801be34 <HAL_RCC_ClockConfig+0x278>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if ((tmpreg1 & RCC_CR_HSIRDY) == 0U)
 801bc8e:	69fb      	ldr	r3, [r7, #28]
 801bc90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801bc94:	2b00      	cmp	r3, #0
 801bc96:	d101      	bne.n	801bc9c <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_ERROR;
 801bc98:	2301      	movs	r3, #1
 801bc9a:	e0cb      	b.n	801be34 <HAL_RCC_ClockConfig+0x278>
        }
      }
    }

    /* Switch System clock source */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, RCC_ClkInitStruct->SYSCLKSource);
 801bc9c:	4b69      	ldr	r3, [pc, #420]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bc9e:	69db      	ldr	r3, [r3, #28]
 801bca0:	f023 0203 	bic.w	r2, r3, #3
 801bca4:	68fb      	ldr	r3, [r7, #12]
 801bca6:	685b      	ldr	r3, [r3, #4]
 801bca8:	4966      	ldr	r1, [pc, #408]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bcaa:	4313      	orrs	r3, r2
 801bcac:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801bcae:	f7fc fdab 	bl	8018808 <HAL_GetTick>
 801bcb2:	4602      	mov	r2, r0
 801bcb4:	460b      	mov	r3, r1
 801bcb6:	4613      	mov	r3, r2
 801bcb8:	617b      	str	r3, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 801bcba:	e015      	b.n	801bce8 <HAL_RCC_ClockConfig+0x12c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801bcbc:	f7fc fda4 	bl	8018808 <HAL_GetTick>
 801bcc0:	4602      	mov	r2, r0
 801bcc2:	460b      	mov	r3, r1
 801bcc4:	6979      	ldr	r1, [r7, #20]
 801bcc6:	2000      	movs	r0, #0
 801bcc8:	6039      	str	r1, [r7, #0]
 801bcca:	6078      	str	r0, [r7, #4]
 801bccc:	6839      	ldr	r1, [r7, #0]
 801bcce:	ebb2 0801 	subs.w	r8, r2, r1
 801bcd2:	6879      	ldr	r1, [r7, #4]
 801bcd4:	eb63 0901 	sbc.w	r9, r3, r1
 801bcd8:	f241 3389 	movw	r3, #5001	@ 0x1389
 801bcdc:	4598      	cmp	r8, r3
 801bcde:	f179 0300 	sbcs.w	r3, r9, #0
 801bce2:	d301      	bcc.n	801bce8 <HAL_RCC_ClockConfig+0x12c>
      {
        return HAL_TIMEOUT;
 801bce4:	2303      	movs	r3, #3
 801bce6:	e0a5      	b.n	801be34 <HAL_RCC_ClockConfig+0x278>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 801bce8:	4b56      	ldr	r3, [pc, #344]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bcea:	69db      	ldr	r3, [r3, #28]
 801bcec:	f003 020c 	and.w	r2, r3, #12
 801bcf0:	68fb      	ldr	r3, [r7, #12]
 801bcf2:	685b      	ldr	r3, [r3, #4]
 801bcf4:	009b      	lsls	r3, r3, #2
 801bcf6:	429a      	cmp	r2, r3
 801bcf8:	d1e0      	bne.n	801bcbc <HAL_RCC_ClockConfig+0x100>
      }
    }

    /* If PLL1rCLK is asked to be SYSCLK source, clear prediv. */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801bcfa:	68fb      	ldr	r3, [r7, #12]
 801bcfc:	685b      	ldr	r3, [r3, #4]
 801bcfe:	2b03      	cmp	r3, #3
 801bd00:	d124      	bne.n	801bd4c <HAL_RCC_ClockConfig+0x190>
    {
      /* Set PLL1R prediv to not divided */
      CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RCLKPRE);
 801bd02:	4b50      	ldr	r3, [pc, #320]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bd04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bd06:	4a4f      	ldr	r2, [pc, #316]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bd08:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801bd0c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801bd0e:	f7fc fd7b 	bl	8018808 <HAL_GetTick>
 801bd12:	4602      	mov	r2, r0
 801bd14:	460b      	mov	r3, r1
 801bd16:	4613      	mov	r3, r2
 801bd18:	617b      	str	r3, [r7, #20]

      /* Wait until PLL1 not divided is ready */
      while ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1RCLKPRERDY) == 0x00u)
 801bd1a:	e011      	b.n	801bd40 <HAL_RCC_ClockConfig+0x184>
      {
        if ((HAL_GetTick() - tickstart) > PLL1_NDIV_TIMEOUT_VALUE)
 801bd1c:	f7fc fd74 	bl	8018808 <HAL_GetTick>
 801bd20:	4602      	mov	r2, r0
 801bd22:	460b      	mov	r3, r1
 801bd24:	6979      	ldr	r1, [r7, #20]
 801bd26:	2000      	movs	r0, #0
 801bd28:	468a      	mov	sl, r1
 801bd2a:	4683      	mov	fp, r0
 801bd2c:	ebb2 040a 	subs.w	r4, r2, sl
 801bd30:	eb63 050b 	sbc.w	r5, r3, fp
 801bd34:	2c0b      	cmp	r4, #11
 801bd36:	f175 0300 	sbcs.w	r3, r5, #0
 801bd3a:	d301      	bcc.n	801bd40 <HAL_RCC_ClockConfig+0x184>
        {
          return HAL_TIMEOUT;
 801bd3c:	2303      	movs	r3, #3
 801bd3e:	e079      	b.n	801be34 <HAL_RCC_ClockConfig+0x278>
      while ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1RCLKPRERDY) == 0x00u)
 801bd40:	4b40      	ldr	r3, [pc, #256]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bd42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bd44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801bd48:	2b00      	cmp	r3, #0
 801bd4a:	d0e7      	beq.n	801bd1c <HAL_RCC_ClockConfig+0x160>
      }
    }
  }

  /* Get CFGR2 content value, and reset update variable */
  tmpreg1 = RCC->CFGR2;
 801bd4c:	4b3d      	ldr	r3, [pc, #244]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bd4e:	6a1b      	ldr	r3, [r3, #32]
 801bd50:	61fb      	str	r3, [r7, #28]
  update = 0x00u;
 801bd52:	2300      	movs	r3, #0
 801bd54:	61bb      	str	r3, [r7, #24]

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801bd56:	68fb      	ldr	r3, [r7, #12]
 801bd58:	681b      	ldr	r3, [r3, #0]
 801bd5a:	f003 0302 	and.w	r3, r3, #2
 801bd5e:	2b00      	cmp	r3, #0
 801bd60:	d00a      	beq.n	801bd78 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    /* update HCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_HPRE;
 801bd62:	69fb      	ldr	r3, [r7, #28]
 801bd64:	f023 0307 	bic.w	r3, r3, #7
 801bd68:	61fb      	str	r3, [r7, #28]
    tmpreg1 |= RCC_ClkInitStruct->AHBCLKDivider;
 801bd6a:	68fb      	ldr	r3, [r7, #12]
 801bd6c:	689b      	ldr	r3, [r3, #8]
 801bd6e:	69fa      	ldr	r2, [r7, #28]
 801bd70:	4313      	orrs	r3, r2
 801bd72:	61fb      	str	r3, [r7, #28]
    update = 0x01u;
 801bd74:	2301      	movs	r3, #1
 801bd76:	61bb      	str	r3, [r7, #24]
  }


  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801bd78:	68fb      	ldr	r3, [r7, #12]
 801bd7a:	681b      	ldr	r3, [r3, #0]
 801bd7c:	f003 0304 	and.w	r3, r3, #4
 801bd80:	2b00      	cmp	r3, #0
 801bd82:	d00a      	beq.n	801bd9a <HAL_RCC_ClockConfig+0x1de>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));

    /* update PCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE1;
 801bd84:	69fb      	ldr	r3, [r7, #28]
 801bd86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801bd8a:	61fb      	str	r3, [r7, #28]
    tmpreg1 |= RCC_ClkInitStruct->APB1CLKDivider;
 801bd8c:	68fb      	ldr	r3, [r7, #12]
 801bd8e:	68db      	ldr	r3, [r3, #12]
 801bd90:	69fa      	ldr	r2, [r7, #28]
 801bd92:	4313      	orrs	r3, r2
 801bd94:	61fb      	str	r3, [r7, #28]
    update = 0x01u;
 801bd96:	2301      	movs	r3, #1
 801bd98:	61bb      	str	r3, [r7, #24]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801bd9a:	68fb      	ldr	r3, [r7, #12]
 801bd9c:	681b      	ldr	r3, [r3, #0]
 801bd9e:	f003 0308 	and.w	r3, r3, #8
 801bda2:	2b00      	cmp	r3, #0
 801bda4:	d00b      	beq.n	801bdbe <HAL_RCC_ClockConfig+0x202>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));

    /* update PCLK2 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE2;
 801bda6:	69fb      	ldr	r3, [r7, #28]
 801bda8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 801bdac:	61fb      	str	r3, [r7, #28]
    tmpreg1 |= (RCC_ClkInitStruct->APB2CLKDivider << (RCC_CFGR2_PPRE2_Pos - RCC_CFGR2_PPRE1_Pos));
 801bdae:	68fb      	ldr	r3, [r7, #12]
 801bdb0:	691b      	ldr	r3, [r3, #16]
 801bdb2:	011b      	lsls	r3, r3, #4
 801bdb4:	69fa      	ldr	r2, [r7, #28]
 801bdb6:	4313      	orrs	r3, r2
 801bdb8:	61fb      	str	r3, [r7, #28]
    update = 0x01u;
 801bdba:	2301      	movs	r3, #1
 801bdbc:	61bb      	str	r3, [r7, #24]
  }

  /* update CFGR2 if required */
  if (update != 0x00u)
 801bdbe:	69bb      	ldr	r3, [r7, #24]
 801bdc0:	2b00      	cmp	r3, #0
 801bdc2:	d002      	beq.n	801bdca <HAL_RCC_ClockConfig+0x20e>
  {
    RCC->CFGR2 = tmpreg1;
 801bdc4:	4a1f      	ldr	r2, [pc, #124]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bdc6:	69fb      	ldr	r3, [r7, #28]
 801bdc8:	6213      	str	r3, [r2, #32]
  }

  /*-------------------------- PCLK7 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK7) == RCC_CLOCKTYPE_PCLK7)
 801bdca:	68fb      	ldr	r3, [r7, #12]
 801bdcc:	681b      	ldr	r3, [r3, #0]
 801bdce:	f003 0310 	and.w	r3, r3, #16
 801bdd2:	2b00      	cmp	r3, #0
 801bdd4:	d003      	beq.n	801bdde <HAL_RCC_ClockConfig+0x222>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB7CLKDivider));
    WRITE_REG(RCC->CFGR3, RCC_ClkInitStruct->APB7CLKDivider);
 801bdd6:	4a1b      	ldr	r2, [pc, #108]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801bdd8:	68fb      	ldr	r3, [r7, #12]
 801bdda:	695b      	ldr	r3, [r3, #20]
 801bddc:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 801bdde:	4b18      	ldr	r3, [pc, #96]	@ (801be40 <HAL_RCC_ClockConfig+0x284>)
 801bde0:	681b      	ldr	r3, [r3, #0]
 801bde2:	f003 030f 	and.w	r3, r3, #15
 801bde6:	68ba      	ldr	r2, [r7, #8]
 801bde8:	429a      	cmp	r2, r3
 801bdea:	d210      	bcs.n	801be0e <HAL_RCC_ClockConfig+0x252>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801bdec:	4b14      	ldr	r3, [pc, #80]	@ (801be40 <HAL_RCC_ClockConfig+0x284>)
 801bdee:	681b      	ldr	r3, [r3, #0]
 801bdf0:	f023 020f 	bic.w	r2, r3, #15
 801bdf4:	4912      	ldr	r1, [pc, #72]	@ (801be40 <HAL_RCC_ClockConfig+0x284>)
 801bdf6:	68bb      	ldr	r3, [r7, #8]
 801bdf8:	4313      	orrs	r3, r2
 801bdfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801bdfc:	4b10      	ldr	r3, [pc, #64]	@ (801be40 <HAL_RCC_ClockConfig+0x284>)
 801bdfe:	681b      	ldr	r3, [r3, #0]
 801be00:	f003 030f 	and.w	r3, r3, #15
 801be04:	68ba      	ldr	r2, [r7, #8]
 801be06:	429a      	cmp	r2, r3
 801be08:	d001      	beq.n	801be0e <HAL_RCC_ClockConfig+0x252>
    {
      return HAL_ERROR;
 801be0a:	2301      	movs	r3, #1
 801be0c:	e012      	b.n	801be34 <HAL_RCC_ClockConfig+0x278>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 801be0e:	f000 f821 	bl	801be54 <HAL_RCC_GetSysClockFreq>
 801be12:	4602      	mov	r2, r0
 801be14:	4b0b      	ldr	r3, [pc, #44]	@ (801be44 <HAL_RCC_ClockConfig+0x288>)
 801be16:	6a1b      	ldr	r3, [r3, #32]
 801be18:	f003 0307 	and.w	r3, r3, #7
 801be1c:	490a      	ldr	r1, [pc, #40]	@ (801be48 <HAL_RCC_ClockConfig+0x28c>)
 801be1e:	5ccb      	ldrb	r3, [r1, r3]
 801be20:	fa22 f303 	lsr.w	r3, r2, r3
 801be24:	4a09      	ldr	r2, [pc, #36]	@ (801be4c <HAL_RCC_ClockConfig+0x290>)
 801be26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 801be28:	4b09      	ldr	r3, [pc, #36]	@ (801be50 <HAL_RCC_ClockConfig+0x294>)
 801be2a:	681b      	ldr	r3, [r3, #0]
 801be2c:	4618      	mov	r0, r3
 801be2e:	f7fc fc6d 	bl	801870c <HAL_InitTick>
 801be32:	4603      	mov	r3, r0
}
 801be34:	4618      	mov	r0, r3
 801be36:	3720      	adds	r7, #32
 801be38:	46bd      	mov	sp, r7
 801be3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801be3e:	bf00      	nop
 801be40:	40022000 	.word	0x40022000
 801be44:	46020c00 	.word	0x46020c00
 801be48:	0802dcf8 	.word	0x0802dcf8
 801be4c:	20000040 	.word	0x20000040
 801be50:	20000260 	.word	0x20000260

0801be54 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801be54:	b580      	push	{r7, lr}
 801be56:	b082      	sub	sp, #8
 801be58:	af00      	add	r7, sp, #0
  uint32_t sysclk;

  /* Get SYSCLK source */
  sysclk = __HAL_RCC_GET_SYSCLK_SOURCE();
 801be5a:	4b10      	ldr	r3, [pc, #64]	@ (801be9c <HAL_RCC_GetSysClockFreq+0x48>)
 801be5c:	69db      	ldr	r3, [r3, #28]
 801be5e:	f003 030c 	and.w	r3, r3, #12
 801be62:	607b      	str	r3, [r7, #4]

  if (sysclk == RCC_SYSCLKSOURCE_STATUS_HSI)
 801be64:	687b      	ldr	r3, [r7, #4]
 801be66:	2b00      	cmp	r3, #0
 801be68:	d102      	bne.n	801be70 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSI used as system clock source */
    sysclk = HSI_VALUE;
 801be6a:	4b0d      	ldr	r3, [pc, #52]	@ (801bea0 <HAL_RCC_GetSysClockFreq+0x4c>)
 801be6c:	607b      	str	r3, [r7, #4]
 801be6e:	e00f      	b.n	801be90 <HAL_RCC_GetSysClockFreq+0x3c>
  }
  else if (sysclk == RCC_SYSCLKSOURCE_STATUS_HSE)
 801be70:	687b      	ldr	r3, [r7, #4]
 801be72:	2b08      	cmp	r3, #8
 801be74:	d109      	bne.n	801be8a <HAL_RCC_GetSysClockFreq+0x36>
  {
    /* HSE used as system clock source. Check if HSE is divided by 2 */
    sysclk = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 801be76:	4b09      	ldr	r3, [pc, #36]	@ (801be9c <HAL_RCC_GetSysClockFreq+0x48>)
 801be78:	681b      	ldr	r3, [r3, #0]
 801be7a:	0d1b      	lsrs	r3, r3, #20
 801be7c:	f003 0301 	and.w	r3, r3, #1
 801be80:	4a08      	ldr	r2, [pc, #32]	@ (801bea4 <HAL_RCC_GetSysClockFreq+0x50>)
 801be82:	fa22 f303 	lsr.w	r3, r2, r3
 801be86:	607b      	str	r3, [r7, #4]
 801be88:	e002      	b.n	801be90 <HAL_RCC_GetSysClockFreq+0x3c>
  }
  else
  {
    /* PLL1 used as system clock source */
    sysclk = HAL_RCC_GetPLL1RFreq();
 801be8a:	f000 f863 	bl	801bf54 <HAL_RCC_GetPLL1RFreq>
 801be8e:	6078      	str	r0, [r7, #4]
  }

  return sysclk;
 801be90:	687b      	ldr	r3, [r7, #4]
}
 801be92:	4618      	mov	r0, r3
 801be94:	3708      	adds	r7, #8
 801be96:	46bd      	mov	sp, r7
 801be98:	bd80      	pop	{r7, pc}
 801be9a:	bf00      	nop
 801be9c:	46020c00 	.word	0x46020c00
 801bea0:	00f42400 	.word	0x00f42400
 801bea4:	01e84800 	.word	0x01e84800

0801bea8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801bea8:	b580      	push	{r7, lr}
 801beaa:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 801beac:	f7ff ffd2 	bl	801be54 <HAL_RCC_GetSysClockFreq>
 801beb0:	4602      	mov	r2, r0
 801beb2:	4b07      	ldr	r3, [pc, #28]	@ (801bed0 <HAL_RCC_GetHCLKFreq+0x28>)
 801beb4:	6a1b      	ldr	r3, [r3, #32]
 801beb6:	f003 0307 	and.w	r3, r3, #7
 801beba:	4906      	ldr	r1, [pc, #24]	@ (801bed4 <HAL_RCC_GetHCLKFreq+0x2c>)
 801bebc:	5ccb      	ldrb	r3, [r1, r3]
 801bebe:	fa22 f303 	lsr.w	r3, r2, r3
 801bec2:	4a05      	ldr	r2, [pc, #20]	@ (801bed8 <HAL_RCC_GetHCLKFreq+0x30>)
 801bec4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 801bec6:	4b04      	ldr	r3, [pc, #16]	@ (801bed8 <HAL_RCC_GetHCLKFreq+0x30>)
 801bec8:	681b      	ldr	r3, [r3, #0]
}
 801beca:	4618      	mov	r0, r3
 801becc:	bd80      	pop	{r7, pc}
 801bece:	bf00      	nop
 801bed0:	46020c00 	.word	0x46020c00
 801bed4:	0802dcf8 	.word	0x0802dcf8
 801bed8:	20000040 	.word	0x20000040

0801bedc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801bedc:	b580      	push	{r7, lr}
 801bede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 801bee0:	f7ff ffe2 	bl	801bea8 <HAL_RCC_GetHCLKFreq>
 801bee4:	4602      	mov	r2, r0
 801bee6:	4b05      	ldr	r3, [pc, #20]	@ (801befc <HAL_RCC_GetPCLK1Freq+0x20>)
 801bee8:	6a1b      	ldr	r3, [r3, #32]
 801beea:	091b      	lsrs	r3, r3, #4
 801beec:	f003 0307 	and.w	r3, r3, #7
 801bef0:	4903      	ldr	r1, [pc, #12]	@ (801bf00 <HAL_RCC_GetPCLK1Freq+0x24>)
 801bef2:	5ccb      	ldrb	r3, [r1, r3]
 801bef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 801bef8:	4618      	mov	r0, r3
 801befa:	bd80      	pop	{r7, pc}
 801befc:	46020c00 	.word	0x46020c00
 801bf00:	0802dd00 	.word	0x0802dd00

0801bf04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801bf04:	b580      	push	{r7, lr}
 801bf06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 801bf08:	f7ff ffce 	bl	801bea8 <HAL_RCC_GetHCLKFreq>
 801bf0c:	4602      	mov	r2, r0
 801bf0e:	4b05      	ldr	r3, [pc, #20]	@ (801bf24 <HAL_RCC_GetPCLK2Freq+0x20>)
 801bf10:	6a1b      	ldr	r3, [r3, #32]
 801bf12:	0a1b      	lsrs	r3, r3, #8
 801bf14:	f003 0307 	and.w	r3, r3, #7
 801bf18:	4903      	ldr	r1, [pc, #12]	@ (801bf28 <HAL_RCC_GetPCLK2Freq+0x24>)
 801bf1a:	5ccb      	ldrb	r3, [r1, r3]
 801bf1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 801bf20:	4618      	mov	r0, r3
 801bf22:	bd80      	pop	{r7, pc}
 801bf24:	46020c00 	.word	0x46020c00
 801bf28:	0802dd00 	.word	0x0802dd00

0801bf2c <HAL_RCC_GetPCLK7Freq>:
  * @note   Each time PCLK7 changes, this function must be called to update the
  *         right PCLK7 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK7 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK7Freq(void)
{
 801bf2c:	b580      	push	{r7, lr}
 801bf2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK7 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE7) >> RCC_CFGR3_PPRE7_Pos]);
 801bf30:	f7ff ffba 	bl	801bea8 <HAL_RCC_GetHCLKFreq>
 801bf34:	4602      	mov	r2, r0
 801bf36:	4b05      	ldr	r3, [pc, #20]	@ (801bf4c <HAL_RCC_GetPCLK7Freq+0x20>)
 801bf38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bf3a:	091b      	lsrs	r3, r3, #4
 801bf3c:	f003 0307 	and.w	r3, r3, #7
 801bf40:	4903      	ldr	r1, [pc, #12]	@ (801bf50 <HAL_RCC_GetPCLK7Freq+0x24>)
 801bf42:	5ccb      	ldrb	r3, [r1, r3]
 801bf44:	fa22 f303 	lsr.w	r3, r2, r3
}
 801bf48:	4618      	mov	r0, r3
 801bf4a:	bd80      	pop	{r7, pc}
 801bf4c:	46020c00 	.word	0x46020c00
 801bf50:	0802dd00 	.word	0x0802dd00

0801bf54 <HAL_RCC_GetPLL1RFreq>:
/**
  * @brief  Return the PLL1R frequency.
  * @retval PLL1R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1RFreq(void)
{
 801bf54:	b580      	push	{r7, lr}
 801bf56:	b082      	sub	sp, #8
 801bf58:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL1R divider */
  pllr = ((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
 801bf5a:	4b0b      	ldr	r3, [pc, #44]	@ (801bf88 <HAL_RCC_GetPLL1RFreq+0x34>)
 801bf5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bf5e:	0e1b      	lsrs	r3, r3, #24
 801bf60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801bf64:	3301      	adds	r3, #1
 801bf66:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1R one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllr);
 801bf68:	f000 f810 	bl	801bf8c <RCC_PLL1_GetVCOOutputFreq>
 801bf6c:	eef0 7a40 	vmov.f32	s15, s0
 801bf70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801bf74:	ee17 2a90 	vmov	r2, s15
 801bf78:	687b      	ldr	r3, [r7, #4]
 801bf7a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801bf7e:	4618      	mov	r0, r3
 801bf80:	3708      	adds	r7, #8
 801bf82:	46bd      	mov	sp, r7
 801bf84:	bd80      	pop	{r7, pc}
 801bf86:	bf00      	nop
 801bf88:	46020c00 	.word	0x46020c00

0801bf8c <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static float_t RCC_PLL1_GetVCOOutputFreq(void)
{
 801bf8c:	b480      	push	{r7}
 801bf8e:	b087      	sub	sp, #28
 801bf90:	af00      	add	r7, sp, #0
  float_t pllm;
  float_t plln;
  float_t pllfracn;

  /* Get PLL1 DIVR register value */
  tmpreg1 = RCC->PLL1DIVR;
 801bf92:	4b36      	ldr	r3, [pc, #216]	@ (801c06c <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 801bf94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bf96:	60fb      	str	r3, [r7, #12]

  /* Retrieve PLL1 multiplication factor */
  tmp = (tmpreg1 & RCC_PLL1DIVR_PLL1N) + 1U;
 801bf98:	68fb      	ldr	r3, [r7, #12]
 801bf9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801bf9e:	3301      	adds	r3, #1
 801bfa0:	617b      	str	r3, [r7, #20]
  plln = (float_t) tmp;
 801bfa2:	697b      	ldr	r3, [r7, #20]
 801bfa4:	ee07 3a90 	vmov	s15, r3
 801bfa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801bfac:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Get PLL1 CFGR register value */
  tmpreg1 = RCC->PLL1CFGR;
 801bfb0:	4b2e      	ldr	r3, [pc, #184]	@ (801c06c <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 801bfb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bfb4:	60fb      	str	r3, [r7, #12]

  /* Retrieve PLL1 divider */
  tmp = ((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 801bfb6:	68fb      	ldr	r3, [r7, #12]
 801bfb8:	0a1b      	lsrs	r3, r3, #8
 801bfba:	f003 0307 	and.w	r3, r3, #7
 801bfbe:	3301      	adds	r3, #1
 801bfc0:	617b      	str	r3, [r7, #20]
  pllm = (float_t) tmp;
 801bfc2:	697b      	ldr	r3, [r7, #20]
 801bfc4:	ee07 3a90 	vmov	s15, r3
 801bfc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801bfcc:	edc7 7a01 	vstr	s15, [r7, #4]

  /* Check if fractional part is enable */
  if ((tmpreg1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u)
 801bfd0:	68fb      	ldr	r3, [r7, #12]
 801bfd2:	f003 0310 	and.w	r3, r3, #16
 801bfd6:	2b00      	cmp	r3, #0
 801bfd8:	d006      	beq.n	801bfe8 <RCC_PLL1_GetVCOOutputFreq+0x5c>
  {
    tmp = ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos);
 801bfda:	4b24      	ldr	r3, [pc, #144]	@ (801c06c <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 801bfdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801bfde:	08db      	lsrs	r3, r3, #3
 801bfe0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bfe4:	617b      	str	r3, [r7, #20]
 801bfe6:	e001      	b.n	801bfec <RCC_PLL1_GetVCOOutputFreq+0x60>
  }
  else
  {
    tmp = 0u;
 801bfe8:	2300      	movs	r3, #0
 801bfea:	617b      	str	r3, [r7, #20]
  }
  pllfracn = (float_t)tmp;
 801bfec:	697b      	ldr	r3, [r7, #20]
 801bfee:	ee07 3a90 	vmov	s15, r3
 801bff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801bff6:	edc7 7a00 	vstr	s15, [r7]

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLL1CFGR_PLL1SRC)
 801bffa:	68fb      	ldr	r3, [r7, #12]
 801bffc:	f003 0303 	and.w	r3, r3, #3
 801c000:	2b02      	cmp	r3, #2
 801c002:	d002      	beq.n	801c00a <RCC_PLL1_GetVCOOutputFreq+0x7e>
 801c004:	2b03      	cmp	r3, #3
 801c006:	d003      	beq.n	801c010 <RCC_PLL1_GetVCOOutputFreq+0x84>
 801c008:	e013      	b.n	801c032 <RCC_PLL1_GetVCOOutputFreq+0xa6>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      pllsrc = (float_t)HSI_VALUE;
 801c00a:	4b19      	ldr	r3, [pc, #100]	@ (801c070 <RCC_PLL1_GetVCOOutputFreq+0xe4>)
 801c00c:	613b      	str	r3, [r7, #16]
      break;
 801c00e:	e014      	b.n	801c03a <RCC_PLL1_GetVCOOutputFreq+0xae>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      tmp = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 801c010:	4b16      	ldr	r3, [pc, #88]	@ (801c06c <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 801c012:	681b      	ldr	r3, [r3, #0]
 801c014:	0d1b      	lsrs	r3, r3, #20
 801c016:	f003 0301 	and.w	r3, r3, #1
 801c01a:	4a16      	ldr	r2, [pc, #88]	@ (801c074 <RCC_PLL1_GetVCOOutputFreq+0xe8>)
 801c01c:	fa22 f303 	lsr.w	r3, r2, r3
 801c020:	617b      	str	r3, [r7, #20]
      pllsrc = (float_t)tmp;
 801c022:	697b      	ldr	r3, [r7, #20]
 801c024:	ee07 3a90 	vmov	s15, r3
 801c028:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c02c:	edc7 7a04 	vstr	s15, [r7, #16]
      break;
 801c030:	e003      	b.n	801c03a <RCC_PLL1_GetVCOOutputFreq+0xae>

    default:
      pllsrc = (float_t)0;
 801c032:	f04f 0300 	mov.w	r3, #0
 801c036:	613b      	str	r3, [r7, #16]
      break;
 801c038:	bf00      	nop
  }

  /* Compute VCO output frequency */
  return ((pllsrc / pllm) * (plln + (pllfracn / (float_t)0x2000u)));
 801c03a:	edd7 6a04 	vldr	s13, [r7, #16]
 801c03e:	edd7 7a01 	vldr	s15, [r7, #4]
 801c042:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c046:	edd7 7a00 	vldr	s15, [r7]
 801c04a:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 801c078 <RCC_PLL1_GetVCOOutputFreq+0xec>
 801c04e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 801c052:	edd7 7a02 	vldr	s15, [r7, #8]
 801c056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801c05a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 801c05e:	eeb0 0a67 	vmov.f32	s0, s15
 801c062:	371c      	adds	r7, #28
 801c064:	46bd      	mov	sp, r7
 801c066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c06a:	4770      	bx	lr
 801c06c:	46020c00 	.word	0x46020c00
 801c070:	4b742400 	.word	0x4b742400
 801c074:	01e84800 	.word	0x01e84800
 801c078:	46000000 	.word	0x46000000

0801c07c <HAL_RCCEx_PeriphCLKConfig>:
  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef *PeriphClkInit)
{
 801c07c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801c080:	b08a      	sub	sp, #40	@ 0x28
 801c082:	af00      	add	r7, sp, #0
 801c084:	60f8      	str	r0, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801c086:	68fb      	ldr	r3, [r7, #12]
 801c088:	681b      	ldr	r3, [r3, #0]
 801c08a:	f003 0301 	and.w	r3, r3, #1
 801c08e:	2b00      	cmp	r3, #0
 801c090:	d00a      	beq.n	801c0a8 <HAL_RCCEx_PeriphCLKConfig+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 801c092:	4b9f      	ldr	r3, [pc, #636]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c098:	f023 0203 	bic.w	r2, r3, #3
 801c09c:	68fb      	ldr	r3, [r7, #12]
 801c09e:	685b      	ldr	r3, [r3, #4]
 801c0a0:	499b      	ldr	r1, [pc, #620]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c0a2:	4313      	orrs	r3, r2
 801c0a4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

#if defined (USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 801c0a8:	68fb      	ldr	r3, [r7, #12]
 801c0aa:	681b      	ldr	r3, [r3, #0]
 801c0ac:	f003 0302 	and.w	r3, r3, #2
 801c0b0:	2b00      	cmp	r3, #0
 801c0b2:	d00a      	beq.n	801c0ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 801c0b4:	4b96      	ldr	r3, [pc, #600]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c0b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c0ba:	f023 020c 	bic.w	r2, r3, #12
 801c0be:	68fb      	ldr	r3, [r7, #12]
 801c0c0:	689b      	ldr	r3, [r3, #8]
 801c0c2:	4993      	ldr	r1, [pc, #588]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c0c4:	4313      	orrs	r3, r2
 801c0c6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
#endif


#if defined (I2C1)
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801c0ca:	68fb      	ldr	r3, [r7, #12]
 801c0cc:	681b      	ldr	r3, [r3, #0]
 801c0ce:	f003 0304 	and.w	r3, r3, #4
 801c0d2:	2b00      	cmp	r3, #0
 801c0d4:	d00a      	beq.n	801c0ec <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801c0d6:	4b8e      	ldr	r3, [pc, #568]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c0d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c0dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801c0e0:	68fb      	ldr	r3, [r7, #12]
 801c0e2:	68db      	ldr	r3, [r3, #12]
 801c0e4:	498a      	ldr	r1, [pc, #552]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c0e6:	4313      	orrs	r3, r2
 801c0e8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0



#if defined (LPTIM2)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 801c0ec:	68fb      	ldr	r3, [r7, #12]
 801c0ee:	681b      	ldr	r3, [r3, #0]
 801c0f0:	f003 0308 	and.w	r3, r3, #8
 801c0f4:	2b00      	cmp	r3, #0
 801c0f6:	d00a      	beq.n	801c10e <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801c0f8:	4b85      	ldr	r3, [pc, #532]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c0fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c0fe:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 801c102:	68fb      	ldr	r3, [r7, #12]
 801c104:	691b      	ldr	r3, [r3, #16]
 801c106:	4982      	ldr	r1, [pc, #520]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c108:	4313      	orrs	r3, r2
 801c10a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }
#endif

#if defined (SPI1)
  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 801c10e:	68fb      	ldr	r3, [r7, #12]
 801c110:	681b      	ldr	r3, [r3, #0]
 801c112:	f003 0310 	and.w	r3, r3, #16
 801c116:	2b00      	cmp	r3, #0
 801c118:	d00a      	beq.n	801c130 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
 801c11a:	4b7d      	ldr	r3, [pc, #500]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c11c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c120:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801c124:	68fb      	ldr	r3, [r7, #12]
 801c126:	695b      	ldr	r3, [r3, #20]
 801c128:	4979      	ldr	r1, [pc, #484]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c12a:	4313      	orrs	r3, r2
 801c12c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }
#endif

  /*-------------------------- SYSTICK clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SYSTICK) == RCC_PERIPHCLK_SYSTICK)
 801c130:	68fb      	ldr	r3, [r7, #12]
 801c132:	681b      	ldr	r3, [r3, #0]
 801c134:	f003 0320 	and.w	r3, r3, #32
 801c138:	2b00      	cmp	r3, #0
 801c13a:	d00a      	beq.n	801c152 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SYSTICKCLKSOURCE(PeriphClkInit->SystickClockSelection));

    /* Configure the SYSTICK clock source */
    __HAL_RCC_SYSTICK_CONFIG(PeriphClkInit->SystickClockSelection);
 801c13c:	4b74      	ldr	r3, [pc, #464]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c13e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c142:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 801c146:	68fb      	ldr	r3, [r7, #12]
 801c148:	699b      	ldr	r3, [r3, #24]
 801c14a:	4971      	ldr	r1, [pc, #452]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c14c:	4313      	orrs	r3, r2
 801c14e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- TIMIC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMIC) == RCC_PERIPHCLK_TIMIC)
 801c152:	68fb      	ldr	r3, [r7, #12]
 801c154:	681b      	ldr	r3, [r3, #0]
 801c156:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c15a:	2b00      	cmp	r3, #0
 801c15c:	d00a      	beq.n	801c174 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMICCLKSOURCE(PeriphClkInit->TimIcClockSelection));

    /* Configure the TIMIC clock source */
    __HAL_RCC_TIMIC_CONFIG(PeriphClkInit->TimIcClockSelection);
 801c15e:	4b6c      	ldr	r3, [pc, #432]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c164:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801c168:	68fb      	ldr	r3, [r7, #12]
 801c16a:	69db      	ldr	r3, [r3, #28]
 801c16c:	4968      	ldr	r1, [pc, #416]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c16e:	4313      	orrs	r3, r2
 801c170:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
    }
  }
#endif

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801c174:	68fb      	ldr	r3, [r7, #12]
 801c176:	681b      	ldr	r3, [r3, #0]
 801c178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801c17c:	2b00      	cmp	r3, #0
 801c17e:	d015      	beq.n	801c1ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Set the source of RNG clock*/
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801c180:	4b63      	ldr	r3, [pc, #396]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c182:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801c186:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 801c18a:	68fb      	ldr	r3, [r7, #12]
 801c18c:	6a1b      	ldr	r3, [r3, #32]
 801c18e:	4960      	ldr	r1, [pc, #384]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c190:	4313      	orrs	r3, r2
 801c192:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL1Q)
 801c196:	68fb      	ldr	r3, [r7, #12]
 801c198:	6a1b      	ldr	r3, [r3, #32]
 801c19a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801c19e:	d105      	bne.n	801c1ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    {
      /* Enable PLL1 QCLK output */
      __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL1_QCLK);
 801c1a0:	4b5b      	ldr	r3, [pc, #364]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c1a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c1a4:	4a5a      	ldr	r2, [pc, #360]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c1a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801c1aa:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_RCC_AUDIOSYNC_CONFIG(PeriphClkInit->AudioSyncClockSelection);
  }
#endif

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 801c1ac:	68fb      	ldr	r3, [r7, #12]
 801c1ae:	681b      	ldr	r3, [r3, #0]
 801c1b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801c1b4:	2b00      	cmp	r3, #0
 801c1b6:	d00a      	beq.n	801c1ce <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801c1b8:	4b55      	ldr	r3, [pc, #340]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c1ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801c1be:	f023 0203 	bic.w	r2, r3, #3
 801c1c2:	68fb      	ldr	r3, [r7, #12]
 801c1c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c1c6:	4952      	ldr	r1, [pc, #328]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c1c8:	4313      	orrs	r3, r2
 801c1ca:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 801c1ce:	68fb      	ldr	r3, [r7, #12]
 801c1d0:	681b      	ldr	r3, [r3, #0]
 801c1d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801c1d6:	2b00      	cmp	r3, #0
 801c1d8:	d00a      	beq.n	801c1f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
 801c1da:	4b4d      	ldr	r3, [pc, #308]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c1dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801c1e0:	f023 0218 	bic.w	r2, r3, #24
 801c1e4:	68fb      	ldr	r3, [r7, #12]
 801c1e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c1e8:	4949      	ldr	r1, [pc, #292]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c1ea:	4313      	orrs	r3, r2
 801c1ec:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }


  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 801c1f0:	68fb      	ldr	r3, [r7, #12]
 801c1f2:	681b      	ldr	r3, [r3, #0]
 801c1f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801c1f8:	2b00      	cmp	r3, #0
 801c1fa:	d00a      	beq.n	801c212 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 801c1fc:	4b44      	ldr	r3, [pc, #272]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c1fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801c202:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801c206:	68fb      	ldr	r3, [r7, #12]
 801c208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c20a:	4941      	ldr	r1, [pc, #260]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c20c:	4313      	orrs	r3, r2
 801c20e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 801c212:	68fb      	ldr	r3, [r7, #12]
 801c214:	681b      	ldr	r3, [r3, #0]
 801c216:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801c21a:	2b00      	cmp	r3, #0
 801c21c:	d00a      	beq.n	801c234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801c21e:	4b3c      	ldr	r3, [pc, #240]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c220:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801c224:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801c228:	68fb      	ldr	r3, [r7, #12]
 801c22a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c22c:	4938      	ldr	r1, [pc, #224]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c22e:	4313      	orrs	r3, r2
 801c230:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801c234:	68fb      	ldr	r3, [r7, #12]
 801c236:	681b      	ldr	r3, [r3, #0]
 801c238:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801c23c:	2b00      	cmp	r3, #0
 801c23e:	d015      	beq.n	801c26c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC4 interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801c240:	4b33      	ldr	r3, [pc, #204]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c242:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801c246:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 801c24a:	68fb      	ldr	r3, [r7, #12]
 801c24c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c24e:	4930      	ldr	r1, [pc, #192]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c250:	4313      	orrs	r3, r2
 801c252:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

    if (PeriphClkInit->AdcClockSelection == RCC_PERIPHCLK_ADC)
 801c256:	68fb      	ldr	r3, [r7, #12]
 801c258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c25a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801c25e:	d105      	bne.n	801c26c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    {
      /* Enable PLL1 PCLK output */
      __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL1_PCLK);
 801c260:	4b2b      	ldr	r3, [pc, #172]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c264:	4a2a      	ldr	r2, [pc, #168]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c266:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801c26a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801c26c:	68fb      	ldr	r3, [r7, #12]
 801c26e:	681b      	ldr	r3, [r3, #0]
 801c270:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801c274:	2b00      	cmp	r3, #0
 801c276:	f000 80b5 	beq.w	801c3e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    FlagStatus       pwrclkchanged = RESET;
 801c27a:	2300      	movs	r3, #0
 801c27c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
    tmpreg2 = __HAL_RCC_GET_RTC_SOURCE();
 801c280:	4b23      	ldr	r3, [pc, #140]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c282:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801c286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801c28a:	623b      	str	r3, [r7, #32]

    /* Check if RTC clock source needs to be changed */
    if (tmpreg2 != PeriphClkInit->RTCClockSelection)
 801c28c:	68fb      	ldr	r3, [r7, #12]
 801c28e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c290:	6a3a      	ldr	r2, [r7, #32]
 801c292:	429a      	cmp	r2, r3
 801c294:	f000 80a6 	beq.w	801c3e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Enable Power Clock */
      if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01u)
 801c298:	4b1d      	ldr	r3, [pc, #116]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c29a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c29e:	f003 0304 	and.w	r3, r3, #4
 801c2a2:	2b00      	cmp	r3, #0
 801c2a4:	d111      	bne.n	801c2ca <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 801c2a6:	4b1a      	ldr	r3, [pc, #104]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c2a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c2ac:	4a18      	ldr	r2, [pc, #96]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c2ae:	f043 0304 	orr.w	r3, r3, #4
 801c2b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801c2b6:	4b16      	ldr	r3, [pc, #88]	@ (801c310 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 801c2b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c2bc:	f003 0304 	and.w	r3, r3, #4
 801c2c0:	617b      	str	r3, [r7, #20]
 801c2c2:	697b      	ldr	r3, [r7, #20]
        pwrclkchanged = SET;
 801c2c4:	2301      	movs	r3, #1
 801c2c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }

      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 801c2ca:	4b12      	ldr	r3, [pc, #72]	@ (801c314 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 801c2cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c2ce:	4a11      	ldr	r2, [pc, #68]	@ (801c314 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 801c2d0:	f043 0301 	orr.w	r3, r3, #1
 801c2d4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801c2d6:	f7fc fa97 	bl	8018808 <HAL_GetTick>
 801c2da:	4602      	mov	r2, r0
 801c2dc:	460b      	mov	r3, r1
 801c2de:	4613      	mov	r3, r2
 801c2e0:	61fb      	str	r3, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801c2e2:	e019      	b.n	801c318 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801c2e4:	f7fc fa90 	bl	8018808 <HAL_GetTick>
 801c2e8:	4602      	mov	r2, r0
 801c2ea:	460b      	mov	r3, r1
 801c2ec:	69f9      	ldr	r1, [r7, #28]
 801c2ee:	2000      	movs	r0, #0
 801c2f0:	6039      	str	r1, [r7, #0]
 801c2f2:	6078      	str	r0, [r7, #4]
 801c2f4:	6839      	ldr	r1, [r7, #0]
 801c2f6:	ebb2 0801 	subs.w	r8, r2, r1
 801c2fa:	6879      	ldr	r1, [r7, #4]
 801c2fc:	eb63 0901 	sbc.w	r9, r3, r1
 801c300:	f1b8 0f03 	cmp.w	r8, #3
 801c304:	f179 0300 	sbcs.w	r3, r9, #0
 801c308:	d306      	bcc.n	801c318 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        {
          return HAL_TIMEOUT;
 801c30a:	2303      	movs	r3, #3
 801c30c:	e087      	b.n	801c41e <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 801c30e:	bf00      	nop
 801c310:	46020c00 	.word	0x46020c00
 801c314:	46020800 	.word	0x46020800
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801c318:	4b43      	ldr	r3, [pc, #268]	@ (801c428 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 801c31a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c31c:	f003 0301 	and.w	r3, r3, #1
 801c320:	2b00      	cmp	r3, #0
 801c322:	d0df      	beq.n	801c2e4 <HAL_RCCEx_PeriphCLKConfig+0x268>
        }
      }

      /* Save BDCR1 content */
      tmpreg1 = (RCC->BDCR1 & ~RCC_BDCR1_RTCSEL);
 801c324:	4b41      	ldr	r3, [pc, #260]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c326:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801c32a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801c32e:	61bb      	str	r3, [r7, #24]

      /* Check if a backup domain reset is required */
      if (tmpreg2 != RCC_RTCCLKSOURCE_DISABLE)
 801c330:	6a3b      	ldr	r3, [r7, #32]
 801c332:	2b00      	cmp	r3, #0
 801c334:	d017      	beq.n	801c366 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      {
        /* Save BDCR2 content */
        tmpreg2 = RCC->BDCR2;
 801c336:	4b3d      	ldr	r3, [pc, #244]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c338:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 801c33c:	623b      	str	r3, [r7, #32]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801c33e:	4b3b      	ldr	r3, [pc, #236]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c340:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801c344:	4a39      	ldr	r2, [pc, #228]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c346:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801c34a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 801c34e:	4b37      	ldr	r3, [pc, #220]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c350:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801c354:	4a35      	ldr	r2, [pc, #212]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c356:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801c35a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Restore previously saved BDCR2 */
        RCC->BDCR2 = tmpreg2;
 801c35e:	4a33      	ldr	r2, [pc, #204]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c360:	6a3b      	ldr	r3, [r7, #32]
 801c362:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
      }

      /* Apply new RTC clock source selection */
      RCC->BDCR1 = (tmpreg1 | PeriphClkInit->RTCClockSelection);
 801c366:	68fb      	ldr	r3, [r7, #12]
 801c368:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801c36a:	4930      	ldr	r1, [pc, #192]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c36c:	69bb      	ldr	r3, [r7, #24]
 801c36e:	4313      	orrs	r3, r2
 801c370:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0

      /* mask all ON bits */
      tmpreg2 = (RCC_BDCR1_LSEON | RCC_BDCR1_LSI1ON);
 801c374:	4b2e      	ldr	r3, [pc, #184]	@ (801c430 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 801c376:	623b      	str	r3, [r7, #32]
#if defined(RCC_LSI2_SUPPORT)
      tmpreg2 |= RCC_BDCR1_LSI2ON;
#endif

      /* Check which oscillators were enable */
      tmpreg2 &= tmpreg1;
 801c378:	6a3a      	ldr	r2, [r7, #32]
 801c37a:	69bb      	ldr	r3, [r7, #24]
 801c37c:	4013      	ands	r3, r2
 801c37e:	623b      	str	r3, [r7, #32]

      if (tmpreg2 != 0x00u)
 801c380:	6a3b      	ldr	r3, [r7, #32]
 801c382:	2b00      	cmp	r3, #0
 801c384:	d022      	beq.n	801c3cc <HAL_RCCEx_PeriphCLKConfig+0x350>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801c386:	f7fc fa3f 	bl	8018808 <HAL_GetTick>
 801c38a:	4602      	mov	r2, r0
 801c38c:	460b      	mov	r3, r1
 801c38e:	4613      	mov	r3, r2
 801c390:	61fb      	str	r3, [r7, #28]

        /* Wait till all oscillators are enabled : RDY bit position is ON shifted by 1 */
        while (READ_BIT(RCC->BDCR1, (tmpreg2 << 1)) == 0x00u)
 801c392:	e013      	b.n	801c3bc <HAL_RCCEx_PeriphCLKConfig+0x340>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801c394:	f7fc fa38 	bl	8018808 <HAL_GetTick>
 801c398:	4602      	mov	r2, r0
 801c39a:	460b      	mov	r3, r1
 801c39c:	69f9      	ldr	r1, [r7, #28]
 801c39e:	2000      	movs	r0, #0
 801c3a0:	468a      	mov	sl, r1
 801c3a2:	4683      	mov	fp, r0
 801c3a4:	ebb2 040a 	subs.w	r4, r2, sl
 801c3a8:	eb63 050b 	sbc.w	r5, r3, fp
 801c3ac:	f241 3389 	movw	r3, #5001	@ 0x1389
 801c3b0:	429c      	cmp	r4, r3
 801c3b2:	f175 0300 	sbcs.w	r3, r5, #0
 801c3b6:	d301      	bcc.n	801c3bc <HAL_RCCEx_PeriphCLKConfig+0x340>
          {
            return HAL_TIMEOUT;
 801c3b8:	2303      	movs	r3, #3
 801c3ba:	e030      	b.n	801c41e <HAL_RCCEx_PeriphCLKConfig+0x3a2>
        while (READ_BIT(RCC->BDCR1, (tmpreg2 << 1)) == 0x00u)
 801c3bc:	4b1b      	ldr	r3, [pc, #108]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c3be:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 801c3c2:	6a3b      	ldr	r3, [r7, #32]
 801c3c4:	005b      	lsls	r3, r3, #1
 801c3c6:	4013      	ands	r3, r2
 801c3c8:	2b00      	cmp	r3, #0
 801c3ca:	d0e3      	beq.n	801c394 <HAL_RCCEx_PeriphCLKConfig+0x318>
          }
        }
      }
      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 801c3cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c3d0:	2b01      	cmp	r3, #1
 801c3d2:	d107      	bne.n	801c3e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 801c3d4:	4b15      	ldr	r3, [pc, #84]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c3d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c3da:	4a14      	ldr	r2, [pc, #80]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c3dc:	f023 0304 	bic.w	r3, r3, #4
 801c3e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }
    }
  }

  /*-------------------------- RADIO Sleep Timer clock source configuration --*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RADIOST) == RCC_PERIPHCLK_RADIOST)
 801c3e4:	68fb      	ldr	r3, [r7, #12]
 801c3e6:	681b      	ldr	r3, [r3, #0]
 801c3e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801c3ec:	2b00      	cmp	r3, #0
 801c3ee:	d015      	beq.n	801c41c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RADIOSLEEPTIMERSOURCE(PeriphClkInit->RadioSlpTimClockSelection));

    /* Configure the RADIO Sleep Timer clock source */
    __HAL_RCC_RADIOSLPTIM_CONFIG(PeriphClkInit->RadioSlpTimClockSelection);
 801c3f0:	4b0e      	ldr	r3, [pc, #56]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c3f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801c3f6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 801c3fa:	68fb      	ldr	r3, [r7, #12]
 801c3fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c3fe:	490b      	ldr	r1, [pc, #44]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c400:	4313      	orrs	r3, r2
 801c402:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0

    /* Check configuration validity as under Backup domain access control */
    if (__HAL_RCC_GET_RADIOSLPTIM_SOURCE() != PeriphClkInit->RadioSlpTimClockSelection)
 801c406:	4b09      	ldr	r3, [pc, #36]	@ (801c42c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 801c408:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801c40c:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 801c410:	68fb      	ldr	r3, [r7, #12]
 801c412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c414:	429a      	cmp	r2, r3
 801c416:	d001      	beq.n	801c41c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
    {
      return HAL_ERROR;
 801c418:	2301      	movs	r3, #1
 801c41a:	e000      	b.n	801c41e <HAL_RCCEx_PeriphCLKConfig+0x3a2>
    }
  }

  return HAL_OK;
 801c41c:	2300      	movs	r3, #0
}
 801c41e:	4618      	mov	r0, r3
 801c420:	3728      	adds	r7, #40	@ 0x28
 801c422:	46bd      	mov	sp, r7
 801c424:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801c428:	46020800 	.word	0x46020800
 801c42c:	46020c00 	.word	0x46020c00
 801c430:	04000001 	.word	0x04000001

0801c434 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801c434:	b580      	push	{r7, lr}
 801c436:	b084      	sub	sp, #16
 801c438:	af00      	add	r7, sp, #0
 801c43a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801c43c:	687b      	ldr	r3, [r7, #4]
 801c43e:	2b00      	cmp	r3, #0
 801c440:	d101      	bne.n	801c446 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801c442:	2301      	movs	r3, #1
 801c444:	e0d7      	b.n	801c5f6 <HAL_SPI_Init+0x1c2>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801c446:	687b      	ldr	r3, [r7, #4]
 801c448:	2200      	movs	r2, #0
 801c44a:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 801c44c:	687b      	ldr	r3, [r7, #4]
 801c44e:	681b      	ldr	r3, [r3, #0]
 801c450:	4a6b      	ldr	r2, [pc, #428]	@ (801c600 <HAL_SPI_Init+0x1cc>)
 801c452:	4293      	cmp	r3, r2
 801c454:	d105      	bne.n	801c462 <HAL_SPI_Init+0x2e>
 801c456:	687b      	ldr	r3, [r7, #4]
 801c458:	68db      	ldr	r3, [r3, #12]
 801c45a:	2b0f      	cmp	r3, #15
 801c45c:	d901      	bls.n	801c462 <HAL_SPI_Init+0x2e>
  {
    return HAL_ERROR;
 801c45e:	2301      	movs	r3, #1
 801c460:	e0c9      	b.n	801c5f6 <HAL_SPI_Init+0x1c2>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 801c462:	6878      	ldr	r0, [r7, #4]
 801c464:	f001 f85c 	bl	801d520 <SPI_GetPacketSize>
 801c468:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801c46a:	687b      	ldr	r3, [r7, #4]
 801c46c:	681b      	ldr	r3, [r3, #0]
 801c46e:	4a64      	ldr	r2, [pc, #400]	@ (801c600 <HAL_SPI_Init+0x1cc>)
 801c470:	4293      	cmp	r3, r2
 801c472:	d102      	bne.n	801c47a <HAL_SPI_Init+0x46>
 801c474:	68fb      	ldr	r3, [r7, #12]
 801c476:	2b08      	cmp	r3, #8
 801c478:	d807      	bhi.n	801c48a <HAL_SPI_Init+0x56>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801c47a:	687b      	ldr	r3, [r7, #4]
 801c47c:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801c47e:	4a61      	ldr	r2, [pc, #388]	@ (801c604 <HAL_SPI_Init+0x1d0>)
 801c480:	4293      	cmp	r3, r2
 801c482:	d104      	bne.n	801c48e <HAL_SPI_Init+0x5a>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801c484:	68fb      	ldr	r3, [r7, #12]
 801c486:	2b10      	cmp	r3, #16
 801c488:	d901      	bls.n	801c48e <HAL_SPI_Init+0x5a>
  {
    return HAL_ERROR;
 801c48a:	2301      	movs	r3, #1
 801c48c:	e0b3      	b.n	801c5f6 <HAL_SPI_Init+0x1c2>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801c48e:	687b      	ldr	r3, [r7, #4]
 801c490:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801c494:	b2db      	uxtb	r3, r3
 801c496:	2b00      	cmp	r3, #0
 801c498:	d106      	bne.n	801c4a8 <HAL_SPI_Init+0x74>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801c49a:	687b      	ldr	r3, [r7, #4]
 801c49c:	2200      	movs	r2, #0
 801c49e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801c4a2:	6878      	ldr	r0, [r7, #4]
 801c4a4:	f7ef f9cc 	bl	800b840 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801c4a8:	687b      	ldr	r3, [r7, #4]
 801c4aa:	2202      	movs	r2, #2
 801c4ac:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801c4b0:	687b      	ldr	r3, [r7, #4]
 801c4b2:	681b      	ldr	r3, [r3, #0]
 801c4b4:	681a      	ldr	r2, [r3, #0]
 801c4b6:	687b      	ldr	r3, [r7, #4]
 801c4b8:	681b      	ldr	r3, [r3, #0]
 801c4ba:	f022 0201 	bic.w	r2, r2, #1
 801c4be:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 801c4c0:	687b      	ldr	r3, [r7, #4]
 801c4c2:	681b      	ldr	r3, [r3, #0]
 801c4c4:	689b      	ldr	r3, [r3, #8]
 801c4c6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 801c4ca:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801c4cc:	687b      	ldr	r3, [r7, #4]
 801c4ce:	699b      	ldr	r3, [r3, #24]
 801c4d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801c4d4:	d119      	bne.n	801c50a <HAL_SPI_Init+0xd6>
 801c4d6:	687b      	ldr	r3, [r7, #4]
 801c4d8:	685b      	ldr	r3, [r3, #4]
 801c4da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801c4de:	d103      	bne.n	801c4e8 <HAL_SPI_Init+0xb4>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801c4e0:	687b      	ldr	r3, [r7, #4]
 801c4e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801c4e4:	2b00      	cmp	r3, #0
 801c4e6:	d008      	beq.n	801c4fa <HAL_SPI_Init+0xc6>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801c4e8:	687b      	ldr	r3, [r7, #4]
 801c4ea:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801c4ec:	2b00      	cmp	r3, #0
 801c4ee:	d10c      	bne.n	801c50a <HAL_SPI_Init+0xd6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 801c4f0:	687b      	ldr	r3, [r7, #4]
 801c4f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801c4f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801c4f8:	d107      	bne.n	801c50a <HAL_SPI_Init+0xd6>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 801c4fa:	687b      	ldr	r3, [r7, #4]
 801c4fc:	681b      	ldr	r3, [r3, #0]
 801c4fe:	681a      	ldr	r2, [r3, #0]
 801c500:	687b      	ldr	r3, [r7, #4]
 801c502:	681b      	ldr	r3, [r3, #0]
 801c504:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801c508:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 801c50a:	687b      	ldr	r3, [r7, #4]
 801c50c:	685b      	ldr	r3, [r3, #4]
 801c50e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801c512:	2b00      	cmp	r3, #0
 801c514:	d00f      	beq.n	801c536 <HAL_SPI_Init+0x102>
 801c516:	687b      	ldr	r3, [r7, #4]
 801c518:	68db      	ldr	r3, [r3, #12]
 801c51a:	2b06      	cmp	r3, #6
 801c51c:	d90b      	bls.n	801c536 <HAL_SPI_Init+0x102>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 801c51e:	687b      	ldr	r3, [r7, #4]
 801c520:	681b      	ldr	r3, [r3, #0]
 801c522:	681b      	ldr	r3, [r3, #0]
 801c524:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 801c528:	687b      	ldr	r3, [r7, #4]
 801c52a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801c52c:	687b      	ldr	r3, [r7, #4]
 801c52e:	681b      	ldr	r3, [r3, #0]
 801c530:	430a      	orrs	r2, r1
 801c532:	601a      	str	r2, [r3, #0]
 801c534:	e007      	b.n	801c546 <HAL_SPI_Init+0x112>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801c536:	687b      	ldr	r3, [r7, #4]
 801c538:	681b      	ldr	r3, [r3, #0]
 801c53a:	681a      	ldr	r2, [r3, #0]
 801c53c:	687b      	ldr	r3, [r7, #4]
 801c53e:	681b      	ldr	r3, [r3, #0]
 801c540:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801c544:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801c546:	687b      	ldr	r3, [r7, #4]
 801c548:	69da      	ldr	r2, [r3, #28]
 801c54a:	687b      	ldr	r3, [r7, #4]
 801c54c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c54e:	431a      	orrs	r2, r3
 801c550:	68bb      	ldr	r3, [r7, #8]
 801c552:	431a      	orrs	r2, r3
 801c554:	687b      	ldr	r3, [r7, #4]
 801c556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c558:	ea42 0103 	orr.w	r1, r2, r3
 801c55c:	687b      	ldr	r3, [r7, #4]
 801c55e:	68da      	ldr	r2, [r3, #12]
 801c560:	687b      	ldr	r3, [r7, #4]
 801c562:	681b      	ldr	r3, [r3, #0]
 801c564:	430a      	orrs	r2, r1
 801c566:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 801c568:	687b      	ldr	r3, [r7, #4]
 801c56a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801c56c:	687b      	ldr	r3, [r7, #4]
 801c56e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c570:	431a      	orrs	r2, r3
 801c572:	687b      	ldr	r3, [r7, #4]
 801c574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c576:	431a      	orrs	r2, r3
 801c578:	687b      	ldr	r3, [r7, #4]
 801c57a:	699b      	ldr	r3, [r3, #24]
 801c57c:	431a      	orrs	r2, r3
 801c57e:	687b      	ldr	r3, [r7, #4]
 801c580:	691b      	ldr	r3, [r3, #16]
 801c582:	431a      	orrs	r2, r3
 801c584:	687b      	ldr	r3, [r7, #4]
 801c586:	695b      	ldr	r3, [r3, #20]
 801c588:	431a      	orrs	r2, r3
 801c58a:	687b      	ldr	r3, [r7, #4]
 801c58c:	6a1b      	ldr	r3, [r3, #32]
 801c58e:	431a      	orrs	r2, r3
 801c590:	687b      	ldr	r3, [r7, #4]
 801c592:	685b      	ldr	r3, [r3, #4]
 801c594:	431a      	orrs	r2, r3
 801c596:	687b      	ldr	r3, [r7, #4]
 801c598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801c59a:	431a      	orrs	r2, r3
 801c59c:	687b      	ldr	r3, [r7, #4]
 801c59e:	689b      	ldr	r3, [r3, #8]
 801c5a0:	431a      	orrs	r2, r3
 801c5a2:	687b      	ldr	r3, [r7, #4]
 801c5a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c5a6:	431a      	orrs	r2, r3
 801c5a8:	687b      	ldr	r3, [r7, #4]
 801c5aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c5ac:	431a      	orrs	r2, r3
 801c5ae:	687b      	ldr	r3, [r7, #4]
 801c5b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801c5b2:	ea42 0103 	orr.w	r1, r2, r3
 801c5b6:	687b      	ldr	r3, [r7, #4]
 801c5b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 801c5ba:	687b      	ldr	r3, [r7, #4]
 801c5bc:	681b      	ldr	r3, [r3, #0]
 801c5be:	430a      	orrs	r2, r1
 801c5c0:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 801c5c2:	687b      	ldr	r3, [r7, #4]
 801c5c4:	685b      	ldr	r3, [r3, #4]
 801c5c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801c5ca:	2b00      	cmp	r3, #0
 801c5cc:	d00a      	beq.n	801c5e4 <HAL_SPI_Init+0x1b0>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 801c5ce:	687b      	ldr	r3, [r7, #4]
 801c5d0:	681b      	ldr	r3, [r3, #0]
 801c5d2:	68db      	ldr	r3, [r3, #12]
 801c5d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801c5d8:	687b      	ldr	r3, [r7, #4]
 801c5da:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801c5dc:	687b      	ldr	r3, [r7, #4]
 801c5de:	681b      	ldr	r3, [r3, #0]
 801c5e0:	430a      	orrs	r2, r1
 801c5e2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801c5e4:	687b      	ldr	r3, [r7, #4]
 801c5e6:	2200      	movs	r2, #0
 801c5e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 801c5ec:	687b      	ldr	r3, [r7, #4]
 801c5ee:	2201      	movs	r2, #1
 801c5f0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 801c5f4:	2300      	movs	r3, #0
}
 801c5f6:	4618      	mov	r0, r3
 801c5f8:	3710      	adds	r7, #16
 801c5fa:	46bd      	mov	sp, r7
 801c5fc:	bd80      	pop	{r7, pc}
 801c5fe:	bf00      	nop
 801c600:	46002000 	.word	0x46002000
 801c604:	40013000 	.word	0x40013000

0801c608 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801c608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801c60c:	b094      	sub	sp, #80	@ 0x50
 801c60e:	af02      	add	r7, sp, #8
 801c610:	63f8      	str	r0, [r7, #60]	@ 0x3c
 801c612:	63b9      	str	r1, [r7, #56]	@ 0x38
 801c614:	633b      	str	r3, [r7, #48]	@ 0x30
 801c616:	4613      	mov	r3, r2
 801c618:	86fb      	strh	r3, [r7, #54]	@ 0x36
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 801c61a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c61c:	681b      	ldr	r3, [r3, #0]
 801c61e:	3320      	adds	r3, #32
 801c620:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801c622:	f7fc f8f1 	bl	8018808 <HAL_GetTick>
 801c626:	4602      	mov	r2, r0
 801c628:	460b      	mov	r3, r1
 801c62a:	4613      	mov	r3, r2
 801c62c:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hspi->State != HAL_SPI_STATE_READY)
 801c62e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c630:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801c634:	b2db      	uxtb	r3, r3
 801c636:	2b01      	cmp	r3, #1
 801c638:	d001      	beq.n	801c63e <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 801c63a:	2302      	movs	r3, #2
 801c63c:	e21a      	b.n	801ca74 <HAL_SPI_Transmit+0x46c>
  }

  if ((pData == NULL) || (Size == 0UL))
 801c63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c640:	2b00      	cmp	r3, #0
 801c642:	d002      	beq.n	801c64a <HAL_SPI_Transmit+0x42>
 801c644:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801c646:	2b00      	cmp	r3, #0
 801c648:	d101      	bne.n	801c64e <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 801c64a:	2301      	movs	r3, #1
 801c64c:	e212      	b.n	801ca74 <HAL_SPI_Transmit+0x46c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801c64e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c650:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 801c654:	2b01      	cmp	r3, #1
 801c656:	d101      	bne.n	801c65c <HAL_SPI_Transmit+0x54>
 801c658:	2302      	movs	r3, #2
 801c65a:	e20b      	b.n	801ca74 <HAL_SPI_Transmit+0x46c>
 801c65c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c65e:	2301      	movs	r3, #1
 801c660:	f882 3088 	strb.w	r3, [r2, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801c664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c666:	2303      	movs	r3, #3
 801c668:	f882 3089 	strb.w	r3, [r2, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801c66c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c66e:	2300      	movs	r3, #0
 801c670:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 801c674:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c678:	6653      	str	r3, [r2, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 801c67a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c67c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801c67e:	f8a2 3068 	strh.w	r3, [r2, #104]	@ 0x68
  hspi->TxXferCount = Size;
 801c682:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c684:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801c686:	f8a2 306a 	strh.w	r3, [r2, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 801c68a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c68c:	2300      	movs	r3, #0
 801c68e:	66d3      	str	r3, [r2, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 801c690:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c692:	2300      	movs	r3, #0
 801c694:	f8a2 3070 	strh.w	r3, [r2, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 801c698:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c69a:	2300      	movs	r3, #0
 801c69c:	f8a2 3072 	strh.w	r3, [r2, #114]	@ 0x72
  hspi->TxISR       = NULL;
 801c6a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c6a2:	2300      	movs	r3, #0
 801c6a4:	67d3      	str	r3, [r2, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 801c6a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c6a8:	2300      	movs	r3, #0
 801c6aa:	6793      	str	r3, [r2, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801c6ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6ae:	689b      	ldr	r3, [r3, #8]
 801c6b0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801c6b4:	d108      	bne.n	801c6c8 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 801c6b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6b8:	681b      	ldr	r3, [r3, #0]
 801c6ba:	6819      	ldr	r1, [r3, #0]
 801c6bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6be:	681a      	ldr	r2, [r3, #0]
 801c6c0:	f441 6300 	orr.w	r3, r1, #2048	@ 0x800
 801c6c4:	6013      	str	r3, [r2, #0]
 801c6c6:	e009      	b.n	801c6dc <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 801c6c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6ca:	681b      	ldr	r3, [r3, #0]
 801c6cc:	68db      	ldr	r3, [r3, #12]
 801c6ce:	f423 21c0 	bic.w	r1, r3, #393216	@ 0x60000
 801c6d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6d4:	681a      	ldr	r2, [r3, #0]
 801c6d6:	f441 3300 	orr.w	r3, r1, #131072	@ 0x20000
 801c6da:	60d3      	str	r3, [r2, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801c6dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6de:	681b      	ldr	r3, [r3, #0]
 801c6e0:	685b      	ldr	r3, [r3, #4]
 801c6e2:	0c18      	lsrs	r0, r3, #16
 801c6e4:	0400      	lsls	r0, r0, #16
 801c6e6:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 801c6e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6ea:	681a      	ldr	r2, [r3, #0]
 801c6ec:	ea40 0301 	orr.w	r3, r0, r1
 801c6f0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801c6f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6f4:	681b      	ldr	r3, [r3, #0]
 801c6f6:	6819      	ldr	r1, [r3, #0]
 801c6f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c6fa:	681a      	ldr	r2, [r3, #0]
 801c6fc:	f041 0301 	orr.w	r3, r1, #1
 801c700:	6013      	str	r3, [r2, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 801c702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c704:	681b      	ldr	r3, [r3, #0]
 801c706:	69db      	ldr	r3, [r3, #28]
 801c708:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801c70c:	2b00      	cmp	r3, #0
 801c70e:	d10c      	bne.n	801c72a <HAL_SPI_Transmit+0x122>
 801c710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c712:	685b      	ldr	r3, [r3, #4]
 801c714:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801c718:	d107      	bne.n	801c72a <HAL_SPI_Transmit+0x122>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801c71a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c71c:	681b      	ldr	r3, [r3, #0]
 801c71e:	6819      	ldr	r1, [r3, #0]
 801c720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c722:	681a      	ldr	r2, [r3, #0]
 801c724:	f441 7300 	orr.w	r3, r1, #512	@ 0x200
 801c728:	6013      	str	r3, [r2, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801c72a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c72c:	68db      	ldr	r3, [r3, #12]
 801c72e:	2b0f      	cmp	r3, #15
 801c730:	d960      	bls.n	801c7f4 <HAL_SPI_Transmit+0x1ec>
 801c732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c734:	681a      	ldr	r2, [r3, #0]
 801c736:	4b9c      	ldr	r3, [pc, #624]	@ (801c9a8 <HAL_SPI_Transmit+0x3a0>)
 801c738:	429a      	cmp	r2, r3
 801c73a:	d15b      	bne.n	801c7f4 <HAL_SPI_Transmit+0x1ec>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801c73c:	e053      	b.n	801c7e6 <HAL_SPI_Transmit+0x1de>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801c73e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c740:	681b      	ldr	r3, [r3, #0]
 801c742:	695b      	ldr	r3, [r3, #20]
 801c744:	f003 0302 	and.w	r3, r3, #2
 801c748:	2b02      	cmp	r3, #2
 801c74a:	d114      	bne.n	801c776 <HAL_SPI_Transmit+0x16e>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801c74c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c74e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801c750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c752:	681b      	ldr	r3, [r3, #0]
 801c754:	6812      	ldr	r2, [r2, #0]
 801c756:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801c758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c75a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c75c:	1d1a      	adds	r2, r3, #4
 801c75e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c760:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 801c762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c764:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c768:	b29b      	uxth	r3, r3
 801c76a:	3b01      	subs	r3, #1
 801c76c:	b29a      	uxth	r2, r3
 801c76e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c770:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801c774:	e037      	b.n	801c7e6 <HAL_SPI_Transmit+0x1de>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801c776:	f7fc f847 	bl	8018808 <HAL_GetTick>
 801c77a:	4602      	mov	r2, r0
 801c77c:	460b      	mov	r3, r1
 801c77e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801c780:	2000      	movs	r0, #0
 801c782:	62b9      	str	r1, [r7, #40]	@ 0x28
 801c784:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801c786:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 801c78a:	4621      	mov	r1, r4
 801c78c:	ebb2 0a01 	subs.w	sl, r2, r1
 801c790:	4629      	mov	r1, r5
 801c792:	eb63 0b01 	sbc.w	fp, r3, r1
 801c796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c798:	2200      	movs	r2, #0
 801c79a:	623b      	str	r3, [r7, #32]
 801c79c:	627a      	str	r2, [r7, #36]	@ 0x24
 801c79e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801c7a2:	460b      	mov	r3, r1
 801c7a4:	459a      	cmp	sl, r3
 801c7a6:	4613      	mov	r3, r2
 801c7a8:	eb7b 0303 	sbcs.w	r3, fp, r3
 801c7ac:	d303      	bcc.n	801c7b6 <HAL_SPI_Transmit+0x1ae>
 801c7ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c7b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c7b4:	d102      	bne.n	801c7bc <HAL_SPI_Transmit+0x1b4>
 801c7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c7b8:	2b00      	cmp	r3, #0
 801c7ba:	d114      	bne.n	801c7e6 <HAL_SPI_Transmit+0x1de>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801c7bc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c7be:	f000 fdd3 	bl	801d368 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801c7c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c7c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801c7c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801c7cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c7ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801c7d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c7d4:	2201      	movs	r2, #1
 801c7d6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801c7da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c7dc:	2200      	movs	r2, #0
 801c7de:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801c7e2:	2303      	movs	r3, #3
 801c7e4:	e146      	b.n	801ca74 <HAL_SPI_Transmit+0x46c>
    while (hspi->TxXferCount > 0UL)
 801c7e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c7e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c7ec:	b29b      	uxth	r3, r3
 801c7ee:	2b00      	cmp	r3, #0
 801c7f0:	d1a5      	bne.n	801c73e <HAL_SPI_Transmit+0x136>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801c7f2:	e119      	b.n	801ca28 <HAL_SPI_Transmit+0x420>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801c7f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c7f6:	68db      	ldr	r3, [r3, #12]
 801c7f8:	2b07      	cmp	r3, #7
 801c7fa:	f240 810e 	bls.w	801ca1a <HAL_SPI_Transmit+0x412>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801c7fe:	e071      	b.n	801c8e4 <HAL_SPI_Transmit+0x2dc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801c800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c802:	681b      	ldr	r3, [r3, #0]
 801c804:	695b      	ldr	r3, [r3, #20]
 801c806:	f003 0302 	and.w	r3, r3, #2
 801c80a:	2b02      	cmp	r3, #2
 801c80c:	d132      	bne.n	801c874 <HAL_SPI_Transmit+0x26c>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 801c80e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c810:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c814:	b29b      	uxth	r3, r3
 801c816:	2b01      	cmp	r3, #1
 801c818:	d918      	bls.n	801c84c <HAL_SPI_Transmit+0x244>
 801c81a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c81c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c81e:	2b00      	cmp	r3, #0
 801c820:	d014      	beq.n	801c84c <HAL_SPI_Transmit+0x244>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801c822:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c824:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801c826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c828:	681b      	ldr	r3, [r3, #0]
 801c82a:	6812      	ldr	r2, [r2, #0]
 801c82c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 801c82e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c830:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c832:	1d1a      	adds	r2, r3, #4
 801c834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c836:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 801c838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c83a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c83e:	b29b      	uxth	r3, r3
 801c840:	3b02      	subs	r3, #2
 801c842:	b29a      	uxth	r2, r3
 801c844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c846:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801c84a:	e04b      	b.n	801c8e4 <HAL_SPI_Transmit+0x2dc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801c84c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c84e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c850:	881a      	ldrh	r2, [r3, #0]
 801c852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c854:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801c856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c858:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c85a:	1c9a      	adds	r2, r3, #2
 801c85c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c85e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 801c860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c862:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c866:	b29b      	uxth	r3, r3
 801c868:	3b01      	subs	r3, #1
 801c86a:	b29a      	uxth	r2, r3
 801c86c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c86e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801c872:	e037      	b.n	801c8e4 <HAL_SPI_Transmit+0x2dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801c874:	f7fb ffc8 	bl	8018808 <HAL_GetTick>
 801c878:	4602      	mov	r2, r0
 801c87a:	460b      	mov	r3, r1
 801c87c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801c87e:	2000      	movs	r0, #0
 801c880:	61b9      	str	r1, [r7, #24]
 801c882:	61f8      	str	r0, [r7, #28]
 801c884:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 801c888:	4621      	mov	r1, r4
 801c88a:	ebb2 0801 	subs.w	r8, r2, r1
 801c88e:	4629      	mov	r1, r5
 801c890:	eb63 0901 	sbc.w	r9, r3, r1
 801c894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c896:	2200      	movs	r2, #0
 801c898:	613b      	str	r3, [r7, #16]
 801c89a:	617a      	str	r2, [r7, #20]
 801c89c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801c8a0:	460b      	mov	r3, r1
 801c8a2:	4598      	cmp	r8, r3
 801c8a4:	4613      	mov	r3, r2
 801c8a6:	eb79 0303 	sbcs.w	r3, r9, r3
 801c8aa:	d303      	bcc.n	801c8b4 <HAL_SPI_Transmit+0x2ac>
 801c8ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c8ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c8b2:	d102      	bne.n	801c8ba <HAL_SPI_Transmit+0x2b2>
 801c8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c8b6:	2b00      	cmp	r3, #0
 801c8b8:	d114      	bne.n	801c8e4 <HAL_SPI_Transmit+0x2dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801c8ba:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c8bc:	f000 fd54 	bl	801d368 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801c8c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801c8c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801c8ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801c8d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8d2:	2201      	movs	r2, #1
 801c8d4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801c8d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8da:	2200      	movs	r2, #0
 801c8dc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801c8e0:	2303      	movs	r3, #3
 801c8e2:	e0c7      	b.n	801ca74 <HAL_SPI_Transmit+0x46c>
    while (hspi->TxXferCount > 0UL)
 801c8e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c8ea:	b29b      	uxth	r3, r3
 801c8ec:	2b00      	cmp	r3, #0
 801c8ee:	d187      	bne.n	801c800 <HAL_SPI_Transmit+0x1f8>
 801c8f0:	e09a      	b.n	801ca28 <HAL_SPI_Transmit+0x420>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801c8f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8f4:	681b      	ldr	r3, [r3, #0]
 801c8f6:	695b      	ldr	r3, [r3, #20]
 801c8f8:	f003 0302 	and.w	r3, r3, #2
 801c8fc:	2b02      	cmp	r3, #2
 801c8fe:	d155      	bne.n	801c9ac <HAL_SPI_Transmit+0x3a4>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 801c900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c902:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c906:	b29b      	uxth	r3, r3
 801c908:	2b03      	cmp	r3, #3
 801c90a:	d918      	bls.n	801c93e <HAL_SPI_Transmit+0x336>
 801c90c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c90e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c910:	2b40      	cmp	r3, #64	@ 0x40
 801c912:	d914      	bls.n	801c93e <HAL_SPI_Transmit+0x336>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801c914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c916:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801c918:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c91a:	681b      	ldr	r3, [r3, #0]
 801c91c:	6812      	ldr	r2, [r2, #0]
 801c91e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 801c920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c922:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c924:	1d1a      	adds	r2, r3, #4
 801c926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c928:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 801c92a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c92c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c930:	b29b      	uxth	r3, r3
 801c932:	3b04      	subs	r3, #4
 801c934:	b29a      	uxth	r2, r3
 801c936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c938:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801c93c:	e06d      	b.n	801ca1a <HAL_SPI_Transmit+0x412>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 801c93e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c940:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c944:	b29b      	uxth	r3, r3
 801c946:	2b01      	cmp	r3, #1
 801c948:	d917      	bls.n	801c97a <HAL_SPI_Transmit+0x372>
 801c94a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c94c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c94e:	2b00      	cmp	r3, #0
 801c950:	d013      	beq.n	801c97a <HAL_SPI_Transmit+0x372>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801c952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c954:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c956:	881a      	ldrh	r2, [r3, #0]
 801c958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c95a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801c95c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c95e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c960:	1c9a      	adds	r2, r3, #2
 801c962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c964:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 801c966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c968:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c96c:	b29b      	uxth	r3, r3
 801c96e:	3b02      	subs	r3, #2
 801c970:	b29a      	uxth	r2, r3
 801c972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c974:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801c978:	e04f      	b.n	801ca1a <HAL_SPI_Transmit+0x412>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801c97a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c97c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801c97e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c980:	681b      	ldr	r3, [r3, #0]
 801c982:	3320      	adds	r3, #32
 801c984:	7812      	ldrb	r2, [r2, #0]
 801c986:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 801c988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c98a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c98c:	1c5a      	adds	r2, r3, #1
 801c98e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c990:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 801c992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c994:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801c998:	b29b      	uxth	r3, r3
 801c99a:	3b01      	subs	r3, #1
 801c99c:	b29a      	uxth	r2, r3
 801c99e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801c9a4:	e039      	b.n	801ca1a <HAL_SPI_Transmit+0x412>
 801c9a6:	bf00      	nop
 801c9a8:	40013000 	.word	0x40013000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801c9ac:	f7fb ff2c 	bl	8018808 <HAL_GetTick>
 801c9b0:	4602      	mov	r2, r0
 801c9b2:	460b      	mov	r3, r1
 801c9b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801c9b6:	2000      	movs	r0, #0
 801c9b8:	60b9      	str	r1, [r7, #8]
 801c9ba:	60f8      	str	r0, [r7, #12]
 801c9bc:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 801c9c0:	4641      	mov	r1, r8
 801c9c2:	1a54      	subs	r4, r2, r1
 801c9c4:	4649      	mov	r1, r9
 801c9c6:	eb63 0501 	sbc.w	r5, r3, r1
 801c9ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c9cc:	2200      	movs	r2, #0
 801c9ce:	603b      	str	r3, [r7, #0]
 801c9d0:	607a      	str	r2, [r7, #4]
 801c9d2:	e9d7 1200 	ldrd	r1, r2, [r7]
 801c9d6:	460b      	mov	r3, r1
 801c9d8:	429c      	cmp	r4, r3
 801c9da:	4613      	mov	r3, r2
 801c9dc:	eb75 0303 	sbcs.w	r3, r5, r3
 801c9e0:	d303      	bcc.n	801c9ea <HAL_SPI_Transmit+0x3e2>
 801c9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c9e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c9e8:	d102      	bne.n	801c9f0 <HAL_SPI_Transmit+0x3e8>
 801c9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c9ec:	2b00      	cmp	r3, #0
 801c9ee:	d114      	bne.n	801ca1a <HAL_SPI_Transmit+0x412>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801c9f0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c9f2:	f000 fcb9 	bl	801d368 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801c9f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801c9fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801ca00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801ca06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca08:	2201      	movs	r2, #1
 801ca0a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801ca0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca10:	2200      	movs	r2, #0
 801ca12:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801ca16:	2303      	movs	r3, #3
 801ca18:	e02c      	b.n	801ca74 <HAL_SPI_Transmit+0x46c>
    while (hspi->TxXferCount > 0UL)
 801ca1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca1c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801ca20:	b29b      	uxth	r3, r3
 801ca22:	2b00      	cmp	r3, #0
 801ca24:	f47f af65 	bne.w	801c8f2 <HAL_SPI_Transmit+0x2ea>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 801ca28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ca2a:	9300      	str	r3, [sp, #0]
 801ca2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca2e:	2200      	movs	r2, #0
 801ca30:	2108      	movs	r1, #8
 801ca32:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801ca34:	f000 fd38 	bl	801d4a8 <SPI_WaitOnFlagUntilTimeout>
 801ca38:	4603      	mov	r3, r0
 801ca3a:	2b00      	cmp	r3, #0
 801ca3c:	d007      	beq.n	801ca4e <HAL_SPI_Transmit+0x446>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801ca3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801ca44:	f043 0220 	orr.w	r2, r3, #32
 801ca48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801ca4e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801ca50:	f000 fc8a 	bl	801d368 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801ca54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca56:	2201      	movs	r2, #1
 801ca58:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801ca5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca5e:	2200      	movs	r2, #0
 801ca60:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801ca64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801ca6a:	2b00      	cmp	r3, #0
 801ca6c:	d001      	beq.n	801ca72 <HAL_SPI_Transmit+0x46a>
  {
    return HAL_ERROR;
 801ca6e:	2301      	movs	r3, #1
 801ca70:	e000      	b.n	801ca74 <HAL_SPI_Transmit+0x46c>
  }
  else
  {
    return HAL_OK;
 801ca72:	2300      	movs	r3, #0
  }
}
 801ca74:	4618      	mov	r0, r3
 801ca76:	3748      	adds	r7, #72	@ 0x48
 801ca78:	46bd      	mov	sp, r7
 801ca7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801ca7e:	bf00      	nop

0801ca80 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801ca80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801ca84:	b092      	sub	sp, #72	@ 0x48
 801ca86:	af00      	add	r7, sp, #0
 801ca88:	63f8      	str	r0, [r7, #60]	@ 0x3c
 801ca8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 801ca8c:	633b      	str	r3, [r7, #48]	@ 0x30
 801ca8e:	4613      	mov	r3, r2
 801ca90:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 801ca92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca94:	681b      	ldr	r3, [r3, #0]
 801ca96:	3330      	adds	r3, #48	@ 0x30
 801ca98:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801ca9a:	f7fb feb5 	bl	8018808 <HAL_GetTick>
 801ca9e:	4602      	mov	r2, r0
 801caa0:	460b      	mov	r3, r1
 801caa2:	4613      	mov	r3, r2
 801caa4:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hspi->State != HAL_SPI_STATE_READY)
 801caa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801caa8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801caac:	b2db      	uxtb	r3, r3
 801caae:	2b01      	cmp	r3, #1
 801cab0:	d001      	beq.n	801cab6 <HAL_SPI_Receive+0x36>
  {
    return HAL_BUSY;
 801cab2:	2302      	movs	r3, #2
 801cab4:	e1ab      	b.n	801ce0e <HAL_SPI_Receive+0x38e>
  }

  if ((pData == NULL) || (Size == 0UL))
 801cab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cab8:	2b00      	cmp	r3, #0
 801caba:	d002      	beq.n	801cac2 <HAL_SPI_Receive+0x42>
 801cabc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801cabe:	2b00      	cmp	r3, #0
 801cac0:	d101      	bne.n	801cac6 <HAL_SPI_Receive+0x46>
  {
    return HAL_ERROR;
 801cac2:	2301      	movs	r3, #1
 801cac4:	e1a3      	b.n	801ce0e <HAL_SPI_Receive+0x38e>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801cac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cac8:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 801cacc:	2b01      	cmp	r3, #1
 801cace:	d101      	bne.n	801cad4 <HAL_SPI_Receive+0x54>
 801cad0:	2302      	movs	r3, #2
 801cad2:	e19c      	b.n	801ce0e <HAL_SPI_Receive+0x38e>
 801cad4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cad6:	2301      	movs	r3, #1
 801cad8:	f882 3088 	strb.w	r3, [r2, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801cadc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cade:	2304      	movs	r3, #4
 801cae0:	f882 3089 	strb.w	r3, [r2, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801cae4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cae6:	2300      	movs	r3, #0
 801cae8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 801caec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801caee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801caf0:	66d3      	str	r3, [r2, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 801caf2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801caf4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801caf6:	f8a2 3070 	strh.w	r3, [r2, #112]	@ 0x70
  hspi->RxXferCount = Size;
 801cafa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cafc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801cafe:	f8a2 3072 	strh.w	r3, [r2, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 801cb02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cb04:	2300      	movs	r3, #0
 801cb06:	6653      	str	r3, [r2, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 801cb08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cb0a:	2300      	movs	r3, #0
 801cb0c:	f8a2 3068 	strh.w	r3, [r2, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 801cb10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cb12:	2300      	movs	r3, #0
 801cb14:	f8a2 306a 	strh.w	r3, [r2, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 801cb18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cb1a:	2300      	movs	r3, #0
 801cb1c:	6793      	str	r3, [r2, #120]	@ 0x78
  hspi->TxISR       = NULL;
 801cb1e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cb20:	2300      	movs	r3, #0
 801cb22:	67d3      	str	r3, [r2, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801cb24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb26:	689b      	ldr	r3, [r3, #8]
 801cb28:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801cb2c:	d108      	bne.n	801cb40 <HAL_SPI_Receive+0xc0>
  {
    SPI_1LINE_RX(hspi);
 801cb2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb30:	681b      	ldr	r3, [r3, #0]
 801cb32:	6819      	ldr	r1, [r3, #0]
 801cb34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb36:	681a      	ldr	r2, [r3, #0]
 801cb38:	f421 6300 	bic.w	r3, r1, #2048	@ 0x800
 801cb3c:	6013      	str	r3, [r2, #0]
 801cb3e:	e009      	b.n	801cb54 <HAL_SPI_Receive+0xd4>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 801cb40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb42:	681b      	ldr	r3, [r3, #0]
 801cb44:	68db      	ldr	r3, [r3, #12]
 801cb46:	f423 21c0 	bic.w	r1, r3, #393216	@ 0x60000
 801cb4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb4c:	681a      	ldr	r2, [r3, #0]
 801cb4e:	f441 2380 	orr.w	r3, r1, #262144	@ 0x40000
 801cb52:	60d3      	str	r3, [r2, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801cb54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb56:	681b      	ldr	r3, [r3, #0]
 801cb58:	685b      	ldr	r3, [r3, #4]
 801cb5a:	0c18      	lsrs	r0, r3, #16
 801cb5c:	0400      	lsls	r0, r0, #16
 801cb5e:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 801cb60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb62:	681a      	ldr	r2, [r3, #0]
 801cb64:	ea40 0301 	orr.w	r3, r0, r1
 801cb68:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801cb6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb6c:	681b      	ldr	r3, [r3, #0]
 801cb6e:	6819      	ldr	r1, [r3, #0]
 801cb70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb72:	681a      	ldr	r2, [r3, #0]
 801cb74:	f041 0301 	orr.w	r3, r1, #1
 801cb78:	6013      	str	r3, [r2, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 801cb7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb7c:	681b      	ldr	r3, [r3, #0]
 801cb7e:	69db      	ldr	r3, [r3, #28]
 801cb80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801cb84:	2b00      	cmp	r3, #0
 801cb86:	d10c      	bne.n	801cba2 <HAL_SPI_Receive+0x122>
 801cb88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb8a:	685b      	ldr	r3, [r3, #4]
 801cb8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801cb90:	d107      	bne.n	801cba2 <HAL_SPI_Receive+0x122>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801cb92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb94:	681b      	ldr	r3, [r3, #0]
 801cb96:	6819      	ldr	r1, [r3, #0]
 801cb98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb9a:	681a      	ldr	r2, [r3, #0]
 801cb9c:	f441 7300 	orr.w	r3, r1, #512	@ 0x200
 801cba0:	6013      	str	r3, [r2, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801cba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cba4:	68db      	ldr	r3, [r3, #12]
 801cba6:	2b0f      	cmp	r3, #15
 801cba8:	d961      	bls.n	801cc6e <HAL_SPI_Receive+0x1ee>
 801cbaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbac:	681a      	ldr	r2, [r3, #0]
 801cbae:	4b9a      	ldr	r3, [pc, #616]	@ (801ce18 <HAL_SPI_Receive+0x398>)
 801cbb0:	429a      	cmp	r2, r3
 801cbb2:	d15c      	bne.n	801cc6e <HAL_SPI_Receive+0x1ee>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 801cbb4:	e054      	b.n	801cc60 <HAL_SPI_Receive+0x1e0>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 801cbb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbb8:	681b      	ldr	r3, [r3, #0]
 801cbba:	695a      	ldr	r2, [r3, #20]
 801cbbc:	f248 0308 	movw	r3, #32776	@ 0x8008
 801cbc0:	4013      	ands	r3, r2
 801cbc2:	2b00      	cmp	r3, #0
 801cbc4:	d014      	beq.n	801cbf0 <HAL_SPI_Receive+0x170>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 801cbc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbc8:	681a      	ldr	r2, [r3, #0]
 801cbca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801cbce:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801cbd0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 801cbd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801cbd6:	1d1a      	adds	r2, r3, #4
 801cbd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbda:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801cbdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbde:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801cbe2:	b29b      	uxth	r3, r3
 801cbe4:	3b01      	subs	r3, #1
 801cbe6:	b29a      	uxth	r2, r3
 801cbe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbea:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801cbee:	e037      	b.n	801cc60 <HAL_SPI_Receive+0x1e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801cbf0:	f7fb fe0a 	bl	8018808 <HAL_GetTick>
 801cbf4:	4602      	mov	r2, r0
 801cbf6:	460b      	mov	r3, r1
 801cbf8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801cbfa:	2000      	movs	r0, #0
 801cbfc:	62b9      	str	r1, [r7, #40]	@ 0x28
 801cbfe:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801cc00:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 801cc04:	4621      	mov	r1, r4
 801cc06:	ebb2 0a01 	subs.w	sl, r2, r1
 801cc0a:	4629      	mov	r1, r5
 801cc0c:	eb63 0b01 	sbc.w	fp, r3, r1
 801cc10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc12:	2200      	movs	r2, #0
 801cc14:	623b      	str	r3, [r7, #32]
 801cc16:	627a      	str	r2, [r7, #36]	@ 0x24
 801cc18:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801cc1c:	460b      	mov	r3, r1
 801cc1e:	459a      	cmp	sl, r3
 801cc20:	4613      	mov	r3, r2
 801cc22:	eb7b 0303 	sbcs.w	r3, fp, r3
 801cc26:	d303      	bcc.n	801cc30 <HAL_SPI_Receive+0x1b0>
 801cc28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cc2e:	d102      	bne.n	801cc36 <HAL_SPI_Receive+0x1b6>
 801cc30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc32:	2b00      	cmp	r3, #0
 801cc34:	d114      	bne.n	801cc60 <HAL_SPI_Receive+0x1e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801cc36:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801cc38:	f000 fb96 	bl	801d368 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801cc3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801cc42:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801cc46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801cc4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc4e:	2201      	movs	r2, #1
 801cc50:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801cc54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc56:	2200      	movs	r2, #0
 801cc58:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801cc5c:	2303      	movs	r3, #3
 801cc5e:	e0d6      	b.n	801ce0e <HAL_SPI_Receive+0x38e>
    while (hspi->RxXferCount > 0UL)
 801cc60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc62:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801cc66:	b29b      	uxth	r3, r3
 801cc68:	2b00      	cmp	r3, #0
 801cc6a:	d1a4      	bne.n	801cbb6 <HAL_SPI_Receive+0x136>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801cc6c:	e0bc      	b.n	801cde8 <HAL_SPI_Receive+0x368>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801cc6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc70:	68db      	ldr	r3, [r3, #12]
 801cc72:	2b07      	cmp	r3, #7
 801cc74:	f240 80b2 	bls.w	801cddc <HAL_SPI_Receive+0x35c>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 801cc78:	e053      	b.n	801cd22 <HAL_SPI_Receive+0x2a2>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801cc7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc7c:	681b      	ldr	r3, [r3, #0]
 801cc7e:	695b      	ldr	r3, [r3, #20]
 801cc80:	f003 0301 	and.w	r3, r3, #1
 801cc84:	2b01      	cmp	r3, #1
 801cc86:	d114      	bne.n	801ccb2 <HAL_SPI_Receive+0x232>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801cc88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801cc8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cc8e:	8812      	ldrh	r2, [r2, #0]
 801cc90:	b292      	uxth	r2, r2
 801cc92:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801cc94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801cc98:	1c9a      	adds	r2, r3, #2
 801cc9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc9c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801cc9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cca0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801cca4:	b29b      	uxth	r3, r3
 801cca6:	3b01      	subs	r3, #1
 801cca8:	b29a      	uxth	r2, r3
 801ccaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ccac:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801ccb0:	e037      	b.n	801cd22 <HAL_SPI_Receive+0x2a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801ccb2:	f7fb fda9 	bl	8018808 <HAL_GetTick>
 801ccb6:	4602      	mov	r2, r0
 801ccb8:	460b      	mov	r3, r1
 801ccba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801ccbc:	2000      	movs	r0, #0
 801ccbe:	61b9      	str	r1, [r7, #24]
 801ccc0:	61f8      	str	r0, [r7, #28]
 801ccc2:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 801ccc6:	4621      	mov	r1, r4
 801ccc8:	ebb2 0801 	subs.w	r8, r2, r1
 801cccc:	4629      	mov	r1, r5
 801ccce:	eb63 0901 	sbc.w	r9, r3, r1
 801ccd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccd4:	2200      	movs	r2, #0
 801ccd6:	613b      	str	r3, [r7, #16]
 801ccd8:	617a      	str	r2, [r7, #20]
 801ccda:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801ccde:	460b      	mov	r3, r1
 801cce0:	4598      	cmp	r8, r3
 801cce2:	4613      	mov	r3, r2
 801cce4:	eb79 0303 	sbcs.w	r3, r9, r3
 801cce8:	d303      	bcc.n	801ccf2 <HAL_SPI_Receive+0x272>
 801ccea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccec:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ccf0:	d102      	bne.n	801ccf8 <HAL_SPI_Receive+0x278>
 801ccf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccf4:	2b00      	cmp	r3, #0
 801ccf6:	d114      	bne.n	801cd22 <HAL_SPI_Receive+0x2a2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801ccf8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801ccfa:	f000 fb35 	bl	801d368 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801ccfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801cd04:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801cd08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801cd0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd10:	2201      	movs	r2, #1
 801cd12:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801cd16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd18:	2200      	movs	r2, #0
 801cd1a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801cd1e:	2303      	movs	r3, #3
 801cd20:	e075      	b.n	801ce0e <HAL_SPI_Receive+0x38e>
    while (hspi->RxXferCount > 0UL)
 801cd22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd24:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801cd28:	b29b      	uxth	r3, r3
 801cd2a:	2b00      	cmp	r3, #0
 801cd2c:	d1a5      	bne.n	801cc7a <HAL_SPI_Receive+0x1fa>
 801cd2e:	e05b      	b.n	801cde8 <HAL_SPI_Receive+0x368>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801cd30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd32:	681b      	ldr	r3, [r3, #0]
 801cd34:	695b      	ldr	r3, [r3, #20]
 801cd36:	f003 0301 	and.w	r3, r3, #1
 801cd3a:	2b01      	cmp	r3, #1
 801cd3c:	d117      	bne.n	801cd6e <HAL_SPI_Receive+0x2ee>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801cd3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd40:	681b      	ldr	r3, [r3, #0]
 801cd42:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801cd46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801cd4a:	7812      	ldrb	r2, [r2, #0]
 801cd4c:	b2d2      	uxtb	r2, r2
 801cd4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801cd50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801cd54:	1c5a      	adds	r2, r3, #1
 801cd56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd58:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801cd5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd5c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801cd60:	b29b      	uxth	r3, r3
 801cd62:	3b01      	subs	r3, #1
 801cd64:	b29a      	uxth	r2, r3
 801cd66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd68:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801cd6c:	e036      	b.n	801cddc <HAL_SPI_Receive+0x35c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801cd6e:	f7fb fd4b 	bl	8018808 <HAL_GetTick>
 801cd72:	4602      	mov	r2, r0
 801cd74:	460b      	mov	r3, r1
 801cd76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801cd78:	2000      	movs	r0, #0
 801cd7a:	60b9      	str	r1, [r7, #8]
 801cd7c:	60f8      	str	r0, [r7, #12]
 801cd7e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 801cd82:	4641      	mov	r1, r8
 801cd84:	1a54      	subs	r4, r2, r1
 801cd86:	4649      	mov	r1, r9
 801cd88:	eb63 0501 	sbc.w	r5, r3, r1
 801cd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd8e:	2200      	movs	r2, #0
 801cd90:	603b      	str	r3, [r7, #0]
 801cd92:	607a      	str	r2, [r7, #4]
 801cd94:	e9d7 1200 	ldrd	r1, r2, [r7]
 801cd98:	460b      	mov	r3, r1
 801cd9a:	429c      	cmp	r4, r3
 801cd9c:	4613      	mov	r3, r2
 801cd9e:	eb75 0303 	sbcs.w	r3, r5, r3
 801cda2:	d303      	bcc.n	801cdac <HAL_SPI_Receive+0x32c>
 801cda4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cda6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cdaa:	d102      	bne.n	801cdb2 <HAL_SPI_Receive+0x332>
 801cdac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cdae:	2b00      	cmp	r3, #0
 801cdb0:	d114      	bne.n	801cddc <HAL_SPI_Receive+0x35c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801cdb2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801cdb4:	f000 fad8 	bl	801d368 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801cdb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801cdbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801cdc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdc4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801cdc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdca:	2201      	movs	r2, #1
 801cdcc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801cdd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdd2:	2200      	movs	r2, #0
 801cdd4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801cdd8:	2303      	movs	r3, #3
 801cdda:	e018      	b.n	801ce0e <HAL_SPI_Receive+0x38e>
    while (hspi->RxXferCount > 0UL)
 801cddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdde:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801cde2:	b29b      	uxth	r3, r3
 801cde4:	2b00      	cmp	r3, #0
 801cde6:	d1a3      	bne.n	801cd30 <HAL_SPI_Receive+0x2b0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801cde8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801cdea:	f000 fabd 	bl	801d368 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801cdee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdf0:	2201      	movs	r2, #1
 801cdf2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801cdf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdf8:	2200      	movs	r2, #0
 801cdfa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801cdfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801ce04:	2b00      	cmp	r3, #0
 801ce06:	d001      	beq.n	801ce0c <HAL_SPI_Receive+0x38c>
  {
    return HAL_ERROR;
 801ce08:	2301      	movs	r3, #1
 801ce0a:	e000      	b.n	801ce0e <HAL_SPI_Receive+0x38e>
  }
  else
  {
    return HAL_OK;
 801ce0c:	2300      	movs	r3, #0
  }
}
 801ce0e:	4618      	mov	r0, r3
 801ce10:	3748      	adds	r7, #72	@ 0x48
 801ce12:	46bd      	mov	sp, r7
 801ce14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801ce18:	40013000 	.word	0x40013000

0801ce1c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 801ce1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801ce20:	b098      	sub	sp, #96	@ 0x60
 801ce22:	af02      	add	r7, sp, #8
 801ce24:	63f8      	str	r0, [r7, #60]	@ 0x3c
 801ce26:	63b9      	str	r1, [r7, #56]	@ 0x38
 801ce28:	637a      	str	r2, [r7, #52]	@ 0x34
 801ce2a:	867b      	strh	r3, [r7, #50]	@ 0x32
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 801ce2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce2e:	681b      	ldr	r3, [r3, #0]
 801ce30:	3320      	adds	r3, #32
 801ce32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 801ce34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce36:	681b      	ldr	r3, [r3, #0]
 801ce38:	3330      	adds	r3, #48	@ 0x30
 801ce3a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801ce3c:	f7fb fce4 	bl	8018808 <HAL_GetTick>
 801ce40:	4602      	mov	r2, r0
 801ce42:	460b      	mov	r3, r1
 801ce44:	4613      	mov	r3, r2
 801ce46:	647b      	str	r3, [r7, #68]	@ 0x44

  initial_TxXferCount = Size;
 801ce48:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801ce4a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
  initial_RxXferCount = Size;
 801ce4e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801ce50:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 801ce54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce56:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801ce5a:	b2db      	uxtb	r3, r3
 801ce5c:	2b01      	cmp	r3, #1
 801ce5e:	d001      	beq.n	801ce64 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 801ce60:	2302      	movs	r3, #2
 801ce62:	e26e      	b.n	801d342 <HAL_SPI_TransmitReceive+0x526>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 801ce64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ce66:	2b00      	cmp	r3, #0
 801ce68:	d005      	beq.n	801ce76 <HAL_SPI_TransmitReceive+0x5a>
 801ce6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ce6c:	2b00      	cmp	r3, #0
 801ce6e:	d002      	beq.n	801ce76 <HAL_SPI_TransmitReceive+0x5a>
 801ce70:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801ce72:	2b00      	cmp	r3, #0
 801ce74:	d101      	bne.n	801ce7a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 801ce76:	2301      	movs	r3, #1
 801ce78:	e263      	b.n	801d342 <HAL_SPI_TransmitReceive+0x526>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801ce7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce7c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 801ce80:	2b01      	cmp	r3, #1
 801ce82:	d101      	bne.n	801ce88 <HAL_SPI_TransmitReceive+0x6c>
 801ce84:	2302      	movs	r3, #2
 801ce86:	e25c      	b.n	801d342 <HAL_SPI_TransmitReceive+0x526>
 801ce88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ce8a:	2301      	movs	r3, #1
 801ce8c:	f882 3088 	strb.w	r3, [r2, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 801ce90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ce92:	2305      	movs	r3, #5
 801ce94:	f882 3089 	strb.w	r3, [r2, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801ce98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ce9a:	2300      	movs	r3, #0
 801ce9c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801cea0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cea4:	66d3      	str	r3, [r2, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 801cea6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cea8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801ceaa:	f8a2 3072 	strh.w	r3, [r2, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 801ceae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ceb0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801ceb2:	f8a2 3070 	strh.w	r3, [r2, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 801ceb6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ceb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ceba:	6653      	str	r3, [r2, #100]	@ 0x64
  hspi->TxXferCount = Size;
 801cebc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cebe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801cec0:	f8a2 306a 	strh.w	r3, [r2, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 801cec4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cec6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801cec8:	f8a2 3068 	strh.w	r3, [r2, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801cecc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cece:	2300      	movs	r3, #0
 801ced0:	6793      	str	r3, [r2, #120]	@ 0x78
  hspi->TxISR       = NULL;
 801ced2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ced4:	2300      	movs	r3, #0
 801ced6:	67d3      	str	r3, [r2, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 801ced8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ceda:	681b      	ldr	r3, [r3, #0]
 801cedc:	68d9      	ldr	r1, [r3, #12]
 801cede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cee0:	681a      	ldr	r2, [r3, #0]
 801cee2:	f421 23c0 	bic.w	r3, r1, #393216	@ 0x60000
 801cee6:	60d3      	str	r3, [r2, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 801cee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ceea:	681a      	ldr	r2, [r3, #0]
 801ceec:	4b6d      	ldr	r3, [pc, #436]	@ (801d0a4 <HAL_SPI_TransmitReceive+0x288>)
 801ceee:	429a      	cmp	r2, r3
 801cef0:	d102      	bne.n	801cef8 <HAL_SPI_TransmitReceive+0xdc>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 801cef2:	2310      	movs	r3, #16
 801cef4:	657b      	str	r3, [r7, #84]	@ 0x54
 801cef6:	e001      	b.n	801cefc <HAL_SPI_TransmitReceive+0xe0>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 801cef8:	2308      	movs	r3, #8
 801cefa:	657b      	str	r3, [r7, #84]	@ 0x54
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801cefc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cefe:	681b      	ldr	r3, [r3, #0]
 801cf00:	685b      	ldr	r3, [r3, #4]
 801cf02:	0c18      	lsrs	r0, r3, #16
 801cf04:	0400      	lsls	r0, r0, #16
 801cf06:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 801cf08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf0a:	681a      	ldr	r2, [r3, #0]
 801cf0c:	ea40 0301 	orr.w	r3, r0, r1
 801cf10:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 801cf12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf14:	681b      	ldr	r3, [r3, #0]
 801cf16:	6819      	ldr	r1, [r3, #0]
 801cf18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf1a:	681a      	ldr	r2, [r3, #0]
 801cf1c:	f041 0301 	orr.w	r3, r1, #1
 801cf20:	6013      	str	r3, [r2, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 801cf22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf24:	681b      	ldr	r3, [r3, #0]
 801cf26:	69db      	ldr	r3, [r3, #28]
 801cf28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801cf2c:	2b00      	cmp	r3, #0
 801cf2e:	d10c      	bne.n	801cf4a <HAL_SPI_TransmitReceive+0x12e>
 801cf30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf32:	685b      	ldr	r3, [r3, #4]
 801cf34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801cf38:	d107      	bne.n	801cf4a <HAL_SPI_TransmitReceive+0x12e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801cf3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf3c:	681b      	ldr	r3, [r3, #0]
 801cf3e:	6819      	ldr	r1, [r3, #0]
 801cf40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf42:	681a      	ldr	r2, [r3, #0]
 801cf44:	f441 7300 	orr.w	r3, r1, #512	@ 0x200
 801cf48:	6013      	str	r3, [r2, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801cf4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf4c:	68db      	ldr	r3, [r3, #12]
 801cf4e:	2b0f      	cmp	r3, #15
 801cf50:	f240 809e 	bls.w	801d090 <HAL_SPI_TransmitReceive+0x274>
 801cf54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf56:	681a      	ldr	r2, [r3, #0]
 801cf58:	4b52      	ldr	r3, [pc, #328]	@ (801d0a4 <HAL_SPI_TransmitReceive+0x288>)
 801cf5a:	429a      	cmp	r2, r3
 801cf5c:	f040 8098 	bne.w	801d090 <HAL_SPI_TransmitReceive+0x274>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 801cf60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801cf62:	089b      	lsrs	r3, r3, #2
 801cf64:	657b      	str	r3, [r7, #84]	@ 0x54

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801cf66:	e088      	b.n	801d07a <HAL_SPI_TransmitReceive+0x25e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801cf68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf6a:	681b      	ldr	r3, [r3, #0]
 801cf6c:	695b      	ldr	r3, [r3, #20]
 801cf6e:	f003 0302 	and.w	r3, r3, #2
 801cf72:	2b02      	cmp	r3, #2
 801cf74:	d124      	bne.n	801cfc0 <HAL_SPI_TransmitReceive+0x1a4>
 801cf76:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 801cf7a:	2b00      	cmp	r3, #0
 801cf7c:	d020      	beq.n	801cfc0 <HAL_SPI_TransmitReceive+0x1a4>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801cf7e:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801cf82:	f8b7 1052 	ldrh.w	r1, [r7, #82]	@ 0x52
 801cf86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801cf88:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801cf8a:	429a      	cmp	r2, r3
 801cf8c:	d218      	bcs.n	801cfc0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801cf8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf90:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801cf92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf94:	681b      	ldr	r3, [r3, #0]
 801cf96:	6812      	ldr	r2, [r2, #0]
 801cf98:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801cf9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801cf9e:	1d1a      	adds	r2, r3, #4
 801cfa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfa2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 801cfa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfa6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801cfaa:	b29b      	uxth	r3, r3
 801cfac:	3b01      	subs	r3, #1
 801cfae:	b29a      	uxth	r2, r3
 801cfb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfb2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 801cfb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfb8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801cfbc:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 801cfc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfc2:	681b      	ldr	r3, [r3, #0]
 801cfc4:	695a      	ldr	r2, [r3, #20]
 801cfc6:	f248 0308 	movw	r3, #32776	@ 0x8008
 801cfca:	4013      	ands	r3, r2
 801cfcc:	2b00      	cmp	r3, #0
 801cfce:	d01c      	beq.n	801d00a <HAL_SPI_TransmitReceive+0x1ee>
 801cfd0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801cfd4:	2b00      	cmp	r3, #0
 801cfd6:	d018      	beq.n	801d00a <HAL_SPI_TransmitReceive+0x1ee>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 801cfd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfda:	681a      	ldr	r2, [r3, #0]
 801cfdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801cfe0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801cfe2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 801cfe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfe6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801cfe8:	1d1a      	adds	r2, r3, #4
 801cfea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfec:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount --;
 801cfee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cff0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801cff4:	b29b      	uxth	r3, r3
 801cff6:	3b01      	subs	r3, #1
 801cff8:	b29a      	uxth	r2, r3
 801cffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cffc:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
        initial_RxXferCount = hspi->RxXferCount;
 801d000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d002:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801d006:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801d00a:	f7fb fbfd 	bl	8018808 <HAL_GetTick>
 801d00e:	4602      	mov	r2, r0
 801d010:	460b      	mov	r3, r1
 801d012:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801d014:	2000      	movs	r0, #0
 801d016:	62b9      	str	r1, [r7, #40]	@ 0x28
 801d018:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801d01a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 801d01e:	4621      	mov	r1, r4
 801d020:	ebb2 0a01 	subs.w	sl, r2, r1
 801d024:	4629      	mov	r1, r5
 801d026:	eb63 0b01 	sbc.w	fp, r3, r1
 801d02a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d02c:	2200      	movs	r2, #0
 801d02e:	623b      	str	r3, [r7, #32]
 801d030:	627a      	str	r2, [r7, #36]	@ 0x24
 801d032:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801d036:	460b      	mov	r3, r1
 801d038:	459a      	cmp	sl, r3
 801d03a:	4613      	mov	r3, r2
 801d03c:	eb7b 0303 	sbcs.w	r3, fp, r3
 801d040:	d303      	bcc.n	801d04a <HAL_SPI_TransmitReceive+0x22e>
 801d042:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d044:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d048:	d102      	bne.n	801d050 <HAL_SPI_TransmitReceive+0x234>
 801d04a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d04c:	2b00      	cmp	r3, #0
 801d04e:	d114      	bne.n	801d07a <HAL_SPI_TransmitReceive+0x25e>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 801d050:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801d052:	f000 f989 	bl	801d368 <SPI_CloseTransfer>

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801d056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d05c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801d060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d062:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        hspi->State = HAL_SPI_STATE_READY;
 801d066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d068:	2201      	movs	r2, #1
 801d06a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 801d06e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d070:	2200      	movs	r2, #0
 801d072:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 801d076:	2303      	movs	r3, #3
 801d078:	e163      	b.n	801d342 <HAL_SPI_TransmitReceive+0x526>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801d07a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 801d07e:	2b00      	cmp	r3, #0
 801d080:	f47f af72 	bne.w	801cf68 <HAL_SPI_TransmitReceive+0x14c>
 801d084:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801d088:	2b00      	cmp	r3, #0
 801d08a:	f47f af6d 	bne.w	801cf68 <HAL_SPI_TransmitReceive+0x14c>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801d08e:	e132      	b.n	801d2f6 <HAL_SPI_TransmitReceive+0x4da>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801d090:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d092:	68db      	ldr	r3, [r3, #12]
 801d094:	2b07      	cmp	r3, #7
 801d096:	f240 8124 	bls.w	801d2e2 <HAL_SPI_TransmitReceive+0x4c6>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 801d09a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d09c:	085b      	lsrs	r3, r3, #1
 801d09e:	657b      	str	r3, [r7, #84]	@ 0x54

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801d0a0:	e089      	b.n	801d1b6 <HAL_SPI_TransmitReceive+0x39a>
 801d0a2:	bf00      	nop
 801d0a4:	40013000 	.word	0x40013000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801d0a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d0aa:	681b      	ldr	r3, [r3, #0]
 801d0ac:	695b      	ldr	r3, [r3, #20]
 801d0ae:	f003 0302 	and.w	r3, r3, #2
 801d0b2:	2b02      	cmp	r3, #2
 801d0b4:	d123      	bne.n	801d0fe <HAL_SPI_TransmitReceive+0x2e2>
 801d0b6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 801d0ba:	2b00      	cmp	r3, #0
 801d0bc:	d01f      	beq.n	801d0fe <HAL_SPI_TransmitReceive+0x2e2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801d0be:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801d0c2:	f8b7 1052 	ldrh.w	r1, [r7, #82]	@ 0x52
 801d0c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d0c8:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801d0ca:	429a      	cmp	r2, r3
 801d0cc:	d217      	bcs.n	801d0fe <HAL_SPI_TransmitReceive+0x2e2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801d0ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d0d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801d0d2:	881a      	ldrh	r2, [r3, #0]
 801d0d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d0d6:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801d0d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d0da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801d0dc:	1c9a      	adds	r2, r3, #2
 801d0de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d0e0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 801d0e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d0e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801d0e8:	b29b      	uxth	r3, r3
 801d0ea:	3b01      	subs	r3, #1
 801d0ec:	b29a      	uxth	r2, r3
 801d0ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d0f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 801d0f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d0f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801d0fa:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 801d0fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d100:	681b      	ldr	r3, [r3, #0]
 801d102:	695b      	ldr	r3, [r3, #20]
 801d104:	f003 0301 	and.w	r3, r3, #1
 801d108:	2b01      	cmp	r3, #1
 801d10a:	d11c      	bne.n	801d146 <HAL_SPI_TransmitReceive+0x32a>
 801d10c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801d110:	2b00      	cmp	r3, #0
 801d112:	d018      	beq.n	801d146 <HAL_SPI_TransmitReceive+0x32a>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801d114:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d116:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d118:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d11a:	8812      	ldrh	r2, [r2, #0]
 801d11c:	b292      	uxth	r2, r2
 801d11e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801d120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d122:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d124:	1c9a      	adds	r2, r3, #2
 801d126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d128:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801d12a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d12c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801d130:	b29b      	uxth	r3, r3
 801d132:	3b01      	subs	r3, #1
 801d134:	b29a      	uxth	r2, r3
 801d136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d138:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
        initial_RxXferCount = hspi->RxXferCount;
 801d13c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d13e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801d142:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801d146:	f7fb fb5f 	bl	8018808 <HAL_GetTick>
 801d14a:	4602      	mov	r2, r0
 801d14c:	460b      	mov	r3, r1
 801d14e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801d150:	2000      	movs	r0, #0
 801d152:	61b9      	str	r1, [r7, #24]
 801d154:	61f8      	str	r0, [r7, #28]
 801d156:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 801d15a:	4621      	mov	r1, r4
 801d15c:	ebb2 0801 	subs.w	r8, r2, r1
 801d160:	4629      	mov	r1, r5
 801d162:	eb63 0901 	sbc.w	r9, r3, r1
 801d166:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d168:	2200      	movs	r2, #0
 801d16a:	613b      	str	r3, [r7, #16]
 801d16c:	617a      	str	r2, [r7, #20]
 801d16e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801d172:	460b      	mov	r3, r1
 801d174:	4598      	cmp	r8, r3
 801d176:	4613      	mov	r3, r2
 801d178:	eb79 0303 	sbcs.w	r3, r9, r3
 801d17c:	d303      	bcc.n	801d186 <HAL_SPI_TransmitReceive+0x36a>
 801d17e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d180:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d184:	d102      	bne.n	801d18c <HAL_SPI_TransmitReceive+0x370>
 801d186:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d188:	2b00      	cmp	r3, #0
 801d18a:	d114      	bne.n	801d1b6 <HAL_SPI_TransmitReceive+0x39a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 801d18c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801d18e:	f000 f8eb 	bl	801d368 <SPI_CloseTransfer>

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801d192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d194:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d198:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801d19c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d19e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        hspi->State = HAL_SPI_STATE_READY;
 801d1a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1a4:	2201      	movs	r2, #1
 801d1a6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 801d1aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1ac:	2200      	movs	r2, #0
 801d1ae:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 801d1b2:	2303      	movs	r3, #3
 801d1b4:	e0c5      	b.n	801d342 <HAL_SPI_TransmitReceive+0x526>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801d1b6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 801d1ba:	2b00      	cmp	r3, #0
 801d1bc:	f47f af74 	bne.w	801d0a8 <HAL_SPI_TransmitReceive+0x28c>
 801d1c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801d1c4:	2b00      	cmp	r3, #0
 801d1c6:	f47f af6f 	bne.w	801d0a8 <HAL_SPI_TransmitReceive+0x28c>
 801d1ca:	e094      	b.n	801d2f6 <HAL_SPI_TransmitReceive+0x4da>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801d1cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1ce:	681b      	ldr	r3, [r3, #0]
 801d1d0:	695b      	ldr	r3, [r3, #20]
 801d1d2:	f003 0302 	and.w	r3, r3, #2
 801d1d6:	2b02      	cmp	r3, #2
 801d1d8:	d125      	bne.n	801d226 <HAL_SPI_TransmitReceive+0x40a>
 801d1da:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 801d1de:	2b00      	cmp	r3, #0
 801d1e0:	d021      	beq.n	801d226 <HAL_SPI_TransmitReceive+0x40a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801d1e2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801d1e6:	f8b7 1052 	ldrh.w	r1, [r7, #82]	@ 0x52
 801d1ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d1ec:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801d1ee:	429a      	cmp	r2, r3
 801d1f0:	d219      	bcs.n	801d226 <HAL_SPI_TransmitReceive+0x40a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801d1f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1f4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801d1f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1f8:	681b      	ldr	r3, [r3, #0]
 801d1fa:	3320      	adds	r3, #32
 801d1fc:	7812      	ldrb	r2, [r2, #0]
 801d1fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801d200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d202:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801d204:	1c5a      	adds	r2, r3, #1
 801d206:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d208:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 801d20a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d20c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801d210:	b29b      	uxth	r3, r3
 801d212:	3b01      	subs	r3, #1
 801d214:	b29a      	uxth	r2, r3
 801d216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d218:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 801d21c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d21e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801d222:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 801d226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d228:	681b      	ldr	r3, [r3, #0]
 801d22a:	695b      	ldr	r3, [r3, #20]
 801d22c:	f003 0301 	and.w	r3, r3, #1
 801d230:	2b01      	cmp	r3, #1
 801d232:	d11f      	bne.n	801d274 <HAL_SPI_TransmitReceive+0x458>
 801d234:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801d238:	2b00      	cmp	r3, #0
 801d23a:	d01b      	beq.n	801d274 <HAL_SPI_TransmitReceive+0x458>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801d23c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d23e:	681b      	ldr	r3, [r3, #0]
 801d240:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801d244:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d246:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d248:	7812      	ldrb	r2, [r2, #0]
 801d24a:	b2d2      	uxtb	r2, r2
 801d24c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801d24e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d250:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d252:	1c5a      	adds	r2, r3, #1
 801d254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d256:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801d258:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d25a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801d25e:	b29b      	uxth	r3, r3
 801d260:	3b01      	subs	r3, #1
 801d262:	b29a      	uxth	r2, r3
 801d264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d266:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
        initial_RxXferCount = hspi->RxXferCount;
 801d26a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d26c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801d270:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801d274:	f7fb fac8 	bl	8018808 <HAL_GetTick>
 801d278:	4602      	mov	r2, r0
 801d27a:	460b      	mov	r3, r1
 801d27c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801d27e:	2000      	movs	r0, #0
 801d280:	60b9      	str	r1, [r7, #8]
 801d282:	60f8      	str	r0, [r7, #12]
 801d284:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 801d288:	4641      	mov	r1, r8
 801d28a:	1a54      	subs	r4, r2, r1
 801d28c:	4649      	mov	r1, r9
 801d28e:	eb63 0501 	sbc.w	r5, r3, r1
 801d292:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d294:	2200      	movs	r2, #0
 801d296:	603b      	str	r3, [r7, #0]
 801d298:	607a      	str	r2, [r7, #4]
 801d29a:	e9d7 1200 	ldrd	r1, r2, [r7]
 801d29e:	460b      	mov	r3, r1
 801d2a0:	429c      	cmp	r4, r3
 801d2a2:	4613      	mov	r3, r2
 801d2a4:	eb75 0303 	sbcs.w	r3, r5, r3
 801d2a8:	d303      	bcc.n	801d2b2 <HAL_SPI_TransmitReceive+0x496>
 801d2aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d2b0:	d102      	bne.n	801d2b8 <HAL_SPI_TransmitReceive+0x49c>
 801d2b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d2b4:	2b00      	cmp	r3, #0
 801d2b6:	d114      	bne.n	801d2e2 <HAL_SPI_TransmitReceive+0x4c6>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 801d2b8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801d2ba:	f000 f855 	bl	801d368 <SPI_CloseTransfer>

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801d2be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d2c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d2c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801d2c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d2ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        hspi->State = HAL_SPI_STATE_READY;
 801d2ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d2d0:	2201      	movs	r2, #1
 801d2d2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 801d2d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d2d8:	2200      	movs	r2, #0
 801d2da:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 801d2de:	2303      	movs	r3, #3
 801d2e0:	e02f      	b.n	801d342 <HAL_SPI_TransmitReceive+0x526>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801d2e2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 801d2e6:	2b00      	cmp	r3, #0
 801d2e8:	f47f af70 	bne.w	801d1cc <HAL_SPI_TransmitReceive+0x3b0>
 801d2ec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801d2f0:	2b00      	cmp	r3, #0
 801d2f2:	f47f af6b 	bne.w	801d1cc <HAL_SPI_TransmitReceive+0x3b0>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 801d2f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d2f8:	9300      	str	r3, [sp, #0]
 801d2fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d2fc:	2200      	movs	r2, #0
 801d2fe:	2108      	movs	r1, #8
 801d300:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801d302:	f000 f8d1 	bl	801d4a8 <SPI_WaitOnFlagUntilTimeout>
 801d306:	4603      	mov	r3, r0
 801d308:	2b00      	cmp	r3, #0
 801d30a:	d007      	beq.n	801d31c <HAL_SPI_TransmitReceive+0x500>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801d30c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d30e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d312:	f043 0220 	orr.w	r2, r3, #32
 801d316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d318:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801d31c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801d31e:	f000 f823 	bl	801d368 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801d322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d324:	2201      	movs	r2, #1
 801d326:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801d32a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d32c:	2200      	movs	r2, #0
 801d32e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801d332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d334:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d338:	2b00      	cmp	r3, #0
 801d33a:	d001      	beq.n	801d340 <HAL_SPI_TransmitReceive+0x524>
  {
    return HAL_ERROR;
 801d33c:	2301      	movs	r3, #1
 801d33e:	e000      	b.n	801d342 <HAL_SPI_TransmitReceive+0x526>
  }
  else
  {
    return HAL_OK;
 801d340:	2300      	movs	r3, #0
  }
}
 801d342:	4618      	mov	r0, r3
 801d344:	3758      	adds	r7, #88	@ 0x58
 801d346:	46bd      	mov	sp, r7
 801d348:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801d34c <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 801d34c:	b480      	push	{r7}
 801d34e:	b083      	sub	sp, #12
 801d350:	af00      	add	r7, sp, #0
 801d352:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 801d354:	687b      	ldr	r3, [r7, #4]
 801d356:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801d35a:	b2db      	uxtb	r3, r3
}
 801d35c:	4618      	mov	r0, r3
 801d35e:	370c      	adds	r7, #12
 801d360:	46bd      	mov	sp, r7
 801d362:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d366:	4770      	bx	lr

0801d368 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 801d368:	b480      	push	{r7}
 801d36a:	b085      	sub	sp, #20
 801d36c:	af00      	add	r7, sp, #0
 801d36e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 801d370:	687b      	ldr	r3, [r7, #4]
 801d372:	681b      	ldr	r3, [r3, #0]
 801d374:	695b      	ldr	r3, [r3, #20]
 801d376:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 801d378:	687b      	ldr	r3, [r7, #4]
 801d37a:	681b      	ldr	r3, [r3, #0]
 801d37c:	699a      	ldr	r2, [r3, #24]
 801d37e:	687b      	ldr	r3, [r7, #4]
 801d380:	681b      	ldr	r3, [r3, #0]
 801d382:	f042 0208 	orr.w	r2, r2, #8
 801d386:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 801d388:	687b      	ldr	r3, [r7, #4]
 801d38a:	681b      	ldr	r3, [r3, #0]
 801d38c:	699a      	ldr	r2, [r3, #24]
 801d38e:	687b      	ldr	r3, [r7, #4]
 801d390:	681b      	ldr	r3, [r3, #0]
 801d392:	f042 0210 	orr.w	r2, r2, #16
 801d396:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801d398:	687b      	ldr	r3, [r7, #4]
 801d39a:	681b      	ldr	r3, [r3, #0]
 801d39c:	681a      	ldr	r2, [r3, #0]
 801d39e:	687b      	ldr	r3, [r7, #4]
 801d3a0:	681b      	ldr	r3, [r3, #0]
 801d3a2:	f022 0201 	bic.w	r2, r2, #1
 801d3a6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 801d3a8:	687b      	ldr	r3, [r7, #4]
 801d3aa:	681b      	ldr	r3, [r3, #0]
 801d3ac:	691b      	ldr	r3, [r3, #16]
 801d3ae:	687a      	ldr	r2, [r7, #4]
 801d3b0:	6812      	ldr	r2, [r2, #0]
 801d3b2:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 801d3b6:	f023 0303 	bic.w	r3, r3, #3
 801d3ba:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801d3bc:	687b      	ldr	r3, [r7, #4]
 801d3be:	681b      	ldr	r3, [r3, #0]
 801d3c0:	689a      	ldr	r2, [r3, #8]
 801d3c2:	687b      	ldr	r3, [r7, #4]
 801d3c4:	681b      	ldr	r3, [r3, #0]
 801d3c6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 801d3ca:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801d3cc:	687b      	ldr	r3, [r7, #4]
 801d3ce:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801d3d2:	b2db      	uxtb	r3, r3
 801d3d4:	2b04      	cmp	r3, #4
 801d3d6:	d014      	beq.n	801d402 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 801d3d8:	68fb      	ldr	r3, [r7, #12]
 801d3da:	f003 0320 	and.w	r3, r3, #32
 801d3de:	2b00      	cmp	r3, #0
 801d3e0:	d00f      	beq.n	801d402 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801d3e2:	687b      	ldr	r3, [r7, #4]
 801d3e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d3e8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801d3ec:	687b      	ldr	r3, [r7, #4]
 801d3ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801d3f2:	687b      	ldr	r3, [r7, #4]
 801d3f4:	681b      	ldr	r3, [r3, #0]
 801d3f6:	699a      	ldr	r2, [r3, #24]
 801d3f8:	687b      	ldr	r3, [r7, #4]
 801d3fa:	681b      	ldr	r3, [r3, #0]
 801d3fc:	f042 0220 	orr.w	r2, r2, #32
 801d400:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801d402:	687b      	ldr	r3, [r7, #4]
 801d404:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801d408:	b2db      	uxtb	r3, r3
 801d40a:	2b03      	cmp	r3, #3
 801d40c:	d014      	beq.n	801d438 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801d40e:	68fb      	ldr	r3, [r7, #12]
 801d410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801d414:	2b00      	cmp	r3, #0
 801d416:	d00f      	beq.n	801d438 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801d418:	687b      	ldr	r3, [r7, #4]
 801d41a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d41e:	f043 0204 	orr.w	r2, r3, #4
 801d422:	687b      	ldr	r3, [r7, #4]
 801d424:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801d428:	687b      	ldr	r3, [r7, #4]
 801d42a:	681b      	ldr	r3, [r3, #0]
 801d42c:	699a      	ldr	r2, [r3, #24]
 801d42e:	687b      	ldr	r3, [r7, #4]
 801d430:	681b      	ldr	r3, [r3, #0]
 801d432:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801d436:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 801d438:	68fb      	ldr	r3, [r7, #12]
 801d43a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801d43e:	2b00      	cmp	r3, #0
 801d440:	d00f      	beq.n	801d462 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801d442:	687b      	ldr	r3, [r7, #4]
 801d444:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d448:	f043 0201 	orr.w	r2, r3, #1
 801d44c:	687b      	ldr	r3, [r7, #4]
 801d44e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801d452:	687b      	ldr	r3, [r7, #4]
 801d454:	681b      	ldr	r3, [r3, #0]
 801d456:	699a      	ldr	r2, [r3, #24]
 801d458:	687b      	ldr	r3, [r7, #4]
 801d45a:	681b      	ldr	r3, [r3, #0]
 801d45c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801d460:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801d462:	68fb      	ldr	r3, [r7, #12]
 801d464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801d468:	2b00      	cmp	r3, #0
 801d46a:	d00f      	beq.n	801d48c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801d46c:	687b      	ldr	r3, [r7, #4]
 801d46e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d472:	f043 0208 	orr.w	r2, r3, #8
 801d476:	687b      	ldr	r3, [r7, #4]
 801d478:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 801d47c:	687b      	ldr	r3, [r7, #4]
 801d47e:	681b      	ldr	r3, [r3, #0]
 801d480:	699a      	ldr	r2, [r3, #24]
 801d482:	687b      	ldr	r3, [r7, #4]
 801d484:	681b      	ldr	r3, [r3, #0]
 801d486:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801d48a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 801d48c:	687b      	ldr	r3, [r7, #4]
 801d48e:	2200      	movs	r2, #0
 801d490:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 801d494:	687b      	ldr	r3, [r7, #4]
 801d496:	2200      	movs	r2, #0
 801d498:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 801d49c:	bf00      	nop
 801d49e:	3714      	adds	r7, #20
 801d4a0:	46bd      	mov	sp, r7
 801d4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4a6:	4770      	bx	lr

0801d4a8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801d4a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801d4ac:	b084      	sub	sp, #16
 801d4ae:	af00      	add	r7, sp, #0
 801d4b0:	60f8      	str	r0, [r7, #12]
 801d4b2:	60b9      	str	r1, [r7, #8]
 801d4b4:	603b      	str	r3, [r7, #0]
 801d4b6:	4613      	mov	r3, r2
 801d4b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801d4ba:	e01c      	b.n	801d4f6 <SPI_WaitOnFlagUntilTimeout+0x4e>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801d4bc:	f7fb f9a4 	bl	8018808 <HAL_GetTick>
 801d4c0:	4602      	mov	r2, r0
 801d4c2:	460b      	mov	r3, r1
 801d4c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801d4c6:	2000      	movs	r0, #0
 801d4c8:	4688      	mov	r8, r1
 801d4ca:	4681      	mov	r9, r0
 801d4cc:	ebb2 0408 	subs.w	r4, r2, r8
 801d4d0:	eb63 0509 	sbc.w	r5, r3, r9
 801d4d4:	683b      	ldr	r3, [r7, #0]
 801d4d6:	2200      	movs	r2, #0
 801d4d8:	469a      	mov	sl, r3
 801d4da:	4693      	mov	fp, r2
 801d4dc:	4554      	cmp	r4, sl
 801d4de:	eb75 030b 	sbcs.w	r3, r5, fp
 801d4e2:	d303      	bcc.n	801d4ec <SPI_WaitOnFlagUntilTimeout+0x44>
 801d4e4:	683b      	ldr	r3, [r7, #0]
 801d4e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d4ea:	d102      	bne.n	801d4f2 <SPI_WaitOnFlagUntilTimeout+0x4a>
 801d4ec:	683b      	ldr	r3, [r7, #0]
 801d4ee:	2b00      	cmp	r3, #0
 801d4f0:	d101      	bne.n	801d4f6 <SPI_WaitOnFlagUntilTimeout+0x4e>
    {
      return HAL_TIMEOUT;
 801d4f2:	2303      	movs	r3, #3
 801d4f4:	e00f      	b.n	801d516 <SPI_WaitOnFlagUntilTimeout+0x6e>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801d4f6:	68fb      	ldr	r3, [r7, #12]
 801d4f8:	681b      	ldr	r3, [r3, #0]
 801d4fa:	695a      	ldr	r2, [r3, #20]
 801d4fc:	68bb      	ldr	r3, [r7, #8]
 801d4fe:	4013      	ands	r3, r2
 801d500:	68ba      	ldr	r2, [r7, #8]
 801d502:	429a      	cmp	r2, r3
 801d504:	bf0c      	ite	eq
 801d506:	2301      	moveq	r3, #1
 801d508:	2300      	movne	r3, #0
 801d50a:	b2db      	uxtb	r3, r3
 801d50c:	461a      	mov	r2, r3
 801d50e:	79fb      	ldrb	r3, [r7, #7]
 801d510:	429a      	cmp	r2, r3
 801d512:	d0d3      	beq.n	801d4bc <SPI_WaitOnFlagUntilTimeout+0x14>
    }
  }
  return HAL_OK;
 801d514:	2300      	movs	r3, #0
}
 801d516:	4618      	mov	r0, r3
 801d518:	3710      	adds	r7, #16
 801d51a:	46bd      	mov	sp, r7
 801d51c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801d520 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 801d520:	b480      	push	{r7}
 801d522:	b085      	sub	sp, #20
 801d524:	af00      	add	r7, sp, #0
 801d526:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801d528:	687b      	ldr	r3, [r7, #4]
 801d52a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d52c:	095b      	lsrs	r3, r3, #5
 801d52e:	3301      	adds	r3, #1
 801d530:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 801d532:	687b      	ldr	r3, [r7, #4]
 801d534:	68db      	ldr	r3, [r3, #12]
 801d536:	3301      	adds	r3, #1
 801d538:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801d53a:	68bb      	ldr	r3, [r7, #8]
 801d53c:	3307      	adds	r3, #7
 801d53e:	08db      	lsrs	r3, r3, #3
 801d540:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 801d542:	68bb      	ldr	r3, [r7, #8]
 801d544:	68fa      	ldr	r2, [r7, #12]
 801d546:	fb02 f303 	mul.w	r3, r2, r3
}
 801d54a:	4618      	mov	r0, r3
 801d54c:	3714      	adds	r7, #20
 801d54e:	46bd      	mov	sp, r7
 801d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d554:	4770      	bx	lr

0801d556 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 801d556:	b480      	push	{r7}
 801d558:	b083      	sub	sp, #12
 801d55a:	af00      	add	r7, sp, #0
 801d55c:	6078      	str	r0, [r7, #4]
 801d55e:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 801d560:	687b      	ldr	r3, [r7, #4]
 801d562:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801d566:	b2db      	uxtb	r3, r3
 801d568:	2b01      	cmp	r3, #1
 801d56a:	d12e      	bne.n	801d5ca <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 801d56c:	687b      	ldr	r3, [r7, #4]
 801d56e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 801d572:	2b01      	cmp	r3, #1
 801d574:	d101      	bne.n	801d57a <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 801d576:	2302      	movs	r3, #2
 801d578:	e028      	b.n	801d5cc <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 801d57a:	687b      	ldr	r3, [r7, #4]
 801d57c:	2201      	movs	r2, #1
 801d57e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 801d582:	687b      	ldr	r3, [r7, #4]
 801d584:	2202      	movs	r2, #2
 801d586:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 801d58a:	687b      	ldr	r3, [r7, #4]
 801d58c:	681b      	ldr	r3, [r3, #0]
 801d58e:	681a      	ldr	r2, [r3, #0]
 801d590:	687b      	ldr	r3, [r7, #4]
 801d592:	681b      	ldr	r3, [r3, #0]
 801d594:	f022 0201 	bic.w	r2, r2, #1
 801d598:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 801d59a:	683b      	ldr	r3, [r7, #0]
 801d59c:	681a      	ldr	r2, [r3, #0]
 801d59e:	683b      	ldr	r3, [r7, #0]
 801d5a0:	685b      	ldr	r3, [r3, #4]
 801d5a2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 801d5a6:	ea42 0103 	orr.w	r1, r2, r3
 801d5aa:	683b      	ldr	r3, [r7, #0]
 801d5ac:	689a      	ldr	r2, [r3, #8]
 801d5ae:	687b      	ldr	r3, [r7, #4]
 801d5b0:	681b      	ldr	r3, [r3, #0]
 801d5b2:	430a      	orrs	r2, r1
 801d5b4:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 801d5b6:	687b      	ldr	r3, [r7, #4]
 801d5b8:	2201      	movs	r2, #1
 801d5ba:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 801d5be:	687b      	ldr	r3, [r7, #4]
 801d5c0:	2200      	movs	r2, #0
 801d5c2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 801d5c6:	2300      	movs	r3, #0
 801d5c8:	e000      	b.n	801d5cc <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 801d5ca:	2301      	movs	r3, #1
  }
}
 801d5cc:	4618      	mov	r0, r3
 801d5ce:	370c      	adds	r7, #12
 801d5d0:	46bd      	mov	sp, r7
 801d5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d5d6:	4770      	bx	lr

0801d5d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801d5d8:	b580      	push	{r7, lr}
 801d5da:	b082      	sub	sp, #8
 801d5dc:	af00      	add	r7, sp, #0
 801d5de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801d5e0:	687b      	ldr	r3, [r7, #4]
 801d5e2:	2b00      	cmp	r3, #0
 801d5e4:	d101      	bne.n	801d5ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801d5e6:	2301      	movs	r3, #1
 801d5e8:	e049      	b.n	801d67e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801d5ea:	687b      	ldr	r3, [r7, #4]
 801d5ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801d5f0:	b2db      	uxtb	r3, r3
 801d5f2:	2b00      	cmp	r3, #0
 801d5f4:	d106      	bne.n	801d604 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801d5f6:	687b      	ldr	r3, [r7, #4]
 801d5f8:	2200      	movs	r2, #0
 801d5fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801d5fe:	6878      	ldr	r0, [r7, #4]
 801d600:	f7ee fc92 	bl	800bf28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801d604:	687b      	ldr	r3, [r7, #4]
 801d606:	2202      	movs	r2, #2
 801d608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801d60c:	687b      	ldr	r3, [r7, #4]
 801d60e:	681a      	ldr	r2, [r3, #0]
 801d610:	687b      	ldr	r3, [r7, #4]
 801d612:	3304      	adds	r3, #4
 801d614:	4619      	mov	r1, r3
 801d616:	4610      	mov	r0, r2
 801d618:	f000 f95c 	bl	801d8d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801d61c:	687b      	ldr	r3, [r7, #4]
 801d61e:	2201      	movs	r2, #1
 801d620:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801d624:	687b      	ldr	r3, [r7, #4]
 801d626:	2201      	movs	r2, #1
 801d628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801d62c:	687b      	ldr	r3, [r7, #4]
 801d62e:	2201      	movs	r2, #1
 801d630:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801d634:	687b      	ldr	r3, [r7, #4]
 801d636:	2201      	movs	r2, #1
 801d638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801d63c:	687b      	ldr	r3, [r7, #4]
 801d63e:	2201      	movs	r2, #1
 801d640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801d644:	687b      	ldr	r3, [r7, #4]
 801d646:	2201      	movs	r2, #1
 801d648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801d64c:	687b      	ldr	r3, [r7, #4]
 801d64e:	2201      	movs	r2, #1
 801d650:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801d654:	687b      	ldr	r3, [r7, #4]
 801d656:	2201      	movs	r2, #1
 801d658:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801d65c:	687b      	ldr	r3, [r7, #4]
 801d65e:	2201      	movs	r2, #1
 801d660:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801d664:	687b      	ldr	r3, [r7, #4]
 801d666:	2201      	movs	r2, #1
 801d668:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801d66c:	687b      	ldr	r3, [r7, #4]
 801d66e:	2201      	movs	r2, #1
 801d670:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	2201      	movs	r2, #1
 801d678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801d67c:	2300      	movs	r3, #0
}
 801d67e:	4618      	mov	r0, r3
 801d680:	3708      	adds	r7, #8
 801d682:	46bd      	mov	sp, r7
 801d684:	bd80      	pop	{r7, pc}
	...

0801d688 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 801d688:	b480      	push	{r7}
 801d68a:	b085      	sub	sp, #20
 801d68c:	af00      	add	r7, sp, #0
 801d68e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801d690:	687b      	ldr	r3, [r7, #4]
 801d692:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801d696:	b2db      	uxtb	r3, r3
 801d698:	2b01      	cmp	r3, #1
 801d69a:	d001      	beq.n	801d6a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 801d69c:	2301      	movs	r3, #1
 801d69e:	e033      	b.n	801d708 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801d6a0:	687b      	ldr	r3, [r7, #4]
 801d6a2:	2202      	movs	r2, #2
 801d6a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801d6a8:	687b      	ldr	r3, [r7, #4]
 801d6aa:	681b      	ldr	r3, [r3, #0]
 801d6ac:	4a19      	ldr	r2, [pc, #100]	@ (801d714 <HAL_TIM_Base_Start+0x8c>)
 801d6ae:	4293      	cmp	r3, r2
 801d6b0:	d009      	beq.n	801d6c6 <HAL_TIM_Base_Start+0x3e>
 801d6b2:	687b      	ldr	r3, [r7, #4]
 801d6b4:	681b      	ldr	r3, [r3, #0]
 801d6b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d6ba:	d004      	beq.n	801d6c6 <HAL_TIM_Base_Start+0x3e>
 801d6bc:	687b      	ldr	r3, [r7, #4]
 801d6be:	681b      	ldr	r3, [r3, #0]
 801d6c0:	4a15      	ldr	r2, [pc, #84]	@ (801d718 <HAL_TIM_Base_Start+0x90>)
 801d6c2:	4293      	cmp	r3, r2
 801d6c4:	d115      	bne.n	801d6f2 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801d6c6:	687b      	ldr	r3, [r7, #4]
 801d6c8:	681b      	ldr	r3, [r3, #0]
 801d6ca:	689a      	ldr	r2, [r3, #8]
 801d6cc:	4b13      	ldr	r3, [pc, #76]	@ (801d71c <HAL_TIM_Base_Start+0x94>)
 801d6ce:	4013      	ands	r3, r2
 801d6d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801d6d2:	68fb      	ldr	r3, [r7, #12]
 801d6d4:	2b06      	cmp	r3, #6
 801d6d6:	d015      	beq.n	801d704 <HAL_TIM_Base_Start+0x7c>
 801d6d8:	68fb      	ldr	r3, [r7, #12]
 801d6da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d6de:	d011      	beq.n	801d704 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 801d6e0:	687b      	ldr	r3, [r7, #4]
 801d6e2:	681b      	ldr	r3, [r3, #0]
 801d6e4:	681a      	ldr	r2, [r3, #0]
 801d6e6:	687b      	ldr	r3, [r7, #4]
 801d6e8:	681b      	ldr	r3, [r3, #0]
 801d6ea:	f042 0201 	orr.w	r2, r2, #1
 801d6ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801d6f0:	e008      	b.n	801d704 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801d6f2:	687b      	ldr	r3, [r7, #4]
 801d6f4:	681b      	ldr	r3, [r3, #0]
 801d6f6:	681a      	ldr	r2, [r3, #0]
 801d6f8:	687b      	ldr	r3, [r7, #4]
 801d6fa:	681b      	ldr	r3, [r3, #0]
 801d6fc:	f042 0201 	orr.w	r2, r2, #1
 801d700:	601a      	str	r2, [r3, #0]
 801d702:	e000      	b.n	801d706 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801d704:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801d706:	2300      	movs	r3, #0
}
 801d708:	4618      	mov	r0, r3
 801d70a:	3714      	adds	r7, #20
 801d70c:	46bd      	mov	sp, r7
 801d70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d712:	4770      	bx	lr
 801d714:	40012c00 	.word	0x40012c00
 801d718:	40000400 	.word	0x40000400
 801d71c:	00010007 	.word	0x00010007

0801d720 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801d720:	b580      	push	{r7, lr}
 801d722:	b084      	sub	sp, #16
 801d724:	af00      	add	r7, sp, #0
 801d726:	6078      	str	r0, [r7, #4]
 801d728:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801d72a:	2300      	movs	r3, #0
 801d72c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801d72e:	687b      	ldr	r3, [r7, #4]
 801d730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801d734:	2b01      	cmp	r3, #1
 801d736:	d101      	bne.n	801d73c <HAL_TIM_ConfigClockSource+0x1c>
 801d738:	2302      	movs	r3, #2
 801d73a:	e0c2      	b.n	801d8c2 <HAL_TIM_ConfigClockSource+0x1a2>
 801d73c:	687b      	ldr	r3, [r7, #4]
 801d73e:	2201      	movs	r2, #1
 801d740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801d744:	687b      	ldr	r3, [r7, #4]
 801d746:	2202      	movs	r2, #2
 801d748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801d74c:	687b      	ldr	r3, [r7, #4]
 801d74e:	681b      	ldr	r3, [r3, #0]
 801d750:	689b      	ldr	r3, [r3, #8]
 801d752:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801d754:	68bb      	ldr	r3, [r7, #8]
 801d756:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 801d75a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 801d75e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801d760:	68bb      	ldr	r3, [r7, #8]
 801d762:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801d766:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801d768:	687b      	ldr	r3, [r7, #4]
 801d76a:	681b      	ldr	r3, [r3, #0]
 801d76c:	68ba      	ldr	r2, [r7, #8]
 801d76e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801d770:	683b      	ldr	r3, [r7, #0]
 801d772:	681b      	ldr	r3, [r3, #0]
 801d774:	4a55      	ldr	r2, [pc, #340]	@ (801d8cc <HAL_TIM_ConfigClockSource+0x1ac>)
 801d776:	4293      	cmp	r3, r2
 801d778:	f000 808d 	beq.w	801d896 <HAL_TIM_ConfigClockSource+0x176>
 801d77c:	4a53      	ldr	r2, [pc, #332]	@ (801d8cc <HAL_TIM_ConfigClockSource+0x1ac>)
 801d77e:	4293      	cmp	r3, r2
 801d780:	f200 8092 	bhi.w	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d784:	4a52      	ldr	r2, [pc, #328]	@ (801d8d0 <HAL_TIM_ConfigClockSource+0x1b0>)
 801d786:	4293      	cmp	r3, r2
 801d788:	f000 8085 	beq.w	801d896 <HAL_TIM_ConfigClockSource+0x176>
 801d78c:	4a50      	ldr	r2, [pc, #320]	@ (801d8d0 <HAL_TIM_ConfigClockSource+0x1b0>)
 801d78e:	4293      	cmp	r3, r2
 801d790:	f200 808a 	bhi.w	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d794:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801d798:	d03a      	beq.n	801d810 <HAL_TIM_ConfigClockSource+0xf0>
 801d79a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801d79e:	f200 8083 	bhi.w	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d7a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d7a6:	f000 8082 	beq.w	801d8ae <HAL_TIM_ConfigClockSource+0x18e>
 801d7aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d7ae:	d87b      	bhi.n	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d7b0:	2b70      	cmp	r3, #112	@ 0x70
 801d7b2:	d016      	beq.n	801d7e2 <HAL_TIM_ConfigClockSource+0xc2>
 801d7b4:	2b70      	cmp	r3, #112	@ 0x70
 801d7b6:	d877      	bhi.n	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d7b8:	2b60      	cmp	r3, #96	@ 0x60
 801d7ba:	d04c      	beq.n	801d856 <HAL_TIM_ConfigClockSource+0x136>
 801d7bc:	2b60      	cmp	r3, #96	@ 0x60
 801d7be:	d873      	bhi.n	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d7c0:	2b50      	cmp	r3, #80	@ 0x50
 801d7c2:	d038      	beq.n	801d836 <HAL_TIM_ConfigClockSource+0x116>
 801d7c4:	2b50      	cmp	r3, #80	@ 0x50
 801d7c6:	d86f      	bhi.n	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d7c8:	2b40      	cmp	r3, #64	@ 0x40
 801d7ca:	d054      	beq.n	801d876 <HAL_TIM_ConfigClockSource+0x156>
 801d7cc:	2b40      	cmp	r3, #64	@ 0x40
 801d7ce:	d86b      	bhi.n	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d7d0:	2b20      	cmp	r3, #32
 801d7d2:	d060      	beq.n	801d896 <HAL_TIM_ConfigClockSource+0x176>
 801d7d4:	2b20      	cmp	r3, #32
 801d7d6:	d867      	bhi.n	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
 801d7d8:	2b00      	cmp	r3, #0
 801d7da:	d05c      	beq.n	801d896 <HAL_TIM_ConfigClockSource+0x176>
 801d7dc:	2b10      	cmp	r3, #16
 801d7de:	d05a      	beq.n	801d896 <HAL_TIM_ConfigClockSource+0x176>
 801d7e0:	e062      	b.n	801d8a8 <HAL_TIM_ConfigClockSource+0x188>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801d7e2:	687b      	ldr	r3, [r7, #4]
 801d7e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801d7e6:	683b      	ldr	r3, [r7, #0]
 801d7e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801d7ea:	683b      	ldr	r3, [r7, #0]
 801d7ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801d7ee:	683b      	ldr	r3, [r7, #0]
 801d7f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801d7f2:	f000 f965 	bl	801dac0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801d7f6:	687b      	ldr	r3, [r7, #4]
 801d7f8:	681b      	ldr	r3, [r3, #0]
 801d7fa:	689b      	ldr	r3, [r3, #8]
 801d7fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801d7fe:	68bb      	ldr	r3, [r7, #8]
 801d800:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801d804:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801d806:	687b      	ldr	r3, [r7, #4]
 801d808:	681b      	ldr	r3, [r3, #0]
 801d80a:	68ba      	ldr	r2, [r7, #8]
 801d80c:	609a      	str	r2, [r3, #8]
      break;
 801d80e:	e04f      	b.n	801d8b0 <HAL_TIM_ConfigClockSource+0x190>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801d810:	687b      	ldr	r3, [r7, #4]
 801d812:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801d814:	683b      	ldr	r3, [r7, #0]
 801d816:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801d818:	683b      	ldr	r3, [r7, #0]
 801d81a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801d81c:	683b      	ldr	r3, [r7, #0]
 801d81e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801d820:	f000 f94e 	bl	801dac0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801d824:	687b      	ldr	r3, [r7, #4]
 801d826:	681b      	ldr	r3, [r3, #0]
 801d828:	689a      	ldr	r2, [r3, #8]
 801d82a:	687b      	ldr	r3, [r7, #4]
 801d82c:	681b      	ldr	r3, [r3, #0]
 801d82e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801d832:	609a      	str	r2, [r3, #8]
      break;
 801d834:	e03c      	b.n	801d8b0 <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801d836:	687b      	ldr	r3, [r7, #4]
 801d838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801d83a:	683b      	ldr	r3, [r7, #0]
 801d83c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801d83e:	683b      	ldr	r3, [r7, #0]
 801d840:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801d842:	461a      	mov	r2, r3
 801d844:	f000 f8c0 	bl	801d9c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801d848:	687b      	ldr	r3, [r7, #4]
 801d84a:	681b      	ldr	r3, [r3, #0]
 801d84c:	2150      	movs	r1, #80	@ 0x50
 801d84e:	4618      	mov	r0, r3
 801d850:	f000 f919 	bl	801da86 <TIM_ITRx_SetConfig>
      break;
 801d854:	e02c      	b.n	801d8b0 <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801d856:	687b      	ldr	r3, [r7, #4]
 801d858:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801d85a:	683b      	ldr	r3, [r7, #0]
 801d85c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801d85e:	683b      	ldr	r3, [r7, #0]
 801d860:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801d862:	461a      	mov	r2, r3
 801d864:	f000 f8df 	bl	801da26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801d868:	687b      	ldr	r3, [r7, #4]
 801d86a:	681b      	ldr	r3, [r3, #0]
 801d86c:	2160      	movs	r1, #96	@ 0x60
 801d86e:	4618      	mov	r0, r3
 801d870:	f000 f909 	bl	801da86 <TIM_ITRx_SetConfig>
      break;
 801d874:	e01c      	b.n	801d8b0 <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801d876:	687b      	ldr	r3, [r7, #4]
 801d878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801d87a:	683b      	ldr	r3, [r7, #0]
 801d87c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801d87e:	683b      	ldr	r3, [r7, #0]
 801d880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801d882:	461a      	mov	r2, r3
 801d884:	f000 f8a0 	bl	801d9c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801d888:	687b      	ldr	r3, [r7, #4]
 801d88a:	681b      	ldr	r3, [r3, #0]
 801d88c:	2140      	movs	r1, #64	@ 0x40
 801d88e:	4618      	mov	r0, r3
 801d890:	f000 f8f9 	bl	801da86 <TIM_ITRx_SetConfig>
      break;
 801d894:	e00c      	b.n	801d8b0 <HAL_TIM_ConfigClockSource+0x190>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801d896:	687b      	ldr	r3, [r7, #4]
 801d898:	681a      	ldr	r2, [r3, #0]
 801d89a:	683b      	ldr	r3, [r7, #0]
 801d89c:	681b      	ldr	r3, [r3, #0]
 801d89e:	4619      	mov	r1, r3
 801d8a0:	4610      	mov	r0, r2
 801d8a2:	f000 f8f0 	bl	801da86 <TIM_ITRx_SetConfig>
      break;
 801d8a6:	e003      	b.n	801d8b0 <HAL_TIM_ConfigClockSource+0x190>
    }

    default:
      status = HAL_ERROR;
 801d8a8:	2301      	movs	r3, #1
 801d8aa:	73fb      	strb	r3, [r7, #15]
      break;
 801d8ac:	e000      	b.n	801d8b0 <HAL_TIM_ConfigClockSource+0x190>
      break;
 801d8ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801d8b0:	687b      	ldr	r3, [r7, #4]
 801d8b2:	2201      	movs	r2, #1
 801d8b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801d8b8:	687b      	ldr	r3, [r7, #4]
 801d8ba:	2200      	movs	r2, #0
 801d8bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801d8c0:	7bfb      	ldrb	r3, [r7, #15]
}
 801d8c2:	4618      	mov	r0, r3
 801d8c4:	3710      	adds	r7, #16
 801d8c6:	46bd      	mov	sp, r7
 801d8c8:	bd80      	pop	{r7, pc}
 801d8ca:	bf00      	nop
 801d8cc:	00100040 	.word	0x00100040
 801d8d0:	00100030 	.word	0x00100030

0801d8d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801d8d4:	b480      	push	{r7}
 801d8d6:	b085      	sub	sp, #20
 801d8d8:	af00      	add	r7, sp, #0
 801d8da:	6078      	str	r0, [r7, #4]
 801d8dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801d8de:	687b      	ldr	r3, [r7, #4]
 801d8e0:	681b      	ldr	r3, [r3, #0]
 801d8e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801d8e4:	687b      	ldr	r3, [r7, #4]
 801d8e6:	4a34      	ldr	r2, [pc, #208]	@ (801d9b8 <TIM_Base_SetConfig+0xe4>)
 801d8e8:	4293      	cmp	r3, r2
 801d8ea:	d007      	beq.n	801d8fc <TIM_Base_SetConfig+0x28>
 801d8ec:	687b      	ldr	r3, [r7, #4]
 801d8ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d8f2:	d003      	beq.n	801d8fc <TIM_Base_SetConfig+0x28>
 801d8f4:	687b      	ldr	r3, [r7, #4]
 801d8f6:	4a31      	ldr	r2, [pc, #196]	@ (801d9bc <TIM_Base_SetConfig+0xe8>)
 801d8f8:	4293      	cmp	r3, r2
 801d8fa:	d108      	bne.n	801d90e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801d8fc:	68fb      	ldr	r3, [r7, #12]
 801d8fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801d902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801d904:	683b      	ldr	r3, [r7, #0]
 801d906:	685b      	ldr	r3, [r3, #4]
 801d908:	68fa      	ldr	r2, [r7, #12]
 801d90a:	4313      	orrs	r3, r2
 801d90c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801d90e:	687b      	ldr	r3, [r7, #4]
 801d910:	4a29      	ldr	r2, [pc, #164]	@ (801d9b8 <TIM_Base_SetConfig+0xe4>)
 801d912:	4293      	cmp	r3, r2
 801d914:	d00f      	beq.n	801d936 <TIM_Base_SetConfig+0x62>
 801d916:	687b      	ldr	r3, [r7, #4]
 801d918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d91c:	d00b      	beq.n	801d936 <TIM_Base_SetConfig+0x62>
 801d91e:	687b      	ldr	r3, [r7, #4]
 801d920:	4a26      	ldr	r2, [pc, #152]	@ (801d9bc <TIM_Base_SetConfig+0xe8>)
 801d922:	4293      	cmp	r3, r2
 801d924:	d007      	beq.n	801d936 <TIM_Base_SetConfig+0x62>
 801d926:	687b      	ldr	r3, [r7, #4]
 801d928:	4a25      	ldr	r2, [pc, #148]	@ (801d9c0 <TIM_Base_SetConfig+0xec>)
 801d92a:	4293      	cmp	r3, r2
 801d92c:	d003      	beq.n	801d936 <TIM_Base_SetConfig+0x62>
 801d92e:	687b      	ldr	r3, [r7, #4]
 801d930:	4a24      	ldr	r2, [pc, #144]	@ (801d9c4 <TIM_Base_SetConfig+0xf0>)
 801d932:	4293      	cmp	r3, r2
 801d934:	d108      	bne.n	801d948 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801d936:	68fb      	ldr	r3, [r7, #12]
 801d938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801d93c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801d93e:	683b      	ldr	r3, [r7, #0]
 801d940:	68db      	ldr	r3, [r3, #12]
 801d942:	68fa      	ldr	r2, [r7, #12]
 801d944:	4313      	orrs	r3, r2
 801d946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801d948:	68fb      	ldr	r3, [r7, #12]
 801d94a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801d94e:	683b      	ldr	r3, [r7, #0]
 801d950:	695b      	ldr	r3, [r3, #20]
 801d952:	4313      	orrs	r3, r2
 801d954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801d956:	687b      	ldr	r3, [r7, #4]
 801d958:	68fa      	ldr	r2, [r7, #12]
 801d95a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801d95c:	683b      	ldr	r3, [r7, #0]
 801d95e:	689a      	ldr	r2, [r3, #8]
 801d960:	687b      	ldr	r3, [r7, #4]
 801d962:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801d964:	683b      	ldr	r3, [r7, #0]
 801d966:	681a      	ldr	r2, [r3, #0]
 801d968:	687b      	ldr	r3, [r7, #4]
 801d96a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801d96c:	687b      	ldr	r3, [r7, #4]
 801d96e:	4a12      	ldr	r2, [pc, #72]	@ (801d9b8 <TIM_Base_SetConfig+0xe4>)
 801d970:	4293      	cmp	r3, r2
 801d972:	d007      	beq.n	801d984 <TIM_Base_SetConfig+0xb0>
 801d974:	687b      	ldr	r3, [r7, #4]
 801d976:	4a12      	ldr	r2, [pc, #72]	@ (801d9c0 <TIM_Base_SetConfig+0xec>)
 801d978:	4293      	cmp	r3, r2
 801d97a:	d003      	beq.n	801d984 <TIM_Base_SetConfig+0xb0>
 801d97c:	687b      	ldr	r3, [r7, #4]
 801d97e:	4a11      	ldr	r2, [pc, #68]	@ (801d9c4 <TIM_Base_SetConfig+0xf0>)
 801d980:	4293      	cmp	r3, r2
 801d982:	d103      	bne.n	801d98c <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801d984:	683b      	ldr	r3, [r7, #0]
 801d986:	691a      	ldr	r2, [r3, #16]
 801d988:	687b      	ldr	r3, [r7, #4]
 801d98a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801d98c:	687b      	ldr	r3, [r7, #4]
 801d98e:	2201      	movs	r2, #1
 801d990:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801d992:	687b      	ldr	r3, [r7, #4]
 801d994:	691b      	ldr	r3, [r3, #16]
 801d996:	f003 0301 	and.w	r3, r3, #1
 801d99a:	2b01      	cmp	r3, #1
 801d99c:	d105      	bne.n	801d9aa <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801d99e:	687b      	ldr	r3, [r7, #4]
 801d9a0:	691b      	ldr	r3, [r3, #16]
 801d9a2:	f023 0201 	bic.w	r2, r3, #1
 801d9a6:	687b      	ldr	r3, [r7, #4]
 801d9a8:	611a      	str	r2, [r3, #16]
  }
}
 801d9aa:	bf00      	nop
 801d9ac:	3714      	adds	r7, #20
 801d9ae:	46bd      	mov	sp, r7
 801d9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d9b4:	4770      	bx	lr
 801d9b6:	bf00      	nop
 801d9b8:	40012c00 	.word	0x40012c00
 801d9bc:	40000400 	.word	0x40000400
 801d9c0:	40014400 	.word	0x40014400
 801d9c4:	40014800 	.word	0x40014800

0801d9c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801d9c8:	b480      	push	{r7}
 801d9ca:	b087      	sub	sp, #28
 801d9cc:	af00      	add	r7, sp, #0
 801d9ce:	60f8      	str	r0, [r7, #12]
 801d9d0:	60b9      	str	r1, [r7, #8]
 801d9d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801d9d4:	68fb      	ldr	r3, [r7, #12]
 801d9d6:	6a1b      	ldr	r3, [r3, #32]
 801d9d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801d9da:	68fb      	ldr	r3, [r7, #12]
 801d9dc:	6a1b      	ldr	r3, [r3, #32]
 801d9de:	f023 0201 	bic.w	r2, r3, #1
 801d9e2:	68fb      	ldr	r3, [r7, #12]
 801d9e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801d9e6:	68fb      	ldr	r3, [r7, #12]
 801d9e8:	699b      	ldr	r3, [r3, #24]
 801d9ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801d9ec:	693b      	ldr	r3, [r7, #16]
 801d9ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801d9f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801d9f4:	687b      	ldr	r3, [r7, #4]
 801d9f6:	011b      	lsls	r3, r3, #4
 801d9f8:	693a      	ldr	r2, [r7, #16]
 801d9fa:	4313      	orrs	r3, r2
 801d9fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801d9fe:	697b      	ldr	r3, [r7, #20]
 801da00:	f023 030a 	bic.w	r3, r3, #10
 801da04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801da06:	697a      	ldr	r2, [r7, #20]
 801da08:	68bb      	ldr	r3, [r7, #8]
 801da0a:	4313      	orrs	r3, r2
 801da0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801da0e:	68fb      	ldr	r3, [r7, #12]
 801da10:	693a      	ldr	r2, [r7, #16]
 801da12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801da14:	68fb      	ldr	r3, [r7, #12]
 801da16:	697a      	ldr	r2, [r7, #20]
 801da18:	621a      	str	r2, [r3, #32]
}
 801da1a:	bf00      	nop
 801da1c:	371c      	adds	r7, #28
 801da1e:	46bd      	mov	sp, r7
 801da20:	f85d 7b04 	ldr.w	r7, [sp], #4
 801da24:	4770      	bx	lr

0801da26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801da26:	b480      	push	{r7}
 801da28:	b087      	sub	sp, #28
 801da2a:	af00      	add	r7, sp, #0
 801da2c:	60f8      	str	r0, [r7, #12]
 801da2e:	60b9      	str	r1, [r7, #8]
 801da30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801da32:	68fb      	ldr	r3, [r7, #12]
 801da34:	6a1b      	ldr	r3, [r3, #32]
 801da36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801da38:	68fb      	ldr	r3, [r7, #12]
 801da3a:	6a1b      	ldr	r3, [r3, #32]
 801da3c:	f023 0210 	bic.w	r2, r3, #16
 801da40:	68fb      	ldr	r3, [r7, #12]
 801da42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801da44:	68fb      	ldr	r3, [r7, #12]
 801da46:	699b      	ldr	r3, [r3, #24]
 801da48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801da4a:	693b      	ldr	r3, [r7, #16]
 801da4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801da50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801da52:	687b      	ldr	r3, [r7, #4]
 801da54:	031b      	lsls	r3, r3, #12
 801da56:	693a      	ldr	r2, [r7, #16]
 801da58:	4313      	orrs	r3, r2
 801da5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801da5c:	697b      	ldr	r3, [r7, #20]
 801da5e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801da62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801da64:	68bb      	ldr	r3, [r7, #8]
 801da66:	011b      	lsls	r3, r3, #4
 801da68:	697a      	ldr	r2, [r7, #20]
 801da6a:	4313      	orrs	r3, r2
 801da6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801da6e:	68fb      	ldr	r3, [r7, #12]
 801da70:	693a      	ldr	r2, [r7, #16]
 801da72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801da74:	68fb      	ldr	r3, [r7, #12]
 801da76:	697a      	ldr	r2, [r7, #20]
 801da78:	621a      	str	r2, [r3, #32]
}
 801da7a:	bf00      	nop
 801da7c:	371c      	adds	r7, #28
 801da7e:	46bd      	mov	sp, r7
 801da80:	f85d 7b04 	ldr.w	r7, [sp], #4
 801da84:	4770      	bx	lr

0801da86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801da86:	b480      	push	{r7}
 801da88:	b085      	sub	sp, #20
 801da8a:	af00      	add	r7, sp, #0
 801da8c:	6078      	str	r0, [r7, #4]
 801da8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801da90:	687b      	ldr	r3, [r7, #4]
 801da92:	689b      	ldr	r3, [r3, #8]
 801da94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801da96:	68fb      	ldr	r3, [r7, #12]
 801da98:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 801da9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801daa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801daa2:	683a      	ldr	r2, [r7, #0]
 801daa4:	68fb      	ldr	r3, [r7, #12]
 801daa6:	4313      	orrs	r3, r2
 801daa8:	f043 0307 	orr.w	r3, r3, #7
 801daac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801daae:	687b      	ldr	r3, [r7, #4]
 801dab0:	68fa      	ldr	r2, [r7, #12]
 801dab2:	609a      	str	r2, [r3, #8]
}
 801dab4:	bf00      	nop
 801dab6:	3714      	adds	r7, #20
 801dab8:	46bd      	mov	sp, r7
 801daba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dabe:	4770      	bx	lr

0801dac0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801dac0:	b480      	push	{r7}
 801dac2:	b087      	sub	sp, #28
 801dac4:	af00      	add	r7, sp, #0
 801dac6:	60f8      	str	r0, [r7, #12]
 801dac8:	60b9      	str	r1, [r7, #8]
 801daca:	607a      	str	r2, [r7, #4]
 801dacc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801dace:	68fb      	ldr	r3, [r7, #12]
 801dad0:	689b      	ldr	r3, [r3, #8]
 801dad2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801dad4:	697b      	ldr	r3, [r7, #20]
 801dad6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801dada:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801dadc:	683b      	ldr	r3, [r7, #0]
 801dade:	021a      	lsls	r2, r3, #8
 801dae0:	687b      	ldr	r3, [r7, #4]
 801dae2:	431a      	orrs	r2, r3
 801dae4:	68bb      	ldr	r3, [r7, #8]
 801dae6:	4313      	orrs	r3, r2
 801dae8:	697a      	ldr	r2, [r7, #20]
 801daea:	4313      	orrs	r3, r2
 801daec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801daee:	68fb      	ldr	r3, [r7, #12]
 801daf0:	697a      	ldr	r2, [r7, #20]
 801daf2:	609a      	str	r2, [r3, #8]
}
 801daf4:	bf00      	nop
 801daf6:	371c      	adds	r7, #28
 801daf8:	46bd      	mov	sp, r7
 801dafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dafe:	4770      	bx	lr

0801db00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801db00:	b480      	push	{r7}
 801db02:	b085      	sub	sp, #20
 801db04:	af00      	add	r7, sp, #0
 801db06:	6078      	str	r0, [r7, #4]
 801db08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801db0a:	687b      	ldr	r3, [r7, #4]
 801db0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801db10:	2b01      	cmp	r3, #1
 801db12:	d101      	bne.n	801db18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801db14:	2302      	movs	r3, #2
 801db16:	e051      	b.n	801dbbc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 801db18:	687b      	ldr	r3, [r7, #4]
 801db1a:	2201      	movs	r2, #1
 801db1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801db20:	687b      	ldr	r3, [r7, #4]
 801db22:	2202      	movs	r2, #2
 801db24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801db28:	687b      	ldr	r3, [r7, #4]
 801db2a:	681b      	ldr	r3, [r3, #0]
 801db2c:	685b      	ldr	r3, [r3, #4]
 801db2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801db30:	687b      	ldr	r3, [r7, #4]
 801db32:	681b      	ldr	r3, [r3, #0]
 801db34:	689b      	ldr	r3, [r3, #8]
 801db36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801db38:	687b      	ldr	r3, [r7, #4]
 801db3a:	681b      	ldr	r3, [r3, #0]
 801db3c:	4a22      	ldr	r2, [pc, #136]	@ (801dbc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 801db3e:	4293      	cmp	r3, r2
 801db40:	d108      	bne.n	801db54 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801db42:	68fb      	ldr	r3, [r7, #12]
 801db44:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801db48:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801db4a:	683b      	ldr	r3, [r7, #0]
 801db4c:	685b      	ldr	r3, [r3, #4]
 801db4e:	68fa      	ldr	r2, [r7, #12]
 801db50:	4313      	orrs	r3, r2
 801db52:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801db54:	68fb      	ldr	r3, [r7, #12]
 801db56:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 801db5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801db5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801db60:	683b      	ldr	r3, [r7, #0]
 801db62:	681b      	ldr	r3, [r3, #0]
 801db64:	68fa      	ldr	r2, [r7, #12]
 801db66:	4313      	orrs	r3, r2
 801db68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801db6a:	687b      	ldr	r3, [r7, #4]
 801db6c:	681b      	ldr	r3, [r3, #0]
 801db6e:	68fa      	ldr	r2, [r7, #12]
 801db70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801db72:	687b      	ldr	r3, [r7, #4]
 801db74:	681b      	ldr	r3, [r3, #0]
 801db76:	4a14      	ldr	r2, [pc, #80]	@ (801dbc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 801db78:	4293      	cmp	r3, r2
 801db7a:	d009      	beq.n	801db90 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 801db7c:	687b      	ldr	r3, [r7, #4]
 801db7e:	681b      	ldr	r3, [r3, #0]
 801db80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801db84:	d004      	beq.n	801db90 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 801db86:	687b      	ldr	r3, [r7, #4]
 801db88:	681b      	ldr	r3, [r3, #0]
 801db8a:	4a10      	ldr	r2, [pc, #64]	@ (801dbcc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 801db8c:	4293      	cmp	r3, r2
 801db8e:	d10c      	bne.n	801dbaa <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801db90:	68bb      	ldr	r3, [r7, #8]
 801db92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801db96:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801db98:	683b      	ldr	r3, [r7, #0]
 801db9a:	689b      	ldr	r3, [r3, #8]
 801db9c:	68ba      	ldr	r2, [r7, #8]
 801db9e:	4313      	orrs	r3, r2
 801dba0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801dba2:	687b      	ldr	r3, [r7, #4]
 801dba4:	681b      	ldr	r3, [r3, #0]
 801dba6:	68ba      	ldr	r2, [r7, #8]
 801dba8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801dbaa:	687b      	ldr	r3, [r7, #4]
 801dbac:	2201      	movs	r2, #1
 801dbae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801dbb2:	687b      	ldr	r3, [r7, #4]
 801dbb4:	2200      	movs	r2, #0
 801dbb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801dbba:	2300      	movs	r3, #0
}
 801dbbc:	4618      	mov	r0, r3
 801dbbe:	3714      	adds	r7, #20
 801dbc0:	46bd      	mov	sp, r7
 801dbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbc6:	4770      	bx	lr
 801dbc8:	40012c00 	.word	0x40012c00
 801dbcc:	40000400 	.word	0x40000400

0801dbd0 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 801dbd0:	b580      	push	{r7, lr}
 801dbd2:	b082      	sub	sp, #8
 801dbd4:	af00      	add	r7, sp, #0
 801dbd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801dbd8:	687b      	ldr	r3, [r7, #4]
 801dbda:	2b00      	cmp	r3, #0
 801dbdc:	d101      	bne.n	801dbe2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 801dbde:	2301      	movs	r3, #1
 801dbe0:	e04a      	b.n	801dc78 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 801dbe2:	687b      	ldr	r3, [r7, #4]
 801dbe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dbe8:	2b00      	cmp	r3, #0
 801dbea:	d106      	bne.n	801dbfa <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801dbec:	687b      	ldr	r3, [r7, #4]
 801dbee:	2200      	movs	r2, #0
 801dbf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801dbf4:	6878      	ldr	r0, [r7, #4]
 801dbf6:	f7ee fa05 	bl	800c004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801dbfa:	687b      	ldr	r3, [r7, #4]
 801dbfc:	2224      	movs	r2, #36	@ 0x24
 801dbfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801dc02:	687b      	ldr	r3, [r7, #4]
 801dc04:	681b      	ldr	r3, [r3, #0]
 801dc06:	681a      	ldr	r2, [r3, #0]
 801dc08:	687b      	ldr	r3, [r7, #4]
 801dc0a:	681b      	ldr	r3, [r3, #0]
 801dc0c:	f022 0201 	bic.w	r2, r2, #1
 801dc10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801dc12:	687b      	ldr	r3, [r7, #4]
 801dc14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801dc16:	2b00      	cmp	r3, #0
 801dc18:	d002      	beq.n	801dc20 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801dc1a:	6878      	ldr	r0, [r7, #4]
 801dc1c:	f000 fb60 	bl	801e2e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801dc20:	6878      	ldr	r0, [r7, #4]
 801dc22:	f000 f8bf 	bl	801dda4 <UART_SetConfig>
 801dc26:	4603      	mov	r3, r0
 801dc28:	2b01      	cmp	r3, #1
 801dc2a:	d101      	bne.n	801dc30 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 801dc2c:	2301      	movs	r3, #1
 801dc2e:	e023      	b.n	801dc78 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801dc30:	687b      	ldr	r3, [r7, #4]
 801dc32:	681b      	ldr	r3, [r3, #0]
 801dc34:	685a      	ldr	r2, [r3, #4]
 801dc36:	687b      	ldr	r3, [r7, #4]
 801dc38:	681b      	ldr	r3, [r3, #0]
 801dc3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801dc3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 801dc40:	687b      	ldr	r3, [r7, #4]
 801dc42:	681b      	ldr	r3, [r3, #0]
 801dc44:	689a      	ldr	r2, [r3, #8]
 801dc46:	687b      	ldr	r3, [r7, #4]
 801dc48:	681b      	ldr	r3, [r3, #0]
 801dc4a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 801dc4e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 801dc50:	687b      	ldr	r3, [r7, #4]
 801dc52:	681b      	ldr	r3, [r3, #0]
 801dc54:	689a      	ldr	r2, [r3, #8]
 801dc56:	687b      	ldr	r3, [r7, #4]
 801dc58:	681b      	ldr	r3, [r3, #0]
 801dc5a:	f042 0208 	orr.w	r2, r2, #8
 801dc5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801dc60:	687b      	ldr	r3, [r7, #4]
 801dc62:	681b      	ldr	r3, [r3, #0]
 801dc64:	681a      	ldr	r2, [r3, #0]
 801dc66:	687b      	ldr	r3, [r7, #4]
 801dc68:	681b      	ldr	r3, [r3, #0]
 801dc6a:	f042 0201 	orr.w	r2, r2, #1
 801dc6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801dc70:	6878      	ldr	r0, [r7, #4]
 801dc72:	f000 fbd7 	bl	801e424 <UART_CheckIdleState>
 801dc76:	4603      	mov	r3, r0
}
 801dc78:	4618      	mov	r0, r3
 801dc7a:	3708      	adds	r7, #8
 801dc7c:	46bd      	mov	sp, r7
 801dc7e:	bd80      	pop	{r7, pc}

0801dc80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801dc80:	b580      	push	{r7, lr}
 801dc82:	b08a      	sub	sp, #40	@ 0x28
 801dc84:	af02      	add	r7, sp, #8
 801dc86:	60f8      	str	r0, [r7, #12]
 801dc88:	60b9      	str	r1, [r7, #8]
 801dc8a:	603b      	str	r3, [r7, #0]
 801dc8c:	4613      	mov	r3, r2
 801dc8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801dc90:	68fb      	ldr	r3, [r7, #12]
 801dc92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dc96:	2b20      	cmp	r3, #32
 801dc98:	d17e      	bne.n	801dd98 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 801dc9a:	68bb      	ldr	r3, [r7, #8]
 801dc9c:	2b00      	cmp	r3, #0
 801dc9e:	d002      	beq.n	801dca6 <HAL_UART_Transmit+0x26>
 801dca0:	88fb      	ldrh	r3, [r7, #6]
 801dca2:	2b00      	cmp	r3, #0
 801dca4:	d101      	bne.n	801dcaa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 801dca6:	2301      	movs	r3, #1
 801dca8:	e077      	b.n	801dd9a <HAL_UART_Transmit+0x11a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801dcaa:	68fb      	ldr	r3, [r7, #12]
 801dcac:	2200      	movs	r2, #0
 801dcae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801dcb2:	68fb      	ldr	r3, [r7, #12]
 801dcb4:	2221      	movs	r2, #33	@ 0x21
 801dcb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801dcba:	f7fa fda5 	bl	8018808 <HAL_GetTick>
 801dcbe:	4602      	mov	r2, r0
 801dcc0:	460b      	mov	r3, r1
 801dcc2:	4613      	mov	r3, r2
 801dcc4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 801dcc6:	68fb      	ldr	r3, [r7, #12]
 801dcc8:	88fa      	ldrh	r2, [r7, #6]
 801dcca:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801dcce:	68fb      	ldr	r3, [r7, #12]
 801dcd0:	88fa      	ldrh	r2, [r7, #6]
 801dcd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801dcd6:	68fb      	ldr	r3, [r7, #12]
 801dcd8:	689b      	ldr	r3, [r3, #8]
 801dcda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801dcde:	d108      	bne.n	801dcf2 <HAL_UART_Transmit+0x72>
 801dce0:	68fb      	ldr	r3, [r7, #12]
 801dce2:	691b      	ldr	r3, [r3, #16]
 801dce4:	2b00      	cmp	r3, #0
 801dce6:	d104      	bne.n	801dcf2 <HAL_UART_Transmit+0x72>
    {
      pdata8bits  = NULL;
 801dce8:	2300      	movs	r3, #0
 801dcea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801dcec:	68bb      	ldr	r3, [r7, #8]
 801dcee:	61bb      	str	r3, [r7, #24]
 801dcf0:	e003      	b.n	801dcfa <HAL_UART_Transmit+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 801dcf2:	68bb      	ldr	r3, [r7, #8]
 801dcf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801dcf6:	2300      	movs	r3, #0
 801dcf8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 801dcfa:	e030      	b.n	801dd5e <HAL_UART_Transmit+0xde>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801dcfc:	683b      	ldr	r3, [r7, #0]
 801dcfe:	9300      	str	r3, [sp, #0]
 801dd00:	697b      	ldr	r3, [r7, #20]
 801dd02:	2200      	movs	r2, #0
 801dd04:	2180      	movs	r1, #128	@ 0x80
 801dd06:	68f8      	ldr	r0, [r7, #12]
 801dd08:	f000 fc39 	bl	801e57e <UART_WaitOnFlagUntilTimeout>
 801dd0c:	4603      	mov	r3, r0
 801dd0e:	2b00      	cmp	r3, #0
 801dd10:	d005      	beq.n	801dd1e <HAL_UART_Transmit+0x9e>
      {

        huart->gState = HAL_UART_STATE_READY;
 801dd12:	68fb      	ldr	r3, [r7, #12]
 801dd14:	2220      	movs	r2, #32
 801dd16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 801dd1a:	2303      	movs	r3, #3
 801dd1c:	e03d      	b.n	801dd9a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 801dd1e:	69fb      	ldr	r3, [r7, #28]
 801dd20:	2b00      	cmp	r3, #0
 801dd22:	d10b      	bne.n	801dd3c <HAL_UART_Transmit+0xbc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801dd24:	69bb      	ldr	r3, [r7, #24]
 801dd26:	881b      	ldrh	r3, [r3, #0]
 801dd28:	461a      	mov	r2, r3
 801dd2a:	68fb      	ldr	r3, [r7, #12]
 801dd2c:	681b      	ldr	r3, [r3, #0]
 801dd2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801dd32:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 801dd34:	69bb      	ldr	r3, [r7, #24]
 801dd36:	3302      	adds	r3, #2
 801dd38:	61bb      	str	r3, [r7, #24]
 801dd3a:	e007      	b.n	801dd4c <HAL_UART_Transmit+0xcc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801dd3c:	69fb      	ldr	r3, [r7, #28]
 801dd3e:	781a      	ldrb	r2, [r3, #0]
 801dd40:	68fb      	ldr	r3, [r7, #12]
 801dd42:	681b      	ldr	r3, [r3, #0]
 801dd44:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 801dd46:	69fb      	ldr	r3, [r7, #28]
 801dd48:	3301      	adds	r3, #1
 801dd4a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801dd4c:	68fb      	ldr	r3, [r7, #12]
 801dd4e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801dd52:	b29b      	uxth	r3, r3
 801dd54:	3b01      	subs	r3, #1
 801dd56:	b29a      	uxth	r2, r3
 801dd58:	68fb      	ldr	r3, [r7, #12]
 801dd5a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 801dd5e:	68fb      	ldr	r3, [r7, #12]
 801dd60:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801dd64:	b29b      	uxth	r3, r3
 801dd66:	2b00      	cmp	r3, #0
 801dd68:	d1c8      	bne.n	801dcfc <HAL_UART_Transmit+0x7c>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801dd6a:	683b      	ldr	r3, [r7, #0]
 801dd6c:	9300      	str	r3, [sp, #0]
 801dd6e:	697b      	ldr	r3, [r7, #20]
 801dd70:	2200      	movs	r2, #0
 801dd72:	2140      	movs	r1, #64	@ 0x40
 801dd74:	68f8      	ldr	r0, [r7, #12]
 801dd76:	f000 fc02 	bl	801e57e <UART_WaitOnFlagUntilTimeout>
 801dd7a:	4603      	mov	r3, r0
 801dd7c:	2b00      	cmp	r3, #0
 801dd7e:	d005      	beq.n	801dd8c <HAL_UART_Transmit+0x10c>
    {
      huart->gState = HAL_UART_STATE_READY;
 801dd80:	68fb      	ldr	r3, [r7, #12]
 801dd82:	2220      	movs	r2, #32
 801dd84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 801dd88:	2303      	movs	r3, #3
 801dd8a:	e006      	b.n	801dd9a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801dd8c:	68fb      	ldr	r3, [r7, #12]
 801dd8e:	2220      	movs	r2, #32
 801dd90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 801dd94:	2300      	movs	r3, #0
 801dd96:	e000      	b.n	801dd9a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 801dd98:	2302      	movs	r3, #2
  }
}
 801dd9a:	4618      	mov	r0, r3
 801dd9c:	3720      	adds	r7, #32
 801dd9e:	46bd      	mov	sp, r7
 801dda0:	bd80      	pop	{r7, pc}
	...

0801dda4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801dda4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801dda8:	b08c      	sub	sp, #48	@ 0x30
 801ddaa:	af00      	add	r7, sp, #0
 801ddac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801ddae:	2300      	movs	r3, #0
 801ddb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801ddb4:	697b      	ldr	r3, [r7, #20]
 801ddb6:	689a      	ldr	r2, [r3, #8]
 801ddb8:	697b      	ldr	r3, [r7, #20]
 801ddba:	691b      	ldr	r3, [r3, #16]
 801ddbc:	431a      	orrs	r2, r3
 801ddbe:	697b      	ldr	r3, [r7, #20]
 801ddc0:	695b      	ldr	r3, [r3, #20]
 801ddc2:	431a      	orrs	r2, r3
 801ddc4:	697b      	ldr	r3, [r7, #20]
 801ddc6:	69db      	ldr	r3, [r3, #28]
 801ddc8:	4313      	orrs	r3, r2
 801ddca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801ddcc:	697b      	ldr	r3, [r7, #20]
 801ddce:	681b      	ldr	r3, [r3, #0]
 801ddd0:	681a      	ldr	r2, [r3, #0]
 801ddd2:	4b98      	ldr	r3, [pc, #608]	@ (801e034 <UART_SetConfig+0x290>)
 801ddd4:	4013      	ands	r3, r2
 801ddd6:	697a      	ldr	r2, [r7, #20]
 801ddd8:	6812      	ldr	r2, [r2, #0]
 801ddda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801dddc:	430b      	orrs	r3, r1
 801ddde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801dde0:	697b      	ldr	r3, [r7, #20]
 801dde2:	681b      	ldr	r3, [r3, #0]
 801dde4:	685b      	ldr	r3, [r3, #4]
 801dde6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801ddea:	697b      	ldr	r3, [r7, #20]
 801ddec:	68da      	ldr	r2, [r3, #12]
 801ddee:	697b      	ldr	r3, [r7, #20]
 801ddf0:	681b      	ldr	r3, [r3, #0]
 801ddf2:	430a      	orrs	r2, r1
 801ddf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801ddf6:	697b      	ldr	r3, [r7, #20]
 801ddf8:	699b      	ldr	r3, [r3, #24]
 801ddfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801ddfc:	697b      	ldr	r3, [r7, #20]
 801ddfe:	681b      	ldr	r3, [r3, #0]
 801de00:	4a8d      	ldr	r2, [pc, #564]	@ (801e038 <UART_SetConfig+0x294>)
 801de02:	4293      	cmp	r3, r2
 801de04:	d004      	beq.n	801de10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801de06:	697b      	ldr	r3, [r7, #20]
 801de08:	6a1b      	ldr	r3, [r3, #32]
 801de0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801de0c:	4313      	orrs	r3, r2
 801de0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801de10:	697b      	ldr	r3, [r7, #20]
 801de12:	681b      	ldr	r3, [r3, #0]
 801de14:	689b      	ldr	r3, [r3, #8]
 801de16:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 801de1a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 801de1e:	697a      	ldr	r2, [r7, #20]
 801de20:	6812      	ldr	r2, [r2, #0]
 801de22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801de24:	430b      	orrs	r3, r1
 801de26:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801de28:	697b      	ldr	r3, [r7, #20]
 801de2a:	681b      	ldr	r3, [r3, #0]
 801de2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801de2e:	f023 010f 	bic.w	r1, r3, #15
 801de32:	697b      	ldr	r3, [r7, #20]
 801de34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801de36:	697b      	ldr	r3, [r7, #20]
 801de38:	681b      	ldr	r3, [r3, #0]
 801de3a:	430a      	orrs	r2, r1
 801de3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801de3e:	697b      	ldr	r3, [r7, #20]
 801de40:	681b      	ldr	r3, [r3, #0]
 801de42:	4a7e      	ldr	r2, [pc, #504]	@ (801e03c <UART_SetConfig+0x298>)
 801de44:	4293      	cmp	r3, r2
 801de46:	d125      	bne.n	801de94 <UART_SetConfig+0xf0>
 801de48:	4b7d      	ldr	r3, [pc, #500]	@ (801e040 <UART_SetConfig+0x29c>)
 801de4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801de4e:	f003 0303 	and.w	r3, r3, #3
 801de52:	2b03      	cmp	r3, #3
 801de54:	d81a      	bhi.n	801de8c <UART_SetConfig+0xe8>
 801de56:	a201      	add	r2, pc, #4	@ (adr r2, 801de5c <UART_SetConfig+0xb8>)
 801de58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801de5c:	0801de6d 	.word	0x0801de6d
 801de60:	0801de7d 	.word	0x0801de7d
 801de64:	0801de75 	.word	0x0801de75
 801de68:	0801de85 	.word	0x0801de85
 801de6c:	2301      	movs	r3, #1
 801de6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801de72:	e07c      	b.n	801df6e <UART_SetConfig+0x1ca>
 801de74:	2304      	movs	r3, #4
 801de76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801de7a:	e078      	b.n	801df6e <UART_SetConfig+0x1ca>
 801de7c:	2308      	movs	r3, #8
 801de7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801de82:	e074      	b.n	801df6e <UART_SetConfig+0x1ca>
 801de84:	2310      	movs	r3, #16
 801de86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801de8a:	e070      	b.n	801df6e <UART_SetConfig+0x1ca>
 801de8c:	2320      	movs	r3, #32
 801de8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801de92:	e06c      	b.n	801df6e <UART_SetConfig+0x1ca>
 801de94:	697b      	ldr	r3, [r7, #20]
 801de96:	681b      	ldr	r3, [r3, #0]
 801de98:	4a6a      	ldr	r2, [pc, #424]	@ (801e044 <UART_SetConfig+0x2a0>)
 801de9a:	4293      	cmp	r3, r2
 801de9c:	d138      	bne.n	801df10 <UART_SetConfig+0x16c>
 801de9e:	4b68      	ldr	r3, [pc, #416]	@ (801e040 <UART_SetConfig+0x29c>)
 801dea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dea4:	f003 030c 	and.w	r3, r3, #12
 801dea8:	2b0c      	cmp	r3, #12
 801deaa:	d82d      	bhi.n	801df08 <UART_SetConfig+0x164>
 801deac:	a201      	add	r2, pc, #4	@ (adr r2, 801deb4 <UART_SetConfig+0x110>)
 801deae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801deb2:	bf00      	nop
 801deb4:	0801dee9 	.word	0x0801dee9
 801deb8:	0801df09 	.word	0x0801df09
 801debc:	0801df09 	.word	0x0801df09
 801dec0:	0801df09 	.word	0x0801df09
 801dec4:	0801def9 	.word	0x0801def9
 801dec8:	0801df09 	.word	0x0801df09
 801decc:	0801df09 	.word	0x0801df09
 801ded0:	0801df09 	.word	0x0801df09
 801ded4:	0801def1 	.word	0x0801def1
 801ded8:	0801df09 	.word	0x0801df09
 801dedc:	0801df09 	.word	0x0801df09
 801dee0:	0801df09 	.word	0x0801df09
 801dee4:	0801df01 	.word	0x0801df01
 801dee8:	2300      	movs	r3, #0
 801deea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801deee:	e03e      	b.n	801df6e <UART_SetConfig+0x1ca>
 801def0:	2304      	movs	r3, #4
 801def2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801def6:	e03a      	b.n	801df6e <UART_SetConfig+0x1ca>
 801def8:	2308      	movs	r3, #8
 801defa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801defe:	e036      	b.n	801df6e <UART_SetConfig+0x1ca>
 801df00:	2310      	movs	r3, #16
 801df02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801df06:	e032      	b.n	801df6e <UART_SetConfig+0x1ca>
 801df08:	2320      	movs	r3, #32
 801df0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801df0e:	e02e      	b.n	801df6e <UART_SetConfig+0x1ca>
 801df10:	697b      	ldr	r3, [r7, #20]
 801df12:	681b      	ldr	r3, [r3, #0]
 801df14:	4a48      	ldr	r2, [pc, #288]	@ (801e038 <UART_SetConfig+0x294>)
 801df16:	4293      	cmp	r3, r2
 801df18:	d126      	bne.n	801df68 <UART_SetConfig+0x1c4>
 801df1a:	4b49      	ldr	r3, [pc, #292]	@ (801e040 <UART_SetConfig+0x29c>)
 801df1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801df20:	f003 0303 	and.w	r3, r3, #3
 801df24:	2b03      	cmp	r3, #3
 801df26:	d81b      	bhi.n	801df60 <UART_SetConfig+0x1bc>
 801df28:	a201      	add	r2, pc, #4	@ (adr r2, 801df30 <UART_SetConfig+0x18c>)
 801df2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801df2e:	bf00      	nop
 801df30:	0801df41 	.word	0x0801df41
 801df34:	0801df51 	.word	0x0801df51
 801df38:	0801df49 	.word	0x0801df49
 801df3c:	0801df59 	.word	0x0801df59
 801df40:	2302      	movs	r3, #2
 801df42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801df46:	e012      	b.n	801df6e <UART_SetConfig+0x1ca>
 801df48:	2304      	movs	r3, #4
 801df4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801df4e:	e00e      	b.n	801df6e <UART_SetConfig+0x1ca>
 801df50:	2308      	movs	r3, #8
 801df52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801df56:	e00a      	b.n	801df6e <UART_SetConfig+0x1ca>
 801df58:	2310      	movs	r3, #16
 801df5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801df5e:	e006      	b.n	801df6e <UART_SetConfig+0x1ca>
 801df60:	2320      	movs	r3, #32
 801df62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801df66:	e002      	b.n	801df6e <UART_SetConfig+0x1ca>
 801df68:	2320      	movs	r3, #32
 801df6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801df6e:	697b      	ldr	r3, [r7, #20]
 801df70:	681b      	ldr	r3, [r3, #0]
 801df72:	4a31      	ldr	r2, [pc, #196]	@ (801e038 <UART_SetConfig+0x294>)
 801df74:	4293      	cmp	r3, r2
 801df76:	f040 80b4 	bne.w	801e0e2 <UART_SetConfig+0x33e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801df7a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801df7e:	3b02      	subs	r3, #2
 801df80:	2b0e      	cmp	r3, #14
 801df82:	d830      	bhi.n	801dfe6 <UART_SetConfig+0x242>
 801df84:	a201      	add	r2, pc, #4	@ (adr r2, 801df8c <UART_SetConfig+0x1e8>)
 801df86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801df8a:	bf00      	nop
 801df8c:	0801dfc9 	.word	0x0801dfc9
 801df90:	0801dfe7 	.word	0x0801dfe7
 801df94:	0801dfd1 	.word	0x0801dfd1
 801df98:	0801dfe7 	.word	0x0801dfe7
 801df9c:	0801dfe7 	.word	0x0801dfe7
 801dfa0:	0801dfe7 	.word	0x0801dfe7
 801dfa4:	0801dfd7 	.word	0x0801dfd7
 801dfa8:	0801dfe7 	.word	0x0801dfe7
 801dfac:	0801dfe7 	.word	0x0801dfe7
 801dfb0:	0801dfe7 	.word	0x0801dfe7
 801dfb4:	0801dfe7 	.word	0x0801dfe7
 801dfb8:	0801dfe7 	.word	0x0801dfe7
 801dfbc:	0801dfe7 	.word	0x0801dfe7
 801dfc0:	0801dfe7 	.word	0x0801dfe7
 801dfc4:	0801dfdf 	.word	0x0801dfdf
    {
      case UART_CLOCKSOURCE_PCLK7:
        pclk = HAL_RCC_GetPCLK7Freq();
 801dfc8:	f7fd ffb0 	bl	801bf2c <HAL_RCC_GetPCLK7Freq>
 801dfcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801dfce:	e010      	b.n	801dff2 <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801dfd0:	4b1d      	ldr	r3, [pc, #116]	@ (801e048 <UART_SetConfig+0x2a4>)
 801dfd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801dfd4:	e00d      	b.n	801dff2 <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801dfd6:	f7fd ff3d 	bl	801be54 <HAL_RCC_GetSysClockFreq>
 801dfda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801dfdc:	e009      	b.n	801dff2 <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801dfde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801dfe2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801dfe4:	e005      	b.n	801dff2 <UART_SetConfig+0x24e>
      default:
        pclk = 0U;
 801dfe6:	2300      	movs	r3, #0
 801dfe8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801dfea:	2301      	movs	r3, #1
 801dfec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 801dff0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801dff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dff4:	2b00      	cmp	r3, #0
 801dff6:	f000 8159 	beq.w	801e2ac <UART_SetConfig+0x508>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801dffa:	697b      	ldr	r3, [r7, #20]
 801dffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801dffe:	4a13      	ldr	r2, [pc, #76]	@ (801e04c <UART_SetConfig+0x2a8>)
 801e000:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801e004:	461a      	mov	r2, r3
 801e006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e008:	fbb3 f3f2 	udiv	r3, r3, r2
 801e00c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801e00e:	697b      	ldr	r3, [r7, #20]
 801e010:	685a      	ldr	r2, [r3, #4]
 801e012:	4613      	mov	r3, r2
 801e014:	005b      	lsls	r3, r3, #1
 801e016:	4413      	add	r3, r2
 801e018:	69ba      	ldr	r2, [r7, #24]
 801e01a:	429a      	cmp	r2, r3
 801e01c:	d305      	bcc.n	801e02a <UART_SetConfig+0x286>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801e01e:	697b      	ldr	r3, [r7, #20]
 801e020:	685b      	ldr	r3, [r3, #4]
 801e022:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801e024:	69ba      	ldr	r2, [r7, #24]
 801e026:	429a      	cmp	r2, r3
 801e028:	d912      	bls.n	801e050 <UART_SetConfig+0x2ac>
      {
        ret = HAL_ERROR;
 801e02a:	2301      	movs	r3, #1
 801e02c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801e030:	e13c      	b.n	801e2ac <UART_SetConfig+0x508>
 801e032:	bf00      	nop
 801e034:	cfff69f3 	.word	0xcfff69f3
 801e038:	46002400 	.word	0x46002400
 801e03c:	40013800 	.word	0x40013800
 801e040:	46020c00 	.word	0x46020c00
 801e044:	40004400 	.word	0x40004400
 801e048:	00f42400 	.word	0x00f42400
 801e04c:	0802e008 	.word	0x0802e008
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801e050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e052:	2200      	movs	r2, #0
 801e054:	60bb      	str	r3, [r7, #8]
 801e056:	60fa      	str	r2, [r7, #12]
 801e058:	697b      	ldr	r3, [r7, #20]
 801e05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e05c:	4a9e      	ldr	r2, [pc, #632]	@ (801e2d8 <UART_SetConfig+0x534>)
 801e05e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801e062:	b29b      	uxth	r3, r3
 801e064:	2200      	movs	r2, #0
 801e066:	603b      	str	r3, [r7, #0]
 801e068:	607a      	str	r2, [r7, #4]
 801e06a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e06e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801e072:	f7e2 fdb3 	bl	8000bdc <__aeabi_uldivmod>
 801e076:	4602      	mov	r2, r0
 801e078:	460b      	mov	r3, r1
 801e07a:	4610      	mov	r0, r2
 801e07c:	4619      	mov	r1, r3
 801e07e:	f04f 0200 	mov.w	r2, #0
 801e082:	f04f 0300 	mov.w	r3, #0
 801e086:	020b      	lsls	r3, r1, #8
 801e088:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801e08c:	0202      	lsls	r2, r0, #8
 801e08e:	6979      	ldr	r1, [r7, #20]
 801e090:	6849      	ldr	r1, [r1, #4]
 801e092:	0849      	lsrs	r1, r1, #1
 801e094:	2000      	movs	r0, #0
 801e096:	460c      	mov	r4, r1
 801e098:	4605      	mov	r5, r0
 801e09a:	eb12 0804 	adds.w	r8, r2, r4
 801e09e:	eb43 0905 	adc.w	r9, r3, r5
 801e0a2:	697b      	ldr	r3, [r7, #20]
 801e0a4:	685b      	ldr	r3, [r3, #4]
 801e0a6:	2200      	movs	r2, #0
 801e0a8:	469a      	mov	sl, r3
 801e0aa:	4693      	mov	fp, r2
 801e0ac:	4652      	mov	r2, sl
 801e0ae:	465b      	mov	r3, fp
 801e0b0:	4640      	mov	r0, r8
 801e0b2:	4649      	mov	r1, r9
 801e0b4:	f7e2 fd92 	bl	8000bdc <__aeabi_uldivmod>
 801e0b8:	4602      	mov	r2, r0
 801e0ba:	460b      	mov	r3, r1
 801e0bc:	4613      	mov	r3, r2
 801e0be:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801e0c0:	6a3b      	ldr	r3, [r7, #32]
 801e0c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801e0c6:	d308      	bcc.n	801e0da <UART_SetConfig+0x336>
 801e0c8:	6a3b      	ldr	r3, [r7, #32]
 801e0ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801e0ce:	d204      	bcs.n	801e0da <UART_SetConfig+0x336>
        {
          huart->Instance->BRR = usartdiv;
 801e0d0:	697b      	ldr	r3, [r7, #20]
 801e0d2:	681b      	ldr	r3, [r3, #0]
 801e0d4:	6a3a      	ldr	r2, [r7, #32]
 801e0d6:	60da      	str	r2, [r3, #12]
 801e0d8:	e0e8      	b.n	801e2ac <UART_SetConfig+0x508>
        }
        else
        {
          ret = HAL_ERROR;
 801e0da:	2301      	movs	r3, #1
 801e0dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801e0e0:	e0e4      	b.n	801e2ac <UART_SetConfig+0x508>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801e0e2:	697b      	ldr	r3, [r7, #20]
 801e0e4:	69db      	ldr	r3, [r3, #28]
 801e0e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801e0ea:	d177      	bne.n	801e1dc <UART_SetConfig+0x438>
  {
    switch (clocksource)
 801e0ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801e0f0:	2b10      	cmp	r3, #16
 801e0f2:	d838      	bhi.n	801e166 <UART_SetConfig+0x3c2>
 801e0f4:	a201      	add	r2, pc, #4	@ (adr r2, 801e0fc <UART_SetConfig+0x358>)
 801e0f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e0fa:	bf00      	nop
 801e0fc:	0801e141 	.word	0x0801e141
 801e100:	0801e149 	.word	0x0801e149
 801e104:	0801e167 	.word	0x0801e167
 801e108:	0801e167 	.word	0x0801e167
 801e10c:	0801e151 	.word	0x0801e151
 801e110:	0801e167 	.word	0x0801e167
 801e114:	0801e167 	.word	0x0801e167
 801e118:	0801e167 	.word	0x0801e167
 801e11c:	0801e157 	.word	0x0801e157
 801e120:	0801e167 	.word	0x0801e167
 801e124:	0801e167 	.word	0x0801e167
 801e128:	0801e167 	.word	0x0801e167
 801e12c:	0801e167 	.word	0x0801e167
 801e130:	0801e167 	.word	0x0801e167
 801e134:	0801e167 	.word	0x0801e167
 801e138:	0801e167 	.word	0x0801e167
 801e13c:	0801e15f 	.word	0x0801e15f
    {
#if defined(USART2)
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801e140:	f7fd fecc 	bl	801bedc <HAL_RCC_GetPCLK1Freq>
 801e144:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801e146:	e014      	b.n	801e172 <UART_SetConfig+0x3ce>
#endif /* USART2 */
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801e148:	f7fd fedc 	bl	801bf04 <HAL_RCC_GetPCLK2Freq>
 801e14c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801e14e:	e010      	b.n	801e172 <UART_SetConfig+0x3ce>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801e150:	4b62      	ldr	r3, [pc, #392]	@ (801e2dc <UART_SetConfig+0x538>)
 801e152:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801e154:	e00d      	b.n	801e172 <UART_SetConfig+0x3ce>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801e156:	f7fd fe7d 	bl	801be54 <HAL_RCC_GetSysClockFreq>
 801e15a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801e15c:	e009      	b.n	801e172 <UART_SetConfig+0x3ce>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801e15e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e162:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801e164:	e005      	b.n	801e172 <UART_SetConfig+0x3ce>
      default:
        pclk = 0U;
 801e166:	2300      	movs	r3, #0
 801e168:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801e16a:	2301      	movs	r3, #1
 801e16c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 801e170:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801e172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e174:	2b00      	cmp	r3, #0
 801e176:	f000 8099 	beq.w	801e2ac <UART_SetConfig+0x508>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801e17a:	697b      	ldr	r3, [r7, #20]
 801e17c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e17e:	4a56      	ldr	r2, [pc, #344]	@ (801e2d8 <UART_SetConfig+0x534>)
 801e180:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801e184:	461a      	mov	r2, r3
 801e186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e188:	fbb3 f3f2 	udiv	r3, r3, r2
 801e18c:	005a      	lsls	r2, r3, #1
 801e18e:	697b      	ldr	r3, [r7, #20]
 801e190:	685b      	ldr	r3, [r3, #4]
 801e192:	085b      	lsrs	r3, r3, #1
 801e194:	441a      	add	r2, r3
 801e196:	697b      	ldr	r3, [r7, #20]
 801e198:	685b      	ldr	r3, [r3, #4]
 801e19a:	fbb2 f3f3 	udiv	r3, r2, r3
 801e19e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801e1a0:	6a3b      	ldr	r3, [r7, #32]
 801e1a2:	2b0f      	cmp	r3, #15
 801e1a4:	d916      	bls.n	801e1d4 <UART_SetConfig+0x430>
 801e1a6:	6a3b      	ldr	r3, [r7, #32]
 801e1a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e1ac:	d212      	bcs.n	801e1d4 <UART_SetConfig+0x430>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801e1ae:	6a3b      	ldr	r3, [r7, #32]
 801e1b0:	b29b      	uxth	r3, r3
 801e1b2:	f023 030f 	bic.w	r3, r3, #15
 801e1b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801e1b8:	6a3b      	ldr	r3, [r7, #32]
 801e1ba:	085b      	lsrs	r3, r3, #1
 801e1bc:	b29b      	uxth	r3, r3
 801e1be:	f003 0307 	and.w	r3, r3, #7
 801e1c2:	b29a      	uxth	r2, r3
 801e1c4:	8bfb      	ldrh	r3, [r7, #30]
 801e1c6:	4313      	orrs	r3, r2
 801e1c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801e1ca:	697b      	ldr	r3, [r7, #20]
 801e1cc:	681b      	ldr	r3, [r3, #0]
 801e1ce:	8bfa      	ldrh	r2, [r7, #30]
 801e1d0:	60da      	str	r2, [r3, #12]
 801e1d2:	e06b      	b.n	801e2ac <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 801e1d4:	2301      	movs	r3, #1
 801e1d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801e1da:	e067      	b.n	801e2ac <UART_SetConfig+0x508>
      }
    }
  }
  else
  {
    switch (clocksource)
 801e1dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801e1e0:	2b10      	cmp	r3, #16
 801e1e2:	d838      	bhi.n	801e256 <UART_SetConfig+0x4b2>
 801e1e4:	a201      	add	r2, pc, #4	@ (adr r2, 801e1ec <UART_SetConfig+0x448>)
 801e1e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e1ea:	bf00      	nop
 801e1ec:	0801e231 	.word	0x0801e231
 801e1f0:	0801e239 	.word	0x0801e239
 801e1f4:	0801e257 	.word	0x0801e257
 801e1f8:	0801e257 	.word	0x0801e257
 801e1fc:	0801e241 	.word	0x0801e241
 801e200:	0801e257 	.word	0x0801e257
 801e204:	0801e257 	.word	0x0801e257
 801e208:	0801e257 	.word	0x0801e257
 801e20c:	0801e247 	.word	0x0801e247
 801e210:	0801e257 	.word	0x0801e257
 801e214:	0801e257 	.word	0x0801e257
 801e218:	0801e257 	.word	0x0801e257
 801e21c:	0801e257 	.word	0x0801e257
 801e220:	0801e257 	.word	0x0801e257
 801e224:	0801e257 	.word	0x0801e257
 801e228:	0801e257 	.word	0x0801e257
 801e22c:	0801e24f 	.word	0x0801e24f
    {
#if defined(USART2)
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801e230:	f7fd fe54 	bl	801bedc <HAL_RCC_GetPCLK1Freq>
 801e234:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801e236:	e014      	b.n	801e262 <UART_SetConfig+0x4be>
#endif /* USART2 */
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801e238:	f7fd fe64 	bl	801bf04 <HAL_RCC_GetPCLK2Freq>
 801e23c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801e23e:	e010      	b.n	801e262 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801e240:	4b26      	ldr	r3, [pc, #152]	@ (801e2dc <UART_SetConfig+0x538>)
 801e242:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801e244:	e00d      	b.n	801e262 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801e246:	f7fd fe05 	bl	801be54 <HAL_RCC_GetSysClockFreq>
 801e24a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801e24c:	e009      	b.n	801e262 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801e24e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e252:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801e254:	e005      	b.n	801e262 <UART_SetConfig+0x4be>
      default:
        pclk = 0U;
 801e256:	2300      	movs	r3, #0
 801e258:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801e25a:	2301      	movs	r3, #1
 801e25c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 801e260:	bf00      	nop
    }

    if (pclk != 0U)
 801e262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e264:	2b00      	cmp	r3, #0
 801e266:	d021      	beq.n	801e2ac <UART_SetConfig+0x508>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801e268:	697b      	ldr	r3, [r7, #20]
 801e26a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e26c:	4a1a      	ldr	r2, [pc, #104]	@ (801e2d8 <UART_SetConfig+0x534>)
 801e26e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801e272:	461a      	mov	r2, r3
 801e274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e276:	fbb3 f2f2 	udiv	r2, r3, r2
 801e27a:	697b      	ldr	r3, [r7, #20]
 801e27c:	685b      	ldr	r3, [r3, #4]
 801e27e:	085b      	lsrs	r3, r3, #1
 801e280:	441a      	add	r2, r3
 801e282:	697b      	ldr	r3, [r7, #20]
 801e284:	685b      	ldr	r3, [r3, #4]
 801e286:	fbb2 f3f3 	udiv	r3, r2, r3
 801e28a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801e28c:	6a3b      	ldr	r3, [r7, #32]
 801e28e:	2b0f      	cmp	r3, #15
 801e290:	d909      	bls.n	801e2a6 <UART_SetConfig+0x502>
 801e292:	6a3b      	ldr	r3, [r7, #32]
 801e294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e298:	d205      	bcs.n	801e2a6 <UART_SetConfig+0x502>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801e29a:	6a3b      	ldr	r3, [r7, #32]
 801e29c:	b29a      	uxth	r2, r3
 801e29e:	697b      	ldr	r3, [r7, #20]
 801e2a0:	681b      	ldr	r3, [r3, #0]
 801e2a2:	60da      	str	r2, [r3, #12]
 801e2a4:	e002      	b.n	801e2ac <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 801e2a6:	2301      	movs	r3, #1
 801e2a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801e2ac:	697b      	ldr	r3, [r7, #20]
 801e2ae:	2201      	movs	r2, #1
 801e2b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801e2b4:	697b      	ldr	r3, [r7, #20]
 801e2b6:	2201      	movs	r2, #1
 801e2b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801e2bc:	697b      	ldr	r3, [r7, #20]
 801e2be:	2200      	movs	r2, #0
 801e2c0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801e2c2:	697b      	ldr	r3, [r7, #20]
 801e2c4:	2200      	movs	r2, #0
 801e2c6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801e2c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 801e2cc:	4618      	mov	r0, r3
 801e2ce:	3730      	adds	r7, #48	@ 0x30
 801e2d0:	46bd      	mov	sp, r7
 801e2d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801e2d6:	bf00      	nop
 801e2d8:	0802e008 	.word	0x0802e008
 801e2dc:	00f42400 	.word	0x00f42400

0801e2e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801e2e0:	b480      	push	{r7}
 801e2e2:	b083      	sub	sp, #12
 801e2e4:	af00      	add	r7, sp, #0
 801e2e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801e2e8:	687b      	ldr	r3, [r7, #4]
 801e2ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e2ec:	f003 0308 	and.w	r3, r3, #8
 801e2f0:	2b00      	cmp	r3, #0
 801e2f2:	d00a      	beq.n	801e30a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801e2f4:	687b      	ldr	r3, [r7, #4]
 801e2f6:	681b      	ldr	r3, [r3, #0]
 801e2f8:	685b      	ldr	r3, [r3, #4]
 801e2fa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801e2fe:	687b      	ldr	r3, [r7, #4]
 801e300:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801e302:	687b      	ldr	r3, [r7, #4]
 801e304:	681b      	ldr	r3, [r3, #0]
 801e306:	430a      	orrs	r2, r1
 801e308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801e30a:	687b      	ldr	r3, [r7, #4]
 801e30c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e30e:	f003 0301 	and.w	r3, r3, #1
 801e312:	2b00      	cmp	r3, #0
 801e314:	d00a      	beq.n	801e32c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801e316:	687b      	ldr	r3, [r7, #4]
 801e318:	681b      	ldr	r3, [r3, #0]
 801e31a:	685b      	ldr	r3, [r3, #4]
 801e31c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801e320:	687b      	ldr	r3, [r7, #4]
 801e322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801e324:	687b      	ldr	r3, [r7, #4]
 801e326:	681b      	ldr	r3, [r3, #0]
 801e328:	430a      	orrs	r2, r1
 801e32a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801e32c:	687b      	ldr	r3, [r7, #4]
 801e32e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e330:	f003 0302 	and.w	r3, r3, #2
 801e334:	2b00      	cmp	r3, #0
 801e336:	d00a      	beq.n	801e34e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801e338:	687b      	ldr	r3, [r7, #4]
 801e33a:	681b      	ldr	r3, [r3, #0]
 801e33c:	685b      	ldr	r3, [r3, #4]
 801e33e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801e342:	687b      	ldr	r3, [r7, #4]
 801e344:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801e346:	687b      	ldr	r3, [r7, #4]
 801e348:	681b      	ldr	r3, [r3, #0]
 801e34a:	430a      	orrs	r2, r1
 801e34c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801e34e:	687b      	ldr	r3, [r7, #4]
 801e350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e352:	f003 0304 	and.w	r3, r3, #4
 801e356:	2b00      	cmp	r3, #0
 801e358:	d00a      	beq.n	801e370 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801e35a:	687b      	ldr	r3, [r7, #4]
 801e35c:	681b      	ldr	r3, [r3, #0]
 801e35e:	685b      	ldr	r3, [r3, #4]
 801e360:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801e364:	687b      	ldr	r3, [r7, #4]
 801e366:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801e368:	687b      	ldr	r3, [r7, #4]
 801e36a:	681b      	ldr	r3, [r3, #0]
 801e36c:	430a      	orrs	r2, r1
 801e36e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801e370:	687b      	ldr	r3, [r7, #4]
 801e372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e374:	f003 0310 	and.w	r3, r3, #16
 801e378:	2b00      	cmp	r3, #0
 801e37a:	d00a      	beq.n	801e392 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801e37c:	687b      	ldr	r3, [r7, #4]
 801e37e:	681b      	ldr	r3, [r3, #0]
 801e380:	689b      	ldr	r3, [r3, #8]
 801e382:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801e386:	687b      	ldr	r3, [r7, #4]
 801e388:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801e38a:	687b      	ldr	r3, [r7, #4]
 801e38c:	681b      	ldr	r3, [r3, #0]
 801e38e:	430a      	orrs	r2, r1
 801e390:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801e392:	687b      	ldr	r3, [r7, #4]
 801e394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e396:	f003 0320 	and.w	r3, r3, #32
 801e39a:	2b00      	cmp	r3, #0
 801e39c:	d00a      	beq.n	801e3b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801e39e:	687b      	ldr	r3, [r7, #4]
 801e3a0:	681b      	ldr	r3, [r3, #0]
 801e3a2:	689b      	ldr	r3, [r3, #8]
 801e3a4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801e3a8:	687b      	ldr	r3, [r7, #4]
 801e3aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801e3ac:	687b      	ldr	r3, [r7, #4]
 801e3ae:	681b      	ldr	r3, [r3, #0]
 801e3b0:	430a      	orrs	r2, r1
 801e3b2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801e3b4:	687b      	ldr	r3, [r7, #4]
 801e3b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e3b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801e3bc:	2b00      	cmp	r3, #0
 801e3be:	d01a      	beq.n	801e3f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801e3c0:	687b      	ldr	r3, [r7, #4]
 801e3c2:	681b      	ldr	r3, [r3, #0]
 801e3c4:	685b      	ldr	r3, [r3, #4]
 801e3c6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801e3ca:	687b      	ldr	r3, [r7, #4]
 801e3cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801e3ce:	687b      	ldr	r3, [r7, #4]
 801e3d0:	681b      	ldr	r3, [r3, #0]
 801e3d2:	430a      	orrs	r2, r1
 801e3d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801e3d6:	687b      	ldr	r3, [r7, #4]
 801e3d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801e3da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801e3de:	d10a      	bne.n	801e3f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801e3e0:	687b      	ldr	r3, [r7, #4]
 801e3e2:	681b      	ldr	r3, [r3, #0]
 801e3e4:	685b      	ldr	r3, [r3, #4]
 801e3e6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801e3ea:	687b      	ldr	r3, [r7, #4]
 801e3ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801e3ee:	687b      	ldr	r3, [r7, #4]
 801e3f0:	681b      	ldr	r3, [r3, #0]
 801e3f2:	430a      	orrs	r2, r1
 801e3f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801e3f6:	687b      	ldr	r3, [r7, #4]
 801e3f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e3fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801e3fe:	2b00      	cmp	r3, #0
 801e400:	d00a      	beq.n	801e418 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801e402:	687b      	ldr	r3, [r7, #4]
 801e404:	681b      	ldr	r3, [r3, #0]
 801e406:	685b      	ldr	r3, [r3, #4]
 801e408:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801e40c:	687b      	ldr	r3, [r7, #4]
 801e40e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801e410:	687b      	ldr	r3, [r7, #4]
 801e412:	681b      	ldr	r3, [r3, #0]
 801e414:	430a      	orrs	r2, r1
 801e416:	605a      	str	r2, [r3, #4]
  }
}
 801e418:	bf00      	nop
 801e41a:	370c      	adds	r7, #12
 801e41c:	46bd      	mov	sp, r7
 801e41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e422:	4770      	bx	lr

0801e424 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801e424:	b580      	push	{r7, lr}
 801e426:	b098      	sub	sp, #96	@ 0x60
 801e428:	af02      	add	r7, sp, #8
 801e42a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801e42c:	687b      	ldr	r3, [r7, #4]
 801e42e:	2200      	movs	r2, #0
 801e430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801e434:	f7fa f9e8 	bl	8018808 <HAL_GetTick>
 801e438:	4602      	mov	r2, r0
 801e43a:	460b      	mov	r3, r1
 801e43c:	4613      	mov	r3, r2
 801e43e:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801e440:	687b      	ldr	r3, [r7, #4]
 801e442:	681b      	ldr	r3, [r3, #0]
 801e444:	681b      	ldr	r3, [r3, #0]
 801e446:	f003 0308 	and.w	r3, r3, #8
 801e44a:	2b08      	cmp	r3, #8
 801e44c:	d12f      	bne.n	801e4ae <UART_CheckIdleState+0x8a>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801e44e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801e452:	9300      	str	r3, [sp, #0]
 801e454:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e456:	2200      	movs	r2, #0
 801e458:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801e45c:	6878      	ldr	r0, [r7, #4]
 801e45e:	f000 f88e 	bl	801e57e <UART_WaitOnFlagUntilTimeout>
 801e462:	4603      	mov	r3, r0
 801e464:	2b00      	cmp	r3, #0
 801e466:	d022      	beq.n	801e4ae <UART_CheckIdleState+0x8a>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801e468:	687b      	ldr	r3, [r7, #4]
 801e46a:	681b      	ldr	r3, [r3, #0]
 801e46c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e46e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e470:	e853 3f00 	ldrex	r3, [r3]
 801e474:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801e476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e478:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801e47c:	653b      	str	r3, [r7, #80]	@ 0x50
 801e47e:	687b      	ldr	r3, [r7, #4]
 801e480:	681b      	ldr	r3, [r3, #0]
 801e482:	461a      	mov	r2, r3
 801e484:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801e486:	647b      	str	r3, [r7, #68]	@ 0x44
 801e488:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e48a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801e48c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801e48e:	e841 2300 	strex	r3, r2, [r1]
 801e492:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801e494:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e496:	2b00      	cmp	r3, #0
 801e498:	d1e6      	bne.n	801e468 <UART_CheckIdleState+0x44>

      huart->gState = HAL_UART_STATE_READY;
 801e49a:	687b      	ldr	r3, [r7, #4]
 801e49c:	2220      	movs	r2, #32
 801e49e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 801e4a2:	687b      	ldr	r3, [r7, #4]
 801e4a4:	2200      	movs	r2, #0
 801e4a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801e4aa:	2303      	movs	r3, #3
 801e4ac:	e063      	b.n	801e576 <UART_CheckIdleState+0x152>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801e4ae:	687b      	ldr	r3, [r7, #4]
 801e4b0:	681b      	ldr	r3, [r3, #0]
 801e4b2:	681b      	ldr	r3, [r3, #0]
 801e4b4:	f003 0304 	and.w	r3, r3, #4
 801e4b8:	2b04      	cmp	r3, #4
 801e4ba:	d149      	bne.n	801e550 <UART_CheckIdleState+0x12c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801e4bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801e4c0:	9300      	str	r3, [sp, #0]
 801e4c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e4c4:	2200      	movs	r2, #0
 801e4c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801e4ca:	6878      	ldr	r0, [r7, #4]
 801e4cc:	f000 f857 	bl	801e57e <UART_WaitOnFlagUntilTimeout>
 801e4d0:	4603      	mov	r3, r0
 801e4d2:	2b00      	cmp	r3, #0
 801e4d4:	d03c      	beq.n	801e550 <UART_CheckIdleState+0x12c>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801e4d6:	687b      	ldr	r3, [r7, #4]
 801e4d8:	681b      	ldr	r3, [r3, #0]
 801e4da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e4dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e4de:	e853 3f00 	ldrex	r3, [r3]
 801e4e2:	623b      	str	r3, [r7, #32]
   return(result);
 801e4e4:	6a3b      	ldr	r3, [r7, #32]
 801e4e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801e4ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801e4ec:	687b      	ldr	r3, [r7, #4]
 801e4ee:	681b      	ldr	r3, [r3, #0]
 801e4f0:	461a      	mov	r2, r3
 801e4f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801e4f4:	633b      	str	r3, [r7, #48]	@ 0x30
 801e4f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e4f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801e4fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801e4fc:	e841 2300 	strex	r3, r2, [r1]
 801e500:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801e502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e504:	2b00      	cmp	r3, #0
 801e506:	d1e6      	bne.n	801e4d6 <UART_CheckIdleState+0xb2>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801e508:	687b      	ldr	r3, [r7, #4]
 801e50a:	681b      	ldr	r3, [r3, #0]
 801e50c:	3308      	adds	r3, #8
 801e50e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e510:	693b      	ldr	r3, [r7, #16]
 801e512:	e853 3f00 	ldrex	r3, [r3]
 801e516:	60fb      	str	r3, [r7, #12]
   return(result);
 801e518:	68fb      	ldr	r3, [r7, #12]
 801e51a:	f023 0301 	bic.w	r3, r3, #1
 801e51e:	64bb      	str	r3, [r7, #72]	@ 0x48
 801e520:	687b      	ldr	r3, [r7, #4]
 801e522:	681b      	ldr	r3, [r3, #0]
 801e524:	3308      	adds	r3, #8
 801e526:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801e528:	61fa      	str	r2, [r7, #28]
 801e52a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e52c:	69b9      	ldr	r1, [r7, #24]
 801e52e:	69fa      	ldr	r2, [r7, #28]
 801e530:	e841 2300 	strex	r3, r2, [r1]
 801e534:	617b      	str	r3, [r7, #20]
   return(result);
 801e536:	697b      	ldr	r3, [r7, #20]
 801e538:	2b00      	cmp	r3, #0
 801e53a:	d1e5      	bne.n	801e508 <UART_CheckIdleState+0xe4>

      huart->RxState = HAL_UART_STATE_READY;
 801e53c:	687b      	ldr	r3, [r7, #4]
 801e53e:	2220      	movs	r2, #32
 801e540:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801e544:	687b      	ldr	r3, [r7, #4]
 801e546:	2200      	movs	r2, #0
 801e548:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801e54c:	2303      	movs	r3, #3
 801e54e:	e012      	b.n	801e576 <UART_CheckIdleState+0x152>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801e550:	687b      	ldr	r3, [r7, #4]
 801e552:	2220      	movs	r2, #32
 801e554:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801e558:	687b      	ldr	r3, [r7, #4]
 801e55a:	2220      	movs	r2, #32
 801e55c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801e560:	687b      	ldr	r3, [r7, #4]
 801e562:	2200      	movs	r2, #0
 801e564:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801e566:	687b      	ldr	r3, [r7, #4]
 801e568:	2200      	movs	r2, #0
 801e56a:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801e56c:	687b      	ldr	r3, [r7, #4]
 801e56e:	2200      	movs	r2, #0
 801e570:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801e574:	2300      	movs	r3, #0
}
 801e576:	4618      	mov	r0, r3
 801e578:	3758      	adds	r7, #88	@ 0x58
 801e57a:	46bd      	mov	sp, r7
 801e57c:	bd80      	pop	{r7, pc}

0801e57e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801e57e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801e582:	b084      	sub	sp, #16
 801e584:	af00      	add	r7, sp, #0
 801e586:	60f8      	str	r0, [r7, #12]
 801e588:	60b9      	str	r1, [r7, #8]
 801e58a:	603b      	str	r3, [r7, #0]
 801e58c:	4613      	mov	r3, r2
 801e58e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801e590:	e05b      	b.n	801e64a <UART_WaitOnFlagUntilTimeout+0xcc>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801e592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e594:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e598:	d057      	beq.n	801e64a <UART_WaitOnFlagUntilTimeout+0xcc>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801e59a:	f7fa f935 	bl	8018808 <HAL_GetTick>
 801e59e:	4602      	mov	r2, r0
 801e5a0:	460b      	mov	r3, r1
 801e5a2:	6839      	ldr	r1, [r7, #0]
 801e5a4:	2000      	movs	r0, #0
 801e5a6:	4688      	mov	r8, r1
 801e5a8:	4681      	mov	r9, r0
 801e5aa:	ebb2 0408 	subs.w	r4, r2, r8
 801e5ae:	eb63 0509 	sbc.w	r5, r3, r9
 801e5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5b4:	2200      	movs	r2, #0
 801e5b6:	469a      	mov	sl, r3
 801e5b8:	4693      	mov	fp, r2
 801e5ba:	45a2      	cmp	sl, r4
 801e5bc:	eb7b 0305 	sbcs.w	r3, fp, r5
 801e5c0:	d302      	bcc.n	801e5c8 <UART_WaitOnFlagUntilTimeout+0x4a>
 801e5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5c4:	2b00      	cmp	r3, #0
 801e5c6:	d101      	bne.n	801e5cc <UART_WaitOnFlagUntilTimeout+0x4e>
      {

        return HAL_TIMEOUT;
 801e5c8:	2303      	movs	r3, #3
 801e5ca:	e04e      	b.n	801e66a <UART_WaitOnFlagUntilTimeout+0xec>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801e5cc:	68fb      	ldr	r3, [r7, #12]
 801e5ce:	681b      	ldr	r3, [r3, #0]
 801e5d0:	681b      	ldr	r3, [r3, #0]
 801e5d2:	f003 0304 	and.w	r3, r3, #4
 801e5d6:	2b00      	cmp	r3, #0
 801e5d8:	d037      	beq.n	801e64a <UART_WaitOnFlagUntilTimeout+0xcc>
 801e5da:	68bb      	ldr	r3, [r7, #8]
 801e5dc:	2b80      	cmp	r3, #128	@ 0x80
 801e5de:	d034      	beq.n	801e64a <UART_WaitOnFlagUntilTimeout+0xcc>
 801e5e0:	68bb      	ldr	r3, [r7, #8]
 801e5e2:	2b40      	cmp	r3, #64	@ 0x40
 801e5e4:	d031      	beq.n	801e64a <UART_WaitOnFlagUntilTimeout+0xcc>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801e5e6:	68fb      	ldr	r3, [r7, #12]
 801e5e8:	681b      	ldr	r3, [r3, #0]
 801e5ea:	69db      	ldr	r3, [r3, #28]
 801e5ec:	f003 0308 	and.w	r3, r3, #8
 801e5f0:	2b08      	cmp	r3, #8
 801e5f2:	d110      	bne.n	801e616 <UART_WaitOnFlagUntilTimeout+0x98>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801e5f4:	68fb      	ldr	r3, [r7, #12]
 801e5f6:	681b      	ldr	r3, [r3, #0]
 801e5f8:	2208      	movs	r2, #8
 801e5fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801e5fc:	68f8      	ldr	r0, [r7, #12]
 801e5fe:	f000 f839 	bl	801e674 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801e602:	68fb      	ldr	r3, [r7, #12]
 801e604:	2208      	movs	r2, #8
 801e606:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801e60a:	68fb      	ldr	r3, [r7, #12]
 801e60c:	2200      	movs	r2, #0
 801e60e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801e612:	2301      	movs	r3, #1
 801e614:	e029      	b.n	801e66a <UART_WaitOnFlagUntilTimeout+0xec>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801e616:	68fb      	ldr	r3, [r7, #12]
 801e618:	681b      	ldr	r3, [r3, #0]
 801e61a:	69db      	ldr	r3, [r3, #28]
 801e61c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801e620:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801e624:	d111      	bne.n	801e64a <UART_WaitOnFlagUntilTimeout+0xcc>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801e626:	68fb      	ldr	r3, [r7, #12]
 801e628:	681b      	ldr	r3, [r3, #0]
 801e62a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801e62e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801e630:	68f8      	ldr	r0, [r7, #12]
 801e632:	f000 f81f 	bl	801e674 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801e636:	68fb      	ldr	r3, [r7, #12]
 801e638:	2220      	movs	r2, #32
 801e63a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801e63e:	68fb      	ldr	r3, [r7, #12]
 801e640:	2200      	movs	r2, #0
 801e642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801e646:	2303      	movs	r3, #3
 801e648:	e00f      	b.n	801e66a <UART_WaitOnFlagUntilTimeout+0xec>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801e64a:	68fb      	ldr	r3, [r7, #12]
 801e64c:	681b      	ldr	r3, [r3, #0]
 801e64e:	69da      	ldr	r2, [r3, #28]
 801e650:	68bb      	ldr	r3, [r7, #8]
 801e652:	4013      	ands	r3, r2
 801e654:	68ba      	ldr	r2, [r7, #8]
 801e656:	429a      	cmp	r2, r3
 801e658:	bf0c      	ite	eq
 801e65a:	2301      	moveq	r3, #1
 801e65c:	2300      	movne	r3, #0
 801e65e:	b2db      	uxtb	r3, r3
 801e660:	461a      	mov	r2, r3
 801e662:	79fb      	ldrb	r3, [r7, #7]
 801e664:	429a      	cmp	r2, r3
 801e666:	d094      	beq.n	801e592 <UART_WaitOnFlagUntilTimeout+0x14>
        }
      }
    }
  }
  return HAL_OK;
 801e668:	2300      	movs	r3, #0
}
 801e66a:	4618      	mov	r0, r3
 801e66c:	3710      	adds	r7, #16
 801e66e:	46bd      	mov	sp, r7
 801e670:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801e674 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801e674:	b480      	push	{r7}
 801e676:	b095      	sub	sp, #84	@ 0x54
 801e678:	af00      	add	r7, sp, #0
 801e67a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801e67c:	687b      	ldr	r3, [r7, #4]
 801e67e:	681b      	ldr	r3, [r3, #0]
 801e680:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e684:	e853 3f00 	ldrex	r3, [r3]
 801e688:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801e68a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e68c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801e690:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801e692:	687b      	ldr	r3, [r7, #4]
 801e694:	681b      	ldr	r3, [r3, #0]
 801e696:	461a      	mov	r2, r3
 801e698:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801e69a:	643b      	str	r3, [r7, #64]	@ 0x40
 801e69c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e69e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801e6a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801e6a2:	e841 2300 	strex	r3, r2, [r1]
 801e6a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801e6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e6aa:	2b00      	cmp	r3, #0
 801e6ac:	d1e6      	bne.n	801e67c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801e6ae:	687b      	ldr	r3, [r7, #4]
 801e6b0:	681b      	ldr	r3, [r3, #0]
 801e6b2:	3308      	adds	r3, #8
 801e6b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e6b6:	6a3b      	ldr	r3, [r7, #32]
 801e6b8:	e853 3f00 	ldrex	r3, [r3]
 801e6bc:	61fb      	str	r3, [r7, #28]
   return(result);
 801e6be:	69fb      	ldr	r3, [r7, #28]
 801e6c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801e6c4:	f023 0301 	bic.w	r3, r3, #1
 801e6c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 801e6ca:	687b      	ldr	r3, [r7, #4]
 801e6cc:	681b      	ldr	r3, [r3, #0]
 801e6ce:	3308      	adds	r3, #8
 801e6d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801e6d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e6d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e6d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801e6d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e6da:	e841 2300 	strex	r3, r2, [r1]
 801e6de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801e6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e6e2:	2b00      	cmp	r3, #0
 801e6e4:	d1e3      	bne.n	801e6ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801e6e6:	687b      	ldr	r3, [r7, #4]
 801e6e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801e6ea:	2b01      	cmp	r3, #1
 801e6ec:	d118      	bne.n	801e720 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801e6ee:	687b      	ldr	r3, [r7, #4]
 801e6f0:	681b      	ldr	r3, [r3, #0]
 801e6f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e6f4:	68fb      	ldr	r3, [r7, #12]
 801e6f6:	e853 3f00 	ldrex	r3, [r3]
 801e6fa:	60bb      	str	r3, [r7, #8]
   return(result);
 801e6fc:	68bb      	ldr	r3, [r7, #8]
 801e6fe:	f023 0310 	bic.w	r3, r3, #16
 801e702:	647b      	str	r3, [r7, #68]	@ 0x44
 801e704:	687b      	ldr	r3, [r7, #4]
 801e706:	681b      	ldr	r3, [r3, #0]
 801e708:	461a      	mov	r2, r3
 801e70a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e70c:	61bb      	str	r3, [r7, #24]
 801e70e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e710:	6979      	ldr	r1, [r7, #20]
 801e712:	69ba      	ldr	r2, [r7, #24]
 801e714:	e841 2300 	strex	r3, r2, [r1]
 801e718:	613b      	str	r3, [r7, #16]
   return(result);
 801e71a:	693b      	ldr	r3, [r7, #16]
 801e71c:	2b00      	cmp	r3, #0
 801e71e:	d1e6      	bne.n	801e6ee <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801e720:	687b      	ldr	r3, [r7, #4]
 801e722:	2220      	movs	r2, #32
 801e724:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801e728:	687b      	ldr	r3, [r7, #4]
 801e72a:	2200      	movs	r2, #0
 801e72c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801e72e:	687b      	ldr	r3, [r7, #4]
 801e730:	2200      	movs	r2, #0
 801e732:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801e734:	bf00      	nop
 801e736:	3754      	adds	r7, #84	@ 0x54
 801e738:	46bd      	mov	sp, r7
 801e73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e73e:	4770      	bx	lr

0801e740 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801e740:	b480      	push	{r7}
 801e742:	b085      	sub	sp, #20
 801e744:	af00      	add	r7, sp, #0
 801e746:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801e748:	687b      	ldr	r3, [r7, #4]
 801e74a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801e74e:	2b01      	cmp	r3, #1
 801e750:	d101      	bne.n	801e756 <HAL_UARTEx_DisableFifoMode+0x16>
 801e752:	2302      	movs	r3, #2
 801e754:	e027      	b.n	801e7a6 <HAL_UARTEx_DisableFifoMode+0x66>
 801e756:	687b      	ldr	r3, [r7, #4]
 801e758:	2201      	movs	r2, #1
 801e75a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801e75e:	687b      	ldr	r3, [r7, #4]
 801e760:	2224      	movs	r2, #36	@ 0x24
 801e762:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801e766:	687b      	ldr	r3, [r7, #4]
 801e768:	681b      	ldr	r3, [r3, #0]
 801e76a:	681b      	ldr	r3, [r3, #0]
 801e76c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801e76e:	687b      	ldr	r3, [r7, #4]
 801e770:	681b      	ldr	r3, [r3, #0]
 801e772:	681a      	ldr	r2, [r3, #0]
 801e774:	687b      	ldr	r3, [r7, #4]
 801e776:	681b      	ldr	r3, [r3, #0]
 801e778:	f022 0201 	bic.w	r2, r2, #1
 801e77c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801e77e:	68fb      	ldr	r3, [r7, #12]
 801e780:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801e784:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801e786:	687b      	ldr	r3, [r7, #4]
 801e788:	2200      	movs	r2, #0
 801e78a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801e78c:	687b      	ldr	r3, [r7, #4]
 801e78e:	681b      	ldr	r3, [r3, #0]
 801e790:	68fa      	ldr	r2, [r7, #12]
 801e792:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801e794:	687b      	ldr	r3, [r7, #4]
 801e796:	2220      	movs	r2, #32
 801e798:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801e79c:	687b      	ldr	r3, [r7, #4]
 801e79e:	2200      	movs	r2, #0
 801e7a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801e7a4:	2300      	movs	r3, #0
}
 801e7a6:	4618      	mov	r0, r3
 801e7a8:	3714      	adds	r7, #20
 801e7aa:	46bd      	mov	sp, r7
 801e7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e7b0:	4770      	bx	lr

0801e7b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801e7b2:	b580      	push	{r7, lr}
 801e7b4:	b084      	sub	sp, #16
 801e7b6:	af00      	add	r7, sp, #0
 801e7b8:	6078      	str	r0, [r7, #4]
 801e7ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801e7bc:	687b      	ldr	r3, [r7, #4]
 801e7be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801e7c2:	2b01      	cmp	r3, #1
 801e7c4:	d101      	bne.n	801e7ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801e7c6:	2302      	movs	r3, #2
 801e7c8:	e02d      	b.n	801e826 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801e7ca:	687b      	ldr	r3, [r7, #4]
 801e7cc:	2201      	movs	r2, #1
 801e7ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801e7d2:	687b      	ldr	r3, [r7, #4]
 801e7d4:	2224      	movs	r2, #36	@ 0x24
 801e7d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801e7da:	687b      	ldr	r3, [r7, #4]
 801e7dc:	681b      	ldr	r3, [r3, #0]
 801e7de:	681b      	ldr	r3, [r3, #0]
 801e7e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801e7e2:	687b      	ldr	r3, [r7, #4]
 801e7e4:	681b      	ldr	r3, [r3, #0]
 801e7e6:	681a      	ldr	r2, [r3, #0]
 801e7e8:	687b      	ldr	r3, [r7, #4]
 801e7ea:	681b      	ldr	r3, [r3, #0]
 801e7ec:	f022 0201 	bic.w	r2, r2, #1
 801e7f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801e7f2:	687b      	ldr	r3, [r7, #4]
 801e7f4:	681b      	ldr	r3, [r3, #0]
 801e7f6:	689b      	ldr	r3, [r3, #8]
 801e7f8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801e7fc:	687b      	ldr	r3, [r7, #4]
 801e7fe:	681b      	ldr	r3, [r3, #0]
 801e800:	683a      	ldr	r2, [r7, #0]
 801e802:	430a      	orrs	r2, r1
 801e804:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801e806:	6878      	ldr	r0, [r7, #4]
 801e808:	f000 f850 	bl	801e8ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801e80c:	687b      	ldr	r3, [r7, #4]
 801e80e:	681b      	ldr	r3, [r3, #0]
 801e810:	68fa      	ldr	r2, [r7, #12]
 801e812:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801e814:	687b      	ldr	r3, [r7, #4]
 801e816:	2220      	movs	r2, #32
 801e818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801e81c:	687b      	ldr	r3, [r7, #4]
 801e81e:	2200      	movs	r2, #0
 801e820:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801e824:	2300      	movs	r3, #0
}
 801e826:	4618      	mov	r0, r3
 801e828:	3710      	adds	r7, #16
 801e82a:	46bd      	mov	sp, r7
 801e82c:	bd80      	pop	{r7, pc}

0801e82e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801e82e:	b580      	push	{r7, lr}
 801e830:	b084      	sub	sp, #16
 801e832:	af00      	add	r7, sp, #0
 801e834:	6078      	str	r0, [r7, #4]
 801e836:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801e838:	687b      	ldr	r3, [r7, #4]
 801e83a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801e83e:	2b01      	cmp	r3, #1
 801e840:	d101      	bne.n	801e846 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801e842:	2302      	movs	r3, #2
 801e844:	e02d      	b.n	801e8a2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801e846:	687b      	ldr	r3, [r7, #4]
 801e848:	2201      	movs	r2, #1
 801e84a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801e84e:	687b      	ldr	r3, [r7, #4]
 801e850:	2224      	movs	r2, #36	@ 0x24
 801e852:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801e856:	687b      	ldr	r3, [r7, #4]
 801e858:	681b      	ldr	r3, [r3, #0]
 801e85a:	681b      	ldr	r3, [r3, #0]
 801e85c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801e85e:	687b      	ldr	r3, [r7, #4]
 801e860:	681b      	ldr	r3, [r3, #0]
 801e862:	681a      	ldr	r2, [r3, #0]
 801e864:	687b      	ldr	r3, [r7, #4]
 801e866:	681b      	ldr	r3, [r3, #0]
 801e868:	f022 0201 	bic.w	r2, r2, #1
 801e86c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801e86e:	687b      	ldr	r3, [r7, #4]
 801e870:	681b      	ldr	r3, [r3, #0]
 801e872:	689b      	ldr	r3, [r3, #8]
 801e874:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801e878:	687b      	ldr	r3, [r7, #4]
 801e87a:	681b      	ldr	r3, [r3, #0]
 801e87c:	683a      	ldr	r2, [r7, #0]
 801e87e:	430a      	orrs	r2, r1
 801e880:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801e882:	6878      	ldr	r0, [r7, #4]
 801e884:	f000 f812 	bl	801e8ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801e888:	687b      	ldr	r3, [r7, #4]
 801e88a:	681b      	ldr	r3, [r3, #0]
 801e88c:	68fa      	ldr	r2, [r7, #12]
 801e88e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801e890:	687b      	ldr	r3, [r7, #4]
 801e892:	2220      	movs	r2, #32
 801e894:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801e898:	687b      	ldr	r3, [r7, #4]
 801e89a:	2200      	movs	r2, #0
 801e89c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801e8a0:	2300      	movs	r3, #0
}
 801e8a2:	4618      	mov	r0, r3
 801e8a4:	3710      	adds	r7, #16
 801e8a6:	46bd      	mov	sp, r7
 801e8a8:	bd80      	pop	{r7, pc}
	...

0801e8ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801e8ac:	b480      	push	{r7}
 801e8ae:	b085      	sub	sp, #20
 801e8b0:	af00      	add	r7, sp, #0
 801e8b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801e8b4:	687b      	ldr	r3, [r7, #4]
 801e8b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801e8b8:	2b00      	cmp	r3, #0
 801e8ba:	d108      	bne.n	801e8ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801e8bc:	687b      	ldr	r3, [r7, #4]
 801e8be:	2201      	movs	r2, #1
 801e8c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801e8c4:	687b      	ldr	r3, [r7, #4]
 801e8c6:	2201      	movs	r2, #1
 801e8c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801e8cc:	e031      	b.n	801e932 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801e8ce:	2308      	movs	r3, #8
 801e8d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801e8d2:	2308      	movs	r3, #8
 801e8d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801e8d6:	687b      	ldr	r3, [r7, #4]
 801e8d8:	681b      	ldr	r3, [r3, #0]
 801e8da:	689b      	ldr	r3, [r3, #8]
 801e8dc:	0e5b      	lsrs	r3, r3, #25
 801e8de:	b2db      	uxtb	r3, r3
 801e8e0:	f003 0307 	and.w	r3, r3, #7
 801e8e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801e8e6:	687b      	ldr	r3, [r7, #4]
 801e8e8:	681b      	ldr	r3, [r3, #0]
 801e8ea:	689b      	ldr	r3, [r3, #8]
 801e8ec:	0f5b      	lsrs	r3, r3, #29
 801e8ee:	b2db      	uxtb	r3, r3
 801e8f0:	f003 0307 	and.w	r3, r3, #7
 801e8f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801e8f6:	7bbb      	ldrb	r3, [r7, #14]
 801e8f8:	7b3a      	ldrb	r2, [r7, #12]
 801e8fa:	4911      	ldr	r1, [pc, #68]	@ (801e940 <UARTEx_SetNbDataToProcess+0x94>)
 801e8fc:	5c8a      	ldrb	r2, [r1, r2]
 801e8fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801e902:	7b3a      	ldrb	r2, [r7, #12]
 801e904:	490f      	ldr	r1, [pc, #60]	@ (801e944 <UARTEx_SetNbDataToProcess+0x98>)
 801e906:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801e908:	fb93 f3f2 	sdiv	r3, r3, r2
 801e90c:	b29a      	uxth	r2, r3
 801e90e:	687b      	ldr	r3, [r7, #4]
 801e910:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801e914:	7bfb      	ldrb	r3, [r7, #15]
 801e916:	7b7a      	ldrb	r2, [r7, #13]
 801e918:	4909      	ldr	r1, [pc, #36]	@ (801e940 <UARTEx_SetNbDataToProcess+0x94>)
 801e91a:	5c8a      	ldrb	r2, [r1, r2]
 801e91c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801e920:	7b7a      	ldrb	r2, [r7, #13]
 801e922:	4908      	ldr	r1, [pc, #32]	@ (801e944 <UARTEx_SetNbDataToProcess+0x98>)
 801e924:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801e926:	fb93 f3f2 	sdiv	r3, r3, r2
 801e92a:	b29a      	uxth	r2, r3
 801e92c:	687b      	ldr	r3, [r7, #4]
 801e92e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801e932:	bf00      	nop
 801e934:	3714      	adds	r7, #20
 801e936:	46bd      	mov	sp, r7
 801e938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e93c:	4770      	bx	lr
 801e93e:	bf00      	nop
 801e940:	0802e020 	.word	0x0802e020
 801e944:	0802e028 	.word	0x0802e028

0801e948 <SX1280HalReset>:
#define MAX_HAL_BUFFER_SIZE 0xFF //
static uint8_t halTxBuffer[MAX_HAL_BUFFER_SIZE] = {0x00};
static uint8_t halRxBuffer[MAX_HAL_BUFFER_SIZE] = {0x00};

void SX1280HalReset(void)
{
 801e948:	b580      	push	{r7, lr}
 801e94a:	b082      	sub	sp, #8
 801e94c:	af00      	add	r7, sp, #0
  uint8_t stat = 0;
 801e94e:	2300      	movs	r3, #0
 801e950:	71fb      	strb	r3, [r7, #7]
  while (!stat)
 801e952:	e04a      	b.n	801e9ea <SX1280HalReset+0xa2>
  {
    HAL_GPIO_WritePin(RESET_SX1280_GPIO_Port, RESET_SX1280_Pin, GPIO_PIN_RESET);
 801e954:	2200      	movs	r2, #0
 801e956:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801e95a:	4828      	ldr	r0, [pc, #160]	@ (801e9fc <SX1280HalReset+0xb4>)
 801e95c:	f7fb fc28 	bl	801a1b0 <HAL_GPIO_WritePin>
    vTaskDelay(100);
 801e960:	f04f 0064 	mov.w	r0, #100	@ 0x64
 801e964:	f04f 0100 	mov.w	r1, #0
 801e968:	f002 f930 	bl	8020bcc <vTaskDelay>
    HAL_GPIO_WritePin(RESET_SX1280_GPIO_Port, RESET_SX1280_Pin, GPIO_PIN_SET);
 801e96c:	2201      	movs	r2, #1
 801e96e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801e972:	4822      	ldr	r0, [pc, #136]	@ (801e9fc <SX1280HalReset+0xb4>)
 801e974:	f7fb fc1c 	bl	801a1b0 <HAL_GPIO_WritePin>
    vTaskDelay(200);
 801e978:	f04f 00c8 	mov.w	r0, #200	@ 0xc8
 801e97c:	f04f 0100 	mov.w	r1, #0
 801e980:	f002 f924 	bl	8020bcc <vTaskDelay>
	SX1280HalReadCommand(RADIO_GET_STATUS, (uint8_t *) &stat, 1);
 801e984:	1dfb      	adds	r3, r7, #7
 801e986:	2201      	movs	r2, #1
 801e988:	4619      	mov	r1, r3
 801e98a:	20c0      	movs	r0, #192	@ 0xc0
 801e98c:	f000 fc26 	bl	801f1dc <SX1280HalReadCommand>
    vTaskDelay(200);
 801e990:	f04f 00c8 	mov.w	r0, #200	@ 0xc8
 801e994:	f04f 0100 	mov.w	r1, #0
 801e998:	f002 f918 	bl	8020bcc <vTaskDelay>
	SX1280HalReadCommand(RADIO_GET_STATUS, (uint8_t *) &stat, 1);
 801e99c:	1dfb      	adds	r3, r7, #7
 801e99e:	2201      	movs	r2, #1
 801e9a0:	4619      	mov	r1, r3
 801e9a2:	20c0      	movs	r0, #192	@ 0xc0
 801e9a4:	f000 fc1a 	bl	801f1dc <SX1280HalReadCommand>
#if PRINTF_SX1280
    waitToPrint();
 801e9a8:	f7ec fd4e 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "%u [SX1280] [HalReset] Lora Radio status returns 0, try again to reset radio.\r\n",(unsigned int) xTaskGetTickCount());
 801e9ac:	f002 fb5e 	bl	802106c <xTaskGetTickCount>
 801e9b0:	4602      	mov	r2, r0
 801e9b2:	460b      	mov	r3, r1
 801e9b4:	4613      	mov	r3, r2
 801e9b6:	4a12      	ldr	r2, [pc, #72]	@ (801ea00 <SX1280HalReset+0xb8>)
 801e9b8:	21c8      	movs	r1, #200	@ 0xc8
 801e9ba:	4812      	ldr	r0, [pc, #72]	@ (801ea04 <SX1280HalReset+0xbc>)
 801e9bc:	f7ec fc3e 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801e9c0:	4810      	ldr	r0, [pc, #64]	@ (801ea04 <SX1280HalReset+0xbc>)
 801e9c2:	f7e1 fbed 	bl	80001a0 <strlen>
 801e9c6:	4603      	mov	r3, r0
 801e9c8:	b2db      	uxtb	r3, r3
 801e9ca:	4619      	mov	r1, r3
 801e9cc:	480d      	ldr	r0, [pc, #52]	@ (801ea04 <SX1280HalReset+0xbc>)
 801e9ce:	f7ec fd4d 	bl	800b46c <huart2print>
#endif
    HAL_GPIO_WritePin(VSW1V8_On_GPIO_Port,   VSW1V8_On_Pin,   GPIO_PIN_SET);   // switch 1V8 for IMU, BME280 and VEML6035 on
 801e9d2:	2201      	movs	r2, #1
 801e9d4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801e9d8:	480b      	ldr	r0, [pc, #44]	@ (801ea08 <SX1280HalReset+0xc0>)
 801e9da:	f7fb fbe9 	bl	801a1b0 <HAL_GPIO_WritePin>
    vTaskDelay(200);
 801e9de:	f04f 00c8 	mov.w	r0, #200	@ 0xc8
 801e9e2:	f04f 0100 	mov.w	r1, #0
 801e9e6:	f002 f8f1 	bl	8020bcc <vTaskDelay>
  while (!stat)
 801e9ea:	79fb      	ldrb	r3, [r7, #7]
 801e9ec:	2b00      	cmp	r3, #0
 801e9ee:	d0b1      	beq.n	801e954 <SX1280HalReset+0xc>
  }
}
 801e9f0:	bf00      	nop
 801e9f2:	bf00      	nop
 801e9f4:	3708      	adds	r7, #8
 801e9f6:	46bd      	mov	sp, r7
 801e9f8:	bd80      	pop	{r7, pc}
 801e9fa:	bf00      	nop
 801e9fc:	42020000 	.word	0x42020000
 801ea00:	08029afc 	.word	0x08029afc
 801ea04:	200011d8 	.word	0x200011d8
 801ea08:	42020400 	.word	0x42020400

0801ea0c <SX1280WaitOnBusy>:
/*!
 * \brief Used to block execution waiting for low state on radio busy pin.
 *        Essentially used in SPI communications
 */
void SX1280WaitOnBusy(void)
{
 801ea0c:	b580      	push	{r7, lr}
 801ea0e:	b082      	sub	sp, #8
 801ea10:	af00      	add	r7, sp, #0
  uint32_t whileIterations = 0; // to prevent lock into while loop
 801ea12:	2300      	movs	r3, #0
 801ea14:	607b      	str	r3, [r7, #4]
  uint32_t onlyOnce        = 1;
 801ea16:	2301      	movs	r3, #1
 801ea18:	603b      	str	r3, [r7, #0]
  while(HAL_GPIO_ReadPin(BUSY_SX1280_GPIO_Port, BUSY_SX1280_Pin) == 1)
 801ea1a:	e025      	b.n	801ea68 <SX1280WaitOnBusy+0x5c>
  {
    if (onlyOnce)
 801ea1c:	683b      	ldr	r3, [r7, #0]
 801ea1e:	2b00      	cmp	r3, #0
 801ea20:	d001      	beq.n	801ea26 <SX1280WaitOnBusy+0x1a>
    {
      onlyOnce = 0;
 801ea22:	2300      	movs	r3, #0
 801ea24:	603b      	str	r3, [r7, #0]
//      waitToPrint();
//      npf_snprintf(uart_buf, 200, "%u [SX1280.c] [SX1280WaitOnBusy] Radio busy.\r\n",(unsigned int) xTaskGetTickCount());
//      huart2print(uart_buf, strlen(uart_buf));
//#endif
    }
    vTaskDelay(100);
 801ea26:	f04f 0064 	mov.w	r0, #100	@ 0x64
 801ea2a:	f04f 0100 	mov.w	r1, #0
 801ea2e:	f002 f8cd 	bl	8020bcc <vTaskDelay>
    if(whileIterations++ > 200)
 801ea32:	687b      	ldr	r3, [r7, #4]
 801ea34:	1c5a      	adds	r2, r3, #1
 801ea36:	607a      	str	r2, [r7, #4]
 801ea38:	2bc8      	cmp	r3, #200	@ 0xc8
 801ea3a:	d915      	bls.n	801ea68 <SX1280WaitOnBusy+0x5c>
    {
      waitToPrint();
 801ea3c:	f7ec fd04 	bl	800b448 <waitToPrint>
      npf_snprintf(uart_buf, 200, "%u [SX1280.c] [SX1280WaitOnBusy] Error: Jump out of while loop (Radio busy for > 20s).\r\n",(unsigned int) xTaskGetTickCount());
 801ea40:	f002 fb14 	bl	802106c <xTaskGetTickCount>
 801ea44:	4602      	mov	r2, r0
 801ea46:	460b      	mov	r3, r1
 801ea48:	4613      	mov	r3, r2
 801ea4a:	4a0c      	ldr	r2, [pc, #48]	@ (801ea7c <SX1280WaitOnBusy+0x70>)
 801ea4c:	21c8      	movs	r1, #200	@ 0xc8
 801ea4e:	480c      	ldr	r0, [pc, #48]	@ (801ea80 <SX1280WaitOnBusy+0x74>)
 801ea50:	f7ec fbf4 	bl	800b23c <npf_snprintf>
      huart2print(uart_buf, strlen(uart_buf));
 801ea54:	480a      	ldr	r0, [pc, #40]	@ (801ea80 <SX1280WaitOnBusy+0x74>)
 801ea56:	f7e1 fba3 	bl	80001a0 <strlen>
 801ea5a:	4603      	mov	r3, r0
 801ea5c:	b2db      	uxtb	r3, r3
 801ea5e:	4619      	mov	r1, r3
 801ea60:	4807      	ldr	r0, [pc, #28]	@ (801ea80 <SX1280WaitOnBusy+0x74>)
 801ea62:	f7ec fd03 	bl	800b46c <huart2print>
      return;
 801ea66:	e006      	b.n	801ea76 <SX1280WaitOnBusy+0x6a>
  while(HAL_GPIO_ReadPin(BUSY_SX1280_GPIO_Port, BUSY_SX1280_Pin) == 1)
 801ea68:	2101      	movs	r1, #1
 801ea6a:	4806      	ldr	r0, [pc, #24]	@ (801ea84 <SX1280WaitOnBusy+0x78>)
 801ea6c:	f7fb fb88 	bl	801a180 <HAL_GPIO_ReadPin>
 801ea70:	4603      	mov	r3, r0
 801ea72:	2b01      	cmp	r3, #1
 801ea74:	d0d2      	beq.n	801ea1c <SX1280WaitOnBusy+0x10>
//      huart2print(uart_buf, strlen(uart_buf));
//#endif
//
//    }
//  }
}
 801ea76:	3708      	adds	r7, #8
 801ea78:	46bd      	mov	sp, r7
 801ea7a:	bd80      	pop	{r7, pc}
 801ea7c:	08029b4c 	.word	0x08029b4c
 801ea80:	200011d8 	.word	0x200011d8
 801ea84:	42020400 	.word	0x42020400

0801ea88 <SX1280GetStatus>:

RadioStatus_t SX1280GetStatus(void)
{
 801ea88:	b5b0      	push	{r4, r5, r7, lr}
 801ea8a:	b084      	sub	sp, #16
 801ea8c:	af02      	add	r7, sp, #8
  uint8_t stat = 0;
 801ea8e:	2300      	movs	r3, #0
 801ea90:	71fb      	strb	r3, [r7, #7]
  RadioStatus_t status;
  SX1280HalReadCommand(RADIO_GET_STATUS, (uint8_t *) &stat, 1);
 801ea92:	1dfb      	adds	r3, r7, #7
 801ea94:	2201      	movs	r2, #1
 801ea96:	4619      	mov	r1, r3
 801ea98:	20c0      	movs	r0, #192	@ 0xc0
 801ea9a:	f000 fb9f 	bl	801f1dc <SX1280HalReadCommand>
  status.Value = stat;
 801ea9e:	79fb      	ldrb	r3, [r7, #7]
 801eaa0:	713b      	strb	r3, [r7, #4]

#if PRINTF_SX1280
  waitToPrint();
 801eaa2:	f7ec fcd1 	bl	800b448 <waitToPrint>
//  npf_snprintf(uart_buf, 200, "%u [SX1280] [GetStatus] Lora Radio status = %u: CmdStatus = %u, ChipMode = %u.\r\n",
//       (unsigned int) xTaskGetTickCount(), (unsigned int) status.Value, (unsigned int) status.Fields.CmdStatus, (unsigned int) status.Fields.ChipMode);
  npf_snprintf(uart_buf, 200, "%u [SX1280] [GetStatus] Lora Radio status = %u; ",(unsigned int) xTaskGetTickCount(), (unsigned int) status.Value);
 801eaa6:	f002 fae1 	bl	802106c <xTaskGetTickCount>
 801eaaa:	4602      	mov	r2, r0
 801eaac:	460b      	mov	r3, r1
 801eaae:	793b      	ldrb	r3, [r7, #4]
 801eab0:	9300      	str	r3, [sp, #0]
 801eab2:	4613      	mov	r3, r2
 801eab4:	4abf      	ldr	r2, [pc, #764]	@ (801edb4 <SX1280GetStatus+0x32c>)
 801eab6:	21c8      	movs	r1, #200	@ 0xc8
 801eab8:	48bf      	ldr	r0, [pc, #764]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eaba:	f7ec fbbf 	bl	800b23c <npf_snprintf>
  if (status.Fields.CpuBusy)
 801eabe:	793b      	ldrb	r3, [r7, #4]
 801eac0:	f003 0301 	and.w	r3, r3, #1
 801eac4:	b2db      	uxtb	r3, r3
 801eac6:	2b00      	cmp	r3, #0
 801eac8:	d00e      	beq.n	801eae8 <SX1280GetStatus+0x60>
  {
    strcat(uart_buf, "CpuBusy, ");
 801eaca:	48bb      	ldr	r0, [pc, #748]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eacc:	f7e1 fb68 	bl	80001a0 <strlen>
 801ead0:	4603      	mov	r3, r0
 801ead2:	461a      	mov	r2, r3
 801ead4:	4bb8      	ldr	r3, [pc, #736]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ead6:	4413      	add	r3, r2
 801ead8:	49b8      	ldr	r1, [pc, #736]	@ (801edbc <SX1280GetStatus+0x334>)
 801eada:	461a      	mov	r2, r3
 801eadc:	460b      	mov	r3, r1
 801eade:	cb03      	ldmia	r3!, {r0, r1}
 801eae0:	6010      	str	r0, [r2, #0]
 801eae2:	6051      	str	r1, [r2, #4]
 801eae4:	881b      	ldrh	r3, [r3, #0]
 801eae6:	8113      	strh	r3, [r2, #8]
  }
  if (status.Fields.DmaBusy)
 801eae8:	793b      	ldrb	r3, [r7, #4]
 801eaea:	f003 0302 	and.w	r3, r3, #2
 801eaee:	b2db      	uxtb	r3, r3
 801eaf0:	2b00      	cmp	r3, #0
 801eaf2:	d00e      	beq.n	801eb12 <SX1280GetStatus+0x8a>
  {
    strcat(uart_buf, "DmaBusy, ");
 801eaf4:	48b0      	ldr	r0, [pc, #704]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eaf6:	f7e1 fb53 	bl	80001a0 <strlen>
 801eafa:	4603      	mov	r3, r0
 801eafc:	461a      	mov	r2, r3
 801eafe:	4bae      	ldr	r3, [pc, #696]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eb00:	4413      	add	r3, r2
 801eb02:	49af      	ldr	r1, [pc, #700]	@ (801edc0 <SX1280GetStatus+0x338>)
 801eb04:	461a      	mov	r2, r3
 801eb06:	460b      	mov	r3, r1
 801eb08:	cb03      	ldmia	r3!, {r0, r1}
 801eb0a:	6010      	str	r0, [r2, #0]
 801eb0c:	6051      	str	r1, [r2, #4]
 801eb0e:	881b      	ldrh	r3, [r3, #0]
 801eb10:	8113      	strh	r3, [r2, #8]
  }
  strcat(uart_buf, "CmdStatus: ");
 801eb12:	48a9      	ldr	r0, [pc, #676]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eb14:	f7e1 fb44 	bl	80001a0 <strlen>
 801eb18:	4603      	mov	r3, r0
 801eb1a:	461a      	mov	r2, r3
 801eb1c:	4ba6      	ldr	r3, [pc, #664]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eb1e:	4413      	add	r3, r2
 801eb20:	4aa8      	ldr	r2, [pc, #672]	@ (801edc4 <SX1280GetStatus+0x33c>)
 801eb22:	461c      	mov	r4, r3
 801eb24:	4613      	mov	r3, r2
 801eb26:	cb07      	ldmia	r3!, {r0, r1, r2}
 801eb28:	6020      	str	r0, [r4, #0]
 801eb2a:	6061      	str	r1, [r4, #4]
 801eb2c:	60a2      	str	r2, [r4, #8]
  switch (status.Fields.CmdStatus)
 801eb2e:	793b      	ldrb	r3, [r7, #4]
 801eb30:	f3c3 0382 	ubfx	r3, r3, #2, #3
 801eb34:	b2db      	uxtb	r3, r3
 801eb36:	2b06      	cmp	r3, #6
 801eb38:	f200 809a 	bhi.w	801ec70 <SX1280GetStatus+0x1e8>
 801eb3c:	a201      	add	r2, pc, #4	@ (adr r2, 801eb44 <SX1280GetStatus+0xbc>)
 801eb3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801eb42:	bf00      	nop
 801eb44:	0801eb61 	.word	0x0801eb61
 801eb48:	0801eb7b 	.word	0x0801eb7b
 801eb4c:	0801ebab 	.word	0x0801ebab
 801eb50:	0801ebd5 	.word	0x0801ebd5
 801eb54:	0801ebf9 	.word	0x0801ebf9
 801eb58:	0801ec23 	.word	0x0801ec23
 801eb5c:	0801ec53 	.word	0x0801ec53
  {
    case 0x00:
      strcat(uart_buf, "0");
 801eb60:	4895      	ldr	r0, [pc, #596]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eb62:	f7e1 fb1d 	bl	80001a0 <strlen>
 801eb66:	4603      	mov	r3, r0
 801eb68:	461a      	mov	r2, r3
 801eb6a:	4b93      	ldr	r3, [pc, #588]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eb6c:	4413      	add	r3, r2
 801eb6e:	4996      	ldr	r1, [pc, #600]	@ (801edc8 <SX1280GetStatus+0x340>)
 801eb70:	461a      	mov	r2, r3
 801eb72:	460b      	mov	r3, r1
 801eb74:	881b      	ldrh	r3, [r3, #0]
 801eb76:	8013      	strh	r3, [r2, #0]
      break;
 801eb78:	e07a      	b.n	801ec70 <SX1280GetStatus+0x1e8>
    case 0x01:
      strcat(uart_buf, "Cmd successfully processed");
 801eb7a:	488f      	ldr	r0, [pc, #572]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eb7c:	f7e1 fb10 	bl	80001a0 <strlen>
 801eb80:	4603      	mov	r3, r0
 801eb82:	461a      	mov	r2, r3
 801eb84:	4b8c      	ldr	r3, [pc, #560]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eb86:	4413      	add	r3, r2
 801eb88:	4a90      	ldr	r2, [pc, #576]	@ (801edcc <SX1280GetStatus+0x344>)
 801eb8a:	461d      	mov	r5, r3
 801eb8c:	4614      	mov	r4, r2
 801eb8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801eb90:	6028      	str	r0, [r5, #0]
 801eb92:	6069      	str	r1, [r5, #4]
 801eb94:	60aa      	str	r2, [r5, #8]
 801eb96:	60eb      	str	r3, [r5, #12]
 801eb98:	cc03      	ldmia	r4!, {r0, r1}
 801eb9a:	6128      	str	r0, [r5, #16]
 801eb9c:	6169      	str	r1, [r5, #20]
 801eb9e:	8823      	ldrh	r3, [r4, #0]
 801eba0:	78a2      	ldrb	r2, [r4, #2]
 801eba2:	832b      	strh	r3, [r5, #24]
 801eba4:	4613      	mov	r3, r2
 801eba6:	76ab      	strb	r3, [r5, #26]
      break;
 801eba8:	e062      	b.n	801ec70 <SX1280GetStatus+0x1e8>
    case 0x02:
      strcat(uart_buf, "Data is available to host");
 801ebaa:	4883      	ldr	r0, [pc, #524]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ebac:	f7e1 faf8 	bl	80001a0 <strlen>
 801ebb0:	4603      	mov	r3, r0
 801ebb2:	461a      	mov	r2, r3
 801ebb4:	4b80      	ldr	r3, [pc, #512]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ebb6:	4413      	add	r3, r2
 801ebb8:	4a85      	ldr	r2, [pc, #532]	@ (801edd0 <SX1280GetStatus+0x348>)
 801ebba:	461d      	mov	r5, r3
 801ebbc:	4614      	mov	r4, r2
 801ebbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ebc0:	6028      	str	r0, [r5, #0]
 801ebc2:	6069      	str	r1, [r5, #4]
 801ebc4:	60aa      	str	r2, [r5, #8]
 801ebc6:	60eb      	str	r3, [r5, #12]
 801ebc8:	cc03      	ldmia	r4!, {r0, r1}
 801ebca:	6128      	str	r0, [r5, #16]
 801ebcc:	6169      	str	r1, [r5, #20]
 801ebce:	8823      	ldrh	r3, [r4, #0]
 801ebd0:	832b      	strh	r3, [r5, #24]
      break;
 801ebd2:	e04d      	b.n	801ec70 <SX1280GetStatus+0x1e8>
    case 0x03:
      strcat(uart_buf, "Command time-out");
 801ebd4:	4878      	ldr	r0, [pc, #480]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ebd6:	f7e1 fae3 	bl	80001a0 <strlen>
 801ebda:	4603      	mov	r3, r0
 801ebdc:	461a      	mov	r2, r3
 801ebde:	4b76      	ldr	r3, [pc, #472]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ebe0:	4413      	add	r3, r2
 801ebe2:	4a7c      	ldr	r2, [pc, #496]	@ (801edd4 <SX1280GetStatus+0x34c>)
 801ebe4:	461d      	mov	r5, r3
 801ebe6:	4614      	mov	r4, r2
 801ebe8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ebea:	6028      	str	r0, [r5, #0]
 801ebec:	6069      	str	r1, [r5, #4]
 801ebee:	60aa      	str	r2, [r5, #8]
 801ebf0:	60eb      	str	r3, [r5, #12]
 801ebf2:	7823      	ldrb	r3, [r4, #0]
 801ebf4:	742b      	strb	r3, [r5, #16]
      break;
 801ebf6:	e03b      	b.n	801ec70 <SX1280GetStatus+0x1e8>
    case 0x04:
      strcat(uart_buf, "Command processing error");
 801ebf8:	486f      	ldr	r0, [pc, #444]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ebfa:	f7e1 fad1 	bl	80001a0 <strlen>
 801ebfe:	4603      	mov	r3, r0
 801ec00:	461a      	mov	r2, r3
 801ec02:	4b6d      	ldr	r3, [pc, #436]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ec04:	4413      	add	r3, r2
 801ec06:	4a74      	ldr	r2, [pc, #464]	@ (801edd8 <SX1280GetStatus+0x350>)
 801ec08:	461d      	mov	r5, r3
 801ec0a:	4614      	mov	r4, r2
 801ec0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ec0e:	6028      	str	r0, [r5, #0]
 801ec10:	6069      	str	r1, [r5, #4]
 801ec12:	60aa      	str	r2, [r5, #8]
 801ec14:	60eb      	str	r3, [r5, #12]
 801ec16:	cc03      	ldmia	r4!, {r0, r1}
 801ec18:	6128      	str	r0, [r5, #16]
 801ec1a:	6169      	str	r1, [r5, #20]
 801ec1c:	7823      	ldrb	r3, [r4, #0]
 801ec1e:	762b      	strb	r3, [r5, #24]
      break;
 801ec20:	e026      	b.n	801ec70 <SX1280GetStatus+0x1e8>
    case 0x05:
      strcat(uart_buf, "Failure to execute command");
 801ec22:	4865      	ldr	r0, [pc, #404]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ec24:	f7e1 fabc 	bl	80001a0 <strlen>
 801ec28:	4603      	mov	r3, r0
 801ec2a:	461a      	mov	r2, r3
 801ec2c:	4b62      	ldr	r3, [pc, #392]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ec2e:	4413      	add	r3, r2
 801ec30:	4a6a      	ldr	r2, [pc, #424]	@ (801eddc <SX1280GetStatus+0x354>)
 801ec32:	461d      	mov	r5, r3
 801ec34:	4614      	mov	r4, r2
 801ec36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ec38:	6028      	str	r0, [r5, #0]
 801ec3a:	6069      	str	r1, [r5, #4]
 801ec3c:	60aa      	str	r2, [r5, #8]
 801ec3e:	60eb      	str	r3, [r5, #12]
 801ec40:	cc03      	ldmia	r4!, {r0, r1}
 801ec42:	6128      	str	r0, [r5, #16]
 801ec44:	6169      	str	r1, [r5, #20]
 801ec46:	8823      	ldrh	r3, [r4, #0]
 801ec48:	78a2      	ldrb	r2, [r4, #2]
 801ec4a:	832b      	strh	r3, [r5, #24]
 801ec4c:	4613      	mov	r3, r2
 801ec4e:	76ab      	strb	r3, [r5, #26]
      break;
 801ec50:	e00e      	b.n	801ec70 <SX1280GetStatus+0x1e8>
    case 0x06:
      strcat(uart_buf, "Command Tx done");
 801ec52:	4859      	ldr	r0, [pc, #356]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ec54:	f7e1 faa4 	bl	80001a0 <strlen>
 801ec58:	4603      	mov	r3, r0
 801ec5a:	461a      	mov	r2, r3
 801ec5c:	4b56      	ldr	r3, [pc, #344]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ec5e:	4413      	add	r3, r2
 801ec60:	4a5f      	ldr	r2, [pc, #380]	@ (801ede0 <SX1280GetStatus+0x358>)
 801ec62:	461c      	mov	r4, r3
 801ec64:	4615      	mov	r5, r2
 801ec66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801ec68:	6020      	str	r0, [r4, #0]
 801ec6a:	6061      	str	r1, [r4, #4]
 801ec6c:	60a2      	str	r2, [r4, #8]
 801ec6e:	60e3      	str	r3, [r4, #12]
  }
  strcat(uart_buf, ", ChipMode: ");
 801ec70:	4851      	ldr	r0, [pc, #324]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ec72:	f7e1 fa95 	bl	80001a0 <strlen>
 801ec76:	4603      	mov	r3, r0
 801ec78:	461a      	mov	r2, r3
 801ec7a:	4b4f      	ldr	r3, [pc, #316]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ec7c:	4413      	add	r3, r2
 801ec7e:	4a59      	ldr	r2, [pc, #356]	@ (801ede4 <SX1280GetStatus+0x35c>)
 801ec80:	461c      	mov	r4, r3
 801ec82:	4613      	mov	r3, r2
 801ec84:	cb07      	ldmia	r3!, {r0, r1, r2}
 801ec86:	6020      	str	r0, [r4, #0]
 801ec88:	6061      	str	r1, [r4, #4]
 801ec8a:	60a2      	str	r2, [r4, #8]
 801ec8c:	781b      	ldrb	r3, [r3, #0]
 801ec8e:	7323      	strb	r3, [r4, #12]
  switch (status.Fields.ChipMode)
 801ec90:	793b      	ldrb	r3, [r7, #4]
 801ec92:	f3c3 1342 	ubfx	r3, r3, #5, #3
 801ec96:	b2db      	uxtb	r3, r3
 801ec98:	2b06      	cmp	r3, #6
 801ec9a:	d873      	bhi.n	801ed84 <SX1280GetStatus+0x2fc>
 801ec9c:	a201      	add	r2, pc, #4	@ (adr r2, 801eca4 <SX1280GetStatus+0x21c>)
 801ec9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801eca2:	bf00      	nop
 801eca4:	0801ecc1 	.word	0x0801ecc1
 801eca8:	0801ecdb 	.word	0x0801ecdb
 801ecac:	0801ecf5 	.word	0x0801ecf5
 801ecb0:	0801ed15 	.word	0x0801ed15
 801ecb4:	0801ed39 	.word	0x0801ed39
 801ecb8:	0801ed53 	.word	0x0801ed53
 801ecbc:	0801ed6d 	.word	0x0801ed6d
  {
    case 0x00:
      strcat(uart_buf, "0");
 801ecc0:	483d      	ldr	r0, [pc, #244]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ecc2:	f7e1 fa6d 	bl	80001a0 <strlen>
 801ecc6:	4603      	mov	r3, r0
 801ecc8:	461a      	mov	r2, r3
 801ecca:	4b3b      	ldr	r3, [pc, #236]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eccc:	4413      	add	r3, r2
 801ecce:	493e      	ldr	r1, [pc, #248]	@ (801edc8 <SX1280GetStatus+0x340>)
 801ecd0:	461a      	mov	r2, r3
 801ecd2:	460b      	mov	r3, r1
 801ecd4:	881b      	ldrh	r3, [r3, #0]
 801ecd6:	8013      	strh	r3, [r2, #0]
      break;
 801ecd8:	e054      	b.n	801ed84 <SX1280GetStatus+0x2fc>
    case 0x01:
      strcat(uart_buf, "1");
 801ecda:	4837      	ldr	r0, [pc, #220]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ecdc:	f7e1 fa60 	bl	80001a0 <strlen>
 801ece0:	4603      	mov	r3, r0
 801ece2:	461a      	mov	r2, r3
 801ece4:	4b34      	ldr	r3, [pc, #208]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ece6:	4413      	add	r3, r2
 801ece8:	493f      	ldr	r1, [pc, #252]	@ (801ede8 <SX1280GetStatus+0x360>)
 801ecea:	461a      	mov	r2, r3
 801ecec:	460b      	mov	r3, r1
 801ecee:	881b      	ldrh	r3, [r3, #0]
 801ecf0:	8013      	strh	r3, [r2, #0]
      break;
 801ecf2:	e047      	b.n	801ed84 <SX1280GetStatus+0x2fc>
    case 0x02:
      strcat(uart_buf, "STDBY_RC");
 801ecf4:	4830      	ldr	r0, [pc, #192]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ecf6:	f7e1 fa53 	bl	80001a0 <strlen>
 801ecfa:	4603      	mov	r3, r0
 801ecfc:	461a      	mov	r2, r3
 801ecfe:	4b2e      	ldr	r3, [pc, #184]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed00:	4413      	add	r3, r2
 801ed02:	493a      	ldr	r1, [pc, #232]	@ (801edec <SX1280GetStatus+0x364>)
 801ed04:	461a      	mov	r2, r3
 801ed06:	460b      	mov	r3, r1
 801ed08:	cb03      	ldmia	r3!, {r0, r1}
 801ed0a:	6010      	str	r0, [r2, #0]
 801ed0c:	6051      	str	r1, [r2, #4]
 801ed0e:	781b      	ldrb	r3, [r3, #0]
 801ed10:	7213      	strb	r3, [r2, #8]
      break;
 801ed12:	e037      	b.n	801ed84 <SX1280GetStatus+0x2fc>
    case 0x03:
      strcat(uart_buf, "STDBY_XOSC");
 801ed14:	4828      	ldr	r0, [pc, #160]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed16:	f7e1 fa43 	bl	80001a0 <strlen>
 801ed1a:	4603      	mov	r3, r0
 801ed1c:	461a      	mov	r2, r3
 801ed1e:	4b26      	ldr	r3, [pc, #152]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed20:	4413      	add	r3, r2
 801ed22:	4933      	ldr	r1, [pc, #204]	@ (801edf0 <SX1280GetStatus+0x368>)
 801ed24:	461a      	mov	r2, r3
 801ed26:	460b      	mov	r3, r1
 801ed28:	cb03      	ldmia	r3!, {r0, r1}
 801ed2a:	6010      	str	r0, [r2, #0]
 801ed2c:	6051      	str	r1, [r2, #4]
 801ed2e:	8819      	ldrh	r1, [r3, #0]
 801ed30:	789b      	ldrb	r3, [r3, #2]
 801ed32:	8111      	strh	r1, [r2, #8]
 801ed34:	7293      	strb	r3, [r2, #10]
      break;
 801ed36:	e025      	b.n	801ed84 <SX1280GetStatus+0x2fc>
    case 0x04:
      strcat(uart_buf, "FS");
 801ed38:	481f      	ldr	r0, [pc, #124]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed3a:	f7e1 fa31 	bl	80001a0 <strlen>
 801ed3e:	4603      	mov	r3, r0
 801ed40:	461a      	mov	r2, r3
 801ed42:	4b1d      	ldr	r3, [pc, #116]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed44:	4413      	add	r3, r2
 801ed46:	4a2b      	ldr	r2, [pc, #172]	@ (801edf4 <SX1280GetStatus+0x36c>)
 801ed48:	8811      	ldrh	r1, [r2, #0]
 801ed4a:	7892      	ldrb	r2, [r2, #2]
 801ed4c:	8019      	strh	r1, [r3, #0]
 801ed4e:	709a      	strb	r2, [r3, #2]
      break;
 801ed50:	e018      	b.n	801ed84 <SX1280GetStatus+0x2fc>
    case 0x05:
      strcat(uart_buf, "Rx");
 801ed52:	4819      	ldr	r0, [pc, #100]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed54:	f7e1 fa24 	bl	80001a0 <strlen>
 801ed58:	4603      	mov	r3, r0
 801ed5a:	461a      	mov	r2, r3
 801ed5c:	4b16      	ldr	r3, [pc, #88]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed5e:	4413      	add	r3, r2
 801ed60:	4a25      	ldr	r2, [pc, #148]	@ (801edf8 <SX1280GetStatus+0x370>)
 801ed62:	8811      	ldrh	r1, [r2, #0]
 801ed64:	7892      	ldrb	r2, [r2, #2]
 801ed66:	8019      	strh	r1, [r3, #0]
 801ed68:	709a      	strb	r2, [r3, #2]
      break;
 801ed6a:	e00b      	b.n	801ed84 <SX1280GetStatus+0x2fc>
    case 0x06:
      strcat(uart_buf, "Tx");
 801ed6c:	4812      	ldr	r0, [pc, #72]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed6e:	f7e1 fa17 	bl	80001a0 <strlen>
 801ed72:	4603      	mov	r3, r0
 801ed74:	461a      	mov	r2, r3
 801ed76:	4b10      	ldr	r3, [pc, #64]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed78:	4413      	add	r3, r2
 801ed7a:	4a20      	ldr	r2, [pc, #128]	@ (801edfc <SX1280GetStatus+0x374>)
 801ed7c:	8811      	ldrh	r1, [r2, #0]
 801ed7e:	7892      	ldrb	r2, [r2, #2]
 801ed80:	8019      	strh	r1, [r3, #0]
 801ed82:	709a      	strb	r2, [r3, #2]
  }
  strcat(uart_buf, ".\r\n");
 801ed84:	480c      	ldr	r0, [pc, #48]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed86:	f7e1 fa0b 	bl	80001a0 <strlen>
 801ed8a:	4603      	mov	r3, r0
 801ed8c:	461a      	mov	r2, r3
 801ed8e:	4b0a      	ldr	r3, [pc, #40]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed90:	4413      	add	r3, r2
 801ed92:	4a1b      	ldr	r2, [pc, #108]	@ (801ee00 <SX1280GetStatus+0x378>)
 801ed94:	6810      	ldr	r0, [r2, #0]
 801ed96:	6018      	str	r0, [r3, #0]
  huart2print(uart_buf, strlen(uart_buf));
 801ed98:	4807      	ldr	r0, [pc, #28]	@ (801edb8 <SX1280GetStatus+0x330>)
 801ed9a:	f7e1 fa01 	bl	80001a0 <strlen>
 801ed9e:	4603      	mov	r3, r0
 801eda0:	b2db      	uxtb	r3, r3
 801eda2:	4619      	mov	r1, r3
 801eda4:	4804      	ldr	r0, [pc, #16]	@ (801edb8 <SX1280GetStatus+0x330>)
 801eda6:	f7ec fb61 	bl	800b46c <huart2print>
#endif
//  uint8_t CpuBusy   : 1;  //!< Flag for CPU radio busy
//  uint8_t DmaBusy   : 1;  //!< Flag for DMA busy
//  uint8_t CmdStatus : 3;  //!< Command status
//  uint8_t ChipMode  : 3;  //!< Chip mode
  return status;
 801edaa:	793b      	ldrb	r3, [r7, #4]
}
 801edac:	4618      	mov	r0, r3
 801edae:	3708      	adds	r7, #8
 801edb0:	46bd      	mov	sp, r7
 801edb2:	bdb0      	pop	{r4, r5, r7, pc}
 801edb4:	08029ba8 	.word	0x08029ba8
 801edb8:	200011d8 	.word	0x200011d8
 801edbc:	08029bdc 	.word	0x08029bdc
 801edc0:	08029be8 	.word	0x08029be8
 801edc4:	08029bf4 	.word	0x08029bf4
 801edc8:	08029c00 	.word	0x08029c00
 801edcc:	08029c04 	.word	0x08029c04
 801edd0:	08029c20 	.word	0x08029c20
 801edd4:	08029c3c 	.word	0x08029c3c
 801edd8:	08029c50 	.word	0x08029c50
 801eddc:	08029c6c 	.word	0x08029c6c
 801ede0:	08029c88 	.word	0x08029c88
 801ede4:	08029c98 	.word	0x08029c98
 801ede8:	08029ca8 	.word	0x08029ca8
 801edec:	08029cac 	.word	0x08029cac
 801edf0:	08029cb8 	.word	0x08029cb8
 801edf4:	08029cc4 	.word	0x08029cc4
 801edf8:	08029cc8 	.word	0x08029cc8
 801edfc:	08029ccc 	.word	0x08029ccc
 801ee00:	08029cd0 	.word	0x08029cd0
 801ee04:	00000000 	.word	0x00000000

0801ee08 <SetRfFrequency>:

void SetRfFrequency( uint32_t frequency )
{
 801ee08:	b580      	push	{r7, lr}
 801ee0a:	b084      	sub	sp, #16
 801ee0c:	af00      	add	r7, sp, #0
 801ee0e:	6078      	str	r0, [r7, #4]
  uint8_t buf[3];
  uint32_t freq = 0;
 801ee10:	2300      	movs	r3, #0
 801ee12:	60fb      	str	r3, [r7, #12]
  freq = ( uint32_t )( ( double )frequency / ( double )FREQ_STEP );
 801ee14:	6878      	ldr	r0, [r7, #4]
 801ee16:	f7e1 fb0d 	bl	8000434 <__aeabi_ui2d>
 801ee1a:	a311      	add	r3, pc, #68	@ (adr r3, 801ee60 <SetRfFrequency+0x58>)
 801ee1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ee20:	f7e1 fcac 	bl	800077c <__aeabi_ddiv>
 801ee24:	4602      	mov	r2, r0
 801ee26:	460b      	mov	r3, r1
 801ee28:	4610      	mov	r0, r2
 801ee2a:	4619      	mov	r1, r3
 801ee2c:	f7e1 fe16 	bl	8000a5c <__aeabi_d2uiz>
 801ee30:	4603      	mov	r3, r0
 801ee32:	60fb      	str	r3, [r7, #12]
  buf[0] = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 801ee34:	68fb      	ldr	r3, [r7, #12]
 801ee36:	0c1b      	lsrs	r3, r3, #16
 801ee38:	b2db      	uxtb	r3, r3
 801ee3a:	723b      	strb	r3, [r7, #8]
  buf[1] = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 801ee3c:	68fb      	ldr	r3, [r7, #12]
 801ee3e:	0a1b      	lsrs	r3, r3, #8
 801ee40:	b2db      	uxtb	r3, r3
 801ee42:	727b      	strb	r3, [r7, #9]
  buf[2] = ( uint8_t )( freq & 0xFF );
 801ee44:	68fb      	ldr	r3, [r7, #12]
 801ee46:	b2db      	uxtb	r3, r3
 801ee48:	72bb      	strb	r3, [r7, #10]
  SX1280HalWriteCommand( RADIO_SET_RFFREQUENCY, buf, 3 );
 801ee4a:	f107 0308 	add.w	r3, r7, #8
 801ee4e:	2203      	movs	r2, #3
 801ee50:	4619      	mov	r1, r3
 801ee52:	2086      	movs	r0, #134	@ 0x86
 801ee54:	f000 fa9c 	bl	801f390 <SX1280HalWriteCommand>
}
 801ee58:	bf00      	nop
 801ee5a:	3710      	adds	r7, #16
 801ee5c:	46bd      	mov	sp, r7
 801ee5e:	bd80      	pop	{r7, pc}
 801ee60:	00000000 	.word	0x00000000
 801ee64:	4068cba8 	.word	0x4068cba8

0801ee68 <SX1280SetSleep>:

void SX1280SetSleep(void)
{
 801ee68:	b580      	push	{r7, lr}
 801ee6a:	b084      	sub	sp, #16
 801ee6c:	af00      	add	r7, sp, #0
	uint8_t buf[10];
	buf[0] = 3; //20240420 sleep config data retention (both RAM and Buffer)
 801ee6e:	2303      	movs	r3, #3
 801ee70:	713b      	strb	r3, [r7, #4]
//                    ( sleepConfig.InstructionRamRetention << 2 ) |
//                    ( sleepConfig.DataBufferRetention << 1 ) |
//                    ( sleepConfig.DataRamRetention );
//
//    OperatingMode = MODE_SLEEP;
    SX1280HalWriteCommand(RADIO_SET_SLEEP, buf, 1 ); // 0x84
 801ee72:	1d3b      	adds	r3, r7, #4
 801ee74:	2201      	movs	r2, #1
 801ee76:	4619      	mov	r1, r3
 801ee78:	2084      	movs	r0, #132	@ 0x84
 801ee7a:	f000 fa89 	bl	801f390 <SX1280HalWriteCommand>
//    waitToPrint();
//    npf_snprintf(uart_buf, 200, "%u [SX1280.c] [SX1280SetSleep] Radio in sleep mode.\r\n",(unsigned int) xTaskGetTickCount());
//    huart2print(uart_buf, strlen(uart_buf));
//#endif

}
 801ee7e:	bf00      	nop
 801ee80:	3710      	adds	r7, #16
 801ee82:	46bd      	mov	sp, r7
 801ee84:	bd80      	pop	{r7, pc}
	...

0801ee88 <GoToStandby>:

void GoToStandby(uint8_t mode)//0-STDBY_RC  1-STDBY_XOSC
{
 801ee88:	b580      	push	{r7, lr}
 801ee8a:	b086      	sub	sp, #24
 801ee8c:	af00      	add	r7, sp, #0
 801ee8e:	4603      	mov	r3, r0
 801ee90:	71fb      	strb	r3, [r7, #7]
  uint8_t stat = 0;
 801ee92:	2300      	movs	r3, #0
 801ee94:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[10];
  if(mode == 0)
 801ee96:	79fb      	ldrb	r3, [r7, #7]
 801ee98:	2b00      	cmp	r3, #0
 801ee9a:	d102      	bne.n	801eea2 <GoToStandby+0x1a>
  {
    buf[0] = STDBY_RC; //0x00
 801ee9c:	2300      	movs	r3, #0
 801ee9e:	733b      	strb	r3, [r7, #12]
 801eea0:	e001      	b.n	801eea6 <GoToStandby+0x1e>
  }
  else
  {
    buf[0] = STDBY_XOSC;//0x01
 801eea2:	2301      	movs	r3, #1
 801eea4:	733b      	strb	r3, [r7, #12]
  }
  SX1280HalWriteCommand(RADIO_SET_STANDBY, buf, 1 ); // 0x80
 801eea6:	f107 030c 	add.w	r3, r7, #12
 801eeaa:	2201      	movs	r2, #1
 801eeac:	4619      	mov	r1, r3
 801eeae:	2080      	movs	r0, #128	@ 0x80
 801eeb0:	f000 fa6e 	bl	801f390 <SX1280HalWriteCommand>
  //check status
  SX1280HalReadCommand(RADIO_GET_STATUS, (uint8_t *) &stat, 1);
 801eeb4:	f107 0317 	add.w	r3, r7, #23
 801eeb8:	2201      	movs	r2, #1
 801eeba:	4619      	mov	r1, r3
 801eebc:	20c0      	movs	r0, #192	@ 0xc0
 801eebe:	f000 f98d 	bl	801f1dc <SX1280HalReadCommand>
  SX1280WaitOnBusy();
 801eec2:	f7ff fda3 	bl	801ea0c <SX1280WaitOnBusy>
#if PRINTF_SX1280_RADIO_BUSY
  waitToPrint();
 801eec6:	f7ec fabf 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [SX1280] [GoToStandby] Radio in standby mode.\r\n",(unsigned int) xTaskGetTickCount());
 801eeca:	f002 f8cf 	bl	802106c <xTaskGetTickCount>
 801eece:	4602      	mov	r2, r0
 801eed0:	460b      	mov	r3, r1
 801eed2:	4613      	mov	r3, r2
 801eed4:	4a08      	ldr	r2, [pc, #32]	@ (801eef8 <GoToStandby+0x70>)
 801eed6:	21c8      	movs	r1, #200	@ 0xc8
 801eed8:	4808      	ldr	r0, [pc, #32]	@ (801eefc <GoToStandby+0x74>)
 801eeda:	f7ec f9af 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801eede:	4807      	ldr	r0, [pc, #28]	@ (801eefc <GoToStandby+0x74>)
 801eee0:	f7e1 f95e 	bl	80001a0 <strlen>
 801eee4:	4603      	mov	r3, r0
 801eee6:	b2db      	uxtb	r3, r3
 801eee8:	4619      	mov	r1, r3
 801eeea:	4804      	ldr	r0, [pc, #16]	@ (801eefc <GoToStandby+0x74>)
 801eeec:	f7ec fabe 	bl	800b46c <huart2print>
  //xxx0 10xx - 2 data ready to be read
  //xxx0 11xx - 3 Command timeout
  //xxx1 00xx - 4 Command processing error
  //xxx1 01xx - 5 Failure to execute command
  //xxx1 10xx - 6 Packet TX complete
}
 801eef0:	bf00      	nop
 801eef2:	3718      	adds	r7, #24
 801eef4:	46bd      	mov	sp, r7
 801eef6:	bd80      	pop	{r7, pc}
 801eef8:	08029cd4 	.word	0x08029cd4
 801eefc:	200011d8 	.word	0x200011d8

0801ef00 <SetTypicalRegisterSettings>:

void SetTypicalRegisterSettings(uint8_t packetType, uint8_t payloadLength, uint8_t spreadingFactor, uint8_t bandwidth, uint8_t codingRate, uint8_t bleChannelNr)
{
 801ef00:	b590      	push	{r4, r7, lr}
 801ef02:	b087      	sub	sp, #28
 801ef04:	af00      	add	r7, sp, #0
 801ef06:	4604      	mov	r4, r0
 801ef08:	4608      	mov	r0, r1
 801ef0a:	4611      	mov	r1, r2
 801ef0c:	461a      	mov	r2, r3
 801ef0e:	4623      	mov	r3, r4
 801ef10:	71fb      	strb	r3, [r7, #7]
 801ef12:	4603      	mov	r3, r0
 801ef14:	71bb      	strb	r3, [r7, #6]
 801ef16:	460b      	mov	r3, r1
 801ef18:	717b      	strb	r3, [r7, #5]
 801ef1a:	4613      	mov	r3, r2
 801ef1c:	713b      	strb	r3, [r7, #4]
  uint8_t buf[7];
  uint8_t tempbuf[1];
  ////////////////////
  // Step 1: Go to standby_RC mode
  GoToStandby(0);//go to standby mode: 0 = STDBY_RC  1 = STDBY_XOSC
 801ef1e:	2000      	movs	r0, #0
 801ef20:	f7ff ffb2 	bl	801ee88 <GoToStandby>
  buf[0] = 0x00;  //TX buffer base Address
 801ef24:	2300      	movs	r3, #0
 801ef26:	743b      	strb	r3, [r7, #16]
  buf[1] = 0x00;  //RX buffer base Address
 801ef28:	2300      	movs	r3, #0
 801ef2a:	747b      	strb	r3, [r7, #17]
  SX1280HalWriteCommand(RADIO_SET_BUFFERBASEADDRESS, buf, 2);
 801ef2c:	f107 0310 	add.w	r3, r7, #16
 801ef30:	2202      	movs	r2, #2
 801ef32:	4619      	mov	r1, r3
 801ef34:	208f      	movs	r0, #143	@ 0x8f
 801ef36:	f000 fa2b 	bl	801f390 <SX1280HalWriteCommand>
  ////////////////////
  // Step 2: Set packet type
  buf[0] = packetType;  //0-GFSK, 1-LORA, 2-RANGING 3-FLRC
 801ef3a:	79fb      	ldrb	r3, [r7, #7]
 801ef3c:	743b      	strb	r3, [r7, #16]
  SX1280HalWriteCommand( RADIO_SET_PACKETTYPE, buf, 1 );
 801ef3e:	f107 0310 	add.w	r3, r7, #16
 801ef42:	2201      	movs	r2, #1
 801ef44:	4619      	mov	r1, r3
 801ef46:	208a      	movs	r0, #138	@ 0x8a
 801ef48:	f000 fa22 	bl	801f390 <SX1280HalWriteCommand>
  ////////////////////
  // Step 3: Set the modulation parameters
  buf[0] = spreadingFactor; // Spreading factor
 801ef4c:	797b      	ldrb	r3, [r7, #5]
 801ef4e:	743b      	strb	r3, [r7, #16]
  buf[1] = bandwidth;       // Bandwidth
 801ef50:	793b      	ldrb	r3, [r7, #4]
 801ef52:	747b      	strb	r3, [r7, #17]
  buf[2] = codingRate;      // CodingRate, ex LORA_CR_4_5
 801ef54:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801ef58:	74bb      	strb	r3, [r7, #18]
  SX1280HalWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, 3 );
 801ef5a:	f107 0310 	add.w	r3, r7, #16
 801ef5e:	2203      	movs	r2, #3
 801ef60:	4619      	mov	r1, r3
 801ef62:	208b      	movs	r0, #139	@ 0x8b
 801ef64:	f000 fa14 	bl	801f390 <SX1280HalWriteCommand>
  // Datasheet Note p131 - after SetModulationParams command:
  // If the Spreading Factor selected is SF5 or SF6, it is required to use WriteRegister( 0x925, 0x1E )
  if(buf[0] == LORA_SF5 || buf[0] == LORA_SF6){tempbuf[0] = 0x1E;}
 801ef68:	7c3b      	ldrb	r3, [r7, #16]
 801ef6a:	2b50      	cmp	r3, #80	@ 0x50
 801ef6c:	d002      	beq.n	801ef74 <SetTypicalRegisterSettings+0x74>
 801ef6e:	7c3b      	ldrb	r3, [r7, #16]
 801ef70:	2b60      	cmp	r3, #96	@ 0x60
 801ef72:	d101      	bne.n	801ef78 <SetTypicalRegisterSettings+0x78>
 801ef74:	231e      	movs	r3, #30
 801ef76:	733b      	strb	r3, [r7, #12]
  // If the Spreading Factor is SF7 or SF-8 then the command WriteRegister( 0x925, 0x37 ) must be used
  if(buf[0] == LORA_SF7 || buf[0] == LORA_SF8){tempbuf[0] = 0x37;}
 801ef78:	7c3b      	ldrb	r3, [r7, #16]
 801ef7a:	2b70      	cmp	r3, #112	@ 0x70
 801ef7c:	d002      	beq.n	801ef84 <SetTypicalRegisterSettings+0x84>
 801ef7e:	7c3b      	ldrb	r3, [r7, #16]
 801ef80:	2b80      	cmp	r3, #128	@ 0x80
 801ef82:	d101      	bne.n	801ef88 <SetTypicalRegisterSettings+0x88>
 801ef84:	2337      	movs	r3, #55	@ 0x37
 801ef86:	733b      	strb	r3, [r7, #12]
  // If the Spreading Factor is SF9, SF10, SF11 or SF12, then the command WriteRegister( 0x925, 0x32 ) must be used
  if(buf[0] == LORA_SF9 || buf[0] == LORA_SF10 || buf[0] == LORA_SF11 || buf[0] == LORA_SF12){tempbuf[0] = 0x32;}
 801ef88:	7c3b      	ldrb	r3, [r7, #16]
 801ef8a:	2b90      	cmp	r3, #144	@ 0x90
 801ef8c:	d008      	beq.n	801efa0 <SetTypicalRegisterSettings+0xa0>
 801ef8e:	7c3b      	ldrb	r3, [r7, #16]
 801ef90:	2ba0      	cmp	r3, #160	@ 0xa0
 801ef92:	d005      	beq.n	801efa0 <SetTypicalRegisterSettings+0xa0>
 801ef94:	7c3b      	ldrb	r3, [r7, #16]
 801ef96:	2bb0      	cmp	r3, #176	@ 0xb0
 801ef98:	d002      	beq.n	801efa0 <SetTypicalRegisterSettings+0xa0>
 801ef9a:	7c3b      	ldrb	r3, [r7, #16]
 801ef9c:	2bc0      	cmp	r3, #192	@ 0xc0
 801ef9e:	d101      	bne.n	801efa4 <SetTypicalRegisterSettings+0xa4>
 801efa0:	2332      	movs	r3, #50	@ 0x32
 801efa2:	733b      	strb	r3, [r7, #12]
  WriteRegister_16bAddress(0x925, tempbuf, 1);
 801efa4:	f107 030c 	add.w	r3, r7, #12
 801efa8:	2201      	movs	r2, #1
 801efaa:	4619      	mov	r1, r3
 801efac:	f640 1025 	movw	r0, #2341	@ 0x925
 801efb0:	f000 f868 	bl	801f084 <WriteRegister_16bAddress>
  // Datasheet Note p131 - after SetModulationParams command:
  // In all cases 0x1 must be written to the Frequency Error Compensation mode register 0x093C
  buf[0] = 0x01; // LORA_SF_10
 801efb4:	2301      	movs	r3, #1
 801efb6:	743b      	strb	r3, [r7, #16]
  WriteRegister_16bAddress(0x93C, buf, 1);
 801efb8:	f107 0310 	add.w	r3, r7, #16
 801efbc:	2201      	movs	r2, #1
 801efbe:	4619      	mov	r1, r3
 801efc0:	f640 103c 	movw	r0, #2364	@ 0x93c
 801efc4:	f000 f85e 	bl	801f084 <WriteRegister_16bAddress>
  ////////////////////
  // Step 4: Set the packet parameters
#if PLANTSENSOR
  buf[0] = 0x08;   // changed to 0x08 for TTN (was 0xC)
 801efc8:	2308      	movs	r3, #8
 801efca:	743b      	strb	r3, [r7, #16]
#else
  buf[0] = 0x0C;                 // PreambleLength, normally 0x0C
#endif
  buf[1] = LORA_PACKET_EXPLICIT; // HeaderType explicit
 801efcc:	2300      	movs	r3, #0
 801efce:	747b      	strb	r3, [r7, #17]
  buf[2] = payloadLength;        // PayloadLength
 801efd0:	79bb      	ldrb	r3, [r7, #6]
 801efd2:	74bb      	strb	r3, [r7, #18]
  buf[3] = LORA_CRC_ON;          // CRC enabled
 801efd4:	2320      	movs	r3, #32
 801efd6:	74fb      	strb	r3, [r7, #19]
#if PLANTSENSOR
  buf[4] = LORA_IQ_NORMAL;       // InvertIQ/chirp invert //was normal
 801efd8:	2340      	movs	r3, #64	@ 0x40
 801efda:	753b      	strb	r3, [r7, #20]
#else
  buf[4] = LORA_IQ_INVERTED;       // InvertIQ/chirp invert //was normal
#endif
  buf[5] = 0x00;                 // not used
 801efdc:	2300      	movs	r3, #0
 801efde:	757b      	strb	r3, [r7, #21]
  buf[6] = 0x00;                 // not used
 801efe0:	2300      	movs	r3, #0
 801efe2:	75bb      	strb	r3, [r7, #22]
  SX1280HalWriteCommand( RADIO_SET_PACKETPARAMS, buf, 7 );
 801efe4:	f107 0310 	add.w	r3, r7, #16
 801efe8:	2207      	movs	r2, #7
 801efea:	4619      	mov	r1, r3
 801efec:	208c      	movs	r0, #140	@ 0x8c
 801efee:	f000 f9cf 	bl	801f390 <SX1280HalWriteCommand>
#if PRINTF_SX1280
   waitToPrint();
 801eff2:	f7ec fa29 	bl	800b448 <waitToPrint>
   npf_snprintf(uart_buf, 200, "%u [SX1280] [SetTypicalRegisterSettings] packet parameters set.\r\n",(unsigned int) xTaskGetTickCount());
 801eff6:	f002 f839 	bl	802106c <xTaskGetTickCount>
 801effa:	4602      	mov	r2, r0
 801effc:	460b      	mov	r3, r1
 801effe:	4613      	mov	r3, r2
 801f000:	4a1c      	ldr	r2, [pc, #112]	@ (801f074 <SetTypicalRegisterSettings+0x174>)
 801f002:	21c8      	movs	r1, #200	@ 0xc8
 801f004:	481c      	ldr	r0, [pc, #112]	@ (801f078 <SetTypicalRegisterSettings+0x178>)
 801f006:	f7ec f919 	bl	800b23c <npf_snprintf>
   huart2print(uart_buf, strlen(uart_buf));
 801f00a:	481b      	ldr	r0, [pc, #108]	@ (801f078 <SetTypicalRegisterSettings+0x178>)
 801f00c:	f7e1 f8c8 	bl	80001a0 <strlen>
 801f010:	4603      	mov	r3, r0
 801f012:	b2db      	uxtb	r3, r3
 801f014:	4619      	mov	r1, r3
 801f016:	4818      	ldr	r0, [pc, #96]	@ (801f078 <SetTypicalRegisterSettings+0x178>)
 801f018:	f7ec fa28 	bl	800b46c <huart2print>
#endif
  ////////////////////
  // Step 5: Set the RF frequency to be used
  SetRfFrequency(Channelf[bleChannelNr]); //set TX freq to first in hop list
 801f01c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801f020:	4a16      	ldr	r2, [pc, #88]	@ (801f07c <SetTypicalRegisterSettings+0x17c>)
 801f022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801f026:	4618      	mov	r0, r3
 801f028:	f7ff feee 	bl	801ee08 <SetRfFrequency>
#if PRINTF_SX1280
   waitToPrint();
 801f02c:	f7ec fa0c 	bl	800b448 <waitToPrint>
   npf_snprintf(uart_buf, 200, "%u [SX1280] [SetTypicalRegisterSettings] Tx frequency set.\r\n",(unsigned int) xTaskGetTickCount());
 801f030:	f002 f81c 	bl	802106c <xTaskGetTickCount>
 801f034:	4602      	mov	r2, r0
 801f036:	460b      	mov	r3, r1
 801f038:	4613      	mov	r3, r2
 801f03a:	4a11      	ldr	r2, [pc, #68]	@ (801f080 <SetTypicalRegisterSettings+0x180>)
 801f03c:	21c8      	movs	r1, #200	@ 0xc8
 801f03e:	480e      	ldr	r0, [pc, #56]	@ (801f078 <SetTypicalRegisterSettings+0x178>)
 801f040:	f7ec f8fc 	bl	800b23c <npf_snprintf>
   huart2print(uart_buf, strlen(uart_buf));
 801f044:	480c      	ldr	r0, [pc, #48]	@ (801f078 <SetTypicalRegisterSettings+0x178>)
 801f046:	f7e1 f8ab 	bl	80001a0 <strlen>
 801f04a:	4603      	mov	r3, r0
 801f04c:	b2db      	uxtb	r3, r3
 801f04e:	4619      	mov	r1, r3
 801f050:	4809      	ldr	r0, [pc, #36]	@ (801f078 <SetTypicalRegisterSettings+0x178>)
 801f052:	f7ec fa0b 	bl	800b46c <huart2print>
#endif
  ////////////////////
  // Step 6: Set the Tx parameters - power and TX ramp time
  buf[0] = 31;  // PoutMAX (dB) = -18 + 31 = +13dBm (+12.5 max) transmit power 31 = 0x1F
 801f056:	231f      	movs	r3, #31
 801f058:	743b      	strb	r3, [r7, #16]
                  // Pout    (dB) = -18 + 18 =   0dBm transmit power = 0x12
                  // PoutMIN (dB) = -18 +  0 = -18dBm transmit power
  buf[1] = 0xE0;  // 20uS = 0xEO ramp time - best for less out of band noise = lowest ramp time
 801f05a:	23e0      	movs	r3, #224	@ 0xe0
 801f05c:	747b      	strb	r3, [r7, #17]
                  // 10us = 0x80
                  //  8us = 0x60
                  //  6us = 0x40
                  //  4us = 0x20
                  //  2us = 0x00
  SX1280HalWriteCommand( RADIO_SET_TXPARAMS, buf, 2 );  // 0x8E
 801f05e:	f107 0310 	add.w	r3, r7, #16
 801f062:	2202      	movs	r2, #2
 801f064:	4619      	mov	r1, r3
 801f066:	208e      	movs	r0, #142	@ 0x8e
 801f068:	f000 f992 	bl	801f390 <SX1280HalWriteCommand>
}
 801f06c:	bf00      	nop
 801f06e:	371c      	adds	r7, #28
 801f070:	46bd      	mov	sp, r7
 801f072:	bd90      	pop	{r4, r7, pc}
 801f074:	08029d08 	.word	0x08029d08
 801f078:	200011d8 	.word	0x200011d8
 801f07c:	0802dc58 	.word	0x0802dc58
 801f080:	08029d4c 	.word	0x08029d4c

0801f084 <WriteRegister_16bAddress>:

void WriteRegister_16bAddress( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801f084:	b580      	push	{r7, lr}
 801f086:	b084      	sub	sp, #16
 801f088:	af00      	add	r7, sp, #0
 801f08a:	4603      	mov	r3, r0
 801f08c:	6039      	str	r1, [r7, #0]
 801f08e:	80fb      	strh	r3, [r7, #6]
 801f090:	4613      	mov	r3, r2
 801f092:	80bb      	strh	r3, [r7, #4]
  uint16_t halSize  = size + 3;
 801f094:	88bb      	ldrh	r3, [r7, #4]
 801f096:	3303      	adds	r3, #3
 801f098:	81fb      	strh	r3, [r7, #14]
  SX1280WaitOnBusy();
 801f09a:	f7ff fcb7 	bl	801ea0c <SX1280WaitOnBusy>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f09e:	2200      	movs	r2, #0
 801f0a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f0a4:	4813      	ldr	r0, [pc, #76]	@ (801f0f4 <WriteRegister_16bAddress+0x70>)
 801f0a6:	f7fb f883 	bl	801a1b0 <HAL_GPIO_WritePin>
  halTxBuffer[0] = RADIO_WRITE_REGISTER; //0x18 command for writing a block of bytes in a data memory space
 801f0aa:	4b13      	ldr	r3, [pc, #76]	@ (801f0f8 <WriteRegister_16bAddress+0x74>)
 801f0ac:	2218      	movs	r2, #24
 801f0ae:	701a      	strb	r2, [r3, #0]
  halTxBuffer[1] = (address & 0xFF00) >> 8 ;
 801f0b0:	88fb      	ldrh	r3, [r7, #6]
 801f0b2:	0a1b      	lsrs	r3, r3, #8
 801f0b4:	b29b      	uxth	r3, r3
 801f0b6:	b2da      	uxtb	r2, r3
 801f0b8:	4b0f      	ldr	r3, [pc, #60]	@ (801f0f8 <WriteRegister_16bAddress+0x74>)
 801f0ba:	705a      	strb	r2, [r3, #1]
  halTxBuffer[2] =  address & 0x00FF;
 801f0bc:	88fb      	ldrh	r3, [r7, #6]
 801f0be:	b2da      	uxtb	r2, r3
 801f0c0:	4b0d      	ldr	r3, [pc, #52]	@ (801f0f8 <WriteRegister_16bAddress+0x74>)
 801f0c2:	709a      	strb	r2, [r3, #2]
  memcpy(halTxBuffer + 3, (uint8_t *)buffer, size);
 801f0c4:	480d      	ldr	r0, [pc, #52]	@ (801f0fc <WriteRegister_16bAddress+0x78>)
 801f0c6:	88bb      	ldrh	r3, [r7, #4]
 801f0c8:	461a      	mov	r2, r3
 801f0ca:	6839      	ldr	r1, [r7, #0]
 801f0cc:	f004 fd8f 	bl	8023bee <memcpy>
  HAL_SPI_Transmit(&hspi1, (uint8_t *)halTxBuffer, halSize, 100);
 801f0d0:	89fa      	ldrh	r2, [r7, #14]
 801f0d2:	2364      	movs	r3, #100	@ 0x64
 801f0d4:	4908      	ldr	r1, [pc, #32]	@ (801f0f8 <WriteRegister_16bAddress+0x74>)
 801f0d6:	480a      	ldr	r0, [pc, #40]	@ (801f100 <WriteRegister_16bAddress+0x7c>)
 801f0d8:	f7fd fa96 	bl	801c608 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f0dc:	2201      	movs	r2, #1
 801f0de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f0e2:	4804      	ldr	r0, [pc, #16]	@ (801f0f4 <WriteRegister_16bAddress+0x70>)
 801f0e4:	f7fb f864 	bl	801a1b0 <HAL_GPIO_WritePin>
  //if( address != RADIO_SET_SLEEP )
  SX1280WaitOnBusy();
 801f0e8:	f7ff fc90 	bl	801ea0c <SX1280WaitOnBusy>
}
 801f0ec:	bf00      	nop
 801f0ee:	3710      	adds	r7, #16
 801f0f0:	46bd      	mov	sp, r7
 801f0f2:	bd80      	pop	{r7, pc}
 801f0f4:	42020000 	.word	0x42020000
 801f0f8:	20001fe8 	.word	0x20001fe8
 801f0fc:	20001feb 	.word	0x20001feb
 801f100:	20001910 	.word	0x20001910

0801f104 <ReadRegister_16bAddress>:

void ReadRegister_16bAddress( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801f104:	b580      	push	{r7, lr}
 801f106:	b086      	sub	sp, #24
 801f108:	af02      	add	r7, sp, #8
 801f10a:	4603      	mov	r3, r0
 801f10c:	6039      	str	r1, [r7, #0]
 801f10e:	80fb      	strh	r3, [r7, #6]
 801f110:	4613      	mov	r3, r2
 801f112:	80bb      	strh	r3, [r7, #4]
  //uint8_t status;
  uint16_t halSize  = size + 3;
 801f114:	88bb      	ldrh	r3, [r7, #4]
 801f116:	3303      	adds	r3, #3
 801f118:	81bb      	strh	r3, [r7, #12]
  halTxBuffer[0] = RADIO_READ_REGISTER;// send 0x19
 801f11a:	4b29      	ldr	r3, [pc, #164]	@ (801f1c0 <ReadRegister_16bAddress+0xbc>)
 801f11c:	2219      	movs	r2, #25
 801f11e:	701a      	strb	r2, [r3, #0]
  halTxBuffer[1] = ( address & 0xFF00 ) >> 8 ;//send 00 C0
 801f120:	88fb      	ldrh	r3, [r7, #6]
 801f122:	0a1b      	lsrs	r3, r3, #8
 801f124:	b29b      	uxth	r3, r3
 801f126:	b2da      	uxtb	r2, r3
 801f128:	4b25      	ldr	r3, [pc, #148]	@ (801f1c0 <ReadRegister_16bAddress+0xbc>)
 801f12a:	705a      	strb	r2, [r3, #1]
  halTxBuffer[2] = address & 0x00FF;
 801f12c:	88fb      	ldrh	r3, [r7, #6]
 801f12e:	b2da      	uxtb	r2, r3
 801f130:	4b23      	ldr	r3, [pc, #140]	@ (801f1c0 <ReadRegister_16bAddress+0xbc>)
 801f132:	709a      	strb	r2, [r3, #2]
  //halTxBuffer[3] = 0x00;// send 00
  for(uint16_t index = 0; index < size; index++)
 801f134:	2300      	movs	r3, #0
 801f136:	81fb      	strh	r3, [r7, #14]
 801f138:	e007      	b.n	801f14a <ReadRegister_16bAddress+0x46>
  {
    halTxBuffer[3+index] = 0x00;
 801f13a:	89fb      	ldrh	r3, [r7, #14]
 801f13c:	3303      	adds	r3, #3
 801f13e:	4a20      	ldr	r2, [pc, #128]	@ (801f1c0 <ReadRegister_16bAddress+0xbc>)
 801f140:	2100      	movs	r1, #0
 801f142:	54d1      	strb	r1, [r2, r3]
  for(uint16_t index = 0; index < size; index++)
 801f144:	89fb      	ldrh	r3, [r7, #14]
 801f146:	3301      	adds	r3, #1
 801f148:	81fb      	strh	r3, [r7, #14]
 801f14a:	89fa      	ldrh	r2, [r7, #14]
 801f14c:	88bb      	ldrh	r3, [r7, #4]
 801f14e:	429a      	cmp	r2, r3
 801f150:	d3f3      	bcc.n	801f13a <ReadRegister_16bAddress+0x36>
  }
  SX1280WaitOnBusy();
 801f152:	f7ff fc5b 	bl	801ea0c <SX1280WaitOnBusy>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f156:	2200      	movs	r2, #0
 801f158:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f15c:	4819      	ldr	r0, [pc, #100]	@ (801f1c4 <ReadRegister_16bAddress+0xc0>)
 801f15e:	f7fb f827 	bl	801a1b0 <HAL_GPIO_WritePin>
  if (HAL_SPI_TransmitReceive(&hspi1, halTxBuffer, halRxBuffer, halSize, 100) != HAL_OK)
 801f162:	89bb      	ldrh	r3, [r7, #12]
 801f164:	2264      	movs	r2, #100	@ 0x64
 801f166:	9200      	str	r2, [sp, #0]
 801f168:	4a17      	ldr	r2, [pc, #92]	@ (801f1c8 <ReadRegister_16bAddress+0xc4>)
 801f16a:	4915      	ldr	r1, [pc, #84]	@ (801f1c0 <ReadRegister_16bAddress+0xbc>)
 801f16c:	4817      	ldr	r0, [pc, #92]	@ (801f1cc <ReadRegister_16bAddress+0xc8>)
 801f16e:	f7fd fe55 	bl	801ce1c <HAL_SPI_TransmitReceive>
 801f172:	4603      	mov	r3, r0
 801f174:	2b00      	cmp	r3, #0
 801f176:	d010      	beq.n	801f19a <ReadRegister_16bAddress+0x96>
  {
#if PRINTF_SX1280
    waitToPrint();
 801f178:	f7ec f966 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "[SX1280] [ReadRegister_16bAddress] SPI RADIO_GET_STATUS issue.\r\n");
 801f17c:	4a14      	ldr	r2, [pc, #80]	@ (801f1d0 <ReadRegister_16bAddress+0xcc>)
 801f17e:	21c8      	movs	r1, #200	@ 0xc8
 801f180:	4814      	ldr	r0, [pc, #80]	@ (801f1d4 <ReadRegister_16bAddress+0xd0>)
 801f182:	f7ec f85b 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801f186:	4813      	ldr	r0, [pc, #76]	@ (801f1d4 <ReadRegister_16bAddress+0xd0>)
 801f188:	f7e1 f80a 	bl	80001a0 <strlen>
 801f18c:	4603      	mov	r3, r0
 801f18e:	b2db      	uxtb	r3, r3
 801f190:	4619      	mov	r1, r3
 801f192:	4810      	ldr	r0, [pc, #64]	@ (801f1d4 <ReadRegister_16bAddress+0xd0>)
 801f194:	f7ec f96a 	bl	800b46c <huart2print>
 801f198:	e005      	b.n	801f1a6 <ReadRegister_16bAddress+0xa2>
#endif
  }
  else
  {
    memcpy(buffer, halRxBuffer + 3, size); //was halRxBuffer +1 --> wrong!!
 801f19a:	490f      	ldr	r1, [pc, #60]	@ (801f1d8 <ReadRegister_16bAddress+0xd4>)
 801f19c:	88bb      	ldrh	r3, [r7, #4]
 801f19e:	461a      	mov	r2, r3
 801f1a0:	6838      	ldr	r0, [r7, #0]
 801f1a2:	f004 fd24 	bl	8023bee <memcpy>
  }
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f1a6:	2201      	movs	r2, #1
 801f1a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f1ac:	4805      	ldr	r0, [pc, #20]	@ (801f1c4 <ReadRegister_16bAddress+0xc0>)
 801f1ae:	f7fa ffff 	bl	801a1b0 <HAL_GPIO_WritePin>
  SX1280WaitOnBusy();
 801f1b2:	f7ff fc2b 	bl	801ea0c <SX1280WaitOnBusy>
  //return status;
}
 801f1b6:	bf00      	nop
 801f1b8:	3710      	adds	r7, #16
 801f1ba:	46bd      	mov	sp, r7
 801f1bc:	bd80      	pop	{r7, pc}
 801f1be:	bf00      	nop
 801f1c0:	20001fe8 	.word	0x20001fe8
 801f1c4:	42020000 	.word	0x42020000
 801f1c8:	200020e8 	.word	0x200020e8
 801f1cc:	20001910 	.word	0x20001910
 801f1d0:	08029d8c 	.word	0x08029d8c
 801f1d4:	200011d8 	.word	0x200011d8
 801f1d8:	200020eb 	.word	0x200020eb

0801f1dc <SX1280HalReadCommand>:

void SX1280HalReadCommand(RadioCommands_t command, uint8_t *buffer, uint16_t size)
{
 801f1dc:	b580      	push	{r7, lr}
 801f1de:	b086      	sub	sp, #24
 801f1e0:	af02      	add	r7, sp, #8
 801f1e2:	4603      	mov	r3, r0
 801f1e4:	6039      	str	r1, [r7, #0]
 801f1e6:	71fb      	strb	r3, [r7, #7]
 801f1e8:	4613      	mov	r3, r2
 801f1ea:	80bb      	strh	r3, [r7, #4]
  uint16_t halSize = 2 + size;
 801f1ec:	88bb      	ldrh	r3, [r7, #4]
 801f1ee:	3302      	adds	r3, #2
 801f1f0:	81bb      	strh	r3, [r7, #12]
  halTxBuffer[0] = command;
 801f1f2:	4a23      	ldr	r2, [pc, #140]	@ (801f280 <SX1280HalReadCommand+0xa4>)
 801f1f4:	79fb      	ldrb	r3, [r7, #7]
 801f1f6:	7013      	strb	r3, [r2, #0]
  halTxBuffer[1] = 0x00;
 801f1f8:	4b21      	ldr	r3, [pc, #132]	@ (801f280 <SX1280HalReadCommand+0xa4>)
 801f1fa:	2200      	movs	r2, #0
 801f1fc:	705a      	strb	r2, [r3, #1]
  for(uint16_t index = 0; index < size; index++)
 801f1fe:	2300      	movs	r3, #0
 801f200:	81fb      	strh	r3, [r7, #14]
 801f202:	e007      	b.n	801f214 <SX1280HalReadCommand+0x38>
  {
    halTxBuffer[2+index] = 0x00;
 801f204:	89fb      	ldrh	r3, [r7, #14]
 801f206:	3302      	adds	r3, #2
 801f208:	4a1d      	ldr	r2, [pc, #116]	@ (801f280 <SX1280HalReadCommand+0xa4>)
 801f20a:	2100      	movs	r1, #0
 801f20c:	54d1      	strb	r1, [r2, r3]
  for(uint16_t index = 0; index < size; index++)
 801f20e:	89fb      	ldrh	r3, [r7, #14]
 801f210:	3301      	adds	r3, #1
 801f212:	81fb      	strh	r3, [r7, #14]
 801f214:	89fa      	ldrh	r2, [r7, #14]
 801f216:	88bb      	ldrh	r3, [r7, #4]
 801f218:	429a      	cmp	r2, r3
 801f21a:	d3f3      	bcc.n	801f204 <SX1280HalReadCommand+0x28>
  }
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f21c:	2200      	movs	r2, #0
 801f21e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f222:	4818      	ldr	r0, [pc, #96]	@ (801f284 <SX1280HalReadCommand+0xa8>)
 801f224:	f7fa ffc4 	bl	801a1b0 <HAL_GPIO_WritePin>
  if (HAL_SPI_TransmitReceive(&hspi1, halTxBuffer, halRxBuffer, halSize, 100) != HAL_OK)
 801f228:	89bb      	ldrh	r3, [r7, #12]
 801f22a:	2264      	movs	r2, #100	@ 0x64
 801f22c:	9200      	str	r2, [sp, #0]
 801f22e:	4a16      	ldr	r2, [pc, #88]	@ (801f288 <SX1280HalReadCommand+0xac>)
 801f230:	4913      	ldr	r1, [pc, #76]	@ (801f280 <SX1280HalReadCommand+0xa4>)
 801f232:	4816      	ldr	r0, [pc, #88]	@ (801f28c <SX1280HalReadCommand+0xb0>)
 801f234:	f7fd fdf2 	bl	801ce1c <HAL_SPI_TransmitReceive>
 801f238:	4603      	mov	r3, r0
 801f23a:	2b00      	cmp	r3, #0
 801f23c:	d010      	beq.n	801f260 <SX1280HalReadCommand+0x84>
  {
#if PRINTF_SX1280
    waitToPrint();
 801f23e:	f7ec f903 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "[SX1280] [SX1280HalReadCommand] SPI RADIO_GET_STATUS issue.\r\n");
 801f242:	4a13      	ldr	r2, [pc, #76]	@ (801f290 <SX1280HalReadCommand+0xb4>)
 801f244:	21c8      	movs	r1, #200	@ 0xc8
 801f246:	4813      	ldr	r0, [pc, #76]	@ (801f294 <SX1280HalReadCommand+0xb8>)
 801f248:	f7eb fff8 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801f24c:	4811      	ldr	r0, [pc, #68]	@ (801f294 <SX1280HalReadCommand+0xb8>)
 801f24e:	f7e0 ffa7 	bl	80001a0 <strlen>
 801f252:	4603      	mov	r3, r0
 801f254:	b2db      	uxtb	r3, r3
 801f256:	4619      	mov	r1, r3
 801f258:	480e      	ldr	r0, [pc, #56]	@ (801f294 <SX1280HalReadCommand+0xb8>)
 801f25a:	f7ec f907 	bl	800b46c <huart2print>
 801f25e:	e005      	b.n	801f26c <SX1280HalReadCommand+0x90>
#endif
  }
  else
  {
    memcpy(buffer, halRxBuffer + 2, size);
 801f260:	490d      	ldr	r1, [pc, #52]	@ (801f298 <SX1280HalReadCommand+0xbc>)
 801f262:	88bb      	ldrh	r3, [r7, #4]
 801f264:	461a      	mov	r2, r3
 801f266:	6838      	ldr	r0, [r7, #0]
 801f268:	f004 fcc1 	bl	8023bee <memcpy>
  }
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f26c:	2201      	movs	r2, #1
 801f26e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f272:	4804      	ldr	r0, [pc, #16]	@ (801f284 <SX1280HalReadCommand+0xa8>)
 801f274:	f7fa ff9c 	bl	801a1b0 <HAL_GPIO_WritePin>
}
 801f278:	bf00      	nop
 801f27a:	3710      	adds	r7, #16
 801f27c:	46bd      	mov	sp, r7
 801f27e:	bd80      	pop	{r7, pc}
 801f280:	20001fe8 	.word	0x20001fe8
 801f284:	42020000 	.word	0x42020000
 801f288:	200020e8 	.word	0x200020e8
 801f28c:	20001910 	.word	0x20001910
 801f290:	08029dd0 	.word	0x08029dd0
 801f294:	200011d8 	.word	0x200011d8
 801f298:	200020ea 	.word	0x200020ea

0801f29c <SetRx>:

void SetRx(void) //enter receive mode
{
 801f29c:	b580      	push	{r7, lr}
 801f29e:	af00      	add	r7, sp, #0
//  halTxBuffer[1]  = 0xFF;
//  halTxBuffer[2]  = 0xFF;
//  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
//  HAL_SPI_Transmit(&hspi1, (uint8_t *)halTxBuffer, 3, 100);
//  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
  SX1280WaitOnBusy();
 801f2a0:	f7ff fbb4 	bl	801ea0c <SX1280WaitOnBusy>
//  timeout.Step    = RADIO_TICK_SIZE_0015_US; // 0x00 : 15.625uS
//  timeout.NbSteps = 0xFFFF;                  // continuous mode
  halTxBuffer[0]  = RADIO_SET_RX;            // 0x82
 801f2a4:	4b10      	ldr	r3, [pc, #64]	@ (801f2e8 <SetRx+0x4c>)
 801f2a6:	2282      	movs	r2, #130	@ 0x82
 801f2a8:	701a      	strb	r2, [r3, #0]
  halTxBuffer[1]  = RADIO_TICK_SIZE_0015_US; // 0x00 : 15.625uS
 801f2aa:	4b0f      	ldr	r3, [pc, #60]	@ (801f2e8 <SetRx+0x4c>)
 801f2ac:	2200      	movs	r2, #0
 801f2ae:	705a      	strb	r2, [r3, #1]
//  halTxBuffer[2]  = (uint8_t)((timeout.NbSteps >> 8) & 0x00FF);
//  halTxBuffer[3]  = (uint8_t)( timeout.NbSteps       & 0x00FF);
  halTxBuffer[2]  = 0xFF; // continuous mode
 801f2b0:	4b0d      	ldr	r3, [pc, #52]	@ (801f2e8 <SetRx+0x4c>)
 801f2b2:	22ff      	movs	r2, #255	@ 0xff
 801f2b4:	709a      	strb	r2, [r3, #2]
  halTxBuffer[3]  = 0xFF;
 801f2b6:	4b0c      	ldr	r3, [pc, #48]	@ (801f2e8 <SetRx+0x4c>)
 801f2b8:	22ff      	movs	r2, #255	@ 0xff
 801f2ba:	70da      	strb	r2, [r3, #3]
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f2bc:	2200      	movs	r2, #0
 801f2be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f2c2:	480a      	ldr	r0, [pc, #40]	@ (801f2ec <SetRx+0x50>)
 801f2c4:	f7fa ff74 	bl	801a1b0 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, (uint8_t *)halTxBuffer, 4, 100);
 801f2c8:	2364      	movs	r3, #100	@ 0x64
 801f2ca:	2204      	movs	r2, #4
 801f2cc:	4906      	ldr	r1, [pc, #24]	@ (801f2e8 <SetRx+0x4c>)
 801f2ce:	4808      	ldr	r0, [pc, #32]	@ (801f2f0 <SetRx+0x54>)
 801f2d0:	f7fd f99a 	bl	801c608 <HAL_SPI_Transmit>
//  HAL_SPI_Transmit(&hspi1, (uint8_t *)0x8200FFFF, 4, 100);
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f2d4:	2201      	movs	r2, #1
 801f2d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f2da:	4804      	ldr	r0, [pc, #16]	@ (801f2ec <SetRx+0x50>)
 801f2dc:	f7fa ff68 	bl	801a1b0 <HAL_GPIO_WritePin>
  SX1280WaitOnBusy();
 801f2e0:	f7ff fb94 	bl	801ea0c <SX1280WaitOnBusy>
}
 801f2e4:	bf00      	nop
 801f2e6:	bd80      	pop	{r7, pc}
 801f2e8:	20001fe8 	.word	0x20001fe8
 801f2ec:	42020000 	.word	0x42020000
 801f2f0:	20001910 	.word	0x20001910

0801f2f4 <SetTx>:

void SetTx(void)
{
 801f2f4:	b580      	push	{r7, lr}
 801f2f6:	af00      	add	r7, sp, #0
//  halTxBuffer[1]  = 0xFF;
//  halTxBuffer[2]  = 0xFF;
//  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
//  HAL_SPI_Transmit(&hspi1, (uint8_t *)halTxBuffer, 3, 100);
//  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
  SX1280WaitOnBusy();
 801f2f8:	f7ff fb88 	bl	801ea0c <SX1280WaitOnBusy>
//  timeout.Step    = RADIO_TICK_SIZE_0015_US; //15.625uS
//  timeout.NbSteps = 0xFFFF;
  halTxBuffer[0]  = RADIO_SET_TX;
 801f2fc:	4b14      	ldr	r3, [pc, #80]	@ (801f350 <SetTx+0x5c>)
 801f2fe:	2283      	movs	r2, #131	@ 0x83
 801f300:	701a      	strb	r2, [r3, #0]
//  halTxBuffer[1]  = timeout.Step;
//  halTxBuffer[2]  = (uint8_t) ((timeout.NbSteps >> 8) & 0x00FF);
//  halTxBuffer[3]  = (uint8_t) ( timeout.NbSteps       & 0x00FF);
  halTxBuffer[1]  = RADIO_TICK_SIZE_0015_US; // 0x00 : 15.625uS
 801f302:	4b13      	ldr	r3, [pc, #76]	@ (801f350 <SetTx+0x5c>)
 801f304:	2200      	movs	r2, #0
 801f306:	705a      	strb	r2, [r3, #1]
  halTxBuffer[2]  = 0xFF; // continuous mode
 801f308:	4b11      	ldr	r3, [pc, #68]	@ (801f350 <SetTx+0x5c>)
 801f30a:	22ff      	movs	r2, #255	@ 0xff
 801f30c:	709a      	strb	r2, [r3, #2]
  halTxBuffer[3]  = 0xFF;
 801f30e:	4b10      	ldr	r3, [pc, #64]	@ (801f350 <SetTx+0x5c>)
 801f310:	22ff      	movs	r2, #255	@ 0xff
 801f312:	70da      	strb	r2, [r3, #3]
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f314:	2200      	movs	r2, #0
 801f316:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f31a:	480e      	ldr	r0, [pc, #56]	@ (801f354 <SetTx+0x60>)
 801f31c:	f7fa ff48 	bl	801a1b0 <HAL_GPIO_WritePin>
  // Start of transmit - this is the closest place to take a timestamp for t5 (in case of Host and t1 in case of Node)
  startOfTransmit = xTaskGetTickCount();
 801f320:	f001 fea4 	bl	802106c <xTaskGetTickCount>
 801f324:	4602      	mov	r2, r0
 801f326:	460b      	mov	r3, r1
 801f328:	490b      	ldr	r1, [pc, #44]	@ (801f358 <SetTx+0x64>)
 801f32a:	e9c1 2300 	strd	r2, r3, [r1]
  HAL_SPI_Transmit(&hspi1, (uint8_t *)halTxBuffer, 4, 100);
 801f32e:	2364      	movs	r3, #100	@ 0x64
 801f330:	2204      	movs	r2, #4
 801f332:	4907      	ldr	r1, [pc, #28]	@ (801f350 <SetTx+0x5c>)
 801f334:	4809      	ldr	r0, [pc, #36]	@ (801f35c <SetTx+0x68>)
 801f336:	f7fd f967 	bl	801c608 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f33a:	2201      	movs	r2, #1
 801f33c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f340:	4804      	ldr	r0, [pc, #16]	@ (801f354 <SetTx+0x60>)
 801f342:	f7fa ff35 	bl	801a1b0 <HAL_GPIO_WritePin>
  SX1280WaitOnBusy();
 801f346:	f7ff fb61 	bl	801ea0c <SX1280WaitOnBusy>
}
 801f34a:	bf00      	nop
 801f34c:	bd80      	pop	{r7, pc}
 801f34e:	bf00      	nop
 801f350:	20001fe8 	.word	0x20001fe8
 801f354:	42020000 	.word	0x42020000
 801f358:	200012d8 	.word	0x200012d8
 801f35c:	20001910 	.word	0x20001910

0801f360 <ClearIrqStatus>:

void ClearIrqStatus( uint16_t irq )
{
 801f360:	b580      	push	{r7, lr}
 801f362:	b084      	sub	sp, #16
 801f364:	af00      	add	r7, sp, #0
 801f366:	4603      	mov	r3, r0
 801f368:	80fb      	strh	r3, [r7, #6]
  uint8_t buf[2];
  buf[0] = (uint8_t) (((uint16_t)irq >> 8) & 0x00FF);
 801f36a:	88fb      	ldrh	r3, [r7, #6]
 801f36c:	0a1b      	lsrs	r3, r3, #8
 801f36e:	b29b      	uxth	r3, r3
 801f370:	b2db      	uxtb	r3, r3
 801f372:	733b      	strb	r3, [r7, #12]
  buf[1] = (uint8_t) ( (uint16_t)irq       & 0x00FF);
 801f374:	88fb      	ldrh	r3, [r7, #6]
 801f376:	b2db      	uxtb	r3, r3
 801f378:	737b      	strb	r3, [r7, #13]
  SX1280HalWriteCommand(RADIO_CLR_IRQSTATUS, buf, 2);
 801f37a:	f107 030c 	add.w	r3, r7, #12
 801f37e:	2202      	movs	r2, #2
 801f380:	4619      	mov	r1, r3
 801f382:	2097      	movs	r0, #151	@ 0x97
 801f384:	f000 f804 	bl	801f390 <SX1280HalWriteCommand>
}
 801f388:	bf00      	nop
 801f38a:	3710      	adds	r7, #16
 801f38c:	46bd      	mov	sp, r7
 801f38e:	bd80      	pop	{r7, pc}

0801f390 <SX1280HalWriteCommand>:


void SX1280HalWriteCommand(RadioCommands_t command, uint8_t *buffer, uint16_t size)
{
 801f390:	b580      	push	{r7, lr}
 801f392:	b084      	sub	sp, #16
 801f394:	af00      	add	r7, sp, #0
 801f396:	4603      	mov	r3, r0
 801f398:	6039      	str	r1, [r7, #0]
 801f39a:	71fb      	strb	r3, [r7, #7]
 801f39c:	4613      	mov	r3, r2
 801f39e:	80bb      	strh	r3, [r7, #4]
  uint16_t halSize  = size + 1;
 801f3a0:	88bb      	ldrh	r3, [r7, #4]
 801f3a2:	3301      	adds	r3, #1
 801f3a4:	81fb      	strh	r3, [r7, #14]
//20240806  if((command != RADIO_SET_SLEEP))// && (command != RADIO_SET_STANDBY))
//  {
//    SX1280WaitOnBusy();
//  }
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f3a6:	2200      	movs	r2, #0
 801f3a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f3ac:	4813      	ldr	r0, [pc, #76]	@ (801f3fc <SX1280HalWriteCommand+0x6c>)
 801f3ae:	f7fa feff 	bl	801a1b0 <HAL_GPIO_WritePin>
  halTxBuffer[0] = command;
 801f3b2:	4a13      	ldr	r2, [pc, #76]	@ (801f400 <SX1280HalWriteCommand+0x70>)
 801f3b4:	79fb      	ldrb	r3, [r7, #7]
 801f3b6:	7013      	strb	r3, [r2, #0]
  memcpy(halTxBuffer + 1, (uint8_t *)buffer, size);
 801f3b8:	4812      	ldr	r0, [pc, #72]	@ (801f404 <SX1280HalWriteCommand+0x74>)
 801f3ba:	88bb      	ldrh	r3, [r7, #4]
 801f3bc:	461a      	mov	r2, r3
 801f3be:	6839      	ldr	r1, [r7, #0]
 801f3c0:	f004 fc15 	bl	8023bee <memcpy>
  // Start of transmit - this is the closest place to take a timestamp for t5 (in case of Host and t1 in case of Node)
  startOfTransmit = xTaskGetTickCount();
 801f3c4:	f001 fe52 	bl	802106c <xTaskGetTickCount>
 801f3c8:	4602      	mov	r2, r0
 801f3ca:	460b      	mov	r3, r1
 801f3cc:	490e      	ldr	r1, [pc, #56]	@ (801f408 <SX1280HalWriteCommand+0x78>)
 801f3ce:	e9c1 2300 	strd	r2, r3, [r1]
  HAL_SPI_Transmit(&hspi1, (uint8_t *)halTxBuffer, halSize, 100);
 801f3d2:	89fa      	ldrh	r2, [r7, #14]
 801f3d4:	2364      	movs	r3, #100	@ 0x64
 801f3d6:	490a      	ldr	r1, [pc, #40]	@ (801f400 <SX1280HalWriteCommand+0x70>)
 801f3d8:	480c      	ldr	r0, [pc, #48]	@ (801f40c <SX1280HalWriteCommand+0x7c>)
 801f3da:	f7fd f915 	bl	801c608 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f3de:	2201      	movs	r2, #1
 801f3e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f3e4:	4805      	ldr	r0, [pc, #20]	@ (801f3fc <SX1280HalWriteCommand+0x6c>)
 801f3e6:	f7fa fee3 	bl	801a1b0 <HAL_GPIO_WritePin>
  if((command != RADIO_SET_SLEEP))// && (command != RADIO_SET_STANDBY))
 801f3ea:	79fb      	ldrb	r3, [r7, #7]
 801f3ec:	2b84      	cmp	r3, #132	@ 0x84
 801f3ee:	d001      	beq.n	801f3f4 <SX1280HalWriteCommand+0x64>
  {
    SX1280WaitOnBusy();
 801f3f0:	f7ff fb0c 	bl	801ea0c <SX1280WaitOnBusy>
  }
}
 801f3f4:	bf00      	nop
 801f3f6:	3710      	adds	r7, #16
 801f3f8:	46bd      	mov	sp, r7
 801f3fa:	bd80      	pop	{r7, pc}
 801f3fc:	42020000 	.word	0x42020000
 801f400:	20001fe8 	.word	0x20001fe8
 801f404:	20001fe9 	.word	0x20001fe9
 801f408:	200012d8 	.word	0x200012d8
 801f40c:	20001910 	.word	0x20001910

0801f410 <SX1280HalWriteReadCommand>:

void SX1280HalWriteReadCommand(RadioCommands_t command, uint8_t *txbuffer, uint16_t size, uint8_t *rxbuffer)
{
 801f410:	b580      	push	{r7, lr}
 801f412:	b088      	sub	sp, #32
 801f414:	af02      	add	r7, sp, #8
 801f416:	60b9      	str	r1, [r7, #8]
 801f418:	607b      	str	r3, [r7, #4]
 801f41a:	4603      	mov	r3, r0
 801f41c:	73fb      	strb	r3, [r7, #15]
 801f41e:	4613      	mov	r3, r2
 801f420:	81bb      	strh	r3, [r7, #12]
  uint16_t halSize  = size + 1;
 801f422:	89bb      	ldrh	r3, [r7, #12]
 801f424:	3301      	adds	r3, #1
 801f426:	82fb      	strh	r3, [r7, #22]
  SX1280WaitOnBusy();
 801f428:	f7ff faf0 	bl	801ea0c <SX1280WaitOnBusy>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f42c:	2200      	movs	r2, #0
 801f42e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f432:	4811      	ldr	r0, [pc, #68]	@ (801f478 <SX1280HalWriteReadCommand+0x68>)
 801f434:	f7fa febc 	bl	801a1b0 <HAL_GPIO_WritePin>
  halTxBuffer[0] = command;
 801f438:	4a10      	ldr	r2, [pc, #64]	@ (801f47c <SX1280HalWriteReadCommand+0x6c>)
 801f43a:	7bfb      	ldrb	r3, [r7, #15]
 801f43c:	7013      	strb	r3, [r2, #0]
  memcpy(halTxBuffer + 1, (uint8_t *)txbuffer, size);
 801f43e:	4810      	ldr	r0, [pc, #64]	@ (801f480 <SX1280HalWriteReadCommand+0x70>)
 801f440:	89bb      	ldrh	r3, [r7, #12]
 801f442:	461a      	mov	r2, r3
 801f444:	68b9      	ldr	r1, [r7, #8]
 801f446:	f004 fbd2 	bl	8023bee <memcpy>
  HAL_SPI_TransmitReceive(&hspi1, halTxBuffer, rxbuffer, halSize, 100);
 801f44a:	8afb      	ldrh	r3, [r7, #22]
 801f44c:	2264      	movs	r2, #100	@ 0x64
 801f44e:	9200      	str	r2, [sp, #0]
 801f450:	687a      	ldr	r2, [r7, #4]
 801f452:	490a      	ldr	r1, [pc, #40]	@ (801f47c <SX1280HalWriteReadCommand+0x6c>)
 801f454:	480b      	ldr	r0, [pc, #44]	@ (801f484 <SX1280HalWriteReadCommand+0x74>)
 801f456:	f7fd fce1 	bl	801ce1c <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f45a:	2201      	movs	r2, #1
 801f45c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f460:	4805      	ldr	r0, [pc, #20]	@ (801f478 <SX1280HalWriteReadCommand+0x68>)
 801f462:	f7fa fea5 	bl	801a1b0 <HAL_GPIO_WritePin>
  if(command != RADIO_SET_SLEEP)
 801f466:	7bfb      	ldrb	r3, [r7, #15]
 801f468:	2b84      	cmp	r3, #132	@ 0x84
 801f46a:	d001      	beq.n	801f470 <SX1280HalWriteReadCommand+0x60>
  {
    SX1280WaitOnBusy();
 801f46c:	f7ff face 	bl	801ea0c <SX1280WaitOnBusy>
  }
}
 801f470:	bf00      	nop
 801f472:	3718      	adds	r7, #24
 801f474:	46bd      	mov	sp, r7
 801f476:	bd80      	pop	{r7, pc}
 801f478:	42020000 	.word	0x42020000
 801f47c:	20001fe8 	.word	0x20001fe8
 801f480:	20001fe9 	.word	0x20001fe9
 801f484:	20001910 	.word	0x20001910

0801f488 <WriteTXBuffer>:

void WriteTXBuffer(uint8_t offset, uint8_t *buffer, uint16_t size )
{
 801f488:	b580      	push	{r7, lr}
 801f48a:	b084      	sub	sp, #16
 801f48c:	af00      	add	r7, sp, #0
 801f48e:	4603      	mov	r3, r0
 801f490:	6039      	str	r1, [r7, #0]
 801f492:	71fb      	strb	r3, [r7, #7]
 801f494:	4613      	mov	r3, r2
 801f496:	80bb      	strh	r3, [r7, #4]
  uint16_t halSize = 2 + size;
 801f498:	88bb      	ldrh	r3, [r7, #4]
 801f49a:	3302      	adds	r3, #2
 801f49c:	81fb      	strh	r3, [r7, #14]
  SX1280WaitOnBusy();
 801f49e:	f7ff fab5 	bl	801ea0c <SX1280WaitOnBusy>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f4a2:	2200      	movs	r2, #0
 801f4a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f4a8:	4810      	ldr	r0, [pc, #64]	@ (801f4ec <WriteTXBuffer+0x64>)
 801f4aa:	f7fa fe81 	bl	801a1b0 <HAL_GPIO_WritePin>
  halTxBuffer[0] = RADIO_WRITE_BUFFER;
 801f4ae:	4b10      	ldr	r3, [pc, #64]	@ (801f4f0 <WriteTXBuffer+0x68>)
 801f4b0:	221a      	movs	r2, #26
 801f4b2:	701a      	strb	r2, [r3, #0]
  halTxBuffer[1] = offset;
 801f4b4:	4a0e      	ldr	r2, [pc, #56]	@ (801f4f0 <WriteTXBuffer+0x68>)
 801f4b6:	79fb      	ldrb	r3, [r7, #7]
 801f4b8:	7053      	strb	r3, [r2, #1]
  memcpy(halTxBuffer + 2, (uint8_t *)buffer, size);
 801f4ba:	480e      	ldr	r0, [pc, #56]	@ (801f4f4 <WriteTXBuffer+0x6c>)
 801f4bc:	88bb      	ldrh	r3, [r7, #4]
 801f4be:	461a      	mov	r2, r3
 801f4c0:	6839      	ldr	r1, [r7, #0]
 801f4c2:	f004 fb94 	bl	8023bee <memcpy>
  HAL_SPI_Transmit(&hspi1, (uint8_t *)halTxBuffer, halSize, 100);
 801f4c6:	89fa      	ldrh	r2, [r7, #14]
 801f4c8:	2364      	movs	r3, #100	@ 0x64
 801f4ca:	4909      	ldr	r1, [pc, #36]	@ (801f4f0 <WriteTXBuffer+0x68>)
 801f4cc:	480a      	ldr	r0, [pc, #40]	@ (801f4f8 <WriteTXBuffer+0x70>)
 801f4ce:	f7fd f89b 	bl	801c608 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f4d2:	2201      	movs	r2, #1
 801f4d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f4d8:	4804      	ldr	r0, [pc, #16]	@ (801f4ec <WriteTXBuffer+0x64>)
 801f4da:	f7fa fe69 	bl	801a1b0 <HAL_GPIO_WritePin>
  SX1280WaitOnBusy();
 801f4de:	f7ff fa95 	bl	801ea0c <SX1280WaitOnBusy>
}
 801f4e2:	bf00      	nop
 801f4e4:	3710      	adds	r7, #16
 801f4e6:	46bd      	mov	sp, r7
 801f4e8:	bd80      	pop	{r7, pc}
 801f4ea:	bf00      	nop
 801f4ec:	42020000 	.word	0x42020000
 801f4f0:	20001fe8 	.word	0x20001fe8
 801f4f4:	20001fea 	.word	0x20001fea
 801f4f8:	20001910 	.word	0x20001910

0801f4fc <ReadRXBuffer>:

void ReadRXBuffer(uint8_t offset, uint8_t *buffer, uint16_t size )
{
 801f4fc:	b580      	push	{r7, lr}
 801f4fe:	b086      	sub	sp, #24
 801f500:	af02      	add	r7, sp, #8
 801f502:	4603      	mov	r3, r0
 801f504:	6039      	str	r1, [r7, #0]
 801f506:	71fb      	strb	r3, [r7, #7]
 801f508:	4613      	mov	r3, r2
 801f50a:	80bb      	strh	r3, [r7, #4]
  uint16_t halSize = 3 + size;
 801f50c:	88bb      	ldrh	r3, [r7, #4]
 801f50e:	3303      	adds	r3, #3
 801f510:	81bb      	strh	r3, [r7, #12]
  halTxBuffer[0] = RADIO_READ_BUFFER;
 801f512:	4b27      	ldr	r3, [pc, #156]	@ (801f5b0 <ReadRXBuffer+0xb4>)
 801f514:	221b      	movs	r2, #27
 801f516:	701a      	strb	r2, [r3, #0]
  halTxBuffer[1] = offset;
 801f518:	4a25      	ldr	r2, [pc, #148]	@ (801f5b0 <ReadRXBuffer+0xb4>)
 801f51a:	79fb      	ldrb	r3, [r7, #7]
 801f51c:	7053      	strb	r3, [r2, #1]
  halTxBuffer[2] = 0; //write NOP, read status
 801f51e:	4b24      	ldr	r3, [pc, #144]	@ (801f5b0 <ReadRXBuffer+0xb4>)
 801f520:	2200      	movs	r2, #0
 801f522:	709a      	strb	r2, [r3, #2]
  for(uint16_t index = 0; index < size; index++)
 801f524:	2300      	movs	r3, #0
 801f526:	81fb      	strh	r3, [r7, #14]
 801f528:	e007      	b.n	801f53a <ReadRXBuffer+0x3e>
  {
    halTxBuffer[3 + index] = 0x00;
 801f52a:	89fb      	ldrh	r3, [r7, #14]
 801f52c:	3303      	adds	r3, #3
 801f52e:	4a20      	ldr	r2, [pc, #128]	@ (801f5b0 <ReadRXBuffer+0xb4>)
 801f530:	2100      	movs	r1, #0
 801f532:	54d1      	strb	r1, [r2, r3]
  for(uint16_t index = 0; index < size; index++)
 801f534:	89fb      	ldrh	r3, [r7, #14]
 801f536:	3301      	adds	r3, #1
 801f538:	81fb      	strh	r3, [r7, #14]
 801f53a:	89fa      	ldrh	r2, [r7, #14]
 801f53c:	88bb      	ldrh	r3, [r7, #4]
 801f53e:	429a      	cmp	r2, r3
 801f540:	d3f3      	bcc.n	801f52a <ReadRXBuffer+0x2e>
  }
  SX1280WaitOnBusy();
 801f542:	f7ff fa63 	bl	801ea0c <SX1280WaitOnBusy>
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_RESET);
 801f546:	2200      	movs	r2, #0
 801f548:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f54c:	4819      	ldr	r0, [pc, #100]	@ (801f5b4 <ReadRXBuffer+0xb8>)
 801f54e:	f7fa fe2f 	bl	801a1b0 <HAL_GPIO_WritePin>
  if (HAL_SPI_TransmitReceive(&hspi1, halTxBuffer, halRxBuffer, halSize, 400) != HAL_OK)
 801f552:	89bb      	ldrh	r3, [r7, #12]
 801f554:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 801f558:	9200      	str	r2, [sp, #0]
 801f55a:	4a17      	ldr	r2, [pc, #92]	@ (801f5b8 <ReadRXBuffer+0xbc>)
 801f55c:	4914      	ldr	r1, [pc, #80]	@ (801f5b0 <ReadRXBuffer+0xb4>)
 801f55e:	4817      	ldr	r0, [pc, #92]	@ (801f5bc <ReadRXBuffer+0xc0>)
 801f560:	f7fd fc5c 	bl	801ce1c <HAL_SPI_TransmitReceive>
 801f564:	4603      	mov	r3, r0
 801f566:	2b00      	cmp	r3, #0
 801f568:	d010      	beq.n	801f58c <ReadRXBuffer+0x90>
  {
#if PRINTF_SX1280
    waitToPrint();
 801f56a:	f7eb ff6d 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "[SX1280] [ReadRXBuffer] SPI RADIO_GET_STATUS issue.\r\n");
 801f56e:	4a14      	ldr	r2, [pc, #80]	@ (801f5c0 <ReadRXBuffer+0xc4>)
 801f570:	21c8      	movs	r1, #200	@ 0xc8
 801f572:	4814      	ldr	r0, [pc, #80]	@ (801f5c4 <ReadRXBuffer+0xc8>)
 801f574:	f7eb fe62 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801f578:	4812      	ldr	r0, [pc, #72]	@ (801f5c4 <ReadRXBuffer+0xc8>)
 801f57a:	f7e0 fe11 	bl	80001a0 <strlen>
 801f57e:	4603      	mov	r3, r0
 801f580:	b2db      	uxtb	r3, r3
 801f582:	4619      	mov	r1, r3
 801f584:	480f      	ldr	r0, [pc, #60]	@ (801f5c4 <ReadRXBuffer+0xc8>)
 801f586:	f7eb ff71 	bl	800b46c <huart2print>
 801f58a:	e005      	b.n	801f598 <ReadRXBuffer+0x9c>
#endif
  }
  else
  {
    memcpy(buffer, halRxBuffer + 3, size);
 801f58c:	490e      	ldr	r1, [pc, #56]	@ (801f5c8 <ReadRXBuffer+0xcc>)
 801f58e:	88bb      	ldrh	r3, [r7, #4]
 801f590:	461a      	mov	r2, r3
 801f592:	6838      	ldr	r0, [r7, #0]
 801f594:	f004 fb2b 	bl	8023bee <memcpy>
  }
  HAL_GPIO_WritePin(CS_SX1280_GPIO_Port, CS_SX1280_Pin, GPIO_PIN_SET);
 801f598:	2201      	movs	r2, #1
 801f59a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f59e:	4805      	ldr	r0, [pc, #20]	@ (801f5b4 <ReadRXBuffer+0xb8>)
 801f5a0:	f7fa fe06 	bl	801a1b0 <HAL_GPIO_WritePin>
  SX1280WaitOnBusy();
 801f5a4:	f7ff fa32 	bl	801ea0c <SX1280WaitOnBusy>
}
 801f5a8:	bf00      	nop
 801f5aa:	3710      	adds	r7, #16
 801f5ac:	46bd      	mov	sp, r7
 801f5ae:	bd80      	pop	{r7, pc}
 801f5b0:	20001fe8 	.word	0x20001fe8
 801f5b4:	42020000 	.word	0x42020000
 801f5b8:	200020e8 	.word	0x200020e8
 801f5bc:	20001910 	.word	0x20001910
 801f5c0:	08029e10 	.word	0x08029e10
 801f5c4:	200011d8 	.word	0x200011d8
 801f5c8:	200020eb 	.word	0x200020eb

0801f5cc <SX1280Init>:
    }
    return correctedValue;
}

void SX1280Init(void)
{
 801f5cc:	b580      	push	{r7, lr}
 801f5ce:	b088      	sub	sp, #32
 801f5d0:	af02      	add	r7, sp, #8
  uint8_t  buf[5];
  uint8_t  rxbuf[5];
  //SX1280WaitOnBusy();
  SX1280HalReset(); // Reset the radio
 801f5d2:	f7ff f9b9 	bl	801e948 <SX1280HalReset>
  SX1280WaitOnBusy();
 801f5d6:	f7ff fa19 	bl	801ea0c <SX1280WaitOnBusy>
#if PRINTF_SX1280
  waitToPrint();
 801f5da:	f7eb ff35 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [SX1280] LoRa radio reset done.\r\n", (unsigned int) xTaskGetTickCount());
 801f5de:	f001 fd45 	bl	802106c <xTaskGetTickCount>
 801f5e2:	4602      	mov	r2, r0
 801f5e4:	460b      	mov	r3, r1
 801f5e6:	4613      	mov	r3, r2
 801f5e8:	4aae      	ldr	r2, [pc, #696]	@ (801f8a4 <SX1280Init+0x2d8>)
 801f5ea:	21c8      	movs	r1, #200	@ 0xc8
 801f5ec:	48ae      	ldr	r0, [pc, #696]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f5ee:	f7eb fe25 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801f5f2:	48ad      	ldr	r0, [pc, #692]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f5f4:	f7e0 fdd4 	bl	80001a0 <strlen>
 801f5f8:	4603      	mov	r3, r0
 801f5fa:	b2db      	uxtb	r3, r3
 801f5fc:	4619      	mov	r1, r3
 801f5fe:	48aa      	ldr	r0, [pc, #680]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f600:	f7eb ff34 	bl	800b46c <huart2print>
#endif
  statusSX1280 = SX1280GetStatus(); // wake up radio:
 801f604:	f7ff fa40 	bl	801ea88 <SX1280GetStatus>
 801f608:	4603      	mov	r3, r0
 801f60a:	4aa8      	ldr	r2, [pc, #672]	@ (801f8ac <SX1280Init+0x2e0>)
 801f60c:	7013      	strb	r3, [r2, #0]
  SX1280WaitOnBusy();
 801f60e:	f7ff f9fd 	bl	801ea0c <SX1280WaitOnBusy>
#if PRINTF_SX1280
  waitToPrint();
 801f612:	f7eb ff19 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [SX1280] LoRa radio wake-up done.\r\n", (unsigned int) xTaskGetTickCount());
 801f616:	f001 fd29 	bl	802106c <xTaskGetTickCount>
 801f61a:	4602      	mov	r2, r0
 801f61c:	460b      	mov	r3, r1
 801f61e:	4613      	mov	r3, r2
 801f620:	4aa3      	ldr	r2, [pc, #652]	@ (801f8b0 <SX1280Init+0x2e4>)
 801f622:	21c8      	movs	r1, #200	@ 0xc8
 801f624:	48a0      	ldr	r0, [pc, #640]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f626:	f7eb fe09 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801f62a:	489f      	ldr	r0, [pc, #636]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f62c:	f7e0 fdb8 	bl	80001a0 <strlen>
 801f630:	4603      	mov	r3, r0
 801f632:	b2db      	uxtb	r3, r3
 801f634:	4619      	mov	r1, r3
 801f636:	489c      	ldr	r0, [pc, #624]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f638:	f7eb ff18 	bl	800b46c <huart2print>
#endif
  buf[0] = 0x00; // 0x00 LDO mode - consumes more power or 0x01 DC-DC mode - consumes less power
 801f63c:	2300      	movs	r3, #0
 801f63e:	743b      	strb	r3, [r7, #16]
  SX1280HalReadCommand(RADIO_SET_REGULATORMODE, buf, 1);
 801f640:	f107 0310 	add.w	r3, r7, #16
 801f644:	2201      	movs	r2, #1
 801f646:	4619      	mov	r1, r3
 801f648:	2096      	movs	r0, #150	@ 0x96
 801f64a:	f7ff fdc7 	bl	801f1dc <SX1280HalReadCommand>
  SX1280WaitOnBusy();
 801f64e:	f7ff f9dd 	bl	801ea0c <SX1280WaitOnBusy>
  statusSX1280 = SX1280GetStatus();
 801f652:	f7ff fa19 	bl	801ea88 <SX1280GetStatus>
 801f656:	4603      	mov	r3, r0
 801f658:	4a94      	ldr	r2, [pc, #592]	@ (801f8ac <SX1280Init+0x2e0>)
 801f65a:	7013      	strb	r3, [r2, #0]
  SX1280WaitOnBusy();
 801f65c:	f7ff f9d6 	bl	801ea0c <SX1280WaitOnBusy>
#if PRINTF_SX1280
  waitToPrint();
 801f660:	f7eb fef2 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [SX1280] RADIO_SET_TXPARAMS send: 0x%02X, 0x%02X.\r\n",(unsigned int) xTaskGetTickCount(),buf[0],buf[1]);
 801f664:	f001 fd02 	bl	802106c <xTaskGetTickCount>
 801f668:	4602      	mov	r2, r0
 801f66a:	460b      	mov	r3, r1
 801f66c:	4611      	mov	r1, r2
 801f66e:	7c3b      	ldrb	r3, [r7, #16]
 801f670:	7c7a      	ldrb	r2, [r7, #17]
 801f672:	9201      	str	r2, [sp, #4]
 801f674:	9300      	str	r3, [sp, #0]
 801f676:	460b      	mov	r3, r1
 801f678:	4a8e      	ldr	r2, [pc, #568]	@ (801f8b4 <SX1280Init+0x2e8>)
 801f67a:	21c8      	movs	r1, #200	@ 0xc8
 801f67c:	488a      	ldr	r0, [pc, #552]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f67e:	f7eb fddd 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801f682:	4889      	ldr	r0, [pc, #548]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f684:	f7e0 fd8c 	bl	80001a0 <strlen>
 801f688:	4603      	mov	r3, r0
 801f68a:	b2db      	uxtb	r3, r3
 801f68c:	4619      	mov	r1, r3
 801f68e:	4886      	ldr	r0, [pc, #536]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f690:	f7eb feec 	bl	800b46c <huart2print>
#endif
  volatile uint8_t  silicon_version;
  SX1280HalReadCommand(RADIO_GET_SILICON_VERSION, buf, 1); //returns 0x47 for new Silicon, 0x67 for original
 801f694:	f107 0310 	add.w	r3, r7, #16
 801f698:	2201      	movs	r2, #1
 801f69a:	4619      	mov	r1, r3
 801f69c:	2014      	movs	r0, #20
 801f69e:	f7ff fd9d 	bl	801f1dc <SX1280HalReadCommand>
  SX1280WaitOnBusy();
 801f6a2:	f7ff f9b3 	bl	801ea0c <SX1280WaitOnBusy>
  silicon_version = buf[0];
 801f6a6:	7c3b      	ldrb	r3, [r7, #16]
 801f6a8:	71fb      	strb	r3, [r7, #7]
#if PRINTF_SX1280
  waitToPrint();
 801f6aa:	f7eb fecd 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [SX1280] Silicon version of SX1280: 0x%02X, ",(unsigned int) xTaskGetTickCount(),(unsigned int)silicon_version);
 801f6ae:	f001 fcdd 	bl	802106c <xTaskGetTickCount>
 801f6b2:	4602      	mov	r2, r0
 801f6b4:	460b      	mov	r3, r1
 801f6b6:	79fb      	ldrb	r3, [r7, #7]
 801f6b8:	b2db      	uxtb	r3, r3
 801f6ba:	9300      	str	r3, [sp, #0]
 801f6bc:	4613      	mov	r3, r2
 801f6be:	4a7e      	ldr	r2, [pc, #504]	@ (801f8b8 <SX1280Init+0x2ec>)
 801f6c0:	21c8      	movs	r1, #200	@ 0xc8
 801f6c2:	4879      	ldr	r0, [pc, #484]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f6c4:	f7eb fdba 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801f6c8:	4877      	ldr	r0, [pc, #476]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f6ca:	f7e0 fd69 	bl	80001a0 <strlen>
 801f6ce:	4603      	mov	r3, r0
 801f6d0:	b2db      	uxtb	r3, r3
 801f6d2:	4619      	mov	r1, r3
 801f6d4:	4874      	ldr	r0, [pc, #464]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f6d6:	f7eb fec9 	bl	800b46c <huart2print>
#endif
  switch (silicon_version)
 801f6da:	79fb      	ldrb	r3, [r7, #7]
 801f6dc:	b2db      	uxtb	r3, r3
 801f6de:	2b47      	cmp	r3, #71	@ 0x47
 801f6e0:	d002      	beq.n	801f6e8 <SX1280Init+0x11c>
 801f6e2:	2b67      	cmp	r3, #103	@ 0x67
 801f6e4:	d011      	beq.n	801f70a <SX1280Init+0x13e>
 801f6e6:	e021      	b.n	801f72c <SX1280Init+0x160>
  {
  case 0x47: // new silicon
#if PRINTF_SX1280
    waitToPrint();
 801f6e8:	f7eb feae 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "new silicon.\r\n");
 801f6ec:	4a73      	ldr	r2, [pc, #460]	@ (801f8bc <SX1280Init+0x2f0>)
 801f6ee:	21c8      	movs	r1, #200	@ 0xc8
 801f6f0:	486d      	ldr	r0, [pc, #436]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f6f2:	f7eb fda3 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801f6f6:	486c      	ldr	r0, [pc, #432]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f6f8:	f7e0 fd52 	bl	80001a0 <strlen>
 801f6fc:	4603      	mov	r3, r0
 801f6fe:	b2db      	uxtb	r3, r3
 801f700:	4619      	mov	r1, r3
 801f702:	4869      	ldr	r0, [pc, #420]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f704:	f7eb feb2 	bl	800b46c <huart2print>
#endif
    break;
 801f708:	e020      	b.n	801f74c <SX1280Init+0x180>
  case 0x67: // original silicon
#if PRINTF_SX1280
    waitToPrint();
 801f70a:	f7eb fe9d 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "original silicon.\r\n");
 801f70e:	4a6c      	ldr	r2, [pc, #432]	@ (801f8c0 <SX1280Init+0x2f4>)
 801f710:	21c8      	movs	r1, #200	@ 0xc8
 801f712:	4865      	ldr	r0, [pc, #404]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f714:	f7eb fd92 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801f718:	4863      	ldr	r0, [pc, #396]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f71a:	f7e0 fd41 	bl	80001a0 <strlen>
 801f71e:	4603      	mov	r3, r0
 801f720:	b2db      	uxtb	r3, r3
 801f722:	4619      	mov	r1, r3
 801f724:	4860      	ldr	r0, [pc, #384]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f726:	f7eb fea1 	bl	800b46c <huart2print>
#endif
    break;
 801f72a:	e00f      	b.n	801f74c <SX1280Init+0x180>
  default:
#if PRINTF_SX1280
    waitToPrint();
 801f72c:	f7eb fe8c 	bl	800b448 <waitToPrint>
    npf_snprintf(uart_buf, 200, "unknown silicon version.\r\n");
 801f730:	4a64      	ldr	r2, [pc, #400]	@ (801f8c4 <SX1280Init+0x2f8>)
 801f732:	21c8      	movs	r1, #200	@ 0xc8
 801f734:	485c      	ldr	r0, [pc, #368]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f736:	f7eb fd81 	bl	800b23c <npf_snprintf>
    huart2print(uart_buf, strlen(uart_buf));
 801f73a:	485b      	ldr	r0, [pc, #364]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f73c:	f7e0 fd30 	bl	80001a0 <strlen>
 801f740:	4603      	mov	r3, r0
 801f742:	b2db      	uxtb	r3, r3
 801f744:	4619      	mov	r1, r3
 801f746:	4858      	ldr	r0, [pc, #352]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f748:	f7eb fe90 	bl	800b46c <huart2print>
#endif
  }
// set sync word:
  ReadRegister_16bAddress(0x0944, buf, 3);
 801f74c:	f107 0310 	add.w	r3, r7, #16
 801f750:	2203      	movs	r2, #3
 801f752:	4619      	mov	r1, r3
 801f754:	f640 1044 	movw	r0, #2372	@ 0x944
 801f758:	f7ff fcd4 	bl	801f104 <ReadRegister_16bAddress>
  // buf[0] is the status byte, buf[1] is content of Register 0x944 and buf[2] is content of Register 0x945
#if PLANTSENSOR
#if PRINTF_SX1280
  waitToPrint();
 801f75c:	f7eb fe74 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "%u [SX1280] [initThread] Sync word at reset time: 0x%02X%02X.\r\n",(unsigned int) xTaskGetTickCount(), buf[1], buf[2]);
 801f760:	f001 fc84 	bl	802106c <xTaskGetTickCount>
 801f764:	4602      	mov	r2, r0
 801f766:	460b      	mov	r3, r1
 801f768:	4611      	mov	r1, r2
 801f76a:	7c7b      	ldrb	r3, [r7, #17]
 801f76c:	7cba      	ldrb	r2, [r7, #18]
 801f76e:	9201      	str	r2, [sp, #4]
 801f770:	9300      	str	r3, [sp, #0]
 801f772:	460b      	mov	r3, r1
 801f774:	4a54      	ldr	r2, [pc, #336]	@ (801f8c8 <SX1280Init+0x2fc>)
 801f776:	2164      	movs	r1, #100	@ 0x64
 801f778:	484b      	ldr	r0, [pc, #300]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f77a:	f7eb fd5f 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801f77e:	484a      	ldr	r0, [pc, #296]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f780:	f7e0 fd0e 	bl	80001a0 <strlen>
 801f784:	4603      	mov	r3, r0
 801f786:	b2db      	uxtb	r3, r3
 801f788:	4619      	mov	r1, r3
 801f78a:	4847      	ldr	r0, [pc, #284]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f78c:	f7eb fe6e 	bl	800b46c <huart2print>
#endif
  buf[0] = buf[1];
 801f790:	7c7b      	ldrb	r3, [r7, #17]
 801f792:	743b      	strb	r3, [r7, #16]
  buf[1] = buf[2];
 801f794:	7cbb      	ldrb	r3, [r7, #18]
 801f796:	747b      	strb	r3, [r7, #17]
  buf[0] = ( buf[0] & ~0xF0 ) + ( 0x21 & 0xF0 );
 801f798:	7c3b      	ldrb	r3, [r7, #16]
 801f79a:	f003 030f 	and.w	r3, r3, #15
 801f79e:	b2db      	uxtb	r3, r3
 801f7a0:	3320      	adds	r3, #32
 801f7a2:	b2db      	uxtb	r3, r3
 801f7a4:	743b      	strb	r3, [r7, #16]
  buf[1] = ( buf[1] & ~0xF0 ) + ( ( 0x21 & 0x0F ) << 4 );
 801f7a6:	7c7b      	ldrb	r3, [r7, #17]
 801f7a8:	f003 030f 	and.w	r3, r3, #15
 801f7ac:	b2db      	uxtb	r3, r3
 801f7ae:	3310      	adds	r3, #16
 801f7b0:	b2db      	uxtb	r3, r3
 801f7b2:	747b      	strb	r3, [r7, #17]
//  buf[0] = 0x21;
//  buf[1] = 0x00;
  WriteRegister_16bAddress(0x944, buf, 2);
 801f7b4:	f107 0310 	add.w	r3, r7, #16
 801f7b8:	2202      	movs	r2, #2
 801f7ba:	4619      	mov	r1, r3
 801f7bc:	f640 1044 	movw	r0, #2372	@ 0x944
 801f7c0:	f7ff fc60 	bl	801f084 <WriteRegister_16bAddress>
  ReadRegister_16bAddress(0x0944, rxbuf, 3);
 801f7c4:	f107 0308 	add.w	r3, r7, #8
 801f7c8:	2203      	movs	r2, #3
 801f7ca:	4619      	mov	r1, r3
 801f7cc:	f640 1044 	movw	r0, #2372	@ 0x944
 801f7d0:	f7ff fc98 	bl	801f104 <ReadRegister_16bAddress>
  // buf[0] is the status byte, buf[1] is content of Register 0x944 and buf[1] is content of Register 0x945
#if PRINTF_SX1280
  waitToPrint();
 801f7d4:	f7eb fe38 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 100, "%u [SX1280] [initThread] Sync word set to: 0x%02X%02X.\r\n",(unsigned int) xTaskGetTickCount(), rxbuf[1], rxbuf[2]);
 801f7d8:	f001 fc48 	bl	802106c <xTaskGetTickCount>
 801f7dc:	4602      	mov	r2, r0
 801f7de:	460b      	mov	r3, r1
 801f7e0:	4611      	mov	r1, r2
 801f7e2:	7a7b      	ldrb	r3, [r7, #9]
 801f7e4:	7aba      	ldrb	r2, [r7, #10]
 801f7e6:	9201      	str	r2, [sp, #4]
 801f7e8:	9300      	str	r3, [sp, #0]
 801f7ea:	460b      	mov	r3, r1
 801f7ec:	4a37      	ldr	r2, [pc, #220]	@ (801f8cc <SX1280Init+0x300>)
 801f7ee:	2164      	movs	r1, #100	@ 0x64
 801f7f0:	482d      	ldr	r0, [pc, #180]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f7f2:	f7eb fd23 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801f7f6:	482c      	ldr	r0, [pc, #176]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f7f8:	f7e0 fcd2 	bl	80001a0 <strlen>
 801f7fc:	4603      	mov	r3, r0
 801f7fe:	b2db      	uxtb	r3, r3
 801f800:	4619      	mov	r1, r3
 801f802:	4829      	ldr	r0, [pc, #164]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f804:	f7eb fe32 	bl	800b46c <huart2print>
  huart2print(uart_buf, strlen(uart_buf));
#endif
#endif
#endif
  //radio read register (not in software of mbed)
  buf[0] = 0x0A;
 801f808:	230a      	movs	r3, #10
 801f80a:	743b      	strb	r3, [r7, #16]
  buf[1] = 0x14;
 801f80c:	2314      	movs	r3, #20
 801f80e:	747b      	strb	r3, [r7, #17]
  buf[2] = 0X00;
 801f810:	2300      	movs	r3, #0
 801f812:	74bb      	strb	r3, [r7, #18]
  buf[3] = 0x00;
 801f814:	2300      	movs	r3, #0
 801f816:	74fb      	strb	r3, [r7, #19]
  SX1280HalWriteReadCommand(RADIO_READ_REGISTER, buf, 4, rxbuf);
 801f818:	f107 0308 	add.w	r3, r7, #8
 801f81c:	f107 0110 	add.w	r1, r7, #16
 801f820:	2204      	movs	r2, #4
 801f822:	2019      	movs	r0, #25
 801f824:	f7ff fdf4 	bl	801f410 <SX1280HalWriteReadCommand>
  statusSX1280 = SX1280GetStatus();
 801f828:	f7ff f92e 	bl	801ea88 <SX1280GetStatus>
 801f82c:	4603      	mov	r3, r0
 801f82e:	4a1f      	ldr	r2, [pc, #124]	@ (801f8ac <SX1280Init+0x2e0>)
 801f830:	7013      	strb	r3, [r2, #0]
#if PRINTF_SX1280
  waitToPrint();
 801f832:	f7eb fe09 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [SX1280] [initThread] RADIO_READ_REGISTER send: 0x%02X, 0x%02X.\r\n",(unsigned int) xTaskGetTickCount(),buf[0], buf[1]);
 801f836:	f001 fc19 	bl	802106c <xTaskGetTickCount>
 801f83a:	4602      	mov	r2, r0
 801f83c:	460b      	mov	r3, r1
 801f83e:	4611      	mov	r1, r2
 801f840:	7c3b      	ldrb	r3, [r7, #16]
 801f842:	7c7a      	ldrb	r2, [r7, #17]
 801f844:	9201      	str	r2, [sp, #4]
 801f846:	9300      	str	r3, [sp, #0]
 801f848:	460b      	mov	r3, r1
 801f84a:	4a21      	ldr	r2, [pc, #132]	@ (801f8d0 <SX1280Init+0x304>)
 801f84c:	21c8      	movs	r1, #200	@ 0xc8
 801f84e:	4816      	ldr	r0, [pc, #88]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f850:	f7eb fcf4 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801f854:	4814      	ldr	r0, [pc, #80]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f856:	f7e0 fca3 	bl	80001a0 <strlen>
 801f85a:	4603      	mov	r3, r0
 801f85c:	b2db      	uxtb	r3, r3
 801f85e:	4619      	mov	r1, r3
 801f860:	4811      	ldr	r0, [pc, #68]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f862:	f7eb fe03 	bl	800b46c <huart2print>
  waitToPrint();
 801f866:	f7eb fdef 	bl	800b448 <waitToPrint>
  npf_snprintf(uart_buf, 200, "%u [SX1280] [initThread] RADIO_READ_REGISTER received: 0x%02X, 0x%02X.\r\n",(unsigned int) xTaskGetTickCount(),rxbuf[0], rxbuf[1]);
 801f86a:	f001 fbff 	bl	802106c <xTaskGetTickCount>
 801f86e:	4602      	mov	r2, r0
 801f870:	460b      	mov	r3, r1
 801f872:	4611      	mov	r1, r2
 801f874:	7a3b      	ldrb	r3, [r7, #8]
 801f876:	7a7a      	ldrb	r2, [r7, #9]
 801f878:	9201      	str	r2, [sp, #4]
 801f87a:	9300      	str	r3, [sp, #0]
 801f87c:	460b      	mov	r3, r1
 801f87e:	4a15      	ldr	r2, [pc, #84]	@ (801f8d4 <SX1280Init+0x308>)
 801f880:	21c8      	movs	r1, #200	@ 0xc8
 801f882:	4809      	ldr	r0, [pc, #36]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f884:	f7eb fcda 	bl	800b23c <npf_snprintf>
  huart2print(uart_buf, strlen(uart_buf));
 801f888:	4807      	ldr	r0, [pc, #28]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f88a:	f7e0 fc89 	bl	80001a0 <strlen>
 801f88e:	4603      	mov	r3, r0
 801f890:	b2db      	uxtb	r3, r3
 801f892:	4619      	mov	r1, r3
 801f894:	4804      	ldr	r0, [pc, #16]	@ (801f8a8 <SX1280Init+0x2dc>)
 801f896:	f7eb fde9 	bl	800b46c <huart2print>
#endif
}
 801f89a:	bf00      	nop
 801f89c:	3718      	adds	r7, #24
 801f89e:	46bd      	mov	sp, r7
 801f8a0:	bd80      	pop	{r7, pc}
 801f8a2:	bf00      	nop
 801f8a4:	08029e48 	.word	0x08029e48
 801f8a8:	200011d8 	.word	0x200011d8
 801f8ac:	20001364 	.word	0x20001364
 801f8b0:	08029e70 	.word	0x08029e70
 801f8b4:	08029e98 	.word	0x08029e98
 801f8b8:	08029ed0 	.word	0x08029ed0
 801f8bc:	08029f00 	.word	0x08029f00
 801f8c0:	08029f10 	.word	0x08029f10
 801f8c4:	08029f24 	.word	0x08029f24
 801f8c8:	08029f40 	.word	0x08029f40
 801f8cc:	08029f80 	.word	0x08029f80
 801f8d0:	08029fbc 	.word	0x08029fbc
 801f8d4:	0802a004 	.word	0x0802a004

0801f8d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 801f8d8:	b580      	push	{r7, lr}
 801f8da:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801f8dc:	f002 f916 	bl	8021b0c <xTaskGetSchedulerState>
 801f8e0:	4603      	mov	r3, r0
 801f8e2:	2b01      	cmp	r3, #1
 801f8e4:	d001      	beq.n	801f8ea <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
 801f8e6:	f003 f9ef 	bl	8022cc8 <xPortSysTickHandler>
  }
}
 801f8ea:	bf00      	nop
 801f8ec:	bd80      	pop	{r7, pc}

0801f8ee <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 801f8ee:	b580      	push	{r7, lr}
 801f8f0:	b086      	sub	sp, #24
 801f8f2:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 801f8f4:	2300      	movs	r3, #0
 801f8f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801f8f8:	f3ef 8305 	mrs	r3, IPSR
 801f8fc:	60fb      	str	r3, [r7, #12]
  return(result);
 801f8fe:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 801f900:	2b00      	cmp	r3, #0
 801f902:	d002      	beq.n	801f90a <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 801f904:	2301      	movs	r3, #1
 801f906:	617b      	str	r3, [r7, #20]
 801f908:	e013      	b.n	801f932 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 801f90a:	f002 f8ff 	bl	8021b0c <xTaskGetSchedulerState>
 801f90e:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 801f910:	693b      	ldr	r3, [r7, #16]
 801f912:	2b01      	cmp	r3, #1
 801f914:	d00d      	beq.n	801f932 <IRQ_Context+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801f916:	f3ef 8310 	mrs	r3, PRIMASK
 801f91a:	60bb      	str	r3, [r7, #8]
  return(result);
 801f91c:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 801f91e:	2b00      	cmp	r3, #0
 801f920:	d105      	bne.n	801f92e <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801f922:	f3ef 8311 	mrs	r3, BASEPRI
 801f926:	607b      	str	r3, [r7, #4]
  return(result);
 801f928:	687b      	ldr	r3, [r7, #4]
 801f92a:	2b00      	cmp	r3, #0
 801f92c:	d001      	beq.n	801f932 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 801f92e:	2301      	movs	r3, #1
 801f930:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 801f932:	697b      	ldr	r3, [r7, #20]
}
 801f934:	4618      	mov	r0, r3
 801f936:	3718      	adds	r7, #24
 801f938:	46bd      	mov	sp, r7
 801f93a:	bd80      	pop	{r7, pc}

0801f93c <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801f93c:	b580      	push	{r7, lr}
 801f93e:	b08e      	sub	sp, #56	@ 0x38
 801f940:	af04      	add	r7, sp, #16
 801f942:	60f8      	str	r0, [r7, #12]
 801f944:	60b9      	str	r1, [r7, #8]
 801f946:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801f948:	2300      	movs	r3, #0
 801f94a:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 801f94c:	f7ff ffcf 	bl	801f8ee <IRQ_Context>
 801f950:	4603      	mov	r3, r0
 801f952:	2b00      	cmp	r3, #0
 801f954:	d17f      	bne.n	801fa56 <osThreadNew+0x11a>
 801f956:	68fb      	ldr	r3, [r7, #12]
 801f958:	2b00      	cmp	r3, #0
 801f95a:	d07c      	beq.n	801fa56 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801f95c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801f960:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801f962:	2318      	movs	r3, #24
 801f964:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801f966:	2300      	movs	r3, #0
 801f968:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801f96a:	f04f 33ff 	mov.w	r3, #4294967295
 801f96e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801f970:	687b      	ldr	r3, [r7, #4]
 801f972:	2b00      	cmp	r3, #0
 801f974:	d045      	beq.n	801fa02 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 801f976:	687b      	ldr	r3, [r7, #4]
 801f978:	681b      	ldr	r3, [r3, #0]
 801f97a:	2b00      	cmp	r3, #0
 801f97c:	d002      	beq.n	801f984 <osThreadNew+0x48>
        name = attr->name;
 801f97e:	687b      	ldr	r3, [r7, #4]
 801f980:	681b      	ldr	r3, [r3, #0]
 801f982:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 801f984:	687b      	ldr	r3, [r7, #4]
 801f986:	699b      	ldr	r3, [r3, #24]
 801f988:	2b00      	cmp	r3, #0
 801f98a:	d002      	beq.n	801f992 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801f98c:	687b      	ldr	r3, [r7, #4]
 801f98e:	699b      	ldr	r3, [r3, #24]
 801f990:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801f992:	69fb      	ldr	r3, [r7, #28]
 801f994:	2b00      	cmp	r3, #0
 801f996:	d008      	beq.n	801f9aa <osThreadNew+0x6e>
 801f998:	69fb      	ldr	r3, [r7, #28]
 801f99a:	2b38      	cmp	r3, #56	@ 0x38
 801f99c:	d805      	bhi.n	801f9aa <osThreadNew+0x6e>
 801f99e:	687b      	ldr	r3, [r7, #4]
 801f9a0:	685b      	ldr	r3, [r3, #4]
 801f9a2:	f003 0301 	and.w	r3, r3, #1
 801f9a6:	2b00      	cmp	r3, #0
 801f9a8:	d001      	beq.n	801f9ae <osThreadNew+0x72>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 801f9aa:	2300      	movs	r3, #0
 801f9ac:	e054      	b.n	801fa58 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801f9ae:	687b      	ldr	r3, [r7, #4]
 801f9b0:	695b      	ldr	r3, [r3, #20]
 801f9b2:	2b00      	cmp	r3, #0
 801f9b4:	d003      	beq.n	801f9be <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801f9b6:	687b      	ldr	r3, [r7, #4]
 801f9b8:	695b      	ldr	r3, [r3, #20]
 801f9ba:	089b      	lsrs	r3, r3, #2
 801f9bc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801f9be:	687b      	ldr	r3, [r7, #4]
 801f9c0:	689b      	ldr	r3, [r3, #8]
 801f9c2:	2b00      	cmp	r3, #0
 801f9c4:	d00e      	beq.n	801f9e4 <osThreadNew+0xa8>
 801f9c6:	687b      	ldr	r3, [r7, #4]
 801f9c8:	68db      	ldr	r3, [r3, #12]
 801f9ca:	2b6f      	cmp	r3, #111	@ 0x6f
 801f9cc:	d90a      	bls.n	801f9e4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801f9ce:	687b      	ldr	r3, [r7, #4]
 801f9d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801f9d2:	2b00      	cmp	r3, #0
 801f9d4:	d006      	beq.n	801f9e4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801f9d6:	687b      	ldr	r3, [r7, #4]
 801f9d8:	695b      	ldr	r3, [r3, #20]
 801f9da:	2b00      	cmp	r3, #0
 801f9dc:	d002      	beq.n	801f9e4 <osThreadNew+0xa8>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 801f9de:	2301      	movs	r3, #1
 801f9e0:	61bb      	str	r3, [r7, #24]
 801f9e2:	e010      	b.n	801fa06 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801f9e4:	687b      	ldr	r3, [r7, #4]
 801f9e6:	689b      	ldr	r3, [r3, #8]
 801f9e8:	2b00      	cmp	r3, #0
 801f9ea:	d10c      	bne.n	801fa06 <osThreadNew+0xca>
 801f9ec:	687b      	ldr	r3, [r7, #4]
 801f9ee:	68db      	ldr	r3, [r3, #12]
 801f9f0:	2b00      	cmp	r3, #0
 801f9f2:	d108      	bne.n	801fa06 <osThreadNew+0xca>
 801f9f4:	687b      	ldr	r3, [r7, #4]
 801f9f6:	691b      	ldr	r3, [r3, #16]
 801f9f8:	2b00      	cmp	r3, #0
 801f9fa:	d104      	bne.n	801fa06 <osThreadNew+0xca>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 801f9fc:	2300      	movs	r3, #0
 801f9fe:	61bb      	str	r3, [r7, #24]
 801fa00:	e001      	b.n	801fa06 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801fa02:	2300      	movs	r3, #0
 801fa04:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801fa06:	69bb      	ldr	r3, [r7, #24]
 801fa08:	2b01      	cmp	r3, #1
 801fa0a:	d110      	bne.n	801fa2e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801fa0c:	687b      	ldr	r3, [r7, #4]
 801fa0e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 801fa10:	687a      	ldr	r2, [r7, #4]
 801fa12:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801fa14:	9202      	str	r2, [sp, #8]
 801fa16:	9301      	str	r3, [sp, #4]
 801fa18:	69fb      	ldr	r3, [r7, #28]
 801fa1a:	9300      	str	r3, [sp, #0]
 801fa1c:	68bb      	ldr	r3, [r7, #8]
 801fa1e:	6a3a      	ldr	r2, [r7, #32]
 801fa20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801fa22:	68f8      	ldr	r0, [r7, #12]
 801fa24:	f000 fe97 	bl	8020756 <xTaskCreateStatic>
 801fa28:	4603      	mov	r3, r0
 801fa2a:	617b      	str	r3, [r7, #20]
 801fa2c:	e013      	b.n	801fa56 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801fa2e:	69bb      	ldr	r3, [r7, #24]
 801fa30:	2b00      	cmp	r3, #0
 801fa32:	d110      	bne.n	801fa56 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 801fa34:	6a3b      	ldr	r3, [r7, #32]
 801fa36:	b29a      	uxth	r2, r3
 801fa38:	f107 0314 	add.w	r3, r7, #20
 801fa3c:	9301      	str	r3, [sp, #4]
 801fa3e:	69fb      	ldr	r3, [r7, #28]
 801fa40:	9300      	str	r3, [sp, #0]
 801fa42:	68bb      	ldr	r3, [r7, #8]
 801fa44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801fa46:	68f8      	ldr	r0, [r7, #12]
 801fa48:	f000 fed2 	bl	80207f0 <xTaskCreate>
 801fa4c:	4603      	mov	r3, r0
 801fa4e:	2b01      	cmp	r3, #1
 801fa50:	d001      	beq.n	801fa56 <osThreadNew+0x11a>
            hTask = NULL;
 801fa52:	2300      	movs	r3, #0
 801fa54:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 801fa56:	697b      	ldr	r3, [r7, #20]
}
 801fa58:	4618      	mov	r0, r3
 801fa5a:	3728      	adds	r7, #40	@ 0x28
 801fa5c:	46bd      	mov	sp, r7
 801fa5e:	bd80      	pop	{r7, pc}

0801fa60 <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 801fa60:	b5b0      	push	{r4, r5, r7, lr}
 801fa62:	b084      	sub	sp, #16
 801fa64:	af00      	add	r7, sp, #0
 801fa66:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 801fa68:	f7ff ff41 	bl	801f8ee <IRQ_Context>
 801fa6c:	4603      	mov	r3, r0
 801fa6e:	2b00      	cmp	r3, #0
 801fa70:	d003      	beq.n	801fa7a <osDelay+0x1a>
    stat = osErrorISR;
 801fa72:	f06f 0305 	mvn.w	r3, #5
 801fa76:	60fb      	str	r3, [r7, #12]
 801fa78:	e00c      	b.n	801fa94 <osDelay+0x34>
  }
  else {
    stat = osOK;
 801fa7a:	2300      	movs	r3, #0
 801fa7c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801fa7e:	687b      	ldr	r3, [r7, #4]
 801fa80:	2b00      	cmp	r3, #0
 801fa82:	d007      	beq.n	801fa94 <osDelay+0x34>
      vTaskDelay(ticks);
 801fa84:	687b      	ldr	r3, [r7, #4]
 801fa86:	2200      	movs	r2, #0
 801fa88:	461c      	mov	r4, r3
 801fa8a:	4615      	mov	r5, r2
 801fa8c:	4620      	mov	r0, r4
 801fa8e:	4629      	mov	r1, r5
 801fa90:	f001 f89c 	bl	8020bcc <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 801fa94:	68fb      	ldr	r3, [r7, #12]
}
 801fa96:	4618      	mov	r0, r3
 801fa98:	3710      	adds	r7, #16
 801fa9a:	46bd      	mov	sp, r7
 801fa9c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0801faa0 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801faa0:	b480      	push	{r7}
 801faa2:	b085      	sub	sp, #20
 801faa4:	af00      	add	r7, sp, #0
 801faa6:	60f8      	str	r0, [r7, #12]
 801faa8:	60b9      	str	r1, [r7, #8]
 801faaa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801faac:	68fb      	ldr	r3, [r7, #12]
 801faae:	4a07      	ldr	r2, [pc, #28]	@ (801facc <vApplicationGetIdleTaskMemory+0x2c>)
 801fab0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801fab2:	68bb      	ldr	r3, [r7, #8]
 801fab4:	4a06      	ldr	r2, [pc, #24]	@ (801fad0 <vApplicationGetIdleTaskMemory+0x30>)
 801fab6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 801fab8:	687b      	ldr	r3, [r7, #4]
 801faba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801fabe:	601a      	str	r2, [r3, #0]
}
 801fac0:	bf00      	nop
 801fac2:	3714      	adds	r7, #20
 801fac4:	46bd      	mov	sp, r7
 801fac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801faca:	4770      	bx	lr
 801facc:	200021e8 	.word	0x200021e8
 801fad0:	20002258 	.word	0x20002258

0801fad4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801fad4:	b480      	push	{r7}
 801fad6:	b085      	sub	sp, #20
 801fad8:	af00      	add	r7, sp, #0
 801fada:	60f8      	str	r0, [r7, #12]
 801fadc:	60b9      	str	r1, [r7, #8]
 801fade:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801fae0:	68fb      	ldr	r3, [r7, #12]
 801fae2:	4a07      	ldr	r2, [pc, #28]	@ (801fb00 <vApplicationGetTimerTaskMemory+0x2c>)
 801fae4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801fae6:	68bb      	ldr	r3, [r7, #8]
 801fae8:	4a06      	ldr	r2, [pc, #24]	@ (801fb04 <vApplicationGetTimerTaskMemory+0x30>)
 801faea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801faec:	687b      	ldr	r3, [r7, #4]
 801faee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801faf2:	601a      	str	r2, [r3, #0]
}
 801faf4:	bf00      	nop
 801faf6:	3714      	adds	r7, #20
 801faf8:	46bd      	mov	sp, r7
 801fafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fafe:	4770      	bx	lr
 801fb00:	20002658 	.word	0x20002658
 801fb04:	200026c8 	.word	0x200026c8

0801fb08 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801fb08:	b480      	push	{r7}
 801fb0a:	b083      	sub	sp, #12
 801fb0c:	af00      	add	r7, sp, #0
 801fb0e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801fb10:	687b      	ldr	r3, [r7, #4]
 801fb12:	f103 0208 	add.w	r2, r3, #8
 801fb16:	687b      	ldr	r3, [r7, #4]
 801fb18:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 801fb1a:	6879      	ldr	r1, [r7, #4]
 801fb1c:	f04f 32ff 	mov.w	r2, #4294967295
 801fb20:	f04f 0300 	mov.w	r3, #0
 801fb24:	e9c1 2302 	strd	r2, r3, [r1, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801fb28:	687b      	ldr	r3, [r7, #4]
 801fb2a:	f103 0208 	add.w	r2, r3, #8
 801fb2e:	687b      	ldr	r3, [r7, #4]
 801fb30:	611a      	str	r2, [r3, #16]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801fb32:	687b      	ldr	r3, [r7, #4]
 801fb34:	f103 0208 	add.w	r2, r3, #8
 801fb38:	687b      	ldr	r3, [r7, #4]
 801fb3a:	615a      	str	r2, [r3, #20]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801fb3c:	687b      	ldr	r3, [r7, #4]
 801fb3e:	2200      	movs	r2, #0
 801fb40:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801fb42:	bf00      	nop
 801fb44:	370c      	adds	r7, #12
 801fb46:	46bd      	mov	sp, r7
 801fb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fb4c:	4770      	bx	lr

0801fb4e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801fb4e:	b480      	push	{r7}
 801fb50:	b083      	sub	sp, #12
 801fb52:	af00      	add	r7, sp, #0
 801fb54:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 801fb56:	687b      	ldr	r3, [r7, #4]
 801fb58:	2200      	movs	r2, #0
 801fb5a:	615a      	str	r2, [r3, #20]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801fb5c:	bf00      	nop
 801fb5e:	370c      	adds	r7, #12
 801fb60:	46bd      	mov	sp, r7
 801fb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fb66:	4770      	bx	lr

0801fb68 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 801fb68:	b480      	push	{r7}
 801fb6a:	b085      	sub	sp, #20
 801fb6c:	af00      	add	r7, sp, #0
 801fb6e:	6078      	str	r0, [r7, #4]
 801fb70:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 801fb72:	687b      	ldr	r3, [r7, #4]
 801fb74:	685b      	ldr	r3, [r3, #4]
 801fb76:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 801fb78:	683b      	ldr	r3, [r7, #0]
 801fb7a:	68fa      	ldr	r2, [r7, #12]
 801fb7c:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801fb7e:	68fb      	ldr	r3, [r7, #12]
 801fb80:	68da      	ldr	r2, [r3, #12]
 801fb82:	683b      	ldr	r3, [r7, #0]
 801fb84:	60da      	str	r2, [r3, #12]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 801fb86:	68fb      	ldr	r3, [r7, #12]
 801fb88:	68db      	ldr	r3, [r3, #12]
 801fb8a:	683a      	ldr	r2, [r7, #0]
 801fb8c:	609a      	str	r2, [r3, #8]
    pxIndex->pxPrevious = pxNewListItem;
 801fb8e:	68fb      	ldr	r3, [r7, #12]
 801fb90:	683a      	ldr	r2, [r7, #0]
 801fb92:	60da      	str	r2, [r3, #12]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 801fb94:	683b      	ldr	r3, [r7, #0]
 801fb96:	687a      	ldr	r2, [r7, #4]
 801fb98:	615a      	str	r2, [r3, #20]

    ( pxList->uxNumberOfItems )++;
 801fb9a:	687b      	ldr	r3, [r7, #4]
 801fb9c:	681b      	ldr	r3, [r3, #0]
 801fb9e:	1c5a      	adds	r2, r3, #1
 801fba0:	687b      	ldr	r3, [r7, #4]
 801fba2:	601a      	str	r2, [r3, #0]
}
 801fba4:	bf00      	nop
 801fba6:	3714      	adds	r7, #20
 801fba8:	46bd      	mov	sp, r7
 801fbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fbae:	4770      	bx	lr

0801fbb0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 801fbb0:	b480      	push	{r7}
 801fbb2:	b087      	sub	sp, #28
 801fbb4:	af00      	add	r7, sp, #0
 801fbb6:	6078      	str	r0, [r7, #4]
 801fbb8:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801fbba:	683b      	ldr	r3, [r7, #0]
 801fbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fbc0:	e9c7 2302 	strd	r2, r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 801fbc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801fbc8:	1c51      	adds	r1, r2, #1
 801fbca:	430b      	orrs	r3, r1
 801fbcc:	d103      	bne.n	801fbd6 <vListInsert+0x26>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 801fbce:	687b      	ldr	r3, [r7, #4]
 801fbd0:	695b      	ldr	r3, [r3, #20]
 801fbd2:	617b      	str	r3, [r7, #20]
 801fbd4:	e010      	b.n	801fbf8 <vListInsert+0x48>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801fbd6:	687b      	ldr	r3, [r7, #4]
 801fbd8:	3308      	adds	r3, #8
 801fbda:	617b      	str	r3, [r7, #20]
 801fbdc:	e002      	b.n	801fbe4 <vListInsert+0x34>
 801fbde:	697b      	ldr	r3, [r7, #20]
 801fbe0:	689b      	ldr	r3, [r3, #8]
 801fbe2:	617b      	str	r3, [r7, #20]
 801fbe4:	697b      	ldr	r3, [r7, #20]
 801fbe6:	689b      	ldr	r3, [r3, #8]
 801fbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fbec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801fbf0:	4290      	cmp	r0, r2
 801fbf2:	eb71 0303 	sbcs.w	r3, r1, r3
 801fbf6:	d2f2      	bcs.n	801fbde <vListInsert+0x2e>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 801fbf8:	697b      	ldr	r3, [r7, #20]
 801fbfa:	689a      	ldr	r2, [r3, #8]
 801fbfc:	683b      	ldr	r3, [r7, #0]
 801fbfe:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801fc00:	683b      	ldr	r3, [r7, #0]
 801fc02:	689b      	ldr	r3, [r3, #8]
 801fc04:	683a      	ldr	r2, [r7, #0]
 801fc06:	60da      	str	r2, [r3, #12]
    pxNewListItem->pxPrevious = pxIterator;
 801fc08:	683b      	ldr	r3, [r7, #0]
 801fc0a:	697a      	ldr	r2, [r7, #20]
 801fc0c:	60da      	str	r2, [r3, #12]
    pxIterator->pxNext = pxNewListItem;
 801fc0e:	697b      	ldr	r3, [r7, #20]
 801fc10:	683a      	ldr	r2, [r7, #0]
 801fc12:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 801fc14:	683b      	ldr	r3, [r7, #0]
 801fc16:	687a      	ldr	r2, [r7, #4]
 801fc18:	615a      	str	r2, [r3, #20]

    ( pxList->uxNumberOfItems )++;
 801fc1a:	687b      	ldr	r3, [r7, #4]
 801fc1c:	681b      	ldr	r3, [r3, #0]
 801fc1e:	1c5a      	adds	r2, r3, #1
 801fc20:	687b      	ldr	r3, [r7, #4]
 801fc22:	601a      	str	r2, [r3, #0]
}
 801fc24:	bf00      	nop
 801fc26:	371c      	adds	r7, #28
 801fc28:	46bd      	mov	sp, r7
 801fc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fc2e:	4770      	bx	lr

0801fc30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801fc30:	b480      	push	{r7}
 801fc32:	b085      	sub	sp, #20
 801fc34:	af00      	add	r7, sp, #0
 801fc36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 801fc38:	687b      	ldr	r3, [r7, #4]
 801fc3a:	695b      	ldr	r3, [r3, #20]
 801fc3c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801fc3e:	687b      	ldr	r3, [r7, #4]
 801fc40:	689b      	ldr	r3, [r3, #8]
 801fc42:	687a      	ldr	r2, [r7, #4]
 801fc44:	68d2      	ldr	r2, [r2, #12]
 801fc46:	60da      	str	r2, [r3, #12]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801fc48:	687b      	ldr	r3, [r7, #4]
 801fc4a:	68db      	ldr	r3, [r3, #12]
 801fc4c:	687a      	ldr	r2, [r7, #4]
 801fc4e:	6892      	ldr	r2, [r2, #8]
 801fc50:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 801fc52:	68fb      	ldr	r3, [r7, #12]
 801fc54:	685b      	ldr	r3, [r3, #4]
 801fc56:	687a      	ldr	r2, [r7, #4]
 801fc58:	429a      	cmp	r2, r3
 801fc5a:	d103      	bne.n	801fc64 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 801fc5c:	687b      	ldr	r3, [r7, #4]
 801fc5e:	68da      	ldr	r2, [r3, #12]
 801fc60:	68fb      	ldr	r3, [r7, #12]
 801fc62:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 801fc64:	687b      	ldr	r3, [r7, #4]
 801fc66:	2200      	movs	r2, #0
 801fc68:	615a      	str	r2, [r3, #20]
    ( pxList->uxNumberOfItems )--;
 801fc6a:	68fb      	ldr	r3, [r7, #12]
 801fc6c:	681b      	ldr	r3, [r3, #0]
 801fc6e:	1e5a      	subs	r2, r3, #1
 801fc70:	68fb      	ldr	r3, [r7, #12]
 801fc72:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 801fc74:	68fb      	ldr	r3, [r7, #12]
 801fc76:	681b      	ldr	r3, [r3, #0]
}
 801fc78:	4618      	mov	r0, r3
 801fc7a:	3714      	adds	r7, #20
 801fc7c:	46bd      	mov	sp, r7
 801fc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fc82:	4770      	bx	lr

0801fc84 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 801fc84:	b580      	push	{r7, lr}
 801fc86:	b084      	sub	sp, #16
 801fc88:	af00      	add	r7, sp, #0
 801fc8a:	6078      	str	r0, [r7, #4]
 801fc8c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 801fc8e:	2301      	movs	r3, #1
 801fc90:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 801fc92:	687b      	ldr	r3, [r7, #4]
 801fc94:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 801fc96:	68bb      	ldr	r3, [r7, #8]
 801fc98:	2b00      	cmp	r3, #0
 801fc9a:	d103      	bne.n	801fca4 <xQueueGenericReset+0x20>
 801fc9c:	f003 f97c 	bl	8022f98 <ulSetInterruptMask>
 801fca0:	bf00      	nop
 801fca2:	e7fd      	b.n	801fca0 <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 801fca4:	68bb      	ldr	r3, [r7, #8]
 801fca6:	2b00      	cmp	r3, #0
 801fca8:	d057      	beq.n	801fd5a <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 801fcaa:	68bb      	ldr	r3, [r7, #8]
 801fcac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    if( ( pxQueue != NULL ) &&
 801fcae:	2b00      	cmp	r3, #0
 801fcb0:	d053      	beq.n	801fd5a <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 801fcb2:	68bb      	ldr	r3, [r7, #8]
 801fcb4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801fcb6:	68bb      	ldr	r3, [r7, #8]
 801fcb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801fcba:	2100      	movs	r1, #0
 801fcbc:	fba3 2302 	umull	r2, r3, r3, r2
 801fcc0:	2b00      	cmp	r3, #0
 801fcc2:	d000      	beq.n	801fcc6 <xQueueGenericReset+0x42>
 801fcc4:	2101      	movs	r1, #1
 801fcc6:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 801fcc8:	2b00      	cmp	r3, #0
 801fcca:	d146      	bne.n	801fd5a <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 801fccc:	f002 ffd0 	bl	8022c70 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801fcd0:	68bb      	ldr	r3, [r7, #8]
 801fcd2:	681a      	ldr	r2, [r3, #0]
 801fcd4:	68bb      	ldr	r3, [r7, #8]
 801fcd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801fcd8:	68b9      	ldr	r1, [r7, #8]
 801fcda:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 801fcdc:	fb01 f303 	mul.w	r3, r1, r3
 801fce0:	441a      	add	r2, r3
 801fce2:	68bb      	ldr	r3, [r7, #8]
 801fce4:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801fce6:	68bb      	ldr	r3, [r7, #8]
 801fce8:	2200      	movs	r2, #0
 801fcea:	641a      	str	r2, [r3, #64]	@ 0x40
            pxQueue->pcWriteTo = pxQueue->pcHead;
 801fcec:	68bb      	ldr	r3, [r7, #8]
 801fcee:	681a      	ldr	r2, [r3, #0]
 801fcf0:	68bb      	ldr	r3, [r7, #8]
 801fcf2:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801fcf4:	68bb      	ldr	r3, [r7, #8]
 801fcf6:	681a      	ldr	r2, [r3, #0]
 801fcf8:	68bb      	ldr	r3, [r7, #8]
 801fcfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801fcfc:	3b01      	subs	r3, #1
 801fcfe:	68b9      	ldr	r1, [r7, #8]
 801fd00:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 801fd02:	fb01 f303 	mul.w	r3, r1, r3
 801fd06:	441a      	add	r2, r3
 801fd08:	68bb      	ldr	r3, [r7, #8]
 801fd0a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 801fd0c:	68bb      	ldr	r3, [r7, #8]
 801fd0e:	22ff      	movs	r2, #255	@ 0xff
 801fd10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxQueue->cTxLock = queueUNLOCKED;
 801fd14:	68bb      	ldr	r3, [r7, #8]
 801fd16:	22ff      	movs	r2, #255	@ 0xff
 801fd18:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

            if( xNewQueue == pdFALSE )
 801fd1c:	683b      	ldr	r3, [r7, #0]
 801fd1e:	2b00      	cmp	r3, #0
 801fd20:	d10e      	bne.n	801fd40 <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801fd22:	68bb      	ldr	r3, [r7, #8]
 801fd24:	691b      	ldr	r3, [r3, #16]
 801fd26:	2b00      	cmp	r3, #0
 801fd28:	d014      	beq.n	801fd54 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801fd2a:	68bb      	ldr	r3, [r7, #8]
 801fd2c:	3310      	adds	r3, #16
 801fd2e:	4618      	mov	r0, r3
 801fd30:	f001 fc52 	bl	80215d8 <xTaskRemoveFromEventList>
 801fd34:	4603      	mov	r3, r0
 801fd36:	2b00      	cmp	r3, #0
 801fd38:	d00c      	beq.n	801fd54 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 801fd3a:	f002 ff87 	bl	8022c4c <vPortYield>
 801fd3e:	e009      	b.n	801fd54 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801fd40:	68bb      	ldr	r3, [r7, #8]
 801fd42:	3310      	adds	r3, #16
 801fd44:	4618      	mov	r0, r3
 801fd46:	f7ff fedf 	bl	801fb08 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801fd4a:	68bb      	ldr	r3, [r7, #8]
 801fd4c:	3328      	adds	r3, #40	@ 0x28
 801fd4e:	4618      	mov	r0, r3
 801fd50:	f7ff feda 	bl	801fb08 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 801fd54:	f002 ff9e 	bl	8022c94 <vPortExitCritical>
 801fd58:	e001      	b.n	801fd5e <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 801fd5a:	2300      	movs	r3, #0
 801fd5c:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 801fd5e:	68fb      	ldr	r3, [r7, #12]
 801fd60:	2b00      	cmp	r3, #0
 801fd62:	d103      	bne.n	801fd6c <xQueueGenericReset+0xe8>
 801fd64:	f003 f918 	bl	8022f98 <ulSetInterruptMask>
 801fd68:	bf00      	nop
 801fd6a:	e7fd      	b.n	801fd68 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 801fd6c:	68fb      	ldr	r3, [r7, #12]
}
 801fd6e:	4618      	mov	r0, r3
 801fd70:	3710      	adds	r7, #16
 801fd72:	46bd      	mov	sp, r7
 801fd74:	bd80      	pop	{r7, pc}

0801fd76 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 801fd76:	b580      	push	{r7, lr}
 801fd78:	b088      	sub	sp, #32
 801fd7a:	af02      	add	r7, sp, #8
 801fd7c:	60f8      	str	r0, [r7, #12]
 801fd7e:	60b9      	str	r1, [r7, #8]
 801fd80:	607a      	str	r2, [r7, #4]
 801fd82:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 801fd84:	2300      	movs	r3, #0
 801fd86:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 801fd88:	683b      	ldr	r3, [r7, #0]
 801fd8a:	2b00      	cmp	r3, #0
 801fd8c:	d103      	bne.n	801fd96 <xQueueGenericCreateStatic+0x20>
 801fd8e:	f003 f903 	bl	8022f98 <ulSetInterruptMask>
 801fd92:	bf00      	nop
 801fd94:	e7fd      	b.n	801fd92 <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 801fd96:	68fb      	ldr	r3, [r7, #12]
 801fd98:	2b00      	cmp	r3, #0
 801fd9a:	d029      	beq.n	801fdf0 <xQueueGenericCreateStatic+0x7a>
 801fd9c:	683b      	ldr	r3, [r7, #0]
 801fd9e:	2b00      	cmp	r3, #0
 801fda0:	d026      	beq.n	801fdf0 <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 801fda2:	687b      	ldr	r3, [r7, #4]
 801fda4:	2b00      	cmp	r3, #0
 801fda6:	d002      	beq.n	801fdae <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 801fda8:	68bb      	ldr	r3, [r7, #8]
 801fdaa:	2b00      	cmp	r3, #0
 801fdac:	d020      	beq.n	801fdf0 <xQueueGenericCreateStatic+0x7a>
 801fdae:	687b      	ldr	r3, [r7, #4]
 801fdb0:	2b00      	cmp	r3, #0
 801fdb2:	d102      	bne.n	801fdba <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 801fdb4:	68bb      	ldr	r3, [r7, #8]
 801fdb6:	2b00      	cmp	r3, #0
 801fdb8:	d11a      	bne.n	801fdf0 <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 801fdba:	2358      	movs	r3, #88	@ 0x58
 801fdbc:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 801fdbe:	693b      	ldr	r3, [r7, #16]
 801fdc0:	2b58      	cmp	r3, #88	@ 0x58
 801fdc2:	d003      	beq.n	801fdcc <xQueueGenericCreateStatic+0x56>
 801fdc4:	f003 f8e8 	bl	8022f98 <ulSetInterruptMask>
 801fdc8:	bf00      	nop
 801fdca:	e7fd      	b.n	801fdc8 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 801fdcc:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801fdce:	683b      	ldr	r3, [r7, #0]
 801fdd0:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801fdd2:	697b      	ldr	r3, [r7, #20]
 801fdd4:	2201      	movs	r2, #1
 801fdd6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801fdda:	f897 2020 	ldrb.w	r2, [r7, #32]
 801fdde:	697b      	ldr	r3, [r7, #20]
 801fde0:	9300      	str	r3, [sp, #0]
 801fde2:	4613      	mov	r3, r2
 801fde4:	687a      	ldr	r2, [r7, #4]
 801fde6:	68b9      	ldr	r1, [r7, #8]
 801fde8:	68f8      	ldr	r0, [r7, #12]
 801fdea:	f000 f858 	bl	801fe9e <prvInitialiseNewQueue>
 801fdee:	e006      	b.n	801fdfe <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 801fdf0:	697b      	ldr	r3, [r7, #20]
 801fdf2:	2b00      	cmp	r3, #0
 801fdf4:	d103      	bne.n	801fdfe <xQueueGenericCreateStatic+0x88>
 801fdf6:	f003 f8cf 	bl	8022f98 <ulSetInterruptMask>
 801fdfa:	bf00      	nop
 801fdfc:	e7fd      	b.n	801fdfa <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 801fdfe:	697b      	ldr	r3, [r7, #20]
    }
 801fe00:	4618      	mov	r0, r3
 801fe02:	3718      	adds	r7, #24
 801fe04:	46bd      	mov	sp, r7
 801fe06:	bd80      	pop	{r7, pc}

0801fe08 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 801fe08:	b580      	push	{r7, lr}
 801fe0a:	b08a      	sub	sp, #40	@ 0x28
 801fe0c:	af02      	add	r7, sp, #8
 801fe0e:	60f8      	str	r0, [r7, #12]
 801fe10:	60b9      	str	r1, [r7, #8]
 801fe12:	4613      	mov	r3, r2
 801fe14:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 801fe16:	2300      	movs	r3, #0
 801fe18:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 801fe1a:	68fb      	ldr	r3, [r7, #12]
 801fe1c:	2b00      	cmp	r3, #0
 801fe1e:	d032      	beq.n	801fe86 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 801fe20:	2100      	movs	r1, #0
 801fe22:	68ba      	ldr	r2, [r7, #8]
 801fe24:	68fb      	ldr	r3, [r7, #12]
 801fe26:	fba3 2302 	umull	r2, r3, r3, r2
 801fe2a:	2b00      	cmp	r3, #0
 801fe2c:	d000      	beq.n	801fe30 <xQueueGenericCreate+0x28>
 801fe2e:	2101      	movs	r1, #1
 801fe30:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 801fe32:	2b00      	cmp	r3, #0
 801fe34:	d127      	bne.n	801fe86 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 801fe36:	68fb      	ldr	r3, [r7, #12]
 801fe38:	68ba      	ldr	r2, [r7, #8]
 801fe3a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 801fe3e:	f113 0f59 	cmn.w	r3, #89	@ 0x59
 801fe42:	d820      	bhi.n	801fe86 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801fe44:	68fb      	ldr	r3, [r7, #12]
 801fe46:	68ba      	ldr	r2, [r7, #8]
 801fe48:	fb02 f303 	mul.w	r3, r2, r3
 801fe4c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801fe4e:	69bb      	ldr	r3, [r7, #24]
 801fe50:	3358      	adds	r3, #88	@ 0x58
 801fe52:	4618      	mov	r0, r3
 801fe54:	f003 f908 	bl	8023068 <pvPortMalloc>
 801fe58:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 801fe5a:	69fb      	ldr	r3, [r7, #28]
 801fe5c:	2b00      	cmp	r3, #0
 801fe5e:	d019      	beq.n	801fe94 <xQueueGenericCreate+0x8c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801fe60:	69fb      	ldr	r3, [r7, #28]
 801fe62:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801fe64:	697b      	ldr	r3, [r7, #20]
 801fe66:	3358      	adds	r3, #88	@ 0x58
 801fe68:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801fe6a:	69fb      	ldr	r3, [r7, #28]
 801fe6c:	2200      	movs	r2, #0
 801fe6e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801fe72:	79fa      	ldrb	r2, [r7, #7]
 801fe74:	69fb      	ldr	r3, [r7, #28]
 801fe76:	9300      	str	r3, [sp, #0]
 801fe78:	4613      	mov	r3, r2
 801fe7a:	697a      	ldr	r2, [r7, #20]
 801fe7c:	68b9      	ldr	r1, [r7, #8]
 801fe7e:	68f8      	ldr	r0, [r7, #12]
 801fe80:	f000 f80d 	bl	801fe9e <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 801fe84:	e006      	b.n	801fe94 <xQueueGenericCreate+0x8c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 801fe86:	69fb      	ldr	r3, [r7, #28]
 801fe88:	2b00      	cmp	r3, #0
 801fe8a:	d103      	bne.n	801fe94 <xQueueGenericCreate+0x8c>
 801fe8c:	f003 f884 	bl	8022f98 <ulSetInterruptMask>
 801fe90:	bf00      	nop
 801fe92:	e7fd      	b.n	801fe90 <xQueueGenericCreate+0x88>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 801fe94:	69fb      	ldr	r3, [r7, #28]
    }
 801fe96:	4618      	mov	r0, r3
 801fe98:	3720      	adds	r7, #32
 801fe9a:	46bd      	mov	sp, r7
 801fe9c:	bd80      	pop	{r7, pc}

0801fe9e <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 801fe9e:	b580      	push	{r7, lr}
 801fea0:	b084      	sub	sp, #16
 801fea2:	af00      	add	r7, sp, #0
 801fea4:	60f8      	str	r0, [r7, #12]
 801fea6:	60b9      	str	r1, [r7, #8]
 801fea8:	607a      	str	r2, [r7, #4]
 801feaa:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 801feac:	68bb      	ldr	r3, [r7, #8]
 801feae:	2b00      	cmp	r3, #0
 801feb0:	d103      	bne.n	801feba <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801feb2:	69bb      	ldr	r3, [r7, #24]
 801feb4:	69ba      	ldr	r2, [r7, #24]
 801feb6:	601a      	str	r2, [r3, #0]
 801feb8:	e002      	b.n	801fec0 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801feba:	69bb      	ldr	r3, [r7, #24]
 801febc:	687a      	ldr	r2, [r7, #4]
 801febe:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 801fec0:	69bb      	ldr	r3, [r7, #24]
 801fec2:	68fa      	ldr	r2, [r7, #12]
 801fec4:	645a      	str	r2, [r3, #68]	@ 0x44
    pxNewQueue->uxItemSize = uxItemSize;
 801fec6:	69bb      	ldr	r3, [r7, #24]
 801fec8:	68ba      	ldr	r2, [r7, #8]
 801feca:	649a      	str	r2, [r3, #72]	@ 0x48
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801fecc:	2101      	movs	r1, #1
 801fece:	69b8      	ldr	r0, [r7, #24]
 801fed0:	f7ff fed8 	bl	801fc84 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 801fed4:	69bb      	ldr	r3, [r7, #24]
 801fed6:	78fa      	ldrb	r2, [r7, #3]
 801fed8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 801fedc:	bf00      	nop
 801fede:	3710      	adds	r7, #16
 801fee0:	46bd      	mov	sp, r7
 801fee2:	bd80      	pop	{r7, pc}

0801fee4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 801fee4:	b580      	push	{r7, lr}
 801fee6:	b084      	sub	sp, #16
 801fee8:	af02      	add	r7, sp, #8
 801feea:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 801feec:	687b      	ldr	r3, [r7, #4]
 801feee:	2b00      	cmp	r3, #0
 801fef0:	d012      	beq.n	801ff18 <prvInitialiseMutex+0x34>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801fef2:	687b      	ldr	r3, [r7, #4]
 801fef4:	2200      	movs	r2, #0
 801fef6:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801fef8:	687b      	ldr	r3, [r7, #4]
 801fefa:	2200      	movs	r2, #0
 801fefc:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 801fefe:	687b      	ldr	r3, [r7, #4]
 801ff00:	2200      	movs	r2, #0
 801ff02:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801ff04:	2300      	movs	r3, #0
 801ff06:	9300      	str	r3, [sp, #0]
 801ff08:	f04f 0200 	mov.w	r2, #0
 801ff0c:	f04f 0300 	mov.w	r3, #0
 801ff10:	2100      	movs	r1, #0
 801ff12:	6878      	ldr	r0, [r7, #4]
 801ff14:	f000 f81c 	bl	801ff50 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 801ff18:	bf00      	nop
 801ff1a:	3708      	adds	r7, #8
 801ff1c:	46bd      	mov	sp, r7
 801ff1e:	bd80      	pop	{r7, pc}

0801ff20 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 801ff20:	b580      	push	{r7, lr}
 801ff22:	b086      	sub	sp, #24
 801ff24:	af00      	add	r7, sp, #0
 801ff26:	4603      	mov	r3, r0
 801ff28:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801ff2a:	2301      	movs	r3, #1
 801ff2c:	617b      	str	r3, [r7, #20]
 801ff2e:	2300      	movs	r3, #0
 801ff30:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801ff32:	79fb      	ldrb	r3, [r7, #7]
 801ff34:	461a      	mov	r2, r3
 801ff36:	6939      	ldr	r1, [r7, #16]
 801ff38:	6978      	ldr	r0, [r7, #20]
 801ff3a:	f7ff ff65 	bl	801fe08 <xQueueGenericCreate>
 801ff3e:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801ff40:	68f8      	ldr	r0, [r7, #12]
 801ff42:	f7ff ffcf 	bl	801fee4 <prvInitialiseMutex>

        return xNewQueue;
 801ff46:	68fb      	ldr	r3, [r7, #12]
    }
 801ff48:	4618      	mov	r0, r3
 801ff4a:	3718      	adds	r7, #24
 801ff4c:	46bd      	mov	sp, r7
 801ff4e:	bd80      	pop	{r7, pc}

0801ff50 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 801ff50:	b580      	push	{r7, lr}
 801ff52:	b08c      	sub	sp, #48	@ 0x30
 801ff54:	af00      	add	r7, sp, #0
 801ff56:	60f8      	str	r0, [r7, #12]
 801ff58:	60b9      	str	r1, [r7, #8]
 801ff5a:	e9c7 2300 	strd	r2, r3, [r7]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801ff5e:	2300      	movs	r3, #0
 801ff60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 801ff62:	68fb      	ldr	r3, [r7, #12]
 801ff64:	62bb      	str	r3, [r7, #40]	@ 0x28

    configASSERT( pxQueue );
 801ff66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ff68:	2b00      	cmp	r3, #0
 801ff6a:	d103      	bne.n	801ff74 <xQueueGenericSend+0x24>
 801ff6c:	f003 f814 	bl	8022f98 <ulSetInterruptMask>
 801ff70:	bf00      	nop
 801ff72:	e7fd      	b.n	801ff70 <xQueueGenericSend+0x20>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801ff74:	68bb      	ldr	r3, [r7, #8]
 801ff76:	2b00      	cmp	r3, #0
 801ff78:	d103      	bne.n	801ff82 <xQueueGenericSend+0x32>
 801ff7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ff7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801ff7e:	2b00      	cmp	r3, #0
 801ff80:	d101      	bne.n	801ff86 <xQueueGenericSend+0x36>
 801ff82:	2301      	movs	r3, #1
 801ff84:	e000      	b.n	801ff88 <xQueueGenericSend+0x38>
 801ff86:	2300      	movs	r3, #0
 801ff88:	2b00      	cmp	r3, #0
 801ff8a:	d103      	bne.n	801ff94 <xQueueGenericSend+0x44>
 801ff8c:	f003 f804 	bl	8022f98 <ulSetInterruptMask>
 801ff90:	bf00      	nop
 801ff92:	e7fd      	b.n	801ff90 <xQueueGenericSend+0x40>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801ff94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff96:	2b02      	cmp	r3, #2
 801ff98:	d103      	bne.n	801ffa2 <xQueueGenericSend+0x52>
 801ff9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ff9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ff9e:	2b01      	cmp	r3, #1
 801ffa0:	d101      	bne.n	801ffa6 <xQueueGenericSend+0x56>
 801ffa2:	2301      	movs	r3, #1
 801ffa4:	e000      	b.n	801ffa8 <xQueueGenericSend+0x58>
 801ffa6:	2300      	movs	r3, #0
 801ffa8:	2b00      	cmp	r3, #0
 801ffaa:	d103      	bne.n	801ffb4 <xQueueGenericSend+0x64>
 801ffac:	f002 fff4 	bl	8022f98 <ulSetInterruptMask>
 801ffb0:	bf00      	nop
 801ffb2:	e7fd      	b.n	801ffb0 <xQueueGenericSend+0x60>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801ffb4:	f001 fdaa 	bl	8021b0c <xTaskGetSchedulerState>
 801ffb8:	4603      	mov	r3, r0
 801ffba:	2b00      	cmp	r3, #0
 801ffbc:	d103      	bne.n	801ffc6 <xQueueGenericSend+0x76>
 801ffbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ffc2:	4313      	orrs	r3, r2
 801ffc4:	d101      	bne.n	801ffca <xQueueGenericSend+0x7a>
 801ffc6:	2301      	movs	r3, #1
 801ffc8:	e000      	b.n	801ffcc <xQueueGenericSend+0x7c>
 801ffca:	2300      	movs	r3, #0
 801ffcc:	2b00      	cmp	r3, #0
 801ffce:	d103      	bne.n	801ffd8 <xQueueGenericSend+0x88>
 801ffd0:	f002 ffe2 	bl	8022f98 <ulSetInterruptMask>
 801ffd4:	bf00      	nop
 801ffd6:	e7fd      	b.n	801ffd4 <xQueueGenericSend+0x84>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 801ffd8:	f002 fe4a 	bl	8022c70 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801ffdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ffde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801ffe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ffe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ffe4:	429a      	cmp	r2, r3
 801ffe6:	d302      	bcc.n	801ffee <xQueueGenericSend+0x9e>
 801ffe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ffea:	2b02      	cmp	r3, #2
 801ffec:	d11d      	bne.n	802002a <xQueueGenericSend+0xda>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801ffee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801fff0:	68b9      	ldr	r1, [r7, #8]
 801fff2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801fff4:	f000 fa22 	bl	802043c <prvCopyDataToQueue>
 801fff8:	6278      	str	r0, [r7, #36]	@ 0x24

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801fffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801fffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801fffe:	2b00      	cmp	r3, #0
 8020000:	d00a      	beq.n	8020018 <xQueueGenericSend+0xc8>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8020002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020004:	3328      	adds	r3, #40	@ 0x28
 8020006:	4618      	mov	r0, r3
 8020008:	f001 fae6 	bl	80215d8 <xTaskRemoveFromEventList>
 802000c:	4603      	mov	r3, r0
 802000e:	2b00      	cmp	r3, #0
 8020010:	d007      	beq.n	8020022 <xQueueGenericSend+0xd2>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8020012:	f002 fe1b 	bl	8022c4c <vPortYield>
 8020016:	e004      	b.n	8020022 <xQueueGenericSend+0xd2>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8020018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802001a:	2b00      	cmp	r3, #0
 802001c:	d001      	beq.n	8020022 <xQueueGenericSend+0xd2>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 802001e:	f002 fe15 	bl	8022c4c <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8020022:	f002 fe37 	bl	8022c94 <vPortExitCritical>
                return pdPASS;
 8020026:	2301      	movs	r3, #1
 8020028:	e05e      	b.n	80200e8 <xQueueGenericSend+0x198>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 802002a:	e9d7 2300 	ldrd	r2, r3, [r7]
 802002e:	4313      	orrs	r3, r2
 8020030:	d103      	bne.n	802003a <xQueueGenericSend+0xea>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8020032:	f002 fe2f 	bl	8022c94 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8020036:	2300      	movs	r3, #0
 8020038:	e056      	b.n	80200e8 <xQueueGenericSend+0x198>
                }
                else if( xEntryTimeSet == pdFALSE )
 802003a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802003c:	2b00      	cmp	r3, #0
 802003e:	d106      	bne.n	802004e <xQueueGenericSend+0xfe>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8020040:	f107 0310 	add.w	r3, r7, #16
 8020044:	4618      	mov	r0, r3
 8020046:	f001 fb99 	bl	802177c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 802004a:	2301      	movs	r3, #1
 802004c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 802004e:	f002 fe21 	bl	8022c94 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8020052:	f000 feb9 	bl	8020dc8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8020056:	f002 fe0b 	bl	8022c70 <vPortEnterCritical>
 802005a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802005c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8020060:	b25b      	sxtb	r3, r3
 8020062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020066:	d103      	bne.n	8020070 <xQueueGenericSend+0x120>
 8020068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802006a:	2200      	movs	r2, #0
 802006c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8020070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020072:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8020076:	b25b      	sxtb	r3, r3
 8020078:	f1b3 3fff 	cmp.w	r3, #4294967295
 802007c:	d103      	bne.n	8020086 <xQueueGenericSend+0x136>
 802007e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020080:	2200      	movs	r2, #0
 8020082:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8020086:	f002 fe05 	bl	8022c94 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 802008a:	463a      	mov	r2, r7
 802008c:	f107 0310 	add.w	r3, r7, #16
 8020090:	4611      	mov	r1, r2
 8020092:	4618      	mov	r0, r3
 8020094:	f001 fb8a 	bl	80217ac <xTaskCheckForTimeOut>
 8020098:	4603      	mov	r3, r0
 802009a:	2b00      	cmp	r3, #0
 802009c:	d11e      	bne.n	80200dc <xQueueGenericSend+0x18c>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 802009e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80200a0:	f000 fac4 	bl	802062c <prvIsQueueFull>
 80200a4:	4603      	mov	r3, r0
 80200a6:	2b00      	cmp	r3, #0
 80200a8:	d012      	beq.n	80200d0 <xQueueGenericSend+0x180>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80200aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80200ac:	f103 0110 	add.w	r1, r3, #16
 80200b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80200b4:	4608      	mov	r0, r1
 80200b6:	f001 fa2d 	bl	8021514 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80200ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80200bc:	f000 fa4e 	bl	802055c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80200c0:	f000 feda 	bl	8020e78 <xTaskResumeAll>
 80200c4:	4603      	mov	r3, r0
 80200c6:	2b00      	cmp	r3, #0
 80200c8:	d186      	bne.n	801ffd8 <xQueueGenericSend+0x88>
                {
                    portYIELD_WITHIN_API();
 80200ca:	f002 fdbf 	bl	8022c4c <vPortYield>
 80200ce:	e783      	b.n	801ffd8 <xQueueGenericSend+0x88>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80200d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80200d2:	f000 fa43 	bl	802055c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80200d6:	f000 fecf 	bl	8020e78 <xTaskResumeAll>
 80200da:	e77d      	b.n	801ffd8 <xQueueGenericSend+0x88>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80200dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80200de:	f000 fa3d 	bl	802055c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80200e2:	f000 fec9 	bl	8020e78 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80200e6:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80200e8:	4618      	mov	r0, r3
 80200ea:	3730      	adds	r7, #48	@ 0x30
 80200ec:	46bd      	mov	sp, r7
 80200ee:	bd80      	pop	{r7, pc}

080200f0 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 80200f0:	b580      	push	{r7, lr}
 80200f2:	b088      	sub	sp, #32
 80200f4:	af00      	add	r7, sp, #0
 80200f6:	6078      	str	r0, [r7, #4]
 80200f8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80200fa:	687b      	ldr	r3, [r7, #4]
 80200fc:	61bb      	str	r3, [r7, #24]
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 80200fe:	69bb      	ldr	r3, [r7, #24]
 8020100:	2b00      	cmp	r3, #0
 8020102:	d103      	bne.n	802010c <xQueueGiveFromISR+0x1c>
 8020104:	f002 ff48 	bl	8022f98 <ulSetInterruptMask>
 8020108:	bf00      	nop
 802010a:	e7fd      	b.n	8020108 <xQueueGiveFromISR+0x18>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 802010c:	69bb      	ldr	r3, [r7, #24]
 802010e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8020110:	2b00      	cmp	r3, #0
 8020112:	d003      	beq.n	802011c <xQueueGiveFromISR+0x2c>
 8020114:	f002 ff40 	bl	8022f98 <ulSetInterruptMask>
 8020118:	bf00      	nop
 802011a:	e7fd      	b.n	8020118 <xQueueGiveFromISR+0x28>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 802011c:	69bb      	ldr	r3, [r7, #24]
 802011e:	681b      	ldr	r3, [r3, #0]
 8020120:	2b00      	cmp	r3, #0
 8020122:	d103      	bne.n	802012c <xQueueGiveFromISR+0x3c>
 8020124:	69bb      	ldr	r3, [r7, #24]
 8020126:	689b      	ldr	r3, [r3, #8]
 8020128:	2b00      	cmp	r3, #0
 802012a:	d101      	bne.n	8020130 <xQueueGiveFromISR+0x40>
 802012c:	2301      	movs	r3, #1
 802012e:	e000      	b.n	8020132 <xQueueGiveFromISR+0x42>
 8020130:	2300      	movs	r3, #0
 8020132:	2b00      	cmp	r3, #0
 8020134:	d103      	bne.n	802013e <xQueueGiveFromISR+0x4e>
 8020136:	f002 ff2f 	bl	8022f98 <ulSetInterruptMask>
 802013a:	bf00      	nop
 802013c:	e7fd      	b.n	802013a <xQueueGiveFromISR+0x4a>
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 802013e:	f002 ff2b 	bl	8022f98 <ulSetInterruptMask>
 8020142:	6178      	str	r0, [r7, #20]
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8020144:	69bb      	ldr	r3, [r7, #24]
 8020146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8020148:	613b      	str	r3, [r7, #16]

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 802014a:	69bb      	ldr	r3, [r7, #24]
 802014c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802014e:	693a      	ldr	r2, [r7, #16]
 8020150:	429a      	cmp	r2, r3
 8020152:	d239      	bcs.n	80201c8 <xQueueGiveFromISR+0xd8>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8020154:	69bb      	ldr	r3, [r7, #24]
 8020156:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 802015a:	73fb      	strb	r3, [r7, #15]
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 802015c:	693b      	ldr	r3, [r7, #16]
 802015e:	1c5a      	adds	r2, r3, #1
 8020160:	69bb      	ldr	r3, [r7, #24]
 8020162:	641a      	str	r2, [r3, #64]	@ 0x40

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8020164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8020168:	f1b3 3fff 	cmp.w	r3, #4294967295
 802016c:	d112      	bne.n	8020194 <xQueueGiveFromISR+0xa4>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 802016e:	69bb      	ldr	r3, [r7, #24]
 8020170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020172:	2b00      	cmp	r3, #0
 8020174:	d025      	beq.n	80201c2 <xQueueGiveFromISR+0xd2>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8020176:	69bb      	ldr	r3, [r7, #24]
 8020178:	3328      	adds	r3, #40	@ 0x28
 802017a:	4618      	mov	r0, r3
 802017c:	f001 fa2c 	bl	80215d8 <xTaskRemoveFromEventList>
 8020180:	4603      	mov	r3, r0
 8020182:	2b00      	cmp	r3, #0
 8020184:	d01d      	beq.n	80201c2 <xQueueGiveFromISR+0xd2>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8020186:	683b      	ldr	r3, [r7, #0]
 8020188:	2b00      	cmp	r3, #0
 802018a:	d01a      	beq.n	80201c2 <xQueueGiveFromISR+0xd2>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 802018c:	683b      	ldr	r3, [r7, #0]
 802018e:	2201      	movs	r2, #1
 8020190:	601a      	str	r2, [r3, #0]
 8020192:	e016      	b.n	80201c2 <xQueueGiveFromISR+0xd2>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8020194:	f000 ff94 	bl	80210c0 <uxTaskGetNumberOfTasks>
 8020198:	60b8      	str	r0, [r7, #8]
 802019a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802019e:	68ba      	ldr	r2, [r7, #8]
 80201a0:	429a      	cmp	r2, r3
 80201a2:	d90e      	bls.n	80201c2 <xQueueGiveFromISR+0xd2>
 80201a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80201a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80201aa:	d103      	bne.n	80201b4 <xQueueGiveFromISR+0xc4>
 80201ac:	f002 fef4 	bl	8022f98 <ulSetInterruptMask>
 80201b0:	bf00      	nop
 80201b2:	e7fd      	b.n	80201b0 <xQueueGiveFromISR+0xc0>
 80201b4:	7bfb      	ldrb	r3, [r7, #15]
 80201b6:	3301      	adds	r3, #1
 80201b8:	b2db      	uxtb	r3, r3
 80201ba:	b25a      	sxtb	r2, r3
 80201bc:	69bb      	ldr	r3, [r7, #24]
 80201be:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
            }

            xReturn = pdPASS;
 80201c2:	2301      	movs	r3, #1
 80201c4:	61fb      	str	r3, [r7, #28]
 80201c6:	e001      	b.n	80201cc <xQueueGiveFromISR+0xdc>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80201c8:	2300      	movs	r3, #0
 80201ca:	61fb      	str	r3, [r7, #28]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80201cc:	6978      	ldr	r0, [r7, #20]
 80201ce:	f002 fef0 	bl	8022fb2 <vClearInterruptMask>

    return xReturn;
 80201d2:	69fb      	ldr	r3, [r7, #28]
}
 80201d4:	4618      	mov	r0, r3
 80201d6:	3720      	adds	r7, #32
 80201d8:	46bd      	mov	sp, r7
 80201da:	bd80      	pop	{r7, pc}

080201dc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80201dc:	b580      	push	{r7, lr}
 80201de:	b08c      	sub	sp, #48	@ 0x30
 80201e0:	af00      	add	r7, sp, #0
 80201e2:	60f8      	str	r0, [r7, #12]
 80201e4:	60b9      	str	r1, [r7, #8]
 80201e6:	e9c7 2300 	strd	r2, r3, [r7]
    BaseType_t xEntryTimeSet = pdFALSE;
 80201ea:	2300      	movs	r3, #0
 80201ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80201ee:	68fb      	ldr	r3, [r7, #12]
 80201f0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80201f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80201f4:	2b00      	cmp	r3, #0
 80201f6:	d103      	bne.n	8020200 <xQueueReceive+0x24>
 80201f8:	f002 fece 	bl	8022f98 <ulSetInterruptMask>
 80201fc:	bf00      	nop
 80201fe:	e7fd      	b.n	80201fc <xQueueReceive+0x20>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8020200:	68bb      	ldr	r3, [r7, #8]
 8020202:	2b00      	cmp	r3, #0
 8020204:	d103      	bne.n	802020e <xQueueReceive+0x32>
 8020206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802020a:	2b00      	cmp	r3, #0
 802020c:	d101      	bne.n	8020212 <xQueueReceive+0x36>
 802020e:	2301      	movs	r3, #1
 8020210:	e000      	b.n	8020214 <xQueueReceive+0x38>
 8020212:	2300      	movs	r3, #0
 8020214:	2b00      	cmp	r3, #0
 8020216:	d103      	bne.n	8020220 <xQueueReceive+0x44>
 8020218:	f002 febe 	bl	8022f98 <ulSetInterruptMask>
 802021c:	bf00      	nop
 802021e:	e7fd      	b.n	802021c <xQueueReceive+0x40>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8020220:	f001 fc74 	bl	8021b0c <xTaskGetSchedulerState>
 8020224:	4603      	mov	r3, r0
 8020226:	2b00      	cmp	r3, #0
 8020228:	d103      	bne.n	8020232 <xQueueReceive+0x56>
 802022a:	e9d7 2300 	ldrd	r2, r3, [r7]
 802022e:	4313      	orrs	r3, r2
 8020230:	d101      	bne.n	8020236 <xQueueReceive+0x5a>
 8020232:	2301      	movs	r3, #1
 8020234:	e000      	b.n	8020238 <xQueueReceive+0x5c>
 8020236:	2300      	movs	r3, #0
 8020238:	2b00      	cmp	r3, #0
 802023a:	d103      	bne.n	8020244 <xQueueReceive+0x68>
 802023c:	f002 feac 	bl	8022f98 <ulSetInterruptMask>
 8020240:	bf00      	nop
 8020242:	e7fd      	b.n	8020240 <xQueueReceive+0x64>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8020244:	f002 fd14 	bl	8022c70 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8020248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802024a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802024c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 802024e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020250:	2b00      	cmp	r3, #0
 8020252:	d019      	beq.n	8020288 <xQueueReceive+0xac>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8020254:	68b9      	ldr	r1, [r7, #8]
 8020256:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8020258:	f000 f95a 	bl	8020510 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 802025c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802025e:	1e5a      	subs	r2, r3, #1
 8020260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020262:	641a      	str	r2, [r3, #64]	@ 0x40

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8020264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020266:	691b      	ldr	r3, [r3, #16]
 8020268:	2b00      	cmp	r3, #0
 802026a:	d009      	beq.n	8020280 <xQueueReceive+0xa4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 802026c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802026e:	3310      	adds	r3, #16
 8020270:	4618      	mov	r0, r3
 8020272:	f001 f9b1 	bl	80215d8 <xTaskRemoveFromEventList>
 8020276:	4603      	mov	r3, r0
 8020278:	2b00      	cmp	r3, #0
 802027a:	d001      	beq.n	8020280 <xQueueReceive+0xa4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 802027c:	f002 fce6 	bl	8022c4c <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8020280:	f002 fd08 	bl	8022c94 <vPortExitCritical>
                return pdPASS;
 8020284:	2301      	movs	r3, #1
 8020286:	e065      	b.n	8020354 <xQueueReceive+0x178>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8020288:	e9d7 2300 	ldrd	r2, r3, [r7]
 802028c:	4313      	orrs	r3, r2
 802028e:	d103      	bne.n	8020298 <xQueueReceive+0xbc>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8020290:	f002 fd00 	bl	8022c94 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8020294:	2300      	movs	r3, #0
 8020296:	e05d      	b.n	8020354 <xQueueReceive+0x178>
                }
                else if( xEntryTimeSet == pdFALSE )
 8020298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802029a:	2b00      	cmp	r3, #0
 802029c:	d106      	bne.n	80202ac <xQueueReceive+0xd0>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 802029e:	f107 0310 	add.w	r3, r7, #16
 80202a2:	4618      	mov	r0, r3
 80202a4:	f001 fa6a 	bl	802177c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80202a8:	2301      	movs	r3, #1
 80202aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80202ac:	f002 fcf2 	bl	8022c94 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80202b0:	f000 fd8a 	bl	8020dc8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80202b4:	f002 fcdc 	bl	8022c70 <vPortEnterCritical>
 80202b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80202ba:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80202be:	b25b      	sxtb	r3, r3
 80202c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80202c4:	d103      	bne.n	80202ce <xQueueReceive+0xf2>
 80202c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80202c8:	2200      	movs	r2, #0
 80202ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 80202ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80202d0:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80202d4:	b25b      	sxtb	r3, r3
 80202d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80202da:	d103      	bne.n	80202e4 <xQueueReceive+0x108>
 80202dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80202de:	2200      	movs	r2, #0
 80202e0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 80202e4:	f002 fcd6 	bl	8022c94 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80202e8:	463a      	mov	r2, r7
 80202ea:	f107 0310 	add.w	r3, r7, #16
 80202ee:	4611      	mov	r1, r2
 80202f0:	4618      	mov	r0, r3
 80202f2:	f001 fa5b 	bl	80217ac <xTaskCheckForTimeOut>
 80202f6:	4603      	mov	r3, r0
 80202f8:	2b00      	cmp	r3, #0
 80202fa:	d11e      	bne.n	802033a <xQueueReceive+0x15e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80202fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80202fe:	f000 f97f 	bl	8020600 <prvIsQueueEmpty>
 8020302:	4603      	mov	r3, r0
 8020304:	2b00      	cmp	r3, #0
 8020306:	d012      	beq.n	802032e <xQueueReceive+0x152>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8020308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802030a:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 802030e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020312:	4608      	mov	r0, r1
 8020314:	f001 f8fe 	bl	8021514 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8020318:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 802031a:	f000 f91f 	bl	802055c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 802031e:	f000 fdab 	bl	8020e78 <xTaskResumeAll>
 8020322:	4603      	mov	r3, r0
 8020324:	2b00      	cmp	r3, #0
 8020326:	d18d      	bne.n	8020244 <xQueueReceive+0x68>
                {
                    portYIELD_WITHIN_API();
 8020328:	f002 fc90 	bl	8022c4c <vPortYield>
 802032c:	e78a      	b.n	8020244 <xQueueReceive+0x68>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 802032e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8020330:	f000 f914 	bl	802055c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8020334:	f000 fda0 	bl	8020e78 <xTaskResumeAll>
 8020338:	e784      	b.n	8020244 <xQueueReceive+0x68>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 802033a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 802033c:	f000 f90e 	bl	802055c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8020340:	f000 fd9a 	bl	8020e78 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8020344:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8020346:	f000 f95b 	bl	8020600 <prvIsQueueEmpty>
 802034a:	4603      	mov	r3, r0
 802034c:	2b00      	cmp	r3, #0
 802034e:	f43f af79 	beq.w	8020244 <xQueueReceive+0x68>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8020352:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8020354:	4618      	mov	r0, r3
 8020356:	3730      	adds	r7, #48	@ 0x30
 8020358:	46bd      	mov	sp, r7
 802035a:	bd80      	pop	{r7, pc}

0802035c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 802035c:	b580      	push	{r7, lr}
 802035e:	b08a      	sub	sp, #40	@ 0x28
 8020360:	af00      	add	r7, sp, #0
 8020362:	60f8      	str	r0, [r7, #12]
 8020364:	60b9      	str	r1, [r7, #8]
 8020366:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8020368:	68fb      	ldr	r3, [r7, #12]
 802036a:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 802036c:	6a3b      	ldr	r3, [r7, #32]
 802036e:	2b00      	cmp	r3, #0
 8020370:	d103      	bne.n	802037a <xQueueReceiveFromISR+0x1e>
 8020372:	f002 fe11 	bl	8022f98 <ulSetInterruptMask>
 8020376:	bf00      	nop
 8020378:	e7fd      	b.n	8020376 <xQueueReceiveFromISR+0x1a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 802037a:	68bb      	ldr	r3, [r7, #8]
 802037c:	2b00      	cmp	r3, #0
 802037e:	d103      	bne.n	8020388 <xQueueReceiveFromISR+0x2c>
 8020380:	6a3b      	ldr	r3, [r7, #32]
 8020382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8020384:	2b00      	cmp	r3, #0
 8020386:	d101      	bne.n	802038c <xQueueReceiveFromISR+0x30>
 8020388:	2301      	movs	r3, #1
 802038a:	e000      	b.n	802038e <xQueueReceiveFromISR+0x32>
 802038c:	2300      	movs	r3, #0
 802038e:	2b00      	cmp	r3, #0
 8020390:	d103      	bne.n	802039a <xQueueReceiveFromISR+0x3e>
 8020392:	f002 fe01 	bl	8022f98 <ulSetInterruptMask>
 8020396:	bf00      	nop
 8020398:	e7fd      	b.n	8020396 <xQueueReceiveFromISR+0x3a>
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 802039a:	f002 fdfd 	bl	8022f98 <ulSetInterruptMask>
 802039e:	61f8      	str	r0, [r7, #28]
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80203a0:	6a3b      	ldr	r3, [r7, #32]
 80203a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80203a4:	61bb      	str	r3, [r7, #24]

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80203a6:	69bb      	ldr	r3, [r7, #24]
 80203a8:	2b00      	cmp	r3, #0
 80203aa:	d03d      	beq.n	8020428 <xQueueReceiveFromISR+0xcc>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 80203ac:	6a3b      	ldr	r3, [r7, #32]
 80203ae:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80203b2:	75fb      	strb	r3, [r7, #23]

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 80203b4:	68b9      	ldr	r1, [r7, #8]
 80203b6:	6a38      	ldr	r0, [r7, #32]
 80203b8:	f000 f8aa 	bl	8020510 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80203bc:	69bb      	ldr	r3, [r7, #24]
 80203be:	1e5a      	subs	r2, r3, #1
 80203c0:	6a3b      	ldr	r3, [r7, #32]
 80203c2:	641a      	str	r2, [r3, #64]	@ 0x40

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80203c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80203c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80203cc:	d112      	bne.n	80203f4 <xQueueReceiveFromISR+0x98>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80203ce:	6a3b      	ldr	r3, [r7, #32]
 80203d0:	691b      	ldr	r3, [r3, #16]
 80203d2:	2b00      	cmp	r3, #0
 80203d4:	d025      	beq.n	8020422 <xQueueReceiveFromISR+0xc6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80203d6:	6a3b      	ldr	r3, [r7, #32]
 80203d8:	3310      	adds	r3, #16
 80203da:	4618      	mov	r0, r3
 80203dc:	f001 f8fc 	bl	80215d8 <xTaskRemoveFromEventList>
 80203e0:	4603      	mov	r3, r0
 80203e2:	2b00      	cmp	r3, #0
 80203e4:	d01d      	beq.n	8020422 <xQueueReceiveFromISR+0xc6>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80203e6:	687b      	ldr	r3, [r7, #4]
 80203e8:	2b00      	cmp	r3, #0
 80203ea:	d01a      	beq.n	8020422 <xQueueReceiveFromISR+0xc6>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80203ec:	687b      	ldr	r3, [r7, #4]
 80203ee:	2201      	movs	r2, #1
 80203f0:	601a      	str	r2, [r3, #0]
 80203f2:	e016      	b.n	8020422 <xQueueReceiveFromISR+0xc6>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 80203f4:	f000 fe64 	bl	80210c0 <uxTaskGetNumberOfTasks>
 80203f8:	6138      	str	r0, [r7, #16]
 80203fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80203fe:	693a      	ldr	r2, [r7, #16]
 8020400:	429a      	cmp	r2, r3
 8020402:	d90e      	bls.n	8020422 <xQueueReceiveFromISR+0xc6>
 8020404:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8020408:	2b7f      	cmp	r3, #127	@ 0x7f
 802040a:	d103      	bne.n	8020414 <xQueueReceiveFromISR+0xb8>
 802040c:	f002 fdc4 	bl	8022f98 <ulSetInterruptMask>
 8020410:	bf00      	nop
 8020412:	e7fd      	b.n	8020410 <xQueueReceiveFromISR+0xb4>
 8020414:	7dfb      	ldrb	r3, [r7, #23]
 8020416:	3301      	adds	r3, #1
 8020418:	b2db      	uxtb	r3, r3
 802041a:	b25a      	sxtb	r2, r3
 802041c:	6a3b      	ldr	r3, [r7, #32]
 802041e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            }

            xReturn = pdPASS;
 8020422:	2301      	movs	r3, #1
 8020424:	627b      	str	r3, [r7, #36]	@ 0x24
 8020426:	e001      	b.n	802042c <xQueueReceiveFromISR+0xd0>
        }
        else
        {
            xReturn = pdFAIL;
 8020428:	2300      	movs	r3, #0
 802042a:	627b      	str	r3, [r7, #36]	@ 0x24
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 802042c:	69f8      	ldr	r0, [r7, #28]
 802042e:	f002 fdc0 	bl	8022fb2 <vClearInterruptMask>

    return xReturn;
 8020432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8020434:	4618      	mov	r0, r3
 8020436:	3728      	adds	r7, #40	@ 0x28
 8020438:	46bd      	mov	sp, r7
 802043a:	bd80      	pop	{r7, pc}

0802043c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 802043c:	b580      	push	{r7, lr}
 802043e:	b086      	sub	sp, #24
 8020440:	af00      	add	r7, sp, #0
 8020442:	60f8      	str	r0, [r7, #12]
 8020444:	60b9      	str	r1, [r7, #8]
 8020446:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8020448:	2300      	movs	r3, #0
 802044a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 802044c:	68fb      	ldr	r3, [r7, #12]
 802044e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8020450:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8020452:	68fb      	ldr	r3, [r7, #12]
 8020454:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8020456:	2b00      	cmp	r3, #0
 8020458:	d10d      	bne.n	8020476 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 802045a:	68fb      	ldr	r3, [r7, #12]
 802045c:	681b      	ldr	r3, [r3, #0]
 802045e:	2b00      	cmp	r3, #0
 8020460:	d14d      	bne.n	80204fe <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8020462:	68fb      	ldr	r3, [r7, #12]
 8020464:	689b      	ldr	r3, [r3, #8]
 8020466:	4618      	mov	r0, r3
 8020468:	f001 fb6e 	bl	8021b48 <xTaskPriorityDisinherit>
 802046c:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 802046e:	68fb      	ldr	r3, [r7, #12]
 8020470:	2200      	movs	r2, #0
 8020472:	609a      	str	r2, [r3, #8]
 8020474:	e043      	b.n	80204fe <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8020476:	687b      	ldr	r3, [r7, #4]
 8020478:	2b00      	cmp	r3, #0
 802047a:	d119      	bne.n	80204b0 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 802047c:	68fb      	ldr	r3, [r7, #12]
 802047e:	6858      	ldr	r0, [r3, #4]
 8020480:	68fb      	ldr	r3, [r7, #12]
 8020482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8020484:	461a      	mov	r2, r3
 8020486:	68b9      	ldr	r1, [r7, #8]
 8020488:	f003 fbb1 	bl	8023bee <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 802048c:	68fb      	ldr	r3, [r7, #12]
 802048e:	685a      	ldr	r2, [r3, #4]
 8020490:	68fb      	ldr	r3, [r7, #12]
 8020492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8020494:	441a      	add	r2, r3
 8020496:	68fb      	ldr	r3, [r7, #12]
 8020498:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 802049a:	68fb      	ldr	r3, [r7, #12]
 802049c:	685a      	ldr	r2, [r3, #4]
 802049e:	68fb      	ldr	r3, [r7, #12]
 80204a0:	689b      	ldr	r3, [r3, #8]
 80204a2:	429a      	cmp	r2, r3
 80204a4:	d32b      	bcc.n	80204fe <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80204a6:	68fb      	ldr	r3, [r7, #12]
 80204a8:	681a      	ldr	r2, [r3, #0]
 80204aa:	68fb      	ldr	r3, [r7, #12]
 80204ac:	605a      	str	r2, [r3, #4]
 80204ae:	e026      	b.n	80204fe <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80204b0:	68fb      	ldr	r3, [r7, #12]
 80204b2:	68d8      	ldr	r0, [r3, #12]
 80204b4:	68fb      	ldr	r3, [r7, #12]
 80204b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80204b8:	461a      	mov	r2, r3
 80204ba:	68b9      	ldr	r1, [r7, #8]
 80204bc:	f003 fb97 	bl	8023bee <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80204c0:	68fb      	ldr	r3, [r7, #12]
 80204c2:	68da      	ldr	r2, [r3, #12]
 80204c4:	68fb      	ldr	r3, [r7, #12]
 80204c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80204c8:	425b      	negs	r3, r3
 80204ca:	441a      	add	r2, r3
 80204cc:	68fb      	ldr	r3, [r7, #12]
 80204ce:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80204d0:	68fb      	ldr	r3, [r7, #12]
 80204d2:	68da      	ldr	r2, [r3, #12]
 80204d4:	68fb      	ldr	r3, [r7, #12]
 80204d6:	681b      	ldr	r3, [r3, #0]
 80204d8:	429a      	cmp	r2, r3
 80204da:	d207      	bcs.n	80204ec <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80204dc:	68fb      	ldr	r3, [r7, #12]
 80204de:	689a      	ldr	r2, [r3, #8]
 80204e0:	68fb      	ldr	r3, [r7, #12]
 80204e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80204e4:	425b      	negs	r3, r3
 80204e6:	441a      	add	r2, r3
 80204e8:	68fb      	ldr	r3, [r7, #12]
 80204ea:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80204ec:	687b      	ldr	r3, [r7, #4]
 80204ee:	2b02      	cmp	r3, #2
 80204f0:	d105      	bne.n	80204fe <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80204f2:	693b      	ldr	r3, [r7, #16]
 80204f4:	2b00      	cmp	r3, #0
 80204f6:	d002      	beq.n	80204fe <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80204f8:	693b      	ldr	r3, [r7, #16]
 80204fa:	3b01      	subs	r3, #1
 80204fc:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80204fe:	693b      	ldr	r3, [r7, #16]
 8020500:	1c5a      	adds	r2, r3, #1
 8020502:	68fb      	ldr	r3, [r7, #12]
 8020504:	641a      	str	r2, [r3, #64]	@ 0x40

    return xReturn;
 8020506:	697b      	ldr	r3, [r7, #20]
}
 8020508:	4618      	mov	r0, r3
 802050a:	3718      	adds	r7, #24
 802050c:	46bd      	mov	sp, r7
 802050e:	bd80      	pop	{r7, pc}

08020510 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8020510:	b580      	push	{r7, lr}
 8020512:	b082      	sub	sp, #8
 8020514:	af00      	add	r7, sp, #0
 8020516:	6078      	str	r0, [r7, #4]
 8020518:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 802051a:	687b      	ldr	r3, [r7, #4]
 802051c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802051e:	2b00      	cmp	r3, #0
 8020520:	d018      	beq.n	8020554 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8020522:	687b      	ldr	r3, [r7, #4]
 8020524:	68da      	ldr	r2, [r3, #12]
 8020526:	687b      	ldr	r3, [r7, #4]
 8020528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802052a:	441a      	add	r2, r3
 802052c:	687b      	ldr	r3, [r7, #4]
 802052e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8020530:	687b      	ldr	r3, [r7, #4]
 8020532:	68da      	ldr	r2, [r3, #12]
 8020534:	687b      	ldr	r3, [r7, #4]
 8020536:	689b      	ldr	r3, [r3, #8]
 8020538:	429a      	cmp	r2, r3
 802053a:	d303      	bcc.n	8020544 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 802053c:	687b      	ldr	r3, [r7, #4]
 802053e:	681a      	ldr	r2, [r3, #0]
 8020540:	687b      	ldr	r3, [r7, #4]
 8020542:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8020544:	687b      	ldr	r3, [r7, #4]
 8020546:	68d9      	ldr	r1, [r3, #12]
 8020548:	687b      	ldr	r3, [r7, #4]
 802054a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802054c:	461a      	mov	r2, r3
 802054e:	6838      	ldr	r0, [r7, #0]
 8020550:	f003 fb4d 	bl	8023bee <memcpy>
    }
}
 8020554:	bf00      	nop
 8020556:	3708      	adds	r7, #8
 8020558:	46bd      	mov	sp, r7
 802055a:	bd80      	pop	{r7, pc}

0802055c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 802055c:	b580      	push	{r7, lr}
 802055e:	b084      	sub	sp, #16
 8020560:	af00      	add	r7, sp, #0
 8020562:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8020564:	f002 fb84 	bl	8022c70 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8020568:	687b      	ldr	r3, [r7, #4]
 802056a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 802056e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8020570:	e011      	b.n	8020596 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8020572:	687b      	ldr	r3, [r7, #4]
 8020574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020576:	2b00      	cmp	r3, #0
 8020578:	d012      	beq.n	80205a0 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 802057a:	687b      	ldr	r3, [r7, #4]
 802057c:	3328      	adds	r3, #40	@ 0x28
 802057e:	4618      	mov	r0, r3
 8020580:	f001 f82a 	bl	80215d8 <xTaskRemoveFromEventList>
 8020584:	4603      	mov	r3, r0
 8020586:	2b00      	cmp	r3, #0
 8020588:	d001      	beq.n	802058e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 802058a:	f001 f987 	bl	802189c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 802058e:	7bfb      	ldrb	r3, [r7, #15]
 8020590:	3b01      	subs	r3, #1
 8020592:	b2db      	uxtb	r3, r3
 8020594:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8020596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802059a:	2b00      	cmp	r3, #0
 802059c:	dce9      	bgt.n	8020572 <prvUnlockQueue+0x16>
 802059e:	e000      	b.n	80205a2 <prvUnlockQueue+0x46>
                    break;
 80205a0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80205a2:	687b      	ldr	r3, [r7, #4]
 80205a4:	22ff      	movs	r2, #255	@ 0xff
 80205a6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    }
    taskEXIT_CRITICAL();
 80205aa:	f002 fb73 	bl	8022c94 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80205ae:	f002 fb5f 	bl	8022c70 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80205b2:	687b      	ldr	r3, [r7, #4]
 80205b4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80205b8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80205ba:	e011      	b.n	80205e0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80205bc:	687b      	ldr	r3, [r7, #4]
 80205be:	691b      	ldr	r3, [r3, #16]
 80205c0:	2b00      	cmp	r3, #0
 80205c2:	d012      	beq.n	80205ea <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80205c4:	687b      	ldr	r3, [r7, #4]
 80205c6:	3310      	adds	r3, #16
 80205c8:	4618      	mov	r0, r3
 80205ca:	f001 f805 	bl	80215d8 <xTaskRemoveFromEventList>
 80205ce:	4603      	mov	r3, r0
 80205d0:	2b00      	cmp	r3, #0
 80205d2:	d001      	beq.n	80205d8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80205d4:	f001 f962 	bl	802189c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80205d8:	7bbb      	ldrb	r3, [r7, #14]
 80205da:	3b01      	subs	r3, #1
 80205dc:	b2db      	uxtb	r3, r3
 80205de:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80205e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80205e4:	2b00      	cmp	r3, #0
 80205e6:	dce9      	bgt.n	80205bc <prvUnlockQueue+0x60>
 80205e8:	e000      	b.n	80205ec <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80205ea:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80205ec:	687b      	ldr	r3, [r7, #4]
 80205ee:	22ff      	movs	r2, #255	@ 0xff
 80205f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    }
    taskEXIT_CRITICAL();
 80205f4:	f002 fb4e 	bl	8022c94 <vPortExitCritical>
}
 80205f8:	bf00      	nop
 80205fa:	3710      	adds	r7, #16
 80205fc:	46bd      	mov	sp, r7
 80205fe:	bd80      	pop	{r7, pc}

08020600 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8020600:	b580      	push	{r7, lr}
 8020602:	b084      	sub	sp, #16
 8020604:	af00      	add	r7, sp, #0
 8020606:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8020608:	f002 fb32 	bl	8022c70 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 802060c:	687b      	ldr	r3, [r7, #4]
 802060e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8020610:	2b00      	cmp	r3, #0
 8020612:	d102      	bne.n	802061a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8020614:	2301      	movs	r3, #1
 8020616:	60fb      	str	r3, [r7, #12]
 8020618:	e001      	b.n	802061e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 802061a:	2300      	movs	r3, #0
 802061c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 802061e:	f002 fb39 	bl	8022c94 <vPortExitCritical>

    return xReturn;
 8020622:	68fb      	ldr	r3, [r7, #12]
}
 8020624:	4618      	mov	r0, r3
 8020626:	3710      	adds	r7, #16
 8020628:	46bd      	mov	sp, r7
 802062a:	bd80      	pop	{r7, pc}

0802062c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 802062c:	b580      	push	{r7, lr}
 802062e:	b084      	sub	sp, #16
 8020630:	af00      	add	r7, sp, #0
 8020632:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8020634:	f002 fb1c 	bl	8022c70 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8020638:	687b      	ldr	r3, [r7, #4]
 802063a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 802063c:	687b      	ldr	r3, [r7, #4]
 802063e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8020640:	429a      	cmp	r2, r3
 8020642:	d102      	bne.n	802064a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8020644:	2301      	movs	r3, #1
 8020646:	60fb      	str	r3, [r7, #12]
 8020648:	e001      	b.n	802064e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 802064a:	2300      	movs	r3, #0
 802064c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 802064e:	f002 fb21 	bl	8022c94 <vPortExitCritical>

    return xReturn;
 8020652:	68fb      	ldr	r3, [r7, #12]
}
 8020654:	4618      	mov	r0, r3
 8020656:	3710      	adds	r7, #16
 8020658:	46bd      	mov	sp, r7
 802065a:	bd80      	pop	{r7, pc}

0802065c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 802065c:	b580      	push	{r7, lr}
 802065e:	b084      	sub	sp, #16
 8020660:	af00      	add	r7, sp, #0
 8020662:	6078      	str	r0, [r7, #4]
 8020664:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8020666:	2300      	movs	r3, #0
 8020668:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 802066a:	687b      	ldr	r3, [r7, #4]
 802066c:	2b00      	cmp	r3, #0
 802066e:	d103      	bne.n	8020678 <vQueueAddToRegistry+0x1c>
 8020670:	f002 fc92 	bl	8022f98 <ulSetInterruptMask>
 8020674:	bf00      	nop
 8020676:	e7fd      	b.n	8020674 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 8020678:	683b      	ldr	r3, [r7, #0]
 802067a:	2b00      	cmp	r3, #0
 802067c:	d024      	beq.n	80206c8 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 802067e:	2300      	movs	r3, #0
 8020680:	60fb      	str	r3, [r7, #12]
 8020682:	e01e      	b.n	80206c2 <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8020684:	4a17      	ldr	r2, [pc, #92]	@ (80206e4 <vQueueAddToRegistry+0x88>)
 8020686:	68fb      	ldr	r3, [r7, #12]
 8020688:	00db      	lsls	r3, r3, #3
 802068a:	4413      	add	r3, r2
 802068c:	685b      	ldr	r3, [r3, #4]
 802068e:	687a      	ldr	r2, [r7, #4]
 8020690:	429a      	cmp	r2, r3
 8020692:	d105      	bne.n	80206a0 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8020694:	68fb      	ldr	r3, [r7, #12]
 8020696:	00db      	lsls	r3, r3, #3
 8020698:	4a12      	ldr	r2, [pc, #72]	@ (80206e4 <vQueueAddToRegistry+0x88>)
 802069a:	4413      	add	r3, r2
 802069c:	60bb      	str	r3, [r7, #8]
                    break;
 802069e:	e013      	b.n	80206c8 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80206a0:	68bb      	ldr	r3, [r7, #8]
 80206a2:	2b00      	cmp	r3, #0
 80206a4:	d10a      	bne.n	80206bc <vQueueAddToRegistry+0x60>
 80206a6:	4a0f      	ldr	r2, [pc, #60]	@ (80206e4 <vQueueAddToRegistry+0x88>)
 80206a8:	68fb      	ldr	r3, [r7, #12]
 80206aa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80206ae:	2b00      	cmp	r3, #0
 80206b0:	d104      	bne.n	80206bc <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80206b2:	68fb      	ldr	r3, [r7, #12]
 80206b4:	00db      	lsls	r3, r3, #3
 80206b6:	4a0b      	ldr	r2, [pc, #44]	@ (80206e4 <vQueueAddToRegistry+0x88>)
 80206b8:	4413      	add	r3, r2
 80206ba:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80206bc:	68fb      	ldr	r3, [r7, #12]
 80206be:	3301      	adds	r3, #1
 80206c0:	60fb      	str	r3, [r7, #12]
 80206c2:	68fb      	ldr	r3, [r7, #12]
 80206c4:	2b07      	cmp	r3, #7
 80206c6:	d9dd      	bls.n	8020684 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80206c8:	68bb      	ldr	r3, [r7, #8]
 80206ca:	2b00      	cmp	r3, #0
 80206cc:	d005      	beq.n	80206da <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80206ce:	68bb      	ldr	r3, [r7, #8]
 80206d0:	683a      	ldr	r2, [r7, #0]
 80206d2:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80206d4:	68bb      	ldr	r3, [r7, #8]
 80206d6:	687a      	ldr	r2, [r7, #4]
 80206d8:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 80206da:	bf00      	nop
 80206dc:	3710      	adds	r7, #16
 80206de:	46bd      	mov	sp, r7
 80206e0:	bd80      	pop	{r7, pc}
 80206e2:	bf00      	nop
 80206e4:	20002ac8 	.word	0x20002ac8

080206e8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80206e8:	b580      	push	{r7, lr}
 80206ea:	b088      	sub	sp, #32
 80206ec:	af02      	add	r7, sp, #8
 80206ee:	60f8      	str	r0, [r7, #12]
 80206f0:	e9c7 2300 	strd	r2, r3, [r7]
        Queue_t * const pxQueue = xQueue;
 80206f4:	68fb      	ldr	r3, [r7, #12]
 80206f6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80206f8:	f002 faba 	bl	8022c70 <vPortEnterCritical>
 80206fc:	697b      	ldr	r3, [r7, #20]
 80206fe:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8020702:	b25b      	sxtb	r3, r3
 8020704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020708:	d103      	bne.n	8020712 <vQueueWaitForMessageRestricted+0x2a>
 802070a:	697b      	ldr	r3, [r7, #20]
 802070c:	2200      	movs	r2, #0
 802070e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8020712:	697b      	ldr	r3, [r7, #20]
 8020714:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8020718:	b25b      	sxtb	r3, r3
 802071a:	f1b3 3fff 	cmp.w	r3, #4294967295
 802071e:	d103      	bne.n	8020728 <vQueueWaitForMessageRestricted+0x40>
 8020720:	697b      	ldr	r3, [r7, #20]
 8020722:	2200      	movs	r2, #0
 8020724:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8020728:	f002 fab4 	bl	8022c94 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 802072c:	697b      	ldr	r3, [r7, #20]
 802072e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8020730:	2b00      	cmp	r3, #0
 8020732:	d109      	bne.n	8020748 <vQueueWaitForMessageRestricted+0x60>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8020734:	697b      	ldr	r3, [r7, #20]
 8020736:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 802073a:	6a3b      	ldr	r3, [r7, #32]
 802073c:	9300      	str	r3, [sp, #0]
 802073e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020742:	4608      	mov	r0, r1
 8020744:	f000 ff06 	bl	8021554 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8020748:	6978      	ldr	r0, [r7, #20]
 802074a:	f7ff ff07 	bl	802055c <prvUnlockQueue>
    }
 802074e:	bf00      	nop
 8020750:	3718      	adds	r7, #24
 8020752:	46bd      	mov	sp, r7
 8020754:	bd80      	pop	{r7, pc}

08020756 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8020756:	b580      	push	{r7, lr}
 8020758:	b08c      	sub	sp, #48	@ 0x30
 802075a:	af04      	add	r7, sp, #16
 802075c:	60f8      	str	r0, [r7, #12]
 802075e:	60b9      	str	r1, [r7, #8]
 8020760:	607a      	str	r2, [r7, #4]
 8020762:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 8020764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020766:	2b00      	cmp	r3, #0
 8020768:	d103      	bne.n	8020772 <xTaskCreateStatic+0x1c>
 802076a:	f002 fc15 	bl	8022f98 <ulSetInterruptMask>
 802076e:	bf00      	nop
 8020770:	e7fd      	b.n	802076e <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 8020772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020774:	2b00      	cmp	r3, #0
 8020776:	d103      	bne.n	8020780 <xTaskCreateStatic+0x2a>
 8020778:	f002 fc0e 	bl	8022f98 <ulSetInterruptMask>
 802077c:	bf00      	nop
 802077e:	e7fd      	b.n	802077c <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8020780:	2370      	movs	r3, #112	@ 0x70
 8020782:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8020784:	697b      	ldr	r3, [r7, #20]
 8020786:	2b70      	cmp	r3, #112	@ 0x70
 8020788:	d003      	beq.n	8020792 <xTaskCreateStatic+0x3c>
 802078a:	f002 fc05 	bl	8022f98 <ulSetInterruptMask>
 802078e:	bf00      	nop
 8020790:	e7fd      	b.n	802078e <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8020792:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8020794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020796:	2b00      	cmp	r3, #0
 8020798:	d023      	beq.n	80207e2 <xTaskCreateStatic+0x8c>
 802079a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802079c:	2b00      	cmp	r3, #0
 802079e:	d020      	beq.n	80207e2 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80207a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80207a2:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80207a4:	2270      	movs	r2, #112	@ 0x70
 80207a6:	2100      	movs	r1, #0
 80207a8:	69f8      	ldr	r0, [r7, #28]
 80207aa:	f003 f987 	bl	8023abc <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80207ae:	69fb      	ldr	r3, [r7, #28]
 80207b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80207b2:	63da      	str	r2, [r3, #60]	@ 0x3c

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80207b4:	69fb      	ldr	r3, [r7, #28]
 80207b6:	2202      	movs	r2, #2
 80207b8:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80207bc:	2300      	movs	r3, #0
 80207be:	9303      	str	r3, [sp, #12]
 80207c0:	69fb      	ldr	r3, [r7, #28]
 80207c2:	9302      	str	r3, [sp, #8]
 80207c4:	f107 0318 	add.w	r3, r7, #24
 80207c8:	9301      	str	r3, [sp, #4]
 80207ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80207cc:	9300      	str	r3, [sp, #0]
 80207ce:	683b      	ldr	r3, [r7, #0]
 80207d0:	687a      	ldr	r2, [r7, #4]
 80207d2:	68b9      	ldr	r1, [r7, #8]
 80207d4:	68f8      	ldr	r0, [r7, #12]
 80207d6:	f000 f855 	bl	8020884 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80207da:	69f8      	ldr	r0, [r7, #28]
 80207dc:	f000 f8de 	bl	802099c <prvAddNewTaskToReadyList>
 80207e0:	e001      	b.n	80207e6 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 80207e2:	2300      	movs	r3, #0
 80207e4:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80207e6:	69bb      	ldr	r3, [r7, #24]
    }
 80207e8:	4618      	mov	r0, r3
 80207ea:	3720      	adds	r7, #32
 80207ec:	46bd      	mov	sp, r7
 80207ee:	bd80      	pop	{r7, pc}

080207f0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80207f0:	b580      	push	{r7, lr}
 80207f2:	b08c      	sub	sp, #48	@ 0x30
 80207f4:	af04      	add	r7, sp, #16
 80207f6:	60f8      	str	r0, [r7, #12]
 80207f8:	60b9      	str	r1, [r7, #8]
 80207fa:	603b      	str	r3, [r7, #0]
 80207fc:	4613      	mov	r3, r2
 80207fe:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8020800:	88fb      	ldrh	r3, [r7, #6]
 8020802:	009b      	lsls	r3, r3, #2
 8020804:	4618      	mov	r0, r3
 8020806:	f002 fc2f 	bl	8023068 <pvPortMalloc>
 802080a:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 802080c:	697b      	ldr	r3, [r7, #20]
 802080e:	2b00      	cmp	r3, #0
 8020810:	d013      	beq.n	802083a <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8020812:	2070      	movs	r0, #112	@ 0x70
 8020814:	f002 fc28 	bl	8023068 <pvPortMalloc>
 8020818:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 802081a:	69fb      	ldr	r3, [r7, #28]
 802081c:	2b00      	cmp	r3, #0
 802081e:	d008      	beq.n	8020832 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8020820:	2270      	movs	r2, #112	@ 0x70
 8020822:	2100      	movs	r1, #0
 8020824:	69f8      	ldr	r0, [r7, #28]
 8020826:	f003 f949 	bl	8023abc <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 802082a:	69fb      	ldr	r3, [r7, #28]
 802082c:	697a      	ldr	r2, [r7, #20]
 802082e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8020830:	e005      	b.n	802083e <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8020832:	6978      	ldr	r0, [r7, #20]
 8020834:	f002 fc6a 	bl	802310c <vPortFree>
 8020838:	e001      	b.n	802083e <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 802083a:	2300      	movs	r3, #0
 802083c:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 802083e:	69fb      	ldr	r3, [r7, #28]
 8020840:	2b00      	cmp	r3, #0
 8020842:	d017      	beq.n	8020874 <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8020844:	69fb      	ldr	r3, [r7, #28]
 8020846:	2200      	movs	r2, #0
 8020848:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 802084c:	88fa      	ldrh	r2, [r7, #6]
 802084e:	2300      	movs	r3, #0
 8020850:	9303      	str	r3, [sp, #12]
 8020852:	69fb      	ldr	r3, [r7, #28]
 8020854:	9302      	str	r3, [sp, #8]
 8020856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020858:	9301      	str	r3, [sp, #4]
 802085a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802085c:	9300      	str	r3, [sp, #0]
 802085e:	683b      	ldr	r3, [r7, #0]
 8020860:	68b9      	ldr	r1, [r7, #8]
 8020862:	68f8      	ldr	r0, [r7, #12]
 8020864:	f000 f80e 	bl	8020884 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8020868:	69f8      	ldr	r0, [r7, #28]
 802086a:	f000 f897 	bl	802099c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 802086e:	2301      	movs	r3, #1
 8020870:	61bb      	str	r3, [r7, #24]
 8020872:	e002      	b.n	802087a <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8020874:	f04f 33ff 	mov.w	r3, #4294967295
 8020878:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 802087a:	69bb      	ldr	r3, [r7, #24]
    }
 802087c:	4618      	mov	r0, r3
 802087e:	3720      	adds	r7, #32
 8020880:	46bd      	mov	sp, r7
 8020882:	bd80      	pop	{r7, pc}

08020884 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8020884:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8020888:	b086      	sub	sp, #24
 802088a:	af00      	add	r7, sp, #0
 802088c:	60f8      	str	r0, [r7, #12]
 802088e:	60b9      	str	r1, [r7, #8]
 8020890:	607a      	str	r2, [r7, #4]
 8020892:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8020894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020896:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8020898:	687b      	ldr	r3, [r7, #4]
 802089a:	009b      	lsls	r3, r3, #2
 802089c:	461a      	mov	r2, r3
 802089e:	21a5      	movs	r1, #165	@ 0xa5
 80208a0:	f003 f90c 	bl	8023abc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80208a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80208a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80208a8:	687b      	ldr	r3, [r7, #4]
 80208aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80208ae:	3b01      	subs	r3, #1
 80208b0:	009b      	lsls	r3, r3, #2
 80208b2:	4413      	add	r3, r2
 80208b4:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80208b6:	693b      	ldr	r3, [r7, #16]
 80208b8:	f023 0307 	bic.w	r3, r3, #7
 80208bc:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80208be:	693b      	ldr	r3, [r7, #16]
 80208c0:	f003 0307 	and.w	r3, r3, #7
 80208c4:	2b00      	cmp	r3, #0
 80208c6:	d003      	beq.n	80208d0 <prvInitialiseNewTask+0x4c>
 80208c8:	f002 fb66 	bl	8022f98 <ulSetInterruptMask>
 80208cc:	bf00      	nop
 80208ce:	e7fd      	b.n	80208cc <prvInitialiseNewTask+0x48>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80208d0:	68bb      	ldr	r3, [r7, #8]
 80208d2:	2b00      	cmp	r3, #0
 80208d4:	d01e      	beq.n	8020914 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80208d6:	2300      	movs	r3, #0
 80208d8:	617b      	str	r3, [r7, #20]
 80208da:	e012      	b.n	8020902 <prvInitialiseNewTask+0x7e>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80208dc:	68ba      	ldr	r2, [r7, #8]
 80208de:	697b      	ldr	r3, [r7, #20]
 80208e0:	4413      	add	r3, r2
 80208e2:	7819      	ldrb	r1, [r3, #0]
 80208e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80208e6:	697b      	ldr	r3, [r7, #20]
 80208e8:	4413      	add	r3, r2
 80208ea:	3340      	adds	r3, #64	@ 0x40
 80208ec:	460a      	mov	r2, r1
 80208ee:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80208f0:	68ba      	ldr	r2, [r7, #8]
 80208f2:	697b      	ldr	r3, [r7, #20]
 80208f4:	4413      	add	r3, r2
 80208f6:	781b      	ldrb	r3, [r3, #0]
 80208f8:	2b00      	cmp	r3, #0
 80208fa:	d006      	beq.n	802090a <prvInitialiseNewTask+0x86>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80208fc:	697b      	ldr	r3, [r7, #20]
 80208fe:	3301      	adds	r3, #1
 8020900:	617b      	str	r3, [r7, #20]
 8020902:	697b      	ldr	r3, [r7, #20]
 8020904:	2b13      	cmp	r3, #19
 8020906:	d9e9      	bls.n	80208dc <prvInitialiseNewTask+0x58>
 8020908:	e000      	b.n	802090c <prvInitialiseNewTask+0x88>
            {
                break;
 802090a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 802090c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802090e:	2200      	movs	r2, #0
 8020910:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8020914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020916:	2b37      	cmp	r3, #55	@ 0x37
 8020918:	d903      	bls.n	8020922 <prvInitialiseNewTask+0x9e>
 802091a:	f002 fb3d 	bl	8022f98 <ulSetInterruptMask>
 802091e:	bf00      	nop
 8020920:	e7fd      	b.n	802091e <prvInitialiseNewTask+0x9a>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8020922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020924:	2b37      	cmp	r3, #55	@ 0x37
 8020926:	d901      	bls.n	802092c <prvInitialiseNewTask+0xa8>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8020928:	2337      	movs	r3, #55	@ 0x37
 802092a:	633b      	str	r3, [r7, #48]	@ 0x30
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 802092c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802092e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8020930:	639a      	str	r2, [r3, #56]	@ 0x38
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8020932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020934:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8020936:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8020938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802093a:	3308      	adds	r3, #8
 802093c:	4618      	mov	r0, r3
 802093e:	f7ff f906 	bl	801fb4e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8020942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020944:	3320      	adds	r3, #32
 8020946:	4618      	mov	r0, r3
 8020948:	f7ff f901 	bl	801fb4e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 802094c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802094e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8020950:	619a      	str	r2, [r3, #24]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8020952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020954:	2200      	movs	r2, #0
 8020956:	461c      	mov	r4, r3
 8020958:	4615      	mov	r5, r2
 802095a:	2300      	movs	r3, #0
 802095c:	f1d4 0838 	rsbs	r8, r4, #56	@ 0x38
 8020960:	eb63 0905 	sbc.w	r9, r3, r5
 8020964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020966:	e9c3 8908 	strd	r8, r9, [r3, #32]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 802096a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802096c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 802096e:	631a      	str	r2, [r3, #48]	@ 0x30
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8020970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020972:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8020974:	683b      	ldr	r3, [r7, #0]
 8020976:	68fa      	ldr	r2, [r7, #12]
 8020978:	6938      	ldr	r0, [r7, #16]
 802097a:	f002 fa2b 	bl	8022dd4 <pxPortInitialiseStack>
 802097e:	4602      	mov	r2, r0
 8020980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020982:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8020984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020986:	2b00      	cmp	r3, #0
 8020988:	d002      	beq.n	8020990 <prvInitialiseNewTask+0x10c>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 802098a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802098c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 802098e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8020990:	bf00      	nop
 8020992:	3718      	adds	r7, #24
 8020994:	46bd      	mov	sp, r7
 8020996:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

0802099c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 802099c:	b580      	push	{r7, lr}
 802099e:	b084      	sub	sp, #16
 80209a0:	af00      	add	r7, sp, #0
 80209a2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80209a4:	f002 f964 	bl	8022c70 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80209a8:	4b3e      	ldr	r3, [pc, #248]	@ (8020aa4 <prvAddNewTaskToReadyList+0x108>)
 80209aa:	681b      	ldr	r3, [r3, #0]
 80209ac:	3301      	adds	r3, #1
 80209ae:	4a3d      	ldr	r2, [pc, #244]	@ (8020aa4 <prvAddNewTaskToReadyList+0x108>)
 80209b0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80209b2:	4b3d      	ldr	r3, [pc, #244]	@ (8020aa8 <prvAddNewTaskToReadyList+0x10c>)
 80209b4:	681b      	ldr	r3, [r3, #0]
 80209b6:	2b00      	cmp	r3, #0
 80209b8:	d109      	bne.n	80209ce <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80209ba:	4a3b      	ldr	r2, [pc, #236]	@ (8020aa8 <prvAddNewTaskToReadyList+0x10c>)
 80209bc:	687b      	ldr	r3, [r7, #4]
 80209be:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80209c0:	4b38      	ldr	r3, [pc, #224]	@ (8020aa4 <prvAddNewTaskToReadyList+0x108>)
 80209c2:	681b      	ldr	r3, [r3, #0]
 80209c4:	2b01      	cmp	r3, #1
 80209c6:	d110      	bne.n	80209ea <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80209c8:	f000 ffea 	bl	80219a0 <prvInitialiseTaskLists>
 80209cc:	e00d      	b.n	80209ea <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80209ce:	4b37      	ldr	r3, [pc, #220]	@ (8020aac <prvAddNewTaskToReadyList+0x110>)
 80209d0:	681b      	ldr	r3, [r3, #0]
 80209d2:	2b00      	cmp	r3, #0
 80209d4:	d109      	bne.n	80209ea <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80209d6:	4b34      	ldr	r3, [pc, #208]	@ (8020aa8 <prvAddNewTaskToReadyList+0x10c>)
 80209d8:	681b      	ldr	r3, [r3, #0]
 80209da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80209dc:	687b      	ldr	r3, [r7, #4]
 80209de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80209e0:	429a      	cmp	r2, r3
 80209e2:	d802      	bhi.n	80209ea <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80209e4:	4a30      	ldr	r2, [pc, #192]	@ (8020aa8 <prvAddNewTaskToReadyList+0x10c>)
 80209e6:	687b      	ldr	r3, [r7, #4]
 80209e8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80209ea:	4b31      	ldr	r3, [pc, #196]	@ (8020ab0 <prvAddNewTaskToReadyList+0x114>)
 80209ec:	681b      	ldr	r3, [r3, #0]
 80209ee:	3301      	adds	r3, #1
 80209f0:	4a2f      	ldr	r2, [pc, #188]	@ (8020ab0 <prvAddNewTaskToReadyList+0x114>)
 80209f2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80209f4:	4b2e      	ldr	r3, [pc, #184]	@ (8020ab0 <prvAddNewTaskToReadyList+0x114>)
 80209f6:	681a      	ldr	r2, [r3, #0]
 80209f8:	687b      	ldr	r3, [r7, #4]
 80209fa:	655a      	str	r2, [r3, #84]	@ 0x54
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80209fc:	687b      	ldr	r3, [r7, #4]
 80209fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020a00:	4b2c      	ldr	r3, [pc, #176]	@ (8020ab4 <prvAddNewTaskToReadyList+0x118>)
 8020a02:	681b      	ldr	r3, [r3, #0]
 8020a04:	429a      	cmp	r2, r3
 8020a06:	d903      	bls.n	8020a10 <prvAddNewTaskToReadyList+0x74>
 8020a08:	687b      	ldr	r3, [r7, #4]
 8020a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020a0c:	4a29      	ldr	r2, [pc, #164]	@ (8020ab4 <prvAddNewTaskToReadyList+0x118>)
 8020a0e:	6013      	str	r3, [r2, #0]
 8020a10:	687b      	ldr	r3, [r7, #4]
 8020a12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020a14:	4928      	ldr	r1, [pc, #160]	@ (8020ab8 <prvAddNewTaskToReadyList+0x11c>)
 8020a16:	4613      	mov	r3, r2
 8020a18:	005b      	lsls	r3, r3, #1
 8020a1a:	4413      	add	r3, r2
 8020a1c:	00db      	lsls	r3, r3, #3
 8020a1e:	440b      	add	r3, r1
 8020a20:	3304      	adds	r3, #4
 8020a22:	681b      	ldr	r3, [r3, #0]
 8020a24:	60fb      	str	r3, [r7, #12]
 8020a26:	687b      	ldr	r3, [r7, #4]
 8020a28:	68fa      	ldr	r2, [r7, #12]
 8020a2a:	611a      	str	r2, [r3, #16]
 8020a2c:	68fb      	ldr	r3, [r7, #12]
 8020a2e:	68da      	ldr	r2, [r3, #12]
 8020a30:	687b      	ldr	r3, [r7, #4]
 8020a32:	615a      	str	r2, [r3, #20]
 8020a34:	68fb      	ldr	r3, [r7, #12]
 8020a36:	68db      	ldr	r3, [r3, #12]
 8020a38:	687a      	ldr	r2, [r7, #4]
 8020a3a:	3208      	adds	r2, #8
 8020a3c:	609a      	str	r2, [r3, #8]
 8020a3e:	687b      	ldr	r3, [r7, #4]
 8020a40:	f103 0208 	add.w	r2, r3, #8
 8020a44:	68fb      	ldr	r3, [r7, #12]
 8020a46:	60da      	str	r2, [r3, #12]
 8020a48:	687b      	ldr	r3, [r7, #4]
 8020a4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020a4c:	4613      	mov	r3, r2
 8020a4e:	005b      	lsls	r3, r3, #1
 8020a50:	4413      	add	r3, r2
 8020a52:	00db      	lsls	r3, r3, #3
 8020a54:	4a18      	ldr	r2, [pc, #96]	@ (8020ab8 <prvAddNewTaskToReadyList+0x11c>)
 8020a56:	441a      	add	r2, r3
 8020a58:	687b      	ldr	r3, [r7, #4]
 8020a5a:	61da      	str	r2, [r3, #28]
 8020a5c:	687b      	ldr	r3, [r7, #4]
 8020a5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020a60:	4915      	ldr	r1, [pc, #84]	@ (8020ab8 <prvAddNewTaskToReadyList+0x11c>)
 8020a62:	4613      	mov	r3, r2
 8020a64:	005b      	lsls	r3, r3, #1
 8020a66:	4413      	add	r3, r2
 8020a68:	00db      	lsls	r3, r3, #3
 8020a6a:	440b      	add	r3, r1
 8020a6c:	681b      	ldr	r3, [r3, #0]
 8020a6e:	1c59      	adds	r1, r3, #1
 8020a70:	4811      	ldr	r0, [pc, #68]	@ (8020ab8 <prvAddNewTaskToReadyList+0x11c>)
 8020a72:	4613      	mov	r3, r2
 8020a74:	005b      	lsls	r3, r3, #1
 8020a76:	4413      	add	r3, r2
 8020a78:	00db      	lsls	r3, r3, #3
 8020a7a:	4403      	add	r3, r0
 8020a7c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8020a7e:	f002 f909 	bl	8022c94 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8020a82:	4b0a      	ldr	r3, [pc, #40]	@ (8020aac <prvAddNewTaskToReadyList+0x110>)
 8020a84:	681b      	ldr	r3, [r3, #0]
 8020a86:	2b00      	cmp	r3, #0
 8020a88:	d008      	beq.n	8020a9c <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8020a8a:	4b07      	ldr	r3, [pc, #28]	@ (8020aa8 <prvAddNewTaskToReadyList+0x10c>)
 8020a8c:	681b      	ldr	r3, [r3, #0]
 8020a8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020a90:	687b      	ldr	r3, [r7, #4]
 8020a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020a94:	429a      	cmp	r2, r3
 8020a96:	d201      	bcs.n	8020a9c <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8020a98:	f002 f8d8 	bl	8022c4c <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8020a9c:	bf00      	nop
 8020a9e:	3710      	adds	r7, #16
 8020aa0:	46bd      	mov	sp, r7
 8020aa2:	bd80      	pop	{r7, pc}
 8020aa4:	200030d8 	.word	0x200030d8
 8020aa8:	20002b08 	.word	0x20002b08
 8020aac:	200030ec 	.word	0x200030ec
 8020ab0:	20003100 	.word	0x20003100
 8020ab4:	200030e8 	.word	0x200030e8
 8020ab8:	20002b10 	.word	0x20002b10

08020abc <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8020abc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8020ac0:	b08c      	sub	sp, #48	@ 0x30
 8020ac2:	af00      	add	r7, sp, #0
 8020ac4:	60f8      	str	r0, [r7, #12]
 8020ac6:	e9c7 2300 	strd	r2, r3, [r7]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8020aca:	2300      	movs	r3, #0
 8020acc:	62fb      	str	r3, [r7, #44]	@ 0x2c

        configASSERT( pxPreviousWakeTime );
 8020ace:	68fb      	ldr	r3, [r7, #12]
 8020ad0:	2b00      	cmp	r3, #0
 8020ad2:	d103      	bne.n	8020adc <xTaskDelayUntil+0x20>
 8020ad4:	f002 fa60 	bl	8022f98 <ulSetInterruptMask>
 8020ad8:	bf00      	nop
 8020ada:	e7fd      	b.n	8020ad8 <xTaskDelayUntil+0x1c>
        configASSERT( ( xTimeIncrement > 0U ) );
 8020adc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020ae0:	4313      	orrs	r3, r2
 8020ae2:	d103      	bne.n	8020aec <xTaskDelayUntil+0x30>
 8020ae4:	f002 fa58 	bl	8022f98 <ulSetInterruptMask>
 8020ae8:	bf00      	nop
 8020aea:	e7fd      	b.n	8020ae8 <xTaskDelayUntil+0x2c>
        configASSERT( uxSchedulerSuspended == 0 );
 8020aec:	4b35      	ldr	r3, [pc, #212]	@ (8020bc4 <xTaskDelayUntil+0x108>)
 8020aee:	681b      	ldr	r3, [r3, #0]
 8020af0:	2b00      	cmp	r3, #0
 8020af2:	d003      	beq.n	8020afc <xTaskDelayUntil+0x40>
 8020af4:	f002 fa50 	bl	8022f98 <ulSetInterruptMask>
 8020af8:	bf00      	nop
 8020afa:	e7fd      	b.n	8020af8 <xTaskDelayUntil+0x3c>

        vTaskSuspendAll();
 8020afc:	f000 f964 	bl	8020dc8 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8020b00:	4b31      	ldr	r3, [pc, #196]	@ (8020bc8 <xTaskDelayUntil+0x10c>)
 8020b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020b06:	e9c7 2308 	strd	r2, r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8020b0a:	68fb      	ldr	r3, [r7, #12]
 8020b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020b10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8020b14:	1884      	adds	r4, r0, r2
 8020b16:	eb41 0503 	adc.w	r5, r1, r3
 8020b1a:	e9c7 4506 	strd	r4, r5, [r7, #24]

            if( xConstTickCount < *pxPreviousWakeTime )
 8020b1e:	68fb      	ldr	r3, [r7, #12]
 8020b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020b24:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8020b28:	4290      	cmp	r0, r2
 8020b2a:	eb71 0303 	sbcs.w	r3, r1, r3
 8020b2e:	d213      	bcs.n	8020b58 <xTaskDelayUntil+0x9c>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8020b30:	68fb      	ldr	r3, [r7, #12]
 8020b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020b36:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8020b3a:	4290      	cmp	r0, r2
 8020b3c:	eb71 0303 	sbcs.w	r3, r1, r3
 8020b40:	d21d      	bcs.n	8020b7e <xTaskDelayUntil+0xc2>
 8020b42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8020b46:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8020b4a:	4290      	cmp	r0, r2
 8020b4c:	eb71 0303 	sbcs.w	r3, r1, r3
 8020b50:	d215      	bcs.n	8020b7e <xTaskDelayUntil+0xc2>
                {
                    xShouldDelay = pdTRUE;
 8020b52:	2301      	movs	r3, #1
 8020b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8020b56:	e012      	b.n	8020b7e <xTaskDelayUntil+0xc2>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8020b58:	68fb      	ldr	r3, [r7, #12]
 8020b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020b5e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8020b62:	4290      	cmp	r0, r2
 8020b64:	eb71 0303 	sbcs.w	r3, r1, r3
 8020b68:	d307      	bcc.n	8020b7a <xTaskDelayUntil+0xbe>
 8020b6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8020b6e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8020b72:	4290      	cmp	r0, r2
 8020b74:	eb71 0303 	sbcs.w	r3, r1, r3
 8020b78:	d201      	bcs.n	8020b7e <xTaskDelayUntil+0xc2>
                {
                    xShouldDelay = pdTRUE;
 8020b7a:	2301      	movs	r3, #1
 8020b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8020b7e:	68f9      	ldr	r1, [r7, #12]
 8020b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8020b84:	e9c1 2300 	strd	r2, r3, [r1]

            if( xShouldDelay != pdFALSE )
 8020b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020b8a:	2b00      	cmp	r3, #0
 8020b8c:	d00c      	beq.n	8020ba8 <xTaskDelayUntil+0xec>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8020b8e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8020b92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8020b96:	ebb0 0802 	subs.w	r8, r0, r2
 8020b9a:	eb61 0903 	sbc.w	r9, r1, r3
 8020b9e:	2200      	movs	r2, #0
 8020ba0:	4640      	mov	r0, r8
 8020ba2:	4649      	mov	r1, r9
 8020ba4:	f001 fb4a 	bl	802223c <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8020ba8:	f000 f966 	bl	8020e78 <xTaskResumeAll>
 8020bac:	6178      	str	r0, [r7, #20]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8020bae:	697b      	ldr	r3, [r7, #20]
 8020bb0:	2b00      	cmp	r3, #0
 8020bb2:	d101      	bne.n	8020bb8 <xTaskDelayUntil+0xfc>
        {
            portYIELD_WITHIN_API();
 8020bb4:	f002 f84a 	bl	8022c4c <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 8020bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 8020bba:	4618      	mov	r0, r3
 8020bbc:	3730      	adds	r7, #48	@ 0x30
 8020bbe:	46bd      	mov	sp, r7
 8020bc0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8020bc4:	20003114 	.word	0x20003114
 8020bc8:	200030e0 	.word	0x200030e0

08020bcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8020bcc:	b580      	push	{r7, lr}
 8020bce:	b084      	sub	sp, #16
 8020bd0:	af00      	add	r7, sp, #0
 8020bd2:	e9c7 0100 	strd	r0, r1, [r7]
        BaseType_t xAlreadyYielded = pdFALSE;
 8020bd6:	2300      	movs	r3, #0
 8020bd8:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8020bda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020bde:	4313      	orrs	r3, r2
 8020be0:	d011      	beq.n	8020c06 <vTaskDelay+0x3a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8020be2:	4b0d      	ldr	r3, [pc, #52]	@ (8020c18 <vTaskDelay+0x4c>)
 8020be4:	681b      	ldr	r3, [r3, #0]
 8020be6:	2b00      	cmp	r3, #0
 8020be8:	d003      	beq.n	8020bf2 <vTaskDelay+0x26>
 8020bea:	f002 f9d5 	bl	8022f98 <ulSetInterruptMask>
 8020bee:	bf00      	nop
 8020bf0:	e7fd      	b.n	8020bee <vTaskDelay+0x22>
            vTaskSuspendAll();
 8020bf2:	f000 f8e9 	bl	8020dc8 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8020bf6:	2200      	movs	r2, #0
 8020bf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8020bfc:	f001 fb1e 	bl	802223c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8020c00:	f000 f93a 	bl	8020e78 <xTaskResumeAll>
 8020c04:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8020c06:	68fb      	ldr	r3, [r7, #12]
 8020c08:	2b00      	cmp	r3, #0
 8020c0a:	d101      	bne.n	8020c10 <vTaskDelay+0x44>
        {
            portYIELD_WITHIN_API();
 8020c0c:	f002 f81e 	bl	8022c4c <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8020c10:	bf00      	nop
 8020c12:	3710      	adds	r7, #16
 8020c14:	46bd      	mov	sp, r7
 8020c16:	bd80      	pop	{r7, pc}
 8020c18:	20003114 	.word	0x20003114

08020c1c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskSuspend( TaskHandle_t xTaskToSuspend )
    {
 8020c1c:	b580      	push	{r7, lr}
 8020c1e:	b084      	sub	sp, #16
 8020c20:	af00      	add	r7, sp, #0
 8020c22:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8020c24:	f002 f824 	bl	8022c70 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the running task that is
             * being suspended. */
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8020c28:	687b      	ldr	r3, [r7, #4]
 8020c2a:	2b00      	cmp	r3, #0
 8020c2c:	d102      	bne.n	8020c34 <vTaskSuspend+0x18>
 8020c2e:	4b30      	ldr	r3, [pc, #192]	@ (8020cf0 <vTaskSuspend+0xd4>)
 8020c30:	681b      	ldr	r3, [r3, #0]
 8020c32:	e000      	b.n	8020c36 <vTaskSuspend+0x1a>
 8020c34:	687b      	ldr	r3, [r7, #4]
 8020c36:	60bb      	str	r3, [r7, #8]

            traceTASK_SUSPEND( pxTCB );

            /* Remove task from the ready/delayed list and place in the
             * suspended list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8020c38:	68bb      	ldr	r3, [r7, #8]
 8020c3a:	3308      	adds	r3, #8
 8020c3c:	4618      	mov	r0, r3
 8020c3e:	f7fe fff7 	bl	801fc30 <uxListRemove>
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8020c42:	68bb      	ldr	r3, [r7, #8]
 8020c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8020c46:	2b00      	cmp	r3, #0
 8020c48:	d004      	beq.n	8020c54 <vTaskSuspend+0x38>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8020c4a:	68bb      	ldr	r3, [r7, #8]
 8020c4c:	3320      	adds	r3, #32
 8020c4e:	4618      	mov	r0, r3
 8020c50:	f7fe ffee 	bl	801fc30 <uxListRemove>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8020c54:	68bb      	ldr	r3, [r7, #8]
 8020c56:	3308      	adds	r3, #8
 8020c58:	4619      	mov	r1, r3
 8020c5a:	4826      	ldr	r0, [pc, #152]	@ (8020cf4 <vTaskSuspend+0xd8>)
 8020c5c:	f7fe ff84 	bl	801fb68 <vListInsertEnd>

            #if ( configUSE_TASK_NOTIFICATIONS == 1 )
            {
                BaseType_t x;

                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8020c60:	2300      	movs	r3, #0
 8020c62:	60fb      	str	r3, [r7, #12]
 8020c64:	e010      	b.n	8020c88 <vTaskSuspend+0x6c>
                {
                    if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 8020c66:	68ba      	ldr	r2, [r7, #8]
 8020c68:	68fb      	ldr	r3, [r7, #12]
 8020c6a:	4413      	add	r3, r2
 8020c6c:	3368      	adds	r3, #104	@ 0x68
 8020c6e:	781b      	ldrb	r3, [r3, #0]
 8020c70:	b2db      	uxtb	r3, r3
 8020c72:	2b01      	cmp	r3, #1
 8020c74:	d105      	bne.n	8020c82 <vTaskSuspend+0x66>
                    {
                        /* The task was blocked to wait for a notification, but is
                         * now suspended, so no notification was received. */
                        pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 8020c76:	68ba      	ldr	r2, [r7, #8]
 8020c78:	68fb      	ldr	r3, [r7, #12]
 8020c7a:	4413      	add	r3, r2
 8020c7c:	3368      	adds	r3, #104	@ 0x68
 8020c7e:	2200      	movs	r2, #0
 8020c80:	701a      	strb	r2, [r3, #0]
                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8020c82:	68fb      	ldr	r3, [r7, #12]
 8020c84:	3301      	adds	r3, #1
 8020c86:	60fb      	str	r3, [r7, #12]
 8020c88:	68fb      	ldr	r3, [r7, #12]
 8020c8a:	2b00      	cmp	r3, #0
 8020c8c:	ddeb      	ble.n	8020c66 <vTaskSuspend+0x4a>
                    }
                }
            }
            #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
        }
        taskEXIT_CRITICAL();
 8020c8e:	f002 f801 	bl	8022c94 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8020c92:	4b19      	ldr	r3, [pc, #100]	@ (8020cf8 <vTaskSuspend+0xdc>)
 8020c94:	681b      	ldr	r3, [r3, #0]
 8020c96:	2b00      	cmp	r3, #0
 8020c98:	d005      	beq.n	8020ca6 <vTaskSuspend+0x8a>
        {
            /* Reset the next expected unblock time in case it referred to the
             * task that is now in the Suspended state. */
            taskENTER_CRITICAL();
 8020c9a:	f001 ffe9 	bl	8022c70 <vPortEnterCritical>
            {
                prvResetNextTaskUnblockTime();
 8020c9e:	f000 ff15 	bl	8021acc <prvResetNextTaskUnblockTime>
            }
            taskEXIT_CRITICAL();
 8020ca2:	f001 fff7 	bl	8022c94 <vPortExitCritical>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( pxTCB == pxCurrentTCB )
 8020ca6:	4b12      	ldr	r3, [pc, #72]	@ (8020cf0 <vTaskSuspend+0xd4>)
 8020ca8:	681b      	ldr	r3, [r3, #0]
 8020caa:	68ba      	ldr	r2, [r7, #8]
 8020cac:	429a      	cmp	r2, r3
 8020cae:	d11a      	bne.n	8020ce6 <vTaskSuspend+0xca>
        {
            if( xSchedulerRunning != pdFALSE )
 8020cb0:	4b11      	ldr	r3, [pc, #68]	@ (8020cf8 <vTaskSuspend+0xdc>)
 8020cb2:	681b      	ldr	r3, [r3, #0]
 8020cb4:	2b00      	cmp	r3, #0
 8020cb6:	d00a      	beq.n	8020cce <vTaskSuspend+0xb2>
            {
                /* The current task has just been suspended. */
                configASSERT( uxSchedulerSuspended == 0 );
 8020cb8:	4b10      	ldr	r3, [pc, #64]	@ (8020cfc <vTaskSuspend+0xe0>)
 8020cba:	681b      	ldr	r3, [r3, #0]
 8020cbc:	2b00      	cmp	r3, #0
 8020cbe:	d003      	beq.n	8020cc8 <vTaskSuspend+0xac>
 8020cc0:	f002 f96a 	bl	8022f98 <ulSetInterruptMask>
 8020cc4:	bf00      	nop
 8020cc6:	e7fd      	b.n	8020cc4 <vTaskSuspend+0xa8>
                portYIELD_WITHIN_API();
 8020cc8:	f001 ffc0 	bl	8022c4c <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8020ccc:	e00b      	b.n	8020ce6 <vTaskSuspend+0xca>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8020cce:	4b09      	ldr	r3, [pc, #36]	@ (8020cf4 <vTaskSuspend+0xd8>)
 8020cd0:	681a      	ldr	r2, [r3, #0]
 8020cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8020d00 <vTaskSuspend+0xe4>)
 8020cd4:	681b      	ldr	r3, [r3, #0]
 8020cd6:	429a      	cmp	r2, r3
 8020cd8:	d103      	bne.n	8020ce2 <vTaskSuspend+0xc6>
                    pxCurrentTCB = NULL;
 8020cda:	4b05      	ldr	r3, [pc, #20]	@ (8020cf0 <vTaskSuspend+0xd4>)
 8020cdc:	2200      	movs	r2, #0
 8020cde:	601a      	str	r2, [r3, #0]
    }
 8020ce0:	e001      	b.n	8020ce6 <vTaskSuspend+0xca>
                    vTaskSwitchContext();
 8020ce2:	f000 fbc3 	bl	802146c <vTaskSwitchContext>
    }
 8020ce6:	bf00      	nop
 8020ce8:	3710      	adds	r7, #16
 8020cea:	46bd      	mov	sp, r7
 8020cec:	bd80      	pop	{r7, pc}
 8020cee:	bf00      	nop
 8020cf0:	20002b08 	.word	0x20002b08
 8020cf4:	200030c0 	.word	0x200030c0
 8020cf8:	200030ec 	.word	0x200030ec
 8020cfc:	20003114 	.word	0x20003114
 8020d00:	200030d8 	.word	0x200030d8

08020d04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8020d04:	b580      	push	{r7, lr}
 8020d06:	b088      	sub	sp, #32
 8020d08:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8020d0a:	2300      	movs	r3, #0
 8020d0c:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8020d0e:	2300      	movs	r3, #0
 8020d10:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8020d12:	463a      	mov	r2, r7
 8020d14:	1d39      	adds	r1, r7, #4
 8020d16:	f107 0308 	add.w	r3, r7, #8
 8020d1a:	4618      	mov	r0, r3
 8020d1c:	f7fe fec0 	bl	801faa0 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8020d20:	6839      	ldr	r1, [r7, #0]
 8020d22:	687b      	ldr	r3, [r7, #4]
 8020d24:	68ba      	ldr	r2, [r7, #8]
 8020d26:	9202      	str	r2, [sp, #8]
 8020d28:	9301      	str	r3, [sp, #4]
 8020d2a:	2300      	movs	r3, #0
 8020d2c:	9300      	str	r3, [sp, #0]
 8020d2e:	2300      	movs	r3, #0
 8020d30:	460a      	mov	r2, r1
 8020d32:	491e      	ldr	r1, [pc, #120]	@ (8020dac <vTaskStartScheduler+0xa8>)
 8020d34:	481e      	ldr	r0, [pc, #120]	@ (8020db0 <vTaskStartScheduler+0xac>)
 8020d36:	f7ff fd0e 	bl	8020756 <xTaskCreateStatic>
 8020d3a:	4603      	mov	r3, r0
 8020d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8020db4 <vTaskStartScheduler+0xb0>)
 8020d3e:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8020d40:	4b1c      	ldr	r3, [pc, #112]	@ (8020db4 <vTaskStartScheduler+0xb0>)
 8020d42:	681b      	ldr	r3, [r3, #0]
 8020d44:	2b00      	cmp	r3, #0
 8020d46:	d002      	beq.n	8020d4e <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8020d48:	2301      	movs	r3, #1
 8020d4a:	60fb      	str	r3, [r7, #12]
 8020d4c:	e001      	b.n	8020d52 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8020d4e:	2300      	movs	r3, #0
 8020d50:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8020d52:	68fb      	ldr	r3, [r7, #12]
 8020d54:	2b01      	cmp	r3, #1
 8020d56:	d102      	bne.n	8020d5e <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8020d58:	f001 faf4 	bl	8022344 <xTimerCreateTimerTask>
 8020d5c:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8020d5e:	68fb      	ldr	r3, [r7, #12]
 8020d60:	2b01      	cmp	r3, #1
 8020d62:	d115      	bne.n	8020d90 <vTaskStartScheduler+0x8c>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8020d64:	f002 f918 	bl	8022f98 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8020d68:	4913      	ldr	r1, [pc, #76]	@ (8020db8 <vTaskStartScheduler+0xb4>)
 8020d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8020d6e:	f04f 0300 	mov.w	r3, #0
 8020d72:	e9c1 2300 	strd	r2, r3, [r1]
        xSchedulerRunning = pdTRUE;
 8020d76:	4b11      	ldr	r3, [pc, #68]	@ (8020dbc <vTaskStartScheduler+0xb8>)
 8020d78:	2201      	movs	r2, #1
 8020d7a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8020d7c:	4910      	ldr	r1, [pc, #64]	@ (8020dc0 <vTaskStartScheduler+0xbc>)
 8020d7e:	f04f 0200 	mov.w	r2, #0
 8020d82:	f04f 0300 	mov.w	r3, #0
 8020d86:	e9c1 2300 	strd	r2, r3, [r1]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8020d8a:	f002 f8ad 	bl	8022ee8 <xPortStartScheduler>
 8020d8e:	e007      	b.n	8020da0 <vTaskStartScheduler+0x9c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8020d90:	68fb      	ldr	r3, [r7, #12]
 8020d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020d96:	d103      	bne.n	8020da0 <vTaskStartScheduler+0x9c>
 8020d98:	f002 f8fe 	bl	8022f98 <ulSetInterruptMask>
 8020d9c:	bf00      	nop
 8020d9e:	e7fd      	b.n	8020d9c <vTaskStartScheduler+0x98>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8020da0:	4b08      	ldr	r3, [pc, #32]	@ (8020dc4 <vTaskStartScheduler+0xc0>)
 8020da2:	681b      	ldr	r3, [r3, #0]
}
 8020da4:	bf00      	nop
 8020da6:	3710      	adds	r7, #16
 8020da8:	46bd      	mov	sp, r7
 8020daa:	bd80      	pop	{r7, pc}
 8020dac:	0802a050 	.word	0x0802a050
 8020db0:	080218b5 	.word	0x080218b5
 8020db4:	20003110 	.word	0x20003110
 8020db8:	20003108 	.word	0x20003108
 8020dbc:	200030ec 	.word	0x200030ec
 8020dc0:	200030e0 	.word	0x200030e0
 8020dc4:	20000268 	.word	0x20000268

08020dc8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8020dc8:	b480      	push	{r7}
 8020dca:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8020dcc:	4b04      	ldr	r3, [pc, #16]	@ (8020de0 <vTaskSuspendAll+0x18>)
 8020dce:	681b      	ldr	r3, [r3, #0]
 8020dd0:	3301      	adds	r3, #1
 8020dd2:	4a03      	ldr	r2, [pc, #12]	@ (8020de0 <vTaskSuspendAll+0x18>)
 8020dd4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8020dd6:	bf00      	nop
 8020dd8:	46bd      	mov	sp, r7
 8020dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020dde:	4770      	bx	lr
 8020de0:	20003114 	.word	0x20003114

08020de4 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    static TickType_t prvGetExpectedIdleTime( void )
    {
 8020de4:	b4b0      	push	{r4, r5, r7}
 8020de6:	b085      	sub	sp, #20
 8020de8:	af00      	add	r7, sp, #0
        TickType_t xReturn;
        UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8020dea:	2300      	movs	r3, #0
 8020dec:	607b      	str	r3, [r7, #4]
         * configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
         * task that are in the Ready state, even though the idle task is
         * running. */
        #if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
        {
            if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8020dee:	4b1d      	ldr	r3, [pc, #116]	@ (8020e64 <prvGetExpectedIdleTime+0x80>)
 8020df0:	681b      	ldr	r3, [r3, #0]
 8020df2:	2b00      	cmp	r3, #0
 8020df4:	d001      	beq.n	8020dfa <prvGetExpectedIdleTime+0x16>
            {
                uxHigherPriorityReadyTasks = pdTRUE;
 8020df6:	2301      	movs	r3, #1
 8020df8:	607b      	str	r3, [r7, #4]
                uxHigherPriorityReadyTasks = pdTRUE;
            }
        }
        #endif /* if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 ) */

        if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8020dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8020e68 <prvGetExpectedIdleTime+0x84>)
 8020dfc:	681b      	ldr	r3, [r3, #0]
 8020dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020e00:	2b00      	cmp	r3, #0
 8020e02:	d006      	beq.n	8020e12 <prvGetExpectedIdleTime+0x2e>
        {
            xReturn = 0;
 8020e04:	f04f 0200 	mov.w	r2, #0
 8020e08:	f04f 0300 	mov.w	r3, #0
 8020e0c:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8020e10:	e01f      	b.n	8020e52 <prvGetExpectedIdleTime+0x6e>
        }
        else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8020e12:	4b16      	ldr	r3, [pc, #88]	@ (8020e6c <prvGetExpectedIdleTime+0x88>)
 8020e14:	681b      	ldr	r3, [r3, #0]
 8020e16:	2b01      	cmp	r3, #1
 8020e18:	d906      	bls.n	8020e28 <prvGetExpectedIdleTime+0x44>
        {
            /* There are other idle priority tasks in the ready state.  If
             * time slicing is used then the very next tick interrupt must be
             * processed. */
            xReturn = 0;
 8020e1a:	f04f 0200 	mov.w	r2, #0
 8020e1e:	f04f 0300 	mov.w	r3, #0
 8020e22:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8020e26:	e014      	b.n	8020e52 <prvGetExpectedIdleTime+0x6e>
        }
        else if( uxHigherPriorityReadyTasks != pdFALSE )
 8020e28:	687b      	ldr	r3, [r7, #4]
 8020e2a:	2b00      	cmp	r3, #0
 8020e2c:	d006      	beq.n	8020e3c <prvGetExpectedIdleTime+0x58>
        {
            /* There are tasks in the Ready state that have a priority above the
             * idle priority.  This path can only be reached if
             * configUSE_PREEMPTION is 0. */
            xReturn = 0;
 8020e2e:	f04f 0200 	mov.w	r2, #0
 8020e32:	f04f 0300 	mov.w	r3, #0
 8020e36:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8020e3a:	e00a      	b.n	8020e52 <prvGetExpectedIdleTime+0x6e>
        }
        else
        {
            xReturn = xNextTaskUnblockTime - xTickCount;
 8020e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8020e70 <prvGetExpectedIdleTime+0x8c>)
 8020e3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020e42:	4b0c      	ldr	r3, [pc, #48]	@ (8020e74 <prvGetExpectedIdleTime+0x90>)
 8020e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e48:	1a84      	subs	r4, r0, r2
 8020e4a:	eb61 0503 	sbc.w	r5, r1, r3
 8020e4e:	e9c7 4502 	strd	r4, r5, [r7, #8]
        }

        return xReturn;
 8020e52:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    }
 8020e56:	4610      	mov	r0, r2
 8020e58:	4619      	mov	r1, r3
 8020e5a:	3714      	adds	r7, #20
 8020e5c:	46bd      	mov	sp, r7
 8020e5e:	bcb0      	pop	{r4, r5, r7}
 8020e60:	4770      	bx	lr
 8020e62:	bf00      	nop
 8020e64:	200030e8 	.word	0x200030e8
 8020e68:	20002b08 	.word	0x20002b08
 8020e6c:	20002b10 	.word	0x20002b10
 8020e70:	20003108 	.word	0x20003108
 8020e74:	200030e0 	.word	0x200030e0

08020e78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8020e78:	b5b0      	push	{r4, r5, r7, lr}
 8020e7a:	b088      	sub	sp, #32
 8020e7c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8020e7e:	2300      	movs	r3, #0
 8020e80:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8020e82:	2300      	movs	r3, #0
 8020e84:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8020e86:	4b71      	ldr	r3, [pc, #452]	@ (802104c <xTaskResumeAll+0x1d4>)
 8020e88:	681b      	ldr	r3, [r3, #0]
 8020e8a:	2b00      	cmp	r3, #0
 8020e8c:	d103      	bne.n	8020e96 <xTaskResumeAll+0x1e>
 8020e8e:	f002 f883 	bl	8022f98 <ulSetInterruptMask>
 8020e92:	bf00      	nop
 8020e94:	e7fd      	b.n	8020e92 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8020e96:	f001 feeb 	bl	8022c70 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8020e9a:	4b6c      	ldr	r3, [pc, #432]	@ (802104c <xTaskResumeAll+0x1d4>)
 8020e9c:	681b      	ldr	r3, [r3, #0]
 8020e9e:	3b01      	subs	r3, #1
 8020ea0:	4a6a      	ldr	r2, [pc, #424]	@ (802104c <xTaskResumeAll+0x1d4>)
 8020ea2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8020ea4:	4b69      	ldr	r3, [pc, #420]	@ (802104c <xTaskResumeAll+0x1d4>)
 8020ea6:	681b      	ldr	r3, [r3, #0]
 8020ea8:	2b00      	cmp	r3, #0
 8020eaa:	f040 80c8 	bne.w	802103e <xTaskResumeAll+0x1c6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8020eae:	4b68      	ldr	r3, [pc, #416]	@ (8021050 <xTaskResumeAll+0x1d8>)
 8020eb0:	681b      	ldr	r3, [r3, #0]
 8020eb2:	2b00      	cmp	r3, #0
 8020eb4:	f000 80c3 	beq.w	802103e <xTaskResumeAll+0x1c6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8020eb8:	e08c      	b.n	8020fd4 <xTaskResumeAll+0x15c>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8020eba:	4b66      	ldr	r3, [pc, #408]	@ (8021054 <xTaskResumeAll+0x1dc>)
 8020ebc:	691b      	ldr	r3, [r3, #16]
 8020ebe:	691b      	ldr	r3, [r3, #16]
 8020ec0:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8020ec2:	69fb      	ldr	r3, [r7, #28]
 8020ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8020ec6:	60fb      	str	r3, [r7, #12]
 8020ec8:	69fb      	ldr	r3, [r7, #28]
 8020eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020ecc:	69fa      	ldr	r2, [r7, #28]
 8020ece:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8020ed0:	60da      	str	r2, [r3, #12]
 8020ed2:	69fb      	ldr	r3, [r7, #28]
 8020ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020ed6:	69fa      	ldr	r2, [r7, #28]
 8020ed8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8020eda:	609a      	str	r2, [r3, #8]
 8020edc:	68fb      	ldr	r3, [r7, #12]
 8020ede:	685a      	ldr	r2, [r3, #4]
 8020ee0:	69fb      	ldr	r3, [r7, #28]
 8020ee2:	3320      	adds	r3, #32
 8020ee4:	429a      	cmp	r2, r3
 8020ee6:	d103      	bne.n	8020ef0 <xTaskResumeAll+0x78>
 8020ee8:	69fb      	ldr	r3, [r7, #28]
 8020eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8020eec:	68fb      	ldr	r3, [r7, #12]
 8020eee:	605a      	str	r2, [r3, #4]
 8020ef0:	69fb      	ldr	r3, [r7, #28]
 8020ef2:	2200      	movs	r2, #0
 8020ef4:	635a      	str	r2, [r3, #52]	@ 0x34
 8020ef6:	68fb      	ldr	r3, [r7, #12]
 8020ef8:	681b      	ldr	r3, [r3, #0]
 8020efa:	1e5a      	subs	r2, r3, #1
 8020efc:	68fb      	ldr	r3, [r7, #12]
 8020efe:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8020f00:	69fb      	ldr	r3, [r7, #28]
 8020f02:	69db      	ldr	r3, [r3, #28]
 8020f04:	60bb      	str	r3, [r7, #8]
 8020f06:	69fb      	ldr	r3, [r7, #28]
 8020f08:	691b      	ldr	r3, [r3, #16]
 8020f0a:	69fa      	ldr	r2, [r7, #28]
 8020f0c:	6952      	ldr	r2, [r2, #20]
 8020f0e:	60da      	str	r2, [r3, #12]
 8020f10:	69fb      	ldr	r3, [r7, #28]
 8020f12:	695b      	ldr	r3, [r3, #20]
 8020f14:	69fa      	ldr	r2, [r7, #28]
 8020f16:	6912      	ldr	r2, [r2, #16]
 8020f18:	609a      	str	r2, [r3, #8]
 8020f1a:	68bb      	ldr	r3, [r7, #8]
 8020f1c:	685a      	ldr	r2, [r3, #4]
 8020f1e:	69fb      	ldr	r3, [r7, #28]
 8020f20:	3308      	adds	r3, #8
 8020f22:	429a      	cmp	r2, r3
 8020f24:	d103      	bne.n	8020f2e <xTaskResumeAll+0xb6>
 8020f26:	69fb      	ldr	r3, [r7, #28]
 8020f28:	695a      	ldr	r2, [r3, #20]
 8020f2a:	68bb      	ldr	r3, [r7, #8]
 8020f2c:	605a      	str	r2, [r3, #4]
 8020f2e:	69fb      	ldr	r3, [r7, #28]
 8020f30:	2200      	movs	r2, #0
 8020f32:	61da      	str	r2, [r3, #28]
 8020f34:	68bb      	ldr	r3, [r7, #8]
 8020f36:	681b      	ldr	r3, [r3, #0]
 8020f38:	1e5a      	subs	r2, r3, #1
 8020f3a:	68bb      	ldr	r3, [r7, #8]
 8020f3c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8020f3e:	69fb      	ldr	r3, [r7, #28]
 8020f40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020f42:	4b45      	ldr	r3, [pc, #276]	@ (8021058 <xTaskResumeAll+0x1e0>)
 8020f44:	681b      	ldr	r3, [r3, #0]
 8020f46:	429a      	cmp	r2, r3
 8020f48:	d903      	bls.n	8020f52 <xTaskResumeAll+0xda>
 8020f4a:	69fb      	ldr	r3, [r7, #28]
 8020f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020f4e:	4a42      	ldr	r2, [pc, #264]	@ (8021058 <xTaskResumeAll+0x1e0>)
 8020f50:	6013      	str	r3, [r2, #0]
 8020f52:	69fb      	ldr	r3, [r7, #28]
 8020f54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020f56:	4941      	ldr	r1, [pc, #260]	@ (802105c <xTaskResumeAll+0x1e4>)
 8020f58:	4613      	mov	r3, r2
 8020f5a:	005b      	lsls	r3, r3, #1
 8020f5c:	4413      	add	r3, r2
 8020f5e:	00db      	lsls	r3, r3, #3
 8020f60:	440b      	add	r3, r1
 8020f62:	3304      	adds	r3, #4
 8020f64:	681b      	ldr	r3, [r3, #0]
 8020f66:	607b      	str	r3, [r7, #4]
 8020f68:	69fb      	ldr	r3, [r7, #28]
 8020f6a:	687a      	ldr	r2, [r7, #4]
 8020f6c:	611a      	str	r2, [r3, #16]
 8020f6e:	687b      	ldr	r3, [r7, #4]
 8020f70:	68da      	ldr	r2, [r3, #12]
 8020f72:	69fb      	ldr	r3, [r7, #28]
 8020f74:	615a      	str	r2, [r3, #20]
 8020f76:	687b      	ldr	r3, [r7, #4]
 8020f78:	68db      	ldr	r3, [r3, #12]
 8020f7a:	69fa      	ldr	r2, [r7, #28]
 8020f7c:	3208      	adds	r2, #8
 8020f7e:	609a      	str	r2, [r3, #8]
 8020f80:	69fb      	ldr	r3, [r7, #28]
 8020f82:	f103 0208 	add.w	r2, r3, #8
 8020f86:	687b      	ldr	r3, [r7, #4]
 8020f88:	60da      	str	r2, [r3, #12]
 8020f8a:	69fb      	ldr	r3, [r7, #28]
 8020f8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020f8e:	4613      	mov	r3, r2
 8020f90:	005b      	lsls	r3, r3, #1
 8020f92:	4413      	add	r3, r2
 8020f94:	00db      	lsls	r3, r3, #3
 8020f96:	4a31      	ldr	r2, [pc, #196]	@ (802105c <xTaskResumeAll+0x1e4>)
 8020f98:	441a      	add	r2, r3
 8020f9a:	69fb      	ldr	r3, [r7, #28]
 8020f9c:	61da      	str	r2, [r3, #28]
 8020f9e:	69fb      	ldr	r3, [r7, #28]
 8020fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020fa2:	492e      	ldr	r1, [pc, #184]	@ (802105c <xTaskResumeAll+0x1e4>)
 8020fa4:	4613      	mov	r3, r2
 8020fa6:	005b      	lsls	r3, r3, #1
 8020fa8:	4413      	add	r3, r2
 8020faa:	00db      	lsls	r3, r3, #3
 8020fac:	440b      	add	r3, r1
 8020fae:	681b      	ldr	r3, [r3, #0]
 8020fb0:	1c59      	adds	r1, r3, #1
 8020fb2:	482a      	ldr	r0, [pc, #168]	@ (802105c <xTaskResumeAll+0x1e4>)
 8020fb4:	4613      	mov	r3, r2
 8020fb6:	005b      	lsls	r3, r3, #1
 8020fb8:	4413      	add	r3, r2
 8020fba:	00db      	lsls	r3, r3, #3
 8020fbc:	4403      	add	r3, r0
 8020fbe:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8020fc0:	69fb      	ldr	r3, [r7, #28]
 8020fc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020fc4:	4b26      	ldr	r3, [pc, #152]	@ (8021060 <xTaskResumeAll+0x1e8>)
 8020fc6:	681b      	ldr	r3, [r3, #0]
 8020fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020fca:	429a      	cmp	r2, r3
 8020fcc:	d302      	bcc.n	8020fd4 <xTaskResumeAll+0x15c>
                    {
                        xYieldPending = pdTRUE;
 8020fce:	4b25      	ldr	r3, [pc, #148]	@ (8021064 <xTaskResumeAll+0x1ec>)
 8020fd0:	2201      	movs	r2, #1
 8020fd2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8020fd4:	4b1f      	ldr	r3, [pc, #124]	@ (8021054 <xTaskResumeAll+0x1dc>)
 8020fd6:	681b      	ldr	r3, [r3, #0]
 8020fd8:	2b00      	cmp	r3, #0
 8020fda:	f47f af6e 	bne.w	8020eba <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8020fde:	69fb      	ldr	r3, [r7, #28]
 8020fe0:	2b00      	cmp	r3, #0
 8020fe2:	d001      	beq.n	8020fe8 <xTaskResumeAll+0x170>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8020fe4:	f000 fd72 	bl	8021acc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8020fe8:	4b1f      	ldr	r3, [pc, #124]	@ (8021068 <xTaskResumeAll+0x1f0>)
 8020fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020fee:	e9c7 2304 	strd	r2, r3, [r7, #16]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8020ff2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8020ff6:	4313      	orrs	r3, r2
 8020ff8:	d019      	beq.n	802102e <xTaskResumeAll+0x1b6>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8020ffa:	f000 f905 	bl	8021208 <xTaskIncrementTick>
 8020ffe:	4603      	mov	r3, r0
 8021000:	2b00      	cmp	r3, #0
 8021002:	d002      	beq.n	802100a <xTaskResumeAll+0x192>
                            {
                                xYieldPending = pdTRUE;
 8021004:	4b17      	ldr	r3, [pc, #92]	@ (8021064 <xTaskResumeAll+0x1ec>)
 8021006:	2201      	movs	r2, #1
 8021008:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 802100a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802100e:	1e54      	subs	r4, r2, #1
 8021010:	f143 35ff 	adc.w	r5, r3, #4294967295
 8021014:	e9c7 4504 	strd	r4, r5, [r7, #16]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8021018:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802101c:	4313      	orrs	r3, r2
 802101e:	d1ec      	bne.n	8020ffa <xTaskResumeAll+0x182>

                        xPendedTicks = 0;
 8021020:	4911      	ldr	r1, [pc, #68]	@ (8021068 <xTaskResumeAll+0x1f0>)
 8021022:	f04f 0200 	mov.w	r2, #0
 8021026:	f04f 0300 	mov.w	r3, #0
 802102a:	e9c1 2300 	strd	r2, r3, [r1]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 802102e:	4b0d      	ldr	r3, [pc, #52]	@ (8021064 <xTaskResumeAll+0x1ec>)
 8021030:	681b      	ldr	r3, [r3, #0]
 8021032:	2b00      	cmp	r3, #0
 8021034:	d003      	beq.n	802103e <xTaskResumeAll+0x1c6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8021036:	2301      	movs	r3, #1
 8021038:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 802103a:	f001 fe07 	bl	8022c4c <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 802103e:	f001 fe29 	bl	8022c94 <vPortExitCritical>

    return xAlreadyYielded;
 8021042:	69bb      	ldr	r3, [r7, #24]
}
 8021044:	4618      	mov	r0, r3
 8021046:	3720      	adds	r7, #32
 8021048:	46bd      	mov	sp, r7
 802104a:	bdb0      	pop	{r4, r5, r7, pc}
 802104c:	20003114 	.word	0x20003114
 8021050:	200030d8 	.word	0x200030d8
 8021054:	20003088 	.word	0x20003088
 8021058:	200030e8 	.word	0x200030e8
 802105c:	20002b10 	.word	0x20002b10
 8021060:	20002b08 	.word	0x20002b08
 8021064:	200030f8 	.word	0x200030f8
 8021068:	200030f0 	.word	0x200030f0

0802106c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 802106c:	b480      	push	{r7}
 802106e:	b083      	sub	sp, #12
 8021070:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8021072:	4b07      	ldr	r3, [pc, #28]	@ (8021090 <xTaskGetTickCount+0x24>)
 8021074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021078:	e9c7 2300 	strd	r2, r3, [r7]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 802107c:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8021080:	4610      	mov	r0, r2
 8021082:	4619      	mov	r1, r3
 8021084:	370c      	adds	r7, #12
 8021086:	46bd      	mov	sp, r7
 8021088:	f85d 7b04 	ldr.w	r7, [sp], #4
 802108c:	4770      	bx	lr
 802108e:	bf00      	nop
 8021090:	200030e0 	.word	0x200030e0

08021094 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8021094:	b480      	push	{r7}
 8021096:	b085      	sub	sp, #20
 8021098:	af00      	add	r7, sp, #0
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 802109a:	2300      	movs	r3, #0
 802109c:	60fb      	str	r3, [r7, #12]
    {
        xReturn = xTickCount;
 802109e:	4b07      	ldr	r3, [pc, #28]	@ (80210bc <xTaskGetTickCountFromISR+0x28>)
 80210a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80210a4:	e9c7 2300 	strd	r2, r3, [r7]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80210a8:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80210ac:	4610      	mov	r0, r2
 80210ae:	4619      	mov	r1, r3
 80210b0:	3714      	adds	r7, #20
 80210b2:	46bd      	mov	sp, r7
 80210b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80210b8:	4770      	bx	lr
 80210ba:	bf00      	nop
 80210bc:	200030e0 	.word	0x200030e0

080210c0 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80210c0:	b480      	push	{r7}
 80210c2:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 80210c4:	4b03      	ldr	r3, [pc, #12]	@ (80210d4 <uxTaskGetNumberOfTasks+0x14>)
 80210c6:	681b      	ldr	r3, [r3, #0]
}
 80210c8:	4618      	mov	r0, r3
 80210ca:	46bd      	mov	sp, r7
 80210cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80210d0:	4770      	bx	lr
 80210d2:	bf00      	nop
 80210d4:	200030d8 	.word	0x200030d8

080210d8 <vTaskStepTick>:
 * implementations require configUSE_TICKLESS_IDLE to be set to a value other than
 * 1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

    void vTaskStepTick( TickType_t xTicksToJump )
    {
 80210d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80210dc:	b086      	sub	sp, #24
 80210de:	af00      	add	r7, sp, #0
 80210e0:	e9c7 0104 	strd	r0, r1, [r7, #16]
        /* Correct the tick count value after a period during which the tick
         * was suppressed.  Note this does *not* call the tick hook function for
         * each stepped tick. */
        configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 80210e4:	492f      	ldr	r1, [pc, #188]	@ (80211a4 <vTaskStepTick+0xcc>)
 80210e6:	e9d1 8900 	ldrd	r8, r9, [r1]
 80210ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80210ee:	eb18 0200 	adds.w	r2, r8, r0
 80210f2:	eb49 0301 	adc.w	r3, r9, r1
 80210f6:	492c      	ldr	r1, [pc, #176]	@ (80211a8 <vTaskStepTick+0xd0>)
 80210f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80210fc:	4290      	cmp	r0, r2
 80210fe:	eb71 0303 	sbcs.w	r3, r1, r3
 8021102:	d203      	bcs.n	802110c <vTaskStepTick+0x34>
 8021104:	f001 ff48 	bl	8022f98 <ulSetInterruptMask>
 8021108:	bf00      	nop
 802110a:	e7fd      	b.n	8021108 <vTaskStepTick+0x30>

        if( ( xTickCount + xTicksToJump ) == xNextTaskUnblockTime )
 802110c:	4b25      	ldr	r3, [pc, #148]	@ (80211a4 <vTaskStepTick+0xcc>)
 802110e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021112:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8021116:	1884      	adds	r4, r0, r2
 8021118:	eb41 0503 	adc.w	r5, r1, r3
 802111c:	4b22      	ldr	r3, [pc, #136]	@ (80211a8 <vTaskStepTick+0xd0>)
 802111e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021122:	429d      	cmp	r5, r3
 8021124:	bf08      	it	eq
 8021126:	4294      	cmpeq	r4, r2
 8021128:	d12b      	bne.n	8021182 <vTaskStepTick+0xaa>
        {
            /* Arrange for xTickCount to reach xNextTaskUnblockTime in
             * xTaskIncrementTick() when the scheduler resumes.  This ensures
             * that any delayed tasks are resumed at the correct time. */
            configASSERT( uxSchedulerSuspended );
 802112a:	4b20      	ldr	r3, [pc, #128]	@ (80211ac <vTaskStepTick+0xd4>)
 802112c:	681b      	ldr	r3, [r3, #0]
 802112e:	2b00      	cmp	r3, #0
 8021130:	d103      	bne.n	802113a <vTaskStepTick+0x62>
 8021132:	f001 ff31 	bl	8022f98 <ulSetInterruptMask>
 8021136:	bf00      	nop
 8021138:	e7fd      	b.n	8021136 <vTaskStepTick+0x5e>
            configASSERT( xTicksToJump != ( TickType_t ) 0 );
 802113a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802113e:	4313      	orrs	r3, r2
 8021140:	d103      	bne.n	802114a <vTaskStepTick+0x72>
 8021142:	f001 ff29 	bl	8022f98 <ulSetInterruptMask>
 8021146:	bf00      	nop
 8021148:	e7fd      	b.n	8021146 <vTaskStepTick+0x6e>

            /* Prevent the tick interrupt modifying xPendedTicks simultaneously. */
            taskENTER_CRITICAL();
 802114a:	f001 fd91 	bl	8022c70 <vPortEnterCritical>
            {
                xPendedTicks++;
 802114e:	4b18      	ldr	r3, [pc, #96]	@ (80211b0 <vTaskStepTick+0xd8>)
 8021150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021154:	1c51      	adds	r1, r2, #1
 8021156:	60b9      	str	r1, [r7, #8]
 8021158:	f143 0300 	adc.w	r3, r3, #0
 802115c:	60fb      	str	r3, [r7, #12]
 802115e:	4b14      	ldr	r3, [pc, #80]	@ (80211b0 <vTaskStepTick+0xd8>)
 8021160:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8021164:	e9c3 1200 	strd	r1, r2, [r3]
            }
            taskEXIT_CRITICAL();
 8021168:	f001 fd94 	bl	8022c94 <vPortExitCritical>
            xTicksToJump--;
 802116c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8021170:	1e51      	subs	r1, r2, #1
 8021172:	6039      	str	r1, [r7, #0]
 8021174:	f143 33ff 	adc.w	r3, r3, #4294967295
 8021178:	607b      	str	r3, [r7, #4]
 802117a:	e9d7 3400 	ldrd	r3, r4, [r7]
 802117e:	e9c7 3404 	strd	r3, r4, [r7, #16]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        xTickCount += xTicksToJump;
 8021182:	4b08      	ldr	r3, [pc, #32]	@ (80211a4 <vTaskStepTick+0xcc>)
 8021184:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021188:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802118c:	eb10 0a02 	adds.w	sl, r0, r2
 8021190:	eb41 0b03 	adc.w	fp, r1, r3
 8021194:	4b03      	ldr	r3, [pc, #12]	@ (80211a4 <vTaskStepTick+0xcc>)
 8021196:	e9c3 ab00 	strd	sl, fp, [r3]
        traceINCREASE_TICK_COUNT( xTicksToJump );
    }
 802119a:	bf00      	nop
 802119c:	3718      	adds	r7, #24
 802119e:	46bd      	mov	sp, r7
 80211a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80211a4:	200030e0 	.word	0x200030e0
 80211a8:	20003108 	.word	0x20003108
 80211ac:	20003114 	.word	0x20003114
 80211b0:	200030f0 	.word	0x200030f0

080211b4 <xTaskCatchUpTicks>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp )
{
 80211b4:	b5b0      	push	{r4, r5, r7, lr}
 80211b6:	b084      	sub	sp, #16
 80211b8:	af00      	add	r7, sp, #0
 80211ba:	e9c7 0100 	strd	r0, r1, [r7]
    BaseType_t xYieldOccurred;

    /* Must not be called with the scheduler suspended as the implementation
     * relies on xPendedTicks being wound down to 0 in xTaskResumeAll(). */
    configASSERT( uxSchedulerSuspended == 0 );
 80211be:	4b10      	ldr	r3, [pc, #64]	@ (8021200 <xTaskCatchUpTicks+0x4c>)
 80211c0:	681b      	ldr	r3, [r3, #0]
 80211c2:	2b00      	cmp	r3, #0
 80211c4:	d003      	beq.n	80211ce <xTaskCatchUpTicks+0x1a>
 80211c6:	f001 fee7 	bl	8022f98 <ulSetInterruptMask>
 80211ca:	bf00      	nop
 80211cc:	e7fd      	b.n	80211ca <xTaskCatchUpTicks+0x16>

    /* Use xPendedTicks to mimic xTicksToCatchUp number of ticks occurring when
     * the scheduler is suspended so the ticks are executed in xTaskResumeAll(). */
    vTaskSuspendAll();
 80211ce:	f7ff fdfb 	bl	8020dc8 <vTaskSuspendAll>

    /* Prevent the tick interrupt modifying xPendedTicks simultaneously. */
    taskENTER_CRITICAL();
 80211d2:	f001 fd4d 	bl	8022c70 <vPortEnterCritical>
    {
        xPendedTicks += xTicksToCatchUp;
 80211d6:	4b0b      	ldr	r3, [pc, #44]	@ (8021204 <xTaskCatchUpTicks+0x50>)
 80211d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80211dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80211e0:	1884      	adds	r4, r0, r2
 80211e2:	eb41 0503 	adc.w	r5, r1, r3
 80211e6:	4b07      	ldr	r3, [pc, #28]	@ (8021204 <xTaskCatchUpTicks+0x50>)
 80211e8:	e9c3 4500 	strd	r4, r5, [r3]
    }
    taskEXIT_CRITICAL();
 80211ec:	f001 fd52 	bl	8022c94 <vPortExitCritical>
    xYieldOccurred = xTaskResumeAll();
 80211f0:	f7ff fe42 	bl	8020e78 <xTaskResumeAll>
 80211f4:	60f8      	str	r0, [r7, #12]

    return xYieldOccurred;
 80211f6:	68fb      	ldr	r3, [r7, #12]
}
 80211f8:	4618      	mov	r0, r3
 80211fa:	3710      	adds	r7, #16
 80211fc:	46bd      	mov	sp, r7
 80211fe:	bdb0      	pop	{r4, r5, r7, pc}
 8021200:	20003114 	.word	0x20003114
 8021204:	200030f0 	.word	0x200030f0

08021208 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8021208:	b5b0      	push	{r4, r5, r7, lr}
 802120a:	b08c      	sub	sp, #48	@ 0x30
 802120c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 802120e:	2300      	movs	r3, #0
 8021210:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8021212:	4b8a      	ldr	r3, [pc, #552]	@ (802143c <xTaskIncrementTick+0x234>)
 8021214:	681b      	ldr	r3, [r3, #0]
 8021216:	2b00      	cmp	r3, #0
 8021218:	f040 8102 	bne.w	8021420 <xTaskIncrementTick+0x218>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 802121c:	4b88      	ldr	r3, [pc, #544]	@ (8021440 <xTaskIncrementTick+0x238>)
 802121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021222:	1c54      	adds	r4, r2, #1
 8021224:	f143 0500 	adc.w	r5, r3, #0
 8021228:	e9c7 4508 	strd	r4, r5, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 802122c:	4984      	ldr	r1, [pc, #528]	@ (8021440 <xTaskIncrementTick+0x238>)
 802122e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8021232:	e9c1 2300 	strd	r2, r3, [r1]
        uwTick = xConstTickCount;             // added SG
 8021236:	4983      	ldr	r1, [pc, #524]	@ (8021444 <xTaskIncrementTick+0x23c>)
 8021238:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802123c:	e9c1 2300 	strd	r2, r3, [r1]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8021240:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8021244:	4313      	orrs	r3, r2
 8021246:	d119      	bne.n	802127c <xTaskIncrementTick+0x74>
        {
            taskSWITCH_DELAYED_LISTS();
 8021248:	4b7f      	ldr	r3, [pc, #508]	@ (8021448 <xTaskIncrementTick+0x240>)
 802124a:	681b      	ldr	r3, [r3, #0]
 802124c:	681b      	ldr	r3, [r3, #0]
 802124e:	2b00      	cmp	r3, #0
 8021250:	d003      	beq.n	802125a <xTaskIncrementTick+0x52>
 8021252:	f001 fea1 	bl	8022f98 <ulSetInterruptMask>
 8021256:	bf00      	nop
 8021258:	e7fd      	b.n	8021256 <xTaskIncrementTick+0x4e>
 802125a:	4b7b      	ldr	r3, [pc, #492]	@ (8021448 <xTaskIncrementTick+0x240>)
 802125c:	681b      	ldr	r3, [r3, #0]
 802125e:	61fb      	str	r3, [r7, #28]
 8021260:	4b7a      	ldr	r3, [pc, #488]	@ (802144c <xTaskIncrementTick+0x244>)
 8021262:	681b      	ldr	r3, [r3, #0]
 8021264:	4a78      	ldr	r2, [pc, #480]	@ (8021448 <xTaskIncrementTick+0x240>)
 8021266:	6013      	str	r3, [r2, #0]
 8021268:	4a78      	ldr	r2, [pc, #480]	@ (802144c <xTaskIncrementTick+0x244>)
 802126a:	69fb      	ldr	r3, [r7, #28]
 802126c:	6013      	str	r3, [r2, #0]
 802126e:	4b78      	ldr	r3, [pc, #480]	@ (8021450 <xTaskIncrementTick+0x248>)
 8021270:	681b      	ldr	r3, [r3, #0]
 8021272:	3301      	adds	r3, #1
 8021274:	4a76      	ldr	r2, [pc, #472]	@ (8021450 <xTaskIncrementTick+0x248>)
 8021276:	6013      	str	r3, [r2, #0]
 8021278:	f000 fc28 	bl	8021acc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 802127c:	4b75      	ldr	r3, [pc, #468]	@ (8021454 <xTaskIncrementTick+0x24c>)
 802127e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021282:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8021286:	4290      	cmp	r0, r2
 8021288:	eb71 0303 	sbcs.w	r3, r1, r3
 802128c:	f0c0 80b3 	bcc.w	80213f6 <xTaskIncrementTick+0x1ee>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8021290:	4b6d      	ldr	r3, [pc, #436]	@ (8021448 <xTaskIncrementTick+0x240>)
 8021292:	681b      	ldr	r3, [r3, #0]
 8021294:	681b      	ldr	r3, [r3, #0]
 8021296:	2b00      	cmp	r3, #0
 8021298:	d107      	bne.n	80212aa <xTaskIncrementTick+0xa2>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 802129a:	496e      	ldr	r1, [pc, #440]	@ (8021454 <xTaskIncrementTick+0x24c>)
 802129c:	f04f 32ff 	mov.w	r2, #4294967295
 80212a0:	f04f 0300 	mov.w	r3, #0
 80212a4:	e9c1 2300 	strd	r2, r3, [r1]
                    break;
 80212a8:	e0a5      	b.n	80213f6 <xTaskIncrementTick+0x1ee>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80212aa:	4b67      	ldr	r3, [pc, #412]	@ (8021448 <xTaskIncrementTick+0x240>)
 80212ac:	681b      	ldr	r3, [r3, #0]
 80212ae:	691b      	ldr	r3, [r3, #16]
 80212b0:	691b      	ldr	r3, [r3, #16]
 80212b2:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80212b4:	69bb      	ldr	r3, [r7, #24]
 80212b6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80212ba:	e9c7 2304 	strd	r2, r3, [r7, #16]

                    if( xConstTickCount < xItemValue )
 80212be:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80212c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80212c6:	4290      	cmp	r0, r2
 80212c8:	eb71 0303 	sbcs.w	r3, r1, r3
 80212cc:	d205      	bcs.n	80212da <xTaskIncrementTick+0xd2>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80212ce:	4961      	ldr	r1, [pc, #388]	@ (8021454 <xTaskIncrementTick+0x24c>)
 80212d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80212d4:	e9c1 2300 	strd	r2, r3, [r1]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80212d8:	e08d      	b.n	80213f6 <xTaskIncrementTick+0x1ee>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80212da:	69bb      	ldr	r3, [r7, #24]
 80212dc:	69db      	ldr	r3, [r3, #28]
 80212de:	60fb      	str	r3, [r7, #12]
 80212e0:	69bb      	ldr	r3, [r7, #24]
 80212e2:	691b      	ldr	r3, [r3, #16]
 80212e4:	69ba      	ldr	r2, [r7, #24]
 80212e6:	6952      	ldr	r2, [r2, #20]
 80212e8:	60da      	str	r2, [r3, #12]
 80212ea:	69bb      	ldr	r3, [r7, #24]
 80212ec:	695b      	ldr	r3, [r3, #20]
 80212ee:	69ba      	ldr	r2, [r7, #24]
 80212f0:	6912      	ldr	r2, [r2, #16]
 80212f2:	609a      	str	r2, [r3, #8]
 80212f4:	68fb      	ldr	r3, [r7, #12]
 80212f6:	685a      	ldr	r2, [r3, #4]
 80212f8:	69bb      	ldr	r3, [r7, #24]
 80212fa:	3308      	adds	r3, #8
 80212fc:	429a      	cmp	r2, r3
 80212fe:	d103      	bne.n	8021308 <xTaskIncrementTick+0x100>
 8021300:	69bb      	ldr	r3, [r7, #24]
 8021302:	695a      	ldr	r2, [r3, #20]
 8021304:	68fb      	ldr	r3, [r7, #12]
 8021306:	605a      	str	r2, [r3, #4]
 8021308:	69bb      	ldr	r3, [r7, #24]
 802130a:	2200      	movs	r2, #0
 802130c:	61da      	str	r2, [r3, #28]
 802130e:	68fb      	ldr	r3, [r7, #12]
 8021310:	681b      	ldr	r3, [r3, #0]
 8021312:	1e5a      	subs	r2, r3, #1
 8021314:	68fb      	ldr	r3, [r7, #12]
 8021316:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8021318:	69bb      	ldr	r3, [r7, #24]
 802131a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802131c:	2b00      	cmp	r3, #0
 802131e:	d01e      	beq.n	802135e <xTaskIncrementTick+0x156>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8021320:	69bb      	ldr	r3, [r7, #24]
 8021322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021324:	60bb      	str	r3, [r7, #8]
 8021326:	69bb      	ldr	r3, [r7, #24]
 8021328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802132a:	69ba      	ldr	r2, [r7, #24]
 802132c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 802132e:	60da      	str	r2, [r3, #12]
 8021330:	69bb      	ldr	r3, [r7, #24]
 8021332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021334:	69ba      	ldr	r2, [r7, #24]
 8021336:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8021338:	609a      	str	r2, [r3, #8]
 802133a:	68bb      	ldr	r3, [r7, #8]
 802133c:	685a      	ldr	r2, [r3, #4]
 802133e:	69bb      	ldr	r3, [r7, #24]
 8021340:	3320      	adds	r3, #32
 8021342:	429a      	cmp	r2, r3
 8021344:	d103      	bne.n	802134e <xTaskIncrementTick+0x146>
 8021346:	69bb      	ldr	r3, [r7, #24]
 8021348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 802134a:	68bb      	ldr	r3, [r7, #8]
 802134c:	605a      	str	r2, [r3, #4]
 802134e:	69bb      	ldr	r3, [r7, #24]
 8021350:	2200      	movs	r2, #0
 8021352:	635a      	str	r2, [r3, #52]	@ 0x34
 8021354:	68bb      	ldr	r3, [r7, #8]
 8021356:	681b      	ldr	r3, [r3, #0]
 8021358:	1e5a      	subs	r2, r3, #1
 802135a:	68bb      	ldr	r3, [r7, #8]
 802135c:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 802135e:	69bb      	ldr	r3, [r7, #24]
 8021360:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021362:	4b3d      	ldr	r3, [pc, #244]	@ (8021458 <xTaskIncrementTick+0x250>)
 8021364:	681b      	ldr	r3, [r3, #0]
 8021366:	429a      	cmp	r2, r3
 8021368:	d903      	bls.n	8021372 <xTaskIncrementTick+0x16a>
 802136a:	69bb      	ldr	r3, [r7, #24]
 802136c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802136e:	4a3a      	ldr	r2, [pc, #232]	@ (8021458 <xTaskIncrementTick+0x250>)
 8021370:	6013      	str	r3, [r2, #0]
 8021372:	69bb      	ldr	r3, [r7, #24]
 8021374:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021376:	4939      	ldr	r1, [pc, #228]	@ (802145c <xTaskIncrementTick+0x254>)
 8021378:	4613      	mov	r3, r2
 802137a:	005b      	lsls	r3, r3, #1
 802137c:	4413      	add	r3, r2
 802137e:	00db      	lsls	r3, r3, #3
 8021380:	440b      	add	r3, r1
 8021382:	3304      	adds	r3, #4
 8021384:	681b      	ldr	r3, [r3, #0]
 8021386:	607b      	str	r3, [r7, #4]
 8021388:	69bb      	ldr	r3, [r7, #24]
 802138a:	687a      	ldr	r2, [r7, #4]
 802138c:	611a      	str	r2, [r3, #16]
 802138e:	687b      	ldr	r3, [r7, #4]
 8021390:	68da      	ldr	r2, [r3, #12]
 8021392:	69bb      	ldr	r3, [r7, #24]
 8021394:	615a      	str	r2, [r3, #20]
 8021396:	687b      	ldr	r3, [r7, #4]
 8021398:	68db      	ldr	r3, [r3, #12]
 802139a:	69ba      	ldr	r2, [r7, #24]
 802139c:	3208      	adds	r2, #8
 802139e:	609a      	str	r2, [r3, #8]
 80213a0:	69bb      	ldr	r3, [r7, #24]
 80213a2:	f103 0208 	add.w	r2, r3, #8
 80213a6:	687b      	ldr	r3, [r7, #4]
 80213a8:	60da      	str	r2, [r3, #12]
 80213aa:	69bb      	ldr	r3, [r7, #24]
 80213ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80213ae:	4613      	mov	r3, r2
 80213b0:	005b      	lsls	r3, r3, #1
 80213b2:	4413      	add	r3, r2
 80213b4:	00db      	lsls	r3, r3, #3
 80213b6:	4a29      	ldr	r2, [pc, #164]	@ (802145c <xTaskIncrementTick+0x254>)
 80213b8:	441a      	add	r2, r3
 80213ba:	69bb      	ldr	r3, [r7, #24]
 80213bc:	61da      	str	r2, [r3, #28]
 80213be:	69bb      	ldr	r3, [r7, #24]
 80213c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80213c2:	4926      	ldr	r1, [pc, #152]	@ (802145c <xTaskIncrementTick+0x254>)
 80213c4:	4613      	mov	r3, r2
 80213c6:	005b      	lsls	r3, r3, #1
 80213c8:	4413      	add	r3, r2
 80213ca:	00db      	lsls	r3, r3, #3
 80213cc:	440b      	add	r3, r1
 80213ce:	681b      	ldr	r3, [r3, #0]
 80213d0:	1c59      	adds	r1, r3, #1
 80213d2:	4822      	ldr	r0, [pc, #136]	@ (802145c <xTaskIncrementTick+0x254>)
 80213d4:	4613      	mov	r3, r2
 80213d6:	005b      	lsls	r3, r3, #1
 80213d8:	4413      	add	r3, r2
 80213da:	00db      	lsls	r3, r3, #3
 80213dc:	4403      	add	r3, r0
 80213de:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80213e0:	69bb      	ldr	r3, [r7, #24]
 80213e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80213e4:	4b1e      	ldr	r3, [pc, #120]	@ (8021460 <xTaskIncrementTick+0x258>)
 80213e6:	681b      	ldr	r3, [r3, #0]
 80213e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80213ea:	429a      	cmp	r2, r3
 80213ec:	f67f af50 	bls.w	8021290 <xTaskIncrementTick+0x88>
                        {
                            xSwitchRequired = pdTRUE;
 80213f0:	2301      	movs	r3, #1
 80213f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80213f4:	e74c      	b.n	8021290 <xTaskIncrementTick+0x88>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80213f6:	4b1a      	ldr	r3, [pc, #104]	@ (8021460 <xTaskIncrementTick+0x258>)
 80213f8:	681b      	ldr	r3, [r3, #0]
 80213fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80213fc:	4917      	ldr	r1, [pc, #92]	@ (802145c <xTaskIncrementTick+0x254>)
 80213fe:	4613      	mov	r3, r2
 8021400:	005b      	lsls	r3, r3, #1
 8021402:	4413      	add	r3, r2
 8021404:	00db      	lsls	r3, r3, #3
 8021406:	440b      	add	r3, r1
 8021408:	681b      	ldr	r3, [r3, #0]
 802140a:	2b01      	cmp	r3, #1
 802140c:	d901      	bls.n	8021412 <xTaskIncrementTick+0x20a>
            {
                xSwitchRequired = pdTRUE;
 802140e:	2301      	movs	r3, #1
 8021410:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8021412:	4b14      	ldr	r3, [pc, #80]	@ (8021464 <xTaskIncrementTick+0x25c>)
 8021414:	681b      	ldr	r3, [r3, #0]
 8021416:	2b00      	cmp	r3, #0
 8021418:	d00b      	beq.n	8021432 <xTaskIncrementTick+0x22a>
            {
                xSwitchRequired = pdTRUE;
 802141a:	2301      	movs	r3, #1
 802141c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 802141e:	e008      	b.n	8021432 <xTaskIncrementTick+0x22a>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8021420:	4b11      	ldr	r3, [pc, #68]	@ (8021468 <xTaskIncrementTick+0x260>)
 8021422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021426:	1c50      	adds	r0, r2, #1
 8021428:	f143 0100 	adc.w	r1, r3, #0
 802142c:	4b0e      	ldr	r3, [pc, #56]	@ (8021468 <xTaskIncrementTick+0x260>)
 802142e:	e9c3 0100 	strd	r0, r1, [r3]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8021432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8021434:	4618      	mov	r0, r3
 8021436:	3730      	adds	r7, #48	@ 0x30
 8021438:	46bd      	mov	sp, r7
 802143a:	bdb0      	pop	{r4, r5, r7, pc}
 802143c:	20003114 	.word	0x20003114
 8021440:	200030e0 	.word	0x200030e0
 8021444:	20001fc8 	.word	0x20001fc8
 8021448:	20003080 	.word	0x20003080
 802144c:	20003084 	.word	0x20003084
 8021450:	200030fc 	.word	0x200030fc
 8021454:	20003108 	.word	0x20003108
 8021458:	200030e8 	.word	0x200030e8
 802145c:	20002b10 	.word	0x20002b10
 8021460:	20002b08 	.word	0x20002b08
 8021464:	200030f8 	.word	0x200030f8
 8021468:	200030f0 	.word	0x200030f0

0802146c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 802146c:	b580      	push	{r7, lr}
 802146e:	b082      	sub	sp, #8
 8021470:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8021472:	4b23      	ldr	r3, [pc, #140]	@ (8021500 <vTaskSwitchContext+0x94>)
 8021474:	681b      	ldr	r3, [r3, #0]
 8021476:	2b00      	cmp	r3, #0
 8021478:	d003      	beq.n	8021482 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 802147a:	4b22      	ldr	r3, [pc, #136]	@ (8021504 <vTaskSwitchContext+0x98>)
 802147c:	2201      	movs	r2, #1
 802147e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8021480:	e03a      	b.n	80214f8 <vTaskSwitchContext+0x8c>
        xYieldPending = pdFALSE;
 8021482:	4b20      	ldr	r3, [pc, #128]	@ (8021504 <vTaskSwitchContext+0x98>)
 8021484:	2200      	movs	r2, #0
 8021486:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8021488:	4b1f      	ldr	r3, [pc, #124]	@ (8021508 <vTaskSwitchContext+0x9c>)
 802148a:	681b      	ldr	r3, [r3, #0]
 802148c:	607b      	str	r3, [r7, #4]
 802148e:	e009      	b.n	80214a4 <vTaskSwitchContext+0x38>
 8021490:	687b      	ldr	r3, [r7, #4]
 8021492:	2b00      	cmp	r3, #0
 8021494:	d103      	bne.n	802149e <vTaskSwitchContext+0x32>
 8021496:	f001 fd7f 	bl	8022f98 <ulSetInterruptMask>
 802149a:	bf00      	nop
 802149c:	e7fd      	b.n	802149a <vTaskSwitchContext+0x2e>
 802149e:	687b      	ldr	r3, [r7, #4]
 80214a0:	3b01      	subs	r3, #1
 80214a2:	607b      	str	r3, [r7, #4]
 80214a4:	4919      	ldr	r1, [pc, #100]	@ (802150c <vTaskSwitchContext+0xa0>)
 80214a6:	687a      	ldr	r2, [r7, #4]
 80214a8:	4613      	mov	r3, r2
 80214aa:	005b      	lsls	r3, r3, #1
 80214ac:	4413      	add	r3, r2
 80214ae:	00db      	lsls	r3, r3, #3
 80214b0:	440b      	add	r3, r1
 80214b2:	681b      	ldr	r3, [r3, #0]
 80214b4:	2b00      	cmp	r3, #0
 80214b6:	d0eb      	beq.n	8021490 <vTaskSwitchContext+0x24>
 80214b8:	687a      	ldr	r2, [r7, #4]
 80214ba:	4613      	mov	r3, r2
 80214bc:	005b      	lsls	r3, r3, #1
 80214be:	4413      	add	r3, r2
 80214c0:	00db      	lsls	r3, r3, #3
 80214c2:	4a12      	ldr	r2, [pc, #72]	@ (802150c <vTaskSwitchContext+0xa0>)
 80214c4:	4413      	add	r3, r2
 80214c6:	603b      	str	r3, [r7, #0]
 80214c8:	683b      	ldr	r3, [r7, #0]
 80214ca:	685b      	ldr	r3, [r3, #4]
 80214cc:	689a      	ldr	r2, [r3, #8]
 80214ce:	683b      	ldr	r3, [r7, #0]
 80214d0:	605a      	str	r2, [r3, #4]
 80214d2:	683b      	ldr	r3, [r7, #0]
 80214d4:	685a      	ldr	r2, [r3, #4]
 80214d6:	683b      	ldr	r3, [r7, #0]
 80214d8:	3308      	adds	r3, #8
 80214da:	429a      	cmp	r2, r3
 80214dc:	d104      	bne.n	80214e8 <vTaskSwitchContext+0x7c>
 80214de:	683b      	ldr	r3, [r7, #0]
 80214e0:	685b      	ldr	r3, [r3, #4]
 80214e2:	689a      	ldr	r2, [r3, #8]
 80214e4:	683b      	ldr	r3, [r7, #0]
 80214e6:	605a      	str	r2, [r3, #4]
 80214e8:	683b      	ldr	r3, [r7, #0]
 80214ea:	685b      	ldr	r3, [r3, #4]
 80214ec:	691b      	ldr	r3, [r3, #16]
 80214ee:	4a08      	ldr	r2, [pc, #32]	@ (8021510 <vTaskSwitchContext+0xa4>)
 80214f0:	6013      	str	r3, [r2, #0]
 80214f2:	4a05      	ldr	r2, [pc, #20]	@ (8021508 <vTaskSwitchContext+0x9c>)
 80214f4:	687b      	ldr	r3, [r7, #4]
 80214f6:	6013      	str	r3, [r2, #0]
}
 80214f8:	bf00      	nop
 80214fa:	3708      	adds	r7, #8
 80214fc:	46bd      	mov	sp, r7
 80214fe:	bd80      	pop	{r7, pc}
 8021500:	20003114 	.word	0x20003114
 8021504:	200030f8 	.word	0x200030f8
 8021508:	200030e8 	.word	0x200030e8
 802150c:	20002b10 	.word	0x20002b10
 8021510:	20002b08 	.word	0x20002b08

08021514 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8021514:	b580      	push	{r7, lr}
 8021516:	b084      	sub	sp, #16
 8021518:	af00      	add	r7, sp, #0
 802151a:	60f8      	str	r0, [r7, #12]
 802151c:	e9c7 2300 	strd	r2, r3, [r7]
    configASSERT( pxEventList );
 8021520:	68fb      	ldr	r3, [r7, #12]
 8021522:	2b00      	cmp	r3, #0
 8021524:	d103      	bne.n	802152e <vTaskPlaceOnEventList+0x1a>
 8021526:	f001 fd37 	bl	8022f98 <ulSetInterruptMask>
 802152a:	bf00      	nop
 802152c:	e7fd      	b.n	802152a <vTaskPlaceOnEventList+0x16>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 802152e:	4b08      	ldr	r3, [pc, #32]	@ (8021550 <vTaskPlaceOnEventList+0x3c>)
 8021530:	681b      	ldr	r3, [r3, #0]
 8021532:	3320      	adds	r3, #32
 8021534:	4619      	mov	r1, r3
 8021536:	68f8      	ldr	r0, [r7, #12]
 8021538:	f7fe fb3a 	bl	801fbb0 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 802153c:	2201      	movs	r2, #1
 802153e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8021542:	f000 fe7b 	bl	802223c <prvAddCurrentTaskToDelayedList>
}
 8021546:	bf00      	nop
 8021548:	3710      	adds	r7, #16
 802154a:	46bd      	mov	sp, r7
 802154c:	bd80      	pop	{r7, pc}
 802154e:	bf00      	nop
 8021550:	20002b08 	.word	0x20002b08

08021554 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8021554:	b580      	push	{r7, lr}
 8021556:	b086      	sub	sp, #24
 8021558:	af00      	add	r7, sp, #0
 802155a:	60f8      	str	r0, [r7, #12]
 802155c:	e9c7 2300 	strd	r2, r3, [r7]
        configASSERT( pxEventList );
 8021560:	68fb      	ldr	r3, [r7, #12]
 8021562:	2b00      	cmp	r3, #0
 8021564:	d103      	bne.n	802156e <vTaskPlaceOnEventListRestricted+0x1a>
 8021566:	f001 fd17 	bl	8022f98 <ulSetInterruptMask>
 802156a:	bf00      	nop
 802156c:	e7fd      	b.n	802156a <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 802156e:	68fb      	ldr	r3, [r7, #12]
 8021570:	685b      	ldr	r3, [r3, #4]
 8021572:	617b      	str	r3, [r7, #20]
 8021574:	4b17      	ldr	r3, [pc, #92]	@ (80215d4 <vTaskPlaceOnEventListRestricted+0x80>)
 8021576:	681b      	ldr	r3, [r3, #0]
 8021578:	697a      	ldr	r2, [r7, #20]
 802157a:	629a      	str	r2, [r3, #40]	@ 0x28
 802157c:	4b15      	ldr	r3, [pc, #84]	@ (80215d4 <vTaskPlaceOnEventListRestricted+0x80>)
 802157e:	681b      	ldr	r3, [r3, #0]
 8021580:	697a      	ldr	r2, [r7, #20]
 8021582:	68d2      	ldr	r2, [r2, #12]
 8021584:	62da      	str	r2, [r3, #44]	@ 0x2c
 8021586:	4b13      	ldr	r3, [pc, #76]	@ (80215d4 <vTaskPlaceOnEventListRestricted+0x80>)
 8021588:	681a      	ldr	r2, [r3, #0]
 802158a:	697b      	ldr	r3, [r7, #20]
 802158c:	68db      	ldr	r3, [r3, #12]
 802158e:	3220      	adds	r2, #32
 8021590:	609a      	str	r2, [r3, #8]
 8021592:	4b10      	ldr	r3, [pc, #64]	@ (80215d4 <vTaskPlaceOnEventListRestricted+0x80>)
 8021594:	681b      	ldr	r3, [r3, #0]
 8021596:	f103 0220 	add.w	r2, r3, #32
 802159a:	697b      	ldr	r3, [r7, #20]
 802159c:	60da      	str	r2, [r3, #12]
 802159e:	4b0d      	ldr	r3, [pc, #52]	@ (80215d4 <vTaskPlaceOnEventListRestricted+0x80>)
 80215a0:	681b      	ldr	r3, [r3, #0]
 80215a2:	68fa      	ldr	r2, [r7, #12]
 80215a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80215a6:	68fb      	ldr	r3, [r7, #12]
 80215a8:	681b      	ldr	r3, [r3, #0]
 80215aa:	1c5a      	adds	r2, r3, #1
 80215ac:	68fb      	ldr	r3, [r7, #12]
 80215ae:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80215b0:	6a3b      	ldr	r3, [r7, #32]
 80215b2:	2b00      	cmp	r3, #0
 80215b4:	d005      	beq.n	80215c2 <vTaskPlaceOnEventListRestricted+0x6e>
        {
            xTicksToWait = portMAX_DELAY;
 80215b6:	f04f 32ff 	mov.w	r2, #4294967295
 80215ba:	f04f 0300 	mov.w	r3, #0
 80215be:	e9c7 2300 	strd	r2, r3, [r7]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80215c2:	6a3a      	ldr	r2, [r7, #32]
 80215c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80215c8:	f000 fe38 	bl	802223c <prvAddCurrentTaskToDelayedList>
    }
 80215cc:	bf00      	nop
 80215ce:	3718      	adds	r7, #24
 80215d0:	46bd      	mov	sp, r7
 80215d2:	bd80      	pop	{r7, pc}
 80215d4:	20002b08 	.word	0x20002b08

080215d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80215d8:	b580      	push	{r7, lr}
 80215da:	b088      	sub	sp, #32
 80215dc:	af00      	add	r7, sp, #0
 80215de:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80215e0:	687b      	ldr	r3, [r7, #4]
 80215e2:	691b      	ldr	r3, [r3, #16]
 80215e4:	691b      	ldr	r3, [r3, #16]
 80215e6:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 80215e8:	69bb      	ldr	r3, [r7, #24]
 80215ea:	2b00      	cmp	r3, #0
 80215ec:	d103      	bne.n	80215f6 <xTaskRemoveFromEventList+0x1e>
 80215ee:	f001 fcd3 	bl	8022f98 <ulSetInterruptMask>
 80215f2:	bf00      	nop
 80215f4:	e7fd      	b.n	80215f2 <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80215f6:	69bb      	ldr	r3, [r7, #24]
 80215f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80215fa:	617b      	str	r3, [r7, #20]
 80215fc:	69bb      	ldr	r3, [r7, #24]
 80215fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021600:	69ba      	ldr	r2, [r7, #24]
 8021602:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8021604:	60da      	str	r2, [r3, #12]
 8021606:	69bb      	ldr	r3, [r7, #24]
 8021608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802160a:	69ba      	ldr	r2, [r7, #24]
 802160c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 802160e:	609a      	str	r2, [r3, #8]
 8021610:	697b      	ldr	r3, [r7, #20]
 8021612:	685a      	ldr	r2, [r3, #4]
 8021614:	69bb      	ldr	r3, [r7, #24]
 8021616:	3320      	adds	r3, #32
 8021618:	429a      	cmp	r2, r3
 802161a:	d103      	bne.n	8021624 <xTaskRemoveFromEventList+0x4c>
 802161c:	69bb      	ldr	r3, [r7, #24]
 802161e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8021620:	697b      	ldr	r3, [r7, #20]
 8021622:	605a      	str	r2, [r3, #4]
 8021624:	69bb      	ldr	r3, [r7, #24]
 8021626:	2200      	movs	r2, #0
 8021628:	635a      	str	r2, [r3, #52]	@ 0x34
 802162a:	697b      	ldr	r3, [r7, #20]
 802162c:	681b      	ldr	r3, [r3, #0]
 802162e:	1e5a      	subs	r2, r3, #1
 8021630:	697b      	ldr	r3, [r7, #20]
 8021632:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8021634:	4b4b      	ldr	r3, [pc, #300]	@ (8021764 <xTaskRemoveFromEventList+0x18c>)
 8021636:	681b      	ldr	r3, [r3, #0]
 8021638:	2b00      	cmp	r3, #0
 802163a:	d162      	bne.n	8021702 <xTaskRemoveFromEventList+0x12a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 802163c:	69bb      	ldr	r3, [r7, #24]
 802163e:	69db      	ldr	r3, [r3, #28]
 8021640:	60fb      	str	r3, [r7, #12]
 8021642:	69bb      	ldr	r3, [r7, #24]
 8021644:	691b      	ldr	r3, [r3, #16]
 8021646:	69ba      	ldr	r2, [r7, #24]
 8021648:	6952      	ldr	r2, [r2, #20]
 802164a:	60da      	str	r2, [r3, #12]
 802164c:	69bb      	ldr	r3, [r7, #24]
 802164e:	695b      	ldr	r3, [r3, #20]
 8021650:	69ba      	ldr	r2, [r7, #24]
 8021652:	6912      	ldr	r2, [r2, #16]
 8021654:	609a      	str	r2, [r3, #8]
 8021656:	68fb      	ldr	r3, [r7, #12]
 8021658:	685a      	ldr	r2, [r3, #4]
 802165a:	69bb      	ldr	r3, [r7, #24]
 802165c:	3308      	adds	r3, #8
 802165e:	429a      	cmp	r2, r3
 8021660:	d103      	bne.n	802166a <xTaskRemoveFromEventList+0x92>
 8021662:	69bb      	ldr	r3, [r7, #24]
 8021664:	695a      	ldr	r2, [r3, #20]
 8021666:	68fb      	ldr	r3, [r7, #12]
 8021668:	605a      	str	r2, [r3, #4]
 802166a:	69bb      	ldr	r3, [r7, #24]
 802166c:	2200      	movs	r2, #0
 802166e:	61da      	str	r2, [r3, #28]
 8021670:	68fb      	ldr	r3, [r7, #12]
 8021672:	681b      	ldr	r3, [r3, #0]
 8021674:	1e5a      	subs	r2, r3, #1
 8021676:	68fb      	ldr	r3, [r7, #12]
 8021678:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 802167a:	69bb      	ldr	r3, [r7, #24]
 802167c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 802167e:	4b3a      	ldr	r3, [pc, #232]	@ (8021768 <xTaskRemoveFromEventList+0x190>)
 8021680:	681b      	ldr	r3, [r3, #0]
 8021682:	429a      	cmp	r2, r3
 8021684:	d903      	bls.n	802168e <xTaskRemoveFromEventList+0xb6>
 8021686:	69bb      	ldr	r3, [r7, #24]
 8021688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802168a:	4a37      	ldr	r2, [pc, #220]	@ (8021768 <xTaskRemoveFromEventList+0x190>)
 802168c:	6013      	str	r3, [r2, #0]
 802168e:	69bb      	ldr	r3, [r7, #24]
 8021690:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021692:	4936      	ldr	r1, [pc, #216]	@ (802176c <xTaskRemoveFromEventList+0x194>)
 8021694:	4613      	mov	r3, r2
 8021696:	005b      	lsls	r3, r3, #1
 8021698:	4413      	add	r3, r2
 802169a:	00db      	lsls	r3, r3, #3
 802169c:	440b      	add	r3, r1
 802169e:	3304      	adds	r3, #4
 80216a0:	681b      	ldr	r3, [r3, #0]
 80216a2:	60bb      	str	r3, [r7, #8]
 80216a4:	69bb      	ldr	r3, [r7, #24]
 80216a6:	68ba      	ldr	r2, [r7, #8]
 80216a8:	611a      	str	r2, [r3, #16]
 80216aa:	68bb      	ldr	r3, [r7, #8]
 80216ac:	68da      	ldr	r2, [r3, #12]
 80216ae:	69bb      	ldr	r3, [r7, #24]
 80216b0:	615a      	str	r2, [r3, #20]
 80216b2:	68bb      	ldr	r3, [r7, #8]
 80216b4:	68db      	ldr	r3, [r3, #12]
 80216b6:	69ba      	ldr	r2, [r7, #24]
 80216b8:	3208      	adds	r2, #8
 80216ba:	609a      	str	r2, [r3, #8]
 80216bc:	69bb      	ldr	r3, [r7, #24]
 80216be:	f103 0208 	add.w	r2, r3, #8
 80216c2:	68bb      	ldr	r3, [r7, #8]
 80216c4:	60da      	str	r2, [r3, #12]
 80216c6:	69bb      	ldr	r3, [r7, #24]
 80216c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80216ca:	4613      	mov	r3, r2
 80216cc:	005b      	lsls	r3, r3, #1
 80216ce:	4413      	add	r3, r2
 80216d0:	00db      	lsls	r3, r3, #3
 80216d2:	4a26      	ldr	r2, [pc, #152]	@ (802176c <xTaskRemoveFromEventList+0x194>)
 80216d4:	441a      	add	r2, r3
 80216d6:	69bb      	ldr	r3, [r7, #24]
 80216d8:	61da      	str	r2, [r3, #28]
 80216da:	69bb      	ldr	r3, [r7, #24]
 80216dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80216de:	4923      	ldr	r1, [pc, #140]	@ (802176c <xTaskRemoveFromEventList+0x194>)
 80216e0:	4613      	mov	r3, r2
 80216e2:	005b      	lsls	r3, r3, #1
 80216e4:	4413      	add	r3, r2
 80216e6:	00db      	lsls	r3, r3, #3
 80216e8:	440b      	add	r3, r1
 80216ea:	681b      	ldr	r3, [r3, #0]
 80216ec:	1c59      	adds	r1, r3, #1
 80216ee:	481f      	ldr	r0, [pc, #124]	@ (802176c <xTaskRemoveFromEventList+0x194>)
 80216f0:	4613      	mov	r3, r2
 80216f2:	005b      	lsls	r3, r3, #1
 80216f4:	4413      	add	r3, r2
 80216f6:	00db      	lsls	r3, r3, #3
 80216f8:	4403      	add	r3, r0
 80216fa:	6019      	str	r1, [r3, #0]
             * normally left unchanged, because it is automatically reset to a new
             * value when the tick count equals xNextTaskUnblockTime.  However if
             * tickless idling is used it might be more important to enter sleep mode
             * at the earliest possible time - so reset xNextTaskUnblockTime here to
             * ensure it is updated at the earliest possible time. */
            prvResetNextTaskUnblockTime();
 80216fc:	f000 f9e6 	bl	8021acc <prvResetNextTaskUnblockTime>
 8021700:	e01b      	b.n	802173a <xTaskRemoveFromEventList+0x162>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8021702:	4b1b      	ldr	r3, [pc, #108]	@ (8021770 <xTaskRemoveFromEventList+0x198>)
 8021704:	685b      	ldr	r3, [r3, #4]
 8021706:	613b      	str	r3, [r7, #16]
 8021708:	69bb      	ldr	r3, [r7, #24]
 802170a:	693a      	ldr	r2, [r7, #16]
 802170c:	629a      	str	r2, [r3, #40]	@ 0x28
 802170e:	693b      	ldr	r3, [r7, #16]
 8021710:	68da      	ldr	r2, [r3, #12]
 8021712:	69bb      	ldr	r3, [r7, #24]
 8021714:	62da      	str	r2, [r3, #44]	@ 0x2c
 8021716:	693b      	ldr	r3, [r7, #16]
 8021718:	68db      	ldr	r3, [r3, #12]
 802171a:	69ba      	ldr	r2, [r7, #24]
 802171c:	3220      	adds	r2, #32
 802171e:	609a      	str	r2, [r3, #8]
 8021720:	69bb      	ldr	r3, [r7, #24]
 8021722:	f103 0220 	add.w	r2, r3, #32
 8021726:	693b      	ldr	r3, [r7, #16]
 8021728:	60da      	str	r2, [r3, #12]
 802172a:	69bb      	ldr	r3, [r7, #24]
 802172c:	4a10      	ldr	r2, [pc, #64]	@ (8021770 <xTaskRemoveFromEventList+0x198>)
 802172e:	635a      	str	r2, [r3, #52]	@ 0x34
 8021730:	4b0f      	ldr	r3, [pc, #60]	@ (8021770 <xTaskRemoveFromEventList+0x198>)
 8021732:	681b      	ldr	r3, [r3, #0]
 8021734:	3301      	adds	r3, #1
 8021736:	4a0e      	ldr	r2, [pc, #56]	@ (8021770 <xTaskRemoveFromEventList+0x198>)
 8021738:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 802173a:	69bb      	ldr	r3, [r7, #24]
 802173c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 802173e:	4b0d      	ldr	r3, [pc, #52]	@ (8021774 <xTaskRemoveFromEventList+0x19c>)
 8021740:	681b      	ldr	r3, [r3, #0]
 8021742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021744:	429a      	cmp	r2, r3
 8021746:	d905      	bls.n	8021754 <xTaskRemoveFromEventList+0x17c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8021748:	2301      	movs	r3, #1
 802174a:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 802174c:	4b0a      	ldr	r3, [pc, #40]	@ (8021778 <xTaskRemoveFromEventList+0x1a0>)
 802174e:	2201      	movs	r2, #1
 8021750:	601a      	str	r2, [r3, #0]
 8021752:	e001      	b.n	8021758 <xTaskRemoveFromEventList+0x180>
    }
    else
    {
        xReturn = pdFALSE;
 8021754:	2300      	movs	r3, #0
 8021756:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8021758:	69fb      	ldr	r3, [r7, #28]
}
 802175a:	4618      	mov	r0, r3
 802175c:	3720      	adds	r7, #32
 802175e:	46bd      	mov	sp, r7
 8021760:	bd80      	pop	{r7, pc}
 8021762:	bf00      	nop
 8021764:	20003114 	.word	0x20003114
 8021768:	200030e8 	.word	0x200030e8
 802176c:	20002b10 	.word	0x20002b10
 8021770:	20003088 	.word	0x20003088
 8021774:	20002b08 	.word	0x20002b08
 8021778:	200030f8 	.word	0x200030f8

0802177c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 802177c:	b480      	push	{r7}
 802177e:	b083      	sub	sp, #12
 8021780:	af00      	add	r7, sp, #0
 8021782:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8021784:	4b07      	ldr	r3, [pc, #28]	@ (80217a4 <vTaskInternalSetTimeOutState+0x28>)
 8021786:	681a      	ldr	r2, [r3, #0]
 8021788:	687b      	ldr	r3, [r7, #4]
 802178a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 802178c:	4b06      	ldr	r3, [pc, #24]	@ (80217a8 <vTaskInternalSetTimeOutState+0x2c>)
 802178e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021792:	6879      	ldr	r1, [r7, #4]
 8021794:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8021798:	bf00      	nop
 802179a:	370c      	adds	r7, #12
 802179c:	46bd      	mov	sp, r7
 802179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80217a2:	4770      	bx	lr
 80217a4:	200030fc 	.word	0x200030fc
 80217a8:	200030e0 	.word	0x200030e0

080217ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80217ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80217b0:	b088      	sub	sp, #32
 80217b2:	af00      	add	r7, sp, #0
 80217b4:	6078      	str	r0, [r7, #4]
 80217b6:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80217b8:	687b      	ldr	r3, [r7, #4]
 80217ba:	2b00      	cmp	r3, #0
 80217bc:	d103      	bne.n	80217c6 <xTaskCheckForTimeOut+0x1a>
 80217be:	f001 fbeb 	bl	8022f98 <ulSetInterruptMask>
 80217c2:	bf00      	nop
 80217c4:	e7fd      	b.n	80217c2 <xTaskCheckForTimeOut+0x16>
    configASSERT( pxTicksToWait );
 80217c6:	683b      	ldr	r3, [r7, #0]
 80217c8:	2b00      	cmp	r3, #0
 80217ca:	d103      	bne.n	80217d4 <xTaskCheckForTimeOut+0x28>
 80217cc:	f001 fbe4 	bl	8022f98 <ulSetInterruptMask>
 80217d0:	bf00      	nop
 80217d2:	e7fd      	b.n	80217d0 <xTaskCheckForTimeOut+0x24>

    taskENTER_CRITICAL();
 80217d4:	f001 fa4c 	bl	8022c70 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80217d8:	4b2e      	ldr	r3, [pc, #184]	@ (8021894 <xTaskCheckForTimeOut+0xe8>)
 80217da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80217de:	e9c7 2304 	strd	r2, r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80217e2:	687b      	ldr	r3, [r7, #4]
 80217e4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80217e8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80217ec:	ebb0 0802 	subs.w	r8, r0, r2
 80217f0:	eb61 0903 	sbc.w	r9, r1, r3
 80217f4:	e9c7 8902 	strd	r8, r9, [r7, #8]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80217f8:	683b      	ldr	r3, [r7, #0]
 80217fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80217fe:	1c51      	adds	r1, r2, #1
 8021800:	430b      	orrs	r3, r1
 8021802:	d102      	bne.n	802180a <xTaskCheckForTimeOut+0x5e>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8021804:	2300      	movs	r3, #0
 8021806:	61fb      	str	r3, [r7, #28]
 8021808:	e03b      	b.n	8021882 <xTaskCheckForTimeOut+0xd6>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 802180a:	687b      	ldr	r3, [r7, #4]
 802180c:	681a      	ldr	r2, [r3, #0]
 802180e:	4b22      	ldr	r3, [pc, #136]	@ (8021898 <xTaskCheckForTimeOut+0xec>)
 8021810:	681b      	ldr	r3, [r3, #0]
 8021812:	429a      	cmp	r2, r3
 8021814:	d012      	beq.n	802183c <xTaskCheckForTimeOut+0x90>
 8021816:	687b      	ldr	r3, [r7, #4]
 8021818:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 802181c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8021820:	4290      	cmp	r0, r2
 8021822:	eb71 0303 	sbcs.w	r3, r1, r3
 8021826:	d309      	bcc.n	802183c <xTaskCheckForTimeOut+0x90>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8021828:	2301      	movs	r3, #1
 802182a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 802182c:	6839      	ldr	r1, [r7, #0]
 802182e:	f04f 0200 	mov.w	r2, #0
 8021832:	f04f 0300 	mov.w	r3, #0
 8021836:	e9c1 2300 	strd	r2, r3, [r1]
 802183a:	e022      	b.n	8021882 <xTaskCheckForTimeOut+0xd6>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 802183c:	683b      	ldr	r3, [r7, #0]
 802183e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021842:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8021846:	4290      	cmp	r0, r2
 8021848:	eb71 0303 	sbcs.w	r3, r1, r3
 802184c:	d210      	bcs.n	8021870 <xTaskCheckForTimeOut+0xc4>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 802184e:	683b      	ldr	r3, [r7, #0]
 8021850:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021854:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8021858:	1a84      	subs	r4, r0, r2
 802185a:	eb61 0503 	sbc.w	r5, r1, r3
 802185e:	683b      	ldr	r3, [r7, #0]
 8021860:	e9c3 4500 	strd	r4, r5, [r3]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8021864:	6878      	ldr	r0, [r7, #4]
 8021866:	f7ff ff89 	bl	802177c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 802186a:	2300      	movs	r3, #0
 802186c:	61fb      	str	r3, [r7, #28]
 802186e:	e008      	b.n	8021882 <xTaskCheckForTimeOut+0xd6>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8021870:	6839      	ldr	r1, [r7, #0]
 8021872:	f04f 0200 	mov.w	r2, #0
 8021876:	f04f 0300 	mov.w	r3, #0
 802187a:	e9c1 2300 	strd	r2, r3, [r1]
            xReturn = pdTRUE;
 802187e:	2301      	movs	r3, #1
 8021880:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8021882:	f001 fa07 	bl	8022c94 <vPortExitCritical>

    return xReturn;
 8021886:	69fb      	ldr	r3, [r7, #28]
}
 8021888:	4618      	mov	r0, r3
 802188a:	3720      	adds	r7, #32
 802188c:	46bd      	mov	sp, r7
 802188e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8021892:	bf00      	nop
 8021894:	200030e0 	.word	0x200030e0
 8021898:	200030fc 	.word	0x200030fc

0802189c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 802189c:	b480      	push	{r7}
 802189e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80218a0:	4b03      	ldr	r3, [pc, #12]	@ (80218b0 <vTaskMissedYield+0x14>)
 80218a2:	2201      	movs	r2, #1
 80218a4:	601a      	str	r2, [r3, #0]
}
 80218a6:	bf00      	nop
 80218a8:	46bd      	mov	sp, r7
 80218aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80218ae:	4770      	bx	lr
 80218b0:	200030f8 	.word	0x200030f8

080218b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80218b4:	b580      	push	{r7, lr}
 80218b6:	b084      	sub	sp, #16
 80218b8:	af00      	add	r7, sp, #0
 80218ba:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80218bc:	f000 f8b0 	bl	8021a20 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80218c0:	4b18      	ldr	r3, [pc, #96]	@ (8021924 <prvIdleTask+0x70>)
 80218c2:	681b      	ldr	r3, [r3, #0]
 80218c4:	2b01      	cmp	r3, #1
 80218c6:	d901      	bls.n	80218cc <prvIdleTask+0x18>
            {
                taskYIELD();
 80218c8:	f001 f9c0 	bl	8022c4c <vPortYield>
            /* It is not desirable to suspend then resume the scheduler on
             * each iteration of the idle task.  Therefore, a preliminary
             * test of the expected idle time is performed without the
             * scheduler suspended.  The result here is not necessarily
             * valid. */
            xExpectedIdleTime = prvGetExpectedIdleTime();
 80218cc:	f7ff fa8a 	bl	8020de4 <prvGetExpectedIdleTime>
 80218d0:	e9c7 0102 	strd	r0, r1, [r7, #8]

            if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80218d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80218d8:	2a02      	cmp	r2, #2
 80218da:	f173 0300 	sbcs.w	r3, r3, #0
 80218de:	d3ed      	bcc.n	80218bc <prvIdleTask+0x8>
            {
                vTaskSuspendAll();
 80218e0:	f7ff fa72 	bl	8020dc8 <vTaskSuspendAll>
                {
                    /* Now the scheduler is suspended, the expected idle
                     * time can be sampled again, and this time its value can
                     * be used. */
                    configASSERT( xNextTaskUnblockTime >= xTickCount );
 80218e4:	4b10      	ldr	r3, [pc, #64]	@ (8021928 <prvIdleTask+0x74>)
 80218e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80218ea:	4b10      	ldr	r3, [pc, #64]	@ (802192c <prvIdleTask+0x78>)
 80218ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80218f0:	4290      	cmp	r0, r2
 80218f2:	eb71 0303 	sbcs.w	r3, r1, r3
 80218f6:	d203      	bcs.n	8021900 <prvIdleTask+0x4c>
 80218f8:	f001 fb4e 	bl	8022f98 <ulSetInterruptMask>
 80218fc:	bf00      	nop
 80218fe:	e7fd      	b.n	80218fc <prvIdleTask+0x48>
                    xExpectedIdleTime = prvGetExpectedIdleTime();
 8021900:	f7ff fa70 	bl	8020de4 <prvGetExpectedIdleTime>
 8021904:	e9c7 0102 	strd	r0, r1, [r7, #8]
                    /* Define the following macro to set xExpectedIdleTime to 0
                     * if the application does not want
                     * portSUPPRESS_TICKS_AND_SLEEP() to be called. */
                    configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

                    if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8021908:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802190c:	2a02      	cmp	r2, #2
 802190e:	f173 0300 	sbcs.w	r3, r3, #0
 8021912:	d303      	bcc.n	802191c <prvIdleTask+0x68>
                    {
                        traceLOW_POWER_IDLE_BEGIN();
                        portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8021914:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8021918:	f001 f838 	bl	802298c <vPortSuppressTicksAndSleep>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                ( void ) xTaskResumeAll();
 802191c:	f7ff faac 	bl	8020e78 <xTaskResumeAll>
        prvCheckTasksWaitingTermination();
 8021920:	e7cc      	b.n	80218bc <prvIdleTask+0x8>
 8021922:	bf00      	nop
 8021924:	20002b10 	.word	0x20002b10
 8021928:	20003108 	.word	0x20003108
 802192c:	200030e0 	.word	0x200030e0

08021930 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    eSleepModeStatus eTaskConfirmSleepModeStatus( void )
    {
 8021930:	b480      	push	{r7}
 8021932:	b083      	sub	sp, #12
 8021934:	af00      	add	r7, sp, #0
        #if ( INCLUDE_vTaskSuspend == 1 )
            /* The idle task exists in addition to the application tasks. */
            const UBaseType_t uxNonApplicationTasks = 1;
 8021936:	2301      	movs	r3, #1
 8021938:	603b      	str	r3, [r7, #0]
        #endif /* INCLUDE_vTaskSuspend */

        eSleepModeStatus eReturn = eStandardSleep;
 802193a:	2301      	movs	r3, #1
 802193c:	71fb      	strb	r3, [r7, #7]

        /* This function must be called from a critical section. */

        if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 802193e:	4b13      	ldr	r3, [pc, #76]	@ (802198c <eTaskConfirmSleepModeStatus+0x5c>)
 8021940:	681b      	ldr	r3, [r3, #0]
 8021942:	2b00      	cmp	r3, #0
 8021944:	d002      	beq.n	802194c <eTaskConfirmSleepModeStatus+0x1c>
        {
            /* A task was made ready while the scheduler was suspended. */
            eReturn = eAbortSleep;
 8021946:	2300      	movs	r3, #0
 8021948:	71fb      	strb	r3, [r7, #7]
 802194a:	e018      	b.n	802197e <eTaskConfirmSleepModeStatus+0x4e>
        }
        else if( xYieldPending != pdFALSE )
 802194c:	4b10      	ldr	r3, [pc, #64]	@ (8021990 <eTaskConfirmSleepModeStatus+0x60>)
 802194e:	681b      	ldr	r3, [r3, #0]
 8021950:	2b00      	cmp	r3, #0
 8021952:	d002      	beq.n	802195a <eTaskConfirmSleepModeStatus+0x2a>
        {
            /* A yield was pended while the scheduler was suspended. */
            eReturn = eAbortSleep;
 8021954:	2300      	movs	r3, #0
 8021956:	71fb      	strb	r3, [r7, #7]
 8021958:	e011      	b.n	802197e <eTaskConfirmSleepModeStatus+0x4e>
        }
        else if( xPendedTicks != 0 )
 802195a:	4b0e      	ldr	r3, [pc, #56]	@ (8021994 <eTaskConfirmSleepModeStatus+0x64>)
 802195c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021960:	4313      	orrs	r3, r2
 8021962:	d002      	beq.n	802196a <eTaskConfirmSleepModeStatus+0x3a>
        {
            /* A tick interrupt has already occurred but was held pending
             * because the scheduler is suspended. */
            eReturn = eAbortSleep;
 8021964:	2300      	movs	r3, #0
 8021966:	71fb      	strb	r3, [r7, #7]
 8021968:	e009      	b.n	802197e <eTaskConfirmSleepModeStatus+0x4e>
        }

        #if ( INCLUDE_vTaskSuspend == 1 )
            else if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 802196a:	4b0b      	ldr	r3, [pc, #44]	@ (8021998 <eTaskConfirmSleepModeStatus+0x68>)
 802196c:	681a      	ldr	r2, [r3, #0]
 802196e:	4b0b      	ldr	r3, [pc, #44]	@ (802199c <eTaskConfirmSleepModeStatus+0x6c>)
 8021970:	6819      	ldr	r1, [r3, #0]
 8021972:	683b      	ldr	r3, [r7, #0]
 8021974:	1acb      	subs	r3, r1, r3
 8021976:	429a      	cmp	r2, r3
 8021978:	d101      	bne.n	802197e <eTaskConfirmSleepModeStatus+0x4e>
            {
                /* If all the tasks are in the suspended list (which might mean they
                 * have an infinite block time rather than actually being suspended)
                 * then it is safe to turn all clocks off and just wait for external
                 * interrupts. */
                eReturn = eNoTasksWaitingTimeout;
 802197a:	2302      	movs	r3, #2
 802197c:	71fb      	strb	r3, [r7, #7]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return eReturn;
 802197e:	79fb      	ldrb	r3, [r7, #7]
    }
 8021980:	4618      	mov	r0, r3
 8021982:	370c      	adds	r7, #12
 8021984:	46bd      	mov	sp, r7
 8021986:	f85d 7b04 	ldr.w	r7, [sp], #4
 802198a:	4770      	bx	lr
 802198c:	20003088 	.word	0x20003088
 8021990:	200030f8 	.word	0x200030f8
 8021994:	200030f0 	.word	0x200030f0
 8021998:	200030c0 	.word	0x200030c0
 802199c:	200030d8 	.word	0x200030d8

080219a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80219a0:	b580      	push	{r7, lr}
 80219a2:	b082      	sub	sp, #8
 80219a4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80219a6:	2300      	movs	r3, #0
 80219a8:	607b      	str	r3, [r7, #4]
 80219aa:	e00c      	b.n	80219c6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80219ac:	687a      	ldr	r2, [r7, #4]
 80219ae:	4613      	mov	r3, r2
 80219b0:	005b      	lsls	r3, r3, #1
 80219b2:	4413      	add	r3, r2
 80219b4:	00db      	lsls	r3, r3, #3
 80219b6:	4a12      	ldr	r2, [pc, #72]	@ (8021a00 <prvInitialiseTaskLists+0x60>)
 80219b8:	4413      	add	r3, r2
 80219ba:	4618      	mov	r0, r3
 80219bc:	f7fe f8a4 	bl	801fb08 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80219c0:	687b      	ldr	r3, [r7, #4]
 80219c2:	3301      	adds	r3, #1
 80219c4:	607b      	str	r3, [r7, #4]
 80219c6:	687b      	ldr	r3, [r7, #4]
 80219c8:	2b37      	cmp	r3, #55	@ 0x37
 80219ca:	d9ef      	bls.n	80219ac <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80219cc:	480d      	ldr	r0, [pc, #52]	@ (8021a04 <prvInitialiseTaskLists+0x64>)
 80219ce:	f7fe f89b 	bl	801fb08 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80219d2:	480d      	ldr	r0, [pc, #52]	@ (8021a08 <prvInitialiseTaskLists+0x68>)
 80219d4:	f7fe f898 	bl	801fb08 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80219d8:	480c      	ldr	r0, [pc, #48]	@ (8021a0c <prvInitialiseTaskLists+0x6c>)
 80219da:	f7fe f895 	bl	801fb08 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80219de:	480c      	ldr	r0, [pc, #48]	@ (8021a10 <prvInitialiseTaskLists+0x70>)
 80219e0:	f7fe f892 	bl	801fb08 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80219e4:	480b      	ldr	r0, [pc, #44]	@ (8021a14 <prvInitialiseTaskLists+0x74>)
 80219e6:	f7fe f88f 	bl	801fb08 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80219ea:	4b0b      	ldr	r3, [pc, #44]	@ (8021a18 <prvInitialiseTaskLists+0x78>)
 80219ec:	4a05      	ldr	r2, [pc, #20]	@ (8021a04 <prvInitialiseTaskLists+0x64>)
 80219ee:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80219f0:	4b0a      	ldr	r3, [pc, #40]	@ (8021a1c <prvInitialiseTaskLists+0x7c>)
 80219f2:	4a05      	ldr	r2, [pc, #20]	@ (8021a08 <prvInitialiseTaskLists+0x68>)
 80219f4:	601a      	str	r2, [r3, #0]
}
 80219f6:	bf00      	nop
 80219f8:	3708      	adds	r7, #8
 80219fa:	46bd      	mov	sp, r7
 80219fc:	bd80      	pop	{r7, pc}
 80219fe:	bf00      	nop
 8021a00:	20002b10 	.word	0x20002b10
 8021a04:	20003050 	.word	0x20003050
 8021a08:	20003068 	.word	0x20003068
 8021a0c:	20003088 	.word	0x20003088
 8021a10:	200030a0 	.word	0x200030a0
 8021a14:	200030c0 	.word	0x200030c0
 8021a18:	20003080 	.word	0x20003080
 8021a1c:	20003084 	.word	0x20003084

08021a20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8021a20:	b580      	push	{r7, lr}
 8021a22:	b082      	sub	sp, #8
 8021a24:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8021a26:	e019      	b.n	8021a5c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8021a28:	f001 f922 	bl	8022c70 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8021a2c:	4b10      	ldr	r3, [pc, #64]	@ (8021a70 <prvCheckTasksWaitingTermination+0x50>)
 8021a2e:	691b      	ldr	r3, [r3, #16]
 8021a30:	691b      	ldr	r3, [r3, #16]
 8021a32:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8021a34:	687b      	ldr	r3, [r7, #4]
 8021a36:	3308      	adds	r3, #8
 8021a38:	4618      	mov	r0, r3
 8021a3a:	f7fe f8f9 	bl	801fc30 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8021a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8021a74 <prvCheckTasksWaitingTermination+0x54>)
 8021a40:	681b      	ldr	r3, [r3, #0]
 8021a42:	3b01      	subs	r3, #1
 8021a44:	4a0b      	ldr	r2, [pc, #44]	@ (8021a74 <prvCheckTasksWaitingTermination+0x54>)
 8021a46:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8021a48:	4b0b      	ldr	r3, [pc, #44]	@ (8021a78 <prvCheckTasksWaitingTermination+0x58>)
 8021a4a:	681b      	ldr	r3, [r3, #0]
 8021a4c:	3b01      	subs	r3, #1
 8021a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8021a78 <prvCheckTasksWaitingTermination+0x58>)
 8021a50:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8021a52:	f001 f91f 	bl	8022c94 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8021a56:	6878      	ldr	r0, [r7, #4]
 8021a58:	f000 f810 	bl	8021a7c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8021a5c:	4b06      	ldr	r3, [pc, #24]	@ (8021a78 <prvCheckTasksWaitingTermination+0x58>)
 8021a5e:	681b      	ldr	r3, [r3, #0]
 8021a60:	2b00      	cmp	r3, #0
 8021a62:	d1e1      	bne.n	8021a28 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8021a64:	bf00      	nop
 8021a66:	bf00      	nop
 8021a68:	3708      	adds	r7, #8
 8021a6a:	46bd      	mov	sp, r7
 8021a6c:	bd80      	pop	{r7, pc}
 8021a6e:	bf00      	nop
 8021a70:	200030a0 	.word	0x200030a0
 8021a74:	200030d8 	.word	0x200030d8
 8021a78:	200030b8 	.word	0x200030b8

08021a7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8021a7c:	b580      	push	{r7, lr}
 8021a7e:	b082      	sub	sp, #8
 8021a80:	af00      	add	r7, sp, #0
 8021a82:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8021a84:	687b      	ldr	r3, [r7, #4]
 8021a86:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8021a8a:	2b00      	cmp	r3, #0
 8021a8c:	d108      	bne.n	8021aa0 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8021a8e:	687b      	ldr	r3, [r7, #4]
 8021a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8021a92:	4618      	mov	r0, r3
 8021a94:	f001 fb3a 	bl	802310c <vPortFree>
                vPortFree( pxTCB );
 8021a98:	6878      	ldr	r0, [r7, #4]
 8021a9a:	f001 fb37 	bl	802310c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8021a9e:	e011      	b.n	8021ac4 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8021aa0:	687b      	ldr	r3, [r7, #4]
 8021aa2:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8021aa6:	2b01      	cmp	r3, #1
 8021aa8:	d103      	bne.n	8021ab2 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8021aaa:	6878      	ldr	r0, [r7, #4]
 8021aac:	f001 fb2e 	bl	802310c <vPortFree>
    }
 8021ab0:	e008      	b.n	8021ac4 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8021ab2:	687b      	ldr	r3, [r7, #4]
 8021ab4:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8021ab8:	2b02      	cmp	r3, #2
 8021aba:	d003      	beq.n	8021ac4 <prvDeleteTCB+0x48>
 8021abc:	f001 fa6c 	bl	8022f98 <ulSetInterruptMask>
 8021ac0:	bf00      	nop
 8021ac2:	e7fd      	b.n	8021ac0 <prvDeleteTCB+0x44>
    }
 8021ac4:	bf00      	nop
 8021ac6:	3708      	adds	r7, #8
 8021ac8:	46bd      	mov	sp, r7
 8021aca:	bd80      	pop	{r7, pc}

08021acc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8021acc:	b480      	push	{r7}
 8021ace:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8021ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8021b04 <prvResetNextTaskUnblockTime+0x38>)
 8021ad2:	681b      	ldr	r3, [r3, #0]
 8021ad4:	681b      	ldr	r3, [r3, #0]
 8021ad6:	2b00      	cmp	r3, #0
 8021ad8:	d107      	bne.n	8021aea <prvResetNextTaskUnblockTime+0x1e>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8021ada:	490b      	ldr	r1, [pc, #44]	@ (8021b08 <prvResetNextTaskUnblockTime+0x3c>)
 8021adc:	f04f 32ff 	mov.w	r2, #4294967295
 8021ae0:	f04f 0300 	mov.w	r3, #0
 8021ae4:	e9c1 2300 	strd	r2, r3, [r1]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8021ae8:	e007      	b.n	8021afa <prvResetNextTaskUnblockTime+0x2e>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8021aea:	4b06      	ldr	r3, [pc, #24]	@ (8021b04 <prvResetNextTaskUnblockTime+0x38>)
 8021aec:	681b      	ldr	r3, [r3, #0]
 8021aee:	691b      	ldr	r3, [r3, #16]
 8021af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021af4:	4904      	ldr	r1, [pc, #16]	@ (8021b08 <prvResetNextTaskUnblockTime+0x3c>)
 8021af6:	e9c1 2300 	strd	r2, r3, [r1]
}
 8021afa:	bf00      	nop
 8021afc:	46bd      	mov	sp, r7
 8021afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021b02:	4770      	bx	lr
 8021b04:	20003080 	.word	0x20003080
 8021b08:	20003108 	.word	0x20003108

08021b0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8021b0c:	b480      	push	{r7}
 8021b0e:	b083      	sub	sp, #12
 8021b10:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8021b12:	4b0b      	ldr	r3, [pc, #44]	@ (8021b40 <xTaskGetSchedulerState+0x34>)
 8021b14:	681b      	ldr	r3, [r3, #0]
 8021b16:	2b00      	cmp	r3, #0
 8021b18:	d102      	bne.n	8021b20 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8021b1a:	2301      	movs	r3, #1
 8021b1c:	607b      	str	r3, [r7, #4]
 8021b1e:	e008      	b.n	8021b32 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8021b20:	4b08      	ldr	r3, [pc, #32]	@ (8021b44 <xTaskGetSchedulerState+0x38>)
 8021b22:	681b      	ldr	r3, [r3, #0]
 8021b24:	2b00      	cmp	r3, #0
 8021b26:	d102      	bne.n	8021b2e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8021b28:	2302      	movs	r3, #2
 8021b2a:	607b      	str	r3, [r7, #4]
 8021b2c:	e001      	b.n	8021b32 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8021b2e:	2300      	movs	r3, #0
 8021b30:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8021b32:	687b      	ldr	r3, [r7, #4]
    }
 8021b34:	4618      	mov	r0, r3
 8021b36:	370c      	adds	r7, #12
 8021b38:	46bd      	mov	sp, r7
 8021b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021b3e:	4770      	bx	lr
 8021b40:	200030ec 	.word	0x200030ec
 8021b44:	20003114 	.word	0x20003114

08021b48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8021b48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8021b4c:	b086      	sub	sp, #24
 8021b4e:	af00      	add	r7, sp, #0
 8021b50:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8021b52:	687b      	ldr	r3, [r7, #4]
 8021b54:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8021b56:	2300      	movs	r3, #0
 8021b58:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8021b5a:	687b      	ldr	r3, [r7, #4]
 8021b5c:	2b00      	cmp	r3, #0
 8021b5e:	d078      	beq.n	8021c52 <xTaskPriorityDisinherit+0x10a>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8021b60:	4b3f      	ldr	r3, [pc, #252]	@ (8021c60 <xTaskPriorityDisinherit+0x118>)
 8021b62:	681b      	ldr	r3, [r3, #0]
 8021b64:	693a      	ldr	r2, [r7, #16]
 8021b66:	429a      	cmp	r2, r3
 8021b68:	d003      	beq.n	8021b72 <xTaskPriorityDisinherit+0x2a>
 8021b6a:	f001 fa15 	bl	8022f98 <ulSetInterruptMask>
 8021b6e:	bf00      	nop
 8021b70:	e7fd      	b.n	8021b6e <xTaskPriorityDisinherit+0x26>
            configASSERT( pxTCB->uxMutexesHeld );
 8021b72:	693b      	ldr	r3, [r7, #16]
 8021b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8021b76:	2b00      	cmp	r3, #0
 8021b78:	d103      	bne.n	8021b82 <xTaskPriorityDisinherit+0x3a>
 8021b7a:	f001 fa0d 	bl	8022f98 <ulSetInterruptMask>
 8021b7e:	bf00      	nop
 8021b80:	e7fd      	b.n	8021b7e <xTaskPriorityDisinherit+0x36>
            ( pxTCB->uxMutexesHeld )--;
 8021b82:	693b      	ldr	r3, [r7, #16]
 8021b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8021b86:	1e5a      	subs	r2, r3, #1
 8021b88:	693b      	ldr	r3, [r7, #16]
 8021b8a:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8021b8c:	693b      	ldr	r3, [r7, #16]
 8021b8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021b90:	693b      	ldr	r3, [r7, #16]
 8021b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021b94:	429a      	cmp	r2, r3
 8021b96:	d05c      	beq.n	8021c52 <xTaskPriorityDisinherit+0x10a>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8021b98:	693b      	ldr	r3, [r7, #16]
 8021b9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8021b9c:	2b00      	cmp	r3, #0
 8021b9e:	d158      	bne.n	8021c52 <xTaskPriorityDisinherit+0x10a>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8021ba0:	693b      	ldr	r3, [r7, #16]
 8021ba2:	3308      	adds	r3, #8
 8021ba4:	4618      	mov	r0, r3
 8021ba6:	f7fe f843 	bl	801fc30 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8021baa:	693b      	ldr	r3, [r7, #16]
 8021bac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8021bae:	693b      	ldr	r3, [r7, #16]
 8021bb0:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8021bb2:	693b      	ldr	r3, [r7, #16]
 8021bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021bb6:	2200      	movs	r2, #0
 8021bb8:	461c      	mov	r4, r3
 8021bba:	4615      	mov	r5, r2
 8021bbc:	2300      	movs	r3, #0
 8021bbe:	f1d4 0838 	rsbs	r8, r4, #56	@ 0x38
 8021bc2:	eb63 0905 	sbc.w	r9, r3, r5
 8021bc6:	693b      	ldr	r3, [r7, #16]
 8021bc8:	e9c3 8908 	strd	r8, r9, [r3, #32]
                    prvAddTaskToReadyList( pxTCB );
 8021bcc:	693b      	ldr	r3, [r7, #16]
 8021bce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021bd0:	4b24      	ldr	r3, [pc, #144]	@ (8021c64 <xTaskPriorityDisinherit+0x11c>)
 8021bd2:	681b      	ldr	r3, [r3, #0]
 8021bd4:	429a      	cmp	r2, r3
 8021bd6:	d903      	bls.n	8021be0 <xTaskPriorityDisinherit+0x98>
 8021bd8:	693b      	ldr	r3, [r7, #16]
 8021bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021bdc:	4a21      	ldr	r2, [pc, #132]	@ (8021c64 <xTaskPriorityDisinherit+0x11c>)
 8021bde:	6013      	str	r3, [r2, #0]
 8021be0:	693b      	ldr	r3, [r7, #16]
 8021be2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021be4:	4920      	ldr	r1, [pc, #128]	@ (8021c68 <xTaskPriorityDisinherit+0x120>)
 8021be6:	4613      	mov	r3, r2
 8021be8:	005b      	lsls	r3, r3, #1
 8021bea:	4413      	add	r3, r2
 8021bec:	00db      	lsls	r3, r3, #3
 8021bee:	440b      	add	r3, r1
 8021bf0:	3304      	adds	r3, #4
 8021bf2:	681b      	ldr	r3, [r3, #0]
 8021bf4:	60fb      	str	r3, [r7, #12]
 8021bf6:	693b      	ldr	r3, [r7, #16]
 8021bf8:	68fa      	ldr	r2, [r7, #12]
 8021bfa:	611a      	str	r2, [r3, #16]
 8021bfc:	68fb      	ldr	r3, [r7, #12]
 8021bfe:	68da      	ldr	r2, [r3, #12]
 8021c00:	693b      	ldr	r3, [r7, #16]
 8021c02:	615a      	str	r2, [r3, #20]
 8021c04:	68fb      	ldr	r3, [r7, #12]
 8021c06:	68db      	ldr	r3, [r3, #12]
 8021c08:	693a      	ldr	r2, [r7, #16]
 8021c0a:	3208      	adds	r2, #8
 8021c0c:	609a      	str	r2, [r3, #8]
 8021c0e:	693b      	ldr	r3, [r7, #16]
 8021c10:	f103 0208 	add.w	r2, r3, #8
 8021c14:	68fb      	ldr	r3, [r7, #12]
 8021c16:	60da      	str	r2, [r3, #12]
 8021c18:	693b      	ldr	r3, [r7, #16]
 8021c1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021c1c:	4613      	mov	r3, r2
 8021c1e:	005b      	lsls	r3, r3, #1
 8021c20:	4413      	add	r3, r2
 8021c22:	00db      	lsls	r3, r3, #3
 8021c24:	4a10      	ldr	r2, [pc, #64]	@ (8021c68 <xTaskPriorityDisinherit+0x120>)
 8021c26:	441a      	add	r2, r3
 8021c28:	693b      	ldr	r3, [r7, #16]
 8021c2a:	61da      	str	r2, [r3, #28]
 8021c2c:	693b      	ldr	r3, [r7, #16]
 8021c2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021c30:	490d      	ldr	r1, [pc, #52]	@ (8021c68 <xTaskPriorityDisinherit+0x120>)
 8021c32:	4613      	mov	r3, r2
 8021c34:	005b      	lsls	r3, r3, #1
 8021c36:	4413      	add	r3, r2
 8021c38:	00db      	lsls	r3, r3, #3
 8021c3a:	440b      	add	r3, r1
 8021c3c:	681b      	ldr	r3, [r3, #0]
 8021c3e:	1c59      	adds	r1, r3, #1
 8021c40:	4809      	ldr	r0, [pc, #36]	@ (8021c68 <xTaskPriorityDisinherit+0x120>)
 8021c42:	4613      	mov	r3, r2
 8021c44:	005b      	lsls	r3, r3, #1
 8021c46:	4413      	add	r3, r2
 8021c48:	00db      	lsls	r3, r3, #3
 8021c4a:	4403      	add	r3, r0
 8021c4c:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8021c4e:	2301      	movs	r3, #1
 8021c50:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8021c52:	697b      	ldr	r3, [r7, #20]
    }
 8021c54:	4618      	mov	r0, r3
 8021c56:	3718      	adds	r7, #24
 8021c58:	46bd      	mov	sp, r7
 8021c5a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8021c5e:	bf00      	nop
 8021c60:	20002b08 	.word	0x20002b08
 8021c64:	200030e8 	.word	0x200030e8
 8021c68:	20002b10 	.word	0x20002b10

08021c6c <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8021c6c:	b580      	push	{r7, lr}
 8021c6e:	b086      	sub	sp, #24
 8021c70:	af00      	add	r7, sp, #0
 8021c72:	60f8      	str	r0, [r7, #12]
 8021c74:	60b9      	str	r1, [r7, #8]
 8021c76:	607a      	str	r2, [r7, #4]
 8021c78:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8021c7a:	68fb      	ldr	r3, [r7, #12]
 8021c7c:	2b00      	cmp	r3, #0
 8021c7e:	d003      	beq.n	8021c88 <xTaskGenericNotifyWait+0x1c>
 8021c80:	f001 f98a 	bl	8022f98 <ulSetInterruptMask>
 8021c84:	bf00      	nop
 8021c86:	e7fd      	b.n	8021c84 <xTaskGenericNotifyWait+0x18>

        taskENTER_CRITICAL();
 8021c88:	f000 fff2 	bl	8022c70 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8021c8c:	4b32      	ldr	r3, [pc, #200]	@ (8021d58 <xTaskGenericNotifyWait+0xec>)
 8021c8e:	681a      	ldr	r2, [r3, #0]
 8021c90:	68fb      	ldr	r3, [r7, #12]
 8021c92:	4413      	add	r3, r2
 8021c94:	3368      	adds	r3, #104	@ 0x68
 8021c96:	781b      	ldrb	r3, [r3, #0]
 8021c98:	b2db      	uxtb	r3, r3
 8021c9a:	2b02      	cmp	r3, #2
 8021c9c:	d020      	beq.n	8021ce0 <xTaskGenericNotifyWait+0x74>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8021c9e:	4b2e      	ldr	r3, [pc, #184]	@ (8021d58 <xTaskGenericNotifyWait+0xec>)
 8021ca0:	681a      	ldr	r2, [r3, #0]
 8021ca2:	68fb      	ldr	r3, [r7, #12]
 8021ca4:	3318      	adds	r3, #24
 8021ca6:	009b      	lsls	r3, r3, #2
 8021ca8:	4413      	add	r3, r2
 8021caa:	6859      	ldr	r1, [r3, #4]
 8021cac:	68bb      	ldr	r3, [r7, #8]
 8021cae:	43db      	mvns	r3, r3
 8021cb0:	4019      	ands	r1, r3
 8021cb2:	68fb      	ldr	r3, [r7, #12]
 8021cb4:	3318      	adds	r3, #24
 8021cb6:	009b      	lsls	r3, r3, #2
 8021cb8:	4413      	add	r3, r2
 8021cba:	6059      	str	r1, [r3, #4]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8021cbc:	4b26      	ldr	r3, [pc, #152]	@ (8021d58 <xTaskGenericNotifyWait+0xec>)
 8021cbe:	681a      	ldr	r2, [r3, #0]
 8021cc0:	68fb      	ldr	r3, [r7, #12]
 8021cc2:	4413      	add	r3, r2
 8021cc4:	3368      	adds	r3, #104	@ 0x68
 8021cc6:	2201      	movs	r2, #1
 8021cc8:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8021cca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8021cce:	4313      	orrs	r3, r2
 8021cd0:	d006      	beq.n	8021ce0 <xTaskGenericNotifyWait+0x74>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8021cd2:	2201      	movs	r2, #1
 8021cd4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8021cd8:	f000 fab0 	bl	802223c <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8021cdc:	f000 ffb6 	bl	8022c4c <vPortYield>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8021ce0:	f000 ffd8 	bl	8022c94 <vPortExitCritical>

        taskENTER_CRITICAL();
 8021ce4:	f000 ffc4 	bl	8022c70 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWait );

            if( pulNotificationValue != NULL )
 8021ce8:	683b      	ldr	r3, [r7, #0]
 8021cea:	2b00      	cmp	r3, #0
 8021cec:	d008      	beq.n	8021d00 <xTaskGenericNotifyWait+0x94>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8021cee:	4b1a      	ldr	r3, [pc, #104]	@ (8021d58 <xTaskGenericNotifyWait+0xec>)
 8021cf0:	681a      	ldr	r2, [r3, #0]
 8021cf2:	68fb      	ldr	r3, [r7, #12]
 8021cf4:	3318      	adds	r3, #24
 8021cf6:	009b      	lsls	r3, r3, #2
 8021cf8:	4413      	add	r3, r2
 8021cfa:	685a      	ldr	r2, [r3, #4]
 8021cfc:	683b      	ldr	r3, [r7, #0]
 8021cfe:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8021d00:	4b15      	ldr	r3, [pc, #84]	@ (8021d58 <xTaskGenericNotifyWait+0xec>)
 8021d02:	681a      	ldr	r2, [r3, #0]
 8021d04:	68fb      	ldr	r3, [r7, #12]
 8021d06:	4413      	add	r3, r2
 8021d08:	3368      	adds	r3, #104	@ 0x68
 8021d0a:	781b      	ldrb	r3, [r3, #0]
 8021d0c:	b2db      	uxtb	r3, r3
 8021d0e:	2b02      	cmp	r3, #2
 8021d10:	d002      	beq.n	8021d18 <xTaskGenericNotifyWait+0xac>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8021d12:	2300      	movs	r3, #0
 8021d14:	617b      	str	r3, [r7, #20]
 8021d16:	e010      	b.n	8021d3a <xTaskGenericNotifyWait+0xce>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8021d18:	4b0f      	ldr	r3, [pc, #60]	@ (8021d58 <xTaskGenericNotifyWait+0xec>)
 8021d1a:	681a      	ldr	r2, [r3, #0]
 8021d1c:	68fb      	ldr	r3, [r7, #12]
 8021d1e:	3318      	adds	r3, #24
 8021d20:	009b      	lsls	r3, r3, #2
 8021d22:	4413      	add	r3, r2
 8021d24:	6859      	ldr	r1, [r3, #4]
 8021d26:	687b      	ldr	r3, [r7, #4]
 8021d28:	43db      	mvns	r3, r3
 8021d2a:	4019      	ands	r1, r3
 8021d2c:	68fb      	ldr	r3, [r7, #12]
 8021d2e:	3318      	adds	r3, #24
 8021d30:	009b      	lsls	r3, r3, #2
 8021d32:	4413      	add	r3, r2
 8021d34:	6059      	str	r1, [r3, #4]
                xReturn = pdTRUE;
 8021d36:	2301      	movs	r3, #1
 8021d38:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8021d3a:	4b07      	ldr	r3, [pc, #28]	@ (8021d58 <xTaskGenericNotifyWait+0xec>)
 8021d3c:	681a      	ldr	r2, [r3, #0]
 8021d3e:	68fb      	ldr	r3, [r7, #12]
 8021d40:	4413      	add	r3, r2
 8021d42:	3368      	adds	r3, #104	@ 0x68
 8021d44:	2200      	movs	r2, #0
 8021d46:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8021d48:	f000 ffa4 	bl	8022c94 <vPortExitCritical>

        return xReturn;
 8021d4c:	697b      	ldr	r3, [r7, #20]
    }
 8021d4e:	4618      	mov	r0, r3
 8021d50:	3718      	adds	r7, #24
 8021d52:	46bd      	mov	sp, r7
 8021d54:	bd80      	pop	{r7, pc}
 8021d56:	bf00      	nop
 8021d58:	20002b08 	.word	0x20002b08

08021d5c <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8021d5c:	b580      	push	{r7, lr}
 8021d5e:	b08a      	sub	sp, #40	@ 0x28
 8021d60:	af00      	add	r7, sp, #0
 8021d62:	60f8      	str	r0, [r7, #12]
 8021d64:	60b9      	str	r1, [r7, #8]
 8021d66:	607a      	str	r2, [r7, #4]
 8021d68:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8021d6a:	2301      	movs	r3, #1
 8021d6c:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8021d6e:	68bb      	ldr	r3, [r7, #8]
 8021d70:	2b00      	cmp	r3, #0
 8021d72:	d003      	beq.n	8021d7c <xTaskGenericNotify+0x20>
 8021d74:	f001 f910 	bl	8022f98 <ulSetInterruptMask>
 8021d78:	bf00      	nop
 8021d7a:	e7fd      	b.n	8021d78 <xTaskGenericNotify+0x1c>
        configASSERT( xTaskToNotify );
 8021d7c:	68fb      	ldr	r3, [r7, #12]
 8021d7e:	2b00      	cmp	r3, #0
 8021d80:	d103      	bne.n	8021d8a <xTaskGenericNotify+0x2e>
 8021d82:	f001 f909 	bl	8022f98 <ulSetInterruptMask>
 8021d86:	bf00      	nop
 8021d88:	e7fd      	b.n	8021d86 <xTaskGenericNotify+0x2a>
        pxTCB = xTaskToNotify;
 8021d8a:	68fb      	ldr	r3, [r7, #12]
 8021d8c:	623b      	str	r3, [r7, #32]

        taskENTER_CRITICAL();
 8021d8e:	f000 ff6f 	bl	8022c70 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8021d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8021d94:	2b00      	cmp	r3, #0
 8021d96:	d007      	beq.n	8021da8 <xTaskGenericNotify+0x4c>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8021d98:	6a3a      	ldr	r2, [r7, #32]
 8021d9a:	68bb      	ldr	r3, [r7, #8]
 8021d9c:	3318      	adds	r3, #24
 8021d9e:	009b      	lsls	r3, r3, #2
 8021da0:	4413      	add	r3, r2
 8021da2:	685a      	ldr	r2, [r3, #4]
 8021da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8021da6:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8021da8:	6a3a      	ldr	r2, [r7, #32]
 8021daa:	68bb      	ldr	r3, [r7, #8]
 8021dac:	4413      	add	r3, r2
 8021dae:	3368      	adds	r3, #104	@ 0x68
 8021db0:	781b      	ldrb	r3, [r3, #0]
 8021db2:	77fb      	strb	r3, [r7, #31]

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8021db4:	6a3a      	ldr	r2, [r7, #32]
 8021db6:	68bb      	ldr	r3, [r7, #8]
 8021db8:	4413      	add	r3, r2
 8021dba:	3368      	adds	r3, #104	@ 0x68
 8021dbc:	2202      	movs	r2, #2
 8021dbe:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8021dc0:	78fb      	ldrb	r3, [r7, #3]
 8021dc2:	2b04      	cmp	r3, #4
 8021dc4:	d83f      	bhi.n	8021e46 <xTaskGenericNotify+0xea>
 8021dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8021dcc <xTaskGenericNotify+0x70>)
 8021dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8021dcc:	08021e59 	.word	0x08021e59
 8021dd0:	08021de1 	.word	0x08021de1
 8021dd4:	08021dff 	.word	0x08021dff
 8021dd8:	08021e1b 	.word	0x08021e1b
 8021ddc:	08021e2b 	.word	0x08021e2b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8021de0:	6a3a      	ldr	r2, [r7, #32]
 8021de2:	68bb      	ldr	r3, [r7, #8]
 8021de4:	3318      	adds	r3, #24
 8021de6:	009b      	lsls	r3, r3, #2
 8021de8:	4413      	add	r3, r2
 8021dea:	685a      	ldr	r2, [r3, #4]
 8021dec:	687b      	ldr	r3, [r7, #4]
 8021dee:	431a      	orrs	r2, r3
 8021df0:	6a39      	ldr	r1, [r7, #32]
 8021df2:	68bb      	ldr	r3, [r7, #8]
 8021df4:	3318      	adds	r3, #24
 8021df6:	009b      	lsls	r3, r3, #2
 8021df8:	440b      	add	r3, r1
 8021dfa:	605a      	str	r2, [r3, #4]
                    break;
 8021dfc:	e02f      	b.n	8021e5e <xTaskGenericNotify+0x102>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8021dfe:	6a3a      	ldr	r2, [r7, #32]
 8021e00:	68bb      	ldr	r3, [r7, #8]
 8021e02:	3318      	adds	r3, #24
 8021e04:	009b      	lsls	r3, r3, #2
 8021e06:	4413      	add	r3, r2
 8021e08:	685b      	ldr	r3, [r3, #4]
 8021e0a:	1c5a      	adds	r2, r3, #1
 8021e0c:	6a39      	ldr	r1, [r7, #32]
 8021e0e:	68bb      	ldr	r3, [r7, #8]
 8021e10:	3318      	adds	r3, #24
 8021e12:	009b      	lsls	r3, r3, #2
 8021e14:	440b      	add	r3, r1
 8021e16:	605a      	str	r2, [r3, #4]
                    break;
 8021e18:	e021      	b.n	8021e5e <xTaskGenericNotify+0x102>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8021e1a:	6a3a      	ldr	r2, [r7, #32]
 8021e1c:	68bb      	ldr	r3, [r7, #8]
 8021e1e:	3318      	adds	r3, #24
 8021e20:	009b      	lsls	r3, r3, #2
 8021e22:	4413      	add	r3, r2
 8021e24:	687a      	ldr	r2, [r7, #4]
 8021e26:	605a      	str	r2, [r3, #4]
                    break;
 8021e28:	e019      	b.n	8021e5e <xTaskGenericNotify+0x102>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8021e2a:	7ffb      	ldrb	r3, [r7, #31]
 8021e2c:	2b02      	cmp	r3, #2
 8021e2e:	d007      	beq.n	8021e40 <xTaskGenericNotify+0xe4>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8021e30:	6a3a      	ldr	r2, [r7, #32]
 8021e32:	68bb      	ldr	r3, [r7, #8]
 8021e34:	3318      	adds	r3, #24
 8021e36:	009b      	lsls	r3, r3, #2
 8021e38:	4413      	add	r3, r2
 8021e3a:	687a      	ldr	r2, [r7, #4]
 8021e3c:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8021e3e:	e00e      	b.n	8021e5e <xTaskGenericNotify+0x102>
                        xReturn = pdFAIL;
 8021e40:	2300      	movs	r3, #0
 8021e42:	627b      	str	r3, [r7, #36]	@ 0x24
                    break;
 8021e44:	e00b      	b.n	8021e5e <xTaskGenericNotify+0x102>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8021e46:	4b44      	ldr	r3, [pc, #272]	@ (8021f58 <xTaskGenericNotify+0x1fc>)
 8021e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021e4c:	4313      	orrs	r3, r2
 8021e4e:	d005      	beq.n	8021e5c <xTaskGenericNotify+0x100>
 8021e50:	f001 f8a2 	bl	8022f98 <ulSetInterruptMask>
 8021e54:	bf00      	nop
 8021e56:	e7fd      	b.n	8021e54 <xTaskGenericNotify+0xf8>
                    break;
 8021e58:	bf00      	nop
 8021e5a:	e000      	b.n	8021e5e <xTaskGenericNotify+0x102>

                    break;
 8021e5c:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8021e5e:	7ffb      	ldrb	r3, [r7, #31]
 8021e60:	2b01      	cmp	r3, #1
 8021e62:	d172      	bne.n	8021f4a <xTaskGenericNotify+0x1ee>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8021e64:	6a3b      	ldr	r3, [r7, #32]
 8021e66:	69db      	ldr	r3, [r3, #28]
 8021e68:	61bb      	str	r3, [r7, #24]
 8021e6a:	6a3b      	ldr	r3, [r7, #32]
 8021e6c:	691b      	ldr	r3, [r3, #16]
 8021e6e:	6a3a      	ldr	r2, [r7, #32]
 8021e70:	6952      	ldr	r2, [r2, #20]
 8021e72:	60da      	str	r2, [r3, #12]
 8021e74:	6a3b      	ldr	r3, [r7, #32]
 8021e76:	695b      	ldr	r3, [r3, #20]
 8021e78:	6a3a      	ldr	r2, [r7, #32]
 8021e7a:	6912      	ldr	r2, [r2, #16]
 8021e7c:	609a      	str	r2, [r3, #8]
 8021e7e:	69bb      	ldr	r3, [r7, #24]
 8021e80:	685a      	ldr	r2, [r3, #4]
 8021e82:	6a3b      	ldr	r3, [r7, #32]
 8021e84:	3308      	adds	r3, #8
 8021e86:	429a      	cmp	r2, r3
 8021e88:	d103      	bne.n	8021e92 <xTaskGenericNotify+0x136>
 8021e8a:	6a3b      	ldr	r3, [r7, #32]
 8021e8c:	695a      	ldr	r2, [r3, #20]
 8021e8e:	69bb      	ldr	r3, [r7, #24]
 8021e90:	605a      	str	r2, [r3, #4]
 8021e92:	6a3b      	ldr	r3, [r7, #32]
 8021e94:	2200      	movs	r2, #0
 8021e96:	61da      	str	r2, [r3, #28]
 8021e98:	69bb      	ldr	r3, [r7, #24]
 8021e9a:	681b      	ldr	r3, [r3, #0]
 8021e9c:	1e5a      	subs	r2, r3, #1
 8021e9e:	69bb      	ldr	r3, [r7, #24]
 8021ea0:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 8021ea2:	6a3b      	ldr	r3, [r7, #32]
 8021ea4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8021f5c <xTaskGenericNotify+0x200>)
 8021ea8:	681b      	ldr	r3, [r3, #0]
 8021eaa:	429a      	cmp	r2, r3
 8021eac:	d903      	bls.n	8021eb6 <xTaskGenericNotify+0x15a>
 8021eae:	6a3b      	ldr	r3, [r7, #32]
 8021eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021eb2:	4a2a      	ldr	r2, [pc, #168]	@ (8021f5c <xTaskGenericNotify+0x200>)
 8021eb4:	6013      	str	r3, [r2, #0]
 8021eb6:	6a3b      	ldr	r3, [r7, #32]
 8021eb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021eba:	4929      	ldr	r1, [pc, #164]	@ (8021f60 <xTaskGenericNotify+0x204>)
 8021ebc:	4613      	mov	r3, r2
 8021ebe:	005b      	lsls	r3, r3, #1
 8021ec0:	4413      	add	r3, r2
 8021ec2:	00db      	lsls	r3, r3, #3
 8021ec4:	440b      	add	r3, r1
 8021ec6:	3304      	adds	r3, #4
 8021ec8:	681b      	ldr	r3, [r3, #0]
 8021eca:	617b      	str	r3, [r7, #20]
 8021ecc:	6a3b      	ldr	r3, [r7, #32]
 8021ece:	697a      	ldr	r2, [r7, #20]
 8021ed0:	611a      	str	r2, [r3, #16]
 8021ed2:	697b      	ldr	r3, [r7, #20]
 8021ed4:	68da      	ldr	r2, [r3, #12]
 8021ed6:	6a3b      	ldr	r3, [r7, #32]
 8021ed8:	615a      	str	r2, [r3, #20]
 8021eda:	697b      	ldr	r3, [r7, #20]
 8021edc:	68db      	ldr	r3, [r3, #12]
 8021ede:	6a3a      	ldr	r2, [r7, #32]
 8021ee0:	3208      	adds	r2, #8
 8021ee2:	609a      	str	r2, [r3, #8]
 8021ee4:	6a3b      	ldr	r3, [r7, #32]
 8021ee6:	f103 0208 	add.w	r2, r3, #8
 8021eea:	697b      	ldr	r3, [r7, #20]
 8021eec:	60da      	str	r2, [r3, #12]
 8021eee:	6a3b      	ldr	r3, [r7, #32]
 8021ef0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021ef2:	4613      	mov	r3, r2
 8021ef4:	005b      	lsls	r3, r3, #1
 8021ef6:	4413      	add	r3, r2
 8021ef8:	00db      	lsls	r3, r3, #3
 8021efa:	4a19      	ldr	r2, [pc, #100]	@ (8021f60 <xTaskGenericNotify+0x204>)
 8021efc:	441a      	add	r2, r3
 8021efe:	6a3b      	ldr	r3, [r7, #32]
 8021f00:	61da      	str	r2, [r3, #28]
 8021f02:	6a3b      	ldr	r3, [r7, #32]
 8021f04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021f06:	4916      	ldr	r1, [pc, #88]	@ (8021f60 <xTaskGenericNotify+0x204>)
 8021f08:	4613      	mov	r3, r2
 8021f0a:	005b      	lsls	r3, r3, #1
 8021f0c:	4413      	add	r3, r2
 8021f0e:	00db      	lsls	r3, r3, #3
 8021f10:	440b      	add	r3, r1
 8021f12:	681b      	ldr	r3, [r3, #0]
 8021f14:	1c59      	adds	r1, r3, #1
 8021f16:	4812      	ldr	r0, [pc, #72]	@ (8021f60 <xTaskGenericNotify+0x204>)
 8021f18:	4613      	mov	r3, r2
 8021f1a:	005b      	lsls	r3, r3, #1
 8021f1c:	4413      	add	r3, r2
 8021f1e:	00db      	lsls	r3, r3, #3
 8021f20:	4403      	add	r3, r0
 8021f22:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8021f24:	6a3b      	ldr	r3, [r7, #32]
 8021f26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021f28:	2b00      	cmp	r3, #0
 8021f2a:	d003      	beq.n	8021f34 <xTaskGenericNotify+0x1d8>
 8021f2c:	f001 f834 	bl	8022f98 <ulSetInterruptMask>
 8021f30:	bf00      	nop
 8021f32:	e7fd      	b.n	8021f30 <xTaskGenericNotify+0x1d4>
                     * the tick count equals xNextTaskUnblockTime.  However if
                     * tickless idling is used it might be more important to enter
                     * sleep mode at the earliest possible time - so reset
                     * xNextTaskUnblockTime here to ensure it is updated at the
                     * earliest possible time. */
                    prvResetNextTaskUnblockTime();
 8021f34:	f7ff fdca 	bl	8021acc <prvResetNextTaskUnblockTime>
                }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8021f38:	6a3b      	ldr	r3, [r7, #32]
 8021f3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8021f3c:	4b09      	ldr	r3, [pc, #36]	@ (8021f64 <xTaskGenericNotify+0x208>)
 8021f3e:	681b      	ldr	r3, [r3, #0]
 8021f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021f42:	429a      	cmp	r2, r3
 8021f44:	d901      	bls.n	8021f4a <xTaskGenericNotify+0x1ee>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 8021f46:	f000 fe81 	bl	8022c4c <vPortYield>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8021f4a:	f000 fea3 	bl	8022c94 <vPortExitCritical>

        return xReturn;
 8021f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8021f50:	4618      	mov	r0, r3
 8021f52:	3728      	adds	r7, #40	@ 0x28
 8021f54:	46bd      	mov	sp, r7
 8021f56:	bd80      	pop	{r7, pc}
 8021f58:	200030e0 	.word	0x200030e0
 8021f5c:	200030e8 	.word	0x200030e8
 8021f60:	20002b10 	.word	0x20002b10
 8021f64:	20002b08 	.word	0x20002b08

08021f68 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8021f68:	b580      	push	{r7, lr}
 8021f6a:	b08c      	sub	sp, #48	@ 0x30
 8021f6c:	af00      	add	r7, sp, #0
 8021f6e:	60f8      	str	r0, [r7, #12]
 8021f70:	60b9      	str	r1, [r7, #8]
 8021f72:	607a      	str	r2, [r7, #4]
 8021f74:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8021f76:	2301      	movs	r3, #1
 8021f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8021f7a:	68fb      	ldr	r3, [r7, #12]
 8021f7c:	2b00      	cmp	r3, #0
 8021f7e:	d103      	bne.n	8021f88 <xTaskGenericNotifyFromISR+0x20>
 8021f80:	f001 f80a 	bl	8022f98 <ulSetInterruptMask>
 8021f84:	bf00      	nop
 8021f86:	e7fd      	b.n	8021f84 <xTaskGenericNotifyFromISR+0x1c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8021f88:	68bb      	ldr	r3, [r7, #8]
 8021f8a:	2b00      	cmp	r3, #0
 8021f8c:	d003      	beq.n	8021f96 <xTaskGenericNotifyFromISR+0x2e>
 8021f8e:	f001 f803 	bl	8022f98 <ulSetInterruptMask>
 8021f92:	bf00      	nop
 8021f94:	e7fd      	b.n	8021f92 <xTaskGenericNotifyFromISR+0x2a>
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

        pxTCB = xTaskToNotify;
 8021f96:	68fb      	ldr	r3, [r7, #12]
 8021f98:	62bb      	str	r3, [r7, #40]	@ 0x28

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8021f9a:	f000 fffd 	bl	8022f98 <ulSetInterruptMask>
 8021f9e:	6278      	str	r0, [r7, #36]	@ 0x24
        {
            if( pulPreviousNotificationValue != NULL )
 8021fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8021fa2:	2b00      	cmp	r3, #0
 8021fa4:	d007      	beq.n	8021fb6 <xTaskGenericNotifyFromISR+0x4e>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8021fa6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8021fa8:	68bb      	ldr	r3, [r7, #8]
 8021faa:	3318      	adds	r3, #24
 8021fac:	009b      	lsls	r3, r3, #2
 8021fae:	4413      	add	r3, r2
 8021fb0:	685a      	ldr	r2, [r3, #4]
 8021fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8021fb4:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8021fb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8021fb8:	68bb      	ldr	r3, [r7, #8]
 8021fba:	4413      	add	r3, r2
 8021fbc:	3368      	adds	r3, #104	@ 0x68
 8021fbe:	781b      	ldrb	r3, [r3, #0]
 8021fc0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8021fc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8021fc6:	68bb      	ldr	r3, [r7, #8]
 8021fc8:	4413      	add	r3, r2
 8021fca:	3368      	adds	r3, #104	@ 0x68
 8021fcc:	2202      	movs	r2, #2
 8021fce:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8021fd0:	78fb      	ldrb	r3, [r7, #3]
 8021fd2:	2b04      	cmp	r3, #4
 8021fd4:	d840      	bhi.n	8022058 <xTaskGenericNotifyFromISR+0xf0>
 8021fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8021fdc <xTaskGenericNotifyFromISR+0x74>)
 8021fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8021fdc:	0802206b 	.word	0x0802206b
 8021fe0:	08021ff1 	.word	0x08021ff1
 8021fe4:	0802200f 	.word	0x0802200f
 8021fe8:	0802202b 	.word	0x0802202b
 8021fec:	0802203b 	.word	0x0802203b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8021ff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8021ff2:	68bb      	ldr	r3, [r7, #8]
 8021ff4:	3318      	adds	r3, #24
 8021ff6:	009b      	lsls	r3, r3, #2
 8021ff8:	4413      	add	r3, r2
 8021ffa:	685a      	ldr	r2, [r3, #4]
 8021ffc:	687b      	ldr	r3, [r7, #4]
 8021ffe:	431a      	orrs	r2, r3
 8022000:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8022002:	68bb      	ldr	r3, [r7, #8]
 8022004:	3318      	adds	r3, #24
 8022006:	009b      	lsls	r3, r3, #2
 8022008:	440b      	add	r3, r1
 802200a:	605a      	str	r2, [r3, #4]
                    break;
 802200c:	e030      	b.n	8022070 <xTaskGenericNotifyFromISR+0x108>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 802200e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8022010:	68bb      	ldr	r3, [r7, #8]
 8022012:	3318      	adds	r3, #24
 8022014:	009b      	lsls	r3, r3, #2
 8022016:	4413      	add	r3, r2
 8022018:	685b      	ldr	r3, [r3, #4]
 802201a:	1c5a      	adds	r2, r3, #1
 802201c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 802201e:	68bb      	ldr	r3, [r7, #8]
 8022020:	3318      	adds	r3, #24
 8022022:	009b      	lsls	r3, r3, #2
 8022024:	440b      	add	r3, r1
 8022026:	605a      	str	r2, [r3, #4]
                    break;
 8022028:	e022      	b.n	8022070 <xTaskGenericNotifyFromISR+0x108>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 802202a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 802202c:	68bb      	ldr	r3, [r7, #8]
 802202e:	3318      	adds	r3, #24
 8022030:	009b      	lsls	r3, r3, #2
 8022032:	4413      	add	r3, r2
 8022034:	687a      	ldr	r2, [r7, #4]
 8022036:	605a      	str	r2, [r3, #4]
                    break;
 8022038:	e01a      	b.n	8022070 <xTaskGenericNotifyFromISR+0x108>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 802203a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 802203e:	2b02      	cmp	r3, #2
 8022040:	d007      	beq.n	8022052 <xTaskGenericNotifyFromISR+0xea>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8022042:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8022044:	68bb      	ldr	r3, [r7, #8]
 8022046:	3318      	adds	r3, #24
 8022048:	009b      	lsls	r3, r3, #2
 802204a:	4413      	add	r3, r2
 802204c:	687a      	ldr	r2, [r7, #4]
 802204e:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8022050:	e00e      	b.n	8022070 <xTaskGenericNotifyFromISR+0x108>
                        xReturn = pdFAIL;
 8022052:	2300      	movs	r3, #0
 8022054:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 8022056:	e00b      	b.n	8022070 <xTaskGenericNotifyFromISR+0x108>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8022058:	4b58      	ldr	r3, [pc, #352]	@ (80221bc <xTaskGenericNotifyFromISR+0x254>)
 802205a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802205e:	4313      	orrs	r3, r2
 8022060:	d005      	beq.n	802206e <xTaskGenericNotifyFromISR+0x106>
 8022062:	f000 ff99 	bl	8022f98 <ulSetInterruptMask>
 8022066:	bf00      	nop
 8022068:	e7fd      	b.n	8022066 <xTaskGenericNotifyFromISR+0xfe>
                    break;
 802206a:	bf00      	nop
 802206c:	e000      	b.n	8022070 <xTaskGenericNotifyFromISR+0x108>
                    break;
 802206e:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8022070:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8022074:	2b01      	cmp	r3, #1
 8022076:	f040 8099 	bne.w	80221ac <xTaskGenericNotifyFromISR+0x244>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 802207a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802207c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802207e:	2b00      	cmp	r3, #0
 8022080:	d003      	beq.n	802208a <xTaskGenericNotifyFromISR+0x122>
 8022082:	f000 ff89 	bl	8022f98 <ulSetInterruptMask>
 8022086:	bf00      	nop
 8022088:	e7fd      	b.n	8022086 <xTaskGenericNotifyFromISR+0x11e>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 802208a:	4b4d      	ldr	r3, [pc, #308]	@ (80221c0 <xTaskGenericNotifyFromISR+0x258>)
 802208c:	681b      	ldr	r3, [r3, #0]
 802208e:	2b00      	cmp	r3, #0
 8022090:	d160      	bne.n	8022154 <xTaskGenericNotifyFromISR+0x1ec>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8022092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022094:	69db      	ldr	r3, [r3, #28]
 8022096:	61bb      	str	r3, [r7, #24]
 8022098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802209a:	691b      	ldr	r3, [r3, #16]
 802209c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 802209e:	6952      	ldr	r2, [r2, #20]
 80220a0:	60da      	str	r2, [r3, #12]
 80220a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80220a4:	695b      	ldr	r3, [r3, #20]
 80220a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80220a8:	6912      	ldr	r2, [r2, #16]
 80220aa:	609a      	str	r2, [r3, #8]
 80220ac:	69bb      	ldr	r3, [r7, #24]
 80220ae:	685a      	ldr	r2, [r3, #4]
 80220b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80220b2:	3308      	adds	r3, #8
 80220b4:	429a      	cmp	r2, r3
 80220b6:	d103      	bne.n	80220c0 <xTaskGenericNotifyFromISR+0x158>
 80220b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80220ba:	695a      	ldr	r2, [r3, #20]
 80220bc:	69bb      	ldr	r3, [r7, #24]
 80220be:	605a      	str	r2, [r3, #4]
 80220c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80220c2:	2200      	movs	r2, #0
 80220c4:	61da      	str	r2, [r3, #28]
 80220c6:	69bb      	ldr	r3, [r7, #24]
 80220c8:	681b      	ldr	r3, [r3, #0]
 80220ca:	1e5a      	subs	r2, r3, #1
 80220cc:	69bb      	ldr	r3, [r7, #24]
 80220ce:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80220d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80220d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80220d4:	4b3b      	ldr	r3, [pc, #236]	@ (80221c4 <xTaskGenericNotifyFromISR+0x25c>)
 80220d6:	681b      	ldr	r3, [r3, #0]
 80220d8:	429a      	cmp	r2, r3
 80220da:	d903      	bls.n	80220e4 <xTaskGenericNotifyFromISR+0x17c>
 80220dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80220de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80220e0:	4a38      	ldr	r2, [pc, #224]	@ (80221c4 <xTaskGenericNotifyFromISR+0x25c>)
 80220e2:	6013      	str	r3, [r2, #0]
 80220e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80220e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80220e8:	4937      	ldr	r1, [pc, #220]	@ (80221c8 <xTaskGenericNotifyFromISR+0x260>)
 80220ea:	4613      	mov	r3, r2
 80220ec:	005b      	lsls	r3, r3, #1
 80220ee:	4413      	add	r3, r2
 80220f0:	00db      	lsls	r3, r3, #3
 80220f2:	440b      	add	r3, r1
 80220f4:	3304      	adds	r3, #4
 80220f6:	681b      	ldr	r3, [r3, #0]
 80220f8:	617b      	str	r3, [r7, #20]
 80220fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80220fc:	697a      	ldr	r2, [r7, #20]
 80220fe:	611a      	str	r2, [r3, #16]
 8022100:	697b      	ldr	r3, [r7, #20]
 8022102:	68da      	ldr	r2, [r3, #12]
 8022104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022106:	615a      	str	r2, [r3, #20]
 8022108:	697b      	ldr	r3, [r7, #20]
 802210a:	68db      	ldr	r3, [r3, #12]
 802210c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 802210e:	3208      	adds	r2, #8
 8022110:	609a      	str	r2, [r3, #8]
 8022112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022114:	f103 0208 	add.w	r2, r3, #8
 8022118:	697b      	ldr	r3, [r7, #20]
 802211a:	60da      	str	r2, [r3, #12]
 802211c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802211e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8022120:	4613      	mov	r3, r2
 8022122:	005b      	lsls	r3, r3, #1
 8022124:	4413      	add	r3, r2
 8022126:	00db      	lsls	r3, r3, #3
 8022128:	4a27      	ldr	r2, [pc, #156]	@ (80221c8 <xTaskGenericNotifyFromISR+0x260>)
 802212a:	441a      	add	r2, r3
 802212c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802212e:	61da      	str	r2, [r3, #28]
 8022130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022132:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8022134:	4924      	ldr	r1, [pc, #144]	@ (80221c8 <xTaskGenericNotifyFromISR+0x260>)
 8022136:	4613      	mov	r3, r2
 8022138:	005b      	lsls	r3, r3, #1
 802213a:	4413      	add	r3, r2
 802213c:	00db      	lsls	r3, r3, #3
 802213e:	440b      	add	r3, r1
 8022140:	681b      	ldr	r3, [r3, #0]
 8022142:	1c59      	adds	r1, r3, #1
 8022144:	4820      	ldr	r0, [pc, #128]	@ (80221c8 <xTaskGenericNotifyFromISR+0x260>)
 8022146:	4613      	mov	r3, r2
 8022148:	005b      	lsls	r3, r3, #1
 802214a:	4413      	add	r3, r2
 802214c:	00db      	lsls	r3, r3, #3
 802214e:	4403      	add	r3, r0
 8022150:	6019      	str	r1, [r3, #0]
 8022152:	e01b      	b.n	802218c <xTaskGenericNotifyFromISR+0x224>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8022154:	4b1d      	ldr	r3, [pc, #116]	@ (80221cc <xTaskGenericNotifyFromISR+0x264>)
 8022156:	685b      	ldr	r3, [r3, #4]
 8022158:	61fb      	str	r3, [r7, #28]
 802215a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802215c:	69fa      	ldr	r2, [r7, #28]
 802215e:	629a      	str	r2, [r3, #40]	@ 0x28
 8022160:	69fb      	ldr	r3, [r7, #28]
 8022162:	68da      	ldr	r2, [r3, #12]
 8022164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022166:	62da      	str	r2, [r3, #44]	@ 0x2c
 8022168:	69fb      	ldr	r3, [r7, #28]
 802216a:	68db      	ldr	r3, [r3, #12]
 802216c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 802216e:	3220      	adds	r2, #32
 8022170:	609a      	str	r2, [r3, #8]
 8022172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022174:	f103 0220 	add.w	r2, r3, #32
 8022178:	69fb      	ldr	r3, [r7, #28]
 802217a:	60da      	str	r2, [r3, #12]
 802217c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802217e:	4a13      	ldr	r2, [pc, #76]	@ (80221cc <xTaskGenericNotifyFromISR+0x264>)
 8022180:	635a      	str	r2, [r3, #52]	@ 0x34
 8022182:	4b12      	ldr	r3, [pc, #72]	@ (80221cc <xTaskGenericNotifyFromISR+0x264>)
 8022184:	681b      	ldr	r3, [r3, #0]
 8022186:	3301      	adds	r3, #1
 8022188:	4a10      	ldr	r2, [pc, #64]	@ (80221cc <xTaskGenericNotifyFromISR+0x264>)
 802218a:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 802218c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802218e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8022190:	4b0f      	ldr	r3, [pc, #60]	@ (80221d0 <xTaskGenericNotifyFromISR+0x268>)
 8022192:	681b      	ldr	r3, [r3, #0]
 8022194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8022196:	429a      	cmp	r2, r3
 8022198:	d908      	bls.n	80221ac <xTaskGenericNotifyFromISR+0x244>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 802219a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802219c:	2b00      	cmp	r3, #0
 802219e:	d002      	beq.n	80221a6 <xTaskGenericNotifyFromISR+0x23e>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 80221a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80221a2:	2201      	movs	r2, #1
 80221a4:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 80221a6:	4b0b      	ldr	r3, [pc, #44]	@ (80221d4 <xTaskGenericNotifyFromISR+0x26c>)
 80221a8:	2201      	movs	r2, #1
 80221aa:	601a      	str	r2, [r3, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80221ac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80221ae:	f000 ff00 	bl	8022fb2 <vClearInterruptMask>

        return xReturn;
 80221b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 80221b4:	4618      	mov	r0, r3
 80221b6:	3730      	adds	r7, #48	@ 0x30
 80221b8:	46bd      	mov	sp, r7
 80221ba:	bd80      	pop	{r7, pc}
 80221bc:	200030e0 	.word	0x200030e0
 80221c0:	20003114 	.word	0x20003114
 80221c4:	200030e8 	.word	0x200030e8
 80221c8:	20002b10 	.word	0x20002b10
 80221cc:	20003088 	.word	0x20003088
 80221d0:	20002b08 	.word	0x20002b08
 80221d4:	200030f8 	.word	0x200030f8

080221d8 <xTaskGenericNotifyStateClear>:

#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    BaseType_t xTaskGenericNotifyStateClear( TaskHandle_t xTask,
                                             UBaseType_t uxIndexToClear )
    {
 80221d8:	b580      	push	{r7, lr}
 80221da:	b084      	sub	sp, #16
 80221dc:	af00      	add	r7, sp, #0
 80221de:	6078      	str	r0, [r7, #4]
 80221e0:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;
        BaseType_t xReturn;

        configASSERT( uxIndexToClear < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80221e2:	683b      	ldr	r3, [r7, #0]
 80221e4:	2b00      	cmp	r3, #0
 80221e6:	d003      	beq.n	80221f0 <xTaskGenericNotifyStateClear+0x18>
 80221e8:	f000 fed6 	bl	8022f98 <ulSetInterruptMask>
 80221ec:	bf00      	nop
 80221ee:	e7fd      	b.n	80221ec <xTaskGenericNotifyStateClear+0x14>

        /* If null is passed in here then it is the calling task that is having
         * its notification state cleared. */
        pxTCB = prvGetTCBFromHandle( xTask );
 80221f0:	687b      	ldr	r3, [r7, #4]
 80221f2:	2b00      	cmp	r3, #0
 80221f4:	d102      	bne.n	80221fc <xTaskGenericNotifyStateClear+0x24>
 80221f6:	4b10      	ldr	r3, [pc, #64]	@ (8022238 <xTaskGenericNotifyStateClear+0x60>)
 80221f8:	681b      	ldr	r3, [r3, #0]
 80221fa:	e000      	b.n	80221fe <xTaskGenericNotifyStateClear+0x26>
 80221fc:	687b      	ldr	r3, [r7, #4]
 80221fe:	60bb      	str	r3, [r7, #8]

        taskENTER_CRITICAL();
 8022200:	f000 fd36 	bl	8022c70 <vPortEnterCritical>
        {
            if( pxTCB->ucNotifyState[ uxIndexToClear ] == taskNOTIFICATION_RECEIVED )
 8022204:	68ba      	ldr	r2, [r7, #8]
 8022206:	683b      	ldr	r3, [r7, #0]
 8022208:	4413      	add	r3, r2
 802220a:	3368      	adds	r3, #104	@ 0x68
 802220c:	781b      	ldrb	r3, [r3, #0]
 802220e:	b2db      	uxtb	r3, r3
 8022210:	2b02      	cmp	r3, #2
 8022212:	d108      	bne.n	8022226 <xTaskGenericNotifyStateClear+0x4e>
            {
                pxTCB->ucNotifyState[ uxIndexToClear ] = taskNOT_WAITING_NOTIFICATION;
 8022214:	68ba      	ldr	r2, [r7, #8]
 8022216:	683b      	ldr	r3, [r7, #0]
 8022218:	4413      	add	r3, r2
 802221a:	3368      	adds	r3, #104	@ 0x68
 802221c:	2200      	movs	r2, #0
 802221e:	701a      	strb	r2, [r3, #0]
                xReturn = pdPASS;
 8022220:	2301      	movs	r3, #1
 8022222:	60fb      	str	r3, [r7, #12]
 8022224:	e001      	b.n	802222a <xTaskGenericNotifyStateClear+0x52>
            }
            else
            {
                xReturn = pdFAIL;
 8022226:	2300      	movs	r3, #0
 8022228:	60fb      	str	r3, [r7, #12]
            }
        }
        taskEXIT_CRITICAL();
 802222a:	f000 fd33 	bl	8022c94 <vPortExitCritical>

        return xReturn;
 802222e:	68fb      	ldr	r3, [r7, #12]
    }
 8022230:	4618      	mov	r0, r3
 8022232:	3710      	adds	r7, #16
 8022234:	46bd      	mov	sp, r7
 8022236:	bd80      	pop	{r7, pc}
 8022238:	20002b08 	.word	0x20002b08

0802223c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 802223c:	b5b0      	push	{r4, r5, r7, lr}
 802223e:	b08a      	sub	sp, #40	@ 0x28
 8022240:	af00      	add	r7, sp, #0
 8022242:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8022246:	607a      	str	r2, [r7, #4]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8022248:	4b38      	ldr	r3, [pc, #224]	@ (802232c <prvAddCurrentTaskToDelayedList+0xf0>)
 802224a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802224e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8022252:	4b37      	ldr	r3, [pc, #220]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 8022254:	681b      	ldr	r3, [r3, #0]
 8022256:	3308      	adds	r3, #8
 8022258:	4618      	mov	r0, r3
 802225a:	f7fd fce9 	bl	801fc30 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 802225e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022262:	1c51      	adds	r1, r2, #1
 8022264:	430b      	orrs	r3, r1
 8022266:	d125      	bne.n	80222b4 <prvAddCurrentTaskToDelayedList+0x78>
 8022268:	687b      	ldr	r3, [r7, #4]
 802226a:	2b00      	cmp	r3, #0
 802226c:	d022      	beq.n	80222b4 <prvAddCurrentTaskToDelayedList+0x78>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 802226e:	4b31      	ldr	r3, [pc, #196]	@ (8022334 <prvAddCurrentTaskToDelayedList+0xf8>)
 8022270:	685b      	ldr	r3, [r3, #4]
 8022272:	61fb      	str	r3, [r7, #28]
 8022274:	4b2e      	ldr	r3, [pc, #184]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 8022276:	681b      	ldr	r3, [r3, #0]
 8022278:	69fa      	ldr	r2, [r7, #28]
 802227a:	611a      	str	r2, [r3, #16]
 802227c:	4b2c      	ldr	r3, [pc, #176]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 802227e:	681b      	ldr	r3, [r3, #0]
 8022280:	69fa      	ldr	r2, [r7, #28]
 8022282:	68d2      	ldr	r2, [r2, #12]
 8022284:	615a      	str	r2, [r3, #20]
 8022286:	4b2a      	ldr	r3, [pc, #168]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 8022288:	681a      	ldr	r2, [r3, #0]
 802228a:	69fb      	ldr	r3, [r7, #28]
 802228c:	68db      	ldr	r3, [r3, #12]
 802228e:	3208      	adds	r2, #8
 8022290:	609a      	str	r2, [r3, #8]
 8022292:	4b27      	ldr	r3, [pc, #156]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 8022294:	681b      	ldr	r3, [r3, #0]
 8022296:	f103 0208 	add.w	r2, r3, #8
 802229a:	69fb      	ldr	r3, [r7, #28]
 802229c:	60da      	str	r2, [r3, #12]
 802229e:	4b24      	ldr	r3, [pc, #144]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 80222a0:	681b      	ldr	r3, [r3, #0]
 80222a2:	4a24      	ldr	r2, [pc, #144]	@ (8022334 <prvAddCurrentTaskToDelayedList+0xf8>)
 80222a4:	61da      	str	r2, [r3, #28]
 80222a6:	4b23      	ldr	r3, [pc, #140]	@ (8022334 <prvAddCurrentTaskToDelayedList+0xf8>)
 80222a8:	681b      	ldr	r3, [r3, #0]
 80222aa:	3301      	adds	r3, #1
 80222ac:	4a21      	ldr	r2, [pc, #132]	@ (8022334 <prvAddCurrentTaskToDelayedList+0xf8>)
 80222ae:	6013      	str	r3, [r2, #0]
 80222b0:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80222b2:	e037      	b.n	8022324 <prvAddCurrentTaskToDelayedList+0xe8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80222b4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80222b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80222bc:	1884      	adds	r4, r0, r2
 80222be:	eb41 0503 	adc.w	r5, r1, r3
 80222c2:	e9c7 4504 	strd	r4, r5, [r7, #16]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80222c6:	4b1a      	ldr	r3, [pc, #104]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 80222c8:	6819      	ldr	r1, [r3, #0]
 80222ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80222ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
            if( xTimeToWake < xConstTickCount )
 80222d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80222d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80222da:	4290      	cmp	r0, r2
 80222dc:	eb71 0303 	sbcs.w	r3, r1, r3
 80222e0:	d209      	bcs.n	80222f6 <prvAddCurrentTaskToDelayedList+0xba>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80222e2:	4b15      	ldr	r3, [pc, #84]	@ (8022338 <prvAddCurrentTaskToDelayedList+0xfc>)
 80222e4:	681a      	ldr	r2, [r3, #0]
 80222e6:	4b12      	ldr	r3, [pc, #72]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 80222e8:	681b      	ldr	r3, [r3, #0]
 80222ea:	3308      	adds	r3, #8
 80222ec:	4619      	mov	r1, r3
 80222ee:	4610      	mov	r0, r2
 80222f0:	f7fd fc5e 	bl	801fbb0 <vListInsert>
}
 80222f4:	e016      	b.n	8022324 <prvAddCurrentTaskToDelayedList+0xe8>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80222f6:	4b11      	ldr	r3, [pc, #68]	@ (802233c <prvAddCurrentTaskToDelayedList+0x100>)
 80222f8:	681a      	ldr	r2, [r3, #0]
 80222fa:	4b0d      	ldr	r3, [pc, #52]	@ (8022330 <prvAddCurrentTaskToDelayedList+0xf4>)
 80222fc:	681b      	ldr	r3, [r3, #0]
 80222fe:	3308      	adds	r3, #8
 8022300:	4619      	mov	r1, r3
 8022302:	4610      	mov	r0, r2
 8022304:	f7fd fc54 	bl	801fbb0 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8022308:	4b0d      	ldr	r3, [pc, #52]	@ (8022340 <prvAddCurrentTaskToDelayedList+0x104>)
 802230a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802230e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8022312:	4290      	cmp	r0, r2
 8022314:	eb71 0303 	sbcs.w	r3, r1, r3
 8022318:	d204      	bcs.n	8022324 <prvAddCurrentTaskToDelayedList+0xe8>
                    xNextTaskUnblockTime = xTimeToWake;
 802231a:	4909      	ldr	r1, [pc, #36]	@ (8022340 <prvAddCurrentTaskToDelayedList+0x104>)
 802231c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022320:	e9c1 2300 	strd	r2, r3, [r1]
}
 8022324:	bf00      	nop
 8022326:	3728      	adds	r7, #40	@ 0x28
 8022328:	46bd      	mov	sp, r7
 802232a:	bdb0      	pop	{r4, r5, r7, pc}
 802232c:	200030e0 	.word	0x200030e0
 8022330:	20002b08 	.word	0x20002b08
 8022334:	200030c0 	.word	0x200030c0
 8022338:	20003084 	.word	0x20003084
 802233c:	20003080 	.word	0x20003080
 8022340:	20003108 	.word	0x20003108

08022344 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8022344:	b580      	push	{r7, lr}
 8022346:	b088      	sub	sp, #32
 8022348:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 802234a:	2300      	movs	r3, #0
 802234c:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 802234e:	f000 fadd 	bl	802290c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8022352:	4b18      	ldr	r3, [pc, #96]	@ (80223b4 <xTimerCreateTimerTask+0x70>)
 8022354:	681b      	ldr	r3, [r3, #0]
 8022356:	2b00      	cmp	r3, #0
 8022358:	d020      	beq.n	802239c <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 802235a:	2300      	movs	r3, #0
 802235c:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 802235e:	2300      	movs	r3, #0
 8022360:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8022362:	463a      	mov	r2, r7
 8022364:	1d39      	adds	r1, r7, #4
 8022366:	f107 0308 	add.w	r3, r7, #8
 802236a:	4618      	mov	r0, r3
 802236c:	f7fd fbb2 	bl	801fad4 <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8022370:	6839      	ldr	r1, [r7, #0]
 8022372:	687b      	ldr	r3, [r7, #4]
 8022374:	68ba      	ldr	r2, [r7, #8]
 8022376:	9202      	str	r2, [sp, #8]
 8022378:	9301      	str	r3, [sp, #4]
 802237a:	2302      	movs	r3, #2
 802237c:	9300      	str	r3, [sp, #0]
 802237e:	2300      	movs	r3, #0
 8022380:	460a      	mov	r2, r1
 8022382:	490d      	ldr	r1, [pc, #52]	@ (80223b8 <xTimerCreateTimerTask+0x74>)
 8022384:	480d      	ldr	r0, [pc, #52]	@ (80223bc <xTimerCreateTimerTask+0x78>)
 8022386:	f7fe f9e6 	bl	8020756 <xTaskCreateStatic>
 802238a:	4603      	mov	r3, r0
 802238c:	4a0c      	ldr	r2, [pc, #48]	@ (80223c0 <xTimerCreateTimerTask+0x7c>)
 802238e:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8022390:	4b0b      	ldr	r3, [pc, #44]	@ (80223c0 <xTimerCreateTimerTask+0x7c>)
 8022392:	681b      	ldr	r3, [r3, #0]
 8022394:	2b00      	cmp	r3, #0
 8022396:	d001      	beq.n	802239c <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8022398:	2301      	movs	r3, #1
 802239a:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 802239c:	68fb      	ldr	r3, [r7, #12]
 802239e:	2b00      	cmp	r3, #0
 80223a0:	d103      	bne.n	80223aa <xTimerCreateTimerTask+0x66>
 80223a2:	f000 fdf9 	bl	8022f98 <ulSetInterruptMask>
 80223a6:	bf00      	nop
 80223a8:	e7fd      	b.n	80223a6 <xTimerCreateTimerTask+0x62>
        return xReturn;
 80223aa:	68fb      	ldr	r3, [r7, #12]
    }
 80223ac:	4618      	mov	r0, r3
 80223ae:	3710      	adds	r7, #16
 80223b0:	46bd      	mov	sp, r7
 80223b2:	bd80      	pop	{r7, pc}
 80223b4:	20003150 	.word	0x20003150
 80223b8:	0802a058 	.word	0x0802a058
 80223bc:	0802249d 	.word	0x0802249d
 80223c0:	20003154 	.word	0x20003154

080223c4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80223c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80223c8:	b088      	sub	sp, #32
 80223ca:	af04      	add	r7, sp, #16
 80223cc:	60f8      	str	r0, [r7, #12]
 80223ce:	e9c7 2300 	strd	r2, r3, [r7]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80223d2:	e00d      	b.n	80223f0 <prvReloadTimer+0x2c>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80223d4:	68fb      	ldr	r3, [r7, #12]
 80223d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80223da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80223de:	1884      	adds	r4, r0, r2
 80223e0:	eb41 0503 	adc.w	r5, r1, r3
 80223e4:	e9c7 4500 	strd	r4, r5, [r7]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80223e8:	68fb      	ldr	r3, [r7, #12]
 80223ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80223ec:	68f8      	ldr	r0, [r7, #12]
 80223ee:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80223f0:	68fb      	ldr	r3, [r7, #12]
 80223f2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80223f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80223fa:	eb10 0802 	adds.w	r8, r0, r2
 80223fe:	eb41 0903 	adc.w	r9, r1, r3
 8022402:	e9d7 2300 	ldrd	r2, r3, [r7]
 8022406:	e9cd 2302 	strd	r2, r3, [sp, #8]
 802240a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 802240e:	e9cd 2300 	strd	r2, r3, [sp]
 8022412:	4642      	mov	r2, r8
 8022414:	464b      	mov	r3, r9
 8022416:	68f8      	ldr	r0, [r7, #12]
 8022418:	f000 f8fe 	bl	8022618 <prvInsertTimerInActiveList>
 802241c:	4603      	mov	r3, r0
 802241e:	2b00      	cmp	r3, #0
 8022420:	d1d8      	bne.n	80223d4 <prvReloadTimer+0x10>
        }
    }
 8022422:	bf00      	nop
 8022424:	bf00      	nop
 8022426:	3710      	adds	r7, #16
 8022428:	46bd      	mov	sp, r7
 802242a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08022430 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8022430:	b580      	push	{r7, lr}
 8022432:	b088      	sub	sp, #32
 8022434:	af02      	add	r7, sp, #8
 8022436:	e9c7 0102 	strd	r0, r1, [r7, #8]
 802243a:	e9c7 2300 	strd	r2, r3, [r7]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802243e:	4b16      	ldr	r3, [pc, #88]	@ (8022498 <prvProcessExpiredTimer+0x68>)
 8022440:	681b      	ldr	r3, [r3, #0]
 8022442:	691b      	ldr	r3, [r3, #16]
 8022444:	691b      	ldr	r3, [r3, #16]
 8022446:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8022448:	697b      	ldr	r3, [r7, #20]
 802244a:	3308      	adds	r3, #8
 802244c:	4618      	mov	r0, r3
 802244e:	f7fd fbef 	bl	801fc30 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8022452:	697b      	ldr	r3, [r7, #20]
 8022454:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8022458:	f003 0304 	and.w	r3, r3, #4
 802245c:	2b00      	cmp	r3, #0
 802245e:	d009      	beq.n	8022474 <prvProcessExpiredTimer+0x44>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8022460:	e9d7 2300 	ldrd	r2, r3, [r7]
 8022464:	e9cd 2300 	strd	r2, r3, [sp]
 8022468:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802246c:	6978      	ldr	r0, [r7, #20]
 802246e:	f7ff ffa9 	bl	80223c4 <prvReloadTimer>
 8022472:	e008      	b.n	8022486 <prvProcessExpiredTimer+0x56>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8022474:	697b      	ldr	r3, [r7, #20]
 8022476:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 802247a:	f023 0301 	bic.w	r3, r3, #1
 802247e:	b2da      	uxtb	r2, r3
 8022480:	697b      	ldr	r3, [r7, #20]
 8022482:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8022486:	697b      	ldr	r3, [r7, #20]
 8022488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802248a:	6978      	ldr	r0, [r7, #20]
 802248c:	4798      	blx	r3
    }
 802248e:	bf00      	nop
 8022490:	3718      	adds	r7, #24
 8022492:	46bd      	mov	sp, r7
 8022494:	bd80      	pop	{r7, pc}
 8022496:	bf00      	nop
 8022498:	20003148 	.word	0x20003148

0802249c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 802249c:	b580      	push	{r7, lr}
 802249e:	b086      	sub	sp, #24
 80224a0:	af00      	add	r7, sp, #0
 80224a2:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80224a4:	f107 030c 	add.w	r3, r7, #12
 80224a8:	4618      	mov	r0, r3
 80224aa:	f000 f861 	bl	8022570 <prvGetNextExpireTime>
 80224ae:	e9c7 0104 	strd	r0, r1, [r7, #16]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80224b2:	68fb      	ldr	r3, [r7, #12]
 80224b4:	461a      	mov	r2, r3
 80224b6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80224ba:	f000 f805 	bl	80224c8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80224be:	f000 f901 	bl	80226c4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80224c2:	bf00      	nop
 80224c4:	e7ee      	b.n	80224a4 <prvTimerTask+0x8>
	...

080224c8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80224c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80224ca:	b08b      	sub	sp, #44	@ 0x2c
 80224cc:	af02      	add	r7, sp, #8
 80224ce:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80224d2:	607a      	str	r2, [r7, #4]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80224d4:	f7fe fc78 	bl	8020dc8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80224d8:	f107 0314 	add.w	r3, r7, #20
 80224dc:	4618      	mov	r0, r3
 80224de:	f000 f873 	bl	80225c8 <prvSampleTimeNow>
 80224e2:	e9c7 0106 	strd	r0, r1, [r7, #24]

            if( xTimerListsWereSwitched == pdFALSE )
 80224e6:	697b      	ldr	r3, [r7, #20]
 80224e8:	2b00      	cmp	r3, #0
 80224ea:	d137      	bne.n	802255c <prvProcessTimerOrBlockTask+0x94>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80224ec:	687b      	ldr	r3, [r7, #4]
 80224ee:	2b00      	cmp	r3, #0
 80224f0:	d110      	bne.n	8022514 <prvProcessTimerOrBlockTask+0x4c>
 80224f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80224f6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80224fa:	4290      	cmp	r0, r2
 80224fc:	eb71 0303 	sbcs.w	r3, r1, r3
 8022500:	d308      	bcc.n	8022514 <prvProcessTimerOrBlockTask+0x4c>
                {
                    ( void ) xTaskResumeAll();
 8022502:	f7fe fcb9 	bl	8020e78 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8022506:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802250a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 802250e:	f7ff ff8f 	bl	8022430 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8022512:	e025      	b.n	8022560 <prvProcessTimerOrBlockTask+0x98>
                    if( xListWasEmpty != pdFALSE )
 8022514:	687b      	ldr	r3, [r7, #4]
 8022516:	2b00      	cmp	r3, #0
 8022518:	d008      	beq.n	802252c <prvProcessTimerOrBlockTask+0x64>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 802251a:	4b13      	ldr	r3, [pc, #76]	@ (8022568 <prvProcessTimerOrBlockTask+0xa0>)
 802251c:	681b      	ldr	r3, [r3, #0]
 802251e:	681b      	ldr	r3, [r3, #0]
 8022520:	2b00      	cmp	r3, #0
 8022522:	d101      	bne.n	8022528 <prvProcessTimerOrBlockTask+0x60>
 8022524:	2301      	movs	r3, #1
 8022526:	e000      	b.n	802252a <prvProcessTimerOrBlockTask+0x62>
 8022528:	2300      	movs	r3, #0
 802252a:	607b      	str	r3, [r7, #4]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 802252c:	4b0f      	ldr	r3, [pc, #60]	@ (802256c <prvProcessTimerOrBlockTask+0xa4>)
 802252e:	681e      	ldr	r6, [r3, #0]
 8022530:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8022534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8022538:	1a84      	subs	r4, r0, r2
 802253a:	eb61 0503 	sbc.w	r5, r1, r3
 802253e:	687b      	ldr	r3, [r7, #4]
 8022540:	9300      	str	r3, [sp, #0]
 8022542:	4622      	mov	r2, r4
 8022544:	462b      	mov	r3, r5
 8022546:	4630      	mov	r0, r6
 8022548:	f7fe f8ce 	bl	80206e8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 802254c:	f7fe fc94 	bl	8020e78 <xTaskResumeAll>
 8022550:	4603      	mov	r3, r0
 8022552:	2b00      	cmp	r3, #0
 8022554:	d104      	bne.n	8022560 <prvProcessTimerOrBlockTask+0x98>
                        portYIELD_WITHIN_API();
 8022556:	f000 fb79 	bl	8022c4c <vPortYield>
    }
 802255a:	e001      	b.n	8022560 <prvProcessTimerOrBlockTask+0x98>
                ( void ) xTaskResumeAll();
 802255c:	f7fe fc8c 	bl	8020e78 <xTaskResumeAll>
    }
 8022560:	bf00      	nop
 8022562:	3724      	adds	r7, #36	@ 0x24
 8022564:	46bd      	mov	sp, r7
 8022566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022568:	2000314c 	.word	0x2000314c
 802256c:	20003150 	.word	0x20003150

08022570 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8022570:	b480      	push	{r7}
 8022572:	b085      	sub	sp, #20
 8022574:	af00      	add	r7, sp, #0
 8022576:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8022578:	4b12      	ldr	r3, [pc, #72]	@ (80225c4 <prvGetNextExpireTime+0x54>)
 802257a:	681b      	ldr	r3, [r3, #0]
 802257c:	681b      	ldr	r3, [r3, #0]
 802257e:	2b00      	cmp	r3, #0
 8022580:	d101      	bne.n	8022586 <prvGetNextExpireTime+0x16>
 8022582:	2201      	movs	r2, #1
 8022584:	e000      	b.n	8022588 <prvGetNextExpireTime+0x18>
 8022586:	2200      	movs	r2, #0
 8022588:	687b      	ldr	r3, [r7, #4]
 802258a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 802258c:	687b      	ldr	r3, [r7, #4]
 802258e:	681b      	ldr	r3, [r3, #0]
 8022590:	2b00      	cmp	r3, #0
 8022592:	d107      	bne.n	80225a4 <prvGetNextExpireTime+0x34>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8022594:	4b0b      	ldr	r3, [pc, #44]	@ (80225c4 <prvGetNextExpireTime+0x54>)
 8022596:	681b      	ldr	r3, [r3, #0]
 8022598:	691b      	ldr	r3, [r3, #16]
 802259a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802259e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80225a2:	e005      	b.n	80225b0 <prvGetNextExpireTime+0x40>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80225a4:	f04f 0200 	mov.w	r2, #0
 80225a8:	f04f 0300 	mov.w	r3, #0
 80225ac:	e9c7 2302 	strd	r2, r3, [r7, #8]
        }

        return xNextExpireTime;
 80225b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    }
 80225b4:	4610      	mov	r0, r2
 80225b6:	4619      	mov	r1, r3
 80225b8:	3714      	adds	r7, #20
 80225ba:	46bd      	mov	sp, r7
 80225bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80225c0:	4770      	bx	lr
 80225c2:	bf00      	nop
 80225c4:	20003148 	.word	0x20003148

080225c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80225c8:	b580      	push	{r7, lr}
 80225ca:	b084      	sub	sp, #16
 80225cc:	af00      	add	r7, sp, #0
 80225ce:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80225d0:	f7fe fd4c 	bl	802106c <xTaskGetTickCount>
 80225d4:	e9c7 0102 	strd	r0, r1, [r7, #8]

        if( xTimeNow < xLastTime )
 80225d8:	4b0e      	ldr	r3, [pc, #56]	@ (8022614 <prvSampleTimeNow+0x4c>)
 80225da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80225de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80225e2:	4290      	cmp	r0, r2
 80225e4:	eb71 0303 	sbcs.w	r3, r1, r3
 80225e8:	d205      	bcs.n	80225f6 <prvSampleTimeNow+0x2e>
        {
            prvSwitchTimerLists();
 80225ea:	f000 f965 	bl	80228b8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80225ee:	687b      	ldr	r3, [r7, #4]
 80225f0:	2201      	movs	r2, #1
 80225f2:	601a      	str	r2, [r3, #0]
 80225f4:	e002      	b.n	80225fc <prvSampleTimeNow+0x34>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80225f6:	687b      	ldr	r3, [r7, #4]
 80225f8:	2200      	movs	r2, #0
 80225fa:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80225fc:	4905      	ldr	r1, [pc, #20]	@ (8022614 <prvSampleTimeNow+0x4c>)
 80225fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022602:	e9c1 2300 	strd	r2, r3, [r1]

        return xTimeNow;
 8022606:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    }
 802260a:	4610      	mov	r0, r2
 802260c:	4619      	mov	r1, r3
 802260e:	3710      	adds	r7, #16
 8022610:	46bd      	mov	sp, r7
 8022612:	bd80      	pop	{r7, pc}
 8022614:	20003158 	.word	0x20003158

08022618 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8022618:	b5b0      	push	{r4, r5, r7, lr}
 802261a:	b086      	sub	sp, #24
 802261c:	af00      	add	r7, sp, #0
 802261e:	60f8      	str	r0, [r7, #12]
 8022620:	e9c7 2300 	strd	r2, r3, [r7]
        BaseType_t xProcessTimerNow = pdFALSE;
 8022624:	2300      	movs	r3, #0
 8022626:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8022628:	68f9      	ldr	r1, [r7, #12]
 802262a:	e9d7 2300 	ldrd	r2, r3, [r7]
 802262e:	e9c1 2302 	strd	r2, r3, [r1, #8]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8022632:	68fb      	ldr	r3, [r7, #12]
 8022634:	68fa      	ldr	r2, [r7, #12]
 8022636:	619a      	str	r2, [r3, #24]

        if( xNextExpiryTime <= xTimeNow )
 8022638:	e9d7 2300 	ldrd	r2, r3, [r7]
 802263c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8022640:	4290      	cmp	r0, r2
 8022642:	eb71 0303 	sbcs.w	r3, r1, r3
 8022646:	d319      	bcc.n	802267c <prvInsertTimerInActiveList+0x64>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8022648:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 802264c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8022650:	1a84      	subs	r4, r0, r2
 8022652:	eb61 0503 	sbc.w	r5, r1, r3
 8022656:	68fb      	ldr	r3, [r7, #12]
 8022658:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 802265c:	4294      	cmp	r4, r2
 802265e:	eb75 0303 	sbcs.w	r3, r5, r3
 8022662:	d302      	bcc.n	802266a <prvInsertTimerInActiveList+0x52>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8022664:	2301      	movs	r3, #1
 8022666:	617b      	str	r3, [r7, #20]
 8022668:	e023      	b.n	80226b2 <prvInsertTimerInActiveList+0x9a>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 802266a:	4b14      	ldr	r3, [pc, #80]	@ (80226bc <prvInsertTimerInActiveList+0xa4>)
 802266c:	681a      	ldr	r2, [r3, #0]
 802266e:	68fb      	ldr	r3, [r7, #12]
 8022670:	3308      	adds	r3, #8
 8022672:	4619      	mov	r1, r3
 8022674:	4610      	mov	r0, r2
 8022676:	f7fd fa9b 	bl	801fbb0 <vListInsert>
 802267a:	e01a      	b.n	80226b2 <prvInsertTimerInActiveList+0x9a>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 802267c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8022680:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8022684:	4290      	cmp	r0, r2
 8022686:	eb71 0303 	sbcs.w	r3, r1, r3
 802268a:	d20a      	bcs.n	80226a2 <prvInsertTimerInActiveList+0x8a>
 802268c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8022690:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8022694:	4290      	cmp	r0, r2
 8022696:	eb71 0303 	sbcs.w	r3, r1, r3
 802269a:	d302      	bcc.n	80226a2 <prvInsertTimerInActiveList+0x8a>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 802269c:	2301      	movs	r3, #1
 802269e:	617b      	str	r3, [r7, #20]
 80226a0:	e007      	b.n	80226b2 <prvInsertTimerInActiveList+0x9a>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80226a2:	4b07      	ldr	r3, [pc, #28]	@ (80226c0 <prvInsertTimerInActiveList+0xa8>)
 80226a4:	681a      	ldr	r2, [r3, #0]
 80226a6:	68fb      	ldr	r3, [r7, #12]
 80226a8:	3308      	adds	r3, #8
 80226aa:	4619      	mov	r1, r3
 80226ac:	4610      	mov	r0, r2
 80226ae:	f7fd fa7f 	bl	801fbb0 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80226b2:	697b      	ldr	r3, [r7, #20]
    }
 80226b4:	4618      	mov	r0, r3
 80226b6:	3718      	adds	r7, #24
 80226b8:	46bd      	mov	sp, r7
 80226ba:	bdb0      	pop	{r4, r5, r7, pc}
 80226bc:	2000314c 	.word	0x2000314c
 80226c0:	20003148 	.word	0x20003148

080226c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80226c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80226c8:	b090      	sub	sp, #64	@ 0x40
 80226ca:	af04      	add	r7, sp, #16
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80226cc:	e0dd      	b.n	802288a <prvProcessReceivedCommands+0x1c6>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80226ce:	68bb      	ldr	r3, [r7, #8]
 80226d0:	2b00      	cmp	r3, #0
 80226d2:	da12      	bge.n	80226fa <prvProcessReceivedCommands+0x36>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80226d4:	f107 0308 	add.w	r3, r7, #8
 80226d8:	3308      	adds	r3, #8
 80226da:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 80226dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80226de:	2b00      	cmp	r3, #0
 80226e0:	d103      	bne.n	80226ea <prvProcessReceivedCommands+0x26>
 80226e2:	f000 fc59 	bl	8022f98 <ulSetInterruptMask>
 80226e6:	bf00      	nop
 80226e8:	e7fd      	b.n	80226e6 <prvProcessReceivedCommands+0x22>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80226ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80226ec:	681b      	ldr	r3, [r3, #0]
 80226ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80226f0:	6850      	ldr	r0, [r2, #4]
 80226f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80226f4:	6892      	ldr	r2, [r2, #8]
 80226f6:	4611      	mov	r1, r2
 80226f8:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80226fa:	68bb      	ldr	r3, [r7, #8]
 80226fc:	2b00      	cmp	r3, #0
 80226fe:	f2c0 80c4 	blt.w	802288a <prvProcessReceivedCommands+0x1c6>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8022702:	69bb      	ldr	r3, [r7, #24]
 8022704:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8022706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022708:	69db      	ldr	r3, [r3, #28]
 802270a:	2b00      	cmp	r3, #0
 802270c:	d004      	beq.n	8022718 <prvProcessReceivedCommands+0x54>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 802270e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022710:	3308      	adds	r3, #8
 8022712:	4618      	mov	r0, r3
 8022714:	f7fd fa8c 	bl	801fc30 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8022718:	1d3b      	adds	r3, r7, #4
 802271a:	4618      	mov	r0, r3
 802271c:	f7ff ff54 	bl	80225c8 <prvSampleTimeNow>
 8022720:	e9c7 0108 	strd	r0, r1, [r7, #32]

                switch( xMessage.xMessageID )
 8022724:	68bb      	ldr	r3, [r7, #8]
 8022726:	3b01      	subs	r3, #1
 8022728:	2b08      	cmp	r3, #8
 802272a:	f200 80ab 	bhi.w	8022884 <prvProcessReceivedCommands+0x1c0>
 802272e:	a201      	add	r2, pc, #4	@ (adr r2, 8022734 <prvProcessReceivedCommands+0x70>)
 8022730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022734:	08022759 	.word	0x08022759
 8022738:	08022759 	.word	0x08022759
 802273c:	080227eb 	.word	0x080227eb
 8022740:	080227ff 	.word	0x080227ff
 8022744:	0802285b 	.word	0x0802285b
 8022748:	08022759 	.word	0x08022759
 802274c:	08022759 	.word	0x08022759
 8022750:	080227eb 	.word	0x080227eb
 8022754:	080227ff 	.word	0x080227ff
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8022758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802275a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 802275e:	f043 0301 	orr.w	r3, r3, #1
 8022762:	b2da      	uxtb	r2, r3
 8022764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022766:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 802276a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 802276e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022770:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8022774:	1884      	adds	r4, r0, r2
 8022776:	eb41 0503 	adc.w	r5, r1, r3
 802277a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802277e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8022782:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022786:	e9cd 2300 	strd	r2, r3, [sp]
 802278a:	4622      	mov	r2, r4
 802278c:	462b      	mov	r3, r5
 802278e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8022790:	f7ff ff42 	bl	8022618 <prvInsertTimerInActiveList>
 8022794:	4603      	mov	r3, r0
 8022796:	2b00      	cmp	r3, #0
 8022798:	d076      	beq.n	8022888 <prvProcessReceivedCommands+0x1c4>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 802279a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802279c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80227a0:	f003 0304 	and.w	r3, r3, #4
 80227a4:	2b00      	cmp	r3, #0
 80227a6:	d012      	beq.n	80227ce <prvProcessReceivedCommands+0x10a>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80227a8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80227ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80227b2:	eb10 0802 	adds.w	r8, r0, r2
 80227b6:	eb41 0903 	adc.w	r9, r1, r3
 80227ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80227be:	e9cd 2300 	strd	r2, r3, [sp]
 80227c2:	4642      	mov	r2, r8
 80227c4:	464b      	mov	r3, r9
 80227c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80227c8:	f7ff fdfc 	bl	80223c4 <prvReloadTimer>
 80227cc:	e008      	b.n	80227e0 <prvProcessReceivedCommands+0x11c>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80227ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227d0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80227d4:	f023 0301 	bic.w	r3, r3, #1
 80227d8:	b2da      	uxtb	r2, r3
 80227da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80227e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80227e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80227e6:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80227e8:	e04e      	b.n	8022888 <prvProcessReceivedCommands+0x1c4>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80227ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227ec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80227f0:	f023 0301 	bic.w	r3, r3, #1
 80227f4:	b2da      	uxtb	r2, r3
 80227f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        break;
 80227fc:	e045      	b.n	802288a <prvProcessReceivedCommands+0x1c6>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80227fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022800:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8022804:	f043 0301 	orr.w	r3, r3, #1
 8022808:	b2da      	uxtb	r2, r3
 802280a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802280c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8022810:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022814:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8022816:	e9c1 2308 	strd	r2, r3, [r1, #32]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 802281a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802281c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8022820:	4313      	orrs	r3, r2
 8022822:	d103      	bne.n	802282c <prvProcessReceivedCommands+0x168>
 8022824:	f000 fbb8 	bl	8022f98 <ulSetInterruptMask>
 8022828:	bf00      	nop
 802282a:	e7fd      	b.n	8022828 <prvProcessReceivedCommands+0x164>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 802282c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802282e:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8022832:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022836:	eb10 0a02 	adds.w	sl, r0, r2
 802283a:	eb41 0b03 	adc.w	fp, r1, r3
 802283e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022842:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8022846:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802284a:	e9cd 2300 	strd	r2, r3, [sp]
 802284e:	4652      	mov	r2, sl
 8022850:	465b      	mov	r3, fp
 8022852:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8022854:	f7ff fee0 	bl	8022618 <prvInsertTimerInActiveList>
                        break;
 8022858:	e017      	b.n	802288a <prvProcessReceivedCommands+0x1c6>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 802285a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802285c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8022860:	f003 0302 	and.w	r3, r3, #2
 8022864:	2b00      	cmp	r3, #0
 8022866:	d103      	bne.n	8022870 <prvProcessReceivedCommands+0x1ac>
                            {
                                vPortFree( pxTimer );
 8022868:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 802286a:	f000 fc4f 	bl	802310c <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 802286e:	e00c      	b.n	802288a <prvProcessReceivedCommands+0x1c6>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8022870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022872:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8022876:	f023 0301 	bic.w	r3, r3, #1
 802287a:	b2da      	uxtb	r2, r3
 802287c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802287e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        break;
 8022882:	e002      	b.n	802288a <prvProcessReceivedCommands+0x1c6>

                    default:
                        /* Don't expect to get here. */
                        break;
 8022884:	bf00      	nop
 8022886:	e000      	b.n	802288a <prvProcessReceivedCommands+0x1c6>
                        break;
 8022888:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 802288a:	4b0a      	ldr	r3, [pc, #40]	@ (80228b4 <prvProcessReceivedCommands+0x1f0>)
 802288c:	6818      	ldr	r0, [r3, #0]
 802288e:	f107 0108 	add.w	r1, r7, #8
 8022892:	f04f 0200 	mov.w	r2, #0
 8022896:	f04f 0300 	mov.w	r3, #0
 802289a:	f7fd fc9f 	bl	80201dc <xQueueReceive>
 802289e:	4603      	mov	r3, r0
 80228a0:	2b00      	cmp	r3, #0
 80228a2:	f47f af14 	bne.w	80226ce <prvProcessReceivedCommands+0xa>
                }
            }
        }
    }
 80228a6:	bf00      	nop
 80228a8:	bf00      	nop
 80228aa:	3730      	adds	r7, #48	@ 0x30
 80228ac:	46bd      	mov	sp, r7
 80228ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80228b2:	bf00      	nop
 80228b4:	20003150 	.word	0x20003150

080228b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80228b8:	b580      	push	{r7, lr}
 80228ba:	b084      	sub	sp, #16
 80228bc:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80228be:	e00e      	b.n	80228de <prvSwitchTimerLists+0x26>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80228c0:	4b10      	ldr	r3, [pc, #64]	@ (8022904 <prvSwitchTimerLists+0x4c>)
 80228c2:	681b      	ldr	r3, [r3, #0]
 80228c4:	691b      	ldr	r3, [r3, #16]
 80228c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228ca:	e9c7 2300 	strd	r2, r3, [r7]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80228ce:	f04f 32ff 	mov.w	r2, #4294967295
 80228d2:	f04f 33ff 	mov.w	r3, #4294967295
 80228d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80228da:	f7ff fda9 	bl	8022430 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80228de:	4b09      	ldr	r3, [pc, #36]	@ (8022904 <prvSwitchTimerLists+0x4c>)
 80228e0:	681b      	ldr	r3, [r3, #0]
 80228e2:	681b      	ldr	r3, [r3, #0]
 80228e4:	2b00      	cmp	r3, #0
 80228e6:	d1eb      	bne.n	80228c0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80228e8:	4b06      	ldr	r3, [pc, #24]	@ (8022904 <prvSwitchTimerLists+0x4c>)
 80228ea:	681b      	ldr	r3, [r3, #0]
 80228ec:	60fb      	str	r3, [r7, #12]
        pxCurrentTimerList = pxOverflowTimerList;
 80228ee:	4b06      	ldr	r3, [pc, #24]	@ (8022908 <prvSwitchTimerLists+0x50>)
 80228f0:	681b      	ldr	r3, [r3, #0]
 80228f2:	4a04      	ldr	r2, [pc, #16]	@ (8022904 <prvSwitchTimerLists+0x4c>)
 80228f4:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80228f6:	4a04      	ldr	r2, [pc, #16]	@ (8022908 <prvSwitchTimerLists+0x50>)
 80228f8:	68fb      	ldr	r3, [r7, #12]
 80228fa:	6013      	str	r3, [r2, #0]
    }
 80228fc:	bf00      	nop
 80228fe:	3710      	adds	r7, #16
 8022900:	46bd      	mov	sp, r7
 8022902:	bd80      	pop	{r7, pc}
 8022904:	20003148 	.word	0x20003148
 8022908:	2000314c 	.word	0x2000314c

0802290c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 802290c:	b580      	push	{r7, lr}
 802290e:	b082      	sub	sp, #8
 8022910:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8022912:	f000 f9ad 	bl	8022c70 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8022916:	4b15      	ldr	r3, [pc, #84]	@ (802296c <prvCheckForValidListAndQueue+0x60>)
 8022918:	681b      	ldr	r3, [r3, #0]
 802291a:	2b00      	cmp	r3, #0
 802291c:	d120      	bne.n	8022960 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 802291e:	4814      	ldr	r0, [pc, #80]	@ (8022970 <prvCheckForValidListAndQueue+0x64>)
 8022920:	f7fd f8f2 	bl	801fb08 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8022924:	4813      	ldr	r0, [pc, #76]	@ (8022974 <prvCheckForValidListAndQueue+0x68>)
 8022926:	f7fd f8ef 	bl	801fb08 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 802292a:	4b13      	ldr	r3, [pc, #76]	@ (8022978 <prvCheckForValidListAndQueue+0x6c>)
 802292c:	4a10      	ldr	r2, [pc, #64]	@ (8022970 <prvCheckForValidListAndQueue+0x64>)
 802292e:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8022930:	4b12      	ldr	r3, [pc, #72]	@ (802297c <prvCheckForValidListAndQueue+0x70>)
 8022932:	4a10      	ldr	r2, [pc, #64]	@ (8022974 <prvCheckForValidListAndQueue+0x68>)
 8022934:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8022936:	2300      	movs	r3, #0
 8022938:	9300      	str	r3, [sp, #0]
 802293a:	4b11      	ldr	r3, [pc, #68]	@ (8022980 <prvCheckForValidListAndQueue+0x74>)
 802293c:	4a11      	ldr	r2, [pc, #68]	@ (8022984 <prvCheckForValidListAndQueue+0x78>)
 802293e:	2118      	movs	r1, #24
 8022940:	200a      	movs	r0, #10
 8022942:	f7fd fa18 	bl	801fd76 <xQueueGenericCreateStatic>
 8022946:	4603      	mov	r3, r0
 8022948:	4a08      	ldr	r2, [pc, #32]	@ (802296c <prvCheckForValidListAndQueue+0x60>)
 802294a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 802294c:	4b07      	ldr	r3, [pc, #28]	@ (802296c <prvCheckForValidListAndQueue+0x60>)
 802294e:	681b      	ldr	r3, [r3, #0]
 8022950:	2b00      	cmp	r3, #0
 8022952:	d005      	beq.n	8022960 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8022954:	4b05      	ldr	r3, [pc, #20]	@ (802296c <prvCheckForValidListAndQueue+0x60>)
 8022956:	681b      	ldr	r3, [r3, #0]
 8022958:	490b      	ldr	r1, [pc, #44]	@ (8022988 <prvCheckForValidListAndQueue+0x7c>)
 802295a:	4618      	mov	r0, r3
 802295c:	f7fd fe7e 	bl	802065c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8022960:	f000 f998 	bl	8022c94 <vPortExitCritical>
    }
 8022964:	bf00      	nop
 8022966:	46bd      	mov	sp, r7
 8022968:	bd80      	pop	{r7, pc}
 802296a:	bf00      	nop
 802296c:	20003150 	.word	0x20003150
 8022970:	20003118 	.word	0x20003118
 8022974:	20003130 	.word	0x20003130
 8022978:	20003148 	.word	0x20003148
 802297c:	2000314c 	.word	0x2000314c
 8022980:	20003250 	.word	0x20003250
 8022984:	20003160 	.word	0x20003160
 8022988:	0802a060 	.word	0x0802a060

0802298c <vPortSuppressTicksAndSleep>:
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE == 1 )
    __attribute__( ( weak ) ) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
    {
 802298c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8022990:	b08a      	sub	sp, #40	@ 0x28
 8022992:	af00      	add	r7, sp, #0
 8022994:	e9c7 0100 	strd	r0, r1, [r7]
        uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickDecrementsLeft;
        TickType_t xModifiableIdleTime;

        /* Make sure the SysTick reload value does not overflow the counter. */
        if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8022998:	496d      	ldr	r1, [pc, #436]	@ (8022b50 <vPortSuppressTicksAndSleep+0x1c4>)
 802299a:	6809      	ldr	r1, [r1, #0]
 802299c:	2000      	movs	r0, #0
 802299e:	460a      	mov	r2, r1
 80229a0:	4603      	mov	r3, r0
 80229a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80229a6:	4282      	cmp	r2, r0
 80229a8:	418b      	sbcs	r3, r1
 80229aa:	d206      	bcs.n	80229ba <vPortSuppressTicksAndSleep+0x2e>
        {
            xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 80229ac:	4b68      	ldr	r3, [pc, #416]	@ (8022b50 <vPortSuppressTicksAndSleep+0x1c4>)
 80229ae:	681b      	ldr	r3, [r3, #0]
 80229b0:	2200      	movs	r2, #0
 80229b2:	4698      	mov	r8, r3
 80229b4:	4691      	mov	r9, r2
 80229b6:	e9c7 8900 	strd	r8, r9, [r7]
        }

        /* Enter a critical section but don't use the taskENTER_CRITICAL()
         * method as that will mask interrupts that should exit sleep mode. */
        __asm volatile ( "cpsid i" ::: "memory" );
 80229ba:	b672      	cpsid	i
        __asm volatile ( "dsb" );
 80229bc:	f3bf 8f4f 	dsb	sy
        __asm volatile ( "isb" );
 80229c0:	f3bf 8f6f 	isb	sy

        /* If a context switch is pending or a task is waiting for the scheduler
         * to be unsuspended then abandon the low power entry. */
        if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 80229c4:	f7fe ffb4 	bl	8021930 <eTaskConfirmSleepModeStatus>
 80229c8:	4603      	mov	r3, r0
 80229ca:	2b00      	cmp	r3, #0
 80229cc:	d101      	bne.n	80229d2 <vPortSuppressTicksAndSleep+0x46>
        {
            /* Re-enable interrupts - see comments above the cpsid instruction
             * above. */
            __asm volatile ( "cpsie i" ::: "memory" );
 80229ce:	b662      	cpsie	i
            vTaskStepTick( ulCompleteTickPeriods );

            /* Exit with interrupts enabled. */
            __asm volatile ( "cpsie i" ::: "memory" );
        }
    }
 80229d0:	e0b8      	b.n	8022b44 <vPortSuppressTicksAndSleep+0x1b8>
            portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT );
 80229d2:	4b60      	ldr	r3, [pc, #384]	@ (8022b54 <vPortSuppressTicksAndSleep+0x1c8>)
 80229d4:	2206      	movs	r2, #6
 80229d6:	601a      	str	r2, [r3, #0]
            ulSysTickDecrementsLeft = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80229d8:	4b5f      	ldr	r3, [pc, #380]	@ (8022b58 <vPortSuppressTicksAndSleep+0x1cc>)
 80229da:	681b      	ldr	r3, [r3, #0]
 80229dc:	61fb      	str	r3, [r7, #28]
            if( ulSysTickDecrementsLeft == 0 )
 80229de:	69fb      	ldr	r3, [r7, #28]
 80229e0:	2b00      	cmp	r3, #0
 80229e2:	d102      	bne.n	80229ea <vPortSuppressTicksAndSleep+0x5e>
                ulSysTickDecrementsLeft = ulTimerCountsForOneTick;
 80229e4:	4b5d      	ldr	r3, [pc, #372]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 80229e6:	681b      	ldr	r3, [r3, #0]
 80229e8:	61fb      	str	r3, [r7, #28]
            ulReloadValue = ulSysTickDecrementsLeft + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80229ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80229ee:	1e54      	subs	r4, r2, #1
 80229f0:	f143 35ff 	adc.w	r5, r3, #4294967295
 80229f4:	4622      	mov	r2, r4
 80229f6:	4b59      	ldr	r3, [pc, #356]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 80229f8:	681b      	ldr	r3, [r3, #0]
 80229fa:	fb02 f303 	mul.w	r3, r2, r3
 80229fe:	69fa      	ldr	r2, [r7, #28]
 8022a00:	4413      	add	r3, r2
 8022a02:	627b      	str	r3, [r7, #36]	@ 0x24
            if( ( portNVIC_INT_CTRL_REG & portNVIC_PEND_SYSTICK_SET_BIT ) != 0 )
 8022a04:	4b56      	ldr	r3, [pc, #344]	@ (8022b60 <vPortSuppressTicksAndSleep+0x1d4>)
 8022a06:	681b      	ldr	r3, [r3, #0]
 8022a08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8022a0c:	2b00      	cmp	r3, #0
 8022a0e:	d008      	beq.n	8022a22 <vPortSuppressTicksAndSleep+0x96>
                portNVIC_INT_CTRL_REG = portNVIC_PEND_SYSTICK_CLEAR_BIT;
 8022a10:	4b53      	ldr	r3, [pc, #332]	@ (8022b60 <vPortSuppressTicksAndSleep+0x1d4>)
 8022a12:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8022a16:	601a      	str	r2, [r3, #0]
                ulReloadValue -= ulTimerCountsForOneTick;
 8022a18:	4b50      	ldr	r3, [pc, #320]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 8022a1a:	681b      	ldr	r3, [r3, #0]
 8022a1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8022a1e:	1ad3      	subs	r3, r2, r3
 8022a20:	627b      	str	r3, [r7, #36]	@ 0x24
            if( ulReloadValue > ulStoppedTimerCompensation )
 8022a22:	4b50      	ldr	r3, [pc, #320]	@ (8022b64 <vPortSuppressTicksAndSleep+0x1d8>)
 8022a24:	681b      	ldr	r3, [r3, #0]
 8022a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8022a28:	429a      	cmp	r2, r3
 8022a2a:	d904      	bls.n	8022a36 <vPortSuppressTicksAndSleep+0xaa>
                ulReloadValue -= ulStoppedTimerCompensation;
 8022a2c:	4b4d      	ldr	r3, [pc, #308]	@ (8022b64 <vPortSuppressTicksAndSleep+0x1d8>)
 8022a2e:	681b      	ldr	r3, [r3, #0]
 8022a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8022a32:	1ad3      	subs	r3, r2, r3
 8022a34:	627b      	str	r3, [r7, #36]	@ 0x24
            portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8022a36:	4a4c      	ldr	r2, [pc, #304]	@ (8022b68 <vPortSuppressTicksAndSleep+0x1dc>)
 8022a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8022a3a:	6013      	str	r3, [r2, #0]
            portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8022a3c:	4b46      	ldr	r3, [pc, #280]	@ (8022b58 <vPortSuppressTicksAndSleep+0x1cc>)
 8022a3e:	2200      	movs	r2, #0
 8022a40:	601a      	str	r2, [r3, #0]
            portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8022a42:	4b44      	ldr	r3, [pc, #272]	@ (8022b54 <vPortSuppressTicksAndSleep+0x1c8>)
 8022a44:	681b      	ldr	r3, [r3, #0]
 8022a46:	4a43      	ldr	r2, [pc, #268]	@ (8022b54 <vPortSuppressTicksAndSleep+0x1c8>)
 8022a48:	f043 0301 	orr.w	r3, r3, #1
 8022a4c:	6013      	str	r3, [r2, #0]
            xModifiableIdleTime = xExpectedIdleTime;
 8022a4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8022a52:	e9c7 2304 	strd	r2, r3, [r7, #16]
            configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 8022a56:	693b      	ldr	r3, [r7, #16]
 8022a58:	4618      	mov	r0, r3
 8022a5a:	f7e6 fd23 	bl	80094a4 <PreSleepProcessing>
 8022a5e:	f04f 0200 	mov.w	r2, #0
 8022a62:	f04f 0300 	mov.w	r3, #0
 8022a66:	e9c7 2304 	strd	r2, r3, [r7, #16]
            if( xModifiableIdleTime > 0 )
 8022a6a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022a6e:	4313      	orrs	r3, r2
 8022a70:	d004      	beq.n	8022a7c <vPortSuppressTicksAndSleep+0xf0>
                __asm volatile ( "dsb" ::: "memory" );
 8022a72:	f3bf 8f4f 	dsb	sy
                __asm volatile ( "wfi" );
 8022a76:	bf30      	wfi
                __asm volatile ( "isb" );
 8022a78:	f3bf 8f6f 	isb	sy
            configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 8022a7c:	683b      	ldr	r3, [r7, #0]
 8022a7e:	4618      	mov	r0, r3
 8022a80:	f7e6 fd1a 	bl	80094b8 <PostSleepProcessing>
            __asm volatile ( "cpsie i" ::: "memory" );
 8022a84:	b662      	cpsie	i
            __asm volatile ( "dsb" );
 8022a86:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 8022a8a:	f3bf 8f6f 	isb	sy
            __asm volatile ( "cpsid i" ::: "memory" );
 8022a8e:	b672      	cpsid	i
            __asm volatile ( "dsb" );
 8022a90:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 8022a94:	f3bf 8f6f 	isb	sy
            portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT );
 8022a98:	4b2e      	ldr	r3, [pc, #184]	@ (8022b54 <vPortSuppressTicksAndSleep+0x1c8>)
 8022a9a:	2206      	movs	r2, #6
 8022a9c:	601a      	str	r2, [r3, #0]
            if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8022a9e:	4b2d      	ldr	r3, [pc, #180]	@ (8022b54 <vPortSuppressTicksAndSleep+0x1c8>)
 8022aa0:	681b      	ldr	r3, [r3, #0]
 8022aa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8022aa6:	2b00      	cmp	r3, #0
 8022aa8:	d01d      	beq.n	8022ae6 <vPortSuppressTicksAndSleep+0x15a>
                ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8022aaa:	4b2c      	ldr	r3, [pc, #176]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 8022aac:	681a      	ldr	r2, [r3, #0]
 8022aae:	4b2a      	ldr	r3, [pc, #168]	@ (8022b58 <vPortSuppressTicksAndSleep+0x1cc>)
 8022ab0:	6819      	ldr	r1, [r3, #0]
 8022ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8022ab4:	1acb      	subs	r3, r1, r3
 8022ab6:	4413      	add	r3, r2
 8022ab8:	3b01      	subs	r3, #1
 8022aba:	61bb      	str	r3, [r7, #24]
                if( ( ulCalculatedLoadValue <= ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8022abc:	4b29      	ldr	r3, [pc, #164]	@ (8022b64 <vPortSuppressTicksAndSleep+0x1d8>)
 8022abe:	681b      	ldr	r3, [r3, #0]
 8022ac0:	69ba      	ldr	r2, [r7, #24]
 8022ac2:	429a      	cmp	r2, r3
 8022ac4:	d904      	bls.n	8022ad0 <vPortSuppressTicksAndSleep+0x144>
 8022ac6:	4b25      	ldr	r3, [pc, #148]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 8022ac8:	681b      	ldr	r3, [r3, #0]
 8022aca:	69ba      	ldr	r2, [r7, #24]
 8022acc:	429a      	cmp	r2, r3
 8022ace:	d903      	bls.n	8022ad8 <vPortSuppressTicksAndSleep+0x14c>
                    ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8022ad0:	4b22      	ldr	r3, [pc, #136]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 8022ad2:	681b      	ldr	r3, [r3, #0]
 8022ad4:	3b01      	subs	r3, #1
 8022ad6:	61bb      	str	r3, [r7, #24]
                portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8022ad8:	4a23      	ldr	r2, [pc, #140]	@ (8022b68 <vPortSuppressTicksAndSleep+0x1dc>)
 8022ada:	69bb      	ldr	r3, [r7, #24]
 8022adc:	6013      	str	r3, [r2, #0]
                ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8022ade:	683b      	ldr	r3, [r7, #0]
 8022ae0:	3b01      	subs	r3, #1
 8022ae2:	623b      	str	r3, [r7, #32]
 8022ae4:	e01a      	b.n	8022b1c <vPortSuppressTicksAndSleep+0x190>
                ulSysTickDecrementsLeft = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8022ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8022b58 <vPortSuppressTicksAndSleep+0x1cc>)
 8022ae8:	681b      	ldr	r3, [r3, #0]
 8022aea:	61fb      	str	r3, [r7, #28]
                ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - ulSysTickDecrementsLeft;
 8022aec:	683b      	ldr	r3, [r7, #0]
 8022aee:	4a1b      	ldr	r2, [pc, #108]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 8022af0:	6812      	ldr	r2, [r2, #0]
 8022af2:	fb03 f202 	mul.w	r2, r3, r2
 8022af6:	69fb      	ldr	r3, [r7, #28]
 8022af8:	1ad3      	subs	r3, r2, r3
 8022afa:	60fb      	str	r3, [r7, #12]
                ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 8022afc:	4b17      	ldr	r3, [pc, #92]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 8022afe:	681b      	ldr	r3, [r3, #0]
 8022b00:	68fa      	ldr	r2, [r7, #12]
 8022b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8022b06:	623b      	str	r3, [r7, #32]
                portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 8022b08:	6a3b      	ldr	r3, [r7, #32]
 8022b0a:	3301      	adds	r3, #1
 8022b0c:	4a13      	ldr	r2, [pc, #76]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 8022b0e:	6812      	ldr	r2, [r2, #0]
 8022b10:	fb03 f202 	mul.w	r2, r3, r2
 8022b14:	4914      	ldr	r1, [pc, #80]	@ (8022b68 <vPortSuppressTicksAndSleep+0x1dc>)
 8022b16:	68fb      	ldr	r3, [r7, #12]
 8022b18:	1ad3      	subs	r3, r2, r3
 8022b1a:	600b      	str	r3, [r1, #0]
            portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8022b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8022b58 <vPortSuppressTicksAndSleep+0x1cc>)
 8022b1e:	2200      	movs	r2, #0
 8022b20:	601a      	str	r2, [r3, #0]
            portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8022b22:	4b0c      	ldr	r3, [pc, #48]	@ (8022b54 <vPortSuppressTicksAndSleep+0x1c8>)
 8022b24:	2207      	movs	r2, #7
 8022b26:	601a      	str	r2, [r3, #0]
                portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8022b28:	4b0c      	ldr	r3, [pc, #48]	@ (8022b5c <vPortSuppressTicksAndSleep+0x1d0>)
 8022b2a:	681b      	ldr	r3, [r3, #0]
 8022b2c:	4a0e      	ldr	r2, [pc, #56]	@ (8022b68 <vPortSuppressTicksAndSleep+0x1dc>)
 8022b2e:	3b01      	subs	r3, #1
 8022b30:	6013      	str	r3, [r2, #0]
            vTaskStepTick( ulCompleteTickPeriods );
 8022b32:	6a3b      	ldr	r3, [r7, #32]
 8022b34:	2200      	movs	r2, #0
 8022b36:	469a      	mov	sl, r3
 8022b38:	4693      	mov	fp, r2
 8022b3a:	4650      	mov	r0, sl
 8022b3c:	4659      	mov	r1, fp
 8022b3e:	f7fe facb 	bl	80210d8 <vTaskStepTick>
            __asm volatile ( "cpsie i" ::: "memory" );
 8022b42:	b662      	cpsie	i
    }
 8022b44:	bf00      	nop
 8022b46:	3728      	adds	r7, #40	@ 0x28
 8022b48:	46bd      	mov	sp, r7
 8022b4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8022b4e:	bf00      	nop
 8022b50:	200032b4 	.word	0x200032b4
 8022b54:	e000e010 	.word	0xe000e010
 8022b58:	e000e018 	.word	0xe000e018
 8022b5c:	200032b0 	.word	0x200032b0
 8022b60:	e000ed04 	.word	0xe000ed04
 8022b64:	200032b8 	.word	0x200032b8
 8022b68:	e000e014 	.word	0xe000e014

08022b6c <vPortSetupTimerInterrupt>:
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8022b6c:	b480      	push	{r7}
 8022b6e:	af00      	add	r7, sp, #0
    /* Calculate the constants required to configure the tick interrupt. */
    #if ( configUSE_TICKLESS_IDLE == 1 )
    {
        ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8022b70:	4b14      	ldr	r3, [pc, #80]	@ (8022bc4 <vPortSetupTimerInterrupt+0x58>)
 8022b72:	681b      	ldr	r3, [r3, #0]
 8022b74:	4a14      	ldr	r2, [pc, #80]	@ (8022bc8 <vPortSetupTimerInterrupt+0x5c>)
 8022b76:	fba2 2303 	umull	r2, r3, r2, r3
 8022b7a:	099b      	lsrs	r3, r3, #6
 8022b7c:	4a13      	ldr	r2, [pc, #76]	@ (8022bcc <vPortSetupTimerInterrupt+0x60>)
 8022b7e:	6013      	str	r3, [r2, #0]
        xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8022b80:	4b12      	ldr	r3, [pc, #72]	@ (8022bcc <vPortSetupTimerInterrupt+0x60>)
 8022b82:	681b      	ldr	r3, [r3, #0]
 8022b84:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8022b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8022b8c:	4a10      	ldr	r2, [pc, #64]	@ (8022bd0 <vPortSetupTimerInterrupt+0x64>)
 8022b8e:	6013      	str	r3, [r2, #0]
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8022b90:	4b10      	ldr	r3, [pc, #64]	@ (8022bd4 <vPortSetupTimerInterrupt+0x68>)
 8022b92:	225e      	movs	r2, #94	@ 0x5e
 8022b94:	601a      	str	r2, [r3, #0]
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8022b96:	4b10      	ldr	r3, [pc, #64]	@ (8022bd8 <vPortSetupTimerInterrupt+0x6c>)
 8022b98:	2200      	movs	r2, #0
 8022b9a:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8022b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8022bdc <vPortSetupTimerInterrupt+0x70>)
 8022b9e:	2200      	movs	r2, #0
 8022ba0:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8022ba2:	4b08      	ldr	r3, [pc, #32]	@ (8022bc4 <vPortSetupTimerInterrupt+0x58>)
 8022ba4:	681b      	ldr	r3, [r3, #0]
 8022ba6:	4a08      	ldr	r2, [pc, #32]	@ (8022bc8 <vPortSetupTimerInterrupt+0x5c>)
 8022ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8022bac:	099b      	lsrs	r3, r3, #6
 8022bae:	4a0c      	ldr	r2, [pc, #48]	@ (8022be0 <vPortSetupTimerInterrupt+0x74>)
 8022bb0:	3b01      	subs	r3, #1
 8022bb2:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8022bb4:	4b08      	ldr	r3, [pc, #32]	@ (8022bd8 <vPortSetupTimerInterrupt+0x6c>)
 8022bb6:	2207      	movs	r2, #7
 8022bb8:	601a      	str	r2, [r3, #0]
}
 8022bba:	bf00      	nop
 8022bbc:	46bd      	mov	sp, r7
 8022bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022bc2:	4770      	bx	lr
 8022bc4:	20000040 	.word	0x20000040
 8022bc8:	10624dd3 	.word	0x10624dd3
 8022bcc:	200032b0 	.word	0x200032b0
 8022bd0:	200032b4 	.word	0x200032b4
 8022bd4:	200032b8 	.word	0x200032b8
 8022bd8:	e000e010 	.word	0xe000e010
 8022bdc:	e000e018 	.word	0xe000e018
 8022be0:	e000e014 	.word	0xe000e014

08022be4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8022be4:	b580      	push	{r7, lr}
 8022be6:	b082      	sub	sp, #8
 8022be8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8022bea:	2300      	movs	r3, #0
 8022bec:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8022bee:	4b0a      	ldr	r3, [pc, #40]	@ (8022c18 <prvTaskExitError+0x34>)
 8022bf0:	681b      	ldr	r3, [r3, #0]
 8022bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022bf6:	d003      	beq.n	8022c00 <prvTaskExitError+0x1c>
 8022bf8:	f000 f9ce 	bl	8022f98 <ulSetInterruptMask>
 8022bfc:	bf00      	nop
 8022bfe:	e7fd      	b.n	8022bfc <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8022c00:	f000 f9ca 	bl	8022f98 <ulSetInterruptMask>

    while( ulDummy == 0 )
 8022c04:	bf00      	nop
 8022c06:	687b      	ldr	r3, [r7, #4]
 8022c08:	2b00      	cmp	r3, #0
 8022c0a:	d0fc      	beq.n	8022c06 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8022c0c:	bf00      	nop
 8022c0e:	bf00      	nop
 8022c10:	3708      	adds	r7, #8
 8022c12:	46bd      	mov	sp, r7
 8022c14:	bd80      	pop	{r7, pc}
 8022c16:	bf00      	nop
 8022c18:	2000026c 	.word	0x2000026c

08022c1c <prvSetupFPU>:
#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

#if ( configENABLE_FPU == 1 )
    static void prvSetupFPU( void ) /* PRIVILEGED_FUNCTION */
    {
 8022c1c:	b480      	push	{r7}
 8022c1e:	af00      	add	r7, sp, #0
        #endif /* configENABLE_TRUSTZONE */

        /* CP10 = 11 ==> Full access to FPU i.e. both privileged and
         * unprivileged code should be able to access FPU. CP11 should be
         * programmed to the same value as CP10. */
        *( portCPACR ) |= ( ( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 8022c20:	4b08      	ldr	r3, [pc, #32]	@ (8022c44 <prvSetupFPU+0x28>)
 8022c22:	681b      	ldr	r3, [r3, #0]
 8022c24:	4a07      	ldr	r2, [pc, #28]	@ (8022c44 <prvSetupFPU+0x28>)
 8022c26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8022c2a:	6013      	str	r3, [r2, #0]
                            );

        /* ASPEN = 1 ==> Hardware should automatically preserve floating point
         * context on exception entry and restore on exception return.
         * LSPEN = 1 ==> Enable lazy context save of FP state. */
        *( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 8022c2c:	4b06      	ldr	r3, [pc, #24]	@ (8022c48 <prvSetupFPU+0x2c>)
 8022c2e:	681b      	ldr	r3, [r3, #0]
 8022c30:	4a05      	ldr	r2, [pc, #20]	@ (8022c48 <prvSetupFPU+0x2c>)
 8022c32:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8022c36:	6013      	str	r3, [r2, #0]
    }
 8022c38:	bf00      	nop
 8022c3a:	46bd      	mov	sp, r7
 8022c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022c40:	4770      	bx	lr
 8022c42:	bf00      	nop
 8022c44:	e000ed88 	.word	0xe000ed88
 8022c48:	e000ef34 	.word	0xe000ef34

08022c4c <vPortYield>:
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8022c4c:	b480      	push	{r7}
 8022c4e:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8022c50:	4b06      	ldr	r3, [pc, #24]	@ (8022c6c <vPortYield+0x20>)
 8022c52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8022c56:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8022c58:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8022c5c:	f3bf 8f6f 	isb	sy
}
 8022c60:	bf00      	nop
 8022c62:	46bd      	mov	sp, r7
 8022c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022c68:	4770      	bx	lr
 8022c6a:	bf00      	nop
 8022c6c:	e000ed04 	.word	0xe000ed04

08022c70 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8022c70:	b580      	push	{r7, lr}
 8022c72:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8022c74:	f000 f990 	bl	8022f98 <ulSetInterruptMask>
    ulCriticalNesting++;
 8022c78:	4b05      	ldr	r3, [pc, #20]	@ (8022c90 <vPortEnterCritical+0x20>)
 8022c7a:	681b      	ldr	r3, [r3, #0]
 8022c7c:	3301      	adds	r3, #1
 8022c7e:	4a04      	ldr	r2, [pc, #16]	@ (8022c90 <vPortEnterCritical+0x20>)
 8022c80:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8022c82:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8022c86:	f3bf 8f6f 	isb	sy
}
 8022c8a:	bf00      	nop
 8022c8c:	bd80      	pop	{r7, pc}
 8022c8e:	bf00      	nop
 8022c90:	2000026c 	.word	0x2000026c

08022c94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8022c94:	b580      	push	{r7, lr}
 8022c96:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 8022c98:	4b0a      	ldr	r3, [pc, #40]	@ (8022cc4 <vPortExitCritical+0x30>)
 8022c9a:	681b      	ldr	r3, [r3, #0]
 8022c9c:	2b00      	cmp	r3, #0
 8022c9e:	d103      	bne.n	8022ca8 <vPortExitCritical+0x14>
 8022ca0:	f000 f97a 	bl	8022f98 <ulSetInterruptMask>
 8022ca4:	bf00      	nop
 8022ca6:	e7fd      	b.n	8022ca4 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 8022ca8:	4b06      	ldr	r3, [pc, #24]	@ (8022cc4 <vPortExitCritical+0x30>)
 8022caa:	681b      	ldr	r3, [r3, #0]
 8022cac:	3b01      	subs	r3, #1
 8022cae:	4a05      	ldr	r2, [pc, #20]	@ (8022cc4 <vPortExitCritical+0x30>)
 8022cb0:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 8022cb2:	4b04      	ldr	r3, [pc, #16]	@ (8022cc4 <vPortExitCritical+0x30>)
 8022cb4:	681b      	ldr	r3, [r3, #0]
 8022cb6:	2b00      	cmp	r3, #0
 8022cb8:	d102      	bne.n	8022cc0 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 8022cba:	2000      	movs	r0, #0
 8022cbc:	f000 f979 	bl	8022fb2 <vClearInterruptMask>
    }
}
 8022cc0:	bf00      	nop
 8022cc2:	bd80      	pop	{r7, pc}
 8022cc4:	2000026c 	.word	0x2000026c

08022cc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8022cc8:	b5b0      	push	{r4, r5, r7, lr}
 8022cca:	b082      	sub	sp, #8
 8022ccc:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8022cce:	f000 f963 	bl	8022f98 <ulSetInterruptMask>
 8022cd2:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8022cd4:	f7fe fa98 	bl	8021208 <xTaskIncrementTick>
 8022cd8:	4603      	mov	r3, r0
 8022cda:	2b00      	cmp	r3, #0
 8022cdc:	d003      	beq.n	8022ce6 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8022cde:	4b29      	ldr	r3, [pc, #164]	@ (8022d84 <xPortSysTickHandler+0xbc>)
 8022ce0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8022ce4:	601a      	str	r2, [r3, #0]
        }

		adjustsysTickCounter += restReloadSysTickValue + halDriftCorrection;
 8022ce6:	4b28      	ldr	r3, [pc, #160]	@ (8022d88 <xPortSysTickHandler+0xc0>)
 8022ce8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022cec:	4b27      	ldr	r3, [pc, #156]	@ (8022d8c <xPortSysTickHandler+0xc4>)
 8022cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022cf2:	f7dd fa63 	bl	80001bc <__adddf3>
 8022cf6:	4602      	mov	r2, r0
 8022cf8:	460b      	mov	r3, r1
 8022cfa:	4610      	mov	r0, r2
 8022cfc:	4619      	mov	r1, r3
 8022cfe:	4b24      	ldr	r3, [pc, #144]	@ (8022d90 <xPortSysTickHandler+0xc8>)
 8022d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d04:	f7dd fa5a 	bl	80001bc <__adddf3>
 8022d08:	4602      	mov	r2, r0
 8022d0a:	460b      	mov	r3, r1
 8022d0c:	4920      	ldr	r1, [pc, #128]	@ (8022d90 <xPortSysTickHandler+0xc8>)
 8022d0e:	e9c1 2300 	strd	r2, r3, [r1]

		if (halDriftCorrection)  // use a better way as this might be zero...
 8022d12:	4b1e      	ldr	r3, [pc, #120]	@ (8022d8c <xPortSysTickHandler+0xc4>)
 8022d14:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022d18:	f04f 0200 	mov.w	r2, #0
 8022d1c:	f04f 0300 	mov.w	r3, #0
 8022d20:	f7dd fe6a 	bl	80009f8 <__aeabi_dcmpeq>
 8022d24:	4603      	mov	r3, r0
 8022d26:	2b00      	cmp	r3, #0
 8022d28:	d125      	bne.n	8022d76 <xPortSysTickHandler+0xae>
		{
		  SYSTICK_LOAD_REG = (uint32_t) newReloadSysTickValue + (uint32_t)adjustsysTickCounter;
 8022d2a:	4b19      	ldr	r3, [pc, #100]	@ (8022d90 <xPortSysTickHandler+0xc8>)
 8022d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d30:	4610      	mov	r0, r2
 8022d32:	4619      	mov	r1, r3
 8022d34:	f7dd fe92 	bl	8000a5c <__aeabi_d2uiz>
 8022d38:	4602      	mov	r2, r0
 8022d3a:	4b16      	ldr	r3, [pc, #88]	@ (8022d94 <xPortSysTickHandler+0xcc>)
 8022d3c:	681b      	ldr	r3, [r3, #0]
 8022d3e:	4916      	ldr	r1, [pc, #88]	@ (8022d98 <xPortSysTickHandler+0xd0>)
 8022d40:	4413      	add	r3, r2
 8022d42:	600b      	str	r3, [r1, #0]
		  adjustsysTickCounter -= (uint32_t)adjustsysTickCounter;
 8022d44:	4b12      	ldr	r3, [pc, #72]	@ (8022d90 <xPortSysTickHandler+0xc8>)
 8022d46:	e9d3 4500 	ldrd	r4, r5, [r3]
 8022d4a:	4b11      	ldr	r3, [pc, #68]	@ (8022d90 <xPortSysTickHandler+0xc8>)
 8022d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d50:	4610      	mov	r0, r2
 8022d52:	4619      	mov	r1, r3
 8022d54:	f7dd fe82 	bl	8000a5c <__aeabi_d2uiz>
 8022d58:	4603      	mov	r3, r0
 8022d5a:	4618      	mov	r0, r3
 8022d5c:	f7dd fb6a 	bl	8000434 <__aeabi_ui2d>
 8022d60:	4602      	mov	r2, r0
 8022d62:	460b      	mov	r3, r1
 8022d64:	4620      	mov	r0, r4
 8022d66:	4629      	mov	r1, r5
 8022d68:	f7dd fa26 	bl	80001b8 <__aeabi_dsub>
 8022d6c:	4602      	mov	r2, r0
 8022d6e:	460b      	mov	r3, r1
 8022d70:	4907      	ldr	r1, [pc, #28]	@ (8022d90 <xPortSysTickHandler+0xc8>)
 8022d72:	e9c1 2300 	strd	r2, r3, [r1]
		}
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8022d76:	6878      	ldr	r0, [r7, #4]
 8022d78:	f000 f91b 	bl	8022fb2 <vClearInterruptMask>

}
 8022d7c:	bf00      	nop
 8022d7e:	3708      	adds	r7, #8
 8022d80:	46bd      	mov	sp, r7
 8022d82:	bdb0      	pop	{r4, r5, r7, pc}
 8022d84:	e000ed04 	.word	0xe000ed04
 8022d88:	200012c8 	.word	0x200012c8
 8022d8c:	200012b0 	.word	0x200012b0
 8022d90:	200032a8 	.word	0x200032a8
 8022d94:	200012c0 	.word	0x200012c0
 8022d98:	e000e014 	.word	0xe000e014

08022d9c <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8022d9c:	b580      	push	{r7, lr}
 8022d9e:	b084      	sub	sp, #16
 8022da0:	af00      	add	r7, sp, #0
 8022da2:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ 6 ];
 8022da4:	687b      	ldr	r3, [r7, #4]
 8022da6:	699b      	ldr	r3, [r3, #24]
 8022da8:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8022daa:	68fb      	ldr	r3, [r7, #12]
 8022dac:	3b02      	subs	r3, #2
 8022dae:	781b      	ldrb	r3, [r3, #0]
 8022db0:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8022db2:	7afb      	ldrb	r3, [r7, #11]
 8022db4:	2b02      	cmp	r3, #2
 8022db6:	d104      	bne.n	8022dc2 <vPortSVCHandler_C+0x26>
            #endif /* configENABLE_TRUSTZONE */

            #if ( configENABLE_FPU == 1 )
            {
                /* Setup the Floating Point Unit (FPU). */
                prvSetupFPU();
 8022db8:	f7ff ff30 	bl	8022c1c <prvSetupFPU>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8022dbc:	f000 f8b8 	bl	8022f30 <vRestoreContextOfFirstTask>
            break;
 8022dc0:	e003      	b.n	8022dca <vPortSVCHandler_C+0x2e>
                    break;
            #endif /* configENABLE_MPU */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8022dc2:	f000 f8e9 	bl	8022f98 <ulSetInterruptMask>
 8022dc6:	bf00      	nop
 8022dc8:	e7fd      	b.n	8022dc6 <vPortSVCHandler_C+0x2a>
    }
}
 8022dca:	bf00      	nop
 8022dcc:	3710      	adds	r7, #16
 8022dce:	46bd      	mov	sp, r7
 8022dd0:	bd80      	pop	{r7, pc}
	...

08022dd4 <pxPortInitialiseStack>:
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
/* *INDENT-ON* */
{
 8022dd4:	b480      	push	{r7}
 8022dd6:	b085      	sub	sp, #20
 8022dd8:	af00      	add	r7, sp, #0
 8022dda:	60f8      	str	r0, [r7, #12]
 8022ddc:	60b9      	str	r1, [r7, #8]
 8022dde:	607a      	str	r2, [r7, #4]
 8022de0:	603b      	str	r3, [r7, #0]
        }
        #endif /* configENABLE_TRUSTZONE */
    }
    #else /* portPRELOAD_REGISTERS */
    {
        pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8022de2:	68fb      	ldr	r3, [r7, #12]
 8022de4:	3b04      	subs	r3, #4
 8022de6:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 8022de8:	68fb      	ldr	r3, [r7, #12]
 8022dea:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8022dee:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022df0:	68fb      	ldr	r3, [r7, #12]
 8022df2:	3b04      	subs	r3, #4
 8022df4:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 8022df6:	687a      	ldr	r2, [r7, #4]
 8022df8:	68fb      	ldr	r3, [r7, #12]
 8022dfa:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022dfc:	68fb      	ldr	r3, [r7, #12]
 8022dfe:	3b04      	subs	r3, #4
 8022e00:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 8022e02:	4a38      	ldr	r2, [pc, #224]	@ (8022ee4 <pxPortInitialiseStack+0x110>)
 8022e04:	68fb      	ldr	r3, [r7, #12]
 8022e06:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e08:	68fb      	ldr	r3, [r7, #12]
 8022e0a:	3b04      	subs	r3, #4
 8022e0c:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12 */
 8022e0e:	68fb      	ldr	r3, [r7, #12]
 8022e10:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8022e14:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e16:	68fb      	ldr	r3, [r7, #12]
 8022e18:	3b04      	subs	r3, #4
 8022e1a:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3 */
 8022e1c:	68fb      	ldr	r3, [r7, #12]
 8022e1e:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8022e22:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e24:	68fb      	ldr	r3, [r7, #12]
 8022e26:	3b04      	subs	r3, #4
 8022e28:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2 */
 8022e2a:	68fb      	ldr	r3, [r7, #12]
 8022e2c:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8022e30:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e32:	68fb      	ldr	r3, [r7, #12]
 8022e34:	3b04      	subs	r3, #4
 8022e36:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1 */
 8022e38:	68fb      	ldr	r3, [r7, #12]
 8022e3a:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8022e3e:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e40:	68fb      	ldr	r3, [r7, #12]
 8022e42:	3b04      	subs	r3, #4
 8022e44:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 8022e46:	683a      	ldr	r2, [r7, #0]
 8022e48:	68fb      	ldr	r3, [r7, #12]
 8022e4a:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e4c:	68fb      	ldr	r3, [r7, #12]
 8022e4e:	3b04      	subs	r3, #4
 8022e50:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11 */
 8022e52:	68fb      	ldr	r3, [r7, #12]
 8022e54:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8022e58:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e5a:	68fb      	ldr	r3, [r7, #12]
 8022e5c:	3b04      	subs	r3, #4
 8022e5e:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10 */
 8022e60:	68fb      	ldr	r3, [r7, #12]
 8022e62:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8022e66:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e68:	68fb      	ldr	r3, [r7, #12]
 8022e6a:	3b04      	subs	r3, #4
 8022e6c:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09 */
 8022e6e:	68fb      	ldr	r3, [r7, #12]
 8022e70:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8022e74:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e76:	68fb      	ldr	r3, [r7, #12]
 8022e78:	3b04      	subs	r3, #4
 8022e7a:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08 */
 8022e7c:	68fb      	ldr	r3, [r7, #12]
 8022e7e:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8022e82:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e84:	68fb      	ldr	r3, [r7, #12]
 8022e86:	3b04      	subs	r3, #4
 8022e88:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07 */
 8022e8a:	68fb      	ldr	r3, [r7, #12]
 8022e8c:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8022e90:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022e92:	68fb      	ldr	r3, [r7, #12]
 8022e94:	3b04      	subs	r3, #4
 8022e96:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06 */
 8022e98:	68fb      	ldr	r3, [r7, #12]
 8022e9a:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8022e9e:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022ea0:	68fb      	ldr	r3, [r7, #12]
 8022ea2:	3b04      	subs	r3, #4
 8022ea4:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05 */
 8022ea6:	68fb      	ldr	r3, [r7, #12]
 8022ea8:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8022eac:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022eae:	68fb      	ldr	r3, [r7, #12]
 8022eb0:	3b04      	subs	r3, #4
 8022eb2:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04 */
 8022eb4:	68fb      	ldr	r3, [r7, #12]
 8022eb6:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8022eba:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8022ebc:	68fb      	ldr	r3, [r7, #12]
 8022ebe:	3b04      	subs	r3, #4
 8022ec0:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN */
 8022ec2:	68fb      	ldr	r3, [r7, #12]
 8022ec4:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8022ec8:	601a      	str	r2, [r3, #0]
                *pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED; /* Slot used to hold this task's CONTROL value. */
            }
        }
        #endif /* configENABLE_MPU */

        pxTopOfStack--;
 8022eca:	68fb      	ldr	r3, [r7, #12]
 8022ecc:	3b04      	subs	r3, #4
 8022ece:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 8022ed0:	68ba      	ldr	r2, [r7, #8]
 8022ed2:	68fb      	ldr	r3, [r7, #12]
 8022ed4:	601a      	str	r2, [r3, #0]
        }
        #endif /* configENABLE_TRUSTZONE */
    }
    #endif /* portPRELOAD_REGISTERS */

    return pxTopOfStack;
 8022ed6:	68fb      	ldr	r3, [r7, #12]
}
 8022ed8:	4618      	mov	r0, r3
 8022eda:	3714      	adds	r7, #20
 8022edc:	46bd      	mov	sp, r7
 8022ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ee2:	4770      	bx	lr
 8022ee4:	08022be5 	.word	0x08022be5

08022ee8 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8022ee8:	b580      	push	{r7, lr}
 8022eea:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8022eec:	4b0c      	ldr	r3, [pc, #48]	@ (8022f20 <xPortStartScheduler+0x38>)
 8022eee:	681b      	ldr	r3, [r3, #0]
 8022ef0:	4a0b      	ldr	r2, [pc, #44]	@ (8022f20 <xPortStartScheduler+0x38>)
 8022ef2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8022ef6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8022ef8:	4b09      	ldr	r3, [pc, #36]	@ (8022f20 <xPortStartScheduler+0x38>)
 8022efa:	681b      	ldr	r3, [r3, #0]
 8022efc:	4a08      	ldr	r2, [pc, #32]	@ (8022f20 <xPortStartScheduler+0x38>)
 8022efe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8022f02:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8022f04:	f7ff fe32 	bl	8022b6c <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 8022f08:	4b06      	ldr	r3, [pc, #24]	@ (8022f24 <xPortStartScheduler+0x3c>)
 8022f0a:	2200      	movs	r2, #0
 8022f0c:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vStartFirstTask();
 8022f0e:	f000 f82f 	bl	8022f70 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8022f12:	f7fe faab 	bl	802146c <vTaskSwitchContext>
    prvTaskExitError();
 8022f16:	f7ff fe65 	bl	8022be4 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 8022f1a:	2300      	movs	r3, #0
}
 8022f1c:	4618      	mov	r0, r3
 8022f1e:	bd80      	pop	{r7, pc}
 8022f20:	e000ed20 	.word	0xe000ed20
 8022f24:	2000026c 	.word	0x2000026c
	...

08022f30 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8022f30:	4a0b      	ldr	r2, [pc, #44]	@ (8022f60 <pxCurrentTCBConst2>)
 8022f32:	6811      	ldr	r1, [r2, #0]
 8022f34:	6808      	ldr	r0, [r1, #0]
 8022f36:	c806      	ldmia	r0!, {r1, r2}
 8022f38:	f381 880b 	msr	PSPLIM, r1
 8022f3c:	2102      	movs	r1, #2
 8022f3e:	f381 8814 	msr	CONTROL, r1
 8022f42:	3020      	adds	r0, #32
 8022f44:	f380 8809 	msr	PSP, r0
 8022f48:	f3bf 8f6f 	isb	sy
 8022f4c:	f04f 0000 	mov.w	r0, #0
 8022f50:	f380 8811 	msr	BASEPRI, r0
 8022f54:	4710      	bx	r2
 8022f56:	bf00      	nop
 8022f58:	f3af 8000 	nop.w
 8022f5c:	f3af 8000 	nop.w

08022f60 <pxCurrentTCBConst2>:
 8022f60:	20002b08 	.word	0x20002b08
            "xMAIR0Const2: .word 0xe000edc0						\n"
            "xRNRConst2: .word 0xe000ed98						\n"
            "xRBARConst2: .word 0xe000ed9c						\n"
        #endif /* configENABLE_MPU */
    );
}
 8022f64:	bf00      	nop
 8022f66:	bf00      	nop
	...

08022f70 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8022f70:	4807      	ldr	r0, [pc, #28]	@ (8022f90 <xVTORConst>)
 8022f72:	6800      	ldr	r0, [r0, #0]
 8022f74:	6800      	ldr	r0, [r0, #0]
 8022f76:	f380 8808 	msr	MSP, r0
 8022f7a:	b662      	cpsie	i
 8022f7c:	b661      	cpsie	f
 8022f7e:	f3bf 8f4f 	dsb	sy
 8022f82:	f3bf 8f6f 	isb	sy
 8022f86:	df02      	svc	2
 8022f88:	bf00      	nop
 8022f8a:	bf00      	nop
 8022f8c:	f3af 8000 	nop.w

08022f90 <xVTORConst>:
 8022f90:	e000ed08 	.word	0xe000ed08
        "													\n"
        "   .align 4										\n"
        "xVTORConst: .word 0xe000ed08						\n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8022f94:	bf00      	nop
 8022f96:	bf00      	nop

08022f98 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8022f98:	f3ef 8011 	mrs	r0, BASEPRI
 8022f9c:	f04f 0130 	mov.w	r1, #48	@ 0x30
 8022fa0:	f381 8811 	msr	BASEPRI, r1
 8022fa4:	f3bf 8f4f 	dsb	sy
 8022fa8:	f3bf 8f6f 	isb	sy
 8022fac:	4770      	bx	lr
        "	dsb												\n"
        "	isb												\n"
        "	bx lr											\n"/* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8022fae:	bf00      	nop
 8022fb0:	4618      	mov	r0, r3

08022fb2 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8022fb2:	f380 8811 	msr	BASEPRI, r0
 8022fb6:	f3bf 8f4f 	dsb	sy
 8022fba:	f3bf 8f6f 	isb	sy
 8022fbe:	4770      	bx	lr
        "	dsb												\n"
        "	isb												\n"
        "	bx lr											\n"/* Return. */
        ::: "memory"
    );
}
 8022fc0:	bf00      	nop
	...

08022fd0 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8022fd0:	f3ef 8009 	mrs	r0, PSP
 8022fd4:	f01e 0f10 	tst.w	lr, #16
 8022fd8:	bf08      	it	eq
 8022fda:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8022fde:	f3ef 820b 	mrs	r2, PSPLIM
 8022fe2:	4673      	mov	r3, lr
 8022fe4:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8022fe8:	4a11      	ldr	r2, [pc, #68]	@ (8023030 <pxCurrentTCBConst>)
 8022fea:	6811      	ldr	r1, [r2, #0]
 8022fec:	6008      	str	r0, [r1, #0]
 8022fee:	f04f 0030 	mov.w	r0, #48	@ 0x30
 8022ff2:	f380 8811 	msr	BASEPRI, r0
 8022ff6:	f3bf 8f4f 	dsb	sy
 8022ffa:	f3bf 8f6f 	isb	sy
 8022ffe:	f7fe fa35 	bl	802146c <vTaskSwitchContext>
 8023002:	f04f 0000 	mov.w	r0, #0
 8023006:	f380 8811 	msr	BASEPRI, r0
 802300a:	4a09      	ldr	r2, [pc, #36]	@ (8023030 <pxCurrentTCBConst>)
 802300c:	6811      	ldr	r1, [r2, #0]
 802300e:	6808      	ldr	r0, [r1, #0]
 8023010:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8023014:	f013 0f10 	tst.w	r3, #16
 8023018:	bf08      	it	eq
 802301a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 802301e:	f382 880b 	msr	PSPLIM, r2
 8023022:	f380 8809 	msr	PSP, r0
 8023026:	4718      	bx	r3
 8023028:	f3af 8000 	nop.w
 802302c:	f3af 8000 	nop.w

08023030 <pxCurrentTCBConst>:
 8023030:	20002b08 	.word	0x20002b08
            "xRNRConst: .word 0xe000ed98						\n"
            "xRBARConst: .word 0xe000ed9c						\n"
        #endif /* configENABLE_MPU */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8023034:	bf00      	nop
 8023036:	bf00      	nop
	...

08023040 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8023040:	f01e 0f04 	tst.w	lr, #4
 8023044:	bf0c      	ite	eq
 8023046:	f3ef 8008 	mrseq	r0, MSP
 802304a:	f3ef 8009 	mrsne	r0, PSP
 802304e:	4904      	ldr	r1, [pc, #16]	@ (8023060 <svchandler_address_const>)
 8023050:	4708      	bx	r1
 8023052:	bf00      	nop
 8023054:	f3af 8000 	nop.w
 8023058:	f3af 8000 	nop.w
 802305c:	f3af 8000 	nop.w

08023060 <svchandler_address_const>:
 8023060:	08022d9d 	.word	0x08022d9d
        "	bx r1											\n"
        "													\n"
        "	.align 4										\n"
        "svchandler_address_const: .word vPortSVCHandler_C	\n"
    );
}
 8023064:	bf00      	nop
 8023066:	bf00      	nop

08023068 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8023068:	b580      	push	{r7, lr}
 802306a:	b084      	sub	sp, #16
 802306c:	af00      	add	r7, sp, #0
 802306e:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8023070:	2300      	movs	r3, #0
 8023072:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8023074:	687b      	ldr	r3, [r7, #4]
 8023076:	f003 0307 	and.w	r3, r3, #7
 802307a:	2b00      	cmp	r3, #0
 802307c:	d00e      	beq.n	802309c <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 802307e:	687b      	ldr	r3, [r7, #4]
 8023080:	f023 0307 	bic.w	r3, r3, #7
 8023084:	3308      	adds	r3, #8
 8023086:	687a      	ldr	r2, [r7, #4]
 8023088:	429a      	cmp	r2, r3
 802308a:	d205      	bcs.n	8023098 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 802308c:	687b      	ldr	r3, [r7, #4]
 802308e:	f023 0307 	bic.w	r3, r3, #7
 8023092:	3308      	adds	r3, #8
 8023094:	607b      	str	r3, [r7, #4]
 8023096:	e001      	b.n	802309c <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 8023098:	2300      	movs	r3, #0
 802309a:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 802309c:	f7fd fe94 	bl	8020dc8 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 80230a0:	4b17      	ldr	r3, [pc, #92]	@ (8023100 <pvPortMalloc+0x98>)
 80230a2:	681b      	ldr	r3, [r3, #0]
 80230a4:	2b00      	cmp	r3, #0
 80230a6:	d105      	bne.n	80230b4 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80230a8:	4b16      	ldr	r3, [pc, #88]	@ (8023104 <pvPortMalloc+0x9c>)
 80230aa:	f023 0307 	bic.w	r3, r3, #7
 80230ae:	461a      	mov	r2, r3
 80230b0:	4b13      	ldr	r3, [pc, #76]	@ (8023100 <pvPortMalloc+0x98>)
 80230b2:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80230b4:	687b      	ldr	r3, [r7, #4]
 80230b6:	2b00      	cmp	r3, #0
 80230b8:	d01b      	beq.n	80230f2 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80230ba:	4b13      	ldr	r3, [pc, #76]	@ (8023108 <pvPortMalloc+0xa0>)
 80230bc:	681a      	ldr	r2, [r3, #0]
 80230be:	687b      	ldr	r3, [r7, #4]
 80230c0:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80230c2:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 80230c6:	4293      	cmp	r3, r2
 80230c8:	d813      	bhi.n	80230f2 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 80230ca:	4b0f      	ldr	r3, [pc, #60]	@ (8023108 <pvPortMalloc+0xa0>)
 80230cc:	681a      	ldr	r2, [r3, #0]
 80230ce:	687b      	ldr	r3, [r7, #4]
 80230d0:	441a      	add	r2, r3
 80230d2:	4b0d      	ldr	r3, [pc, #52]	@ (8023108 <pvPortMalloc+0xa0>)
 80230d4:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80230d6:	429a      	cmp	r2, r3
 80230d8:	d90b      	bls.n	80230f2 <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 80230da:	4b09      	ldr	r3, [pc, #36]	@ (8023100 <pvPortMalloc+0x98>)
 80230dc:	681a      	ldr	r2, [r3, #0]
 80230de:	4b0a      	ldr	r3, [pc, #40]	@ (8023108 <pvPortMalloc+0xa0>)
 80230e0:	681b      	ldr	r3, [r3, #0]
 80230e2:	4413      	add	r3, r2
 80230e4:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 80230e6:	4b08      	ldr	r3, [pc, #32]	@ (8023108 <pvPortMalloc+0xa0>)
 80230e8:	681a      	ldr	r2, [r3, #0]
 80230ea:	687b      	ldr	r3, [r7, #4]
 80230ec:	4413      	add	r3, r2
 80230ee:	4a06      	ldr	r2, [pc, #24]	@ (8023108 <pvPortMalloc+0xa0>)
 80230f0:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80230f2:	f7fd fec1 	bl	8020e78 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 80230f6:	68fb      	ldr	r3, [r7, #12]
}
 80230f8:	4618      	mov	r0, r3
 80230fa:	3710      	adds	r7, #16
 80230fc:	46bd      	mov	sp, r7
 80230fe:	bd80      	pop	{r7, pc}
 8023100:	200132c0 	.word	0x200132c0
 8023104:	200032c3 	.word	0x200032c3
 8023108:	200132bc 	.word	0x200132bc

0802310c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 802310c:	b580      	push	{r7, lr}
 802310e:	b082      	sub	sp, #8
 8023110:	af00      	add	r7, sp, #0
 8023112:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8023114:	687b      	ldr	r3, [r7, #4]
 8023116:	2b00      	cmp	r3, #0
 8023118:	d003      	beq.n	8023122 <vPortFree+0x16>
 802311a:	f7ff ff3d 	bl	8022f98 <ulSetInterruptMask>
 802311e:	bf00      	nop
 8023120:	e7fd      	b.n	802311e <vPortFree+0x12>
}
 8023122:	bf00      	nop
 8023124:	3708      	adds	r7, #8
 8023126:	46bd      	mov	sp, r7
 8023128:	bd80      	pop	{r7, pc}
	...

0802312c <__assert_func>:
 802312c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802312e:	4614      	mov	r4, r2
 8023130:	461a      	mov	r2, r3
 8023132:	4b09      	ldr	r3, [pc, #36]	@ (8023158 <__assert_func+0x2c>)
 8023134:	4605      	mov	r5, r0
 8023136:	681b      	ldr	r3, [r3, #0]
 8023138:	68d8      	ldr	r0, [r3, #12]
 802313a:	b954      	cbnz	r4, 8023152 <__assert_func+0x26>
 802313c:	4b07      	ldr	r3, [pc, #28]	@ (802315c <__assert_func+0x30>)
 802313e:	461c      	mov	r4, r3
 8023140:	9100      	str	r1, [sp, #0]
 8023142:	4907      	ldr	r1, [pc, #28]	@ (8023160 <__assert_func+0x34>)
 8023144:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8023148:	462b      	mov	r3, r5
 802314a:	f000 fb85 	bl	8023858 <fiprintf>
 802314e:	f000 fd5b 	bl	8023c08 <abort>
 8023152:	4b04      	ldr	r3, [pc, #16]	@ (8023164 <__assert_func+0x38>)
 8023154:	e7f4      	b.n	8023140 <__assert_func+0x14>
 8023156:	bf00      	nop
 8023158:	2000027c 	.word	0x2000027c
 802315c:	0802e06b 	.word	0x0802e06b
 8023160:	0802e03d 	.word	0x0802e03d
 8023164:	0802e030 	.word	0x0802e030

08023168 <__sfputc_r>:
 8023168:	6893      	ldr	r3, [r2, #8]
 802316a:	3b01      	subs	r3, #1
 802316c:	2b00      	cmp	r3, #0
 802316e:	6093      	str	r3, [r2, #8]
 8023170:	b410      	push	{r4}
 8023172:	da08      	bge.n	8023186 <__sfputc_r+0x1e>
 8023174:	6994      	ldr	r4, [r2, #24]
 8023176:	42a3      	cmp	r3, r4
 8023178:	db01      	blt.n	802317e <__sfputc_r+0x16>
 802317a:	290a      	cmp	r1, #10
 802317c:	d103      	bne.n	8023186 <__sfputc_r+0x1e>
 802317e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023182:	f000 bbdc 	b.w	802393e <__swbuf_r>
 8023186:	6813      	ldr	r3, [r2, #0]
 8023188:	1c58      	adds	r0, r3, #1
 802318a:	6010      	str	r0, [r2, #0]
 802318c:	4608      	mov	r0, r1
 802318e:	7019      	strb	r1, [r3, #0]
 8023190:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023194:	4770      	bx	lr

08023196 <__sfputs_r>:
 8023196:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023198:	4606      	mov	r6, r0
 802319a:	460f      	mov	r7, r1
 802319c:	4614      	mov	r4, r2
 802319e:	18d5      	adds	r5, r2, r3
 80231a0:	42ac      	cmp	r4, r5
 80231a2:	d101      	bne.n	80231a8 <__sfputs_r+0x12>
 80231a4:	2000      	movs	r0, #0
 80231a6:	e007      	b.n	80231b8 <__sfputs_r+0x22>
 80231a8:	463a      	mov	r2, r7
 80231aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80231ae:	4630      	mov	r0, r6
 80231b0:	f7ff ffda 	bl	8023168 <__sfputc_r>
 80231b4:	1c43      	adds	r3, r0, #1
 80231b6:	d1f3      	bne.n	80231a0 <__sfputs_r+0xa>
 80231b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080231bc <_vfiprintf_r>:
 80231bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80231c0:	460d      	mov	r5, r1
 80231c2:	b09d      	sub	sp, #116	@ 0x74
 80231c4:	4614      	mov	r4, r2
 80231c6:	4698      	mov	r8, r3
 80231c8:	4606      	mov	r6, r0
 80231ca:	b118      	cbz	r0, 80231d4 <_vfiprintf_r+0x18>
 80231cc:	6a03      	ldr	r3, [r0, #32]
 80231ce:	b90b      	cbnz	r3, 80231d4 <_vfiprintf_r+0x18>
 80231d0:	f000 fb2a 	bl	8023828 <__sinit>
 80231d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80231d6:	07d9      	lsls	r1, r3, #31
 80231d8:	d405      	bmi.n	80231e6 <_vfiprintf_r+0x2a>
 80231da:	89ab      	ldrh	r3, [r5, #12]
 80231dc:	059a      	lsls	r2, r3, #22
 80231de:	d402      	bmi.n	80231e6 <_vfiprintf_r+0x2a>
 80231e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80231e2:	f000 fcf4 	bl	8023bce <__retarget_lock_acquire_recursive>
 80231e6:	89ab      	ldrh	r3, [r5, #12]
 80231e8:	071b      	lsls	r3, r3, #28
 80231ea:	d501      	bpl.n	80231f0 <_vfiprintf_r+0x34>
 80231ec:	692b      	ldr	r3, [r5, #16]
 80231ee:	b99b      	cbnz	r3, 8023218 <_vfiprintf_r+0x5c>
 80231f0:	4629      	mov	r1, r5
 80231f2:	4630      	mov	r0, r6
 80231f4:	f000 fbe2 	bl	80239bc <__swsetup_r>
 80231f8:	b170      	cbz	r0, 8023218 <_vfiprintf_r+0x5c>
 80231fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80231fc:	07dc      	lsls	r4, r3, #31
 80231fe:	d504      	bpl.n	802320a <_vfiprintf_r+0x4e>
 8023200:	f04f 30ff 	mov.w	r0, #4294967295
 8023204:	b01d      	add	sp, #116	@ 0x74
 8023206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802320a:	89ab      	ldrh	r3, [r5, #12]
 802320c:	0598      	lsls	r0, r3, #22
 802320e:	d4f7      	bmi.n	8023200 <_vfiprintf_r+0x44>
 8023210:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023212:	f000 fcdd 	bl	8023bd0 <__retarget_lock_release_recursive>
 8023216:	e7f3      	b.n	8023200 <_vfiprintf_r+0x44>
 8023218:	2300      	movs	r3, #0
 802321a:	f8cd 800c 	str.w	r8, [sp, #12]
 802321e:	f04f 0901 	mov.w	r9, #1
 8023222:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 80233d8 <_vfiprintf_r+0x21c>
 8023226:	9309      	str	r3, [sp, #36]	@ 0x24
 8023228:	2320      	movs	r3, #32
 802322a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802322e:	2330      	movs	r3, #48	@ 0x30
 8023230:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8023234:	4623      	mov	r3, r4
 8023236:	469a      	mov	sl, r3
 8023238:	f813 2b01 	ldrb.w	r2, [r3], #1
 802323c:	b10a      	cbz	r2, 8023242 <_vfiprintf_r+0x86>
 802323e:	2a25      	cmp	r2, #37	@ 0x25
 8023240:	d1f9      	bne.n	8023236 <_vfiprintf_r+0x7a>
 8023242:	ebba 0b04 	subs.w	fp, sl, r4
 8023246:	d00b      	beq.n	8023260 <_vfiprintf_r+0xa4>
 8023248:	465b      	mov	r3, fp
 802324a:	4622      	mov	r2, r4
 802324c:	4629      	mov	r1, r5
 802324e:	4630      	mov	r0, r6
 8023250:	f7ff ffa1 	bl	8023196 <__sfputs_r>
 8023254:	3001      	adds	r0, #1
 8023256:	f000 80a7 	beq.w	80233a8 <_vfiprintf_r+0x1ec>
 802325a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802325c:	445a      	add	r2, fp
 802325e:	9209      	str	r2, [sp, #36]	@ 0x24
 8023260:	f89a 3000 	ldrb.w	r3, [sl]
 8023264:	2b00      	cmp	r3, #0
 8023266:	f000 809f 	beq.w	80233a8 <_vfiprintf_r+0x1ec>
 802326a:	2300      	movs	r3, #0
 802326c:	f04f 32ff 	mov.w	r2, #4294967295
 8023270:	f10a 0a01 	add.w	sl, sl, #1
 8023274:	9304      	str	r3, [sp, #16]
 8023276:	9307      	str	r3, [sp, #28]
 8023278:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802327c:	931a      	str	r3, [sp, #104]	@ 0x68
 802327e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023282:	4654      	mov	r4, sl
 8023284:	2205      	movs	r2, #5
 8023286:	4854      	ldr	r0, [pc, #336]	@ (80233d8 <_vfiprintf_r+0x21c>)
 8023288:	f814 1b01 	ldrb.w	r1, [r4], #1
 802328c:	f000 fca1 	bl	8023bd2 <memchr>
 8023290:	9a04      	ldr	r2, [sp, #16]
 8023292:	b9d8      	cbnz	r0, 80232cc <_vfiprintf_r+0x110>
 8023294:	06d1      	lsls	r1, r2, #27
 8023296:	bf44      	itt	mi
 8023298:	2320      	movmi	r3, #32
 802329a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802329e:	0713      	lsls	r3, r2, #28
 80232a0:	bf44      	itt	mi
 80232a2:	232b      	movmi	r3, #43	@ 0x2b
 80232a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80232a8:	f89a 3000 	ldrb.w	r3, [sl]
 80232ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80232ae:	d015      	beq.n	80232dc <_vfiprintf_r+0x120>
 80232b0:	9a07      	ldr	r2, [sp, #28]
 80232b2:	4654      	mov	r4, sl
 80232b4:	2000      	movs	r0, #0
 80232b6:	f04f 0c0a 	mov.w	ip, #10
 80232ba:	4621      	mov	r1, r4
 80232bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80232c0:	3b30      	subs	r3, #48	@ 0x30
 80232c2:	2b09      	cmp	r3, #9
 80232c4:	d94b      	bls.n	802335e <_vfiprintf_r+0x1a2>
 80232c6:	b1b0      	cbz	r0, 80232f6 <_vfiprintf_r+0x13a>
 80232c8:	9207      	str	r2, [sp, #28]
 80232ca:	e014      	b.n	80232f6 <_vfiprintf_r+0x13a>
 80232cc:	eba0 0308 	sub.w	r3, r0, r8
 80232d0:	46a2      	mov	sl, r4
 80232d2:	fa09 f303 	lsl.w	r3, r9, r3
 80232d6:	4313      	orrs	r3, r2
 80232d8:	9304      	str	r3, [sp, #16]
 80232da:	e7d2      	b.n	8023282 <_vfiprintf_r+0xc6>
 80232dc:	9b03      	ldr	r3, [sp, #12]
 80232de:	1d19      	adds	r1, r3, #4
 80232e0:	681b      	ldr	r3, [r3, #0]
 80232e2:	2b00      	cmp	r3, #0
 80232e4:	9103      	str	r1, [sp, #12]
 80232e6:	bfbb      	ittet	lt
 80232e8:	425b      	neglt	r3, r3
 80232ea:	f042 0202 	orrlt.w	r2, r2, #2
 80232ee:	9307      	strge	r3, [sp, #28]
 80232f0:	9307      	strlt	r3, [sp, #28]
 80232f2:	bfb8      	it	lt
 80232f4:	9204      	strlt	r2, [sp, #16]
 80232f6:	7823      	ldrb	r3, [r4, #0]
 80232f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80232fa:	d10a      	bne.n	8023312 <_vfiprintf_r+0x156>
 80232fc:	7863      	ldrb	r3, [r4, #1]
 80232fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8023300:	d132      	bne.n	8023368 <_vfiprintf_r+0x1ac>
 8023302:	9b03      	ldr	r3, [sp, #12]
 8023304:	3402      	adds	r4, #2
 8023306:	1d1a      	adds	r2, r3, #4
 8023308:	681b      	ldr	r3, [r3, #0]
 802330a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802330e:	9203      	str	r2, [sp, #12]
 8023310:	9305      	str	r3, [sp, #20]
 8023312:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80233e8 <_vfiprintf_r+0x22c>
 8023316:	2203      	movs	r2, #3
 8023318:	7821      	ldrb	r1, [r4, #0]
 802331a:	4650      	mov	r0, sl
 802331c:	f000 fc59 	bl	8023bd2 <memchr>
 8023320:	b138      	cbz	r0, 8023332 <_vfiprintf_r+0x176>
 8023322:	eba0 000a 	sub.w	r0, r0, sl
 8023326:	2240      	movs	r2, #64	@ 0x40
 8023328:	9b04      	ldr	r3, [sp, #16]
 802332a:	3401      	adds	r4, #1
 802332c:	4082      	lsls	r2, r0
 802332e:	4313      	orrs	r3, r2
 8023330:	9304      	str	r3, [sp, #16]
 8023332:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023336:	2206      	movs	r2, #6
 8023338:	4828      	ldr	r0, [pc, #160]	@ (80233dc <_vfiprintf_r+0x220>)
 802333a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802333e:	f000 fc48 	bl	8023bd2 <memchr>
 8023342:	2800      	cmp	r0, #0
 8023344:	d03f      	beq.n	80233c6 <_vfiprintf_r+0x20a>
 8023346:	4b26      	ldr	r3, [pc, #152]	@ (80233e0 <_vfiprintf_r+0x224>)
 8023348:	bb1b      	cbnz	r3, 8023392 <_vfiprintf_r+0x1d6>
 802334a:	9b03      	ldr	r3, [sp, #12]
 802334c:	3307      	adds	r3, #7
 802334e:	f023 0307 	bic.w	r3, r3, #7
 8023352:	3308      	adds	r3, #8
 8023354:	9303      	str	r3, [sp, #12]
 8023356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023358:	443b      	add	r3, r7
 802335a:	9309      	str	r3, [sp, #36]	@ 0x24
 802335c:	e76a      	b.n	8023234 <_vfiprintf_r+0x78>
 802335e:	fb0c 3202 	mla	r2, ip, r2, r3
 8023362:	460c      	mov	r4, r1
 8023364:	2001      	movs	r0, #1
 8023366:	e7a8      	b.n	80232ba <_vfiprintf_r+0xfe>
 8023368:	2300      	movs	r3, #0
 802336a:	3401      	adds	r4, #1
 802336c:	f04f 0c0a 	mov.w	ip, #10
 8023370:	4619      	mov	r1, r3
 8023372:	9305      	str	r3, [sp, #20]
 8023374:	4620      	mov	r0, r4
 8023376:	f810 2b01 	ldrb.w	r2, [r0], #1
 802337a:	3a30      	subs	r2, #48	@ 0x30
 802337c:	2a09      	cmp	r2, #9
 802337e:	d903      	bls.n	8023388 <_vfiprintf_r+0x1cc>
 8023380:	2b00      	cmp	r3, #0
 8023382:	d0c6      	beq.n	8023312 <_vfiprintf_r+0x156>
 8023384:	9105      	str	r1, [sp, #20]
 8023386:	e7c4      	b.n	8023312 <_vfiprintf_r+0x156>
 8023388:	fb0c 2101 	mla	r1, ip, r1, r2
 802338c:	4604      	mov	r4, r0
 802338e:	2301      	movs	r3, #1
 8023390:	e7f0      	b.n	8023374 <_vfiprintf_r+0x1b8>
 8023392:	ab03      	add	r3, sp, #12
 8023394:	462a      	mov	r2, r5
 8023396:	a904      	add	r1, sp, #16
 8023398:	4630      	mov	r0, r6
 802339a:	9300      	str	r3, [sp, #0]
 802339c:	4b11      	ldr	r3, [pc, #68]	@ (80233e4 <_vfiprintf_r+0x228>)
 802339e:	f3af 8000 	nop.w
 80233a2:	4607      	mov	r7, r0
 80233a4:	1c78      	adds	r0, r7, #1
 80233a6:	d1d6      	bne.n	8023356 <_vfiprintf_r+0x19a>
 80233a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80233aa:	07d9      	lsls	r1, r3, #31
 80233ac:	d405      	bmi.n	80233ba <_vfiprintf_r+0x1fe>
 80233ae:	89ab      	ldrh	r3, [r5, #12]
 80233b0:	059a      	lsls	r2, r3, #22
 80233b2:	d402      	bmi.n	80233ba <_vfiprintf_r+0x1fe>
 80233b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80233b6:	f000 fc0b 	bl	8023bd0 <__retarget_lock_release_recursive>
 80233ba:	89ab      	ldrh	r3, [r5, #12]
 80233bc:	065b      	lsls	r3, r3, #25
 80233be:	f53f af1f 	bmi.w	8023200 <_vfiprintf_r+0x44>
 80233c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80233c4:	e71e      	b.n	8023204 <_vfiprintf_r+0x48>
 80233c6:	ab03      	add	r3, sp, #12
 80233c8:	462a      	mov	r2, r5
 80233ca:	a904      	add	r1, sp, #16
 80233cc:	4630      	mov	r0, r6
 80233ce:	9300      	str	r3, [sp, #0]
 80233d0:	4b04      	ldr	r3, [pc, #16]	@ (80233e4 <_vfiprintf_r+0x228>)
 80233d2:	f000 f87d 	bl	80234d0 <_printf_i>
 80233d6:	e7e4      	b.n	80233a2 <_vfiprintf_r+0x1e6>
 80233d8:	0802e06c 	.word	0x0802e06c
 80233dc:	0802e076 	.word	0x0802e076
 80233e0:	00000000 	.word	0x00000000
 80233e4:	08023197 	.word	0x08023197
 80233e8:	0802e072 	.word	0x0802e072

080233ec <_printf_common>:
 80233ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80233f0:	4616      	mov	r6, r2
 80233f2:	4698      	mov	r8, r3
 80233f4:	688a      	ldr	r2, [r1, #8]
 80233f6:	4607      	mov	r7, r0
 80233f8:	690b      	ldr	r3, [r1, #16]
 80233fa:	460c      	mov	r4, r1
 80233fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8023400:	4293      	cmp	r3, r2
 8023402:	bfb8      	it	lt
 8023404:	4613      	movlt	r3, r2
 8023406:	6033      	str	r3, [r6, #0]
 8023408:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 802340c:	b10a      	cbz	r2, 8023412 <_printf_common+0x26>
 802340e:	3301      	adds	r3, #1
 8023410:	6033      	str	r3, [r6, #0]
 8023412:	6823      	ldr	r3, [r4, #0]
 8023414:	0699      	lsls	r1, r3, #26
 8023416:	bf42      	ittt	mi
 8023418:	6833      	ldrmi	r3, [r6, #0]
 802341a:	3302      	addmi	r3, #2
 802341c:	6033      	strmi	r3, [r6, #0]
 802341e:	6825      	ldr	r5, [r4, #0]
 8023420:	f015 0506 	ands.w	r5, r5, #6
 8023424:	d106      	bne.n	8023434 <_printf_common+0x48>
 8023426:	f104 0a19 	add.w	sl, r4, #25
 802342a:	68e3      	ldr	r3, [r4, #12]
 802342c:	6832      	ldr	r2, [r6, #0]
 802342e:	1a9b      	subs	r3, r3, r2
 8023430:	42ab      	cmp	r3, r5
 8023432:	dc2b      	bgt.n	802348c <_printf_common+0xa0>
 8023434:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8023438:	6822      	ldr	r2, [r4, #0]
 802343a:	3b00      	subs	r3, #0
 802343c:	bf18      	it	ne
 802343e:	2301      	movne	r3, #1
 8023440:	0692      	lsls	r2, r2, #26
 8023442:	d430      	bmi.n	80234a6 <_printf_common+0xba>
 8023444:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8023448:	4641      	mov	r1, r8
 802344a:	4638      	mov	r0, r7
 802344c:	47c8      	blx	r9
 802344e:	3001      	adds	r0, #1
 8023450:	d023      	beq.n	802349a <_printf_common+0xae>
 8023452:	6823      	ldr	r3, [r4, #0]
 8023454:	341a      	adds	r4, #26
 8023456:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 802345a:	f003 0306 	and.w	r3, r3, #6
 802345e:	2b04      	cmp	r3, #4
 8023460:	bf0a      	itet	eq
 8023462:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8023466:	2500      	movne	r5, #0
 8023468:	6833      	ldreq	r3, [r6, #0]
 802346a:	f04f 0600 	mov.w	r6, #0
 802346e:	bf08      	it	eq
 8023470:	1aed      	subeq	r5, r5, r3
 8023472:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8023476:	bf08      	it	eq
 8023478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802347c:	4293      	cmp	r3, r2
 802347e:	bfc4      	itt	gt
 8023480:	1a9b      	subgt	r3, r3, r2
 8023482:	18ed      	addgt	r5, r5, r3
 8023484:	42b5      	cmp	r5, r6
 8023486:	d11a      	bne.n	80234be <_printf_common+0xd2>
 8023488:	2000      	movs	r0, #0
 802348a:	e008      	b.n	802349e <_printf_common+0xb2>
 802348c:	2301      	movs	r3, #1
 802348e:	4652      	mov	r2, sl
 8023490:	4641      	mov	r1, r8
 8023492:	4638      	mov	r0, r7
 8023494:	47c8      	blx	r9
 8023496:	3001      	adds	r0, #1
 8023498:	d103      	bne.n	80234a2 <_printf_common+0xb6>
 802349a:	f04f 30ff 	mov.w	r0, #4294967295
 802349e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80234a2:	3501      	adds	r5, #1
 80234a4:	e7c1      	b.n	802342a <_printf_common+0x3e>
 80234a6:	18e1      	adds	r1, r4, r3
 80234a8:	1c5a      	adds	r2, r3, #1
 80234aa:	2030      	movs	r0, #48	@ 0x30
 80234ac:	3302      	adds	r3, #2
 80234ae:	4422      	add	r2, r4
 80234b0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80234b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80234b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80234bc:	e7c2      	b.n	8023444 <_printf_common+0x58>
 80234be:	2301      	movs	r3, #1
 80234c0:	4622      	mov	r2, r4
 80234c2:	4641      	mov	r1, r8
 80234c4:	4638      	mov	r0, r7
 80234c6:	47c8      	blx	r9
 80234c8:	3001      	adds	r0, #1
 80234ca:	d0e6      	beq.n	802349a <_printf_common+0xae>
 80234cc:	3601      	adds	r6, #1
 80234ce:	e7d9      	b.n	8023484 <_printf_common+0x98>

080234d0 <_printf_i>:
 80234d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80234d4:	7e0f      	ldrb	r7, [r1, #24]
 80234d6:	4691      	mov	r9, r2
 80234d8:	4680      	mov	r8, r0
 80234da:	460c      	mov	r4, r1
 80234dc:	2f78      	cmp	r7, #120	@ 0x78
 80234de:	469a      	mov	sl, r3
 80234e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80234e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80234e6:	d807      	bhi.n	80234f8 <_printf_i+0x28>
 80234e8:	2f62      	cmp	r7, #98	@ 0x62
 80234ea:	d80a      	bhi.n	8023502 <_printf_i+0x32>
 80234ec:	2f00      	cmp	r7, #0
 80234ee:	f000 80d2 	beq.w	8023696 <_printf_i+0x1c6>
 80234f2:	2f58      	cmp	r7, #88	@ 0x58
 80234f4:	f000 80b9 	beq.w	802366a <_printf_i+0x19a>
 80234f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80234fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8023500:	e03a      	b.n	8023578 <_printf_i+0xa8>
 8023502:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8023506:	2b15      	cmp	r3, #21
 8023508:	d8f6      	bhi.n	80234f8 <_printf_i+0x28>
 802350a:	a101      	add	r1, pc, #4	@ (adr r1, 8023510 <_printf_i+0x40>)
 802350c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8023510:	08023569 	.word	0x08023569
 8023514:	0802357d 	.word	0x0802357d
 8023518:	080234f9 	.word	0x080234f9
 802351c:	080234f9 	.word	0x080234f9
 8023520:	080234f9 	.word	0x080234f9
 8023524:	080234f9 	.word	0x080234f9
 8023528:	0802357d 	.word	0x0802357d
 802352c:	080234f9 	.word	0x080234f9
 8023530:	080234f9 	.word	0x080234f9
 8023534:	080234f9 	.word	0x080234f9
 8023538:	080234f9 	.word	0x080234f9
 802353c:	0802367d 	.word	0x0802367d
 8023540:	080235a7 	.word	0x080235a7
 8023544:	08023637 	.word	0x08023637
 8023548:	080234f9 	.word	0x080234f9
 802354c:	080234f9 	.word	0x080234f9
 8023550:	0802369f 	.word	0x0802369f
 8023554:	080234f9 	.word	0x080234f9
 8023558:	080235a7 	.word	0x080235a7
 802355c:	080234f9 	.word	0x080234f9
 8023560:	080234f9 	.word	0x080234f9
 8023564:	0802363f 	.word	0x0802363f
 8023568:	6833      	ldr	r3, [r6, #0]
 802356a:	1d1a      	adds	r2, r3, #4
 802356c:	681b      	ldr	r3, [r3, #0]
 802356e:	6032      	str	r2, [r6, #0]
 8023570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8023574:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8023578:	2301      	movs	r3, #1
 802357a:	e09d      	b.n	80236b8 <_printf_i+0x1e8>
 802357c:	6833      	ldr	r3, [r6, #0]
 802357e:	6820      	ldr	r0, [r4, #0]
 8023580:	1d19      	adds	r1, r3, #4
 8023582:	6031      	str	r1, [r6, #0]
 8023584:	0606      	lsls	r6, r0, #24
 8023586:	d501      	bpl.n	802358c <_printf_i+0xbc>
 8023588:	681d      	ldr	r5, [r3, #0]
 802358a:	e003      	b.n	8023594 <_printf_i+0xc4>
 802358c:	0645      	lsls	r5, r0, #25
 802358e:	d5fb      	bpl.n	8023588 <_printf_i+0xb8>
 8023590:	f9b3 5000 	ldrsh.w	r5, [r3]
 8023594:	2d00      	cmp	r5, #0
 8023596:	da03      	bge.n	80235a0 <_printf_i+0xd0>
 8023598:	232d      	movs	r3, #45	@ 0x2d
 802359a:	426d      	negs	r5, r5
 802359c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80235a0:	4859      	ldr	r0, [pc, #356]	@ (8023708 <_printf_i+0x238>)
 80235a2:	230a      	movs	r3, #10
 80235a4:	e011      	b.n	80235ca <_printf_i+0xfa>
 80235a6:	6821      	ldr	r1, [r4, #0]
 80235a8:	6833      	ldr	r3, [r6, #0]
 80235aa:	0608      	lsls	r0, r1, #24
 80235ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80235b0:	d402      	bmi.n	80235b8 <_printf_i+0xe8>
 80235b2:	0649      	lsls	r1, r1, #25
 80235b4:	bf48      	it	mi
 80235b6:	b2ad      	uxthmi	r5, r5
 80235b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80235ba:	6033      	str	r3, [r6, #0]
 80235bc:	4852      	ldr	r0, [pc, #328]	@ (8023708 <_printf_i+0x238>)
 80235be:	bf14      	ite	ne
 80235c0:	230a      	movne	r3, #10
 80235c2:	2308      	moveq	r3, #8
 80235c4:	2100      	movs	r1, #0
 80235c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80235ca:	6866      	ldr	r6, [r4, #4]
 80235cc:	2e00      	cmp	r6, #0
 80235ce:	60a6      	str	r6, [r4, #8]
 80235d0:	bfa2      	ittt	ge
 80235d2:	6821      	ldrge	r1, [r4, #0]
 80235d4:	f021 0104 	bicge.w	r1, r1, #4
 80235d8:	6021      	strge	r1, [r4, #0]
 80235da:	b90d      	cbnz	r5, 80235e0 <_printf_i+0x110>
 80235dc:	2e00      	cmp	r6, #0
 80235de:	d04b      	beq.n	8023678 <_printf_i+0x1a8>
 80235e0:	4616      	mov	r6, r2
 80235e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80235e6:	fb03 5711 	mls	r7, r3, r1, r5
 80235ea:	5dc7      	ldrb	r7, [r0, r7]
 80235ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80235f0:	462f      	mov	r7, r5
 80235f2:	460d      	mov	r5, r1
 80235f4:	42bb      	cmp	r3, r7
 80235f6:	d9f4      	bls.n	80235e2 <_printf_i+0x112>
 80235f8:	2b08      	cmp	r3, #8
 80235fa:	d10b      	bne.n	8023614 <_printf_i+0x144>
 80235fc:	6823      	ldr	r3, [r4, #0]
 80235fe:	07df      	lsls	r7, r3, #31
 8023600:	d508      	bpl.n	8023614 <_printf_i+0x144>
 8023602:	6923      	ldr	r3, [r4, #16]
 8023604:	6861      	ldr	r1, [r4, #4]
 8023606:	4299      	cmp	r1, r3
 8023608:	bfde      	ittt	le
 802360a:	2330      	movle	r3, #48	@ 0x30
 802360c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8023610:	f106 36ff 	addle.w	r6, r6, #4294967295
 8023614:	1b92      	subs	r2, r2, r6
 8023616:	6122      	str	r2, [r4, #16]
 8023618:	464b      	mov	r3, r9
 802361a:	aa03      	add	r2, sp, #12
 802361c:	4621      	mov	r1, r4
 802361e:	4640      	mov	r0, r8
 8023620:	f8cd a000 	str.w	sl, [sp]
 8023624:	f7ff fee2 	bl	80233ec <_printf_common>
 8023628:	3001      	adds	r0, #1
 802362a:	d14a      	bne.n	80236c2 <_printf_i+0x1f2>
 802362c:	f04f 30ff 	mov.w	r0, #4294967295
 8023630:	b004      	add	sp, #16
 8023632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023636:	6823      	ldr	r3, [r4, #0]
 8023638:	f043 0320 	orr.w	r3, r3, #32
 802363c:	6023      	str	r3, [r4, #0]
 802363e:	2778      	movs	r7, #120	@ 0x78
 8023640:	4832      	ldr	r0, [pc, #200]	@ (802370c <_printf_i+0x23c>)
 8023642:	6823      	ldr	r3, [r4, #0]
 8023644:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8023648:	061f      	lsls	r7, r3, #24
 802364a:	6831      	ldr	r1, [r6, #0]
 802364c:	f851 5b04 	ldr.w	r5, [r1], #4
 8023650:	d402      	bmi.n	8023658 <_printf_i+0x188>
 8023652:	065f      	lsls	r7, r3, #25
 8023654:	bf48      	it	mi
 8023656:	b2ad      	uxthmi	r5, r5
 8023658:	6031      	str	r1, [r6, #0]
 802365a:	07d9      	lsls	r1, r3, #31
 802365c:	bf44      	itt	mi
 802365e:	f043 0320 	orrmi.w	r3, r3, #32
 8023662:	6023      	strmi	r3, [r4, #0]
 8023664:	b11d      	cbz	r5, 802366e <_printf_i+0x19e>
 8023666:	2310      	movs	r3, #16
 8023668:	e7ac      	b.n	80235c4 <_printf_i+0xf4>
 802366a:	4827      	ldr	r0, [pc, #156]	@ (8023708 <_printf_i+0x238>)
 802366c:	e7e9      	b.n	8023642 <_printf_i+0x172>
 802366e:	6823      	ldr	r3, [r4, #0]
 8023670:	f023 0320 	bic.w	r3, r3, #32
 8023674:	6023      	str	r3, [r4, #0]
 8023676:	e7f6      	b.n	8023666 <_printf_i+0x196>
 8023678:	4616      	mov	r6, r2
 802367a:	e7bd      	b.n	80235f8 <_printf_i+0x128>
 802367c:	6833      	ldr	r3, [r6, #0]
 802367e:	6825      	ldr	r5, [r4, #0]
 8023680:	1d18      	adds	r0, r3, #4
 8023682:	6961      	ldr	r1, [r4, #20]
 8023684:	6030      	str	r0, [r6, #0]
 8023686:	062e      	lsls	r6, r5, #24
 8023688:	681b      	ldr	r3, [r3, #0]
 802368a:	d501      	bpl.n	8023690 <_printf_i+0x1c0>
 802368c:	6019      	str	r1, [r3, #0]
 802368e:	e002      	b.n	8023696 <_printf_i+0x1c6>
 8023690:	0668      	lsls	r0, r5, #25
 8023692:	d5fb      	bpl.n	802368c <_printf_i+0x1bc>
 8023694:	8019      	strh	r1, [r3, #0]
 8023696:	2300      	movs	r3, #0
 8023698:	4616      	mov	r6, r2
 802369a:	6123      	str	r3, [r4, #16]
 802369c:	e7bc      	b.n	8023618 <_printf_i+0x148>
 802369e:	6833      	ldr	r3, [r6, #0]
 80236a0:	2100      	movs	r1, #0
 80236a2:	1d1a      	adds	r2, r3, #4
 80236a4:	6032      	str	r2, [r6, #0]
 80236a6:	681e      	ldr	r6, [r3, #0]
 80236a8:	6862      	ldr	r2, [r4, #4]
 80236aa:	4630      	mov	r0, r6
 80236ac:	f000 fa91 	bl	8023bd2 <memchr>
 80236b0:	b108      	cbz	r0, 80236b6 <_printf_i+0x1e6>
 80236b2:	1b80      	subs	r0, r0, r6
 80236b4:	6060      	str	r0, [r4, #4]
 80236b6:	6863      	ldr	r3, [r4, #4]
 80236b8:	6123      	str	r3, [r4, #16]
 80236ba:	2300      	movs	r3, #0
 80236bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80236c0:	e7aa      	b.n	8023618 <_printf_i+0x148>
 80236c2:	6923      	ldr	r3, [r4, #16]
 80236c4:	4632      	mov	r2, r6
 80236c6:	4649      	mov	r1, r9
 80236c8:	4640      	mov	r0, r8
 80236ca:	47d0      	blx	sl
 80236cc:	3001      	adds	r0, #1
 80236ce:	d0ad      	beq.n	802362c <_printf_i+0x15c>
 80236d0:	6823      	ldr	r3, [r4, #0]
 80236d2:	079b      	lsls	r3, r3, #30
 80236d4:	d413      	bmi.n	80236fe <_printf_i+0x22e>
 80236d6:	68e0      	ldr	r0, [r4, #12]
 80236d8:	9b03      	ldr	r3, [sp, #12]
 80236da:	4298      	cmp	r0, r3
 80236dc:	bfb8      	it	lt
 80236de:	4618      	movlt	r0, r3
 80236e0:	e7a6      	b.n	8023630 <_printf_i+0x160>
 80236e2:	2301      	movs	r3, #1
 80236e4:	4632      	mov	r2, r6
 80236e6:	4649      	mov	r1, r9
 80236e8:	4640      	mov	r0, r8
 80236ea:	47d0      	blx	sl
 80236ec:	3001      	adds	r0, #1
 80236ee:	d09d      	beq.n	802362c <_printf_i+0x15c>
 80236f0:	3501      	adds	r5, #1
 80236f2:	68e3      	ldr	r3, [r4, #12]
 80236f4:	9903      	ldr	r1, [sp, #12]
 80236f6:	1a5b      	subs	r3, r3, r1
 80236f8:	42ab      	cmp	r3, r5
 80236fa:	dcf2      	bgt.n	80236e2 <_printf_i+0x212>
 80236fc:	e7eb      	b.n	80236d6 <_printf_i+0x206>
 80236fe:	2500      	movs	r5, #0
 8023700:	f104 0619 	add.w	r6, r4, #25
 8023704:	e7f5      	b.n	80236f2 <_printf_i+0x222>
 8023706:	bf00      	nop
 8023708:	0802e07d 	.word	0x0802e07d
 802370c:	0802e08e 	.word	0x0802e08e

08023710 <std>:
 8023710:	2300      	movs	r3, #0
 8023712:	b510      	push	{r4, lr}
 8023714:	4604      	mov	r4, r0
 8023716:	6083      	str	r3, [r0, #8]
 8023718:	8181      	strh	r1, [r0, #12]
 802371a:	4619      	mov	r1, r3
 802371c:	6643      	str	r3, [r0, #100]	@ 0x64
 802371e:	81c2      	strh	r2, [r0, #14]
 8023720:	2208      	movs	r2, #8
 8023722:	6183      	str	r3, [r0, #24]
 8023724:	e9c0 3300 	strd	r3, r3, [r0]
 8023728:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802372c:	305c      	adds	r0, #92	@ 0x5c
 802372e:	f000 f9c5 	bl	8023abc <memset>
 8023732:	4b0d      	ldr	r3, [pc, #52]	@ (8023768 <std+0x58>)
 8023734:	6224      	str	r4, [r4, #32]
 8023736:	6263      	str	r3, [r4, #36]	@ 0x24
 8023738:	4b0c      	ldr	r3, [pc, #48]	@ (802376c <std+0x5c>)
 802373a:	62a3      	str	r3, [r4, #40]	@ 0x28
 802373c:	4b0c      	ldr	r3, [pc, #48]	@ (8023770 <std+0x60>)
 802373e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8023740:	4b0c      	ldr	r3, [pc, #48]	@ (8023774 <std+0x64>)
 8023742:	6323      	str	r3, [r4, #48]	@ 0x30
 8023744:	4b0c      	ldr	r3, [pc, #48]	@ (8023778 <std+0x68>)
 8023746:	429c      	cmp	r4, r3
 8023748:	d006      	beq.n	8023758 <std+0x48>
 802374a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 802374e:	4294      	cmp	r4, r2
 8023750:	d002      	beq.n	8023758 <std+0x48>
 8023752:	33d0      	adds	r3, #208	@ 0xd0
 8023754:	429c      	cmp	r4, r3
 8023756:	d105      	bne.n	8023764 <std+0x54>
 8023758:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 802375c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023760:	f000 ba34 	b.w	8023bcc <__retarget_lock_init_recursive>
 8023764:	bd10      	pop	{r4, pc}
 8023766:	bf00      	nop
 8023768:	080238b9 	.word	0x080238b9
 802376c:	080238db 	.word	0x080238db
 8023770:	08023913 	.word	0x08023913
 8023774:	08023937 	.word	0x08023937
 8023778:	200132c4 	.word	0x200132c4

0802377c <stdio_exit_handler>:
 802377c:	4a02      	ldr	r2, [pc, #8]	@ (8023788 <stdio_exit_handler+0xc>)
 802377e:	4903      	ldr	r1, [pc, #12]	@ (802378c <stdio_exit_handler+0x10>)
 8023780:	4803      	ldr	r0, [pc, #12]	@ (8023790 <stdio_exit_handler+0x14>)
 8023782:	f000 b87b 	b.w	802387c <_fwalk_sglue>
 8023786:	bf00      	nop
 8023788:	20000270 	.word	0x20000270
 802378c:	08023f11 	.word	0x08023f11
 8023790:	20000280 	.word	0x20000280

08023794 <cleanup_stdio>:
 8023794:	6841      	ldr	r1, [r0, #4]
 8023796:	4b0c      	ldr	r3, [pc, #48]	@ (80237c8 <cleanup_stdio+0x34>)
 8023798:	4299      	cmp	r1, r3
 802379a:	b510      	push	{r4, lr}
 802379c:	4604      	mov	r4, r0
 802379e:	d001      	beq.n	80237a4 <cleanup_stdio+0x10>
 80237a0:	f000 fbb6 	bl	8023f10 <_fflush_r>
 80237a4:	68a1      	ldr	r1, [r4, #8]
 80237a6:	4b09      	ldr	r3, [pc, #36]	@ (80237cc <cleanup_stdio+0x38>)
 80237a8:	4299      	cmp	r1, r3
 80237aa:	d002      	beq.n	80237b2 <cleanup_stdio+0x1e>
 80237ac:	4620      	mov	r0, r4
 80237ae:	f000 fbaf 	bl	8023f10 <_fflush_r>
 80237b2:	68e1      	ldr	r1, [r4, #12]
 80237b4:	4b06      	ldr	r3, [pc, #24]	@ (80237d0 <cleanup_stdio+0x3c>)
 80237b6:	4299      	cmp	r1, r3
 80237b8:	d004      	beq.n	80237c4 <cleanup_stdio+0x30>
 80237ba:	4620      	mov	r0, r4
 80237bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80237c0:	f000 bba6 	b.w	8023f10 <_fflush_r>
 80237c4:	bd10      	pop	{r4, pc}
 80237c6:	bf00      	nop
 80237c8:	200132c4 	.word	0x200132c4
 80237cc:	2001332c 	.word	0x2001332c
 80237d0:	20013394 	.word	0x20013394

080237d4 <global_stdio_init.part.0>:
 80237d4:	b510      	push	{r4, lr}
 80237d6:	4b0b      	ldr	r3, [pc, #44]	@ (8023804 <global_stdio_init.part.0+0x30>)
 80237d8:	2104      	movs	r1, #4
 80237da:	4c0b      	ldr	r4, [pc, #44]	@ (8023808 <global_stdio_init.part.0+0x34>)
 80237dc:	4a0b      	ldr	r2, [pc, #44]	@ (802380c <global_stdio_init.part.0+0x38>)
 80237de:	4620      	mov	r0, r4
 80237e0:	601a      	str	r2, [r3, #0]
 80237e2:	2200      	movs	r2, #0
 80237e4:	f7ff ff94 	bl	8023710 <std>
 80237e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80237ec:	2201      	movs	r2, #1
 80237ee:	2109      	movs	r1, #9
 80237f0:	f7ff ff8e 	bl	8023710 <std>
 80237f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80237f8:	2202      	movs	r2, #2
 80237fa:	2112      	movs	r1, #18
 80237fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023800:	f7ff bf86 	b.w	8023710 <std>
 8023804:	200133fc 	.word	0x200133fc
 8023808:	200132c4 	.word	0x200132c4
 802380c:	0802377d 	.word	0x0802377d

08023810 <__sfp_lock_acquire>:
 8023810:	4801      	ldr	r0, [pc, #4]	@ (8023818 <__sfp_lock_acquire+0x8>)
 8023812:	f000 b9dc 	b.w	8023bce <__retarget_lock_acquire_recursive>
 8023816:	bf00      	nop
 8023818:	20013405 	.word	0x20013405

0802381c <__sfp_lock_release>:
 802381c:	4801      	ldr	r0, [pc, #4]	@ (8023824 <__sfp_lock_release+0x8>)
 802381e:	f000 b9d7 	b.w	8023bd0 <__retarget_lock_release_recursive>
 8023822:	bf00      	nop
 8023824:	20013405 	.word	0x20013405

08023828 <__sinit>:
 8023828:	b510      	push	{r4, lr}
 802382a:	4604      	mov	r4, r0
 802382c:	f7ff fff0 	bl	8023810 <__sfp_lock_acquire>
 8023830:	6a23      	ldr	r3, [r4, #32]
 8023832:	b11b      	cbz	r3, 802383c <__sinit+0x14>
 8023834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023838:	f7ff bff0 	b.w	802381c <__sfp_lock_release>
 802383c:	4b04      	ldr	r3, [pc, #16]	@ (8023850 <__sinit+0x28>)
 802383e:	6223      	str	r3, [r4, #32]
 8023840:	4b04      	ldr	r3, [pc, #16]	@ (8023854 <__sinit+0x2c>)
 8023842:	681b      	ldr	r3, [r3, #0]
 8023844:	2b00      	cmp	r3, #0
 8023846:	d1f5      	bne.n	8023834 <__sinit+0xc>
 8023848:	f7ff ffc4 	bl	80237d4 <global_stdio_init.part.0>
 802384c:	e7f2      	b.n	8023834 <__sinit+0xc>
 802384e:	bf00      	nop
 8023850:	08023795 	.word	0x08023795
 8023854:	200133fc 	.word	0x200133fc

08023858 <fiprintf>:
 8023858:	b40e      	push	{r1, r2, r3}
 802385a:	b503      	push	{r0, r1, lr}
 802385c:	ab03      	add	r3, sp, #12
 802385e:	4601      	mov	r1, r0
 8023860:	4805      	ldr	r0, [pc, #20]	@ (8023878 <fiprintf+0x20>)
 8023862:	f853 2b04 	ldr.w	r2, [r3], #4
 8023866:	6800      	ldr	r0, [r0, #0]
 8023868:	9301      	str	r3, [sp, #4]
 802386a:	f7ff fca7 	bl	80231bc <_vfiprintf_r>
 802386e:	b002      	add	sp, #8
 8023870:	f85d eb04 	ldr.w	lr, [sp], #4
 8023874:	b003      	add	sp, #12
 8023876:	4770      	bx	lr
 8023878:	2000027c 	.word	0x2000027c

0802387c <_fwalk_sglue>:
 802387c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023880:	4607      	mov	r7, r0
 8023882:	4688      	mov	r8, r1
 8023884:	4614      	mov	r4, r2
 8023886:	2600      	movs	r6, #0
 8023888:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802388c:	f1b9 0901 	subs.w	r9, r9, #1
 8023890:	d505      	bpl.n	802389e <_fwalk_sglue+0x22>
 8023892:	6824      	ldr	r4, [r4, #0]
 8023894:	2c00      	cmp	r4, #0
 8023896:	d1f7      	bne.n	8023888 <_fwalk_sglue+0xc>
 8023898:	4630      	mov	r0, r6
 802389a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802389e:	89ab      	ldrh	r3, [r5, #12]
 80238a0:	2b01      	cmp	r3, #1
 80238a2:	d907      	bls.n	80238b4 <_fwalk_sglue+0x38>
 80238a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80238a8:	3301      	adds	r3, #1
 80238aa:	d003      	beq.n	80238b4 <_fwalk_sglue+0x38>
 80238ac:	4629      	mov	r1, r5
 80238ae:	4638      	mov	r0, r7
 80238b0:	47c0      	blx	r8
 80238b2:	4306      	orrs	r6, r0
 80238b4:	3568      	adds	r5, #104	@ 0x68
 80238b6:	e7e9      	b.n	802388c <_fwalk_sglue+0x10>

080238b8 <__sread>:
 80238b8:	b510      	push	{r4, lr}
 80238ba:	460c      	mov	r4, r1
 80238bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80238c0:	f000 f936 	bl	8023b30 <_read_r>
 80238c4:	2800      	cmp	r0, #0
 80238c6:	bfab      	itete	ge
 80238c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80238ca:	89a3      	ldrhlt	r3, [r4, #12]
 80238cc:	181b      	addge	r3, r3, r0
 80238ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80238d2:	bfac      	ite	ge
 80238d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80238d6:	81a3      	strhlt	r3, [r4, #12]
 80238d8:	bd10      	pop	{r4, pc}

080238da <__swrite>:
 80238da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80238de:	461f      	mov	r7, r3
 80238e0:	898b      	ldrh	r3, [r1, #12]
 80238e2:	4605      	mov	r5, r0
 80238e4:	460c      	mov	r4, r1
 80238e6:	05db      	lsls	r3, r3, #23
 80238e8:	4616      	mov	r6, r2
 80238ea:	d505      	bpl.n	80238f8 <__swrite+0x1e>
 80238ec:	2302      	movs	r3, #2
 80238ee:	2200      	movs	r2, #0
 80238f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80238f4:	f000 f90a 	bl	8023b0c <_lseek_r>
 80238f8:	89a3      	ldrh	r3, [r4, #12]
 80238fa:	4632      	mov	r2, r6
 80238fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8023900:	4628      	mov	r0, r5
 8023902:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8023906:	81a3      	strh	r3, [r4, #12]
 8023908:	463b      	mov	r3, r7
 802390a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802390e:	f000 b921 	b.w	8023b54 <_write_r>

08023912 <__sseek>:
 8023912:	b510      	push	{r4, lr}
 8023914:	460c      	mov	r4, r1
 8023916:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802391a:	f000 f8f7 	bl	8023b0c <_lseek_r>
 802391e:	1c43      	adds	r3, r0, #1
 8023920:	89a3      	ldrh	r3, [r4, #12]
 8023922:	bf15      	itete	ne
 8023924:	6560      	strne	r0, [r4, #84]	@ 0x54
 8023926:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 802392a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 802392e:	81a3      	strheq	r3, [r4, #12]
 8023930:	bf18      	it	ne
 8023932:	81a3      	strhne	r3, [r4, #12]
 8023934:	bd10      	pop	{r4, pc}

08023936 <__sclose>:
 8023936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802393a:	f000 b8d7 	b.w	8023aec <_close_r>

0802393e <__swbuf_r>:
 802393e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023940:	460e      	mov	r6, r1
 8023942:	4614      	mov	r4, r2
 8023944:	4605      	mov	r5, r0
 8023946:	b118      	cbz	r0, 8023950 <__swbuf_r+0x12>
 8023948:	6a03      	ldr	r3, [r0, #32]
 802394a:	b90b      	cbnz	r3, 8023950 <__swbuf_r+0x12>
 802394c:	f7ff ff6c 	bl	8023828 <__sinit>
 8023950:	69a3      	ldr	r3, [r4, #24]
 8023952:	60a3      	str	r3, [r4, #8]
 8023954:	89a3      	ldrh	r3, [r4, #12]
 8023956:	071a      	lsls	r2, r3, #28
 8023958:	d501      	bpl.n	802395e <__swbuf_r+0x20>
 802395a:	6923      	ldr	r3, [r4, #16]
 802395c:	b943      	cbnz	r3, 8023970 <__swbuf_r+0x32>
 802395e:	4621      	mov	r1, r4
 8023960:	4628      	mov	r0, r5
 8023962:	f000 f82b 	bl	80239bc <__swsetup_r>
 8023966:	b118      	cbz	r0, 8023970 <__swbuf_r+0x32>
 8023968:	f04f 37ff 	mov.w	r7, #4294967295
 802396c:	4638      	mov	r0, r7
 802396e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023970:	6823      	ldr	r3, [r4, #0]
 8023972:	b2f6      	uxtb	r6, r6
 8023974:	6922      	ldr	r2, [r4, #16]
 8023976:	4637      	mov	r7, r6
 8023978:	1a98      	subs	r0, r3, r2
 802397a:	6963      	ldr	r3, [r4, #20]
 802397c:	4283      	cmp	r3, r0
 802397e:	dc05      	bgt.n	802398c <__swbuf_r+0x4e>
 8023980:	4621      	mov	r1, r4
 8023982:	4628      	mov	r0, r5
 8023984:	f000 fac4 	bl	8023f10 <_fflush_r>
 8023988:	2800      	cmp	r0, #0
 802398a:	d1ed      	bne.n	8023968 <__swbuf_r+0x2a>
 802398c:	68a3      	ldr	r3, [r4, #8]
 802398e:	3b01      	subs	r3, #1
 8023990:	60a3      	str	r3, [r4, #8]
 8023992:	6823      	ldr	r3, [r4, #0]
 8023994:	1c5a      	adds	r2, r3, #1
 8023996:	6022      	str	r2, [r4, #0]
 8023998:	701e      	strb	r6, [r3, #0]
 802399a:	1c43      	adds	r3, r0, #1
 802399c:	6962      	ldr	r2, [r4, #20]
 802399e:	429a      	cmp	r2, r3
 80239a0:	d004      	beq.n	80239ac <__swbuf_r+0x6e>
 80239a2:	89a3      	ldrh	r3, [r4, #12]
 80239a4:	07db      	lsls	r3, r3, #31
 80239a6:	d5e1      	bpl.n	802396c <__swbuf_r+0x2e>
 80239a8:	2e0a      	cmp	r6, #10
 80239aa:	d1df      	bne.n	802396c <__swbuf_r+0x2e>
 80239ac:	4621      	mov	r1, r4
 80239ae:	4628      	mov	r0, r5
 80239b0:	f000 faae 	bl	8023f10 <_fflush_r>
 80239b4:	2800      	cmp	r0, #0
 80239b6:	d0d9      	beq.n	802396c <__swbuf_r+0x2e>
 80239b8:	e7d6      	b.n	8023968 <__swbuf_r+0x2a>
	...

080239bc <__swsetup_r>:
 80239bc:	b538      	push	{r3, r4, r5, lr}
 80239be:	4b29      	ldr	r3, [pc, #164]	@ (8023a64 <__swsetup_r+0xa8>)
 80239c0:	4605      	mov	r5, r0
 80239c2:	460c      	mov	r4, r1
 80239c4:	6818      	ldr	r0, [r3, #0]
 80239c6:	b118      	cbz	r0, 80239d0 <__swsetup_r+0x14>
 80239c8:	6a03      	ldr	r3, [r0, #32]
 80239ca:	b90b      	cbnz	r3, 80239d0 <__swsetup_r+0x14>
 80239cc:	f7ff ff2c 	bl	8023828 <__sinit>
 80239d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80239d4:	0719      	lsls	r1, r3, #28
 80239d6:	d422      	bmi.n	8023a1e <__swsetup_r+0x62>
 80239d8:	06da      	lsls	r2, r3, #27
 80239da:	d407      	bmi.n	80239ec <__swsetup_r+0x30>
 80239dc:	2209      	movs	r2, #9
 80239de:	602a      	str	r2, [r5, #0]
 80239e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80239e4:	f04f 30ff 	mov.w	r0, #4294967295
 80239e8:	81a3      	strh	r3, [r4, #12]
 80239ea:	e033      	b.n	8023a54 <__swsetup_r+0x98>
 80239ec:	0758      	lsls	r0, r3, #29
 80239ee:	d512      	bpl.n	8023a16 <__swsetup_r+0x5a>
 80239f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80239f2:	b141      	cbz	r1, 8023a06 <__swsetup_r+0x4a>
 80239f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80239f8:	4299      	cmp	r1, r3
 80239fa:	d002      	beq.n	8023a02 <__swsetup_r+0x46>
 80239fc:	4628      	mov	r0, r5
 80239fe:	f000 f90b 	bl	8023c18 <_free_r>
 8023a02:	2300      	movs	r3, #0
 8023a04:	6363      	str	r3, [r4, #52]	@ 0x34
 8023a06:	89a3      	ldrh	r3, [r4, #12]
 8023a08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8023a0c:	81a3      	strh	r3, [r4, #12]
 8023a0e:	2300      	movs	r3, #0
 8023a10:	6063      	str	r3, [r4, #4]
 8023a12:	6923      	ldr	r3, [r4, #16]
 8023a14:	6023      	str	r3, [r4, #0]
 8023a16:	89a3      	ldrh	r3, [r4, #12]
 8023a18:	f043 0308 	orr.w	r3, r3, #8
 8023a1c:	81a3      	strh	r3, [r4, #12]
 8023a1e:	6923      	ldr	r3, [r4, #16]
 8023a20:	b94b      	cbnz	r3, 8023a36 <__swsetup_r+0x7a>
 8023a22:	89a3      	ldrh	r3, [r4, #12]
 8023a24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8023a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8023a2c:	d003      	beq.n	8023a36 <__swsetup_r+0x7a>
 8023a2e:	4621      	mov	r1, r4
 8023a30:	4628      	mov	r0, r5
 8023a32:	f000 faba 	bl	8023faa <__smakebuf_r>
 8023a36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023a3a:	f013 0201 	ands.w	r2, r3, #1
 8023a3e:	d00a      	beq.n	8023a56 <__swsetup_r+0x9a>
 8023a40:	2200      	movs	r2, #0
 8023a42:	60a2      	str	r2, [r4, #8]
 8023a44:	6962      	ldr	r2, [r4, #20]
 8023a46:	4252      	negs	r2, r2
 8023a48:	61a2      	str	r2, [r4, #24]
 8023a4a:	6922      	ldr	r2, [r4, #16]
 8023a4c:	b942      	cbnz	r2, 8023a60 <__swsetup_r+0xa4>
 8023a4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8023a52:	d1c5      	bne.n	80239e0 <__swsetup_r+0x24>
 8023a54:	bd38      	pop	{r3, r4, r5, pc}
 8023a56:	0799      	lsls	r1, r3, #30
 8023a58:	bf58      	it	pl
 8023a5a:	6962      	ldrpl	r2, [r4, #20]
 8023a5c:	60a2      	str	r2, [r4, #8]
 8023a5e:	e7f4      	b.n	8023a4a <__swsetup_r+0x8e>
 8023a60:	2000      	movs	r0, #0
 8023a62:	e7f7      	b.n	8023a54 <__swsetup_r+0x98>
 8023a64:	2000027c 	.word	0x2000027c

08023a68 <memcmp>:
 8023a68:	3901      	subs	r1, #1
 8023a6a:	4402      	add	r2, r0
 8023a6c:	b510      	push	{r4, lr}
 8023a6e:	4290      	cmp	r0, r2
 8023a70:	d101      	bne.n	8023a76 <memcmp+0xe>
 8023a72:	2000      	movs	r0, #0
 8023a74:	e005      	b.n	8023a82 <memcmp+0x1a>
 8023a76:	7803      	ldrb	r3, [r0, #0]
 8023a78:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8023a7c:	42a3      	cmp	r3, r4
 8023a7e:	d001      	beq.n	8023a84 <memcmp+0x1c>
 8023a80:	1b18      	subs	r0, r3, r4
 8023a82:	bd10      	pop	{r4, pc}
 8023a84:	3001      	adds	r0, #1
 8023a86:	e7f2      	b.n	8023a6e <memcmp+0x6>

08023a88 <memmove>:
 8023a88:	4288      	cmp	r0, r1
 8023a8a:	b510      	push	{r4, lr}
 8023a8c:	eb01 0402 	add.w	r4, r1, r2
 8023a90:	d902      	bls.n	8023a98 <memmove+0x10>
 8023a92:	4284      	cmp	r4, r0
 8023a94:	4623      	mov	r3, r4
 8023a96:	d807      	bhi.n	8023aa8 <memmove+0x20>
 8023a98:	1e43      	subs	r3, r0, #1
 8023a9a:	42a1      	cmp	r1, r4
 8023a9c:	d008      	beq.n	8023ab0 <memmove+0x28>
 8023a9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8023aa2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8023aa6:	e7f8      	b.n	8023a9a <memmove+0x12>
 8023aa8:	4402      	add	r2, r0
 8023aaa:	4601      	mov	r1, r0
 8023aac:	428a      	cmp	r2, r1
 8023aae:	d100      	bne.n	8023ab2 <memmove+0x2a>
 8023ab0:	bd10      	pop	{r4, pc}
 8023ab2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8023ab6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8023aba:	e7f7      	b.n	8023aac <memmove+0x24>

08023abc <memset>:
 8023abc:	4402      	add	r2, r0
 8023abe:	4603      	mov	r3, r0
 8023ac0:	4293      	cmp	r3, r2
 8023ac2:	d100      	bne.n	8023ac6 <memset+0xa>
 8023ac4:	4770      	bx	lr
 8023ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8023aca:	e7f9      	b.n	8023ac0 <memset+0x4>

08023acc <strcat>:
 8023acc:	4602      	mov	r2, r0
 8023ace:	b510      	push	{r4, lr}
 8023ad0:	7814      	ldrb	r4, [r2, #0]
 8023ad2:	4613      	mov	r3, r2
 8023ad4:	3201      	adds	r2, #1
 8023ad6:	2c00      	cmp	r4, #0
 8023ad8:	d1fa      	bne.n	8023ad0 <strcat+0x4>
 8023ada:	3b01      	subs	r3, #1
 8023adc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8023ae0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8023ae4:	2a00      	cmp	r2, #0
 8023ae6:	d1f9      	bne.n	8023adc <strcat+0x10>
 8023ae8:	bd10      	pop	{r4, pc}
	...

08023aec <_close_r>:
 8023aec:	b538      	push	{r3, r4, r5, lr}
 8023aee:	2300      	movs	r3, #0
 8023af0:	4d05      	ldr	r5, [pc, #20]	@ (8023b08 <_close_r+0x1c>)
 8023af2:	4604      	mov	r4, r0
 8023af4:	4608      	mov	r0, r1
 8023af6:	602b      	str	r3, [r5, #0]
 8023af8:	f7e8 f89c 	bl	800bc34 <_close>
 8023afc:	1c43      	adds	r3, r0, #1
 8023afe:	d102      	bne.n	8023b06 <_close_r+0x1a>
 8023b00:	682b      	ldr	r3, [r5, #0]
 8023b02:	b103      	cbz	r3, 8023b06 <_close_r+0x1a>
 8023b04:	6023      	str	r3, [r4, #0]
 8023b06:	bd38      	pop	{r3, r4, r5, pc}
 8023b08:	20013400 	.word	0x20013400

08023b0c <_lseek_r>:
 8023b0c:	b538      	push	{r3, r4, r5, lr}
 8023b0e:	4604      	mov	r4, r0
 8023b10:	4d06      	ldr	r5, [pc, #24]	@ (8023b2c <_lseek_r+0x20>)
 8023b12:	4608      	mov	r0, r1
 8023b14:	4611      	mov	r1, r2
 8023b16:	2200      	movs	r2, #0
 8023b18:	602a      	str	r2, [r5, #0]
 8023b1a:	461a      	mov	r2, r3
 8023b1c:	f7e8 f8b1 	bl	800bc82 <_lseek>
 8023b20:	1c43      	adds	r3, r0, #1
 8023b22:	d102      	bne.n	8023b2a <_lseek_r+0x1e>
 8023b24:	682b      	ldr	r3, [r5, #0]
 8023b26:	b103      	cbz	r3, 8023b2a <_lseek_r+0x1e>
 8023b28:	6023      	str	r3, [r4, #0]
 8023b2a:	bd38      	pop	{r3, r4, r5, pc}
 8023b2c:	20013400 	.word	0x20013400

08023b30 <_read_r>:
 8023b30:	b538      	push	{r3, r4, r5, lr}
 8023b32:	4604      	mov	r4, r0
 8023b34:	4d06      	ldr	r5, [pc, #24]	@ (8023b50 <_read_r+0x20>)
 8023b36:	4608      	mov	r0, r1
 8023b38:	4611      	mov	r1, r2
 8023b3a:	2200      	movs	r2, #0
 8023b3c:	602a      	str	r2, [r5, #0]
 8023b3e:	461a      	mov	r2, r3
 8023b40:	f7e8 f83f 	bl	800bbc2 <_read>
 8023b44:	1c43      	adds	r3, r0, #1
 8023b46:	d102      	bne.n	8023b4e <_read_r+0x1e>
 8023b48:	682b      	ldr	r3, [r5, #0]
 8023b4a:	b103      	cbz	r3, 8023b4e <_read_r+0x1e>
 8023b4c:	6023      	str	r3, [r4, #0]
 8023b4e:	bd38      	pop	{r3, r4, r5, pc}
 8023b50:	20013400 	.word	0x20013400

08023b54 <_write_r>:
 8023b54:	b538      	push	{r3, r4, r5, lr}
 8023b56:	4604      	mov	r4, r0
 8023b58:	4d06      	ldr	r5, [pc, #24]	@ (8023b74 <_write_r+0x20>)
 8023b5a:	4608      	mov	r0, r1
 8023b5c:	4611      	mov	r1, r2
 8023b5e:	2200      	movs	r2, #0
 8023b60:	602a      	str	r2, [r5, #0]
 8023b62:	461a      	mov	r2, r3
 8023b64:	f7e8 f84a 	bl	800bbfc <_write>
 8023b68:	1c43      	adds	r3, r0, #1
 8023b6a:	d102      	bne.n	8023b72 <_write_r+0x1e>
 8023b6c:	682b      	ldr	r3, [r5, #0]
 8023b6e:	b103      	cbz	r3, 8023b72 <_write_r+0x1e>
 8023b70:	6023      	str	r3, [r4, #0]
 8023b72:	bd38      	pop	{r3, r4, r5, pc}
 8023b74:	20013400 	.word	0x20013400

08023b78 <__errno>:
 8023b78:	4b01      	ldr	r3, [pc, #4]	@ (8023b80 <__errno+0x8>)
 8023b7a:	6818      	ldr	r0, [r3, #0]
 8023b7c:	4770      	bx	lr
 8023b7e:	bf00      	nop
 8023b80:	2000027c 	.word	0x2000027c

08023b84 <__libc_init_array>:
 8023b84:	b570      	push	{r4, r5, r6, lr}
 8023b86:	4d0d      	ldr	r5, [pc, #52]	@ (8023bbc <__libc_init_array+0x38>)
 8023b88:	2600      	movs	r6, #0
 8023b8a:	4c0d      	ldr	r4, [pc, #52]	@ (8023bc0 <__libc_init_array+0x3c>)
 8023b8c:	1b64      	subs	r4, r4, r5
 8023b8e:	10a4      	asrs	r4, r4, #2
 8023b90:	42a6      	cmp	r6, r4
 8023b92:	d109      	bne.n	8023ba8 <__libc_init_array+0x24>
 8023b94:	4d0b      	ldr	r5, [pc, #44]	@ (8023bc4 <__libc_init_array+0x40>)
 8023b96:	2600      	movs	r6, #0
 8023b98:	4c0b      	ldr	r4, [pc, #44]	@ (8023bc8 <__libc_init_array+0x44>)
 8023b9a:	f001 f817 	bl	8024bcc <_init>
 8023b9e:	1b64      	subs	r4, r4, r5
 8023ba0:	10a4      	asrs	r4, r4, #2
 8023ba2:	42a6      	cmp	r6, r4
 8023ba4:	d105      	bne.n	8023bb2 <__libc_init_array+0x2e>
 8023ba6:	bd70      	pop	{r4, r5, r6, pc}
 8023ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8023bac:	3601      	adds	r6, #1
 8023bae:	4798      	blx	r3
 8023bb0:	e7ee      	b.n	8023b90 <__libc_init_array+0xc>
 8023bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8023bb6:	3601      	adds	r6, #1
 8023bb8:	4798      	blx	r3
 8023bba:	e7f2      	b.n	8023ba2 <__libc_init_array+0x1e>
 8023bbc:	0802e478 	.word	0x0802e478
 8023bc0:	0802e478 	.word	0x0802e478
 8023bc4:	0802e478 	.word	0x0802e478
 8023bc8:	0802e47c 	.word	0x0802e47c

08023bcc <__retarget_lock_init_recursive>:
 8023bcc:	4770      	bx	lr

08023bce <__retarget_lock_acquire_recursive>:
 8023bce:	4770      	bx	lr

08023bd0 <__retarget_lock_release_recursive>:
 8023bd0:	4770      	bx	lr

08023bd2 <memchr>:
 8023bd2:	b2c9      	uxtb	r1, r1
 8023bd4:	4603      	mov	r3, r0
 8023bd6:	4402      	add	r2, r0
 8023bd8:	b510      	push	{r4, lr}
 8023bda:	4293      	cmp	r3, r2
 8023bdc:	4618      	mov	r0, r3
 8023bde:	d101      	bne.n	8023be4 <memchr+0x12>
 8023be0:	2000      	movs	r0, #0
 8023be2:	e003      	b.n	8023bec <memchr+0x1a>
 8023be4:	7804      	ldrb	r4, [r0, #0]
 8023be6:	3301      	adds	r3, #1
 8023be8:	428c      	cmp	r4, r1
 8023bea:	d1f6      	bne.n	8023bda <memchr+0x8>
 8023bec:	bd10      	pop	{r4, pc}

08023bee <memcpy>:
 8023bee:	440a      	add	r2, r1
 8023bf0:	1e43      	subs	r3, r0, #1
 8023bf2:	4291      	cmp	r1, r2
 8023bf4:	d100      	bne.n	8023bf8 <memcpy+0xa>
 8023bf6:	4770      	bx	lr
 8023bf8:	b510      	push	{r4, lr}
 8023bfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8023bfe:	4291      	cmp	r1, r2
 8023c00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8023c04:	d1f9      	bne.n	8023bfa <memcpy+0xc>
 8023c06:	bd10      	pop	{r4, pc}

08023c08 <abort>:
 8023c08:	2006      	movs	r0, #6
 8023c0a:	b508      	push	{r3, lr}
 8023c0c:	f000 fa32 	bl	8024074 <raise>
 8023c10:	2001      	movs	r0, #1
 8023c12:	f7e7 ffcb 	bl	800bbac <_exit>
	...

08023c18 <_free_r>:
 8023c18:	b538      	push	{r3, r4, r5, lr}
 8023c1a:	4605      	mov	r5, r0
 8023c1c:	2900      	cmp	r1, #0
 8023c1e:	d041      	beq.n	8023ca4 <_free_r+0x8c>
 8023c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8023c24:	1f0c      	subs	r4, r1, #4
 8023c26:	2b00      	cmp	r3, #0
 8023c28:	bfb8      	it	lt
 8023c2a:	18e4      	addlt	r4, r4, r3
 8023c2c:	f000 f8e0 	bl	8023df0 <__malloc_lock>
 8023c30:	4a1d      	ldr	r2, [pc, #116]	@ (8023ca8 <_free_r+0x90>)
 8023c32:	6813      	ldr	r3, [r2, #0]
 8023c34:	b933      	cbnz	r3, 8023c44 <_free_r+0x2c>
 8023c36:	6063      	str	r3, [r4, #4]
 8023c38:	6014      	str	r4, [r2, #0]
 8023c3a:	4628      	mov	r0, r5
 8023c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023c40:	f000 b8dc 	b.w	8023dfc <__malloc_unlock>
 8023c44:	42a3      	cmp	r3, r4
 8023c46:	d908      	bls.n	8023c5a <_free_r+0x42>
 8023c48:	6820      	ldr	r0, [r4, #0]
 8023c4a:	1821      	adds	r1, r4, r0
 8023c4c:	428b      	cmp	r3, r1
 8023c4e:	bf01      	itttt	eq
 8023c50:	6819      	ldreq	r1, [r3, #0]
 8023c52:	685b      	ldreq	r3, [r3, #4]
 8023c54:	1809      	addeq	r1, r1, r0
 8023c56:	6021      	streq	r1, [r4, #0]
 8023c58:	e7ed      	b.n	8023c36 <_free_r+0x1e>
 8023c5a:	461a      	mov	r2, r3
 8023c5c:	685b      	ldr	r3, [r3, #4]
 8023c5e:	b10b      	cbz	r3, 8023c64 <_free_r+0x4c>
 8023c60:	42a3      	cmp	r3, r4
 8023c62:	d9fa      	bls.n	8023c5a <_free_r+0x42>
 8023c64:	6811      	ldr	r1, [r2, #0]
 8023c66:	1850      	adds	r0, r2, r1
 8023c68:	42a0      	cmp	r0, r4
 8023c6a:	d10b      	bne.n	8023c84 <_free_r+0x6c>
 8023c6c:	6820      	ldr	r0, [r4, #0]
 8023c6e:	4401      	add	r1, r0
 8023c70:	1850      	adds	r0, r2, r1
 8023c72:	6011      	str	r1, [r2, #0]
 8023c74:	4283      	cmp	r3, r0
 8023c76:	d1e0      	bne.n	8023c3a <_free_r+0x22>
 8023c78:	6818      	ldr	r0, [r3, #0]
 8023c7a:	685b      	ldr	r3, [r3, #4]
 8023c7c:	4408      	add	r0, r1
 8023c7e:	6053      	str	r3, [r2, #4]
 8023c80:	6010      	str	r0, [r2, #0]
 8023c82:	e7da      	b.n	8023c3a <_free_r+0x22>
 8023c84:	d902      	bls.n	8023c8c <_free_r+0x74>
 8023c86:	230c      	movs	r3, #12
 8023c88:	602b      	str	r3, [r5, #0]
 8023c8a:	e7d6      	b.n	8023c3a <_free_r+0x22>
 8023c8c:	6820      	ldr	r0, [r4, #0]
 8023c8e:	1821      	adds	r1, r4, r0
 8023c90:	428b      	cmp	r3, r1
 8023c92:	bf02      	ittt	eq
 8023c94:	6819      	ldreq	r1, [r3, #0]
 8023c96:	685b      	ldreq	r3, [r3, #4]
 8023c98:	1809      	addeq	r1, r1, r0
 8023c9a:	6063      	str	r3, [r4, #4]
 8023c9c:	bf08      	it	eq
 8023c9e:	6021      	streq	r1, [r4, #0]
 8023ca0:	6054      	str	r4, [r2, #4]
 8023ca2:	e7ca      	b.n	8023c3a <_free_r+0x22>
 8023ca4:	bd38      	pop	{r3, r4, r5, pc}
 8023ca6:	bf00      	nop
 8023ca8:	2001340c 	.word	0x2001340c

08023cac <sbrk_aligned>:
 8023cac:	b570      	push	{r4, r5, r6, lr}
 8023cae:	4e0f      	ldr	r6, [pc, #60]	@ (8023cec <sbrk_aligned+0x40>)
 8023cb0:	460c      	mov	r4, r1
 8023cb2:	4605      	mov	r5, r0
 8023cb4:	6831      	ldr	r1, [r6, #0]
 8023cb6:	b911      	cbnz	r1, 8023cbe <sbrk_aligned+0x12>
 8023cb8:	f000 fa1a 	bl	80240f0 <_sbrk_r>
 8023cbc:	6030      	str	r0, [r6, #0]
 8023cbe:	4621      	mov	r1, r4
 8023cc0:	4628      	mov	r0, r5
 8023cc2:	f000 fa15 	bl	80240f0 <_sbrk_r>
 8023cc6:	1c43      	adds	r3, r0, #1
 8023cc8:	d103      	bne.n	8023cd2 <sbrk_aligned+0x26>
 8023cca:	f04f 34ff 	mov.w	r4, #4294967295
 8023cce:	4620      	mov	r0, r4
 8023cd0:	bd70      	pop	{r4, r5, r6, pc}
 8023cd2:	1cc4      	adds	r4, r0, #3
 8023cd4:	f024 0403 	bic.w	r4, r4, #3
 8023cd8:	42a0      	cmp	r0, r4
 8023cda:	d0f8      	beq.n	8023cce <sbrk_aligned+0x22>
 8023cdc:	1a21      	subs	r1, r4, r0
 8023cde:	4628      	mov	r0, r5
 8023ce0:	f000 fa06 	bl	80240f0 <_sbrk_r>
 8023ce4:	3001      	adds	r0, #1
 8023ce6:	d1f2      	bne.n	8023cce <sbrk_aligned+0x22>
 8023ce8:	e7ef      	b.n	8023cca <sbrk_aligned+0x1e>
 8023cea:	bf00      	nop
 8023cec:	20013408 	.word	0x20013408

08023cf0 <_malloc_r>:
 8023cf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023cf4:	1ccd      	adds	r5, r1, #3
 8023cf6:	4606      	mov	r6, r0
 8023cf8:	f025 0503 	bic.w	r5, r5, #3
 8023cfc:	3508      	adds	r5, #8
 8023cfe:	2d0c      	cmp	r5, #12
 8023d00:	bf38      	it	cc
 8023d02:	250c      	movcc	r5, #12
 8023d04:	2d00      	cmp	r5, #0
 8023d06:	db01      	blt.n	8023d0c <_malloc_r+0x1c>
 8023d08:	42a9      	cmp	r1, r5
 8023d0a:	d904      	bls.n	8023d16 <_malloc_r+0x26>
 8023d0c:	230c      	movs	r3, #12
 8023d0e:	6033      	str	r3, [r6, #0]
 8023d10:	2000      	movs	r0, #0
 8023d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023d16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8023dec <_malloc_r+0xfc>
 8023d1a:	f000 f869 	bl	8023df0 <__malloc_lock>
 8023d1e:	f8d8 3000 	ldr.w	r3, [r8]
 8023d22:	461c      	mov	r4, r3
 8023d24:	bb44      	cbnz	r4, 8023d78 <_malloc_r+0x88>
 8023d26:	4629      	mov	r1, r5
 8023d28:	4630      	mov	r0, r6
 8023d2a:	f7ff ffbf 	bl	8023cac <sbrk_aligned>
 8023d2e:	1c43      	adds	r3, r0, #1
 8023d30:	4604      	mov	r4, r0
 8023d32:	d158      	bne.n	8023de6 <_malloc_r+0xf6>
 8023d34:	f8d8 4000 	ldr.w	r4, [r8]
 8023d38:	4627      	mov	r7, r4
 8023d3a:	2f00      	cmp	r7, #0
 8023d3c:	d143      	bne.n	8023dc6 <_malloc_r+0xd6>
 8023d3e:	2c00      	cmp	r4, #0
 8023d40:	d04b      	beq.n	8023dda <_malloc_r+0xea>
 8023d42:	6823      	ldr	r3, [r4, #0]
 8023d44:	4639      	mov	r1, r7
 8023d46:	4630      	mov	r0, r6
 8023d48:	eb04 0903 	add.w	r9, r4, r3
 8023d4c:	f000 f9d0 	bl	80240f0 <_sbrk_r>
 8023d50:	4581      	cmp	r9, r0
 8023d52:	d142      	bne.n	8023dda <_malloc_r+0xea>
 8023d54:	6821      	ldr	r1, [r4, #0]
 8023d56:	4630      	mov	r0, r6
 8023d58:	1a6d      	subs	r5, r5, r1
 8023d5a:	4629      	mov	r1, r5
 8023d5c:	f7ff ffa6 	bl	8023cac <sbrk_aligned>
 8023d60:	3001      	adds	r0, #1
 8023d62:	d03a      	beq.n	8023dda <_malloc_r+0xea>
 8023d64:	6823      	ldr	r3, [r4, #0]
 8023d66:	442b      	add	r3, r5
 8023d68:	6023      	str	r3, [r4, #0]
 8023d6a:	f8d8 3000 	ldr.w	r3, [r8]
 8023d6e:	685a      	ldr	r2, [r3, #4]
 8023d70:	bb62      	cbnz	r2, 8023dcc <_malloc_r+0xdc>
 8023d72:	f8c8 7000 	str.w	r7, [r8]
 8023d76:	e00f      	b.n	8023d98 <_malloc_r+0xa8>
 8023d78:	6822      	ldr	r2, [r4, #0]
 8023d7a:	1b52      	subs	r2, r2, r5
 8023d7c:	d420      	bmi.n	8023dc0 <_malloc_r+0xd0>
 8023d7e:	2a0b      	cmp	r2, #11
 8023d80:	d917      	bls.n	8023db2 <_malloc_r+0xc2>
 8023d82:	1961      	adds	r1, r4, r5
 8023d84:	42a3      	cmp	r3, r4
 8023d86:	6025      	str	r5, [r4, #0]
 8023d88:	bf18      	it	ne
 8023d8a:	6059      	strne	r1, [r3, #4]
 8023d8c:	6863      	ldr	r3, [r4, #4]
 8023d8e:	bf08      	it	eq
 8023d90:	f8c8 1000 	streq.w	r1, [r8]
 8023d94:	5162      	str	r2, [r4, r5]
 8023d96:	604b      	str	r3, [r1, #4]
 8023d98:	4630      	mov	r0, r6
 8023d9a:	f000 f82f 	bl	8023dfc <__malloc_unlock>
 8023d9e:	f104 000b 	add.w	r0, r4, #11
 8023da2:	1d23      	adds	r3, r4, #4
 8023da4:	f020 0007 	bic.w	r0, r0, #7
 8023da8:	1ac2      	subs	r2, r0, r3
 8023daa:	bf1c      	itt	ne
 8023dac:	1a1b      	subne	r3, r3, r0
 8023dae:	50a3      	strne	r3, [r4, r2]
 8023db0:	e7af      	b.n	8023d12 <_malloc_r+0x22>
 8023db2:	6862      	ldr	r2, [r4, #4]
 8023db4:	42a3      	cmp	r3, r4
 8023db6:	bf0c      	ite	eq
 8023db8:	f8c8 2000 	streq.w	r2, [r8]
 8023dbc:	605a      	strne	r2, [r3, #4]
 8023dbe:	e7eb      	b.n	8023d98 <_malloc_r+0xa8>
 8023dc0:	4623      	mov	r3, r4
 8023dc2:	6864      	ldr	r4, [r4, #4]
 8023dc4:	e7ae      	b.n	8023d24 <_malloc_r+0x34>
 8023dc6:	463c      	mov	r4, r7
 8023dc8:	687f      	ldr	r7, [r7, #4]
 8023dca:	e7b6      	b.n	8023d3a <_malloc_r+0x4a>
 8023dcc:	461a      	mov	r2, r3
 8023dce:	685b      	ldr	r3, [r3, #4]
 8023dd0:	42a3      	cmp	r3, r4
 8023dd2:	d1fb      	bne.n	8023dcc <_malloc_r+0xdc>
 8023dd4:	2300      	movs	r3, #0
 8023dd6:	6053      	str	r3, [r2, #4]
 8023dd8:	e7de      	b.n	8023d98 <_malloc_r+0xa8>
 8023dda:	230c      	movs	r3, #12
 8023ddc:	4630      	mov	r0, r6
 8023dde:	6033      	str	r3, [r6, #0]
 8023de0:	f000 f80c 	bl	8023dfc <__malloc_unlock>
 8023de4:	e794      	b.n	8023d10 <_malloc_r+0x20>
 8023de6:	6005      	str	r5, [r0, #0]
 8023de8:	e7d6      	b.n	8023d98 <_malloc_r+0xa8>
 8023dea:	bf00      	nop
 8023dec:	2001340c 	.word	0x2001340c

08023df0 <__malloc_lock>:
 8023df0:	4801      	ldr	r0, [pc, #4]	@ (8023df8 <__malloc_lock+0x8>)
 8023df2:	f7ff beec 	b.w	8023bce <__retarget_lock_acquire_recursive>
 8023df6:	bf00      	nop
 8023df8:	20013404 	.word	0x20013404

08023dfc <__malloc_unlock>:
 8023dfc:	4801      	ldr	r0, [pc, #4]	@ (8023e04 <__malloc_unlock+0x8>)
 8023dfe:	f7ff bee7 	b.w	8023bd0 <__retarget_lock_release_recursive>
 8023e02:	bf00      	nop
 8023e04:	20013404 	.word	0x20013404

08023e08 <__sflush_r>:
 8023e08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8023e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023e10:	0716      	lsls	r6, r2, #28
 8023e12:	4605      	mov	r5, r0
 8023e14:	460c      	mov	r4, r1
 8023e16:	d454      	bmi.n	8023ec2 <__sflush_r+0xba>
 8023e18:	684b      	ldr	r3, [r1, #4]
 8023e1a:	2b00      	cmp	r3, #0
 8023e1c:	dc02      	bgt.n	8023e24 <__sflush_r+0x1c>
 8023e1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8023e20:	2b00      	cmp	r3, #0
 8023e22:	dd48      	ble.n	8023eb6 <__sflush_r+0xae>
 8023e24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8023e26:	2e00      	cmp	r6, #0
 8023e28:	d045      	beq.n	8023eb6 <__sflush_r+0xae>
 8023e2a:	2300      	movs	r3, #0
 8023e2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8023e30:	682f      	ldr	r7, [r5, #0]
 8023e32:	6a21      	ldr	r1, [r4, #32]
 8023e34:	602b      	str	r3, [r5, #0]
 8023e36:	d030      	beq.n	8023e9a <__sflush_r+0x92>
 8023e38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8023e3a:	89a3      	ldrh	r3, [r4, #12]
 8023e3c:	0759      	lsls	r1, r3, #29
 8023e3e:	d505      	bpl.n	8023e4c <__sflush_r+0x44>
 8023e40:	6863      	ldr	r3, [r4, #4]
 8023e42:	1ad2      	subs	r2, r2, r3
 8023e44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8023e46:	b10b      	cbz	r3, 8023e4c <__sflush_r+0x44>
 8023e48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8023e4a:	1ad2      	subs	r2, r2, r3
 8023e4c:	2300      	movs	r3, #0
 8023e4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8023e50:	6a21      	ldr	r1, [r4, #32]
 8023e52:	4628      	mov	r0, r5
 8023e54:	47b0      	blx	r6
 8023e56:	1c43      	adds	r3, r0, #1
 8023e58:	89a3      	ldrh	r3, [r4, #12]
 8023e5a:	d106      	bne.n	8023e6a <__sflush_r+0x62>
 8023e5c:	6829      	ldr	r1, [r5, #0]
 8023e5e:	291d      	cmp	r1, #29
 8023e60:	d82b      	bhi.n	8023eba <__sflush_r+0xb2>
 8023e62:	4a2a      	ldr	r2, [pc, #168]	@ (8023f0c <__sflush_r+0x104>)
 8023e64:	410a      	asrs	r2, r1
 8023e66:	07d6      	lsls	r6, r2, #31
 8023e68:	d427      	bmi.n	8023eba <__sflush_r+0xb2>
 8023e6a:	2200      	movs	r2, #0
 8023e6c:	04d9      	lsls	r1, r3, #19
 8023e6e:	6062      	str	r2, [r4, #4]
 8023e70:	6922      	ldr	r2, [r4, #16]
 8023e72:	6022      	str	r2, [r4, #0]
 8023e74:	d504      	bpl.n	8023e80 <__sflush_r+0x78>
 8023e76:	1c42      	adds	r2, r0, #1
 8023e78:	d101      	bne.n	8023e7e <__sflush_r+0x76>
 8023e7a:	682b      	ldr	r3, [r5, #0]
 8023e7c:	b903      	cbnz	r3, 8023e80 <__sflush_r+0x78>
 8023e7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8023e80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8023e82:	602f      	str	r7, [r5, #0]
 8023e84:	b1b9      	cbz	r1, 8023eb6 <__sflush_r+0xae>
 8023e86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8023e8a:	4299      	cmp	r1, r3
 8023e8c:	d002      	beq.n	8023e94 <__sflush_r+0x8c>
 8023e8e:	4628      	mov	r0, r5
 8023e90:	f7ff fec2 	bl	8023c18 <_free_r>
 8023e94:	2300      	movs	r3, #0
 8023e96:	6363      	str	r3, [r4, #52]	@ 0x34
 8023e98:	e00d      	b.n	8023eb6 <__sflush_r+0xae>
 8023e9a:	2301      	movs	r3, #1
 8023e9c:	4628      	mov	r0, r5
 8023e9e:	47b0      	blx	r6
 8023ea0:	4602      	mov	r2, r0
 8023ea2:	1c50      	adds	r0, r2, #1
 8023ea4:	d1c9      	bne.n	8023e3a <__sflush_r+0x32>
 8023ea6:	682b      	ldr	r3, [r5, #0]
 8023ea8:	2b00      	cmp	r3, #0
 8023eaa:	d0c6      	beq.n	8023e3a <__sflush_r+0x32>
 8023eac:	2b1d      	cmp	r3, #29
 8023eae:	d001      	beq.n	8023eb4 <__sflush_r+0xac>
 8023eb0:	2b16      	cmp	r3, #22
 8023eb2:	d11d      	bne.n	8023ef0 <__sflush_r+0xe8>
 8023eb4:	602f      	str	r7, [r5, #0]
 8023eb6:	2000      	movs	r0, #0
 8023eb8:	e021      	b.n	8023efe <__sflush_r+0xf6>
 8023eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8023ebe:	b21b      	sxth	r3, r3
 8023ec0:	e01a      	b.n	8023ef8 <__sflush_r+0xf0>
 8023ec2:	690f      	ldr	r7, [r1, #16]
 8023ec4:	2f00      	cmp	r7, #0
 8023ec6:	d0f6      	beq.n	8023eb6 <__sflush_r+0xae>
 8023ec8:	0793      	lsls	r3, r2, #30
 8023eca:	680e      	ldr	r6, [r1, #0]
 8023ecc:	600f      	str	r7, [r1, #0]
 8023ece:	bf0c      	ite	eq
 8023ed0:	694b      	ldreq	r3, [r1, #20]
 8023ed2:	2300      	movne	r3, #0
 8023ed4:	eba6 0807 	sub.w	r8, r6, r7
 8023ed8:	608b      	str	r3, [r1, #8]
 8023eda:	f1b8 0f00 	cmp.w	r8, #0
 8023ede:	ddea      	ble.n	8023eb6 <__sflush_r+0xae>
 8023ee0:	4643      	mov	r3, r8
 8023ee2:	463a      	mov	r2, r7
 8023ee4:	6a21      	ldr	r1, [r4, #32]
 8023ee6:	4628      	mov	r0, r5
 8023ee8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8023eea:	47b0      	blx	r6
 8023eec:	2800      	cmp	r0, #0
 8023eee:	dc08      	bgt.n	8023f02 <__sflush_r+0xfa>
 8023ef0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023ef4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8023ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8023efc:	81a3      	strh	r3, [r4, #12]
 8023efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023f02:	4407      	add	r7, r0
 8023f04:	eba8 0800 	sub.w	r8, r8, r0
 8023f08:	e7e7      	b.n	8023eda <__sflush_r+0xd2>
 8023f0a:	bf00      	nop
 8023f0c:	dfbffffe 	.word	0xdfbffffe

08023f10 <_fflush_r>:
 8023f10:	b538      	push	{r3, r4, r5, lr}
 8023f12:	690b      	ldr	r3, [r1, #16]
 8023f14:	4605      	mov	r5, r0
 8023f16:	460c      	mov	r4, r1
 8023f18:	b913      	cbnz	r3, 8023f20 <_fflush_r+0x10>
 8023f1a:	2500      	movs	r5, #0
 8023f1c:	4628      	mov	r0, r5
 8023f1e:	bd38      	pop	{r3, r4, r5, pc}
 8023f20:	b118      	cbz	r0, 8023f2a <_fflush_r+0x1a>
 8023f22:	6a03      	ldr	r3, [r0, #32]
 8023f24:	b90b      	cbnz	r3, 8023f2a <_fflush_r+0x1a>
 8023f26:	f7ff fc7f 	bl	8023828 <__sinit>
 8023f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023f2e:	2b00      	cmp	r3, #0
 8023f30:	d0f3      	beq.n	8023f1a <_fflush_r+0xa>
 8023f32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8023f34:	07d0      	lsls	r0, r2, #31
 8023f36:	d404      	bmi.n	8023f42 <_fflush_r+0x32>
 8023f38:	0599      	lsls	r1, r3, #22
 8023f3a:	d402      	bmi.n	8023f42 <_fflush_r+0x32>
 8023f3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023f3e:	f7ff fe46 	bl	8023bce <__retarget_lock_acquire_recursive>
 8023f42:	4628      	mov	r0, r5
 8023f44:	4621      	mov	r1, r4
 8023f46:	f7ff ff5f 	bl	8023e08 <__sflush_r>
 8023f4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023f4c:	4605      	mov	r5, r0
 8023f4e:	07da      	lsls	r2, r3, #31
 8023f50:	d4e4      	bmi.n	8023f1c <_fflush_r+0xc>
 8023f52:	89a3      	ldrh	r3, [r4, #12]
 8023f54:	059b      	lsls	r3, r3, #22
 8023f56:	d4e1      	bmi.n	8023f1c <_fflush_r+0xc>
 8023f58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023f5a:	f7ff fe39 	bl	8023bd0 <__retarget_lock_release_recursive>
 8023f5e:	e7dd      	b.n	8023f1c <_fflush_r+0xc>

08023f60 <__swhatbuf_r>:
 8023f60:	b570      	push	{r4, r5, r6, lr}
 8023f62:	460c      	mov	r4, r1
 8023f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023f68:	b096      	sub	sp, #88	@ 0x58
 8023f6a:	4615      	mov	r5, r2
 8023f6c:	2900      	cmp	r1, #0
 8023f6e:	461e      	mov	r6, r3
 8023f70:	da0c      	bge.n	8023f8c <__swhatbuf_r+0x2c>
 8023f72:	89a3      	ldrh	r3, [r4, #12]
 8023f74:	2100      	movs	r1, #0
 8023f76:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8023f7a:	bf14      	ite	ne
 8023f7c:	2340      	movne	r3, #64	@ 0x40
 8023f7e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8023f82:	2000      	movs	r0, #0
 8023f84:	6031      	str	r1, [r6, #0]
 8023f86:	602b      	str	r3, [r5, #0]
 8023f88:	b016      	add	sp, #88	@ 0x58
 8023f8a:	bd70      	pop	{r4, r5, r6, pc}
 8023f8c:	466a      	mov	r2, sp
 8023f8e:	f000 f879 	bl	8024084 <_fstat_r>
 8023f92:	2800      	cmp	r0, #0
 8023f94:	dbed      	blt.n	8023f72 <__swhatbuf_r+0x12>
 8023f96:	9901      	ldr	r1, [sp, #4]
 8023f98:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8023f9c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8023fa0:	4259      	negs	r1, r3
 8023fa2:	4159      	adcs	r1, r3
 8023fa4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8023fa8:	e7eb      	b.n	8023f82 <__swhatbuf_r+0x22>

08023faa <__smakebuf_r>:
 8023faa:	898b      	ldrh	r3, [r1, #12]
 8023fac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8023fae:	079d      	lsls	r5, r3, #30
 8023fb0:	4606      	mov	r6, r0
 8023fb2:	460c      	mov	r4, r1
 8023fb4:	d507      	bpl.n	8023fc6 <__smakebuf_r+0x1c>
 8023fb6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8023fba:	6023      	str	r3, [r4, #0]
 8023fbc:	6123      	str	r3, [r4, #16]
 8023fbe:	2301      	movs	r3, #1
 8023fc0:	6163      	str	r3, [r4, #20]
 8023fc2:	b003      	add	sp, #12
 8023fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023fc6:	ab01      	add	r3, sp, #4
 8023fc8:	466a      	mov	r2, sp
 8023fca:	f7ff ffc9 	bl	8023f60 <__swhatbuf_r>
 8023fce:	9f00      	ldr	r7, [sp, #0]
 8023fd0:	4605      	mov	r5, r0
 8023fd2:	4630      	mov	r0, r6
 8023fd4:	4639      	mov	r1, r7
 8023fd6:	f7ff fe8b 	bl	8023cf0 <_malloc_r>
 8023fda:	b948      	cbnz	r0, 8023ff0 <__smakebuf_r+0x46>
 8023fdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023fe0:	059a      	lsls	r2, r3, #22
 8023fe2:	d4ee      	bmi.n	8023fc2 <__smakebuf_r+0x18>
 8023fe4:	f023 0303 	bic.w	r3, r3, #3
 8023fe8:	f043 0302 	orr.w	r3, r3, #2
 8023fec:	81a3      	strh	r3, [r4, #12]
 8023fee:	e7e2      	b.n	8023fb6 <__smakebuf_r+0xc>
 8023ff0:	89a3      	ldrh	r3, [r4, #12]
 8023ff2:	6020      	str	r0, [r4, #0]
 8023ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8023ff8:	81a3      	strh	r3, [r4, #12]
 8023ffa:	9b01      	ldr	r3, [sp, #4]
 8023ffc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8024000:	b15b      	cbz	r3, 802401a <__smakebuf_r+0x70>
 8024002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8024006:	4630      	mov	r0, r6
 8024008:	f000 f84e 	bl	80240a8 <_isatty_r>
 802400c:	b128      	cbz	r0, 802401a <__smakebuf_r+0x70>
 802400e:	89a3      	ldrh	r3, [r4, #12]
 8024010:	f023 0303 	bic.w	r3, r3, #3
 8024014:	f043 0301 	orr.w	r3, r3, #1
 8024018:	81a3      	strh	r3, [r4, #12]
 802401a:	89a3      	ldrh	r3, [r4, #12]
 802401c:	431d      	orrs	r5, r3
 802401e:	81a5      	strh	r5, [r4, #12]
 8024020:	e7cf      	b.n	8023fc2 <__smakebuf_r+0x18>

08024022 <_raise_r>:
 8024022:	291f      	cmp	r1, #31
 8024024:	b538      	push	{r3, r4, r5, lr}
 8024026:	4605      	mov	r5, r0
 8024028:	460c      	mov	r4, r1
 802402a:	d904      	bls.n	8024036 <_raise_r+0x14>
 802402c:	2316      	movs	r3, #22
 802402e:	6003      	str	r3, [r0, #0]
 8024030:	f04f 30ff 	mov.w	r0, #4294967295
 8024034:	bd38      	pop	{r3, r4, r5, pc}
 8024036:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8024038:	b112      	cbz	r2, 8024040 <_raise_r+0x1e>
 802403a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802403e:	b94b      	cbnz	r3, 8024054 <_raise_r+0x32>
 8024040:	4628      	mov	r0, r5
 8024042:	f000 f853 	bl	80240ec <_getpid_r>
 8024046:	4622      	mov	r2, r4
 8024048:	4601      	mov	r1, r0
 802404a:	4628      	mov	r0, r5
 802404c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024050:	f000 b83a 	b.w	80240c8 <_kill_r>
 8024054:	2b01      	cmp	r3, #1
 8024056:	d00a      	beq.n	802406e <_raise_r+0x4c>
 8024058:	1c59      	adds	r1, r3, #1
 802405a:	d103      	bne.n	8024064 <_raise_r+0x42>
 802405c:	2316      	movs	r3, #22
 802405e:	6003      	str	r3, [r0, #0]
 8024060:	2001      	movs	r0, #1
 8024062:	e7e7      	b.n	8024034 <_raise_r+0x12>
 8024064:	2100      	movs	r1, #0
 8024066:	4620      	mov	r0, r4
 8024068:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 802406c:	4798      	blx	r3
 802406e:	2000      	movs	r0, #0
 8024070:	e7e0      	b.n	8024034 <_raise_r+0x12>
	...

08024074 <raise>:
 8024074:	4b02      	ldr	r3, [pc, #8]	@ (8024080 <raise+0xc>)
 8024076:	4601      	mov	r1, r0
 8024078:	6818      	ldr	r0, [r3, #0]
 802407a:	f7ff bfd2 	b.w	8024022 <_raise_r>
 802407e:	bf00      	nop
 8024080:	2000027c 	.word	0x2000027c

08024084 <_fstat_r>:
 8024084:	b538      	push	{r3, r4, r5, lr}
 8024086:	2300      	movs	r3, #0
 8024088:	4d06      	ldr	r5, [pc, #24]	@ (80240a4 <_fstat_r+0x20>)
 802408a:	4604      	mov	r4, r0
 802408c:	4608      	mov	r0, r1
 802408e:	4611      	mov	r1, r2
 8024090:	602b      	str	r3, [r5, #0]
 8024092:	f7e7 fddb 	bl	800bc4c <_fstat>
 8024096:	1c43      	adds	r3, r0, #1
 8024098:	d102      	bne.n	80240a0 <_fstat_r+0x1c>
 802409a:	682b      	ldr	r3, [r5, #0]
 802409c:	b103      	cbz	r3, 80240a0 <_fstat_r+0x1c>
 802409e:	6023      	str	r3, [r4, #0]
 80240a0:	bd38      	pop	{r3, r4, r5, pc}
 80240a2:	bf00      	nop
 80240a4:	20013400 	.word	0x20013400

080240a8 <_isatty_r>:
 80240a8:	b538      	push	{r3, r4, r5, lr}
 80240aa:	2300      	movs	r3, #0
 80240ac:	4d05      	ldr	r5, [pc, #20]	@ (80240c4 <_isatty_r+0x1c>)
 80240ae:	4604      	mov	r4, r0
 80240b0:	4608      	mov	r0, r1
 80240b2:	602b      	str	r3, [r5, #0]
 80240b4:	f7e7 fdda 	bl	800bc6c <_isatty>
 80240b8:	1c43      	adds	r3, r0, #1
 80240ba:	d102      	bne.n	80240c2 <_isatty_r+0x1a>
 80240bc:	682b      	ldr	r3, [r5, #0]
 80240be:	b103      	cbz	r3, 80240c2 <_isatty_r+0x1a>
 80240c0:	6023      	str	r3, [r4, #0]
 80240c2:	bd38      	pop	{r3, r4, r5, pc}
 80240c4:	20013400 	.word	0x20013400

080240c8 <_kill_r>:
 80240c8:	b538      	push	{r3, r4, r5, lr}
 80240ca:	2300      	movs	r3, #0
 80240cc:	4d06      	ldr	r5, [pc, #24]	@ (80240e8 <_kill_r+0x20>)
 80240ce:	4604      	mov	r4, r0
 80240d0:	4608      	mov	r0, r1
 80240d2:	4611      	mov	r1, r2
 80240d4:	602b      	str	r3, [r5, #0]
 80240d6:	f7e7 fd59 	bl	800bb8c <_kill>
 80240da:	1c43      	adds	r3, r0, #1
 80240dc:	d102      	bne.n	80240e4 <_kill_r+0x1c>
 80240de:	682b      	ldr	r3, [r5, #0]
 80240e0:	b103      	cbz	r3, 80240e4 <_kill_r+0x1c>
 80240e2:	6023      	str	r3, [r4, #0]
 80240e4:	bd38      	pop	{r3, r4, r5, pc}
 80240e6:	bf00      	nop
 80240e8:	20013400 	.word	0x20013400

080240ec <_getpid_r>:
 80240ec:	f7e7 bd46 	b.w	800bb7c <_getpid>

080240f0 <_sbrk_r>:
 80240f0:	b538      	push	{r3, r4, r5, lr}
 80240f2:	2300      	movs	r3, #0
 80240f4:	4d05      	ldr	r5, [pc, #20]	@ (802410c <_sbrk_r+0x1c>)
 80240f6:	4604      	mov	r4, r0
 80240f8:	4608      	mov	r0, r1
 80240fa:	602b      	str	r3, [r5, #0]
 80240fc:	f7e7 fdce 	bl	800bc9c <_sbrk>
 8024100:	1c43      	adds	r3, r0, #1
 8024102:	d102      	bne.n	802410a <_sbrk_r+0x1a>
 8024104:	682b      	ldr	r3, [r5, #0]
 8024106:	b103      	cbz	r3, 802410a <_sbrk_r+0x1a>
 8024108:	6023      	str	r3, [r4, #0]
 802410a:	bd38      	pop	{r3, r4, r5, pc}
 802410c:	20013400 	.word	0x20013400

08024110 <sqrtf>:
 8024110:	b508      	push	{r3, lr}
 8024112:	ed2d 8b02 	vpush	{d8}
 8024116:	eeb0 8a40 	vmov.f32	s16, s0
 802411a:	f000 f8a1 	bl	8024260 <__ieee754_sqrtf>
 802411e:	eeb4 8a48 	vcmp.f32	s16, s16
 8024122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024126:	d60c      	bvs.n	8024142 <sqrtf+0x32>
 8024128:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8024148 <sqrtf+0x38>
 802412c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8024130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024134:	d505      	bpl.n	8024142 <sqrtf+0x32>
 8024136:	f7ff fd1f 	bl	8023b78 <__errno>
 802413a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 802413e:	2321      	movs	r3, #33	@ 0x21
 8024140:	6003      	str	r3, [r0, #0]
 8024142:	ecbd 8b02 	vpop	{d8}
 8024146:	bd08      	pop	{r3, pc}
 8024148:	00000000 	.word	0x00000000

0802414c <cosf>:
 802414c:	ee10 3a10 	vmov	r3, s0
 8024150:	b507      	push	{r0, r1, r2, lr}
 8024152:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8024156:	4a1d      	ldr	r2, [pc, #116]	@ (80241cc <cosf+0x80>)
 8024158:	4293      	cmp	r3, r2
 802415a:	d806      	bhi.n	802416a <cosf+0x1e>
 802415c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80241d0 <cosf+0x84>
 8024160:	b003      	add	sp, #12
 8024162:	f85d eb04 	ldr.w	lr, [sp], #4
 8024166:	f000 b87f 	b.w	8024268 <__kernel_cosf>
 802416a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 802416e:	d304      	bcc.n	802417a <cosf+0x2e>
 8024170:	ee30 0a40 	vsub.f32	s0, s0, s0
 8024174:	b003      	add	sp, #12
 8024176:	f85d fb04 	ldr.w	pc, [sp], #4
 802417a:	4668      	mov	r0, sp
 802417c:	f000 f914 	bl	80243a8 <__ieee754_rem_pio2f>
 8024180:	f000 0003 	and.w	r0, r0, #3
 8024184:	2801      	cmp	r0, #1
 8024186:	d009      	beq.n	802419c <cosf+0x50>
 8024188:	2802      	cmp	r0, #2
 802418a:	d010      	beq.n	80241ae <cosf+0x62>
 802418c:	b9b0      	cbnz	r0, 80241bc <cosf+0x70>
 802418e:	eddd 0a01 	vldr	s1, [sp, #4]
 8024192:	ed9d 0a00 	vldr	s0, [sp]
 8024196:	f000 f867 	bl	8024268 <__kernel_cosf>
 802419a:	e7eb      	b.n	8024174 <cosf+0x28>
 802419c:	eddd 0a01 	vldr	s1, [sp, #4]
 80241a0:	ed9d 0a00 	vldr	s0, [sp]
 80241a4:	f000 f8b8 	bl	8024318 <__kernel_sinf>
 80241a8:	eeb1 0a40 	vneg.f32	s0, s0
 80241ac:	e7e2      	b.n	8024174 <cosf+0x28>
 80241ae:	eddd 0a01 	vldr	s1, [sp, #4]
 80241b2:	ed9d 0a00 	vldr	s0, [sp]
 80241b6:	f000 f857 	bl	8024268 <__kernel_cosf>
 80241ba:	e7f5      	b.n	80241a8 <cosf+0x5c>
 80241bc:	2001      	movs	r0, #1
 80241be:	eddd 0a01 	vldr	s1, [sp, #4]
 80241c2:	ed9d 0a00 	vldr	s0, [sp]
 80241c6:	f000 f8a7 	bl	8024318 <__kernel_sinf>
 80241ca:	e7d3      	b.n	8024174 <cosf+0x28>
 80241cc:	3f490fd8 	.word	0x3f490fd8
 80241d0:	00000000 	.word	0x00000000

080241d4 <sinf>:
 80241d4:	ee10 3a10 	vmov	r3, s0
 80241d8:	b507      	push	{r0, r1, r2, lr}
 80241da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80241de:	4a1e      	ldr	r2, [pc, #120]	@ (8024258 <sinf+0x84>)
 80241e0:	4293      	cmp	r3, r2
 80241e2:	d807      	bhi.n	80241f4 <sinf+0x20>
 80241e4:	2000      	movs	r0, #0
 80241e6:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 802425c <sinf+0x88>
 80241ea:	b003      	add	sp, #12
 80241ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80241f0:	f000 b892 	b.w	8024318 <__kernel_sinf>
 80241f4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80241f8:	d304      	bcc.n	8024204 <sinf+0x30>
 80241fa:	ee30 0a40 	vsub.f32	s0, s0, s0
 80241fe:	b003      	add	sp, #12
 8024200:	f85d fb04 	ldr.w	pc, [sp], #4
 8024204:	4668      	mov	r0, sp
 8024206:	f000 f8cf 	bl	80243a8 <__ieee754_rem_pio2f>
 802420a:	f000 0003 	and.w	r0, r0, #3
 802420e:	2801      	cmp	r0, #1
 8024210:	d00a      	beq.n	8024228 <sinf+0x54>
 8024212:	2802      	cmp	r0, #2
 8024214:	d00f      	beq.n	8024236 <sinf+0x62>
 8024216:	b9c0      	cbnz	r0, 802424a <sinf+0x76>
 8024218:	2001      	movs	r0, #1
 802421a:	eddd 0a01 	vldr	s1, [sp, #4]
 802421e:	ed9d 0a00 	vldr	s0, [sp]
 8024222:	f000 f879 	bl	8024318 <__kernel_sinf>
 8024226:	e7ea      	b.n	80241fe <sinf+0x2a>
 8024228:	eddd 0a01 	vldr	s1, [sp, #4]
 802422c:	ed9d 0a00 	vldr	s0, [sp]
 8024230:	f000 f81a 	bl	8024268 <__kernel_cosf>
 8024234:	e7e3      	b.n	80241fe <sinf+0x2a>
 8024236:	2001      	movs	r0, #1
 8024238:	eddd 0a01 	vldr	s1, [sp, #4]
 802423c:	ed9d 0a00 	vldr	s0, [sp]
 8024240:	f000 f86a 	bl	8024318 <__kernel_sinf>
 8024244:	eeb1 0a40 	vneg.f32	s0, s0
 8024248:	e7d9      	b.n	80241fe <sinf+0x2a>
 802424a:	eddd 0a01 	vldr	s1, [sp, #4]
 802424e:	ed9d 0a00 	vldr	s0, [sp]
 8024252:	f000 f809 	bl	8024268 <__kernel_cosf>
 8024256:	e7f5      	b.n	8024244 <sinf+0x70>
 8024258:	3f490fd8 	.word	0x3f490fd8
 802425c:	00000000 	.word	0x00000000

08024260 <__ieee754_sqrtf>:
 8024260:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8024264:	4770      	bx	lr
	...

08024268 <__kernel_cosf>:
 8024268:	ee10 3a10 	vmov	r3, s0
 802426c:	eef0 6a40 	vmov.f32	s13, s0
 8024270:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8024274:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8024278:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 802427c:	d204      	bcs.n	8024288 <__kernel_cosf+0x20>
 802427e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8024282:	ee17 2a90 	vmov	r2, s15
 8024286:	b342      	cbz	r2, 80242da <__kernel_cosf+0x72>
 8024288:	ee26 7aa6 	vmul.f32	s14, s13, s13
 802428c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80242f8 <__kernel_cosf+0x90>
 8024290:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80242fc <__kernel_cosf+0x94>
 8024294:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8024298:	4a19      	ldr	r2, [pc, #100]	@ (8024300 <__kernel_cosf+0x98>)
 802429a:	eea7 6a27 	vfma.f32	s12, s14, s15
 802429e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8024304 <__kernel_cosf+0x9c>
 80242a2:	4293      	cmp	r3, r2
 80242a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80242a8:	ed9f 6a17 	vldr	s12, [pc, #92]	@ 8024308 <__kernel_cosf+0xa0>
 80242ac:	eea7 6a87 	vfma.f32	s12, s15, s14
 80242b0:	eddf 7a16 	vldr	s15, [pc, #88]	@ 802430c <__kernel_cosf+0xa4>
 80242b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80242b8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8024310 <__kernel_cosf+0xa8>
 80242bc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80242c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80242c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80242c8:	ee26 6a07 	vmul.f32	s12, s12, s14
 80242cc:	eee7 0a06 	vfma.f32	s1, s14, s12
 80242d0:	d804      	bhi.n	80242dc <__kernel_cosf+0x74>
 80242d2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80242d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80242da:	4770      	bx	lr
 80242dc:	4a0d      	ldr	r2, [pc, #52]	@ (8024314 <__kernel_cosf+0xac>)
 80242de:	4293      	cmp	r3, r2
 80242e0:	bf96      	itet	ls
 80242e2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80242e6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80242ea:	ee07 3a10 	vmovls	s14, r3
 80242ee:	ee30 0a47 	vsub.f32	s0, s0, s14
 80242f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80242f6:	e7ec      	b.n	80242d2 <__kernel_cosf+0x6a>
 80242f8:	ad47d74e 	.word	0xad47d74e
 80242fc:	310f74f6 	.word	0x310f74f6
 8024300:	3e999999 	.word	0x3e999999
 8024304:	b493f27c 	.word	0xb493f27c
 8024308:	37d00d01 	.word	0x37d00d01
 802430c:	bab60b61 	.word	0xbab60b61
 8024310:	3d2aaaab 	.word	0x3d2aaaab
 8024314:	3f480000 	.word	0x3f480000

08024318 <__kernel_sinf>:
 8024318:	ee10 3a10 	vmov	r3, s0
 802431c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8024320:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8024324:	d204      	bcs.n	8024330 <__kernel_sinf+0x18>
 8024326:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 802432a:	ee17 3a90 	vmov	r3, s15
 802432e:	b35b      	cbz	r3, 8024388 <__kernel_sinf+0x70>
 8024330:	ee20 7a00 	vmul.f32	s14, s0, s0
 8024334:	eddf 7a15 	vldr	s15, [pc, #84]	@ 802438c <__kernel_sinf+0x74>
 8024338:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8024390 <__kernel_sinf+0x78>
 802433c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8024340:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8024394 <__kernel_sinf+0x7c>
 8024344:	ee60 6a07 	vmul.f32	s13, s0, s14
 8024348:	eee6 7a07 	vfma.f32	s15, s12, s14
 802434c:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8024398 <__kernel_sinf+0x80>
 8024350:	eea7 6a87 	vfma.f32	s12, s15, s14
 8024354:	eddf 7a11 	vldr	s15, [pc, #68]	@ 802439c <__kernel_sinf+0x84>
 8024358:	eee6 7a07 	vfma.f32	s15, s12, s14
 802435c:	b930      	cbnz	r0, 802436c <__kernel_sinf+0x54>
 802435e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80243a0 <__kernel_sinf+0x88>
 8024362:	eea7 6a27 	vfma.f32	s12, s14, s15
 8024366:	eea6 0a26 	vfma.f32	s0, s12, s13
 802436a:	4770      	bx	lr
 802436c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8024370:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8024374:	eee0 7a86 	vfma.f32	s15, s1, s12
 8024378:	eed7 0a87 	vfnms.f32	s1, s15, s14
 802437c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80243a4 <__kernel_sinf+0x8c>
 8024380:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8024384:	ee30 0a60 	vsub.f32	s0, s0, s1
 8024388:	4770      	bx	lr
 802438a:	bf00      	nop
 802438c:	2f2ec9d3 	.word	0x2f2ec9d3
 8024390:	b2d72f34 	.word	0xb2d72f34
 8024394:	3638ef1b 	.word	0x3638ef1b
 8024398:	b9500d01 	.word	0xb9500d01
 802439c:	3c088889 	.word	0x3c088889
 80243a0:	be2aaaab 	.word	0xbe2aaaab
 80243a4:	3e2aaaab 	.word	0x3e2aaaab

080243a8 <__ieee754_rem_pio2f>:
 80243a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80243aa:	ee10 6a10 	vmov	r6, s0
 80243ae:	4b87      	ldr	r3, [pc, #540]	@ (80245cc <__ieee754_rem_pio2f+0x224>)
 80243b0:	b087      	sub	sp, #28
 80243b2:	4604      	mov	r4, r0
 80243b4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80243b8:	429d      	cmp	r5, r3
 80243ba:	d805      	bhi.n	80243c8 <__ieee754_rem_pio2f+0x20>
 80243bc:	2300      	movs	r3, #0
 80243be:	ed80 0a00 	vstr	s0, [r0]
 80243c2:	6043      	str	r3, [r0, #4]
 80243c4:	2000      	movs	r0, #0
 80243c6:	e022      	b.n	802440e <__ieee754_rem_pio2f+0x66>
 80243c8:	4b81      	ldr	r3, [pc, #516]	@ (80245d0 <__ieee754_rem_pio2f+0x228>)
 80243ca:	429d      	cmp	r5, r3
 80243cc:	d83a      	bhi.n	8024444 <__ieee754_rem_pio2f+0x9c>
 80243ce:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80243d2:	2e00      	cmp	r6, #0
 80243d4:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 80245d4 <__ieee754_rem_pio2f+0x22c>
 80243d8:	f023 030f 	bic.w	r3, r3, #15
 80243dc:	4a7e      	ldr	r2, [pc, #504]	@ (80245d8 <__ieee754_rem_pio2f+0x230>)
 80243de:	dd18      	ble.n	8024412 <__ieee754_rem_pio2f+0x6a>
 80243e0:	4293      	cmp	r3, r2
 80243e2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80243e6:	bf09      	itett	eq
 80243e8:	ed9f 7a7c 	vldreq	s14, [pc, #496]	@ 80245dc <__ieee754_rem_pio2f+0x234>
 80243ec:	eddf 6a7c 	vldrne	s13, [pc, #496]	@ 80245e0 <__ieee754_rem_pio2f+0x238>
 80243f0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80243f4:	eddf 6a7b 	vldreq	s13, [pc, #492]	@ 80245e4 <__ieee754_rem_pio2f+0x23c>
 80243f8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80243fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024400:	ed80 7a00 	vstr	s14, [r0]
 8024404:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8024408:	edc0 7a01 	vstr	s15, [r0, #4]
 802440c:	2001      	movs	r0, #1
 802440e:	b007      	add	sp, #28
 8024410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024412:	4293      	cmp	r3, r2
 8024414:	ee70 7a07 	vadd.f32	s15, s0, s14
 8024418:	bf09      	itett	eq
 802441a:	ed9f 7a70 	vldreq	s14, [pc, #448]	@ 80245dc <__ieee754_rem_pio2f+0x234>
 802441e:	eddf 6a70 	vldrne	s13, [pc, #448]	@ 80245e0 <__ieee754_rem_pio2f+0x238>
 8024422:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8024426:	eddf 6a6f 	vldreq	s13, [pc, #444]	@ 80245e4 <__ieee754_rem_pio2f+0x23c>
 802442a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 802442e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024432:	ed80 7a00 	vstr	s14, [r0]
 8024436:	ee77 7aa6 	vadd.f32	s15, s15, s13
 802443a:	edc0 7a01 	vstr	s15, [r0, #4]
 802443e:	f04f 30ff 	mov.w	r0, #4294967295
 8024442:	e7e4      	b.n	802440e <__ieee754_rem_pio2f+0x66>
 8024444:	4b68      	ldr	r3, [pc, #416]	@ (80245e8 <__ieee754_rem_pio2f+0x240>)
 8024446:	429d      	cmp	r5, r3
 8024448:	d872      	bhi.n	8024530 <__ieee754_rem_pio2f+0x188>
 802444a:	f000 f8db 	bl	8024604 <fabsf>
 802444e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8024452:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80245ec <__ieee754_rem_pio2f+0x244>
 8024456:	eee0 7a07 	vfma.f32	s15, s0, s14
 802445a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802445e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8024462:	ee17 0a90 	vmov	r0, s15
 8024466:	eddf 7a5b 	vldr	s15, [pc, #364]	@ 80245d4 <__ieee754_rem_pio2f+0x22c>
 802446a:	281f      	cmp	r0, #31
 802446c:	eea7 0a67 	vfms.f32	s0, s14, s15
 8024470:	eddf 7a5b 	vldr	s15, [pc, #364]	@ 80245e0 <__ieee754_rem_pio2f+0x238>
 8024474:	eeb1 6a47 	vneg.f32	s12, s14
 8024478:	ee67 7a27 	vmul.f32	s15, s14, s15
 802447c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8024480:	ee16 1a90 	vmov	r1, s13
 8024484:	dc09      	bgt.n	802449a <__ieee754_rem_pio2f+0xf2>
 8024486:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 802448a:	1e47      	subs	r7, r0, #1
 802448c:	4a58      	ldr	r2, [pc, #352]	@ (80245f0 <__ieee754_rem_pio2f+0x248>)
 802448e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8024492:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8024496:	4293      	cmp	r3, r2
 8024498:	d106      	bne.n	80244a8 <__ieee754_rem_pio2f+0x100>
 802449a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 802449e:	15eb      	asrs	r3, r5, #23
 80244a0:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80244a4:	2a08      	cmp	r2, #8
 80244a6:	dc14      	bgt.n	80244d2 <__ieee754_rem_pio2f+0x12a>
 80244a8:	6021      	str	r1, [r4, #0]
 80244aa:	ed94 7a00 	vldr	s14, [r4]
 80244ae:	2e00      	cmp	r6, #0
 80244b0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80244b4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80244b8:	ed84 0a01 	vstr	s0, [r4, #4]
 80244bc:	daa7      	bge.n	802440e <__ieee754_rem_pio2f+0x66>
 80244be:	eeb1 7a47 	vneg.f32	s14, s14
 80244c2:	eeb1 0a40 	vneg.f32	s0, s0
 80244c6:	ed84 7a00 	vstr	s14, [r4]
 80244ca:	ed84 0a01 	vstr	s0, [r4, #4]
 80244ce:	4240      	negs	r0, r0
 80244d0:	e79d      	b.n	802440e <__ieee754_rem_pio2f+0x66>
 80244d2:	eef0 6a40 	vmov.f32	s13, s0
 80244d6:	eddf 5a41 	vldr	s11, [pc, #260]	@ 80245dc <__ieee754_rem_pio2f+0x234>
 80244da:	eee6 6a25 	vfma.f32	s13, s12, s11
 80244de:	ee70 7a66 	vsub.f32	s15, s0, s13
 80244e2:	eee6 7a25 	vfma.f32	s15, s12, s11
 80244e6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80245e4 <__ieee754_rem_pio2f+0x23c>
 80244ea:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80244ee:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80244f2:	ee15 2a90 	vmov	r2, s11
 80244f6:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80244fa:	1a5b      	subs	r3, r3, r1
 80244fc:	2b19      	cmp	r3, #25
 80244fe:	dc04      	bgt.n	802450a <__ieee754_rem_pio2f+0x162>
 8024500:	eeb0 0a66 	vmov.f32	s0, s13
 8024504:	edc4 5a00 	vstr	s11, [r4]
 8024508:	e7cf      	b.n	80244aa <__ieee754_rem_pio2f+0x102>
 802450a:	eeb0 0a66 	vmov.f32	s0, s13
 802450e:	eddf 5a39 	vldr	s11, [pc, #228]	@ 80245f4 <__ieee754_rem_pio2f+0x24c>
 8024512:	eea6 0a25 	vfma.f32	s0, s12, s11
 8024516:	ee76 7ac0 	vsub.f32	s15, s13, s0
 802451a:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80245f8 <__ieee754_rem_pio2f+0x250>
 802451e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8024522:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8024526:	ee30 7a67 	vsub.f32	s14, s0, s15
 802452a:	ed84 7a00 	vstr	s14, [r4]
 802452e:	e7bc      	b.n	80244aa <__ieee754_rem_pio2f+0x102>
 8024530:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8024534:	d306      	bcc.n	8024544 <__ieee754_rem_pio2f+0x19c>
 8024536:	ee70 7a40 	vsub.f32	s15, s0, s0
 802453a:	edc0 7a01 	vstr	s15, [r0, #4]
 802453e:	edc0 7a00 	vstr	s15, [r0]
 8024542:	e73f      	b.n	80243c4 <__ieee754_rem_pio2f+0x1c>
 8024544:	15ea      	asrs	r2, r5, #23
 8024546:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 80245fc <__ieee754_rem_pio2f+0x254>
 802454a:	3a86      	subs	r2, #134	@ 0x86
 802454c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8024550:	ee07 3a90 	vmov	s15, r3
 8024554:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8024558:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 802455c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024560:	ed8d 7a03 	vstr	s14, [sp, #12]
 8024564:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8024568:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 802456c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8024570:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024574:	ed8d 7a04 	vstr	s14, [sp, #16]
 8024578:	ee67 7aa6 	vmul.f32	s15, s15, s13
 802457c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8024580:	edcd 7a05 	vstr	s15, [sp, #20]
 8024584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024588:	d11e      	bne.n	80245c8 <__ieee754_rem_pio2f+0x220>
 802458a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 802458e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024592:	bf0c      	ite	eq
 8024594:	2301      	moveq	r3, #1
 8024596:	2302      	movne	r3, #2
 8024598:	4919      	ldr	r1, [pc, #100]	@ (8024600 <__ieee754_rem_pio2f+0x258>)
 802459a:	a803      	add	r0, sp, #12
 802459c:	9101      	str	r1, [sp, #4]
 802459e:	2102      	movs	r1, #2
 80245a0:	9100      	str	r1, [sp, #0]
 80245a2:	4621      	mov	r1, r4
 80245a4:	f000 f836 	bl	8024614 <__kernel_rem_pio2f>
 80245a8:	2e00      	cmp	r6, #0
 80245aa:	f6bf af30 	bge.w	802440e <__ieee754_rem_pio2f+0x66>
 80245ae:	edd4 7a00 	vldr	s15, [r4]
 80245b2:	eef1 7a67 	vneg.f32	s15, s15
 80245b6:	edc4 7a00 	vstr	s15, [r4]
 80245ba:	edd4 7a01 	vldr	s15, [r4, #4]
 80245be:	eef1 7a67 	vneg.f32	s15, s15
 80245c2:	edc4 7a01 	vstr	s15, [r4, #4]
 80245c6:	e782      	b.n	80244ce <__ieee754_rem_pio2f+0x126>
 80245c8:	2303      	movs	r3, #3
 80245ca:	e7e5      	b.n	8024598 <__ieee754_rem_pio2f+0x1f0>
 80245cc:	3f490fd8 	.word	0x3f490fd8
 80245d0:	4016cbe3 	.word	0x4016cbe3
 80245d4:	3fc90f80 	.word	0x3fc90f80
 80245d8:	3fc90fd0 	.word	0x3fc90fd0
 80245dc:	37354400 	.word	0x37354400
 80245e0:	37354443 	.word	0x37354443
 80245e4:	2e85a308 	.word	0x2e85a308
 80245e8:	43490f80 	.word	0x43490f80
 80245ec:	3f22f984 	.word	0x3f22f984
 80245f0:	0802e0a0 	.word	0x0802e0a0
 80245f4:	2e85a300 	.word	0x2e85a300
 80245f8:	248d3132 	.word	0x248d3132
 80245fc:	43800000 	.word	0x43800000
 8024600:	0802e120 	.word	0x0802e120

08024604 <fabsf>:
 8024604:	ee10 3a10 	vmov	r3, s0
 8024608:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 802460c:	ee00 3a10 	vmov	s0, r3
 8024610:	4770      	bx	lr
	...

08024614 <__kernel_rem_pio2f>:
 8024614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024618:	4690      	mov	r8, r2
 802461a:	4abc      	ldr	r2, [pc, #752]	@ (802490c <__kernel_rem_pio2f+0x2f8>)
 802461c:	460f      	mov	r7, r1
 802461e:	f103 3bff 	add.w	fp, r3, #4294967295
 8024622:	f118 0f04 	cmn.w	r8, #4
 8024626:	ed2d 8b04 	vpush	{d8-d9}
 802462a:	b0d9      	sub	sp, #356	@ 0x164
 802462c:	9001      	str	r0, [sp, #4]
 802462e:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8024630:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8024634:	db27      	blt.n	8024686 <__kernel_rem_pio2f+0x72>
 8024636:	f1b8 0203 	subs.w	r2, r8, #3
 802463a:	bf48      	it	mi
 802463c:	f108 0204 	addmi.w	r2, r8, #4
 8024640:	10d2      	asrs	r2, r2, #3
 8024642:	1c55      	adds	r5, r2, #1
 8024644:	eba2 060b 	sub.w	r6, r2, fp
 8024648:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 802464a:	eb0a 0c0b 	add.w	ip, sl, fp
 802464e:	00e8      	lsls	r0, r5, #3
 8024650:	ac1c      	add	r4, sp, #112	@ 0x70
 8024652:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8024656:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 802491c <__kernel_rem_pio2f+0x308>
 802465a:	9002      	str	r0, [sp, #8]
 802465c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8024660:	2000      	movs	r0, #0
 8024662:	4560      	cmp	r0, ip
 8024664:	dd11      	ble.n	802468a <__kernel_rem_pio2f+0x76>
 8024666:	a91c      	add	r1, sp, #112	@ 0x70
 8024668:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 802466c:	f04f 0c00 	mov.w	ip, #0
 8024670:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8024674:	45d4      	cmp	ip, sl
 8024676:	dc29      	bgt.n	80246cc <__kernel_rem_pio2f+0xb8>
 8024678:	f8dd e004 	ldr.w	lr, [sp, #4]
 802467c:	4606      	mov	r6, r0
 802467e:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 802491c <__kernel_rem_pio2f+0x308>
 8024682:	2400      	movs	r4, #0
 8024684:	e018      	b.n	80246b8 <__kernel_rem_pio2f+0xa4>
 8024686:	2200      	movs	r2, #0
 8024688:	e7db      	b.n	8024642 <__kernel_rem_pio2f+0x2e>
 802468a:	42c6      	cmn	r6, r0
 802468c:	bf54      	ite	pl
 802468e:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8024692:	eef0 7a47 	vmovmi.f32	s15, s14
 8024696:	f100 0001 	add.w	r0, r0, #1
 802469a:	bf5c      	itt	pl
 802469c:	ee07 1a90 	vmovpl	s15, r1
 80246a0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80246a4:	ece4 7a01 	vstmia	r4!, {s15}
 80246a8:	e7db      	b.n	8024662 <__kernel_rem_pio2f+0x4e>
 80246aa:	ecfe 6a01 	vldmia	lr!, {s13}
 80246ae:	3401      	adds	r4, #1
 80246b0:	ed96 7a00 	vldr	s14, [r6]
 80246b4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80246b8:	455c      	cmp	r4, fp
 80246ba:	f1a6 0604 	sub.w	r6, r6, #4
 80246be:	ddf4      	ble.n	80246aa <__kernel_rem_pio2f+0x96>
 80246c0:	f10c 0c01 	add.w	ip, ip, #1
 80246c4:	3004      	adds	r0, #4
 80246c6:	ece9 7a01 	vstmia	r9!, {s15}
 80246ca:	e7d3      	b.n	8024674 <__kernel_rem_pio2f+0x60>
 80246cc:	a908      	add	r1, sp, #32
 80246ce:	4654      	mov	r4, sl
 80246d0:	eddf 8a91 	vldr	s17, [pc, #580]	@ 8024918 <__kernel_rem_pio2f+0x304>
 80246d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80246d8:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8024914 <__kernel_rem_pio2f+0x300>
 80246dc:	9104      	str	r1, [sp, #16]
 80246de:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80246e0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80246e4:	9203      	str	r2, [sp, #12]
 80246e6:	00a2      	lsls	r2, r4, #2
 80246e8:	a944      	add	r1, sp, #272	@ 0x110
 80246ea:	4626      	mov	r6, r4
 80246ec:	9205      	str	r2, [sp, #20]
 80246ee:	aa58      	add	r2, sp, #352	@ 0x160
 80246f0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80246f4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80246f8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80246fc:	aa08      	add	r2, sp, #32
 80246fe:	4694      	mov	ip, r2
 8024700:	2e00      	cmp	r6, #0
 8024702:	f1a0 0004 	sub.w	r0, r0, #4
 8024706:	dc4c      	bgt.n	80247a2 <__kernel_rem_pio2f+0x18e>
 8024708:	4628      	mov	r0, r5
 802470a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 802470e:	f000 f9f5 	bl	8024afc <scalbnf>
 8024712:	eeb0 8a40 	vmov.f32	s16, s0
 8024716:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 802471a:	ee28 0a00 	vmul.f32	s0, s16, s0
 802471e:	f000 fa51 	bl	8024bc4 <floorf>
 8024722:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8024726:	2d00      	cmp	r5, #0
 8024728:	eea0 8a67 	vfms.f32	s16, s0, s15
 802472c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024730:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8024734:	ee17 9a90 	vmov	r9, s15
 8024738:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802473c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8024740:	dd41      	ble.n	80247c6 <__kernel_rem_pio2f+0x1b2>
 8024742:	f104 3cff 	add.w	ip, r4, #4294967295
 8024746:	a908      	add	r1, sp, #32
 8024748:	f1c5 0e08 	rsb	lr, r5, #8
 802474c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8024750:	fa46 f00e 	asr.w	r0, r6, lr
 8024754:	4481      	add	r9, r0
 8024756:	fa00 f00e 	lsl.w	r0, r0, lr
 802475a:	1a36      	subs	r6, r6, r0
 802475c:	f1c5 0007 	rsb	r0, r5, #7
 8024760:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8024764:	4106      	asrs	r6, r0
 8024766:	2e00      	cmp	r6, #0
 8024768:	dd3c      	ble.n	80247e4 <__kernel_rem_pio2f+0x1d0>
 802476a:	f04f 0e00 	mov.w	lr, #0
 802476e:	f109 0901 	add.w	r9, r9, #1
 8024772:	4670      	mov	r0, lr
 8024774:	4574      	cmp	r4, lr
 8024776:	dc68      	bgt.n	802484a <__kernel_rem_pio2f+0x236>
 8024778:	2d00      	cmp	r5, #0
 802477a:	dd03      	ble.n	8024784 <__kernel_rem_pio2f+0x170>
 802477c:	2d01      	cmp	r5, #1
 802477e:	d074      	beq.n	802486a <__kernel_rem_pio2f+0x256>
 8024780:	2d02      	cmp	r5, #2
 8024782:	d07d      	beq.n	8024880 <__kernel_rem_pio2f+0x26c>
 8024784:	2e02      	cmp	r6, #2
 8024786:	d12d      	bne.n	80247e4 <__kernel_rem_pio2f+0x1d0>
 8024788:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 802478c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8024790:	b340      	cbz	r0, 80247e4 <__kernel_rem_pio2f+0x1d0>
 8024792:	4628      	mov	r0, r5
 8024794:	9306      	str	r3, [sp, #24]
 8024796:	f000 f9b1 	bl	8024afc <scalbnf>
 802479a:	9b06      	ldr	r3, [sp, #24]
 802479c:	ee38 8a40 	vsub.f32	s16, s16, s0
 80247a0:	e020      	b.n	80247e4 <__kernel_rem_pio2f+0x1d0>
 80247a2:	ee60 7a28 	vmul.f32	s15, s0, s17
 80247a6:	3e01      	subs	r6, #1
 80247a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80247ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80247b0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80247b4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80247b8:	ecac 0a01 	vstmia	ip!, {s0}
 80247bc:	ed90 0a00 	vldr	s0, [r0]
 80247c0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80247c4:	e79c      	b.n	8024700 <__kernel_rem_pio2f+0xec>
 80247c6:	d105      	bne.n	80247d4 <__kernel_rem_pio2f+0x1c0>
 80247c8:	1e60      	subs	r0, r4, #1
 80247ca:	a908      	add	r1, sp, #32
 80247cc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80247d0:	11f6      	asrs	r6, r6, #7
 80247d2:	e7c8      	b.n	8024766 <__kernel_rem_pio2f+0x152>
 80247d4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80247d8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80247dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80247e0:	da31      	bge.n	8024846 <__kernel_rem_pio2f+0x232>
 80247e2:	2600      	movs	r6, #0
 80247e4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80247e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80247ec:	f040 8098 	bne.w	8024920 <__kernel_rem_pio2f+0x30c>
 80247f0:	1e60      	subs	r0, r4, #1
 80247f2:	2200      	movs	r2, #0
 80247f4:	4550      	cmp	r0, sl
 80247f6:	da4b      	bge.n	8024890 <__kernel_rem_pio2f+0x27c>
 80247f8:	2a00      	cmp	r2, #0
 80247fa:	d065      	beq.n	80248c8 <__kernel_rem_pio2f+0x2b4>
 80247fc:	3c01      	subs	r4, #1
 80247fe:	ab08      	add	r3, sp, #32
 8024800:	3d08      	subs	r5, #8
 8024802:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8024806:	2b00      	cmp	r3, #0
 8024808:	d0f8      	beq.n	80247fc <__kernel_rem_pio2f+0x1e8>
 802480a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 802480e:	4628      	mov	r0, r5
 8024810:	f000 f974 	bl	8024afc <scalbnf>
 8024814:	1c63      	adds	r3, r4, #1
 8024816:	aa44      	add	r2, sp, #272	@ 0x110
 8024818:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8024918 <__kernel_rem_pio2f+0x304>
 802481c:	0099      	lsls	r1, r3, #2
 802481e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8024822:	4623      	mov	r3, r4
 8024824:	2b00      	cmp	r3, #0
 8024826:	f280 80a9 	bge.w	802497c <__kernel_rem_pio2f+0x368>
 802482a:	4623      	mov	r3, r4
 802482c:	2b00      	cmp	r3, #0
 802482e:	f2c0 80c7 	blt.w	80249c0 <__kernel_rem_pio2f+0x3ac>
 8024832:	aa44      	add	r2, sp, #272	@ 0x110
 8024834:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 8024910 <__kernel_rem_pio2f+0x2fc>
 8024838:	eddf 7a38 	vldr	s15, [pc, #224]	@ 802491c <__kernel_rem_pio2f+0x308>
 802483c:	2000      	movs	r0, #0
 802483e:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8024842:	1ae2      	subs	r2, r4, r3
 8024844:	e0b1      	b.n	80249aa <__kernel_rem_pio2f+0x396>
 8024846:	2602      	movs	r6, #2
 8024848:	e78f      	b.n	802476a <__kernel_rem_pio2f+0x156>
 802484a:	f852 1b04 	ldr.w	r1, [r2], #4
 802484e:	b948      	cbnz	r0, 8024864 <__kernel_rem_pio2f+0x250>
 8024850:	b121      	cbz	r1, 802485c <__kernel_rem_pio2f+0x248>
 8024852:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8024856:	f842 1c04 	str.w	r1, [r2, #-4]
 802485a:	2101      	movs	r1, #1
 802485c:	f10e 0e01 	add.w	lr, lr, #1
 8024860:	4608      	mov	r0, r1
 8024862:	e787      	b.n	8024774 <__kernel_rem_pio2f+0x160>
 8024864:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8024868:	e7f5      	b.n	8024856 <__kernel_rem_pio2f+0x242>
 802486a:	f104 3cff 	add.w	ip, r4, #4294967295
 802486e:	aa08      	add	r2, sp, #32
 8024870:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8024874:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8024878:	a908      	add	r1, sp, #32
 802487a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 802487e:	e781      	b.n	8024784 <__kernel_rem_pio2f+0x170>
 8024880:	f104 3cff 	add.w	ip, r4, #4294967295
 8024884:	aa08      	add	r2, sp, #32
 8024886:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 802488a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 802488e:	e7f3      	b.n	8024878 <__kernel_rem_pio2f+0x264>
 8024890:	a908      	add	r1, sp, #32
 8024892:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8024896:	3801      	subs	r0, #1
 8024898:	430a      	orrs	r2, r1
 802489a:	e7ab      	b.n	80247f4 <__kernel_rem_pio2f+0x1e0>
 802489c:	3201      	adds	r2, #1
 802489e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80248a2:	2e00      	cmp	r6, #0
 80248a4:	d0fa      	beq.n	802489c <__kernel_rem_pio2f+0x288>
 80248a6:	9905      	ldr	r1, [sp, #20]
 80248a8:	18e6      	adds	r6, r4, r3
 80248aa:	f104 0c01 	add.w	ip, r4, #1
 80248ae:	4422      	add	r2, r4
 80248b0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80248b4:	eb0d 0001 	add.w	r0, sp, r1
 80248b8:	a91c      	add	r1, sp, #112	@ 0x70
 80248ba:	384c      	subs	r0, #76	@ 0x4c
 80248bc:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80248c0:	4562      	cmp	r2, ip
 80248c2:	da04      	bge.n	80248ce <__kernel_rem_pio2f+0x2ba>
 80248c4:	4614      	mov	r4, r2
 80248c6:	e70e      	b.n	80246e6 <__kernel_rem_pio2f+0xd2>
 80248c8:	9804      	ldr	r0, [sp, #16]
 80248ca:	2201      	movs	r2, #1
 80248cc:	e7e7      	b.n	802489e <__kernel_rem_pio2f+0x28a>
 80248ce:	9903      	ldr	r1, [sp, #12]
 80248d0:	2400      	movs	r4, #0
 80248d2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80248d6:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80248da:	ee07 1a90 	vmov	s15, r1
 80248de:	9105      	str	r1, [sp, #20]
 80248e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80248e4:	ece6 7a01 	vstmia	r6!, {s15}
 80248e8:	46b1      	mov	r9, r6
 80248ea:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 802491c <__kernel_rem_pio2f+0x308>
 80248ee:	455c      	cmp	r4, fp
 80248f0:	dd04      	ble.n	80248fc <__kernel_rem_pio2f+0x2e8>
 80248f2:	f10c 0c01 	add.w	ip, ip, #1
 80248f6:	ece0 7a01 	vstmia	r0!, {s15}
 80248fa:	e7e1      	b.n	80248c0 <__kernel_rem_pio2f+0x2ac>
 80248fc:	ecfe 6a01 	vldmia	lr!, {s13}
 8024900:	3401      	adds	r4, #1
 8024902:	ed39 7a01 	vldmdb	r9!, {s14}
 8024906:	eee6 7a87 	vfma.f32	s15, s13, s14
 802490a:	e7f0      	b.n	80248ee <__kernel_rem_pio2f+0x2da>
 802490c:	0802e464 	.word	0x0802e464
 8024910:	0802e438 	.word	0x0802e438
 8024914:	43800000 	.word	0x43800000
 8024918:	3b800000 	.word	0x3b800000
 802491c:	00000000 	.word	0x00000000
 8024920:	9b02      	ldr	r3, [sp, #8]
 8024922:	eeb0 0a48 	vmov.f32	s0, s16
 8024926:	eba3 0008 	sub.w	r0, r3, r8
 802492a:	f000 f8e7 	bl	8024afc <scalbnf>
 802492e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8024914 <__kernel_rem_pio2f+0x300>
 8024932:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8024936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802493a:	db19      	blt.n	8024970 <__kernel_rem_pio2f+0x35c>
 802493c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8024918 <__kernel_rem_pio2f+0x304>
 8024940:	aa08      	add	r2, sp, #32
 8024942:	3508      	adds	r5, #8
 8024944:	ee60 7a27 	vmul.f32	s15, s0, s15
 8024948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802494c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024950:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8024954:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024958:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 802495c:	ee10 3a10 	vmov	r3, s0
 8024960:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8024964:	3401      	adds	r4, #1
 8024966:	ee17 3a90 	vmov	r3, s15
 802496a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 802496e:	e74c      	b.n	802480a <__kernel_rem_pio2f+0x1f6>
 8024970:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8024974:	aa08      	add	r2, sp, #32
 8024976:	ee10 3a10 	vmov	r3, s0
 802497a:	e7f6      	b.n	802496a <__kernel_rem_pio2f+0x356>
 802497c:	a808      	add	r0, sp, #32
 802497e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8024982:	3b01      	subs	r3, #1
 8024984:	ee07 0a90 	vmov	s15, r0
 8024988:	9001      	str	r0, [sp, #4]
 802498a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802498e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8024992:	ee20 0a07 	vmul.f32	s0, s0, s14
 8024996:	ed62 7a01 	vstmdb	r2!, {s15}
 802499a:	e743      	b.n	8024824 <__kernel_rem_pio2f+0x210>
 802499c:	ecfc 6a01 	vldmia	ip!, {s13}
 80249a0:	3001      	adds	r0, #1
 80249a2:	ecb5 7a01 	vldmia	r5!, {s14}
 80249a6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80249aa:	4550      	cmp	r0, sl
 80249ac:	dc01      	bgt.n	80249b2 <__kernel_rem_pio2f+0x39e>
 80249ae:	4282      	cmp	r2, r0
 80249b0:	daf4      	bge.n	802499c <__kernel_rem_pio2f+0x388>
 80249b2:	a858      	add	r0, sp, #352	@ 0x160
 80249b4:	3b01      	subs	r3, #1
 80249b6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80249ba:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80249be:	e735      	b.n	802482c <__kernel_rem_pio2f+0x218>
 80249c0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80249c2:	2b02      	cmp	r3, #2
 80249c4:	dc09      	bgt.n	80249da <__kernel_rem_pio2f+0x3c6>
 80249c6:	2b00      	cmp	r3, #0
 80249c8:	dc2b      	bgt.n	8024a22 <__kernel_rem_pio2f+0x40e>
 80249ca:	d044      	beq.n	8024a56 <__kernel_rem_pio2f+0x442>
 80249cc:	f009 0007 	and.w	r0, r9, #7
 80249d0:	b059      	add	sp, #356	@ 0x164
 80249d2:	ecbd 8b04 	vpop	{d8-d9}
 80249d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80249da:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80249dc:	2b03      	cmp	r3, #3
 80249de:	d1f5      	bne.n	80249cc <__kernel_rem_pio2f+0x3b8>
 80249e0:	aa30      	add	r2, sp, #192	@ 0xc0
 80249e2:	1f0b      	subs	r3, r1, #4
 80249e4:	4620      	mov	r0, r4
 80249e6:	4413      	add	r3, r2
 80249e8:	461a      	mov	r2, r3
 80249ea:	2800      	cmp	r0, #0
 80249ec:	f1a2 0204 	sub.w	r2, r2, #4
 80249f0:	dc52      	bgt.n	8024a98 <__kernel_rem_pio2f+0x484>
 80249f2:	4622      	mov	r2, r4
 80249f4:	2a01      	cmp	r2, #1
 80249f6:	f1a3 0304 	sub.w	r3, r3, #4
 80249fa:	dc5d      	bgt.n	8024ab8 <__kernel_rem_pio2f+0x4a4>
 80249fc:	ab30      	add	r3, sp, #192	@ 0xc0
 80249fe:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 802491c <__kernel_rem_pio2f+0x308>
 8024a02:	440b      	add	r3, r1
 8024a04:	2c01      	cmp	r4, #1
 8024a06:	dc67      	bgt.n	8024ad8 <__kernel_rem_pio2f+0x4c4>
 8024a08:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8024a0c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8024a10:	2e00      	cmp	r6, #0
 8024a12:	d167      	bne.n	8024ae4 <__kernel_rem_pio2f+0x4d0>
 8024a14:	edc7 6a00 	vstr	s13, [r7]
 8024a18:	ed87 7a01 	vstr	s14, [r7, #4]
 8024a1c:	edc7 7a02 	vstr	s15, [r7, #8]
 8024a20:	e7d4      	b.n	80249cc <__kernel_rem_pio2f+0x3b8>
 8024a22:	ab30      	add	r3, sp, #192	@ 0xc0
 8024a24:	4622      	mov	r2, r4
 8024a26:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 802491c <__kernel_rem_pio2f+0x308>
 8024a2a:	440b      	add	r3, r1
 8024a2c:	2a00      	cmp	r2, #0
 8024a2e:	da24      	bge.n	8024a7a <__kernel_rem_pio2f+0x466>
 8024a30:	b34e      	cbz	r6, 8024a86 <__kernel_rem_pio2f+0x472>
 8024a32:	eef1 7a47 	vneg.f32	s15, s14
 8024a36:	edc7 7a00 	vstr	s15, [r7]
 8024a3a:	aa31      	add	r2, sp, #196	@ 0xc4
 8024a3c:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8024a40:	2301      	movs	r3, #1
 8024a42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024a46:	429c      	cmp	r4, r3
 8024a48:	da20      	bge.n	8024a8c <__kernel_rem_pio2f+0x478>
 8024a4a:	b10e      	cbz	r6, 8024a50 <__kernel_rem_pio2f+0x43c>
 8024a4c:	eef1 7a67 	vneg.f32	s15, s15
 8024a50:	edc7 7a01 	vstr	s15, [r7, #4]
 8024a54:	e7ba      	b.n	80249cc <__kernel_rem_pio2f+0x3b8>
 8024a56:	ab30      	add	r3, sp, #192	@ 0xc0
 8024a58:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 802491c <__kernel_rem_pio2f+0x308>
 8024a5c:	440b      	add	r3, r1
 8024a5e:	2c00      	cmp	r4, #0
 8024a60:	da05      	bge.n	8024a6e <__kernel_rem_pio2f+0x45a>
 8024a62:	b10e      	cbz	r6, 8024a68 <__kernel_rem_pio2f+0x454>
 8024a64:	eef1 7a67 	vneg.f32	s15, s15
 8024a68:	edc7 7a00 	vstr	s15, [r7]
 8024a6c:	e7ae      	b.n	80249cc <__kernel_rem_pio2f+0x3b8>
 8024a6e:	ed33 7a01 	vldmdb	r3!, {s14}
 8024a72:	3c01      	subs	r4, #1
 8024a74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024a78:	e7f1      	b.n	8024a5e <__kernel_rem_pio2f+0x44a>
 8024a7a:	ed73 7a01 	vldmdb	r3!, {s15}
 8024a7e:	3a01      	subs	r2, #1
 8024a80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8024a84:	e7d2      	b.n	8024a2c <__kernel_rem_pio2f+0x418>
 8024a86:	eef0 7a47 	vmov.f32	s15, s14
 8024a8a:	e7d4      	b.n	8024a36 <__kernel_rem_pio2f+0x422>
 8024a8c:	ecb2 7a01 	vldmia	r2!, {s14}
 8024a90:	3301      	adds	r3, #1
 8024a92:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024a96:	e7d6      	b.n	8024a46 <__kernel_rem_pio2f+0x432>
 8024a98:	edd2 7a00 	vldr	s15, [r2]
 8024a9c:	3801      	subs	r0, #1
 8024a9e:	edd2 6a01 	vldr	s13, [r2, #4]
 8024aa2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8024aa6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024aaa:	ed82 7a00 	vstr	s14, [r2]
 8024aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8024ab2:	edc2 7a01 	vstr	s15, [r2, #4]
 8024ab6:	e798      	b.n	80249ea <__kernel_rem_pio2f+0x3d6>
 8024ab8:	edd3 7a00 	vldr	s15, [r3]
 8024abc:	3a01      	subs	r2, #1
 8024abe:	edd3 6a01 	vldr	s13, [r3, #4]
 8024ac2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8024ac6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024aca:	ed83 7a00 	vstr	s14, [r3]
 8024ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8024ad2:	edc3 7a01 	vstr	s15, [r3, #4]
 8024ad6:	e78d      	b.n	80249f4 <__kernel_rem_pio2f+0x3e0>
 8024ad8:	ed33 7a01 	vldmdb	r3!, {s14}
 8024adc:	3c01      	subs	r4, #1
 8024ade:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024ae2:	e78f      	b.n	8024a04 <__kernel_rem_pio2f+0x3f0>
 8024ae4:	eef1 6a66 	vneg.f32	s13, s13
 8024ae8:	eeb1 7a47 	vneg.f32	s14, s14
 8024aec:	eef1 7a67 	vneg.f32	s15, s15
 8024af0:	edc7 6a00 	vstr	s13, [r7]
 8024af4:	ed87 7a01 	vstr	s14, [r7, #4]
 8024af8:	e790      	b.n	8024a1c <__kernel_rem_pio2f+0x408>
 8024afa:	bf00      	nop

08024afc <scalbnf>:
 8024afc:	ee10 3a10 	vmov	r3, s0
 8024b00:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8024b04:	d02a      	beq.n	8024b5c <scalbnf+0x60>
 8024b06:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8024b0a:	d302      	bcc.n	8024b12 <scalbnf+0x16>
 8024b0c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8024b10:	4770      	bx	lr
 8024b12:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8024b16:	d122      	bne.n	8024b5e <scalbnf+0x62>
 8024b18:	4b23      	ldr	r3, [pc, #140]	@ (8024ba8 <scalbnf+0xac>)
 8024b1a:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8024bac <scalbnf+0xb0>
 8024b1e:	4298      	cmp	r0, r3
 8024b20:	ee20 0a27 	vmul.f32	s0, s0, s15
 8024b24:	db16      	blt.n	8024b54 <scalbnf+0x58>
 8024b26:	ee10 3a10 	vmov	r3, s0
 8024b2a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8024b2e:	3a19      	subs	r2, #25
 8024b30:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8024b34:	4288      	cmp	r0, r1
 8024b36:	dd14      	ble.n	8024b62 <scalbnf+0x66>
 8024b38:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 8024bb0 <scalbnf+0xb4>
 8024b3c:	ee10 3a10 	vmov	r3, s0
 8024b40:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8024bb4 <scalbnf+0xb8>
 8024b44:	eeb0 7a67 	vmov.f32	s14, s15
 8024b48:	2b00      	cmp	r3, #0
 8024b4a:	fe67 7aa6 	vselge.f32	s15, s15, s13
 8024b4e:	ee27 0a87 	vmul.f32	s0, s15, s14
 8024b52:	4770      	bx	lr
 8024b54:	eddf 7a18 	vldr	s15, [pc, #96]	@ 8024bb8 <scalbnf+0xbc>
 8024b58:	ee27 0a80 	vmul.f32	s0, s15, s0
 8024b5c:	4770      	bx	lr
 8024b5e:	0dd2      	lsrs	r2, r2, #23
 8024b60:	e7e6      	b.n	8024b30 <scalbnf+0x34>
 8024b62:	4410      	add	r0, r2
 8024b64:	28fe      	cmp	r0, #254	@ 0xfe
 8024b66:	dce7      	bgt.n	8024b38 <scalbnf+0x3c>
 8024b68:	2800      	cmp	r0, #0
 8024b6a:	dd06      	ble.n	8024b7a <scalbnf+0x7e>
 8024b6c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8024b70:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8024b74:	ee00 3a10 	vmov	s0, r3
 8024b78:	4770      	bx	lr
 8024b7a:	f110 0f16 	cmn.w	r0, #22
 8024b7e:	da09      	bge.n	8024b94 <scalbnf+0x98>
 8024b80:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8024bb8 <scalbnf+0xbc>
 8024b84:	ee10 3a10 	vmov	r3, s0
 8024b88:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8024bbc <scalbnf+0xc0>
 8024b8c:	eeb0 7a67 	vmov.f32	s14, s15
 8024b90:	2b00      	cmp	r3, #0
 8024b92:	e7da      	b.n	8024b4a <scalbnf+0x4e>
 8024b94:	3019      	adds	r0, #25
 8024b96:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8024b9a:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8024bc0 <scalbnf+0xc4>
 8024b9e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8024ba2:	ee07 3a90 	vmov	s15, r3
 8024ba6:	e7d7      	b.n	8024b58 <scalbnf+0x5c>
 8024ba8:	ffff3cb0 	.word	0xffff3cb0
 8024bac:	4c000000 	.word	0x4c000000
 8024bb0:	7149f2ca 	.word	0x7149f2ca
 8024bb4:	f149f2ca 	.word	0xf149f2ca
 8024bb8:	0da24260 	.word	0x0da24260
 8024bbc:	8da24260 	.word	0x8da24260
 8024bc0:	33000000 	.word	0x33000000

08024bc4 <floorf>:
 8024bc4:	febb 0a40 	vrintm.f32	s0, s0
 8024bc8:	4770      	bx	lr
	...

08024bcc <_init>:
 8024bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024bce:	bf00      	nop
 8024bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024bd2:	bc08      	pop	{r3}
 8024bd4:	469e      	mov	lr, r3
 8024bd6:	4770      	bx	lr

08024bd8 <_fini>:
 8024bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024bda:	bf00      	nop
 8024bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024bde:	bc08      	pop	{r3}
 8024be0:	469e      	mov	lr, r3
 8024be2:	4770      	bx	lr
