<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="fpga_built_in_clk_sim/fpga_built_in_clk.vo" type="VERILOG" />
 <topLevel name="fpga_built_in_clk" />
 <deviceFamily name="cyclonev" />
</simPackage>
