{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700755975630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700755975631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 17:12:55 2023 " "Processing started: Thu Nov 23 17:12:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700755975631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755975631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755975631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700755975829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700755975829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/counter_11bit_updown/counter_11bit_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/counter_11bit_updown/counter_11bit_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_11bit_updown-SYN " "Found design unit 1: counter_11bit_updown-SYN" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986210 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_11bit_updown " "Found entity 1: counter_11bit_updown" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-behavior " "Found design unit 1: t_flipflop-behavior" {  } { { "hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986211 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_EU-rtl " "Found design unit 1: synchronizer_EU-rtl" {  } { { "hdl/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986212 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_EU " "Found entity 1: synchronizer_EU" {  } { { "hdl/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_CU-fsm " "Found design unit 1: synchronizer_CU-fsm" {  } { { "hdl/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986213 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_CU " "Found entity 1: synchronizer_CU" {  } { { "hdl/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "hdl/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986213 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "hdl/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986214 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986215 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "hdl/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986215 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "hdl/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986216 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/decoder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/decoder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2bit-behavior " "Found design unit 1: decoder_2bit-behavior" {  } { { "hdl/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986216 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bit " "Found entity 1: decoder_2bit" {  } { { "hdl/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986217 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "hdl/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986218 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "hdl/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "hdl/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986218 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "hdl/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/avs_to_hram_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/avs_to_hram_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_hram_converter-rtl " "Found design unit 1: avs_to_hram_converter-rtl" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986219 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_hram_converter " "Found entity 1: avs_to_hram_converter" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synchronizer " "Elaborating entity \"synchronizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700755986268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_EU synchronizer_EU:EU " "Elaborating entity \"synchronizer_EU\" for hierarchy \"synchronizer_EU:EU\"" {  } { { "hdl/synchronizer.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit synchronizer_EU:EU\|counter_Nbit:code_counter " "Elaborating entity \"counter_Nbit\" for hierarchy \"synchronizer_EU:EU\|counter_Nbit:code_counter\"" {  } { { "hdl/synchronizer_EU.vhd" "code_counter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop synchronizer_EU:EU\|counter_Nbit:code_counter\|t_flipflop:entry_tff " "Elaborating entity \"t_flipflop\" for hierarchy \"synchronizer_EU:EU\|counter_Nbit:code_counter\|t_flipflop:entry_tff\"" {  } { { "hdl/counter_Nbit.vhd" "entry_tff" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_flipflop synchronizer_EU:EU\|sr_flipflop:synchronizer " "Elaborating entity \"sr_flipflop\" for hierarchy \"synchronizer_EU:EU\|sr_flipflop:synchronizer\"" {  } { { "hdl/synchronizer_EU.vhd" "synchronizer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986302 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n sr_flipflop.vhd(24) " "VHDL Process Statement warning at sr_flipflop.vhd(24): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700755986303 "|synchronizer|synchronizer_EU:EU|sr_flipflop:synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2bit synchronizer_EU:EU\|decoder_2bit:dec " "Elaborating entity \"decoder_2bit\" for hierarchy \"synchronizer_EU:EU\|decoder_2bit:dec\"" {  } { { "hdl/synchronizer_EU.vhd" "dec" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg synchronizer_EU:EU\|reg:din11 " "Elaborating entity \"reg\" for hierarchy \"synchronizer_EU:EU\|reg:din11\"" {  } { { "hdl/synchronizer_EU.vhd" "din11" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 synchronizer_EU:EU\|mux_4to1:datamux " "Elaborating entity \"mux_4to1\" for hierarchy \"synchronizer_EU:EU\|mux_4to1:datamux\"" {  } { { "hdl/synchronizer_EU.vhd" "datamux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg synchronizer_EU:EU\|reg:burstlen " "Elaborating entity \"reg\" for hierarchy \"synchronizer_EU:EU\|reg:burstlen\"" {  } { { "hdl/synchronizer_EU.vhd" "burstlen" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_11bit_updown synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter " "Elaborating entity \"counter_11bit_updown\" for hierarchy \"synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\"" {  } { { "hdl/synchronizer_EU.vhd" "burstlen_counter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "LPM_COUNTER_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700755986383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700755986383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700755986383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700755986383 ""}  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700755986383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7lh " "Found entity 1: cntr_7lh" {  } { { "db/cntr_7lh.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cntr_7lh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700755986426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755986426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7lh synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\|cntr_7lh:auto_generated " "Elaborating entity \"cntr_7lh\" for hierarchy \"synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\|cntr_7lh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_Nbit synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp " "Elaborating entity \"comparator_Nbit\" for hierarchy \"synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp\"" {  } { { "hdl/synchronizer_EU.vhd" "burstlen_cmp" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop synchronizer_EU:EU\|d_flipflop:valid_pipe " "Elaborating entity \"d_flipflop\" for hierarchy \"synchronizer_EU:EU\|d_flipflop:valid_pipe\"" {  } { { "hdl/synchronizer_EU.vhd" "valid_pipe" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_CU synchronizer_CU:CU " "Elaborating entity \"synchronizer_CU\" for hierarchy \"synchronizer_CU:CU\"" {  } { { "hdl/synchronizer.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755986442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700755987191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700755987770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700755987770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700755987874 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700755987874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700755987874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700755987874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700755987884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 17:13:07 2023 " "Processing ended: Thu Nov 23 17:13:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700755987884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700755987884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700755987884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700755987884 ""}
