{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618285952637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618285952641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 23:52:32 2021 " "Processing started: Mon Apr 12 23:52:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618285952641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285952641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285952641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618285952897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618285952897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file instructions_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions " "Found entity 1: instructions" {  } { { "instructions_bb.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618285958733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618285958735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START tiny_risc_v.v(4) " "Verilog HDL Declaration information at tiny_risc_v.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618285958736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE tiny_risc_v.v(5) " "Verilog HDL Declaration information at tiny_risc_v.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618285958736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file tiny_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_risc_v " "Found entity 1: tiny_risc_v" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618285958736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958736 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instructions.v " "Can't analyze file -- file instructions.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1618285958739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618285958740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618285958742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618285958743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618285958744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode tiny_risc_v.v(57) " "Verilog HDL Implicit Net warning at tiny_risc_v.v(57): created implicit net for \"opcode\"" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618285958744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tiny_risc_v " "Elaborating entity \"tiny_risc_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618285958770 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tiny_risc_v.v(84) " "Verilog HDL Case Statement warning at tiny_risc_v.v(84): incomplete case statement has no default case item" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 84 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1618285958771 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS tiny_risc_v.v(84) " "Verilog HDL Always Construct warning at tiny_risc_v.v(84): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958772 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tiny_risc_v.v(148) " "Verilog HDL assignment warning at tiny_risc_v.v(148): truncated value with size 32 to match size of target (1)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618285958772 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tiny_risc_v.v(152) " "Verilog HDL Case Statement warning at tiny_risc_v.v(152): case item expression never matches the case expression" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 152 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1618285958772 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tiny_risc_v.v(202) " "Verilog HDL Case Statement warning at tiny_risc_v.v(202): case item expression never matches the case expression" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 202 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1618285958772 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] tiny_risc_v.v(84) " "Inferred latch for \"NS\[0\]\" at tiny_risc_v.v(84)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958772 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] tiny_risc_v.v(84) " "Inferred latch for \"NS\[1\]\" at tiny_risc_v.v(84)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958772 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] tiny_risc_v.v(84) " "Inferred latch for \"NS\[2\]\" at tiny_risc_v.v(84)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958772 "|tiny_risc_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions instructions:instruction_from_memory " "Elaborating entity \"instructions\" for hierarchy \"instructions:instruction_from_memory\"" {  } { { "tiny_risc_v.v" "instruction_from_memory" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618285958772 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q instructions_bb.v(46) " "Output port \"q\" at instructions_bb.v(46) has no driver" {  } { { "instructions_bb.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions_bb.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618285958773 "|tiny_risc_v|instructions:instruction_from_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser instruction_parser:iparse " "Elaborating entity \"instruction_parser\" for hierarchy \"instruction_parser:iparse\"" {  } { { "tiny_risc_v.v" "iparse" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618285958773 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct7 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"funct7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "de instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"de\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i7 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"i7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i5 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"i5\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i12 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"i12\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[0\] instruction_parser.v(46) " "Inferred latch for \"de\[0\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[1\] instruction_parser.v(46) " "Inferred latch for \"de\[1\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958774 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[2\] instruction_parser.v(46) " "Inferred latch for \"de\[2\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[3\] instruction_parser.v(46) " "Inferred latch for \"de\[3\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[4\] instruction_parser.v(46) " "Inferred latch for \"de\[4\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] instruction_parser.v(46) " "Inferred latch for \"address\[0\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] instruction_parser.v(46) " "Inferred latch for \"address\[1\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] instruction_parser.v(46) " "Inferred latch for \"address\[2\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] instruction_parser.v(46) " "Inferred latch for \"address\[3\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] instruction_parser.v(46) " "Inferred latch for \"address\[4\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] instruction_parser.v(46) " "Inferred latch for \"address\[5\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] instruction_parser.v(46) " "Inferred latch for \"address\[6\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] instruction_parser.v(46) " "Inferred latch for \"address\[7\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] instruction_parser.v(46) " "Inferred latch for \"address\[8\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] instruction_parser.v(46) " "Inferred latch for \"address\[9\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] instruction_parser.v(46) " "Inferred latch for \"address\[10\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] instruction_parser.v(46) " "Inferred latch for \"address\[11\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] instruction_parser.v(46) " "Inferred latch for \"address\[12\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] instruction_parser.v(46) " "Inferred latch for \"address\[13\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] instruction_parser.v(46) " "Inferred latch for \"address\[14\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] instruction_parser.v(46) " "Inferred latch for \"address\[15\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] instruction_parser.v(46) " "Inferred latch for \"address\[16\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] instruction_parser.v(46) " "Inferred latch for \"address\[17\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] instruction_parser.v(46) " "Inferred latch for \"address\[18\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] instruction_parser.v(46) " "Inferred latch for \"address\[19\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[0\] instruction_parser.v(39) " "Inferred latch for \"i5\[0\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[1\] instruction_parser.v(39) " "Inferred latch for \"i5\[1\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[2\] instruction_parser.v(39) " "Inferred latch for \"i5\[2\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[3\] instruction_parser.v(39) " "Inferred latch for \"i5\[3\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[4\] instruction_parser.v(39) " "Inferred latch for \"i5\[4\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[0\] instruction_parser.v(39) " "Inferred latch for \"s1\[0\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[1\] instruction_parser.v(39) " "Inferred latch for \"s1\[1\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[2\] instruction_parser.v(39) " "Inferred latch for \"s1\[2\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[3\] instruction_parser.v(39) " "Inferred latch for \"s1\[3\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[4\] instruction_parser.v(39) " "Inferred latch for \"s1\[4\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[0\] instruction_parser.v(39) " "Inferred latch for \"s2\[0\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[1\] instruction_parser.v(39) " "Inferred latch for \"s2\[1\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958775 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[2\] instruction_parser.v(39) " "Inferred latch for \"s2\[2\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[3\] instruction_parser.v(39) " "Inferred latch for \"s2\[3\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[4\] instruction_parser.v(39) " "Inferred latch for \"s2\[4\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[0\] instruction_parser.v(39) " "Inferred latch for \"i7\[0\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[1\] instruction_parser.v(39) " "Inferred latch for \"i7\[1\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[2\] instruction_parser.v(39) " "Inferred latch for \"i7\[2\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[3\] instruction_parser.v(39) " "Inferred latch for \"i7\[3\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[4\] instruction_parser.v(39) " "Inferred latch for \"i7\[4\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[5\] instruction_parser.v(39) " "Inferred latch for \"i7\[5\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[6\] instruction_parser.v(39) " "Inferred latch for \"i7\[6\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[0\] instruction_parser.v(33) " "Inferred latch for \"i12\[0\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[1\] instruction_parser.v(33) " "Inferred latch for \"i12\[1\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[2\] instruction_parser.v(33) " "Inferred latch for \"i12\[2\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[3\] instruction_parser.v(33) " "Inferred latch for \"i12\[3\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[4\] instruction_parser.v(33) " "Inferred latch for \"i12\[4\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[5\] instruction_parser.v(33) " "Inferred latch for \"i12\[5\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[6\] instruction_parser.v(33) " "Inferred latch for \"i12\[6\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[7\] instruction_parser.v(33) " "Inferred latch for \"i12\[7\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[8\] instruction_parser.v(33) " "Inferred latch for \"i12\[8\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[9\] instruction_parser.v(33) " "Inferred latch for \"i12\[9\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[10\] instruction_parser.v(33) " "Inferred latch for \"i12\[10\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[11\] instruction_parser.v(33) " "Inferred latch for \"i12\[11\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] instruction_parser.v(19) " "Inferred latch for \"funct7\[0\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] instruction_parser.v(19) " "Inferred latch for \"funct7\[1\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] instruction_parser.v(19) " "Inferred latch for \"funct7\[2\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] instruction_parser.v(19) " "Inferred latch for \"funct7\[3\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] instruction_parser.v(19) " "Inferred latch for \"funct7\[4\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] instruction_parser.v(19) " "Inferred latch for \"funct7\[5\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] instruction_parser.v(19) " "Inferred latch for \"funct7\[6\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958776 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"alu:my_alu\"" {  } { { "tiny_risc_v.v" "my_alu" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618285958777 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(47) " "Verilog HDL Case Statement warning at alu.v(47): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1618285958778 "|tiny_risc_v|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AUIPCim alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"AUIPCim\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958778 "|tiny_risc_v|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618285958778 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(36) " "Inferred latch for \"result\[0\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958778 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(36) " "Inferred latch for \"result\[1\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958778 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(36) " "Inferred latch for \"result\[2\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958778 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(36) " "Inferred latch for \"result\[3\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958778 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(36) " "Inferred latch for \"result\[4\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958778 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(36) " "Inferred latch for \"result\[5\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(36) " "Inferred latch for \"result\[6\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(36) " "Inferred latch for \"result\[7\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(36) " "Inferred latch for \"result\[8\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(36) " "Inferred latch for \"result\[9\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(36) " "Inferred latch for \"result\[10\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(36) " "Inferred latch for \"result\[11\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(36) " "Inferred latch for \"result\[12\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(36) " "Inferred latch for \"result\[13\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(36) " "Inferred latch for \"result\[14\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(36) " "Inferred latch for \"result\[15\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(36) " "Inferred latch for \"result\[16\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(36) " "Inferred latch for \"result\[17\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(36) " "Inferred latch for \"result\[18\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(36) " "Inferred latch for \"result\[19\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(36) " "Inferred latch for \"result\[20\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(36) " "Inferred latch for \"result\[21\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(36) " "Inferred latch for \"result\[22\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(36) " "Inferred latch for \"result\[23\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(36) " "Inferred latch for \"result\[24\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(36) " "Inferred latch for \"result\[25\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(36) " "Inferred latch for \"result\[26\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(36) " "Inferred latch for \"result\[27\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(36) " "Inferred latch for \"result\[28\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(36) " "Inferred latch for \"result\[29\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(36) " "Inferred latch for \"result\[30\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(36) " "Inferred latch for \"result\[31\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285958779 "|tiny_risc_v|alu:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register " "Elaborating entity \"register_file\" for hierarchy \"register_file:register\"" {  } { { "tiny_risc_v.v" "register" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618285958780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 32 register_file.v(41) " "Verilog HDL assignment warning at register_file.v(41): truncated value with size 39 to match size of target (32)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618285958781 "|tiny_risc_v|register_file:register"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 32 register_file.v(76) " "Verilog HDL assignment warning at register_file.v(76): truncated value with size 39 to match size of target (32)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618285958782 "|tiny_risc_v|register_file:register"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 register_file.v(119) " "Verilog HDL assignment warning at register_file.v(119): truncated value with size 32 to match size of target (26)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618285958783 "|tiny_risc_v|register_file:register"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618285959328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[0\] GND " "Pin \"rr1\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[1\] GND " "Pin \"rr1\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[2\] GND " "Pin \"rr1\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[3\] GND " "Pin \"rr1\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[4\] GND " "Pin \"rr1\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[0\] GND " "Pin \"rr2\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[1\] GND " "Pin \"rr2\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[2\] GND " "Pin \"rr2\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[3\] GND " "Pin \"rr2\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[4\] GND " "Pin \"rr2\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rr2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[0\] GND " "Pin \"wr\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[1\] GND " "Pin \"wr\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[2\] GND " "Pin \"wr\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[3\] GND " "Pin \"wr\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[4\] GND " "Pin \"wr\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[0\] GND " "Pin \"rd1\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[1\] GND " "Pin \"rd1\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[2\] GND " "Pin \"rd1\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[3\] GND " "Pin \"rd1\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[4\] GND " "Pin \"rd1\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[5\] GND " "Pin \"rd1\[5\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[6\] GND " "Pin \"rd1\[6\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[7\] GND " "Pin \"rd1\[7\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[8\] GND " "Pin \"rd1\[8\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[9\] GND " "Pin \"rd1\[9\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[10\] GND " "Pin \"rd1\[10\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[11\] GND " "Pin \"rd1\[11\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[12\] GND " "Pin \"rd1\[12\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[13\] GND " "Pin \"rd1\[13\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[14\] GND " "Pin \"rd1\[14\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[15\] GND " "Pin \"rd1\[15\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[16\] GND " "Pin \"rd1\[16\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[17\] GND " "Pin \"rd1\[17\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[18\] GND " "Pin \"rd1\[18\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[19\] GND " "Pin \"rd1\[19\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[20\] GND " "Pin \"rd1\[20\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[21\] GND " "Pin \"rd1\[21\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[22\] GND " "Pin \"rd1\[22\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[23\] GND " "Pin \"rd1\[23\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[24\] GND " "Pin \"rd1\[24\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[25\] GND " "Pin \"rd1\[25\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[26\] GND " "Pin \"rd1\[26\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[27\] GND " "Pin \"rd1\[27\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[28\] GND " "Pin \"rd1\[28\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[29\] GND " "Pin \"rd1\[29\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[30\] GND " "Pin \"rd1\[30\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[31\] GND " "Pin \"rd1\[31\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[0\] GND " "Pin \"rd2\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[1\] GND " "Pin \"rd2\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[2\] GND " "Pin \"rd2\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[3\] GND " "Pin \"rd2\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[4\] GND " "Pin \"rd2\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[5\] GND " "Pin \"rd2\[5\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[6\] GND " "Pin \"rd2\[6\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[7\] GND " "Pin \"rd2\[7\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[8\] GND " "Pin \"rd2\[8\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[9\] GND " "Pin \"rd2\[9\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[10\] GND " "Pin \"rd2\[10\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[11\] GND " "Pin \"rd2\[11\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[12\] GND " "Pin \"rd2\[12\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[13\] GND " "Pin \"rd2\[13\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[14\] GND " "Pin \"rd2\[14\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[15\] GND " "Pin \"rd2\[15\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[16\] GND " "Pin \"rd2\[16\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[17\] GND " "Pin \"rd2\[17\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[18\] GND " "Pin \"rd2\[18\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[19\] GND " "Pin \"rd2\[19\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[20\] GND " "Pin \"rd2\[20\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[21\] GND " "Pin \"rd2\[21\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[22\] GND " "Pin \"rd2\[22\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[23\] GND " "Pin \"rd2\[23\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[24\] GND " "Pin \"rd2\[24\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[25\] GND " "Pin \"rd2\[25\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[26\] GND " "Pin \"rd2\[26\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[27\] GND " "Pin \"rd2\[27\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[28\] GND " "Pin \"rd2\[28\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[29\] GND " "Pin \"rd2\[29\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[30\] GND " "Pin \"rd2\[30\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[31\] GND " "Pin \"rd2\[31\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|rd2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[0\] GND " "Pin \"wd\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[1\] GND " "Pin \"wd\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[2\] GND " "Pin \"wd\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[3\] GND " "Pin \"wd\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[4\] GND " "Pin \"wd\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[5\] GND " "Pin \"wd\[5\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[6\] GND " "Pin \"wd\[6\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[7\] GND " "Pin \"wd\[7\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[8\] GND " "Pin \"wd\[8\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[9\] GND " "Pin \"wd\[9\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[10\] GND " "Pin \"wd\[10\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[11\] GND " "Pin \"wd\[11\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[12\] GND " "Pin \"wd\[12\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[13\] GND " "Pin \"wd\[13\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[14\] GND " "Pin \"wd\[14\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[15\] GND " "Pin \"wd\[15\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[16\] GND " "Pin \"wd\[16\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[17\] GND " "Pin \"wd\[17\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[18\] GND " "Pin \"wd\[18\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[19\] GND " "Pin \"wd\[19\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[20\] GND " "Pin \"wd\[20\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[21\] GND " "Pin \"wd\[21\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[22\] GND " "Pin \"wd\[22\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[23\] GND " "Pin \"wd\[23\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[24\] GND " "Pin \"wd\[24\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[25\] GND " "Pin \"wd\[25\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[26\] GND " "Pin \"wd\[26\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[27\] GND " "Pin \"wd\[27\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[28\] GND " "Pin \"wd\[28\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[29\] GND " "Pin \"wd\[29\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[30\] GND " "Pin \"wd\[30\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[31\] GND " "Pin \"wd\[31\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618285959345 "|tiny_risc_v|wd[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618285959345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618285959418 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "985 " "985 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618285959691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg " "Generated suppressed messages file C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285959730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618285959808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618285959808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618285959850 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618285959850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618285959850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618285959850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618285959865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 23:52:39 2021 " "Processing ended: Mon Apr 12 23:52:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618285959865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618285959865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618285959865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618285959865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1618285960942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618285960946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 23:52:40 2021 " "Processing started: Mon Apr 12 23:52:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618285960946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618285960946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618285960947 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618285961040 ""}
{ "Info" "0" "" "Project  = tiny_risc_v" {  } {  } 0 0 "Project  = tiny_risc_v" 0 0 "Fitter" 0 0 1618285961040 ""}
{ "Info" "0" "" "Revision = tiny_risc_v" {  } {  } 0 0 "Revision = tiny_risc_v" 0 0 "Fitter" 0 0 1618285961040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1618285961097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1618285961097 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tiny_risc_v EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tiny_risc_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618285961102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618285961154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618285961154 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618285961429 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618285961433 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618285961519 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618285961519 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618285961521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618285961521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618285961521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618285961521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618285961521 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618285961521 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618285961523 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "121 121 " "No exact pin location assignment(s) for 121 pins of 121 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1618285962252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1618285962480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tiny_risc_v.sdc " "Synopsys Design Constraints File file not found: 'tiny_risc_v.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618285962480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618285962481 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618285962482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618285962483 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618285962483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618285962513 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618285962513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S\[2\]~reg0  " "Automatically promoted node S\[2\]~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618285962513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "done~0 " "Destination node done~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618285962513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "double~0 " "Destination node double~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618285962513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC\[0\]~14 " "Destination node PC\[0\]~14" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618285962513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S\[2\]~output " "Destination node S\[2\]~output" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618285962513 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618285962513 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618285962513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618285962513 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618285962513 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618285962744 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618285962744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618285962744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618285962745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618285962745 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618285962746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618285962746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618285962746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618285962746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1618285962747 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618285962747 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "119 unused 2.5V 1 118 0 " "Number of I/O pins in group: 119 (unused VREF, 2.5V VCCIO, 1 input, 118 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1618285962750 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1618285962750 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618285962750 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618285962751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618285962751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618285962751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618285962751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618285962751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618285962751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618285962751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618285962751 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1618285962751 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618285962751 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618285962870 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1618285962873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618285964412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618285964501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618285964533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618285975747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618285975747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618285976014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1618285978408 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618285978408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1618285978919 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618285978919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618285978921 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618285979023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618285979036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618285979251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618285979251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618285979444 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618285979800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.fit.smsg " "Generated suppressed messages file C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618285980199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6316 " "Peak virtual memory: 6316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618285980417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 23:53:00 2021 " "Processing ended: Mon Apr 12 23:53:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618285980417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618285980417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618285980417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618285980417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618285981340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618285981344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 23:53:01 2021 " "Processing started: Mon Apr 12 23:53:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618285981344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618285981344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618285981344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1618285981587 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618285983602 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618285983678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618285983918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 23:53:03 2021 " "Processing ended: Mon Apr 12 23:53:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618285983918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618285983918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618285983918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618285983918 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618285984504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618285984952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618285984955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 23:53:04 2021 " "Processing started: Mon Apr 12 23:53:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618285984955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1618285984955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tiny_risc_v -c tiny_risc_v " "Command: quartus_sta tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1618285984955 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1618285985046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1618285985158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1618285985158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985224 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1618285985564 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tiny_risc_v.sdc " "Synopsys Design Constraints File file not found: 'tiny_risc_v.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1618285985579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985579 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618285985580 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S\[2\]~reg0 S\[2\]~reg0 " "create_clock -period 1.000 -name S\[2\]~reg0 S\[2\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618285985580 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618285985580 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1618285985580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618285985581 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1618285985581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1618285985589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618285985599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618285985599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.276 " "Worst-case setup slack is -2.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.276              -6.466 S\[2\]~reg0  " "   -2.276              -6.466 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164             -19.245 clk  " "   -2.164             -19.245 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.602 " "Worst-case hold slack is 0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 clk  " "    0.602               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 S\[2\]~reg0  " "    1.088               0.000 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618285985610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618285985612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.705 clk  " "   -3.000             -19.705 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 S\[2\]~reg0  " "    0.476               0.000 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985613 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618285985640 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1618285985657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1618285985886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618285985907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618285985912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618285985912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.010 " "Worst-case setup slack is -2.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010              -5.741 S\[2\]~reg0  " "   -2.010              -5.741 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918             -16.625 clk  " "   -1.918             -16.625 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.531 " "Worst-case hold slack is 0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 clk  " "    0.531               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 S\[2\]~reg0  " "    1.027               0.000 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618285985935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618285985938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.705 clk  " "   -3.000             -19.705 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 S\[2\]~reg0  " "    0.477               0.000 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285985944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285985944 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618285985997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618285986055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618285986055 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618285986055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.649 " "Worst-case setup slack is -0.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649              -1.760 S\[2\]~reg0  " "   -0.649              -1.760 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610              -4.076 clk  " "   -0.610              -4.076 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285986058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 S\[2\]~reg0  " "    0.538               0.000 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285986063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618285986071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618285986074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.806 clk  " "   -3.000             -16.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 S\[2\]~reg0  " "    0.425               0.000 S\[2\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618285986080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618285986080 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618285986497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618285986497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618285986561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 23:53:06 2021 " "Processing ended: Mon Apr 12 23:53:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618285986561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618285986561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618285986561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618285986561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1618285987507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618285987511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 23:53:07 2021 " "Processing started: Mon Apr 12 23:53:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618285987511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1618285987511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1618285987511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1618285987851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tiny_risc_v.vo C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/simulation/modelsim/ simulation " "Generated file tiny_risc_v.vo in folder \"C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1618285987903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618285987934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 23:53:07 2021 " "Processing ended: Mon Apr 12 23:53:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618285987934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618285987934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618285987934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1618285987934 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1618285988546 ""}
