{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd " "Source file: C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1457984951750 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1457984951750 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd " "Source file: C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1457984951775 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1457984951775 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd " "Source file: C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1457984951800 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1457984951800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457984953226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457984953226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 16:49:13 2016 " "Processing started: Mon Mar 14 16:49:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457984953226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457984953226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457984953226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1457984953558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cachecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheController-behav " "Found design unit 1: CacheController-behav" {  } { { "cacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954039 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheController " "Found entity 1: CacheController" {  } { { "cacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smallmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smallmux-behv " "Found design unit 1: smallmux-behv" {  } { { "smallmux.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/smallmux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954041 ""} { "Info" "ISGN_ENTITY_NAME" "1 smallmux " "Found entity 1: smallmux" {  } { { "smallmux.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/smallmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecomparch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplecomparch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCompArch-rtl " "Found design unit 1: SimpleCompArch-rtl" {  } { { "SimpleCompArch.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954043 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCompArch " "Found entity 1: SimpleCompArch" {  } { { "SimpleCompArch.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behv " "Found design unit 1: reg_file-behv" {  } { { "reg_file.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/reg_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954045 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/reg_file.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behv " "Found design unit 1: PC-behv" {  } { { "PC.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/PC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954047 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/PC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obuf-behv " "Found design unit 1: obuf-behv" {  } { { "obuf.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/obuf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954050 ""} { "Info" "ISGN_ENTITY_NAME" "1 obuf " "Found entity 1: obuf" {  } { { "obuf.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/obuf.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mp_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP_lib " "Found design unit 1: MP_lib" {  } { { "MP_lib.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MP_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954053 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MP_lib-body " "Found design unit 2: MP_lib-body" {  } { { "MP_lib.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MP_lib.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954055 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behv " "Found design unit 1: IR-behv" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954057 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954060 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-struct " "Found design unit 1: ctrl_unit-struct" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954062 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structure " "Found design unit 1: CPU-structure" {  } { { "CPU.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954065 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954067 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigmux-behv " "Found design unit 1: bigmux-behv" {  } { { "bigmux.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/bigmux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954070 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigmux " "Found entity 1: bigmux" {  } { { "bigmux.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/bigmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behv " "Found design unit 1: alu-behv" {  } { { "alu.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954072 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behav " "Found design unit 1: Cache-behav" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file linememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LineMemory-behav " "Found design unit 1: LineMemory-behav" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954078 ""} { "Info" "ISGN_ENTITY_NAME" "1 LineMemory " "Found entity 1: LineMemory" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-behav " "Found design unit 1: DataMemory-behav" {  } { { "dataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/dataMemory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954081 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/dataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainmemory2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory2-SYN " "Found design unit 1: mainmemory2-SYN" {  } { { "MainMemory2.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954084 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory2 " "Found entity 1: MainMemory2" {  } { { "MainMemory2.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457984954084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457984954084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LineMemory " "Elaborating entity \"LineMemory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457984954188 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory lineMemory.vhd(34) " "VHDL Process Statement warning at lineMemory.vhd(34): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1457984954190 "|LineMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_check lineMemory.vhd(34) " "VHDL Process Statement warning at lineMemory.vhd(34): signal \"line_check\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1457984954190 "|LineMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tagFound lineMemory.vhd(41) " "VHDL Process Statement warning at lineMemory.vhd(41): signal \"tagFound\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1457984954190 "|LineMemory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tagFound lineMemory.vhd(28) " "VHDL Process Statement warning at lineMemory.vhd(28): inferring latch(es) for signal or variable \"tagFound\", which holds its previous value in one or more paths through the process" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1457984954190 "|LineMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset lineMemory.vhd(53) " "VHDL Process Statement warning at lineMemory.vhd(53): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1457984954191 "|LineMemory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory lineMemory.vhd(44) " "VHDL Process Statement warning at lineMemory.vhd(44): inferring latch(es) for signal or variable \"memory\", which holds its previous value in one or more paths through the process" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1457984954191 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] lineMemory.vhd(44) " "Inferred latch for \"memory\[7\]\[0\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] lineMemory.vhd(44) " "Inferred latch for \"memory\[7\]\[1\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] lineMemory.vhd(44) " "Inferred latch for \"memory\[7\]\[2\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] lineMemory.vhd(44) " "Inferred latch for \"memory\[7\]\[3\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] lineMemory.vhd(44) " "Inferred latch for \"memory\[7\]\[4\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] lineMemory.vhd(44) " "Inferred latch for \"memory\[7\]\[5\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] lineMemory.vhd(44) " "Inferred latch for \"memory\[7\]\[6\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] lineMemory.vhd(44) " "Inferred latch for \"memory\[6\]\[0\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] lineMemory.vhd(44) " "Inferred latch for \"memory\[6\]\[1\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954193 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] lineMemory.vhd(44) " "Inferred latch for \"memory\[6\]\[2\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] lineMemory.vhd(44) " "Inferred latch for \"memory\[6\]\[3\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] lineMemory.vhd(44) " "Inferred latch for \"memory\[6\]\[4\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] lineMemory.vhd(44) " "Inferred latch for \"memory\[6\]\[5\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] lineMemory.vhd(44) " "Inferred latch for \"memory\[6\]\[6\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] lineMemory.vhd(44) " "Inferred latch for \"memory\[5\]\[0\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] lineMemory.vhd(44) " "Inferred latch for \"memory\[5\]\[1\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] lineMemory.vhd(44) " "Inferred latch for \"memory\[5\]\[2\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] lineMemory.vhd(44) " "Inferred latch for \"memory\[5\]\[3\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] lineMemory.vhd(44) " "Inferred latch for \"memory\[5\]\[4\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] lineMemory.vhd(44) " "Inferred latch for \"memory\[5\]\[5\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] lineMemory.vhd(44) " "Inferred latch for \"memory\[5\]\[6\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] lineMemory.vhd(44) " "Inferred latch for \"memory\[4\]\[0\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954194 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] lineMemory.vhd(44) " "Inferred latch for \"memory\[4\]\[1\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] lineMemory.vhd(44) " "Inferred latch for \"memory\[4\]\[2\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] lineMemory.vhd(44) " "Inferred latch for \"memory\[4\]\[3\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] lineMemory.vhd(44) " "Inferred latch for \"memory\[4\]\[4\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] lineMemory.vhd(44) " "Inferred latch for \"memory\[4\]\[5\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] lineMemory.vhd(44) " "Inferred latch for \"memory\[4\]\[6\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] lineMemory.vhd(44) " "Inferred latch for \"memory\[3\]\[0\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] lineMemory.vhd(44) " "Inferred latch for \"memory\[3\]\[1\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] lineMemory.vhd(44) " "Inferred latch for \"memory\[3\]\[2\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] lineMemory.vhd(44) " "Inferred latch for \"memory\[3\]\[3\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] lineMemory.vhd(44) " "Inferred latch for \"memory\[3\]\[4\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] lineMemory.vhd(44) " "Inferred latch for \"memory\[3\]\[5\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] lineMemory.vhd(44) " "Inferred latch for \"memory\[3\]\[6\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954195 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] lineMemory.vhd(44) " "Inferred latch for \"memory\[2\]\[0\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] lineMemory.vhd(44) " "Inferred latch for \"memory\[2\]\[1\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] lineMemory.vhd(44) " "Inferred latch for \"memory\[2\]\[2\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] lineMemory.vhd(44) " "Inferred latch for \"memory\[2\]\[3\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] lineMemory.vhd(44) " "Inferred latch for \"memory\[2\]\[4\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] lineMemory.vhd(44) " "Inferred latch for \"memory\[2\]\[5\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] lineMemory.vhd(44) " "Inferred latch for \"memory\[2\]\[6\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] lineMemory.vhd(44) " "Inferred latch for \"memory\[1\]\[0\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] lineMemory.vhd(44) " "Inferred latch for \"memory\[1\]\[1\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] lineMemory.vhd(44) " "Inferred latch for \"memory\[1\]\[2\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] lineMemory.vhd(44) " "Inferred latch for \"memory\[1\]\[3\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] lineMemory.vhd(44) " "Inferred latch for \"memory\[1\]\[4\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] lineMemory.vhd(44) " "Inferred latch for \"memory\[1\]\[5\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] lineMemory.vhd(44) " "Inferred latch for \"memory\[1\]\[6\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954196 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] lineMemory.vhd(44) " "Inferred latch for \"memory\[0\]\[0\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954197 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] lineMemory.vhd(44) " "Inferred latch for \"memory\[0\]\[1\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954197 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] lineMemory.vhd(44) " "Inferred latch for \"memory\[0\]\[2\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954197 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] lineMemory.vhd(44) " "Inferred latch for \"memory\[0\]\[3\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954197 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] lineMemory.vhd(44) " "Inferred latch for \"memory\[0\]\[4\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954197 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] lineMemory.vhd(44) " "Inferred latch for \"memory\[0\]\[5\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954197 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] lineMemory.vhd(44) " "Inferred latch for \"memory\[0\]\[6\]\" at lineMemory.vhd(44)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954197 "|LineMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagFound lineMemory.vhd(28) " "Inferred latch for \"tagFound\" at lineMemory.vhd(28)" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457984954197 "|LineMemory"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[2\]\[0\] " "Latch memory\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[2\]\[1\] " "Latch memory\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[2\]\[2\] " "Latch memory\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[2\]\[3\] " "Latch memory\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[2\]\[4\] " "Latch memory\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[2\]\[5\] " "Latch memory\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[2\]\[6\] " "Latch memory\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[3\]\[0\] " "Latch memory\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[3\]\[1\] " "Latch memory\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[3\]\[2\] " "Latch memory\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[3\]\[3\] " "Latch memory\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954698 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[3\]\[4\] " "Latch memory\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[3\]\[5\] " "Latch memory\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[3\]\[6\] " "Latch memory\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[4\]\[0\] " "Latch memory\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[4\]\[1\] " "Latch memory\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[4\]\[2\] " "Latch memory\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[4\]\[3\] " "Latch memory\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[4\]\[4\] " "Latch memory\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[4\]\[5\] " "Latch memory\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[4\]\[6\] " "Latch memory\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[5\]\[0\] " "Latch memory\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[5\]\[1\] " "Latch memory\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954699 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[5\]\[2\] " "Latch memory\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[5\]\[3\] " "Latch memory\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[5\]\[4\] " "Latch memory\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[5\]\[5\] " "Latch memory\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[5\]\[6\] " "Latch memory\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[6\]\[0\] " "Latch memory\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[6\]\[1\] " "Latch memory\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[6\]\[2\] " "Latch memory\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[6\]\[3\] " "Latch memory\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[6\]\[4\] " "Latch memory\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[6\]\[5\] " "Latch memory\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[6\]\[6\] " "Latch memory\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954700 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[7\]\[0\] " "Latch memory\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[7\]\[1\] " "Latch memory\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[7\]\[2\] " "Latch memory\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[7\]\[3\] " "Latch memory\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[7\]\[4\] " "Latch memory\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[7\]\[5\] " "Latch memory\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[7\]\[6\] " "Latch memory\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[0\]\[0\] " "Latch memory\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[0\]\[1\] " "Latch memory\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[0\]\[2\] " "Latch memory\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[0\]\[3\] " "Latch memory\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[0\]\[4\] " "Latch memory\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954701 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[0\]\[5\] " "Latch memory\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[0\]\[6\] " "Latch memory\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[1\]\[0\] " "Latch memory\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[1\]\[1\] " "Latch memory\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[1\]\[2\] " "Latch memory\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[1\]\[3\] " "Latch memory\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[1\]\[4\] " "Latch memory\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[1\]\[5\] " "Latch memory\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory\[1\]\[6\] " "Latch memory\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeTag " "Ports D and ENA on the latch are fed by the same signal writeTag" {  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1457984954702 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1457984954702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1457984954806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457984955525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457984955525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457984955588 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457984955588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457984955588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457984955588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457984955612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 16:49:15 2016 " "Processing ended: Mon Mar 14 16:49:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457984955612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457984955612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457984955612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457984955612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457984957816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457984957817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 16:49:17 2016 " "Processing started: Mon Mar 14 16:49:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457984957817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1457984957817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1457984957817 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1457984957915 ""}
{ "Info" "0" "" "Project  = SimpleCompArch_QII_14" {  } {  } 0 0 "Project  = SimpleCompArch_QII_14" 0 0 "Fitter" 0 0 1457984957916 ""}
{ "Info" "0" "" "Revision = SimpleCompArch_QII_14" {  } {  } 0 0 "Revision = SimpleCompArch_QII_14" 0 0 "Fitter" 0 0 1457984957916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1457984957979 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimpleCompArch_QII_14 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SimpleCompArch_QII_14\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1457984958023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457984958074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457984958074 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1457984958685 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-Driven Compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-Driven Compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1457984958775 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457984958793 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1457984958793 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457984958795 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 170 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457984958795 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 172 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457984958795 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 174 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457984958795 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 176 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457984958795 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1457984958795 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1457984958796 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1457984959714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory\[0\]\[0\]~35  " "Automatically promoted node memory\[0\]\[0\]~35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457984959724 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory[0][0]~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 145 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457984959724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory\[1\]\[0\]~38  " "Automatically promoted node memory\[1\]\[0\]~38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457984959724 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory[1][0]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 148 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457984959724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory\[2\]\[0\]~23  " "Automatically promoted node memory\[2\]\[0\]~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457984959725 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory[2][0]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 133 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457984959725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory\[3\]\[0\]~36  " "Automatically promoted node memory\[3\]\[0\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457984959725 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory[3][0]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 146 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457984959725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory\[4\]\[0\]~40  " "Automatically promoted node memory\[4\]\[0\]~40 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457984959725 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory[4][0]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 150 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457984959725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory\[5\]\[1\]~39  " "Automatically promoted node memory\[5\]\[1\]~39 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457984959725 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory[5][1]~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 149 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457984959725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory\[6\]\[6\]~31  " "Automatically promoted node memory\[6\]\[6\]~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457984959726 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory[6][6]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 141 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457984959726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory\[7\]\[6\]~37  " "Automatically promoted node memory\[7\]\[6\]~37 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457984959726 ""}  } { { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 44 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory[7][6]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 147 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457984959726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1457984959866 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457984959866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457984959866 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457984959867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457984959867 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1457984959868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1457984959868 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1457984959868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1457984959868 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1457984959868 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1457984959868 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 12 1 0 " "Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 12 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1457984959870 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1457984959870 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1457984959870 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457984959872 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457984959872 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457984959872 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457984959872 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457984959872 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457984959872 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457984959872 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457984959872 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1457984959872 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1457984959872 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457984959891 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1457984959894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1457984962296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457984962396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1457984962508 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1457984963687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457984963687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1457984963701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1457984967085 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1457984967085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457984967283 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1457984967293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457984967303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457984967631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457984967681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457984968003 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "57 " "TimeQuest Timing Analyzer is analyzing 57 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1457984968006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimpleCompArch_QII_14.sdc " "Synopsys Design Constraints File file not found: 'SimpleCompArch_QII_14.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1457984968007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1457984968007 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[1\]\[0\]~38  from: datad  to: combout " "Cell: memory\[1\]\[0\]~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[3\]\[0\]~36  from: datad  to: combout " "Cell: memory\[3\]\[0\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[4\]\[0\]~40  from: datac  to: combout " "Cell: memory\[4\]\[0\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[5\]\[1\]~39  from: datad  to: combout " "Cell: memory\[5\]\[1\]~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[7\]\[6\]~37  from: datad  to: combout " "Cell: memory\[7\]\[6\]~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968009 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1457984968009 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1457984968010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1457984968012 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1457984968012 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1457984968012 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968013 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968013 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lineIndex\[0\] " "   1.000 lineIndex\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968013 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     writeTag " "   1.000     writeTag" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457984968013 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1457984968013 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457984968089 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lineIndex\[1\] 3.3-V LVTTL G16 " "Pin lineIndex\[1\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { lineIndex[1] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 11 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lineIndex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 13 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tagIndex\[1\] 3.3-V LVTTL J16 " "Pin tagIndex\[1\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tagIndex[1] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tagIndex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 6 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tagIndex\[0\] 3.3-V LVTTL G15 " "Pin tagIndex\[0\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tagIndex[0] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tagIndex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 5 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tagIndex\[3\] 3.3-V LVTTL M23 " "Pin tagIndex\[3\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tagIndex[3] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tagIndex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 8 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tagIndex\[2\] 3.3-V LVTTL G18 " "Pin tagIndex\[2\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tagIndex[2] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tagIndex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 7 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tagIndex\[5\] 3.3-V LVTTL AA15 " "Pin tagIndex\[5\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tagIndex[5] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tagIndex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 10 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tagIndex\[4\] 3.3-V LVTTL P21 " "Pin tagIndex\[4\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tagIndex[4] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tagIndex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 9 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tagIndex\[6\] 3.3-V LVTTL F17 " "Pin tagIndex\[6\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tagIndex[6] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tagIndex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 11 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lineIndex\[0\] 3.3-V LVTTL J17 " "Pin lineIndex\[0\] uses I/O standard 3.3-V LVTTL at J17" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { lineIndex[0] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 11 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lineIndex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 12 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lineIndex\[2\] 3.3-V LVTTL G19 " "Pin lineIndex\[2\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { lineIndex[2] } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 11 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lineIndex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 14 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "writeTag 3.3-V LVTTL AH18 " "Pin writeTag uses I/O standard 3.3-V LVTTL at AH18" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { writeTag } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 12 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writeTag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 17 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL E17 " "Pin reset uses I/O standard 3.3-V LVTTL at E17" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { reset } } } { "lineMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd" 8 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/" { { 0 { 0 ""} 0 15 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457984968338 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1457984968338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/output_files/SimpleCompArch_QII_14.fit.smsg " "Generated suppressed messages file C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/output_files/SimpleCompArch_QII_14.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1457984968410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1230 " "Peak virtual memory: 1230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457984968675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 16:49:28 2016 " "Processing ended: Mon Mar 14 16:49:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457984968675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457984968675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457984968675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1457984968675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1457984970543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457984970543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 16:49:30 2016 " "Processing started: Mon Mar 14 16:49:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457984970543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1457984970543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1457984970544 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1457984973669 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1457984973770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457984974852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 16:49:34 2016 " "Processing ended: Mon Mar 14 16:49:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457984974852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457984974852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457984974852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1457984974852 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1457984975431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1457984976850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457984976851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 16:49:36 2016 " "Processing started: Mon Mar 14 16:49:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457984976851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457984976851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimpleCompArch_QII_14 -c SimpleCompArch_QII_14 " "Command: quartus_sta SimpleCompArch_QII_14 -c SimpleCompArch_QII_14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457984976851 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1457984976950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1457984977088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457984977148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457984977148 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "57 " "TimeQuest Timing Analyzer is analyzing 57 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1457984977307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimpleCompArch_QII_14.sdc " "Synopsys Design Constraints File file not found: 'SimpleCompArch_QII_14.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1457984977367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1457984977367 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lineIndex\[0\] lineIndex\[0\] " "create_clock -period 1.000 -name lineIndex\[0\] lineIndex\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name writeTag writeTag " "create_clock -period 1.000 -name writeTag writeTag" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977368 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977368 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[1\]\[0\]~38  from: datad  to: combout " "Cell: memory\[1\]\[0\]~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[3\]\[0\]~36  from: datad  to: combout " "Cell: memory\[3\]\[0\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[4\]\[0\]~40  from: datac  to: combout " "Cell: memory\[4\]\[0\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[5\]\[1\]~39  from: datad  to: combout " "Cell: memory\[5\]\[1\]~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[7\]\[6\]~37  from: datad  to: combout " "Cell: memory\[7\]\[6\]~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977369 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1457984977369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1457984977370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977371 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1457984977373 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1457984977380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457984977945 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457984977945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.633 " "Worst-case setup slack is -11.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.633             -11.633 writeTag  " "  -11.633             -11.633 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.280               0.000 lineIndex\[0\]  " "    2.280               0.000 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984977946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.601 " "Worst-case hold slack is -6.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.601            -275.443 lineIndex\[0\]  " "   -6.601            -275.443 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.223            -280.862 writeTag  " "   -6.223            -280.862 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984977951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457984977955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457984977957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.096 writeTag  " "   -3.000              -3.096 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 lineIndex\[0\]  " "   -3.000              -3.000 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984977960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984977960 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1457984978025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1457984978046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1457984978454 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[1\]\[0\]~38  from: datad  to: combout " "Cell: memory\[1\]\[0\]~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[3\]\[0\]~36  from: datad  to: combout " "Cell: memory\[3\]\[0\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[4\]\[0\]~40  from: datac  to: combout " "Cell: memory\[4\]\[0\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[5\]\[1\]~39  from: datad  to: combout " "Cell: memory\[5\]\[1\]~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[7\]\[6\]~37  from: datad  to: combout " "Cell: memory\[7\]\[6\]~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978481 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1457984978481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457984978490 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457984978490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.369 " "Worst-case setup slack is -10.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.369             -10.369 writeTag  " "  -10.369             -10.369 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.129               0.000 lineIndex\[0\]  " "    2.129               0.000 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984978493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.868 " "Worst-case hold slack is -5.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.868            -244.223 lineIndex\[0\]  " "   -5.868            -244.223 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.541            -249.946 writeTag  " "   -5.541            -249.946 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984978498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457984978501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457984978504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 lineIndex\[0\]  " "   -3.000              -3.000 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 writeTag  " "   -3.000              -3.000 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984978507 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1457984978575 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[1\]\[0\]~38  from: datad  to: combout " "Cell: memory\[1\]\[0\]~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[3\]\[0\]~36  from: datad  to: combout " "Cell: memory\[3\]\[0\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[4\]\[0\]~40  from: datac  to: combout " "Cell: memory\[4\]\[0\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[5\]\[1\]~39  from: datad  to: combout " "Cell: memory\[5\]\[1\]~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\[7\]\[6\]~37  from: datad  to: combout " "Cell: memory\[7\]\[6\]~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978688 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1457984978688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457984978692 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457984978692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.486 " "Worst-case setup slack is -6.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.486              -6.486 writeTag  " "   -6.486              -6.486 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 lineIndex\[0\]  " "    0.914               0.000 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984978696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.845 " "Worst-case hold slack is -3.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.845            -158.571 lineIndex\[0\]  " "   -3.845            -158.571 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723            -170.380 writeTag  " "   -3.723            -170.380 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984978703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457984978708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457984978712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.590 writeTag  " "   -3.000             -70.590 writeTag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.111 lineIndex\[0\]  " "   -3.000             -36.111 lineIndex\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457984978717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457984978717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457984979081 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457984979081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457984979151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 16:49:39 2016 " "Processing ended: Mon Mar 14 16:49:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457984979151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457984979151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457984979151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457984979151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457984981225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457984981225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 16:49:41 2016 " "Processing started: Mon Mar 14 16:49:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457984981225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457984981225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457984981225 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch_QII_14_7_1200mv_85c_slow.vo C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim// simulation " "Generated file SimpleCompArch_QII_14_7_1200mv_85c_slow.vo in folder \"C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457984981980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch_QII_14_7_1200mv_0c_slow.vo C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim// simulation " "Generated file SimpleCompArch_QII_14_7_1200mv_0c_slow.vo in folder \"C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457984982014 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch_QII_14_min_1200mv_0c_fast.vo C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim// simulation " "Generated file SimpleCompArch_QII_14_min_1200mv_0c_fast.vo in folder \"C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457984982047 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch_QII_14.vo C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim// simulation " "Generated file SimpleCompArch_QII_14.vo in folder \"C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457984982079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch_QII_14_7_1200mv_85c_v_slow.sdo C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim// simulation " "Generated file SimpleCompArch_QII_14_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457984982150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch_QII_14_7_1200mv_0c_v_slow.sdo C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim// simulation " "Generated file SimpleCompArch_QII_14_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457984982175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch_QII_14_min_1200mv_0c_v_fast.sdo C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim// simulation " "Generated file SimpleCompArch_QII_14_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457984982200 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch_QII_14_v.sdo C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim// simulation " "Generated file SimpleCompArch_QII_14_v.sdo in folder \"C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457984982224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457984982265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 16:49:42 2016 " "Processing ended: Mon Mar 14 16:49:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457984982265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457984982265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457984982265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457984982265 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Quartus II Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457984982867 ""}
