

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i5'
================================================================
* Date:           Sat Sep  2 22:11:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.314 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91|  0.910 us|  0.910 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i5  |       89|       89|        24|          6|          1|    12|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    183|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     572|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     572|    445|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln101_1_fu_490_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln101_2_fu_500_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln101_3_fu_510_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln101_4_fu_520_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln101_5_fu_530_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln101_6_fu_540_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln101_7_fu_550_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln101_fu_480_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln99_fu_402_p2     |         +|   0|  0|  13|           4|           1|
    |sub_ln101_fu_433_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln99_fu_396_p2    |      icmp|   0|  0|   9|           4|           4|
    |or_ln101_1_fu_460_p2   |        or|   0|  0|   8|           8|           2|
    |or_ln101_2_fu_470_p2   |        or|   0|  0|   8|           8|           2|
    |or_ln101_fu_444_p2     |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 183|         105|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i5_1    |   9|          2|    4|          8|
    |grp_fu_360_p0            |  37|          7|   32|        224|
    |grp_fu_364_p0            |  37|          7|   32|        224|
    |i5_fu_82                 |   9|          2|    4|          8|
    |v78_address0             |  37|          7|    8|         56|
    |v78_address1             |  37|          7|    8|         56|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 230|         45|   92|        589|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i5_cast_reg_571                   |   4|   0|   64|         60|
    |i5_fu_82                          |   4|   0|    4|          0|
    |icmp_ln99_reg_567                 |   1|   0|    1|          0|
    |reg_368                           |  32|   0|   32|          0|
    |reg_378                           |  32|   0|   32|          0|
    |sub_ln101_reg_587                 |   6|   0|    8|          2|
    |v50_reg_626                       |  32|   0|   32|          0|
    |v78_load_10_reg_722               |  32|   0|   32|          0|
    |v78_load_11_reg_727               |  32|   0|   32|          0|
    |v78_load_1_reg_637                |  32|   0|   32|          0|
    |v78_load_2_reg_652                |  32|   0|   32|          0|
    |v78_load_3_reg_657                |  32|   0|   32|          0|
    |v78_load_4_reg_672                |  32|   0|   32|          0|
    |v78_load_5_reg_677                |  32|   0|   32|          0|
    |v78_load_6_reg_692                |  32|   0|   32|          0|
    |v78_load_7_reg_697                |  32|   0|   32|          0|
    |v78_load_8_reg_712                |  32|   0|   32|          0|
    |v78_load_9_reg_717                |  32|   0|   32|          0|
    |v78_load_reg_632                  |  32|   0|   32|          0|
    |i5_cast_reg_571                   |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 572|  32|  634|        122|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|grp_fu_363_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|grp_fu_363_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|grp_fu_363_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|grp_fu_363_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|grp_fu_367_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|grp_fu_367_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|grp_fu_367_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|grp_fu_367_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i5|  return value|
|v78_address0         |  out|    8|   ap_memory|                                  v78|         array|
|v78_ce0              |  out|    1|   ap_memory|                                  v78|         array|
|v78_q0               |   in|   32|   ap_memory|                                  v78|         array|
|v78_address1         |  out|    8|   ap_memory|                                  v78|         array|
|v78_ce1              |  out|    1|   ap_memory|                                  v78|         array|
|v78_q1               |   in|   32|   ap_memory|                                  v78|         array|
|inp_sumRow_address0  |  out|    4|   ap_memory|                           inp_sumRow|         array|
|inp_sumRow_ce0       |  out|    1|   ap_memory|                           inp_sumRow|         array|
|inp_sumRow_q0        |   in|   32|   ap_memory|                           inp_sumRow|         array|
|v79_0_address0       |  out|    4|   ap_memory|                                v79_0|         array|
|v79_0_ce0            |  out|    1|   ap_memory|                                v79_0|         array|
|v79_0_we0            |  out|    1|   ap_memory|                                v79_0|         array|
|v79_0_d0             |  out|   32|   ap_memory|                                v79_0|         array|
|v79_1_address0       |  out|    4|   ap_memory|                                v79_1|         array|
|v79_1_ce0            |  out|    1|   ap_memory|                                v79_1|         array|
|v79_1_we0            |  out|    1|   ap_memory|                                v79_1|         array|
|v79_1_d0             |  out|   32|   ap_memory|                                v79_1|         array|
|v79_2_address0       |  out|    4|   ap_memory|                                v79_2|         array|
|v79_2_ce0            |  out|    1|   ap_memory|                                v79_2|         array|
|v79_2_we0            |  out|    1|   ap_memory|                                v79_2|         array|
|v79_2_d0             |  out|   32|   ap_memory|                                v79_2|         array|
|v79_3_address0       |  out|    4|   ap_memory|                                v79_3|         array|
|v79_3_ce0            |  out|    1|   ap_memory|                                v79_3|         array|
|v79_3_we0            |  out|    1|   ap_memory|                                v79_3|         array|
|v79_3_d0             |  out|   32|   ap_memory|                                v79_3|         array|
|v79_4_address0       |  out|    4|   ap_memory|                                v79_4|         array|
|v79_4_ce0            |  out|    1|   ap_memory|                                v79_4|         array|
|v79_4_we0            |  out|    1|   ap_memory|                                v79_4|         array|
|v79_4_d0             |  out|   32|   ap_memory|                                v79_4|         array|
|v79_5_address0       |  out|    4|   ap_memory|                                v79_5|         array|
|v79_5_ce0            |  out|    1|   ap_memory|                                v79_5|         array|
|v79_5_we0            |  out|    1|   ap_memory|                                v79_5|         array|
|v79_5_d0             |  out|   32|   ap_memory|                                v79_5|         array|
|v79_6_address0       |  out|    4|   ap_memory|                                v79_6|         array|
|v79_6_ce0            |  out|    1|   ap_memory|                                v79_6|         array|
|v79_6_we0            |  out|    1|   ap_memory|                                v79_6|         array|
|v79_6_d0             |  out|   32|   ap_memory|                                v79_6|         array|
|v79_7_address0       |  out|    4|   ap_memory|                                v79_7|         array|
|v79_7_ce0            |  out|    1|   ap_memory|                                v79_7|         array|
|v79_7_we0            |  out|    1|   ap_memory|                                v79_7|         array|
|v79_7_d0             |  out|   32|   ap_memory|                                v79_7|         array|
|v79_8_address0       |  out|    4|   ap_memory|                                v79_8|         array|
|v79_8_ce0            |  out|    1|   ap_memory|                                v79_8|         array|
|v79_8_we0            |  out|    1|   ap_memory|                                v79_8|         array|
|v79_8_d0             |  out|   32|   ap_memory|                                v79_8|         array|
|v79_9_address0       |  out|    4|   ap_memory|                                v79_9|         array|
|v79_9_ce0            |  out|    1|   ap_memory|                                v79_9|         array|
|v79_9_we0            |  out|    1|   ap_memory|                                v79_9|         array|
|v79_9_d0             |  out|   32|   ap_memory|                                v79_9|         array|
|v79_10_address0      |  out|    4|   ap_memory|                               v79_10|         array|
|v79_10_ce0           |  out|    1|   ap_memory|                               v79_10|         array|
|v79_10_we0           |  out|    1|   ap_memory|                               v79_10|         array|
|v79_10_d0            |  out|   32|   ap_memory|                               v79_10|         array|
|v79_11_address0      |  out|    4|   ap_memory|                               v79_11|         array|
|v79_11_ce0           |  out|    1|   ap_memory|                               v79_11|         array|
|v79_11_we0           |  out|    1|   ap_memory|                               v79_11|         array|
|v79_11_d0            |  out|   32|   ap_memory|                               v79_11|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

