{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 16:08:35 2017 " "Info: Processing started: Sun Apr 16 16:08:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_scaler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Scaler " "Info: Found entity 1: Video_System_Video_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_rgb_resampler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_RGB_Resampler " "Info: Found entity 1: Video_System_Video_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_in_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_In_Decoder " "Info: Found entity 1: Video_System_Video_In_Decoder" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_dma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_DMA " "Info: Found entity 1: Video_System_Video_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_clipper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Clipper " "Info: Found entity 1: Video_System_Video_Clipper" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Info: Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_mux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_mux_001 " "Info: Found entity 1: Video_System_rsp_xbar_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_mux " "Info: Found entity 1: Video_System_rsp_xbar_mux" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_003.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_003 " "Info: Found entity 1: Video_System_rsp_xbar_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_003.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_002.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_002 " "Info: Found entity 1: Video_System_rsp_xbar_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux " "Info: Found entity 1: Video_System_rsp_xbar_demux" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_scaler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Info: Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Info: Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer_dma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Info: Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Info: Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_onchip_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Onchip_Memory " "Info: Found entity 1: Video_System_Onchip_Memory" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_irq_mapper.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Info: Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router_003.sv(36) " "Info (10281): Verilog HDL Declaration information at Video_System_id_router_003.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_003.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_003_default_decode " "Info: Found entity 1: Video_System_id_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_003 " "Info: Found entity 2: Video_System_id_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router_002.sv(36) " "Info (10281): Verilog HDL Declaration information at Video_System_id_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_002.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_002_default_decode " "Info: Found entity 1: Video_System_id_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_002 " "Info: Found entity 2: Video_System_id_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router.sv(36) " "Info (10281): Verilog HDL Declaration information at Video_System_id_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_default_decode " "Info: Found entity 1: Video_System_id_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router " "Info: Found entity 2: Video_System_id_router" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_dual_clock_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Info: Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_test_bench " "Info: Found entity 1: Video_System_CPU_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_oci_test_bench " "Info: Found entity 1: Video_System_CPU_oci_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_wrapper " "Info: Found entity 1: Video_System_CPU_jtag_debug_module_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_tck " "Info: Found entity 1: Video_System_CPU_jtag_debug_module_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_sysclk " "Info: Found entity 1: Video_System_CPU_jtag_debug_module_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu.v 22 22 " "Info: Found 22 design units, including 22 entities, in source file video_system/synthesis/submodules/video_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_register_bank_a_module " "Info: Found entity 1: Video_System_CPU_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_register_bank_b_module " "Info: Found entity 2: Video_System_CPU_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_nios2_oci_debug " "Info: Found entity 3: Video_System_CPU_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_ociram_lpm_dram_bdp_component_module " "Info: Found entity 4: Video_System_CPU_ociram_lpm_dram_bdp_component_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_nios2_ocimem " "Info: Found entity 5: Video_System_CPU_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 368 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_nios2_avalon_reg " "Info: Found entity 6: Video_System_CPU_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_nios2_oci_break " "Info: Found entity 7: Video_System_CPU_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 608 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_nios2_oci_xbrk " "Info: Found entity 8: Video_System_CPU_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 902 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_nios2_oci_dbrk " "Info: Found entity 9: Video_System_CPU_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_nios2_oci_itrace " "Info: Found entity 10: Video_System_CPU_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1294 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_nios2_oci_td_mode " "Info: Found entity 11: Video_System_CPU_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1533 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_nios2_oci_dtrace " "Info: Found entity 12: Video_System_CPU_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1600 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_nios2_oci_compute_tm_count " "Info: Found entity 13: Video_System_CPU_nios2_oci_compute_tm_count" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1694 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_nios2_oci_fifowp_inc " "Info: Found entity 14: Video_System_CPU_nios2_oci_fifowp_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1765 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_nios2_oci_fifocount_inc " "Info: Found entity 15: Video_System_CPU_nios2_oci_fifocount_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1807 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_nios2_oci_fifo " "Info: Found entity 16: Video_System_CPU_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1853 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_nios2_oci_pib " "Info: Found entity 17: Video_System_CPU_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2358 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_traceram_lpm_dram_bdp_component_module " "Info: Found entity 18: Video_System_CPU_traceram_lpm_dram_bdp_component_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2426 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_nios2_oci_im " "Info: Found entity 19: Video_System_CPU_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2515 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_nios2_performance_monitors " "Info: Found entity 20: Video_System_CPU_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2652 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU_nios2_oci " "Info: Found entity 21: Video_System_CPU_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2668 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 Video_System_CPU " "Info: Found entity 22: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_color_space_converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_color_space_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Color_Space_Converter " "Info: Found entity 1: Video_System_Color_Space_Converter" {  } { { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_mux_002.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_mux_002 " "Info: Found entity 1: Video_System_cmd_xbar_mux_002" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_mux " "Info: Found entity 1: Video_System_cmd_xbar_mux" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux_002.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux_002 " "Info: Found entity 1: Video_System_cmd_xbar_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux_001 " "Info: Found entity 1: Video_System_cmd_xbar_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_001.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux " "Info: Found entity 1: Video_System_cmd_xbar_demux" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_clock_signals.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Clock_Signals " "Info: Found entity 1: Video_System_Clock_Signals" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_chroma_resampler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Chroma_Resampler " "Info: Found entity 1: Video_System_Chroma_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_AV_Config " "Info: Found entity 1: Video_System_AV_Config" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router_002.sv(36) " "Info (10281): Verilog HDL Declaration information at Video_System_addr_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router_002.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_002_default_decode " "Info: Found entity 1: Video_System_addr_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router_002 " "Info: Found entity 2: Video_System_addr_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router_001.sv(36) " "Info (10281): Verilog HDL Declaration information at Video_System_addr_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router_001.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_001_default_decode " "Info: Found entity 1: Video_System_addr_router_001_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router_001 " "Info: Found entity 2: Video_System_addr_router_001" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router.sv(36) " "Info (10281): Verilog HDL Declaration information at Video_System_addr_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_default_decode " "Info: Found entity 1: Video_System_addr_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router " "Info: Found entity 2: Video_System_addr_router" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Info: Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Info: Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Info: Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Info: Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Info: Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Info: Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(291) " "Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(291): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Info: Found entity 1: altera_up_video_dma_to_stream" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Info: Found entity 1: altera_up_video_dma_to_memory" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Info: Found entity 1: altera_up_video_dma_control_slave" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Info: Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Info: Found entity 1: altera_up_video_clipper_drop" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Info: Found entity 1: altera_up_video_clipper_counters" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Info: Found entity 1: altera_up_video_clipper_add" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Info: Found entity 1: altera_up_video_camera_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Info: Found entity 1: altera_up_slow_clock_generator" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Info: Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Info: Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Info: Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Info: Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Info: Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Info: Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Info: Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Info: Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Info: Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Info: Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Info: Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Info: Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Info: Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Info: Found entity 1: altera_up_av_config_auto_init" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info: Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info: Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Info: Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENFORCE_ORDER enforce_order altera_merlin_traffic_limiter.sv(53) " "Info (10281): Verilog HDL Declaration information at altera_merlin_traffic_limiter.sv(53): object \"ENFORCE_ORDER\" differs only in case from object \"enforce_order\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Info: Found entity 1: altera_merlin_traffic_limiter" {  } { { "Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info: Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info: Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info: Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info: Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info: Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(414) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(414): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET altera_merlin_burst_adapter.sv(461) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(461): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 461 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(491) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(491): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 491 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_MAX_BYTE_CNT out_max_byte_cnt altera_merlin_burst_adapter.sv(489) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(489): object \"OUT_MAX_BYTE_CNT\" differs only in case from object \"out_max_byte_cnt\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 489 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Info: Found 7 design units, including 7 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Info: Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Info: Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Info: Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Info: Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Info: Found entity 5: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Info: Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Info: Found entity 7: altera_merlin_burst_adapter_full" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info: Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info: Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Info: Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info: Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Info: Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_4_video_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file example_4_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_4_Video_In " "Info: Found entity 1: Example_4_Video_In" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1501) " "Warning (10037): Verilog HDL or VHDL warning at Video_System_CPU.v(1501): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1501 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1503) " "Warning (10037): Verilog HDL or VHDL warning at Video_System_CPU.v(1503): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1503 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1659) " "Warning (10037): Verilog HDL or VHDL warning at Video_System_CPU.v(1659): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1659 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(2578) " "Warning (10037): Verilog HDL or VHDL warning at Video_System_CPU.v(2578): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2578 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_4_Video_In " "Info: Elaborating entity \"Example_4_Video_In\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Example_4_Video_In.v(103) " "Warning (10034): Output port \"LEDR\[17..10\]\" at Example_4_Video_In.v(103) has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK Example_4_Video_In.v(99) " "Warning (10034): Output port \"I2C_SCLK\" at Example_4_Video_In.v(99) has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Video_System " "Info: Elaborating entity \"Video_System\" for hierarchy \"Video_System:Video_System\"" {  } { { "Example_4_Video_In.v" "Video_System" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Onchip_Memory Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory " "Info: Elaborating entity \"Video_System_Onchip_Memory\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 667 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "the_altsyncram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Onchip_Memory.hex " "Info: Parameter \"init_file\" = \"Onchip_Memory.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Info: Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q2c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2c1 " "Info: Found entity 1: altsyncram_q2c1" {  } { { "db/altsyncram_q2c1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_q2c1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2c1 Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_q2c1:auto_generated " "Info: Elaborating entity \"altsyncram_q2c1\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_q2c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Info: Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Info: Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Info: Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Info: Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Info: Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Info: Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pou.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pou " "Info: Found entity 1: altsyncram_pou" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_pou.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pou Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram " "Info: Elaborating entity \"altsyncram_pou\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_26d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_26d " "Info: Found entity 1: alt_synch_pipe_26d" {  } { { "db/alt_synch_pipe_26d.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/alt_synch_pipe_26d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_26d Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_26d\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Info: Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Info: Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_26d.tdf" "dffpipe12" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/alt_synch_pipe_26d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Info: Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Info: Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Info: Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/alt_synch_pipe_36d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Info: Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Info: Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe16" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/alt_synch_pipe_36d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Info: Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cmpr_a66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer " "Info: Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 703 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Info: Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 725 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(256) " "Warning (10230): Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(257) " "Warning (10230): Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(262) " "Warning (10230): Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(263) " "Warning (10230): Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(343) " "Warning (10230): Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(357) " "Warning (10230): Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Info: Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Info: Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Info: Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Info: Parameter \"lpm_width\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Info: Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_p4a1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Info: Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Info: Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_es31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Info: Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_p4a1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Info: Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_lh81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lh81 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram " "Info: Elaborating entity \"altsyncram_lh81\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_es31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Info: Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_es31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Info: Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Info: Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_v9b.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Info: Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Info: Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_ca7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Info: Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Info: Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_0ab.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Info: Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Info: Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 740 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(125) " "Warning (10036): Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler " "Info: Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 755 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Info: Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Info: Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Info: Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Info: Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Info: Elaborating entity \"scfifo_ci31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Info: Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Info: Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bh81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bh81 " "Info: Found entity 1: altsyncram_bh81" {  } { { "db/altsyncram_bh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_bh81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bh81 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram " "Info: Elaborating entity \"altsyncram_bh81\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Info: Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Info: Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Info: Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_1ab.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Info: Elaborating entity \"cntr_1ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Info: Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_ea7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Info: Elaborating entity \"cntr_ea7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Info: Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Info: Elaborating entity \"cntr_2ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Info: Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 220 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Video_System\|Video_System_VGA_Controller:vga_controller " "Info: Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 773 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Info: Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_In_Decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder " "Info: Elaborating entity \"Video_System_Video_In_Decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\"" {  } { { "Video_System/synthesis/Video_System.v" "video_in_decoder" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 788 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder " "Info: Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Camera_Decoder" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Info: Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j6l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_j6l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j6l1 " "Info: Found entity 1: dcfifo_j6l1" {  } { { "db/dcfifo_j6l1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_j6l1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j6l1 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated " "Info: Elaborating entity \"dcfifo_j6l1\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hou.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hou " "Info: Found entity 1: altsyncram_hou" {  } { { "db/altsyncram_hou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_hou.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hou Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_hou:fifo_ram " "Info: Elaborating entity \"altsyncram_hou\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_hou:fifo_ram\"" {  } { { "db/dcfifo_j6l1.tdf" "fifo_ram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_j6l1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_46d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_46d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_46d " "Info: Found entity 1: alt_synch_pipe_46d" {  } { { "db/alt_synch_pipe_46d.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/alt_synch_pipe_46d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_46d Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_46d:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_46d\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_46d:rs_dgwp\"" {  } { { "db/dcfifo_j6l1.tdf" "rs_dgwp" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_j6l1.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Info: Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_46d:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Info: Elaborating entity \"dffpipe_3v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_46d:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_46d.tdf" "dffpipe6" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/alt_synch_pipe_46d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_56d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_56d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_56d " "Info: Found entity 1: alt_synch_pipe_56d" {  } { { "db/alt_synch_pipe_56d.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/alt_synch_pipe_56d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_56d Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_56d:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_56d\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_56d:ws_dgrp\"" {  } { { "db/dcfifo_j6l1.tdf" "ws_dgrp" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_j6l1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Info: Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_56d:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Info: Elaborating entity \"dffpipe_4v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_56d:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_56d.tdf" "dffpipe9" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/alt_synch_pipe_56d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Info: Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cmpr_e66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_e66\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_j6l1.tdf" "rdempty_eq_comp" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_j6l1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_RGB_Resampler Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler " "Info: Elaborating entity \"Video_System_Video_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_rgb_resampler" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Video_RGB_Resampler.v(125) " "Warning (10036): Verilog HDL or VHDL warning at Video_System_Video_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Clipper Video_System:Video_System\|Video_System_Video_Clipper:video_clipper " "Info: Elaborating entity \"Video_System_Video_Clipper\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\"" {  } { { "Video_System/synthesis/Video_System.v" "video_clipper" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 818 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Info: Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Drop" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Info: Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(139) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(150) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Info: Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Add" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Info: Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(139) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(150) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Scaler Video_System:Video_System\|Video_System_Video_Scaler:video_scaler " "Info: Elaborating entity \"Video_System_Video_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_scaler" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 833 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Info: Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "Shrink_Frame" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 190 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(215) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(215): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(228) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(228): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_DMA Video_System:Video_System\|Video_System_Video_DMA:video_dma " "Info: Elaborating entity \"Video_System_Video_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 853 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Video_DMA.v(191) " "Warning (10230): Verilog HDL assignment warning at Video_System_Video_DMA.v(191): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Video_DMA.v(194) " "Warning (10230): Verilog HDL assignment warning at Video_System_Video_DMA.v(194): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Info: Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "DMA_Control_Slave" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(147) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(147): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(148) " "Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(148): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Info: Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "From_Stream_to_Memory" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_AV_Config Video_System:Video_System\|Video_System_AV_Config:av_config " "Info: Elaborating entity \"Video_System_AV_Config\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\"" {  } { { "Video_System/synthesis/Video_System.v" "av_config" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 867 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Info: Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 398 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_auto_init.v(156) " "Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (5)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_dc2 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_dc2:Auto_Init_DC2_ROM " "Info: Elaborating entity \"altera_up_av_config_auto_init_dc2\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_dc2:Auto_Init_DC2_ROM\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Auto_Init_DC2_ROM" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 413 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Info: Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 438 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_serial_bus_controller.v(260) " "Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (6)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Info: Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Video_System\|Video_System_CPU:cpu " "Info: Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench " "Info: Elaborating entity \"Video_System_CPU_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_test_bench" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3782 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_a_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a " "Info: Elaborating entity \"Video_System_CPU_register_bank_a_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_a" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 55 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"Video_System_CPU_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 55 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_smg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smg1 " "Info: Found entity 1: altsyncram_smg1" {  } { { "db/altsyncram_smg1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_smg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smg1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated " "Info: Elaborating entity \"altsyncram_smg1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_b_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b " "Info: Elaborating entity \"Video_System_CPU_register_bank_b_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_b" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4288 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 118 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"Video_System_CPU_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 118 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmg1 " "Info: Found entity 1: altsyncram_tmg1" {  } { { "db/altsyncram_tmg1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_tmg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmg1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated " "Info: Elaborating entity \"altsyncram_tmg1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci " "Info: Elaborating entity \"Video_System_CPU_nios2_oci\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_debug Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_debug\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_debug" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2839 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_ocimem Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem " "Info: Elaborating entity \"Video_System_CPU_nios2_ocimem\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_ocimem" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2859 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_ociram_lpm_dram_bdp_component_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"Video_System_CPU_ociram_lpm_dram_bdp_component_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_ociram_lpm_dram_bdp_component" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 481 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 329 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"Video_System_CPU_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 329 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9h82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9h82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9h82 " "Info: Found entity 1: altsyncram_9h82" {  } { { "db/altsyncram_9h82.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_9h82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9h82 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_9h82:auto_generated " "Info: Elaborating entity \"altsyncram_9h82\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_lpm_dram_bdp_component_module:Video_System_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_9h82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_avalon_reg Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg " "Info: Elaborating entity \"Video_System_CPU_nios2_avalon_reg\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_avalon_reg" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2879 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_break Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_break\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_break" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2910 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_xbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_xbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_xbrk" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2931 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_dbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dbrk" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2957 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_itrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_itrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_itrace" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2976 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dtrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_dtrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dtrace" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2991 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_td_mode Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_td_mode\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3010 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_compute_tm_count Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_tm_count:Video_System_CPU_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_compute_tm_count\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_tm_count:Video_System_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1980 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifowp_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifowp_inc:Video_System_CPU_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_fifowp_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifowp_inc:Video_System_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1990 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifocount_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifocount_inc:Video_System_CPU_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_fifocount_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifocount_inc:Video_System_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2000 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_oci_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench " "Info: Elaborating entity \"Video_System_CPU_oci_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2009 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_pib Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_pib\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_pib" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3020 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_im Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im " "Info: Elaborating entity \"Video_System_CPU_nios2_oci_im\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_im" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_traceram_lpm_dram_bdp_component_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"Video_System_CPU_traceram_lpm_dram_bdp_component_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_traceram_lpm_dram_bdp_component" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info: Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info: Elaborating entity \"altsyncram_0a02\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_wrapper Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper " "Info: Elaborating entity \"Video_System_CPU_jtag_debug_module_wrapper\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_jtag_debug_module_wrapper" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3084 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_tck Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck " "Info: Elaborating entity \"Video_System_CPU_jtag_debug_module_tck\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_tck" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_sysclk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk " "Info: Elaborating entity \"Video_System_CPU_jtag_debug_module_sysclk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_sysclk" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "Video_System_CPU_jtag_debug_module_phy" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Clock_Signals Video_System:Video_System\|Video_System_Clock_Signals:clock_signals " "Info: Elaborating entity \"Video_System_Clock_Signals\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\"" {  } { { "Video_System/synthesis/Video_System.v" "clock_signals" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 903 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDRAM_CLK Video_System_Clock_Signals.v(97) " "Warning (10036): Verilog HDL or VHDL warning at Video_System_Clock_Signals.v(97): object \"SDRAM_CLK\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Info: Elaborating entity \"altpll\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Info: Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Info: Instantiated megafunction \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Info: Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Info: Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Info: Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Info: Elaborating entity \"altpll_6rb2\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|altera_merlin_master_translator:cpu_instruction_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_instruction_master_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 957 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|altera_merlin_master_translator:cpu_data_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_data_master_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1011 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1065 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma_avalon_dma_master_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory_s1_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_avalon_sram_slave_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "av_config_avalon_av_config_slave_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1351 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|altera_merlin_slave_translator:video_dma_avalon_dma_control_slave_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_translator:video_dma_avalon_dma_control_slave_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma_avalon_dma_control_slave_translator" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1409 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1523 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1579 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1635 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|altera_merlin_master_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|altera_merlin_master_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1691 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Video_System\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Info: Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1763 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Video_System\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info: Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info: Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1804 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_ptr altera_avalon_sc_fifo.v(138) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(138): object \"sop_ptr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_on_error altera_avalon_sc_fifo.v(163) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(163): object \"drop_on_error\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Info: Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 1989 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info: Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info: Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2030 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_ptr altera_avalon_sc_fifo.v(138) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(138): object \"sop_ptr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_on_error altera_avalon_sc_fifo.v(163) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(163): object \"drop_on_error\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router Video_System:Video_System\|Video_System_addr_router:addr_router " "Info: Elaborating entity \"Video_System_addr_router\" for hierarchy \"Video_System:Video_System\|Video_System_addr_router:addr_router\"" {  } { { "Video_System/synthesis/Video_System.v" "addr_router" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_default_decode Video_System:Video_System\|Video_System_addr_router:addr_router\|Video_System_addr_router_default_decode:the_default_decode " "Info: Elaborating entity \"Video_System_addr_router_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_addr_router:addr_router\|Video_System_addr_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "the_default_decode" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_001 Video_System:Video_System\|Video_System_addr_router_001:addr_router_001 " "Info: Elaborating entity \"Video_System_addr_router_001\" for hierarchy \"Video_System:Video_System\|Video_System_addr_router_001:addr_router_001\"" {  } { { "Video_System/synthesis/Video_System.v" "addr_router_001" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2401 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_001_default_decode Video_System:Video_System\|Video_System_addr_router_001:addr_router_001\|Video_System_addr_router_001_default_decode:the_default_decode " "Info: Elaborating entity \"Video_System_addr_router_001_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_addr_router_001:addr_router_001\|Video_System_addr_router_001_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "the_default_decode" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_002 Video_System:Video_System\|Video_System_addr_router_002:addr_router_002 " "Info: Elaborating entity \"Video_System_addr_router_002\" for hierarchy \"Video_System:Video_System\|Video_System_addr_router_002:addr_router_002\"" {  } { { "Video_System/synthesis/Video_System.v" "addr_router_002" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2417 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Video_System_addr_router_002.sv(113) " "Warning (10036): Verilog HDL or VHDL warning at Video_System_addr_router_002.sv(113): object \"address\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_002_default_decode Video_System:Video_System\|Video_System_addr_router_002:addr_router_002\|Video_System_addr_router_002_default_decode:the_default_decode " "Info: Elaborating entity \"Video_System_addr_router_002_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_addr_router_002:addr_router_002\|Video_System_addr_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "the_default_decode" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router Video_System:Video_System\|Video_System_id_router:id_router " "Info: Elaborating entity \"Video_System_id_router\" for hierarchy \"Video_System:Video_System\|Video_System_id_router:id_router\"" {  } { { "Video_System/synthesis/Video_System.v" "id_router" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2449 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_default_decode Video_System:Video_System\|Video_System_id_router:id_router\|Video_System_id_router_default_decode:the_default_decode " "Info: Elaborating entity \"Video_System_id_router_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_id_router:id_router\|Video_System_id_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "the_default_decode" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_002 Video_System:Video_System\|Video_System_id_router_002:id_router_002 " "Info: Elaborating entity \"Video_System_id_router_002\" for hierarchy \"Video_System:Video_System\|Video_System_id_router_002:id_router_002\"" {  } { { "Video_System/synthesis/Video_System.v" "id_router_002" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2481 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_002_default_decode Video_System:Video_System\|Video_System_id_router_002:id_router_002\|Video_System_id_router_002_default_decode:the_default_decode " "Info: Elaborating entity \"Video_System_id_router_002_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_id_router_002:id_router_002\|Video_System_id_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "the_default_decode" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_003 Video_System:Video_System\|Video_System_id_router_003:id_router_003 " "Info: Elaborating entity \"Video_System_id_router_003\" for hierarchy \"Video_System:Video_System\|Video_System_id_router_003:id_router_003\"" {  } { { "Video_System/synthesis/Video_System.v" "id_router_003" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2497 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_003_default_decode Video_System:Video_System\|Video_System_id_router_003:id_router_003\|Video_System_id_router_003_default_decode:the_default_decode " "Info: Elaborating entity \"Video_System_id_router_003_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_id_router_003:id_router_003\|Video_System_id_router_003_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "the_default_decode" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Video_System:Video_System\|altera_merlin_traffic_limiter:limiter " "Info: Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Video_System:Video_System\|altera_merlin_traffic_limiter:limiter\"" {  } { { "Video_System/synthesis/Video_System.v" "limiter" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2572 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Video_System:Video_System\|altera_merlin_traffic_limiter:limiter_001 " "Info: Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Video_System:Video_System\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "Video_System/synthesis/Video_System.v" "limiter_001" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2615 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Video_System:Video_System\|altera_merlin_traffic_limiter:limiter_002 " "Info: Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Video_System:Video_System\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "Video_System/synthesis/Video_System.v" "limiter_002" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2658 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Video_System:Video_System\|altera_merlin_traffic_limiter:limiter_003 " "Info: Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Video_System:Video_System\|altera_merlin_traffic_limiter:limiter_003\"" {  } { { "Video_System/synthesis/Video_System.v" "limiter_003" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2701 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Video_System\|altera_merlin_burst_adapter:burst_adapter " "Info: Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Video_System\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "Video_System/synthesis/Video_System.v" "burst_adapter" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2738 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Video_System:Video_System\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Info: Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Video_System:Video_System\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller " "Info: Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2763 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Info: Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_demux Video_System:Video_System\|Video_System_cmd_xbar_demux:cmd_xbar_demux " "Info: Elaborating entity \"Video_System_cmd_xbar_demux\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_demux" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2836 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_demux_001 Video_System:Video_System\|Video_System_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Info: Elaborating entity \"Video_System_cmd_xbar_demux_001\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_demux_001" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2883 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_demux_002 Video_System:Video_System\|Video_System_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Info: Elaborating entity \"Video_System_cmd_xbar_demux_002\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_demux_002" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2900 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_mux Video_System:Video_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux " "Info: Elaborating entity \"Video_System_cmd_xbar_mux\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_mux" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2940 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" "arb" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info: Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_mux_002 Video_System:Video_System\|Video_System_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Info: Elaborating entity \"Video_System_cmd_xbar_mux_002\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_mux_002" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 2992 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_002.sv" "arb" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_002.sv" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info: Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_demux Video_System:Video_System\|Video_System_rsp_xbar_demux:rsp_xbar_demux " "Info: Elaborating entity \"Video_System_rsp_xbar_demux\" for hierarchy \"Video_System:Video_System\|Video_System_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_demux" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 3015 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_demux_002 Video_System:Video_System\|Video_System_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Info: Elaborating entity \"Video_System_rsp_xbar_demux_002\" for hierarchy \"Video_System:Video_System\|Video_System_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_demux_002" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 3067 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_demux_003 Video_System:Video_System\|Video_System_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Info: Elaborating entity \"Video_System_rsp_xbar_demux_003\" for hierarchy \"Video_System:Video_System\|Video_System_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_demux_003" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 3084 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_mux Video_System:Video_System\|Video_System_rsp_xbar_mux:rsp_xbar_mux " "Info: Elaborating entity \"Video_System_rsp_xbar_mux\" for hierarchy \"Video_System:Video_System\|Video_System_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_mux" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 3141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" "arb" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_mux_001 Video_System:Video_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Info: Elaborating entity \"Video_System_rsp_xbar_mux_001\" for hierarchy \"Video_System:Video_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_mux_001" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 3188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" 357 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info: Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Video_System\|altera_merlin_width_adapter:width_adapter " "Info: Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Video_System\|altera_merlin_width_adapter:width_adapter\"" {  } { { "Video_System/synthesis/Video_System.v" "width_adapter" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 3230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Video_System\|altera_merlin_width_adapter:width_adapter_001 " "Info: Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Video_System\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "Video_System/synthesis/Video_System.v" "width_adapter_001" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 3272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Video_System\|Video_System_irq_mapper:irq_mapper " "Info: Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Video_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 3278 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Warning (12030): Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_bh81.tdf" 37 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 755 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[1\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_bh81.tdf" 67 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 755 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[10\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_bh81.tdf" 337 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 755 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[11\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_bh81.tdf" 367 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 755 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[20\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_bh81.tdf" 637 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 755 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[21\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_bh81.tdf" 667 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 755 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[31\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_bh81.tdf" 967 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 755 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram\|q_b\[17\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_lh81.tdf" 547 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/a_dpfifo_es31.tdf" 45 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/scfifo_p4a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 725 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|Video_System_CPU_traceram_lpm_dram_bdp_component_module:Video_System_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2477 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2638 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3041 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4746 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 895 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_pou.tdf" 69 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 684 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[2\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_pou.tdf" 99 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 684 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[3\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_pou.tdf" 129 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 684 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[12\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_pou.tdf" 399 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 684 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[13\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_pou.tdf" 429 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 684 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[22\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_pou.tdf" 699 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 684 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[23\] " "Warning (14320): Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altsyncram_pou.tdf" 729 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 684 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "Warning: 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: Bidir \"I2C_SDAT\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 74 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Warning: Bidir \"GPIO\[10\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Warning: Bidir \"GPIO\[11\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Warning: Bidir \"GPIO\[18\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Warning: Bidir \"GPIO\[19\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Warning: Bidir \"GPIO\[20\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Warning: Bidir \"GPIO\[21\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Warning: Bidir \"GPIO\[22\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Warning: Bidir \"GPIO\[23\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Warning: Bidir \"GPIO\[24\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Warning: Bidir \"GPIO\[25\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Warning: Bidir \"GPIO\[26\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Warning: Bidir \"GPIO\[27\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Warning: Bidir \"GPIO\[28\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Warning: Bidir \"GPIO\[29\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Warning: Bidir \"GPIO\[30\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Warning: Bidir \"GPIO\[31\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Warning: Bidir \"GPIO\[32\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Warning: Bidir \"GPIO\[33\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Warning: Bidir \"GPIO\[34\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Warning: Bidir \"GPIO\[35\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[36\] " "Warning: Bidir \"GPIO\[36\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[37\] " "Warning: Bidir \"GPIO\[37\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[38\] " "Warning: Bidir \"GPIO\[38\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[39\] " "Warning: Bidir \"GPIO\[39\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Warning: Bidir \"GPIO\[0\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Warning: Bidir \"GPIO\[1\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Warning: Bidir \"GPIO\[2\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Warning: Bidir \"GPIO\[3\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Warning: Bidir \"GPIO\[4\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Warning: Bidir \"GPIO\[5\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Warning: Bidir \"GPIO\[6\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Warning: Bidir \"GPIO\[7\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Warning: Bidir \"GPIO\[8\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Warning: Bidir \"GPIO\[9\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Warning: Bidir \"GPIO\[12\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Warning: Bidir \"GPIO\[14\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Warning: Bidir \"GPIO\[15\]\" has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3144 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4121 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3717 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Warning: Node \"GPIO\[13\]~synth\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Warning: Node \"GPIO\[17\]~synth\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Warning (13410): Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] GPIO\[0\] " "Warning: Output pin \"LEDR\[0\]\" driven by bidirectional pin \"GPIO\[0\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] GPIO\[1\] " "Warning: Output pin \"LEDR\[1\]\" driven by bidirectional pin \"GPIO\[1\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[4\] GPIO\[2\] " "Warning: Output pin \"LEDR\[4\]\" driven by bidirectional pin \"GPIO\[2\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] GPIO\[3\] " "Warning: Output pin \"LEDR\[3\]\" driven by bidirectional pin \"GPIO\[3\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[5\] GPIO\[4\] " "Warning: Output pin \"LEDR\[5\]\" driven by bidirectional pin \"GPIO\[4\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] GPIO\[5\] " "Warning: Output pin \"LEDR\[2\]\" driven by bidirectional pin \"GPIO\[5\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO\[6\] " "Warning: Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO\[6\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[7\] GPIO\[7\] " "Warning: Output pin \"LEDR\[7\]\" driven by bidirectional pin \"GPIO\[7\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[8\] GPIO\[8\] " "Warning: Output pin \"LEDR\[8\]\" driven by bidirectional pin \"GPIO\[8\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO\[9\] " "Warning: Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO\[9\]\" cannot be tri-stated" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 103 -1 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "234 234 " "Info: 234 registers lost all their fanouts during netlist optimizations. The first 234 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[0\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[1\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[2\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[3\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[4\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[5\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[6\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[7\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[8\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[9\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[10\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[11\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[12\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[13\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[14\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[15\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[16\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[17\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[18\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[19\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[20\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[21\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[22\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[23\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[24\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[25\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[26\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[27\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[28\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[29\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[30\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[31\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[34\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[33\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[32\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[35\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:video_dma_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|endofpacket " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|endofpacket\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[0\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[1\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[10\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[11\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[20\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[21\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|data\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_endofpacket " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_endofpacket\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[0\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[1\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[10\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[11\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[20\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[21\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\|stream_out_data\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_endofpacket " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_endofpacket\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[0\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[1\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[10\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[11\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[20\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[21\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|stream_out_data\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_endofpacket " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_endofpacket\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[0\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[1\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[10\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[11\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[20\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[21\] " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\|stream_out_data\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_bwp\|dffe15a\[7\] " "Info: Register \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_bwp\|dffe15a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\|dffe15a\[7\] " "Info: Register \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\|dffe15a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_width_adapter:width_adapter\|address_reg\[21\] " "Info: Register \"Video_System:Video_System\|altera_merlin_width_adapter:width_adapter\|address_reg\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[49\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[48\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[47\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[46\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[45\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[44\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[43\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[20\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[49\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[48\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[47\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[46\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[45\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[44\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[43\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[20\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[49\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[48\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[47\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[46\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[45\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[44\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[43\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[42\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[41\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[40\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[39\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[38\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[37\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[36\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[35\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[34\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[33\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[32\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[31\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[30\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[29\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[28\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[27\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[26\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[25\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[24\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[23\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[22\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[21\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[20\] " "Info: Register \"Video_System:Video_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[31\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[30\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[29\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[28\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[27\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[26\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[25\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[2\] " "Info: Register \"Video_System:Video_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_AV_Config:av_config\|s_serial_transfer~2 " "Info: Register \"Video_System:Video_System\|Video_System_AV_Config:av_config\|s_serial_transfer~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_AV_Config:av_config\|s_serial_transfer~3 " "Info: Register \"Video_System:Video_System\|Video_System_AV_Config:av_config\|s_serial_transfer~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_AV_Config:av_config\|s_serial_transfer~4 " "Info: Register \"Video_System:Video_System\|Video_System_AV_Config:av_config\|s_serial_transfer~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol~2 " "Info: Register \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol~3 " "Info: Register \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol~4 " "Info: Register \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|s_pixel_buffer~2 " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|s_pixel_buffer~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|s_pixel_buffer~3 " "Info: Register \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|s_pixel_buffer~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.map.smsg " "Info: Generated suppressed messages file C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 " "Info: Adding node \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "Warning: PLL \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 903 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Warning: Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "Warning (15610): No output dependent on input pin \"TD_CLK27\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3632 " "Info: Implemented 3632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Info: Implemented 75 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Info: Implemented 57 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3274 " "Info: Implemented 3274 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "205 " "Info: Implemented 205 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 182 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 182 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Info: Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 16:08:56 2017 " "Info: Processing ended: Sun Apr 16 16:08:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 16:08:57 2017 " "Info: Processing started: Sun Apr 16 16:08:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Example_4_Video_In EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"Example_4_Video_In\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[2\] 1 2 180 20000 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 32 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 12107 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 12109 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 12111 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 12113 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 147 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 147 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[36\] " "Info: Pin GPIO\[36\] not assigned to an exact location on the device" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[36] } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 350 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[37\] " "Info: Pin GPIO\[37\] not assigned to an exact location on the device" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[37] } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 351 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[38\] " "Info: Pin GPIO\[38\] not assigned to an exact location on the device" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[38] } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 352 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[39\] " "Info: Pin GPIO\[39\] not assigned to an exact location on the device" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[39] } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 353 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j6l1 " "Info: Entity dcfifo_j6l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Info: Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Example_4_Video_In.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Example_4_Video_In.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[12\] " "Warning: Node: GPIO\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 32 2 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 1215 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 32 2 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 1215 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 4770 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info: Automatically promoted node Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3694 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3695 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3696 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3697 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3698 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3699 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3700 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3701 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_2ab.tdf" 78 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3702 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\] " "Info: Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/cntr_ea7.tdf" 79 17 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 3723 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 1018 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|altera_reset_controller:rst_controller\|merged_reset~0  " "Info: Automatically promoted node Video_System:Video_System\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_System:Video_System|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 5692 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Info: Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 0 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 I/O Input Buffer " "Extra Info: Packed 26 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O Output Buffer " "Extra Info: Packed 68 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 0 4 " "Info: Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 4 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 17 46 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 48 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 36 35 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 55 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 18 54 " "Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 43 28 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 43 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 clk\[2\] GPIO\[13\]~output " "Warning: PLL \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"GPIO\[13\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 903 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 clk\[2\] VGA_CLK~output " "Warning: PLL \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/users/william/desktop/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Video_System/synthesis/Video_System.v" 903 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 214 0 0 } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 89 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning: Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning: Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning: Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning: Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK2_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK2_50\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK3_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK3_50\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_BA\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_BA\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CAS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_CAS_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CKE " "Warning: Ignored I/O standard assignment to node \"DRAM_CKE\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CLK " "Warning: Ignored I/O standard assignment to node \"DRAM_CLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_CS_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[13\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[14\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[15\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[16\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[17\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[18\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[19\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[20\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[21\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[22\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[23\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[24\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[25\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[26\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[27\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[28\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[29\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[30\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[31\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_RAS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_RAS_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_WE_N " "Warning: Ignored I/O standard assignment to node \"DRAM_WE_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"EEP_I2C_SCLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"EEP_I2C_SDAT\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[0\] " "Warning: Ignored I/O standard assignment to node \"EXT_IO\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[1\] " "Warning: Ignored I/O standard assignment to node \"EXT_IO\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[2\] " "Warning: Ignored I/O standard assignment to node \"EXT_IO\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[3\] " "Warning: Ignored I/O standard assignment to node \"EXT_IO\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[4\] " "Warning: Ignored I/O standard assignment to node \"EXT_IO\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[5\] " "Warning: Ignored I/O standard assignment to node \"EXT_IO\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[6\] " "Warning: Ignored I/O standard assignment to node \"EXT_IO\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[22\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Warning: Ignored I/O standard assignment to node \"FL_CE_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Warning: Ignored I/O standard assignment to node \"FL_OE_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RESET_N " "Warning: Ignored I/O standard assignment to node \"FL_RESET_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Warning: Ignored I/O standard assignment to node \"FL_RY\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Warning: Ignored I/O standard assignment to node \"FL_WE_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Warning: Ignored I/O standard assignment to node \"FL_WP_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_RXD " "Warning: Ignored I/O standard assignment to node \"IRDA_RXD\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_BLON " "Warning: Ignored I/O standard assignment to node \"LCD_BLON\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_EN " "Warning: Ignored I/O standard assignment to node \"LCD_EN\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_ON " "Warning: Ignored I/O standard assignment to node \"LCD_ON\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RS " "Warning: Ignored I/O standard assignment to node \"LCD_RS\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RW " "Warning: Ignored I/O standard assignment to node \"LCD_RW\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[8\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_GTX_CLK " "Warning: Ignored I/O standard assignment to node \"NET0_GTX_CLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_GTX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_INT_N " "Warning: Ignored I/O standard assignment to node \"NET0_INT_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_INT_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_LINK100 " "Warning: Ignored I/O standard assignment to node \"NET0_LINK100\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_LINK100" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_MDC " "Warning: Ignored I/O standard assignment to node \"NET0_MDC\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_MDC" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_MDIO " "Warning: Ignored I/O standard assignment to node \"NET0_MDIO\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_MDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RESET_N " "Warning: Ignored I/O standard assignment to node \"NET0_RESET_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RESET_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_CLK " "Warning: Ignored I/O standard assignment to node \"NET0_RX_CLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_COL " "Warning: Ignored I/O standard assignment to node \"NET0_RX_COL\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_COL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_CRS " "Warning: Ignored I/O standard assignment to node \"NET0_RX_CRS\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_CRS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"NET0_RX_DATA\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"NET0_RX_DATA\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"NET0_RX_DATA\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"NET0_RX_DATA\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_DV " "Warning: Ignored I/O standard assignment to node \"NET0_RX_DV\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_RX_ER " "Warning: Ignored I/O standard assignment to node \"NET0_RX_ER\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_TX_CLK " "Warning: Ignored I/O standard assignment to node \"NET0_TX_CLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_TX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"NET0_TX_DATA\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_TX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"NET0_TX_DATA\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_TX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"NET0_TX_DATA\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_TX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"NET0_TX_DATA\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_TX_EN " "Warning: Ignored I/O standard assignment to node \"NET0_TX_EN\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET0_TX_ER " "Warning: Ignored I/O standard assignment to node \"NET0_TX_ER\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_GTX_CLK " "Warning: Ignored I/O standard assignment to node \"NET1_GTX_CLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_GTX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_INT_N " "Warning: Ignored I/O standard assignment to node \"NET1_INT_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_INT_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_LINK100 " "Warning: Ignored I/O standard assignment to node \"NET1_LINK100\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_LINK100" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_MDC " "Warning: Ignored I/O standard assignment to node \"NET1_MDC\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_MDC" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_MDIO " "Warning: Ignored I/O standard assignment to node \"NET1_MDIO\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_MDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RESET_N " "Warning: Ignored I/O standard assignment to node \"NET1_RESET_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RESET_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_CLK " "Warning: Ignored I/O standard assignment to node \"NET1_RX_CLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_COL " "Warning: Ignored I/O standard assignment to node \"NET1_RX_COL\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_COL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_CRS " "Warning: Ignored I/O standard assignment to node \"NET1_RX_CRS\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_CRS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"NET1_RX_DATA\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"NET1_RX_DATA\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"NET1_RX_DATA\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"NET1_RX_DATA\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_DV " "Warning: Ignored I/O standard assignment to node \"NET1_RX_DV\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_RX_ER " "Warning: Ignored I/O standard assignment to node \"NET1_RX_ER\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_TX_CLK " "Warning: Ignored I/O standard assignment to node \"NET1_TX_CLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_TX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"NET1_TX_DATA\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_TX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"NET1_TX_DATA\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_TX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"NET1_TX_DATA\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_TX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"NET1_TX_DATA\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_TX_EN " "Warning: Ignored I/O standard assignment to node \"NET1_TX_EN\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NET1_TX_ER " "Warning: Ignored I/O standard assignment to node \"NET1_TX_ER\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "NETCLK_25 " "Warning: Ignored I/O standard assignment to node \"NETCLK_25\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_ADDR\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_ADDR\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_N " "Warning: Ignored I/O standard assignment to node \"OTG_CS_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DACK_N\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DACK_N\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[13\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[14\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[15\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DREQ\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DREQ\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_FSPEED " "Warning: Ignored I/O standard assignment to node \"OTG_FSPEED\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_INT\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_INT\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_LSPEED " "Warning: Ignored I/O standard assignment to node \"OTG_LSPEED\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_OE_N " "Warning: Ignored I/O standard assignment to node \"OTG_OE_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RST_N " "Warning: Ignored I/O standard assignment to node \"OTG_RST_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WE_N " "Warning: Ignored I/O standard assignment to node \"OTG_WE_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_KBCLK " "Warning: Ignored I/O standard assignment to node \"PS2_KBCLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_KBDAT " "Warning: Ignored I/O standard assignment to node \"PS2_KBDAT\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_MSCLK " "Warning: Ignored I/O standard assignment to node \"PS2_MSCLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_MSDAT " "Warning: Ignored I/O standard assignment to node \"PS2_MSDAT\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Warning: Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Warning: Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[0\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[1\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[2\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[3\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Warning: Ignored I/O standard assignment to node \"SD_WP_N\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKIN " "Warning: Ignored I/O standard assignment to node \"SMA_CLKIN\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKOUT " "Warning: Ignored I/O standard assignment to node \"SMA_CLKOUT\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Warning: Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[10\] " "Warning: Ignored I/O standard assignment to node \"SW\[10\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[11\] " "Warning: Ignored I/O standard assignment to node \"SW\[11\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[12\] " "Warning: Ignored I/O standard assignment to node \"SW\[12\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[13\] " "Warning: Ignored I/O standard assignment to node \"SW\[13\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[14\] " "Warning: Ignored I/O standard assignment to node \"SW\[14\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[15\] " "Warning: Ignored I/O standard assignment to node \"SW\[15\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[16\] " "Warning: Ignored I/O standard assignment to node \"SW\[16\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[17\] " "Warning: Ignored I/O standard assignment to node \"SW\[17\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning: Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning: Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning: Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning: Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning: Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning: Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning: Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Warning: Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Warning: Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Warning: Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Warning: Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Warning: Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Warning: Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Warning: Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Warning: Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Warning: Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Warning: Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Warning: Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Warning: Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Warning: Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Warning: Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Warning: Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Warning: Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Warning: Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Warning: Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Warning: Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_GTX_CLK " "Warning: Node \"NET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_INT_N " "Warning: Node \"NET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_LINK100 " "Warning: Node \"NET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_MDC " "Warning: Node \"NET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_MDIO " "Warning: Node \"NET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RESET_N " "Warning: Node \"NET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_CLK " "Warning: Node \"NET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_COL " "Warning: Node \"NET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_CRS " "Warning: Node \"NET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DATA\[0\] " "Warning: Node \"NET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DATA\[1\] " "Warning: Node \"NET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DATA\[2\] " "Warning: Node \"NET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DATA\[3\] " "Warning: Node \"NET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DV " "Warning: Node \"NET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_ER " "Warning: Node \"NET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_CLK " "Warning: Node \"NET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_DATA\[0\] " "Warning: Node \"NET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_DATA\[1\] " "Warning: Node \"NET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_DATA\[2\] " "Warning: Node \"NET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_DATA\[3\] " "Warning: Node \"NET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_EN " "Warning: Node \"NET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_ER " "Warning: Node \"NET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET0_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_GTX_CLK " "Warning: Node \"NET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_INT_N " "Warning: Node \"NET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_LINK100 " "Warning: Node \"NET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_MDC " "Warning: Node \"NET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_MDIO " "Warning: Node \"NET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RESET_N " "Warning: Node \"NET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_CLK " "Warning: Node \"NET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_COL " "Warning: Node \"NET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_CRS " "Warning: Node \"NET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DATA\[0\] " "Warning: Node \"NET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DATA\[1\] " "Warning: Node \"NET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DATA\[2\] " "Warning: Node \"NET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DATA\[3\] " "Warning: Node \"NET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DV " "Warning: Node \"NET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_ER " "Warning: Node \"NET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_CLK " "Warning: Node \"NET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_DATA\[0\] " "Warning: Node \"NET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_DATA\[1\] " "Warning: Node \"NET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_DATA\[2\] " "Warning: Node \"NET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_DATA\[3\] " "Warning: Node \"NET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_EN " "Warning: Node \"NET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_ER " "Warning: Node \"NET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NET1_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Warning: Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning: Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning: Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Warning: Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Warning: Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Warning: Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Warning: Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Warning: Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Warning: Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Warning: Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Warning: Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Warning: Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Warning: Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Warning: Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Warning: Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Warning: Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Warning: Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Warning: Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Warning: Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Warning: Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning: Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning: Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X46_Y24 X57_Y36 " "Info: Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "65 Cyclone IV E " "Warning: 65 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Info: Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_CLK27 } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 61 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 373 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Info: Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_DATA[0] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 247 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Info: Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_DATA[1] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 248 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Info: Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_DATA[2] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 249 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Info: Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_DATA[3] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 250 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Info: Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_DATA[4] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 251 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Info: Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_DATA[5] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 252 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Info: Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_DATA[6] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 253 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Info: Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_DATA[7] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 65 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 254 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Info: Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_HS } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 66 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 374 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Info: Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { TD_VS } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 67 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 375 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Info: Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 74 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 376 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Info: Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 325 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Info: Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 326 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Info: Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 332 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Info: Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 333 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Info: Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 334 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Info: Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 335 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Info: Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 336 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Info: Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 337 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Info: Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 338 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Info: Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 339 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Info: Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 340 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Info: Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 341 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Info: Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 342 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Info: Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 343 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Info: Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 344 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Info: Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 345 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Info: Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 346 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Info: Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 347 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Info: Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 348 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Info: Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 349 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Info: Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 255 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Info: Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 256 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Info: Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 257 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Info: Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 258 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Info: Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 259 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Info: Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 260 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Info: Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 261 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Info: Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 262 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Info: Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 263 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Info: Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 264 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Info: Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 265 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Info: Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 266 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Info: Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 267 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Info: Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 268 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Info: Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 269 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Info: Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 71 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 270 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Info: Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 315 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Info: Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 316 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Info: Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 317 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Info: Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 318 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Info: Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 319 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Info: Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 320 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Info: Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 321 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Info: Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 322 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Info: Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 323 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Info: Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 324 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Info: Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 327 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Info: Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 242 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Info: Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 328 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Info: Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 329 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Info: Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 330 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Info: Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 331 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 60 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 372 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "40 " "Warning: Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 74 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 376 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Info: Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 325 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Info: Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 326 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Info: Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 332 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Info: Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 333 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Info: Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 334 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Info: Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 335 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Info: Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 336 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Info: Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 337 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Info: Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 338 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Info: Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 339 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Info: Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 340 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Info: Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 341 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Info: Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 342 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Info: Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 343 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Info: Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 344 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Info: Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 345 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Info: Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 346 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Info: Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 347 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Info: Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 348 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Info: Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 349 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[36\] a permanently disabled " "Info: Pin GPIO\[36\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[36] } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 350 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[37\] a permanently disabled " "Info: Pin GPIO\[37\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[37] } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 351 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[38\] a permanently disabled " "Info: Pin GPIO\[38\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[38] } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 352 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[39\] a permanently disabled " "Info: Pin GPIO\[39\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[39] } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 353 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Info: Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 315 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Info: Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 316 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Info: Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 317 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Info: Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 318 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Info: Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 319 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Info: Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 320 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Info: Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 321 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Info: Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 322 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Info: Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 323 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Info: Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 324 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Info: Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 327 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Info: Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 242 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Info: Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 328 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Info: Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 329 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Info: Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/william/desktop/altera/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/william/desktop/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Example_4_Video_In.v" "" { Text "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/Example_4_Video_In.v" 101 0 0 } } { "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/william/desktop/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/William/Desktop/Altera/University_Program/Examples/IP_Core_Demos/Video_Demos_using_Qsys/DE2-115/Example_4_Video_In/verilog/" { { 0 { 0 ""} 0 331 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 786 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 786 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Info: Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 16:09:17 2017 " "Info: Processing ended: Sun Apr 16 16:09:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 16:09:19 2017 " "Info: Processing started: Sun Apr 16 16:09:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 16:09:19 2017 " "Info: Processing started: Sun Apr 16 16:09:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Example_4_Video_In -c Example_4_Video_In " "Info: Command: quartus_sta Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j6l1 " "Info: Entity dcfifo_j6l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Info: Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Example_4_Video_In.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Example_4_Video_In.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[12\] " "Warning: Node: GPIO\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.927 " "Info: Worst-case setup slack is 45.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.927         0.000 altera_reserved_tck  " "Info:    45.927         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Info: Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "Info:     0.402         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.534 " "Info: Worst-case recovery slack is 48.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.534         0.000 altera_reserved_tck  " "Info:    48.534         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.000 " "Info: Worst-case removal slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000         0.000 altera_reserved_tck  " "Info:     1.000         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Info: Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624         0.000 altera_reserved_tck  " "Info:    49.624         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.104 ns " "Info: Worst Case Available Settling Time: 197.104 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[12\] " "Warning: Node: GPIO\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.371 " "Info: Worst-case setup slack is 46.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.371         0.000 altera_reserved_tck  " "Info:    46.371         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Info: Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352         0.000 altera_reserved_tck  " "Info:     0.352         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.760 " "Info: Worst-case recovery slack is 48.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.760         0.000 altera_reserved_tck  " "Info:    48.760         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.904 " "Info: Worst-case removal slack is 0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904         0.000 altera_reserved_tck  " "Info:     0.904         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.566 " "Info: Worst-case minimum pulse width slack is 49.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566         0.000 altera_reserved_tck  " "Info:    49.566         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.379 ns " "Info: Worst Case Available Settling Time: 197.379 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[12\] " "Warning: Node: GPIO\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: Video_System\|clock_signals\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.279 " "Info: Worst-case setup slack is 48.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.279         0.000 altera_reserved_tck  " "Info:    48.279         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Info: Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 altera_reserved_tck  " "Info:     0.179         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.505 " "Info: Worst-case recovery slack is 49.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.505         0.000 altera_reserved_tck  " "Info:    49.505         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Info: Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488         0.000 altera_reserved_tck  " "Info:     0.488         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.472 " "Info: Worst-case minimum pulse width slack is 49.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.472         0.000 altera_reserved_tck  " "Info:    49.472         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.638 ns " "Info: Worst Case Available Settling Time: 198.638 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Info: Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 16:09:25 2017 " "Info: Processing ended: Sun Apr 16 16:09:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Info: Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 16:09:25 2017 " "Info: Processing ended: Sun Apr 16 16:09:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 998 s " "Info: Quartus II Full Compilation was successful. 0 errors, 998 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
