EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3750 2100 1650 2150
U 601728C0
F0 "MPU" 50
F1 "MPU.sch" 50
F2 "ETH1_CRS" I L 3750 3300 50 
F3 "ETH1_RX_CLK" I L 3750 2300 50 
F4 "ETH1_MDIO" I L 3750 2200 50 
F5 "ETH1_COL" I L 3750 3100 50 
F6 "ETH1_RX_DV" I L 3750 3200 50 
F7 "ETH1_RXD2" I R 5400 3150 50 
F8 "ETH1_RXD3" I R 5400 3250 50 
F9 "ETH1_RX_ER" I L 3750 2900 50 
F10 "ETH1_TX_EN" I L 3750 3000 50 
F11 "ETH1_TXD1" I R 5400 2600 50 
F12 "ETH1_MDC" I L 3750 3700 50 
F13 "ETH1_TXD2" I R 5400 2700 50 
F14 "ETH1_TX_CLK" I L 3750 3400 50 
F15 "ETH1_RXD0" I R 5400 2950 50 
F16 "ETH1_RXD1" I R 5400 3050 50 
F17 "ETH1_TXD3" I R 5400 2800 50 
F18 "ETH1_PHY_INTN" I L 3750 2400 50 
F19 "ETH1_TXD0" I R 5400 2500 50 
F20 "I2C_SCL" I L 3750 4000 50 
F21 "I2C_SDA" I L 3750 3900 50 
F22 "VBUS_HOST" I L 3750 3600 50 
F23 "USB2_P" I R 5400 3600 50 
F24 "USB2_N" I R 5400 3700 50 
$EndSheet
$Sheet
S 1900 2100 1500 1050
U 601728E9
F0 "MPU_Power" 50
F1 "MPU_Power.sch" 50
$EndSheet
$Sheet
S 3700 4650 1500 1000
U 60172A77
F0 "RAM" 50
F1 "RAM.sch" 50
F2 "VDDR" I R 5200 5000 50 
F3 "PMIC_DDR_VREF" I R 5200 4800 50 
F4 "PWR_ON" I L 3700 4900 50 
F5 "VBUSOTG" I L 3700 4800 50 
$EndSheet
$Sheet
S 6350 4150 1650 1650
U 60172AD8
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
F2 "TXD_0" I L 6350 4250 50 
F3 "TXD_1" I L 6350 4350 50 
F4 "TXD_2" I L 6350 4450 50 
F5 "TXD_3" I L 6350 4550 50 
F6 "TX_CLK" I L 6350 4650 50 
F7 "TX_EN" I L 6350 4750 50 
F8 "RXD_0" I L 6350 4850 50 
F9 "RXD_1" I L 6350 4950 50 
F10 "RXD_2" I L 6350 5050 50 
F11 "RXD_3" I R 8000 5050 50 
F12 "RX_CLK" I R 8000 4300 50 
F13 "RX_ER" I R 8000 4400 50 
F14 "RX_DV" I R 8000 4500 50 
F15 "MDIO" I R 8000 4600 50 
F16 "MDC" I R 8000 4700 50 
F17 "ETH_RESET_N" I R 8000 4800 50 
F18 "ETH_PWR_DOWN" I R 8000 4900 50 
F19 "RX_DATA_VALID" I R 8000 5150 50 
$EndSheet
$Sheet
S 6300 2100 1650 1450
U 60172B24
F0 "PMIC" 50
F1 "PMIC.sch" 50
F2 "I2C_SDA" I L 6300 2250 50 
F3 "I2C_SCL" I L 6300 2350 50 
F4 "VBUS_HOST" I L 6300 2450 50 
F5 "VTT_DDR3" I L 6300 2550 50 
F6 "VREF_DDR" I L 6300 2650 50 
F7 "VOUT_LDO2" I L 6300 2750 50 
F8 "VOUT_LDO1" I L 6300 2850 50 
F9 "VOUT_LDO5" I L 6300 2950 50 
F10 "VOUT_LDO6" I L 6300 3050 50 
F11 "VDD_CORE" I R 7950 3000 50 
F12 "VDD" I R 7950 2900 50 
F13 "VDD_AUX" I R 7950 2800 50 
F14 "VDD_DDR" I R 7950 2700 50 
F15 "VDD_USB" I R 7950 2600 50 
F16 "PMIC_PONKEY_N" I R 7950 2500 50 
F17 "PMIC_RESET_N" I R 7950 2400 50 
F18 "PMIC_WAKEUP" I R 7950 2300 50 
F19 "PMIC_INT_N" I R 7950 2200 50 
F20 "PMIC_PWRCTRL" I R 7950 3150 50 
F21 "VBUS_OTG" I R 7950 3250 50 
F22 "USB_P" I L 6300 3250 50 
F23 "USB_N" I L 6300 3350 50 
$EndSheet
$EndSCHEMATC
