m255
K3
Ealu
Z0 w1589944196
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor
Z4 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd
Z5 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd
l0
L4
VmULR06dI8KL[d_fB0K4[D2
Z6 OV;C;10.1d;51
32
Z7 !s108 1589958347.362000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd|
Z9 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 D0mCeP:E^Dho9RTVX>NEj1
!i10b 1
Aarchalu
R1
R2
DEx4 work 3 alu 0 22 mULR06dI8KL[d_fB0K4[D2
l47
L13
VOb@KOI2kLHBiPJV42CFgX0
R6
32
R7
R8
R9
R10
R11
!s100 7429fBmHT6i2?]Yg0I[4E3
!i10b 1
Eand_2_gate
Z12 w1588911228
R1
R2
R3
Z13 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd
Z14 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd
l0
L4
VYFDeza>0@bPAUb]fOCm<B2
R6
32
Z15 !s108 1589958355.433000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd|
Z17 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd|
R10
R11
!s100 8`3BGOEY[5b?=IRVOeBI83
!i10b 1
Aarch_and_2_gate
R1
R2
DEx4 work 10 and_2_gate 0 22 YFDeza>0@bPAUb]fOCm<B2
l12
L11
VNbdn_mEVFLF=YW?kj:O0T2
R6
32
R15
R16
R17
R10
R11
!s100 e5cDL1QLV3BUT1P1ESPzN1
!i10b 1
Eccr
Z18 w1589942926
R1
R2
R3
Z19 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ConditionCode_Register.vhd
Z20 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ConditionCode_Register.vhd
l0
L5
V=^HJF<HD>THYihU4cJjCQ1
R6
32
Z21 !s108 1589958353.975000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ConditionCode_Register.vhd|
Z23 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ConditionCode_Register.vhd|
R10
R11
!s100 a1hSJGUzgoKz7fRD0mg:C3
!i10b 1
Aarch_ccr
R1
R2
DEx4 work 3 ccr 0 22 =^HJF<HD>THYihU4cJjCQ1
l17
L15
V[E8zQz4`E`<0QQ<5>0[ha3
R6
32
R21
R22
R23
R10
R11
!s100 0nl=DGF10MJX]U0C:BnAg1
!i10b 1
Econtrol
Z24 w1589947246
Z25 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R1
R2
R3
Z26 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
Z27 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
l0
L5
VcG9oHA@?oWI9_mBFIM6ET1
R6
32
Z28 !s108 1589958347.761000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
Z30 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
R10
R11
!s100 obZVzSJHI;[iSGO96B5]N2
!i10b 1
Aarch_control
R25
R1
R2
DEx4 work 7 control 0 22 cG9oHA@?oWI9_mBFIM6ET1
l42
L40
VCCinY^dT]f=1>G>:X^f@z0
R6
32
R28
R29
R30
R10
R11
!s100 8T]:@JDJGfI?BQ?LhRW2[2
!i10b 1
Edatamemory
Z31 w1589869406
R25
R1
R2
R3
Z32 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd
Z33 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd
l0
L5
V80?X0Ae@KTDkKQ5dX7<om1
R6
32
Z34 !s108 1589958348.098000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd|
Z36 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd|
R10
R11
!s100 h2zVCAR^:S_hiS2jhEM5h0
!i10b 1
Aarch_datamemory
R25
R1
R2
DEx4 work 10 datamemory 0 22 80?X0Ae@KTDkKQ5dX7<om1
l18
L14
VS6lX1`<G5ekNG2@c:1Ynm3
R6
32
R34
R35
R36
R10
R11
!s100 d56FfkaD_`DAPF@Ba:]]f3
!i10b 1
Edecoder
Z37 w1588388967
R1
R2
R3
Z38 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
Z39 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
l0
L4
Vf7D3<]Z=Kl9jd[[GB7dCm2
R6
32
Z40 !s108 1589958348.392000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
Z42 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
R10
R11
!s100 `bc:8[8jNee3=QFCmLX:`2
!i10b 1
Aarch_decoder
R1
R2
DEx4 work 7 decoder 0 22 f7D3<]Z=Kl9jd[[GB7dCm2
l11
L10
V=kB^;E0czNlHLZ5Adem?M2
R6
32
R40
R41
R42
R10
R11
!s100 DGkfN7zAmR<NRKo]Zg>SF1
!i10b 1
Eid_ie
Z43 w1589948452
R25
R1
R2
R3
Z44 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ID_IE.vhd
Z45 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ID_IE.vhd
l0
L5
VO8Ha?N1;SKADVk=I4zQgK3
R6
32
Z46 !s108 1589958352.476000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ID_IE.vhd|
Z48 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ID_IE.vhd|
R10
R11
!s100 NKB;A8NfS3HI;@>P681d]2
!i10b 1
Aarch_id_ie
R25
R1
R2
DEx4 work 5 id_ie 0 22 O8Ha?N1;SKADVk=I4zQgK3
l73
L72
VSeK1UH0S:]?G6SJ[_V]8P1
R6
32
R46
R47
R48
R10
R11
!s100 F<OYPeDD[<cHfnd0m1@IT1
!i10b 1
Eie_mem
Z49 w1589948443
R25
R1
R2
R3
Z50 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
Z51 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
l0
L5
V<?R0HWz[0[O7>0K:R8LKK3
R6
32
Z52 !s108 1589958352.757000
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
Z54 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
R10
R11
!s100 m7]@5e4?Co5TXH3lUX03^2
!i10b 1
Aarch_ie_mem
R25
R1
R2
DEx4 work 6 ie_mem 0 22 <?R0HWz[0[O7>0K:R8LKK3
l64
L63
VBJ41iT7aCkF<f<noKzS]E2
R6
32
R52
R53
R54
R10
R11
!s100 NVE^^<J9jm<kC[2>j[>fM2
!i10b 1
Eif_id
Z55 w1589948424
R25
R1
R2
R3
Z56 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
Z57 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
l0
L5
V^nYUba_PnAXz@5Lb79k8K1
R6
32
Z58 !s108 1589958348.663000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
Z60 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
R10
R11
!s100 SOfR6Jd<V;n;jmzVLdd3C1
!i10b 1
Aarch_if_id
R25
R1
R2
DEx4 work 5 if_id 0 22 ^nYUba_PnAXz@5Lb79k8K1
l27
L26
V7fgUEN8MCPF[K]K>9Vd^a0
R6
32
R58
R59
R60
R10
R11
!s100 H]>[6EZZ[J9S=lWkbfEb@0
!i10b 1
Einstructionmemory
Z61 w1589868567
R25
R1
R2
R3
Z62 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd
Z63 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd
l0
L6
V@[A57b<Yg7f5cFdek=[@23
R6
32
Z64 !s108 1589958349.009000
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd|
Z66 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd|
R10
R11
!s100 8A>QK=a_j[EE;Si;EJL7^3
!i10b 1
Aarch_instructionmemory
R25
R1
R2
DEx4 work 17 instructionmemory 0 22 @[A57b<Yg7f5cFdek=[@23
l17
L13
Va0D0AKQb2lKD[5fo1ZlkW3
R6
32
R64
R65
R66
R10
R11
!s100 j`2@a8UgT9HFlOjPlS8ed0
!i10b 1
Emem_wb
Z67 w1589948433
R25
R1
R2
R3
Z68 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd
Z69 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd
l0
L5
VNkU=7cIP?`hG<f[JI50FD0
R6
32
Z70 !s108 1589958353.066000
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd|
Z72 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd|
R10
R11
!s100 MG22c2]mCJ3;9FOBGS?W^3
!i10b 1
Aarch_mem_wb
R25
R1
R2
DEx4 work 6 mem_wb 0 22 NkU=7cIP?`hG<f[JI50FD0
l32
L31
VCVI?HPT`_zNSbQ4R1;^Tm1
R6
32
R70
R71
R72
R10
R11
!s100 K`CN4^d?ES:PldO>>MLoT2
!i10b 1
Emicroprocessor
Z73 w1589948976
Z74 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z75 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R1
R2
R3
Z76 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd
Z77 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd
l0
L7
VSWiD<L[8BYdOQ7l_?5TzZ3
R6
32
Z78 !s108 1589958355.914000
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd|
Z80 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd|
R10
R11
!s100 @F:BD]UbjCjAF@I9NQ>@:2
!i10b 1
Aarch_microprocessor
R74
R75
R1
R2
DEx4 work 14 microprocessor 0 22 SWiD<L[8BYdOQ7l_?5TzZ3
l577
L18
V:nlWA1Qe@?5@G=>gC[RKg2
!s100 nQbQne0S=6e[WK@bPMHWj3
R6
32
R78
R79
R80
R10
R11
!i10b 1
Emux2_1
R37
R1
R2
R3
Z81 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
Z82 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
l0
L4
Ve8ofg:X4OMZ=WC28ACT@?2
R6
32
Z83 !s108 1589958349.289000
Z84 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
Z85 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
R10
R11
!s100 7;7ilg[<li]_2dE]nZ^5Y0
!i10b 1
Aarch_mux2_1
R1
R2
DEx4 work 6 mux2_1 0 22 e8ofg:X4OMZ=WC28ACT@?2
l12
L11
VNIhG@BnbYoOFz?B9om8<;1
R6
32
R83
R84
R85
R10
R11
!s100 EefKnCVYFcba]fOM;9[lN2
!i10b 1
Emux2by1_3bits
R12
R1
R2
R3
Z86 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd
Z87 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd
l0
L4
VBk?=O73ageY_7^4KcNf8b3
R6
32
Z88 !s108 1589958354.561000
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd|
Z90 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd|
R10
R11
!s100 oR9ZXgM]o6Hc8BagkR2H]0
!i10b 1
Aarch_mux2by1_3bits
R1
R2
DEx4 work 13 mux2by1_3bits 0 22 Bk?=O73ageY_7^4KcNf8b3
l12
L11
V1]a:Qb0W_TS0N8b6>jkfC1
R6
32
R88
R89
R90
R10
R11
!s100 ^hA4zD`z_WULfd0YID;iD1
!i10b 1
Emux4by2_1bits
Z91 w1589097843
R1
R2
R3
Z92 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd
Z93 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd
l0
L4
VOVWV[lkh3aSW47fONMeZh3
!s100 Fk<ADO_jAQU;hJj[>dhZY1
R6
32
!i10b 1
Z94 !s108 1589958356.256000
Z95 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd|
Z96 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd|
R10
R11
Aarch_mux4by2_1bits
R1
R2
Z97 DEx4 work 13 mux4by2_1bits 0 22 OVWV[lkh3aSW47fONMeZh3
l12
L11
Z98 VGPL<nRHe7;5=Sb;:Ch?Q?2
Z99 !s100 2I^0c0[?We^Nd0U2O_ZH[3
R6
32
!i10b 1
R94
R95
R96
R10
R11
Emux4by2_32bits
Z100 w1589107537
R1
R2
R3
Z101 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd
Z102 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd
l0
L4
ViVW4OSgAZR<bk2^DUo2Y<3
R6
32
Z103 !s108 1589958354.835000
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd|
Z105 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd|
R10
R11
!s100 I<bj2V<2CF1Ef?hG`>6[L0
!i10b 1
Aarch_mux4by2_32bits
R1
R2
DEx4 work 14 mux4by2_32bits 0 22 iVW4OSgAZR<bk2^DUo2Y<3
l12
L11
VdkfY5OGO^SdPJQhMLA_@e3
R6
32
R103
R104
R105
R10
R11
!s100 ^T>YT9Lh>UNJ5=YfGZQ2>0
!i10b 1
Emux8_1
R37
R1
R2
R3
Z106 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
Z107 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
l0
L4
VjFXd64GoffA>Od8C5gSB@2
R6
32
Z108 !s108 1589958349.571000
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
Z110 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
R10
R11
!s100 7P[dW9:7::NMhP^gB[Z953
!i10b 1
Aarch_mux8_1
R1
R2
DEx4 work 6 mux8_1 0 22 jFXd64GoffA>Od8C5gSB@2
l12
L11
Vgh76[=YUgefn5[d4DOP2I0
R6
32
R108
R109
R110
R10
R11
!s100 [bcX_QNkbi@IL7?>08:P91
!i10b 1
Eor_2
R37
R1
R2
R3
Z111 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
Z112 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
l0
L4
VT2j]AcZoconT=;BL;SkgY2
R6
32
Z113 !s108 1589958349.822000
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
Z115 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
R10
R11
!s100 ZG_3QDbKPUn33AjdIJY>J0
!i10b 1
Aarch_or_2
R1
R2
DEx4 work 4 or_2 0 22 T2j]AcZoconT=;BL;SkgY2
l11
L10
VVMUbT][L0o1c>bbX;4C^>1
R6
32
R113
R114
R115
R10
R11
!s100 KERf20J81ObKVTkiN@JWb1
!i10b 1
Eor_5_gate
R12
R1
R2
R3
Z116 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd
Z117 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd
l0
L4
VK1`L<^gZIIHhJml4?edfm0
R6
32
Z118 !s108 1589958355.669000
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd|
Z120 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd|
R10
R11
!s100 4lMeYa]d4OQg;m;?e4f3a0
!i10b 1
Aarch_or_5_gate
R1
R2
DEx4 work 9 or_5_gate 0 22 K1`L<^gZIIHhJml4?edfm0
l15
L14
Vg07;RFSlf^EK2Xi_J]=?Y0
R6
32
R118
R119
R120
R10
R11
!s100 ElL4Oc=J52e_WlVV:=EiC0
!i10b 1
Eoutput_register
R12
R1
R2
R3
Z121 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd
Z122 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd
l0
L5
V`U_^4TMMfNX]VRL^ScHiY1
R6
32
Z123 !s108 1589958355.174000
Z124 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd|
Z125 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd|
R10
R11
!s100 A8hWLfifaAf4k0d9dFiXE3
!i10b 1
Aarch_output_register
R1
R2
DEx4 work 15 output_register 0 22 `U_^4TMMfNX]VRL^ScHiY1
l14
L13
VFHDmh2T8G=fM2<b5ZP9FX3
R6
32
R123
R124
R125
R10
R11
!s100 ;`7=@Q[`fc`gEm5S_J@4?3
!i10b 1
Eparta
Z126 w1588713028
R25
R1
R2
R3
Z127 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
Z128 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
l0
L5
Vd:jGTNZHH7cARm3PoW80m2
R6
32
Z129 !s108 1589958350.096000
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
Z131 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
R10
R11
!s100 GHR6cn`g^lf5zffPj]hF73
!i10b 1
Aarcha
R25
R1
R2
DEx4 work 5 parta 0 22 d:jGTNZHH7cARm3PoW80m2
l14
L12
VHj;?Ke<cbjin>=[CQi==d3
R6
32
R129
R130
R131
R10
R11
!s100 0SgAdool`3K1hanVJYEOQ0
!i10b 1
Epartb
R126
R1
R2
R3
Z132 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
Z133 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
l0
L4
V9aG[znQI291FbViOaHHaj2
R6
32
Z134 !s108 1589958350.392000
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
Z136 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
R10
R11
!s100 NhI`kdXNhTmLIa<]o:0Gc2
!i10b 1
Aarchb
R1
R2
DEx4 work 5 partb 0 22 9aG[znQI291FbViOaHHaj2
l13
L11
V[]Cd_b^4dh>QYV5`fZhk:0
R6
32
R134
R135
R136
R10
R11
!s100 i81T137eP5hV9a0d^f^Dh0
!i10b 1
Epartc
R126
R25
R1
R2
R3
Z137 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
Z138 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
l0
L5
VAc^CE7Fg:P9<80CBSj<g23
R6
32
Z139 !s108 1589958350.682000
Z140 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
Z141 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
R10
R11
!s100 h4KM_kaF6^i[1FLa;MAgG0
!i10b 1
Aarchc
R25
R1
R2
DEx4 work 5 partc 0 22 Ac^CE7Fg:P9<80CBSj<g23
l17
L13
VR9N=aC9W8M?L97aaFdT^T2
R6
32
R139
R140
R141
R10
R11
!s100 V9zaCF2HiFRfJHY53^>jX0
!i10b 1
Epartd
R126
R25
R1
R2
R3
Z142 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
Z143 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
l0
L5
VPPI9kFA<U8NJmOzM]2Sl12
R6
32
Z144 !s108 1589958351.017000
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
Z146 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
R10
R11
!s100 E]l<Q<8]NGD3TiOdNR_j<2
!i10b 1
Aarchd
R25
R1
R2
DEx4 work 5 partd 0 22 PPI9kFA<U8NJmOzM]2Sl12
l14
L13
V_FS_o>:o5EXhU[0oQaVMW1
R6
32
R144
R145
R146
R10
R11
!s100 1hYg9PQdRCeASU`jYPPAl3
!i10b 1
Epc
Z147 w1589958305
R1
R2
R3
Z148 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PC_Register.vhd
Z149 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PC_Register.vhd
l0
L4
V50R2eMzcDn3_dF92DolZH0
R6
32
Z150 !s108 1589958351.316000
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PC_Register.vhd|
Z152 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PC_Register.vhd|
R10
R11
!s100 22VG1<F@HOEOUHVV;]P[f0
!i10b 1
Aarch_pc
R1
R2
DEx4 work 2 pc 0 22 50R2eMzcDn3_dF92DolZH0
l12
L11
V6kN^`>[_m34odXAe==U:F0
R6
32
R150
R151
R152
R10
R11
!s100 8cZ]?11JF=kOf3OQR4^1?0
!i10b 1
Epc_plus1
Z153 w1588908493
R25
R1
R2
R3
Z154 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
Z155 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
l0
L5
Vk[`T1jjd6mNh3I7z;D`nV0
R6
32
Z156 !s108 1589958345.675000
Z157 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
Z158 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
R10
R11
!s100 79>LY[T^nY4<l;eh4Rk==2
!i10b 1
Aarch_pc_plus1
R25
R1
R2
DEx4 work 8 pc_plus1 0 22 k[`T1jjd6mNh3I7z;D`nV0
l15
L12
V[;U;oB2AGjd[X9VZ_b=O;3
R6
32
R156
R157
R158
R10
R11
!s100 kk=SeOZDfIF3dVWA2MW8j0
!i10b 1
Epc_plus2
Z159 w1588717966
R25
R1
R2
R3
Z160 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
Z161 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
l0
L5
V=R4O4zO0M_:f^YgZocJ1^3
R6
32
Z162 !s108 1589958346.981000
Z163 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
Z164 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
R10
R11
!s100 Qc`JDbgBJ>h4^gnGo82LO2
!i10b 1
Aarch_pc_plus2
R25
R1
R2
DEx4 work 8 pc_plus2 0 22 =R4O4zO0M_:f^YgZocJ1^3
l15
L12
V2C?;oCmgOnQDR6nem`aY63
R6
32
R162
R163
R164
R10
R11
!s100 ZFFjHZK=CFI1ZX7fKbC@f3
!i10b 1
Epreserved_ccr
R153
R1
R2
R3
Z165 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PreservedConditionCode_Register.vhd
Z166 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PreservedConditionCode_Register.vhd
l0
L5
VQGRm_ZM1zVe>hz3oWHbXE1
R6
32
Z167 !s108 1589958354.257000
Z168 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PreservedConditionCode_Register.vhd|
Z169 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PreservedConditionCode_Register.vhd|
R10
R11
!s100 NM@]>9EZa9J5:^jL2YmT:3
!i10b 1
Aarch_preserved_ccr
R1
R2
DEx4 work 13 preserved_ccr 0 22 QGRm_ZM1zVe>hz3oWHbXE1
l16
L14
VbA;4SPPh6lDQK4Cg24SLW2
R6
32
R167
R168
R169
R10
R11
!s100 U;nAR>4;]WGG6hmYNOkXh1
!i10b 1
Eregisterfile
Z170 w1589800213
R1
R2
R3
Z171 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Registerfile.vhd
Z172 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Registerfile.vhd
l0
L4
V^lbOAIiZg50Ph338mF14z2
R6
32
Z173 !s108 1589958351.888000
Z174 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Registerfile.vhd|
Z175 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Registerfile.vhd|
R10
R11
!s100 FaoCHJRMPI66;=gOnKi`z3
!i10b 1
Aarch_registerfile
R1
R2
DEx4 work 12 registerfile 0 22 ^lbOAIiZg50Ph338mF14z2
l62
L16
VlJHXV4BaXniEb5=k6RONT1
R6
32
R173
R174
R175
R10
R11
!s100 H<O27=DQ[faLTkSQdi?ao3
!i10b 1
Eregisterr
R37
R1
R2
R3
Z176 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Register.vhd
Z177 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Register.vhd
l0
L5
VDcceU0@gjU[5UalfM1^n92
R6
32
Z178 !s108 1589958351.614000
Z179 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Register.vhd|
Z180 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Register.vhd|
R10
R11
!s100 7T98bmd_F=23WdYHnE2kI0
!i10b 1
Aarch_registerr
R1
R2
DEx4 work 9 registerr 0 22 DcceU0@gjU[5UalfM1^n92
l14
L13
VFiCDO;;YZo4THK>FRBW^U1
R6
32
R178
R179
R180
R10
R11
!s100 >PFXzZoQDNe>GL68OiOQ_3
!i10b 1
Esignextend
R159
R25
R1
R2
R3
Z181 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd
Z182 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd
l0
L5
V9Z]^MQdQ?lJlz?LoD=DWQ2
R6
32
Z183 !s108 1589958352.193000
Z184 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd|
Z185 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd|
R10
R11
!s100 VMGCkGgV<db]hfK82ULLY0
!i10b 1
Aarch_signextend
R25
R1
R2
DEx4 work 10 signextend 0 22 9Z]^MQdQ?lJlz?LoD=DWQ2
l15
L12
VMD5VA2lHKUh20f5W3lC:62
R6
32
R183
R184
R185
R10
R11
!s100 Z0DTlQkWfVco6U@UH=^aL3
!i10b 1
Esp_register
R153
R25
R1
R2
R3
Z186 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
Z187 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
l0
L5
V5YC?^OOa<HN6FdkiM2KA;1
R6
32
Z188 !s108 1589958353.671000
Z189 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
Z190 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
R10
R11
!s100 ml?7<b>=S4FIV0j=F6@Iz2
!i10b 1
Aarch_sp_register
R25
R1
R2
DEx4 work 11 sp_register 0 22 5YC?^OOa<HN6FdkiM2KA;1
l14
L13
VB7>b0OgE1^d<Rd5IHNkU33
R6
32
R188
R189
R190
R10
R11
!s100 @V`bfjjbLoTh@ZL;Q;;EJ2
!i10b 1
Estack_cu
R153
R25
R1
R2
R3
Z191 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd
Z192 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd
l0
L6
VPe<IAZSAhj4_`_BFe8F@_3
R6
32
Z193 !s108 1589958353.358000
Z194 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd|
Z195 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd|
R10
R11
!s100 QSzUUT^0TzAQM7^NBX3Y20
!i10b 1
Aarch_stack_cu
R25
R1
R2
DEx4 work 8 stack_cu 0 22 Pe<IAZSAhj4_`_BFe8F@_3
l31
L19
V1UnHj]?9JUh19[dJZKaYO0
R6
32
R193
R194
R195
R10
R11
!s100 DczGG^hTl@4eM94]:Eoj>1
!i10b 1
