read_verilog -setattr attr ../top.v
synth -top top
write_verilog synth.v
