//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_6,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_7,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_8,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_9,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_10,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_11,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_12
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<87>;
	.reg .b64 	%rd<51>;


	ld.param.u64 	%rd2, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_0];
	ld.param.u64 	%rd3, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_1];
	ld.param.u64 	%rd4, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_2];
	ld.param.u64 	%rd5, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_3];
	ld.param.u64 	%rd6, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_4];
	ld.param.u64 	%rd7, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_5];
	ld.param.u64 	%rd8, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_6];
	ld.param.u64 	%rd9, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_7];
	ld.param.u64 	%rd10, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_8];
	ld.param.u64 	%rd11, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_9];
	ld.param.u64 	%rd12, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_10];
	ld.param.u64 	%rd13, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_11];
	ld.param.u64 	%rd14, [Fused_BroadcastTo_inplace_assign_builder_Cast_Reshape_Reshape_fusion_Cast_Res_more_parallel_16195882707280274380_kernel0_param_12];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 51;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_15;
	bra.uni 	BB0_1;

BB0_15:
	setp.gt.s32	%p10, %r2, 198;
	@%p10 bra 	BB0_17;

	mad.lo.s32 	%r85, %r1, 199, %r2;
	cvta.to.global.u64 	%rd48, %rd6;
	mul.wide.s32 	%rd49, %r85, 4;
	add.s64 	%rd50, %rd48, %rd49;
	mov.u32 	%r86, 0;
	st.global.u32 	[%rd50], %r86;
	bra.uni 	BB0_17;

BB0_1:
	setp.lt.s32	%p2, %r1, 57;
	@%p2 bra 	BB0_14;
	bra.uni 	BB0_2;

BB0_14:
	shl.b32 	%r59, %r1, 10;
	shl.b32 	%r60, %r2, 2;
	add.s32 	%r61, %r59, %r60;
	add.s32 	%r62, %r61, -52224;
	cvta.to.global.u64 	%rd40, %rd2;
	mul.wide.s32 	%rd41, %r62, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.v4.u32 	{%r63, %r64, %r65, %r66}, [%rd42];
	add.s32 	%r71, %r1, -51;
	mul.hi.s32 	%r72, %r71, 715827883;
	shr.u32 	%r73, %r72, 31;
	add.s32 	%r74, %r72, %r73;
	mul.lo.s32 	%r75, %r74, 6;
	sub.s32 	%r76, %r71, %r75;
	shl.b32 	%r77, %r76, 10;
	shr.s32 	%r78, %r2, 31;
	shr.u32 	%r79, %r78, 24;
	add.s32 	%r80, %r2, %r79;
	and.b32  	%r81, %r80, 1073741568;
	sub.s32 	%r82, %r2, %r81;
	shl.b32 	%r83, %r82, 2;
	add.s32 	%r84, %r83, %r77;
	cvta.to.global.u64 	%rd43, %rd8;
	mul.wide.s32 	%rd44, %r84, 4;
	add.s64 	%rd45, %rd43, %rd44;
	cvt.rn.f32.s32	%f13, %r66;
	cvt.rn.f32.s32	%f14, %r65;
	cvt.rn.f32.s32	%f15, %r64;
	cvt.rn.f32.s32	%f16, %r63;
	st.global.v4.f32 	[%rd45], {%f16, %f15, %f14, %f13};
	cvta.to.global.u64 	%rd46, %rd7;
	add.s64 	%rd47, %rd46, %rd44;
	st.global.v4.f32 	[%rd47], {%f16, %f15, %f14, %f13};
	bra.uni 	BB0_17;

BB0_2:
	setp.lt.s32	%p3, %r1, 63;
	@%p3 bra 	BB0_13;
	bra.uni 	BB0_3;

BB0_13:
	shl.b32 	%r33, %r1, 10;
	shl.b32 	%r34, %r2, 2;
	add.s32 	%r35, %r33, %r34;
	add.s32 	%r36, %r35, -58368;
	cvta.to.global.u64 	%rd32, %rd3;
	mul.wide.s32 	%rd33, %r36, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.nc.v4.u32 	{%r37, %r38, %r39, %r40}, [%rd34];
	add.s32 	%r45, %r1, -57;
	mul.hi.s32 	%r46, %r45, 715827883;
	shr.u32 	%r47, %r46, 31;
	add.s32 	%r48, %r46, %r47;
	mul.lo.s32 	%r49, %r48, 6;
	sub.s32 	%r50, %r45, %r49;
	shl.b32 	%r51, %r50, 10;
	shr.s32 	%r52, %r2, 31;
	shr.u32 	%r53, %r52, 24;
	add.s32 	%r54, %r2, %r53;
	and.b32  	%r55, %r54, 1073741568;
	sub.s32 	%r56, %r2, %r55;
	shl.b32 	%r57, %r56, 2;
	add.s32 	%r58, %r57, %r51;
	cvta.to.global.u64 	%rd35, %rd10;
	mul.wide.s32 	%rd36, %r58, 4;
	add.s64 	%rd37, %rd35, %rd36;
	cvt.rn.f32.s32	%f9, %r40;
	cvt.rn.f32.s32	%f10, %r39;
	cvt.rn.f32.s32	%f11, %r38;
	cvt.rn.f32.s32	%f12, %r37;
	st.global.v4.f32 	[%rd37], {%f12, %f11, %f10, %f9};
	cvta.to.global.u64 	%rd38, %rd9;
	add.s64 	%rd39, %rd38, %rd36;
	st.global.v4.f32 	[%rd39], {%f12, %f11, %f10, %f9};
	bra.uni 	BB0_17;

BB0_3:
	setp.lt.s32	%p4, %r1, 114;
	mul.lo.s32 	%r3, %r2, 3;
	mad.lo.s32 	%r4, %r1, 597, %r3;
	add.s32 	%r5, %r4, -98504;
	cvta.to.global.u64 	%rd15, %rd4;
	mul.wide.s32 	%rd16, %r5, 4;
	add.s64 	%rd1, %rd15, %rd16;
	@%p4 bra 	BB0_11;
	bra.uni 	BB0_4;

BB0_11:
	setp.gt.s32	%p9, %r2, 198;
	@%p9 bra 	BB0_17;

	ld.global.nc.u32 	%r30, [%rd1+243572];
	mad.lo.s32 	%r31, %r1, 199, %r2;
	add.s32 	%r32, %r31, -12537;
	cvta.to.global.u64 	%rd29, %rd11;
	mul.wide.s32 	%rd30, %r32, 4;
	add.s64 	%rd31, %rd29, %rd30;
	st.global.u32 	[%rd31], %r30;
	bra.uni 	BB0_17;

BB0_4:
	setp.lt.s32	%p5, %r1, 165;
	@%p5 bra 	BB0_9;
	bra.uni 	BB0_5;

BB0_9:
	setp.gt.s32	%p8, %r2, 198;
	@%p8 bra 	BB0_17;

	ld.global.nc.u32 	%r27, [%rd1+121792];
	mad.lo.s32 	%r28, %r1, 199, %r2;
	add.s32 	%r29, %r28, -22686;
	cvta.to.global.u64 	%rd26, %rd12;
	mul.wide.s32 	%rd27, %r29, 4;
	add.s64 	%rd28, %rd26, %rd27;
	st.global.u32 	[%rd28], %r27;
	bra.uni 	BB0_17;

BB0_5:
	setp.lt.s32	%p6, %r1, 216;
	@%p6 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_7:
	setp.gt.s32	%p7, %r2, 198;
	@%p7 bra 	BB0_17;

	ld.global.nc.u32 	%r24, [%rd1];
	mad.lo.s32 	%r25, %r1, 199, %r2;
	add.s32 	%r26, %r25, -32835;
	cvta.to.global.u64 	%rd23, %rd13;
	mul.wide.s32 	%rd24, %r26, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.global.u32 	[%rd25], %r24;
	bra.uni 	BB0_17;

BB0_6:
	shl.b32 	%r6, %r1, 10;
	shl.b32 	%r7, %r2, 2;
	add.s32 	%r8, %r6, %r7;
	add.s32 	%r9, %r8, -221184;
	cvta.to.global.u64 	%rd17, %rd5;
	mul.wide.s32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19];
	add.s32 	%r10, %r1, -216;
	shr.s32 	%r11, %r10, 31;
	shr.u32 	%r12, %r11, 26;
	add.s32 	%r13, %r10, %r12;
	and.b32  	%r14, %r13, 4194240;
	sub.s32 	%r15, %r10, %r14;
	shl.b32 	%r16, %r15, 10;
	shr.s32 	%r17, %r2, 31;
	shr.u32 	%r18, %r17, 24;
	add.s32 	%r19, %r2, %r18;
	and.b32  	%r20, %r19, 1073741568;
	sub.s32 	%r21, %r2, %r20;
	shl.b32 	%r22, %r21, 2;
	add.s32 	%r23, %r22, %r16;
	cvta.to.global.u64 	%rd20, %rd14;
	mul.wide.s32 	%rd21, %r23, 4;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.v4.f32 	[%rd22], {%f1, %f2, %f3, %f4};

BB0_17:
	ret;
}


