Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4be8ef44fb4d48bc8f8eec7b43a6fae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_hdmi_func_synth xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <bounding_box_0> not found while processing module instance <bb_i> [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/3/vis_bounding_box/vis_bounding_box.srcs/sim_1/imports/tb_hdmi/tb_hdmi.v:60]
ERROR: [VRFC 10-2063] Module <vis_bounding_box> not found while processing module instance <dut_i> [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/3/vis_bounding_box/vis_bounding_box.srcs/sim_1/imports/tb_hdmi/tb_hdmi.v:73]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/3/vis_bounding_box/vis_bounding_box.srcs/sim_1/imports/tb_hdmi/tb_hdmi.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
