# NCL-examples
A collection of Null Convention Logic examples, simulated and synthesized for FPGA

The ring.v example is Figure 3.11 "A three-cycle ring" from LDS [1, 2],
generalized to N cycles.

N=4 oscillates at ~ 600 MHz on my Lattice ECP5-85F

## References

[1] Karl Fant's book "Logically Determined Design"
    https://www.amazon.com/Logically-Determined-Design-Clockless-Convention-ebook/dp/B000YH90SC

[2] https://www.karlfant.net/
