#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x578d8d01ab40 .scope module, "processor_verilog_tb" "processor_verilog_tb" 2 6;
 .timescale -9 -12;
v0x578d8d08fc00_0 .var "clk", 0 0;
v0x578d8d08fcc0_0 .net "current_state", 2 0, L_0x578d8d0a2660;  1 drivers
v0x578d8d08fdb0_0 .net "data_output", 15 0, L_0x578d8d067600;  1 drivers
v0x578d8d08feb0_0 .net "opcode_bus_output", 15 0, L_0x578d8d06e170;  1 drivers
v0x578d8d08ff80_0 .net "operand_bus_output", 15 0, L_0x578d8d090240;  1 drivers
v0x578d8d090020_0 .net "pc_output", 15 0, L_0x578d8d0a1aa0;  1 drivers
v0x578d8d0900c0_0 .var "reset", 0 0;
E_0x578d8cfe8480 .event negedge, v0x578d8d06e2e0_0;
S_0x578d8d01bbd0 .scope module, "uut" "processor_verilog" 2 20, 3 12 0, S_0x578d8d01ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "data_output";
    .port_info 3 /OUTPUT 3 "current_state_output";
    .port_info 4 /OUTPUT 16 "pc_output";
    .port_info 5 /OUTPUT 16 "opcode_bus_output";
    .port_info 6 /OUTPUT 16 "operand_bus_output";
P_0x578d8d066880 .param/l "S1" 1 3 83, C4<001>;
P_0x578d8d0668c0 .param/l "S2" 1 3 84, C4<010>;
P_0x578d8d066900 .param/l "S3" 1 3 85, C4<011>;
P_0x578d8d066940 .param/l "S4" 1 3 86, C4<100>;
P_0x578d8d066980 .param/l "START" 1 3 82, C4<000>;
RS_0x7505eb64fb58 .resolv tri, v0x578d8d08dce0_0, L_0x578d8d090be0, L_0x578d8d0a2340;
L_0x578d8d067600 .functor BUFZ 16, RS_0x7505eb64fb58, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x578d8d06e170 .functor BUFZ 16, v0x578d8d08e6b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x578d8d090240 .functor BUFZ 16, v0x578d8d08e750_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x578d8d0a2660 .functor BUFZ 3, v0x578d8d08ee00_0, C4<000>, C4<000>, C4<000>;
v0x578d8d08eca0_0 .var "alu_read_enable", 0 0;
v0x578d8d08ed60_0 .net "clk", 0 0, v0x578d8d08fc00_0;  1 drivers
v0x578d8d08ee00_0 .var "current_state", 2 0;
v0x578d8d08eea0_0 .net "current_state_output", 2 0, L_0x578d8d0a2660;  alias, 1 drivers
v0x578d8d08ef80_0 .net8 "data_bus", 15 0, RS_0x7505eb64fb58;  3 drivers
v0x578d8d08f040_0 .net "data_output", 15 0, L_0x578d8d067600;  alias, 1 drivers
v0x578d8d08f120_0 .net "flags_bus", 3 0, v0x578d8d06e380_0;  1 drivers
v0x578d8d08f1e0_0 .var "next_state", 2 0;
v0x578d8d08f2c0_0 .net "opcode_bus", 15 0, v0x578d8d08e6b0_0;  1 drivers
v0x578d8d08f410_0 .net "opcode_bus_output", 15 0, L_0x578d8d06e170;  alias, 1 drivers
v0x578d8d08f4f0_0 .net "operand_bus", 15 0, v0x578d8d08e750_0;  1 drivers
v0x578d8d08f640_0 .net "operand_bus_output", 15 0, L_0x578d8d090240;  alias, 1 drivers
v0x578d8d08f720_0 .var "pc_enable", 0 0;
v0x578d8d08f7c0_0 .net "pc_output", 15 0, L_0x578d8d0a1aa0;  alias, 1 drivers
v0x578d8d08f890_0 .var "pc_read_enable", 0 0;
v0x578d8d08f960_0 .var "ram_read_enable", 0 0;
v0x578d8d08fa30_0 .net "reset", 0 0, v0x578d8d0900c0_0;  1 drivers
v0x578d8d08fad0_0 .var "rom_enable", 0 0;
E_0x578d8d00ba70 .event edge, v0x578d8d08ee00_0, v0x578d8d088af0_0;
E_0x578d8d06d500 .event edge, v0x578d8d08ee00_0;
S_0x578d8d063310 .scope module, "alu" "alu_register_verilog" 3 40, 4 8 0, S_0x578d8d01bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /OUTPUT 16 "reg_read_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 4 "alu_flags";
L_0x578d8d090610 .functor BUFZ 16, v0x578d8d08e750_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7505eb2d0018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x578d8d08ae70_0 .net/2u *"_ivl_10", 3 0, L_0x7505eb2d0018;  1 drivers
v0x578d8d08af70_0 .net *"_ivl_12", 0 0, L_0x578d8d090880;  1 drivers
o0x7505eb64fa98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x578d8d08b030_0 name=_ivl_16
v0x578d8d08b120_0 .net *"_ivl_9", 3 0, L_0x578d8d0907b0;  1 drivers
v0x578d8d08b200_0 .net "alu_addr_1", 3 0, L_0x578d8d090320;  1 drivers
v0x578d8d08b2c0_0 .net "alu_addr_2", 3 0, L_0x578d8d090430;  1 drivers
v0x578d8d08b390_0 .net "alu_addr_3", 3 0, L_0x578d8d090520;  1 drivers
v0x578d8d08b460_0 .net "alu_flags", 3 0, v0x578d8d06e380_0;  alias, 1 drivers
v0x578d8d08b530_0 .net "alu_result", 15 0, v0x578d8d01d010_0;  1 drivers
v0x578d8d08b600_0 .net "clk", 0 0, v0x578d8d08fc00_0;  alias, 1 drivers
v0x578d8d08b6a0_0 .net "final_write_data", 15 0, L_0x578d8d0909c0;  1 drivers
v0x578d8d08b740_0 .net "opcode", 15 0, v0x578d8d08e6b0_0;  alias, 1 drivers
v0x578d8d08b830_0 .net "operand", 15 0, v0x578d8d08e750_0;  alias, 1 drivers
v0x578d8d08b910_0 .net "read_enable", 0 0, v0x578d8d08eca0_0;  1 drivers
v0x578d8d08b9d0_0 .net "reg_a_data", 15 0, L_0x578d8d0a10f0;  1 drivers
v0x578d8d08bae0_0 .net "reg_b_data", 15 0, L_0x578d8d0a1720;  1 drivers
v0x578d8d08bbf0_0 .net "reg_out_port", 15 0, L_0x578d8d0a1d70;  1 drivers
v0x578d8d08bcb0_0 .net8 "reg_read_data", 15 0, RS_0x7505eb64fb58;  alias, 3 drivers
v0x578d8d08bd70_0 .net "reg_write_data", 15 0, L_0x578d8d090610;  1 drivers
v0x578d8d08be50_0 .net "reset", 0 0, v0x578d8d0900c0_0;  alias, 1 drivers
L_0x578d8d090320 .part v0x578d8d08e750_0, 0, 4;
L_0x578d8d090430 .part v0x578d8d08e750_0, 8, 4;
L_0x578d8d090520 .part v0x578d8d08e6b0_0, 0, 4;
L_0x578d8d0907b0 .part v0x578d8d08e6b0_0, 12, 4;
L_0x578d8d090880 .cmp/eq 4, L_0x578d8d0907b0, L_0x7505eb2d0018;
L_0x578d8d0909c0 .functor MUXZ 16, L_0x578d8d090610, v0x578d8d01d010_0, L_0x578d8d090880, C4<>;
L_0x578d8d090be0 .functor MUXZ 16, o0x7505eb64fa98, L_0x578d8d0a1d70, v0x578d8d08eca0_0, C4<>;
S_0x578d8d01a500 .scope module, "alu" "alu_verilog" 4 62, 5 9 0, S_0x578d8d063310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x578d8d06a9f0_0 .net "a", 15 0, L_0x578d8d0a10f0;  alias, 1 drivers
v0x578d8d067710_0 .net "alu_op_operation", 3 0, L_0x578d8d0a1f50;  1 drivers
v0x578d8d0677b0_0 .net "alu_op_select", 3 0, L_0x578d8d0a1eb0;  1 drivers
v0x578d8d062dd0_0 .net "b", 15 0, L_0x578d8d0a1720;  alias, 1 drivers
v0x578d8d01d010_0 .var "c", 15 0;
v0x578d8d06e2e0_0 .net "clk", 0 0, v0x578d8d08fc00_0;  alias, 1 drivers
v0x578d8d06e380_0 .var "flags", 3 0;
v0x578d8d088af0_0 .net "opcode", 15 0, v0x578d8d08e6b0_0;  alias, 1 drivers
v0x578d8d088bd0_0 .var "operation_result", 16 0;
v0x578d8d088cb0_0 .net "reset", 0 0, v0x578d8d0900c0_0;  alias, 1 drivers
E_0x578d8d01d500/0 .event edge, v0x578d8d088cb0_0, v0x578d8d0677b0_0, v0x578d8d067710_0, v0x578d8d06a9f0_0;
E_0x578d8d01d500/1 .event edge, v0x578d8d062dd0_0, v0x578d8d088bd0_0;
E_0x578d8d01d500 .event/or E_0x578d8d01d500/0, E_0x578d8d01d500/1;
L_0x578d8d0a1eb0 .part v0x578d8d08e6b0_0, 12, 4;
L_0x578d8d0a1f50 .part v0x578d8d08e6b0_0, 8, 4;
S_0x578d8d01a820 .scope module, "register" "dual_read_register_verilog" 4 49, 6 16 0, S_0x578d8d063310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data_1";
    .port_info 8 /OUTPUT 16 "read_data_2";
    .port_info 9 /OUTPUT 16 "read_data_reg";
v0x578d8d088f90_0 .net *"_ivl_1", 3 0, L_0x578d8d090d20;  1 drivers
L_0x7505eb2d00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578d8d089090_0 .net *"_ivl_11", 1 0, L_0x7505eb2d00a8;  1 drivers
L_0x7505eb2d00f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578d8d089170_0 .net/2u *"_ivl_12", 15 0, L_0x7505eb2d00f0;  1 drivers
v0x578d8d089230_0 .net *"_ivl_17", 3 0, L_0x578d8d0a1280;  1 drivers
L_0x7505eb2d0138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x578d8d089310_0 .net/2u *"_ivl_18", 3 0, L_0x7505eb2d0138;  1 drivers
L_0x7505eb2d0060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x578d8d089440_0 .net/2u *"_ivl_2", 3 0, L_0x7505eb2d0060;  1 drivers
v0x578d8d089520_0 .net *"_ivl_20", 0 0, L_0x578d8d0a13b0;  1 drivers
v0x578d8d0895e0_0 .net *"_ivl_22", 15 0, L_0x578d8d0a14f0;  1 drivers
v0x578d8d0896c0_0 .net *"_ivl_24", 5 0, L_0x578d8d0a15e0;  1 drivers
L_0x7505eb2d0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578d8d0897a0_0 .net *"_ivl_27", 1 0, L_0x7505eb2d0180;  1 drivers
L_0x7505eb2d01c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578d8d089880_0 .net/2u *"_ivl_28", 15 0, L_0x7505eb2d01c8;  1 drivers
v0x578d8d089960_0 .net *"_ivl_33", 7 0, L_0x578d8d0a18c0;  1 drivers
L_0x7505eb2d0210 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x578d8d089a40_0 .net/2u *"_ivl_34", 7 0, L_0x7505eb2d0210;  1 drivers
v0x578d8d089b20_0 .net *"_ivl_36", 0 0, L_0x578d8d0a1960;  1 drivers
v0x578d8d089be0_0 .net *"_ivl_38", 15 0, L_0x578d8d0a1b10;  1 drivers
v0x578d8d089cc0_0 .net *"_ivl_4", 0 0, L_0x578d8d090dc0;  1 drivers
v0x578d8d089d80_0 .net *"_ivl_40", 5 0, L_0x578d8d0a1bb0;  1 drivers
L_0x7505eb2d0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578d8d089e60_0 .net *"_ivl_43", 1 0, L_0x7505eb2d0258;  1 drivers
L_0x7505eb2d02a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578d8d089f40_0 .net/2u *"_ivl_44", 15 0, L_0x7505eb2d02a0;  1 drivers
v0x578d8d08a020_0 .net *"_ivl_6", 15 0, L_0x578d8d090f00;  1 drivers
v0x578d8d08a100_0 .net *"_ivl_8", 5 0, L_0x578d8d090fa0;  1 drivers
v0x578d8d08a1e0_0 .net "addr_1", 3 0, L_0x578d8d090320;  alias, 1 drivers
v0x578d8d08a2c0_0 .net "addr_2", 3 0, L_0x578d8d090430;  alias, 1 drivers
v0x578d8d08a3a0_0 .net "addr_3", 3 0, L_0x578d8d090520;  alias, 1 drivers
v0x578d8d08a480_0 .net "clk", 0 0, v0x578d8d08fc00_0;  alias, 1 drivers
v0x578d8d08a520_0 .var/i "i", 31 0;
v0x578d8d08a5e0_0 .net "opcode", 15 0, v0x578d8d08e6b0_0;  alias, 1 drivers
v0x578d8d08a6a0_0 .net "read_data_1", 15 0, L_0x578d8d0a10f0;  alias, 1 drivers
v0x578d8d08a740_0 .net "read_data_2", 15 0, L_0x578d8d0a1720;  alias, 1 drivers
v0x578d8d08a7e0_0 .net "read_data_reg", 15 0, L_0x578d8d0a1d70;  alias, 1 drivers
v0x578d8d08a8a0 .array "registers", 15 0, 15 0;
v0x578d8d08a960_0 .net "reset", 0 0, v0x578d8d0900c0_0;  alias, 1 drivers
v0x578d8d08aa00_0 .net "write_data", 15 0, L_0x578d8d0909c0;  alias, 1 drivers
E_0x578d8d06e780 .event posedge, v0x578d8d088cb0_0, v0x578d8d06e2e0_0;
L_0x578d8d090d20 .part v0x578d8d08e6b0_0, 12, 4;
L_0x578d8d090dc0 .cmp/eq 4, L_0x578d8d090d20, L_0x7505eb2d0060;
L_0x578d8d090f00 .array/port v0x578d8d08a8a0, L_0x578d8d090fa0;
L_0x578d8d090fa0 .concat [ 4 2 0 0], L_0x578d8d090320, L_0x7505eb2d00a8;
L_0x578d8d0a10f0 .functor MUXZ 16, L_0x7505eb2d00f0, L_0x578d8d090f00, L_0x578d8d090dc0, C4<>;
L_0x578d8d0a1280 .part v0x578d8d08e6b0_0, 12, 4;
L_0x578d8d0a13b0 .cmp/eq 4, L_0x578d8d0a1280, L_0x7505eb2d0138;
L_0x578d8d0a14f0 .array/port v0x578d8d08a8a0, L_0x578d8d0a15e0;
L_0x578d8d0a15e0 .concat [ 4 2 0 0], L_0x578d8d090430, L_0x7505eb2d0180;
L_0x578d8d0a1720 .functor MUXZ 16, L_0x7505eb2d01c8, L_0x578d8d0a14f0, L_0x578d8d0a13b0, C4<>;
L_0x578d8d0a18c0 .part v0x578d8d08e6b0_0, 8, 8;
L_0x578d8d0a1960 .cmp/eq 8, L_0x578d8d0a18c0, L_0x7505eb2d0210;
L_0x578d8d0a1b10 .array/port v0x578d8d08a8a0, L_0x578d8d0a1bb0;
L_0x578d8d0a1bb0 .concat [ 4 2 0 0], L_0x578d8d090520, L_0x7505eb2d0258;
L_0x578d8d0a1d70 .functor MUXZ 16, L_0x7505eb2d02a0, L_0x578d8d0a1b10, L_0x578d8d0a1960, C4<>;
S_0x578d8d08c020 .scope module, "pc" "pc_verilog" 3 50, 7 9 0, S_0x578d8d01bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 16 "opcode";
    .port_info 4 /INPUT 16 "operand";
    .port_info 5 /INPUT 4 "flags";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /OUTPUT 16 "pc";
    .port_info 8 /OUTPUT 16 "pc_debug_output";
P_0x578d8d08c220 .param/l "PC_JMP" 1 7 21, C4<0000>;
P_0x578d8d08c260 .param/l "PC_JMPC" 1 7 22, C4<0001>;
P_0x578d8d08c2a0 .param/l "PC_JMPC_REL" 1 7 25, C4<0100>;
P_0x578d8d08c2e0 .param/l "PC_JMPZ" 1 7 23, C4<0010>;
P_0x578d8d08c320 .param/l "PC_JMPZ_REL" 1 7 26, C4<0101>;
P_0x578d8d08c360 .param/l "PC_JMP_REL" 1 7 24, C4<0011>;
L_0x578d8d0a1aa0 .functor BUFZ 16, v0x578d8d08cfe0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7505eb64fd08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x578d8d08c7a0_0 name=_ivl_4
v0x578d8d08c8a0_0 .net "clk", 0 0, v0x578d8d08fc00_0;  alias, 1 drivers
v0x578d8d08c960_0 .net "flags", 3 0, v0x578d8d06e380_0;  alias, 1 drivers
v0x578d8d08ca50_0 .net "opcode", 15 0, v0x578d8d08e6b0_0;  alias, 1 drivers
v0x578d8d08caf0_0 .net "operand", 15 0, v0x578d8d08e750_0;  alias, 1 drivers
v0x578d8d08cc00_0 .net8 "pc", 15 0, RS_0x7505eb64fb58;  alias, 3 drivers
v0x578d8d08cca0_0 .net "pc_debug_output", 15 0, L_0x578d8d0a1aa0;  alias, 1 drivers
v0x578d8d08cd60_0 .net "pc_enable", 0 0, v0x578d8d08f720_0;  1 drivers
v0x578d8d08ce20_0 .net "pc_op_operation", 3 0, L_0x578d8d0a2090;  1 drivers
v0x578d8d08cf00_0 .net "pc_op_select", 3 0, L_0x578d8d0a1ff0;  1 drivers
v0x578d8d08cfe0_0 .var "pc_register", 15 0;
v0x578d8d08d0c0_0 .net "read_enable", 0 0, v0x578d8d08f890_0;  1 drivers
v0x578d8d08d180_0 .net "reset", 0 0, v0x578d8d0900c0_0;  alias, 1 drivers
E_0x578d8d06e740 .event posedge, v0x578d8d06e2e0_0;
L_0x578d8d0a1ff0 .part v0x578d8d08e6b0_0, 12, 4;
L_0x578d8d0a2090 .part v0x578d8d08e6b0_0, 8, 4;
L_0x578d8d0a2340 .functor MUXZ 16, o0x7505eb64fd08, v0x578d8d08cfe0_0, v0x578d8d08f890_0, C4<>;
S_0x578d8d08d340 .scope module, "ram" "ram_verilog" 3 62, 8 9 0, S_0x578d8d01bbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 16 "read_data";
P_0x578d8d068780 .param/l "RAM_READ" 1 8 20, C4<0010>;
P_0x578d8d0687c0 .param/l "RAM_WRITE" 1 8 19, C4<0001>;
v0x578d8d08d660_0 .net "addr", 7 0, L_0x578d8d0a25c0;  1 drivers
v0x578d8d08d740_0 .net "clk", 0 0, v0x578d8d08fc00_0;  alias, 1 drivers
v0x578d8d08d890_0 .net "opcode", 15 0, v0x578d8d08e6b0_0;  alias, 1 drivers
v0x578d8d08d9c0_0 .net "operand", 15 0, v0x578d8d08e750_0;  alias, 1 drivers
v0x578d8d08da60 .array "ram_array", 0 15, 0 7;
v0x578d8d08db20_0 .net "ram_op_operation", 3 0, L_0x578d8d0a2520;  1 drivers
v0x578d8d08dc00_0 .net "ram_op_select", 3 0, L_0x578d8d0a2480;  1 drivers
v0x578d8d08dce0_0 .var "read_data", 15 0;
v0x578d8d08ddf0_0 .net "read_enable", 0 0, v0x578d8d08f960_0;  1 drivers
v0x578d8d08df40_0 .net "reset", 0 0, v0x578d8d0900c0_0;  alias, 1 drivers
v0x578d8d08e070_0 .net8 "write_data", 15 0, RS_0x7505eb64fb58;  alias, 3 drivers
L_0x578d8d0a2480 .part v0x578d8d08e6b0_0, 12, 4;
L_0x578d8d0a2520 .part v0x578d8d08e6b0_0, 8, 4;
L_0x578d8d0a25c0 .part v0x578d8d08e750_0, 0, 8;
S_0x578d8d08e210 .scope module, "rom" "rom_verilog" 3 72, 9 10 0, S_0x578d8d01bbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /INPUT 1 "rom_enable";
    .port_info 2 /OUTPUT 16 "read_opcode";
    .port_info 3 /OUTPUT 16 "read_operand";
v0x578d8d08e460_0 .net8 "addr", 15 0, RS_0x7505eb64fb58;  alias, 3 drivers
v0x578d8d08e5d0_0 .var/i "i", 31 0;
v0x578d8d08e6b0_0 .var "read_opcode", 15 0;
v0x578d8d08e750_0 .var "read_operand", 15 0;
v0x578d8d08e810 .array "rom_array", 15 0, 31 0;
v0x578d8d08eb60_0 .net "rom_enable", 0 0, v0x578d8d08fad0_0;  1 drivers
v0x578d8d08e810_0 .array/port v0x578d8d08e810, 0;
v0x578d8d08e810_1 .array/port v0x578d8d08e810, 1;
E_0x578d8d068380/0 .event edge, v0x578d8d08eb60_0, v0x578d8d08bcb0_0, v0x578d8d08e810_0, v0x578d8d08e810_1;
v0x578d8d08e810_2 .array/port v0x578d8d08e810, 2;
v0x578d8d08e810_3 .array/port v0x578d8d08e810, 3;
v0x578d8d08e810_4 .array/port v0x578d8d08e810, 4;
v0x578d8d08e810_5 .array/port v0x578d8d08e810, 5;
E_0x578d8d068380/1 .event edge, v0x578d8d08e810_2, v0x578d8d08e810_3, v0x578d8d08e810_4, v0x578d8d08e810_5;
v0x578d8d08e810_6 .array/port v0x578d8d08e810, 6;
v0x578d8d08e810_7 .array/port v0x578d8d08e810, 7;
v0x578d8d08e810_8 .array/port v0x578d8d08e810, 8;
v0x578d8d08e810_9 .array/port v0x578d8d08e810, 9;
E_0x578d8d068380/2 .event edge, v0x578d8d08e810_6, v0x578d8d08e810_7, v0x578d8d08e810_8, v0x578d8d08e810_9;
v0x578d8d08e810_10 .array/port v0x578d8d08e810, 10;
v0x578d8d08e810_11 .array/port v0x578d8d08e810, 11;
v0x578d8d08e810_12 .array/port v0x578d8d08e810, 12;
v0x578d8d08e810_13 .array/port v0x578d8d08e810, 13;
E_0x578d8d068380/3 .event edge, v0x578d8d08e810_10, v0x578d8d08e810_11, v0x578d8d08e810_12, v0x578d8d08e810_13;
v0x578d8d08e810_14 .array/port v0x578d8d08e810, 14;
v0x578d8d08e810_15 .array/port v0x578d8d08e810, 15;
E_0x578d8d068380/4 .event edge, v0x578d8d08e810_14, v0x578d8d08e810_15;
E_0x578d8d068380 .event/or E_0x578d8d068380/0, E_0x578d8d068380/1, E_0x578d8d068380/2, E_0x578d8d068380/3, E_0x578d8d068380/4;
    .scope S_0x578d8d01a820;
T_0 ;
    %wait E_0x578d8d06e780;
    %load/vec4 v0x578d8d08a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578d8d08a520_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x578d8d08a520_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x578d8d08a520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578d8d08a8a0, 0, 4;
    %load/vec4 v0x578d8d08a520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578d8d08a520_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x578d8d08a5e0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x578d8d08a5e0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 33, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x578d8d08aa00_0;
    %load/vec4 v0x578d8d08a3a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578d8d08a8a0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x578d8d01a500;
T_1 ;
    %wait E_0x578d8d01d500;
    %load/vec4 v0x578d8d088cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x578d8d01d010_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x578d8d06e380_0, 0, 4;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x578d8d0677b0_0;
    %load/vec4 v0x578d8d067710_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %load/vec4 v0x578d8d062dd0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %load/vec4 v0x578d8d062dd0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %load/vec4 v0x578d8d062dd0_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %load/vec4 v0x578d8d062dd0_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %load/vec4 v0x578d8d062dd0_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x578d8d06a9f0_0;
    %pad/u 17;
    %load/vec4 v0x578d8d062dd0_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x578d8d088bd0_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x578d8d088bd0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x578d8d01d010_0, 0, 16;
    %load/vec4 v0x578d8d0677b0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x578d8d088bd0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578d8d06e380_0, 4, 1;
    %load/vec4 v0x578d8d088bd0_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578d8d06e380_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x578d8d08c020;
T_2 ;
    %wait E_0x578d8d06e740;
    %load/vec4 v0x578d8d08d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x578d8d08cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x578d8d08cf00_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x578d8d08ce20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %load/vec4 v0x578d8d08cfe0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v0x578d8d08caf0_0;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v0x578d8d08c960_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x578d8d08caf0_0;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %load/vec4 v0x578d8d08cfe0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v0x578d8d08c960_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x578d8d08caf0_0;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x578d8d08cfe0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v0x578d8d08cfe0_0;
    %load/vec4 v0x578d8d08caf0_0;
    %add;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v0x578d8d08c960_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x578d8d08cfe0_0;
    %load/vec4 v0x578d8d08caf0_0;
    %add;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v0x578d8d08cfe0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v0x578d8d08c960_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x578d8d08cfe0_0;
    %load/vec4 v0x578d8d08caf0_0;
    %add;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %load/vec4 v0x578d8d08cfe0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x578d8d08cfe0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x578d8d08cfe0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x578d8d08d340;
T_3 ;
    %wait E_0x578d8d06e780;
    %load/vec4 v0x578d8d08dc00_0;
    %load/vec4 v0x578d8d08db20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x578d8d08dce0_0, 0;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x578d8d08e070_0;
    %pad/u 8;
    %ix/getv 3, v0x578d8d08d660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578d8d08da60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x578d8d08dce0_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x578d8d08ddf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %ix/getv 4, v0x578d8d08d660_0;
    %load/vec4a v0x578d8d08da60, 4;
    %pad/u 16;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x578d8d08dce0_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x578d8d08e210;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578d8d08e5d0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x578d8d08e5d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x578d8d08e5d0_0;
    %store/vec4a v0x578d8d08e810, 4, 0;
    %load/vec4 v0x578d8d08e5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578d8d08e5d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 9 27 "$readmemh", "program.mem", v0x578d8d08e810 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x578d8d08e210;
T_5 ;
    %wait E_0x578d8d068380;
    %load/vec4 v0x578d8d08eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 4, v0x578d8d08e460_0;
    %load/vec4a v0x578d8d08e810, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x578d8d08e6b0_0, 0, 16;
    %ix/getv 4, v0x578d8d08e460_0;
    %load/vec4a v0x578d8d08e810, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x578d8d08e750_0, 0, 16;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x578d8d01bbd0;
T_6 ;
    %wait E_0x578d8d06e780;
    %load/vec4 v0x578d8d08fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578d8d08ee00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x578d8d08f1e0_0;
    %assign/vec4 v0x578d8d08ee00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x578d8d01bbd0;
T_7 ;
    %wait E_0x578d8d06d500;
    %load/vec4 v0x578d8d08ee00_0;
    %store/vec4 v0x578d8d08f1e0_0, 0, 3;
    %load/vec4 v0x578d8d08ee00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x578d8d08f1e0_0, 0, 3;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x578d8d08f1e0_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x578d8d08f1e0_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x578d8d08f1e0_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x578d8d08f1e0_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x578d8d08f1e0_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x578d8d01bbd0;
T_8 ;
    %wait E_0x578d8d00ba70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578d8d08f890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578d8d08f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578d8d08eca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578d8d08f960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578d8d08fad0_0, 0, 1;
    %load/vec4 v0x578d8d08ee00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578d8d08f890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578d8d08fad0_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x578d8d08f2c0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 34, 0, 8;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578d8d08eca0_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x578d8d08f2c0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 66, 0, 8;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578d8d08f960_0, 0, 1;
T_8.8 ;
T_8.7 ;
    %jmp T_8.5;
T_8.2 ;
    %jmp T_8.5;
T_8.3 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578d8d08f720_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x578d8d01ab40;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x578d8d08fc00_0;
    %inv;
    %store/vec4 v0x578d8d08fc00_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x578d8d01ab40;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578d8d08fc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578d8d0900c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578d8d0900c0_0, 0, 1;
    %wait E_0x578d8cfe8480;
    %delay 300000, 0;
    %vpi_call 2 45 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x578d8d01ab40;
T_11 ;
    %vpi_call 2 51 "$monitor", "Time=%t | PC=%h | STATE=%h | Data bus value=%h | opcode=%h | operand=%h", $time, v0x578d8d090020_0, v0x578d8d08fcc0_0, v0x578d8d08fdb0_0, v0x578d8d08feb0_0, v0x578d8d08ff80_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "processor_verilog_tb.v";
    "processor_verilog.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
    "pc_verilog.v";
    "ram_verilog.v";
    "rom_verilog.v";
