// Seed: 3449875138
module module_0;
  supply1 id_1, id_2, id_3;
  wire id_4;
  always id_2 = id_2;
  wire id_5;
  genvar id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wand id_7
);
  assign id_3 = id_7;
  logic [7:0] id_9;
  assign id_9[1'h0] = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
