/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [9:0] _04_;
  wire [34:0] _05_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[60] ? in_data[45] : in_data[35]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[15] | celloutsig_1_1z);
  assign celloutsig_0_25z = ~(celloutsig_0_19z | celloutsig_0_14z);
  assign celloutsig_0_42z = ~celloutsig_0_2z[2];
  assign celloutsig_0_19z = ~((celloutsig_0_1z | celloutsig_0_16z[1]) & celloutsig_0_6z);
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_11z[2]) & (celloutsig_0_0z | celloutsig_0_8z[2]));
  assign celloutsig_0_21z = ~((celloutsig_0_8z[0] | celloutsig_0_16z[0]) & (celloutsig_0_1z | celloutsig_0_9z));
  assign celloutsig_0_28z = ~(celloutsig_0_22z ^ celloutsig_0_24z[3]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z ^ celloutsig_1_9z[10]);
  assign celloutsig_1_18z = ~(in_data[191] ^ celloutsig_1_3z);
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 3'h0;
    else _16_ <= { in_data[166], celloutsig_1_1z, celloutsig_1_1z };
  assign { _03_[2:1], _01_ } = _16_;
  reg [9:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 10'h000;
    else _17_ <= { in_data[129:125], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _04_[9:7], _00_, _04_[5:0] } = _17_;
  reg [34:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 35'h000000000;
    else _18_ <= { celloutsig_0_2z[8:3], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z };
  assign { _05_[34:2], _02_, _05_[0] } = _18_;
  assign celloutsig_1_13z = { _03_[2:1], _01_, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z } & { in_data[135:131], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_4z = { in_data[174], celloutsig_1_3z, celloutsig_1_3z } < { _03_[2:1], _01_ };
  assign celloutsig_1_10z = { celloutsig_1_0z[11:3], celloutsig_1_3z, celloutsig_1_1z } < { celloutsig_1_0z[16:8], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_41z = celloutsig_0_25z & ~(celloutsig_0_28z);
  assign celloutsig_0_14z = celloutsig_0_9z & ~(celloutsig_0_10z[3]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[68]);
  assign celloutsig_1_9z = celloutsig_1_0z[17:3] * { _04_[4:2], _04_[9:7], _00_, _04_[5:0], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_0z ? { in_data[87:84], 1'h1, celloutsig_0_1z, 3'h7 } : in_data[8:0];
  assign celloutsig_0_10z = - in_data[27:19];
  assign celloutsig_1_19z = { celloutsig_1_14z[1:0], _03_[2:1], _01_, celloutsig_1_10z, celloutsig_1_5z } !== { celloutsig_1_14z[2:1], celloutsig_1_18z, celloutsig_1_18z, _03_[2:1], _01_ };
  assign celloutsig_0_4z = | celloutsig_0_2z[8:3];
  assign celloutsig_1_5z = | celloutsig_1_0z[7:0];
  assign celloutsig_1_3z = ~^ { in_data[117:112], celloutsig_1_1z };
  assign celloutsig_0_6z = ~^ celloutsig_0_2z[5:3];
  assign celloutsig_1_1z = ^ { celloutsig_1_0z[13:9], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_0z[2:1], celloutsig_1_6z, celloutsig_1_10z } << { celloutsig_1_13z[4:2], celloutsig_1_11z };
  assign celloutsig_0_3z = in_data[17:5] <<< { in_data[39:29], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_3z[5:3], celloutsig_0_1z } <<< celloutsig_0_3z[4:1];
  assign celloutsig_1_0z = in_data[187:168] ^ in_data[152:133];
  assign celloutsig_0_8z = { celloutsig_0_3z[10:9], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z } ^ { in_data[6:3], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_3z[3:1] ^ celloutsig_0_2z[8:6];
  assign celloutsig_0_24z = _05_[10:3] ^ in_data[67:60];
  assign celloutsig_0_9z = ~((celloutsig_0_6z & celloutsig_0_4z) | (celloutsig_0_2z[0] & celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_21z & celloutsig_0_0z) | (celloutsig_0_12z & celloutsig_0_12z));
  assign _03_[0] = _01_;
  assign _04_[6] = _00_;
  assign _05_[1] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
