****************************************************************************************

				RisKy1 SIM Folder

    RisKy1 CPU - A highly parameterized, 5 stage pipelined CPU based on RISC-V ISA
----------------------------------------------------------------------------------------

      Author: Kirk Weedman (kirk@hdlexpress.com)
    Position: Design/Verification Engineer (Project Owner)
Organization: HDLexpress.com

----------------------------------------------------------------------------------------

FOLDER ORGANIZATION:


- divider:  Test to verify operation of the current RisKy1 CPU divider/remainder module sdiv_N_by_N.sv.
         
- multiplier:  Test to verify operation of an integer 32x32 multiplier (mult_N_by_N.sv) that could be used in the design

- rand:     Test - not completed

- risky1-core:  Test used to run code in simulations to verify the functionality/operation of the RisKy1 CPU
   
****************************************************************************************
