<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>phase_diff Source File &mdash; Bedrock  documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css" />

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            Bedrock
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../general-docs.html">General Docs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rtsim-module.html">RTSIM Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dsp-digaree-module.html">DSP Digaree Module</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Bedrock</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">phase_diff Source File</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/_gen_src_rst/phase_diff_source.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="phase-diff-source-file">
<span id="phase-diff-source"></span><h1>phase_diff Source File<a class="headerlink" href="#phase-diff-source-file" title="Permalink to this heading">ÔÉÅ</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>
<span class="linenos"> 2</span>
<span class="linenos"> 3</span><span class="c1">// DMTD measurement of clock phasing</span>
<span class="linenos"> 4</span><span class="k">module</span><span class="w"> </span><span class="n">phase_diff</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos"> 5</span><span class="w">     </span><span class="c1">// Default parameters tuned for LCLS-II LLRF Digitizer,</span>
<span class="linenos"> 6</span><span class="w">     </span><span class="c1">// where unknown clocks are 94.286 MHz and sampling clock is 200 MHz.</span>
<span class="linenos"> 7</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">order1</span><span class="o">=</span><span class="mh">1</span><span class="p">,</span>
<span class="linenos"> 8</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">order2</span><span class="o">=</span><span class="mh">1</span><span class="p">,</span>
<span class="linenos"> 9</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">dw</span><span class="o">=</span><span class="mh">14</span><span class="p">,</span>
<span class="linenos">10</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">adv</span><span class="o">=</span><span class="mh">3861</span><span class="p">,</span>
<span class="linenos">11</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">delta</span><span class="o">=</span><span class="mh">16</span>
<span class="linenos">12</span>
<span class="linenos">13</span><span class="p">)</span><span class="w"> </span><span class="p">(</span>
<span class="linenos">14</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">uclk1</span><span class="p">,</span><span class="w">  </span><span class="c1">// unknown clock 1</span>
<span class="linenos">15</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">uclk2</span><span class="p">,</span><span class="w">  </span><span class="c1">// unknown clock 2</span>
<span class="linenos">16</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">uclk2g</span><span class="p">,</span>
<span class="linenos">17</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">sclk</span><span class="p">,</span><span class="w">   </span><span class="c1">// sampling clock</span>
<span class="linenos">18</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">rclk</span><span class="p">,</span><span class="w">   </span><span class="c1">// readout clock (data transfer, local bus)</span>
<span class="linenos">19</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">err</span><span class="p">,</span>
<span class="linenos">20</span><span class="w">     </span><span class="c1">// the following are in rclk domain</span>
<span class="linenos">21</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">phdiff_out</span><span class="p">,</span>
<span class="linenos">22</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">vfreq_out</span><span class="p">,</span>
<span class="linenos">23</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">err_ff</span>
<span class="linenos">24</span><span class="p">);</span>
<span class="linenos">25</span><span class="c1">// For the default dw=14 case, the previous 32-bit status word</span>
<span class="linenos">26</span><span class="c1">// (fully in the rclk domain) can be constructed externally as</span>
<span class="linenos">27</span><span class="c1">//   wire [31:0] status_out = {err_ff, vfreq_out, 4&#39;b0, phdiff_out};</span>
<span class="linenos">28</span><span class="c1">//   32                     =  1     + 14       + 4   + 13</span>
<span class="linenos">29</span>
<span class="linenos">30</span><span class="c1">// XXX vfreq_out could have extra msbs added by unwrapping, or better still,</span>
<span class="linenos">31</span><span class="c1">// adding higher-order bits to phaset.</span>
<span class="linenos">32</span>
<span class="linenos">33</span><span class="c1">// Two phase trackers</span>
<span class="linenos">34</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">phaset_out1</span><span class="p">,</span><span class="w"> </span><span class="n">phaset_out2</span><span class="p">;</span>
<span class="linenos">35</span><span class="kt">wire</span><span class="w"> </span><span class="n">fault1</span><span class="p">,</span><span class="w"> </span><span class="n">fault2</span><span class="p">;</span>
<span class="linenos">36</span><span class="n">phaset</span><span class="w"> </span><span class="p">#(.</span><span class="n">order</span><span class="p">(</span><span class="n">order1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">dw</span><span class="p">(</span><span class="n">dw</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">adv</span><span class="p">(</span><span class="n">adv</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">delta</span><span class="p">(</span><span class="n">delta</span><span class="p">))</span><span class="w"> </span><span class="n">track1</span><span class="p">(</span>
<span class="linenos">37</span><span class="w">     </span><span class="p">.</span><span class="n">uclk</span><span class="p">(</span><span class="n">uclk1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">uclkg</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">sclk</span><span class="p">(</span><span class="n">sclk</span><span class="p">),</span>
<span class="linenos">38</span><span class="w">     </span><span class="p">.</span><span class="n">phase</span><span class="p">(</span><span class="n">phaset_out1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">fault</span><span class="p">(</span><span class="n">fault1</span><span class="p">));</span>
<span class="linenos">39</span><span class="n">phaset</span><span class="w"> </span><span class="p">#(.</span><span class="n">order</span><span class="p">(</span><span class="n">order2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">dw</span><span class="p">(</span><span class="n">dw</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">adv</span><span class="p">(</span><span class="n">adv</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">delta</span><span class="p">(</span><span class="n">delta</span><span class="p">))</span><span class="w"> </span><span class="n">track2</span><span class="p">(</span>
<span class="linenos">40</span><span class="w">     </span><span class="p">.</span><span class="n">uclk</span><span class="p">(</span><span class="n">uclk2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">uclkg</span><span class="p">(</span><span class="n">uclk2g</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">sclk</span><span class="p">(</span><span class="n">sclk</span><span class="p">),</span>
<span class="linenos">41</span><span class="w">     </span><span class="p">.</span><span class="n">phase</span><span class="p">(</span><span class="n">phaset_out2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">fault</span><span class="p">(</span><span class="n">fault2</span><span class="p">));</span>
<span class="linenos">42</span>
<span class="linenos">43</span><span class="c1">// Don&#39;t assume sclk phase is stable, just report the difference.</span>
<span class="linenos">44</span><span class="c1">// msb of phaset_out* is useless, just represents internal divider state;</span>
<span class="linenos">45</span><span class="c1">// that msb will be dropped in the pass through data_xdomain below.</span>
<span class="linenos">46</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ph_diff_sclk</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">47</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ph_sum</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">ph_sum_old</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">vernier_freq</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">48</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">9</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cnt</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">49</span><span class="kt">wire</span><span class="w"> </span><span class="n">tick</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">cnt</span><span class="p">;</span>
<span class="linenos">50</span><span class="kt">wire</span><span class="w"> </span><span class="n">fault</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">fault1</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">fault2</span><span class="p">;</span>
<span class="linenos">51</span><span class="kt">reg</span><span class="w"> </span><span class="n">err_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">52</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">53</span><span class="w">     </span><span class="n">ph_diff_sclk</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">phaset_out1</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">phaset_out2</span><span class="p">;</span>
<span class="linenos">54</span><span class="w">     </span><span class="n">ph_sum</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">phaset_out1</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">phaset_out2</span><span class="p">;</span>
<span class="linenos">55</span><span class="w">     </span><span class="n">cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cnt</span><span class="o">+</span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">56</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">tick</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">fault</span><span class="p">)</span><span class="w"> </span><span class="n">err_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">fault</span><span class="p">;</span>
<span class="linenos">57</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">tick</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">58</span><span class="w">             </span><span class="n">ph_sum_old</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">ph_sum</span><span class="p">;</span>
<span class="linenos">59</span><span class="w">             </span><span class="n">vernier_freq</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">ph_sum</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">ph_sum_old</span><span class="p">;</span>
<span class="linenos">60</span><span class="w">     </span><span class="k">end</span>
<span class="linenos">61</span><span class="k">end</span>
<span class="linenos">62</span><span class="k">assign</span><span class="w"> </span><span class="n">err</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">err_r</span><span class="p">;</span><span class="w">  </span><span class="c1">// no fancy clock domain crossing</span>
<span class="linenos">63</span>
<span class="linenos">64</span><span class="c1">// Periodically pass the result to rclk domain</span>
<span class="linenos">65</span><span class="n">data_xdomain</span><span class="w"> </span><span class="p">#(.</span><span class="n">size</span><span class="p">(</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="p">))</span><span class="w"> </span><span class="n">xdom1</span><span class="p">(</span>
<span class="linenos">66</span><span class="w">     </span><span class="p">.</span><span class="n">clk_in</span><span class="p">(</span><span class="n">sclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">gate_in</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cnt</span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="n">ph_diff_sclk</span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<span class="linenos">67</span><span class="w">     </span><span class="p">.</span><span class="n">clk_out</span><span class="p">(</span><span class="n">rclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_out</span><span class="p">(</span><span class="n">phdiff_out</span><span class="p">));</span>
<span class="linenos">68</span><span class="n">data_xdomain</span><span class="w"> </span><span class="p">#(.</span><span class="n">size</span><span class="p">(</span><span class="n">dw</span><span class="p">))</span><span class="w"> </span><span class="n">xdom2</span><span class="p">(</span><span class="w">  </span><span class="c1">// inefficient</span>
<span class="linenos">69</span><span class="w">     </span><span class="p">.</span><span class="n">clk_in</span><span class="p">(</span><span class="n">sclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">gate_in</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cnt</span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="n">vernier_freq</span><span class="p">),</span>
<span class="linenos">70</span><span class="w">     </span><span class="p">.</span><span class="n">clk_out</span><span class="p">(</span><span class="n">rclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_out</span><span class="p">(</span><span class="n">vfreq_out</span><span class="p">));</span>
<span class="linenos">71</span>
<span class="linenos">72</span><span class="n">reg_tech_cdc</span><span class="w"> </span><span class="n">err_cdc</span><span class="p">(.</span><span class="n">I</span><span class="p">(</span><span class="n">err_r</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">C</span><span class="p">(</span><span class="n">rclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O</span><span class="p">(</span><span class="n">err_ff</span><span class="p">));</span>
<span class="linenos">73</span><span class="k">endmodule</span>
</pre></div>
</div>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, LBNL ATG.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>