# Copyright (C) 1991-2010 Altera Corporation,,,,,,
# Your use of Altera Corporation's design tools, logic functions ,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,
# functions, and any output files from any of the foregoing ,,,,,
# (including device programming or simulation files), and any ,,,,,
# associated documentation or information are expressly subject ,,,,,,
# to the terms and conditions of the Altera Program License ,,,,,,
# Subscription Agreement, Altera MegaCore Function License ,,,,,
# Agreement, or other applicable license agreement, including, ,,,
# without limitation, that your use is for the sole purpose of ,,,,,
# programming logic devices manufactured by Altera and sold by ,,,,,,
# Altera or its authorized distributors.  Please refer to the ,,,,,,
# applicable agreement for further details.,,,,,,
,,,,,,
# Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition,,,,,,
# File: C:/Users/emmae/OneDrive/Documents/fifo/fifo1.csv,,,,,,
# Generated on: Wed Nov 14 11:10:02 2018,,,,,,
,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.,,,,,,
,,,,,,
To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
clk,Input,PIN_Y2,,,,
data_in[7],Input,PIN_AB28,,,,
data_in[6],Input,PIN_AC28,,,,
data_in[5],Input,PIN_AC27,,,,
data_in[4],Input,PIN_AD27,,,,
data_in[3],Input,PIN_AB27,,,,
data_in[2],Input,PIN_AC26,,,,
data_in[1],Input,PIN_AD26,,,,
data_in[0],Input,PIN_AB26,,,,
data_out[7],Output,PIN_G19,,,,
data_out[6],Output,PIN_F19,,,,
data_out[5],Output,PIN_E19,,,,
data_out[4],Output,PIN_F21,,,,
data_out[3],Output,PIN_F18,,,,
data_out[2],Output,PIN_E18,,,,
data_out[1],Output,PIN_J19,,,,
data_out[0],Output,PIN_H19,,,,
empty,Output,PIN_H15,,,,
full,Output,PIN_G15,,,,
halfempty,Output,PIN_G16,,,,
halffull,Output,PIN_F15,,,,
read,Input,PIN_Y24,,,,
rst,Input,PIN_Y23,,,,
size[7],Output,PIN_G21,,,,
size[6],Output,PIN_G22,,,,
size[5],Output,PIN_G20,,,,
size[4],Output,PIN_H21,,,,
size[3],Output,PIN_E24,,,,
size[2],Output,PIN_E25,,,,
size[1],Output,PIN_E22,,,,
size[0],Output,PIN_E21,,,,
write,Input,PIN_AA22,,,,
