# Compile of FetchDecode_Reg.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 05:43:16 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# ** Fatal: (vsim-3817) Port "rest" of entity "decodeexecute_reg" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeExecuteBuffer File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/DecodeExecute_Reg.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 05:43:16 on May 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of ALU.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Instruction_Memory.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegFile.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of PredictorReg.vhd was successful.
# Compile of Data_Memory.vhd was successful.
# Compile of ProtectedFlagReg.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of WriteBack.vhd was successful.
# Compile of ExecuteMemory_Reg.vhd was successful.
# Compile of FetchDecode_Reg.vhd was successful.
# Compile of MemoryWriteBack_Reg.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of ForwardingUnit.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 05:45:04 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
quit -sim
# End time: 05:45:24 on May 17,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 14
# Compile of ProcessorFinal.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# Compile of ProcessorFinal.vhd failed with 1 errors.
# Compile of ProcessorFinal.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# Compile of Execute.vhd failed with 1 errors.
# Compile of Execute.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 07:16:28 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000000 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
force -freeze sim:/proccessorfinal/rst 0 0
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 07:42:36 on May 17,2024, Elapsed time: 0:26:08
# Errors: 0, Warnings: 30
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 07:42:48 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 07:16:28 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000000 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
force -freeze sim:/proccessorfinal/rst 0 0
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
run
run
run
run
run
force -freeze sim:/proccessorfinal/FetchStall 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/proccessorfinal/FetchPCPlus 00000000000000000000000010100000 0
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 16850 ps ###############
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__93 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__26 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value X (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 3
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 16850 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 16850 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 16850 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 16850 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 16850 ps.
quit -sim
# End time: 07:53:23 on May 17,2024, Elapsed time: 0:10:35
# Errors: 5, Warnings: 23
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 07:53:55 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
force -freeze sim:/proccessorfinal/rst 0 0
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
run
run
run
force -freeze sim:/proccessorfinal/FetchStall 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 450 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 450 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 650 ps ###############
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__93 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__26 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value X (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 3
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 650 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 650 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 650 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 650 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 650 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 650 ps.
quit -sim
# End time: 15:30:16 on May 17,2024, Elapsed time: 7:36:21
# Errors: 6, Warnings: 22
# Compile of Fetch.vhd was successful.
# Compile of Fetch.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 15:33:05 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 07:53:55 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
run
run
force -freeze sim:/proccessorfinal/rst 0 0
run
quit -sim
# End time: 16:22:45 on May 17,2024, Elapsed time: 0:49:40
# Errors: 0, Warnings: 22
# Compile of Instruction_Memory.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Fetch.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 16:23:23 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 000000000000000000000000000001111 0
# Value length (33) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 000000000000000000000000000001111 0.
# 
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000011 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/FetchStall 0 0
force -freeze sim:/proccessorfinal/FetchExceptionSel 0 0
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 350 ps ###############
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__93 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__26 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value X (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 3
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
quit -sim
# End time: 16:39:42 on May 17,2024, Elapsed time: 0:16:19
# Errors: 6, Warnings: 24
# Compile of Decode.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 16:40:00 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 16:23:23 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 000000000000000000000000000001111 0
# Value length (33) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 000000000000000000000000000001111 0.
# 
# Value length (33) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 000000000000000000000000000001111 0.
# 
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000011 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/FetchStall 0 0
force -freeze sim:/proccessorfinal/FetchExceptionSel 0 0
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 350 ps ###############
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__93 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__26 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value X (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 3
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
quit -sim
# End time: 17:01:20 on May 17,2024, Elapsed time: 0:21:20
# Errors: 2, Warnings: 21
# Compile of ProcessorFinal.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# Compile of ProcessorFinal.vhd failed with 2 errors.
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 17:19:57 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 1 0
run
quit -sim
# End time: 17:23:07 on May 17,2024, Elapsed time: 0:03:10
# Errors: 0, Warnings: 21
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 17:27:20 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 17:19:57 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 1 0
run
quit -sim
# End time: 18:39:30 on May 17,2024, Elapsed time: 1:12:10
# Errors: 0, Warnings: 19
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 18:39:59 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 17:19:57 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /proccessorfinal/FetchStage/IM1/ram
mem save -o {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} -f mti -data symbolic -addr hex /proccessorfinal/FetchStage/IM1/ram
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 250 ps ###############
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedB @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedB @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__93 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__26 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value X (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 3
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 250 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 250 ps.
quit -sim
# End time: 18:52:06 on May 17,2024, Elapsed time: 0:12:07
# Errors: 2, Warnings: 21
# Compile of Controller.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 18:52:18 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 18:39:59 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 17:19:57 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /proccessorfinal/FetchStage/IM1/ram
mem save -o {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} -f mti -data symbolic -addr hex /proccessorfinal/FetchStage/IM1/ram
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 250 ps ###############
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedB @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedB @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__93 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__26 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value X (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 3
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 250 ps.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
run
run
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 350 ps.
quit -sim
# End time: 19:31:26 on May 17,2024, Elapsed time: 0:39:08
# Errors: 1, Warnings: 20
# Compile of ProcessorFinal.vhd was successful.
# vsim -gui work.proccessorfinal 
# Start time: 18:39:59 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 17:19:57 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
mem save -o {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} -f mti -data symbolic -addr hex /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem save
# Usage: mem save -outfile <filename> [-addressradix {dec | hex}] [-dataradix <radix_type>] [-format {bin | hex | mti}] [-compress | -noaddress] [<path>] [-startaddress <st> -endaddress <end>] [-wordsperline <Nwords>]
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/en 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/rst 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
run
# No Design Loaded!
#############  Autofindloop Analysis  ###############
#############  Loop found at time 250 ps ###############
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedA @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedB @ sub-iteration 0 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/extendedB @ sub-iteration 0 at Value Z (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:22)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__93 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__26 @ sub-iteration 1
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value unknown (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#       Signal: /proccessorfinal/ExecuteStage/ALU1/ALUout_sig @ sub-iteration 2 at Value X (D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/ALU.vhd:20)
#   Active process: /proccessorfinal/ExecuteStage/ALU1/line__75 @ sub-iteration 3
#     Source: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Execute.vhd:87
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 250 ps.
restart
# No Design Loaded!
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/en 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/rst 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
restart
# No Design Loaded!
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/en 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/rst 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
restart
# No Design Loaded!
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/en 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/rst 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 19:33:08 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1 \
sim:/proccessorfinal/WriteBackAddress2 \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase - Copy.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
# Value length (33) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 00000000000000000000111111111100 0.
# 
force -freeze sim:/proccessorfinal/InPort 00000000000000000000111111111100 0
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1150 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1150 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1250 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1250 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
quit -sim
# End time: 20:25:35 on May 17,2024, Elapsed time: 0:52:27
# Errors: 0, Warnings: 32
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 20:25:58 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
quit -sim
# End time: 20:40:46 on May 17,2024, Elapsed time: 0:14:48
# Errors: 0, Warnings: 33
# Compile of ProcessorFinal.vhd failed with 1 errors.
# Compile of WriteBack.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 20:41:46 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 20:25:58 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Fatal: (vsim-3734) Index value 4096 is out of range 0 to 4095.
#    Time: 1050 ps  Iteration: 1  Process: /proccessorfinal/FetchStage/IM1/line__21 File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd
# Fatal error in Process line__21 at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd line 24
# 
# HDL call sequence:
# Stopped at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd 24 Process line__21
# 
quit -sim
# End time: 20:56:13 on May 17,2024, Elapsed time: 0:14:27
# Errors: 1, Warnings: 21
# Compile of Controller.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 20:56:25 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 20:41:46 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 20:25:58 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Fatal: (vsim-3734) Index value 4096 is out of range 0 to 4095.
#    Time: 1050 ps  Iteration: 1  Process: /proccessorfinal/FetchStage/IM1/line__21 File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd
# Fatal error in Process line__21 at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd line 24
# 
# HDL call sequence:
# Stopped at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd 24 Process line__21
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Fatal: (vsim-3734) Index value 4096 is out of range 0 to 4095.
#    Time: 1050 ps  Iteration: 1  Process: /proccessorfinal/FetchStage/IM1/line__21 File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd
# Fatal error in Process line__21 at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd line 24
# 
# HDL call sequence:
# Stopped at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd 24 Process line__21
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd 24 Process line__21
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd 24 Process line__21
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd 24 Process line__21
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Fatal: (vsim-3734) Index value 4096 is out of range 0 to 4095.
#    Time: 1050 ps  Iteration: 1  Process: /proccessorfinal/FetchStage/IM1/line__21 File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd
# Fatal error in Process line__21 at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd line 24
# 
# HDL call sequence:
# Stopped at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd 24 Process line__21
# 
quit -sim
# End time: 21:08:58 on May 17,2024, Elapsed time: 0:12:33
# Errors: 1, Warnings: 21
# Compile of Controller.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 21:09:25 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
quit -sim
# End time: 21:19:38 on May 17,2024, Elapsed time: 0:10:13
# Errors: 0, Warnings: 14
# Compile of Controller.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 21:20:16 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1050 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Fatal: (vsim-3734) Index value 4096 is out of range 0 to 4095.
#    Time: 1050 ps  Iteration: 1  Process: /proccessorfinal/FetchStage/IM1/line__21 File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd
# Fatal error in Process line__21 at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd line 24
# 
# HDL call sequence:
# Stopped at D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Instruction_Memory.vhd 24 Process line__21
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 49152 -fillradix symbolic -skip 0 /proccessorfinal/FetchStage/IM1/ram
# ** UI-Msg: (vsim-4026) Value "'4'" does not represent a literal of the enumeration type.
# (vsim-3654) Value '49152' is not legal for this signal.
mem load -filltype value -filldata 1100000000000000 -fillradix symbolic -skip 0 /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
mem load -filltype value -filldata 0000100010010000 -fillradix symbolic -skip 0 -startaddress 4 -endaddress 4095 /proccessorfinal/FetchStage/IM1/ram
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000100010010000 -fillradix symbolic -skip 0 -startaddress 4 -endaddress 4095 /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata 0000100010010000 -fillradix symbolic -skip 0 -startaddress 0 -endaddress 3 /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic -skip 0 -startaddress 0 -endaddress 4095 /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata 0000100010010000 -fillradix symbolic -skip 0 -startaddress 4 -endaddress 4095 /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic -skip 0 -startaddress 0 -endaddress 3 /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata 1100100010010000 -fillradix symbolic -skip 0 -startaddress 4 -endaddress 4095 /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000011 0
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001111 0
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic -skip 0 -startaddress 0 -endaddress 3 /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata 0000000010010000 -fillradix symbolic -skip 0 -startaddress 4 -endaddress 4095 /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
mem save -o {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} -f mti -data symbolic -addr hex /proccessorfinal/FetchStage/IM1/ram
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
quit -sim
# End time: 22:04:51 on May 17,2024, Elapsed time: 0:44:35
# Errors: 0, Warnings: 11
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 22:05:23 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/MemoryStage/ProtectedFlagRegInstance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
quit -sim
# End time: 22:34:39 on May 17,2024, Elapsed time: 0:29:16
# Errors: 0, Warnings: 12
# Compile of ALU.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Instruction_Memory.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegFile.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of PredictorReg.vhd was successful.
# Compile of Data_Memory.vhd was successful.
# Compile of ProtectedFlagReg.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of WriteBack.vhd was successful.
# Compile of ExecuteMemory_Reg.vhd was successful.
# Compile of FetchDecode_Reg.vhd was successful.
# Compile of MemoryWriteBack_Reg.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of ForwardingUnit.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 22:35:22 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run
quit -sim
# End time: 22:47:29 on May 17,2024, Elapsed time: 0:12:07
# Errors: 0, Warnings: 9
# Compile of RegFile.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 22:48:15 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
quit -sim
# End time: 22:51:45 on May 17,2024, Elapsed time: 0:03:30
# Errors: 0, Warnings: 6
# Compile of RegFile.vhd was successful.
# Load canceled
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 22:53:09 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 22:48:15 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run
quit -sim
# End time: 22:58:48 on May 17,2024, Elapsed time: 0:05:39
# Errors: 0, Warnings: 6
# Compile of RegFile.vhd failed with 1 errors.
# Compile of RegFile.vhd failed with 1 errors.
# Compile of RegFile.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 23:02:14 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 22:53:09 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 22:48:15 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run

quit -sim
# End time: 23:05:53 on May 17,2024, Elapsed time: 0:03:39
# Errors: 0, Warnings: 12
# Compile of RegFile.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 23:06:06 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 22:53:09 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 22:48:15 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run

run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1700 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1700 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1800 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1800 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
quit -sim
# End time: 23:21:39 on May 17,2024, Elapsed time: 0:15:33
# Errors: 0, Warnings: 17
# Compile of Controller.vhd failed with 1 errors.
# Compile of Controller.vhd failed with 1 errors.
# Compile of Controller.vhd failed with 1 errors.
# Compile of Controller.vhd failed with 1 errors.
# Compile of Controller.vhd failed with 1 errors.
# Compile of Controller.vhd was successful.
# Compile of Controller.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 23:40:20 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 23:41:24 on May 17,2024, Elapsed time: 0:01:04
# Errors: 0, Warnings: 10
# Compile of my_DFF.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 23:49:30 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run
quit -sim
# End time: 23:58:53 on May 17,2024, Elapsed time: 0:09:23
# Errors: 0, Warnings: 12
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 23:59:35 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:02:52 on May 18,2024, Elapsed time: 0:03:17
# Errors: 0, Warnings: 10
# Compile of my_DFF.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 00:04:02 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
quit -sim
# End time: 00:10:40 on May 18,2024, Elapsed time: 0:06:38
# Errors: 0, Warnings: 14
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 00:11:43 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
quit -sim
# End time: 00:31:10 on May 18,2024, Elapsed time: 0:19:27
# Errors: 0, Warnings: 16
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 00:42:27 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 00:42:52 on May 18,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
# Compile of ForwardingUnit.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 02:16:56 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata {0000001100000000 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000011001 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111111111111111 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111001100100000 0
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic -skip 0 -startaddress 0 -endaddress 3 /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata 1101110000000000 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype value -filldata 0000000000000111 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(5)
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCaseOneOperand.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
quit -sim
# End time: 03:06:10 on May 18,2024, Elapsed time: 0:49:14
# Errors: 0, Warnings: 15
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 03:06:38 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata {1101110000000000 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype value -filldata 0000000000000011 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(5)
mem load -filltype value -filldata {1101110000000000 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(5)
mem load -filltype value -filldata 1100000000000000 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype value -filldata 0000000000000001 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(6)
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 450 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 450 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 700 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 700 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata 1101010000010000 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype value -filldata 0000000000000001 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(5)
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
mem load -filltype value -filldata {00000000000000000000000001000000 } -fillradix symbolic /proccessorfinal/DecodeStage/RegFile1/ram(1)
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata 1101110000000000 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype value -filldata 0000000000000111 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(5)
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
quit -sim
# End time: 03:30:23 on May 18,2024, Elapsed time: 0:23:45
# Errors: 0, Warnings: 3
# Compile of Controller.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 03:31:05 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
mem load -filltype value -filldata 1101110000000000 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype value -filldata 0000000000000111 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(5)
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
mem save -o {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/dataTest.mem} -f mti -data symbolic -addr hex /proccessorfinal/FetchStage/IM1/ram
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/dataTest.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/dataTest.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 550 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 550 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/dataTest.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
quit -sim
# End time: 03:45:41 on May 18,2024, Elapsed time: 0:14:36
# Errors: 0, Warnings: 9
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 03:47:54 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/dataTest.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/dataTest.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/dataTest.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
quit -sim
# End time: 04:24:06 on May 18,2024, Elapsed time: 0:36:12
# Errors: 0, Warnings: 11
# Compile of ProcessorFinal.vhd failed with 1 errors.
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 04:25:11 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/dataTest.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 700 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 700 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000011001 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111111111111111 0
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000011001 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111111111111111 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111001100100000 0
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
mem load -filltype value -filldata {0100000010000000 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype value -filldata 00000000011111111100000001111101 -fillradix symbolic /proccessorfinal/DecodeStage/RegFile1/ram(1)
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
mem load -filltype value -filldata 00000000111111111111100000111100 -fillradix symbolic /proccessorfinal/DecodeStage/RegFile1/ram(1)
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
mem load -filltype value -filldata {0100000010010000 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
mem load -filltype value -filldata 00000111111111110000000001111111 -fillradix symbolic /proccessorfinal/DecodeStage/RegFile1/ram(1)
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
restart
mem save -o {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} -f mti -data symbolic -addr hex /proccessorfinal/FetchStage/IM1/ram
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
mem load -filltype value -filldata {0100000010010010 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype value -filldata 00000000000111111111110000011111 -fillradix symbolic /proccessorfinal/DecodeStage/RegFile1/ram(1)
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata {0100000010010010 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
mem save -o {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} -f mti -data symbolic -addr hex /proccessorfinal/FetchStage/IM1/ram
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
mem load -filltype value -filldata 00000001111111111100000000111111 -fillradix symbolic /proccessorfinal/DecodeStage/RegFile1/ram(1)
force -freeze sim:/proccessorfinal/rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
quit -sim
# End time: 06:36:16 on May 18,2024, Elapsed time: 2:11:05
# Errors: 0, Warnings: 11
# Compile of ProcessorFinal.vhd was successful.
# Compile of StackReg.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 06:36:58 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
mem load -filltype value -filldata 00000000001111111111100000000111 -fillradix symbolic /proccessorfinal/DecodeStage/RegFile1/ram(1)
force -freeze sim:/proccessorfinal/rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
run
quit -sim
# End time: 06:49:24 on May 18,2024, Elapsed time: 0:12:26
# Errors: 0, Warnings: 13
# Compile of Memory.vhd was successful.
# Compile of StackReg.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 06:49:51 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/meh.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
mem load -filltype value -filldata 00000000011111110000000000111111 -fillradix symbolic /proccessorfinal/DecodeStage/RegFile1/ram(1)
force -freeze sim:/proccessorfinal/rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000011001 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111111111111111 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111001100100000 0
run
run
run
run
run
run
run
quit -sim
# End time: 06:59:11 on May 18,2024, Elapsed time: 0:09:20
# Errors: 0, Warnings: 9
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 06:59:35 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000011001 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111111111111111 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111001100100000 0
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /proccessorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata {1100100010010010  } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(771)
mem load -filltype value -filldata 1100000000000000 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(772)
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000011001 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111111111111111 0
run
force -freeze sim:/proccessorfinal/InPort 11111111111111111111001100100000 0
run
force -freeze sim:/proccessorfinal/InPort 00000000000000000000000000000101 0
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 07:36:17 on May 18,2024, Elapsed time: 0:36:42
# Errors: 0, Warnings: 9
# Compile of ProcessorFinal.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Data_Memory.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 08:04:28 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
mem load -filltype value -filldata 0100010010010010 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype inc -filldata 0 -fillradix symbolic -skip 0 /proccessorfinal/MemoryStage/DataMemoryInstance/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
quit -sim
# End time: 08:10:51 on May 18,2024, Elapsed time: 0:06:23
# Errors: 0, Warnings: 20
# Compile of StackReg.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 08:12:09 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 08:04:28 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
mem load -filltype value -filldata 0100010010010010 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype inc -filldata 0 -fillradix symbolic -skip 0 /proccessorfinal/MemoryStage/DataMemoryInstance/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
quit -sim
# End time: 08:23:57 on May 18,2024, Elapsed time: 0:11:48
# Errors: 0, Warnings: 14
# Compile of Data_Memory.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 08:24:47 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 08:12:09 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.proccessorfinal 
# Start time: 08:04:28 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
mem load -filltype value -filldata 0100010010010010 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
mem load -filltype inc -filldata 0 -fillradix symbolic -skip 0 /proccessorfinal/MemoryStage/DataMemoryInstance/ram
add wave -position insertpoint  \
sim:/proccessorfinal/N \
sim:/proccessorfinal/clk \
sim:/proccessorfinal/en \
sim:/proccessorfinal/rst \
sim:/proccessorfinal/InPort \
sim:/proccessorfinal/OutPort \
sim:/proccessorfinal/FetchDecodeBufferIN \
sim:/proccessorfinal/FetchDecodeBufferOUT \
sim:/proccessorfinal/FetchBranchingAddress \
sim:/proccessorfinal/FetchINT \
sim:/proccessorfinal/FetchBranchingSel \
sim:/proccessorfinal/FetchExceptionSel \
sim:/proccessorfinal/FetchStall \
sim:/proccessorfinal/FetchDataOut \
sim:/proccessorfinal/FetchPCPlus \
sim:/proccessorfinal/FetchWrongAddress \
sim:/proccessorfinal/DecodeExecuteBufferIN \
sim:/proccessorfinal/DecodeExecuteBufferOUT \
sim:/proccessorfinal/DecodeWriteBackEnable \
sim:/proccessorfinal/DecodePredictorEnable \
sim:/proccessorfinal/DecodeInstruction \
sim:/proccessorfinal/DecodeWritePort1 \
sim:/proccessorfinal/DecodeWritePort2 \
sim:/proccessorfinal/DecodeWriteAdd1 \
sim:/proccessorfinal/DecodeWriteAdd2 \
sim:/proccessorfinal/DecodeFlush \
sim:/proccessorfinal/DecodeSwaped \
sim:/proccessorfinal/DecodeImmediateValue \
sim:/proccessorfinal/DecodeReadData1 \
sim:/proccessorfinal/DecodeReadData2 \
sim:/proccessorfinal/DecodeAluSelector \
sim:/proccessorfinal/DecodeBranching \
sim:/proccessorfinal/DecodeAluSource \
sim:/proccessorfinal/DecodeMWrite \
sim:/proccessorfinal/DecodeMRead \
sim:/proccessorfinal/DecodeWBdatasrc \
sim:/proccessorfinal/DecodeRegWrite \
sim:/proccessorfinal/DecodeSPPointer \
sim:/proccessorfinal/DecodeOutEnable \
sim:/proccessorfinal/DecodeInterruptSignal \
sim:/proccessorfinal/DecodePcSource \
sim:/proccessorfinal/DecodeRtiSignal \
sim:/proccessorfinal/DecodeFreeProtectStore \
sim:/proccessorfinal/DecodeSwap \
sim:/proccessorfinal/DecodeMemAddress \
sim:/proccessorfinal/DecodeRet \
sim:/proccessorfinal/DecodeCallIntStore \
sim:/proccessorfinal/DecodeFlushOut \
sim:/proccessorfinal/DecodePredictorValue \
sim:/proccessorfinal/DecodeSrcAdd1 \
sim:/proccessorfinal/DecodeSrcAdd2 \
sim:/proccessorfinal/ExecuteMemoryBufferIN \
sim:/proccessorfinal/ExecuteMemoryBufferOUT \
sim:/proccessorfinal/ExecuteOpcode \
sim:/proccessorfinal/ExecuteReg1 \
sim:/proccessorfinal/ExecuteReg2 \
sim:/proccessorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/proccessorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/proccessorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/proccessorfinal/ExecuteALU_selector \
sim:/proccessorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/proccessorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/proccessorfinal/ExecuteSrc1_From_ID_EX \
sim:/proccessorfinal/ExecuteSrc2_From_ID_EX \
sim:/proccessorfinal/ExecuteWBenable_EX_MEM \
sim:/proccessorfinal/ExecuteWBenable_MEM_WB \
sim:/proccessorfinal/ExecuteWBsource_EX_MEM \
sim:/proccessorfinal/ExecuteSwap \
sim:/proccessorfinal/ExecutePredictorIn \
sim:/proccessorfinal/ExecuteALUout \
sim:/proccessorfinal/ExecuteFlagReg_out \
sim:/proccessorfinal/ExecuteFlushOut \
sim:/proccessorfinal/ExecuteNotTakenWrongBranch \
sim:/proccessorfinal/ExecuteTakenWrongBranch \
sim:/proccessorfinal/ExecuteStall \
sim:/proccessorfinal/MemoryWriteBackBufferIN \
sim:/proccessorfinal/MemoryWriteBackBufferOUT \
sim:/proccessorfinal/MemoryWrite \
sim:/proccessorfinal/MemoryRead \
sim:/proccessorfinal/MemoryEnable \
sim:/proccessorfinal/MemoryAddress \
sim:/proccessorfinal/MemoryCALLIntSTD \
sim:/proccessorfinal/MemoryRET \
sim:/proccessorfinal/MemoryALUOut \
sim:/proccessorfinal/MemoryPCPlus \
sim:/proccessorfinal/MemorySecondOperand \
sim:/proccessorfinal/MemorySP \
sim:/proccessorfinal/MemoryFlagReg \
sim:/proccessorfinal/MemoryFreeProtectedStore \
sim:/proccessorfinal/MemoryOut \
sim:/proccessorfinal/MemoryWrongAddress \
sim:/proccessorfinal/MemoryFlushAllBack \
sim:/proccessorfinal/MemoryFlushINT_RTI \
sim:/proccessorfinal/MemoryINTDetected \
sim:/proccessorfinal/MemoryFlagRegOut \
sim:/proccessorfinal/WriteBackALUout \
sim:/proccessorfinal/WriteBackData_in \
sim:/proccessorfinal/WriteBackMemoryOut \
sim:/proccessorfinal/WriteBackWriteBackSource \
sim:/proccessorfinal/WriteBackWrite_enable \
sim:/proccessorfinal/WriteBackMux_result \
sim:/proccessorfinal/WriteBackOutputPortEnable \
sim:/proccessorfinal/WriteBackSwap \
sim:/proccessorfinal/WriteBackSecond_operand \
sim:/proccessorfinal/WriteBackAddress1Value \
sim:/proccessorfinal/WriteBackAddress2Value \
sim:/proccessorfinal/FirstMuxResult \
sim:/proccessorfinal/SecondMuxResult \
sim:/proccessorfinal/FDFlush \
sim:/proccessorfinal/DEFlush \
sim:/proccessorfinal/EMFlush \
sim:/proccessorfinal/MWFlush \
sim:/proccessorfinal/InPortValue \
sim:/proccessorfinal/OutPortValue
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
force -freeze sim:/proccessorfinal/rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(0)
mem load -filltype value -filldata 0000000000000100 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(1)
mem load -filltype value -filldata 0100010010010010 -fillradix symbolic /proccessorfinal/FetchStage/IM1/ram(4)
force -freeze sim:/proccessorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/proccessorfinal/en 1 0
force -freeze sim:/proccessorfinal/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /proccessorfinal/FetchStage/IM1
mem load -filltype inc -filldata 0 -fillradix symbolic -skip 0 /proccessorfinal/MemoryStage/DataMemoryInstance/ram
force -freeze sim:/proccessorfinal/rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ps  Iteration: 3  Instance: /proccessorfinal/DecodeStage/RegFile1
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proccessorfinal/DecodeStage/RegFile1
run
quit -sim
# End time: 13:23:05 on May 18,2024, Elapsed time: 4:58:18
# Errors: 0, Warnings: 13
# Compile of Controller.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
vsim -gui work.processorfinal
# vsim -gui work.processorfinal 
# Start time: 13:23:44 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processorfinal(processorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /processorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /processorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /processorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata 1100100010010010 -fillradix symbolic /processorfinal/FetchStage/IM1/ram(771)
mem load -filltype value -filldata 1100000000000000 -fillradix symbolic /processorfinal/FetchStage/IM1/ram(772)
add wave -position insertpoint  \
sim:/processorfinal/N \
sim:/processorfinal/clk \
sim:/processorfinal/en \
sim:/processorfinal/rst \
sim:/processorfinal/InPort \
sim:/processorfinal/OutPort \
sim:/processorfinal/FetchDecodeBufferIN \
sim:/processorfinal/FetchDecodeBufferOUT \
sim:/processorfinal/FetchBranchingAddress \
sim:/processorfinal/FetchINT \
sim:/processorfinal/FetchBranchingSel \
sim:/processorfinal/FetchExceptionSel \
sim:/processorfinal/FetchStall \
sim:/processorfinal/FetchDataOut \
sim:/processorfinal/FetchPCPlus \
sim:/processorfinal/FetchWrongAddress \
sim:/processorfinal/DecodeExecuteBufferIN \
sim:/processorfinal/DecodeExecuteBufferOUT \
sim:/processorfinal/DecodeWriteBackEnable \
sim:/processorfinal/DecodePredictorEnable \
sim:/processorfinal/DecodeInstruction \
sim:/processorfinal/DecodeWritePort1 \
sim:/processorfinal/DecodeWritePort2 \
sim:/processorfinal/DecodeWriteAdd1 \
sim:/processorfinal/DecodeWriteAdd2 \
sim:/processorfinal/DecodeFlush \
sim:/processorfinal/DecodeSwaped \
sim:/processorfinal/DecodeImmediateValue \
sim:/processorfinal/DecodeReadData1 \
sim:/processorfinal/DecodeReadData2 \
sim:/processorfinal/DecodeAluSelector \
sim:/processorfinal/DecodeBranching \
sim:/processorfinal/DecodeAluSource \
sim:/processorfinal/DecodeMWrite \
sim:/processorfinal/DecodeMRead \
sim:/processorfinal/DecodeWBdatasrc \
sim:/processorfinal/DecodeRegWrite \
sim:/processorfinal/DecodeSPPointer \
sim:/processorfinal/DecodeOutEnable \
sim:/processorfinal/DecodeInterruptSignal \
sim:/processorfinal/DecodePcSource \
sim:/processorfinal/DecodeRtiSignal \
sim:/processorfinal/DecodeFreeProtectStore \
sim:/processorfinal/DecodeSwap \
sim:/processorfinal/DecodeMemAddress \
sim:/processorfinal/DecodeRet \
sim:/processorfinal/DecodeCallIntStore \
sim:/processorfinal/DecodeFlushOut \
sim:/processorfinal/DecodePredictorValue \
sim:/processorfinal/DecodeSrcAdd1 \
sim:/processorfinal/DecodeSrcAdd2 \
sim:/processorfinal/ExecuteMemoryBufferIN \
sim:/processorfinal/ExecuteMemoryBufferOUT \
sim:/processorfinal/ExecuteOpcode \
sim:/processorfinal/ExecuteReg1 \
sim:/processorfinal/ExecuteReg2 \
sim:/processorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/processorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/processorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/processorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/processorfinal/ExecuteALU_selector \
sim:/processorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/processorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/processorfinal/ExecuteSrc1_From_ID_EX \
sim:/processorfinal/ExecuteSrc2_From_ID_EX \
sim:/processorfinal/ExecuteWBenable_EX_MEM \
sim:/processorfinal/ExecuteWBenable_MEM_WB \
sim:/processorfinal/ExecuteWBsource_EX_MEM \
sim:/processorfinal/ExecuteSwap \
sim:/processorfinal/ExecutePredictorIn \
sim:/processorfinal/ExecuteALUout \
sim:/processorfinal/ExecuteFlagReg_out \
sim:/processorfinal/ExecuteFlushOut \
sim:/processorfinal/ExecuteNotTakenWrongBranch \
sim:/processorfinal/ExecuteTakenWrongBranch \
sim:/processorfinal/ExecuteStall \
sim:/processorfinal/ExecuteSecondOperandOut \
sim:/processorfinal/MemoryWriteBackBufferIN \
sim:/processorfinal/MemoryWriteBackBufferOUT \
sim:/processorfinal/MemoryWrite \
sim:/processorfinal/MemoryRead \
sim:/processorfinal/MemoryEnable \
sim:/processorfinal/MemoryAddress \
sim:/processorfinal/MemoryCALLIntSTD \
sim:/processorfinal/MemoryRET \
sim:/processorfinal/MemoryALUOut \
sim:/processorfinal/MemoryPCPlus \
sim:/processorfinal/MemorySecondOperand \
sim:/processorfinal/MemorySP \
sim:/processorfinal/MemoryFlagReg \
sim:/processorfinal/MemoryFreeProtectedStore \
sim:/processorfinal/MemoryOut \
sim:/processorfinal/MemoryWrongAddress \
sim:/processorfinal/MemoryFlushAllBack \
sim:/processorfinal/MemoryFlushINT_RTI \
sim:/processorfinal/MemoryINTDetected \
sim:/processorfinal/MemoryFlagRegOut \
sim:/processorfinal/WriteBackALUout \
sim:/processorfinal/WriteBackData_in \
sim:/processorfinal/WriteBackMemoryOut \
sim:/processorfinal/WriteBackWriteBackSource \
sim:/processorfinal/WriteBackWrite_enable \
sim:/processorfinal/WriteBackMux_result \
sim:/processorfinal/WriteBackOutputPortEnable \
sim:/processorfinal/WriteBackSwap \
sim:/processorfinal/WriteBackSecond_operand \
sim:/processorfinal/WriteBackAddress1Value \
sim:/processorfinal/WriteBackAddress2Value \
sim:/processorfinal/FirstMuxResult \
sim:/processorfinal/SecondMuxResult \
sim:/processorfinal/FDFlush \
sim:/processorfinal/DEFlush \
sim:/processorfinal/EMFlush \
sim:/processorfinal/MWFlush \
sim:/processorfinal/InPortValue \
sim:/processorfinal/OutPortValue
force -freeze sim:/processorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/processorfinal/en 1 0
force -freeze sim:/processorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/FetchStage/IM1
force -freeze sim:/processorfinal/rst 0 0
force -freeze sim:/processorfinal/InPort 00000000000000000000000000011001 0
run
force -freeze sim:/processorfinal/InPort 11111111111111111111111111111111 0
run
force -freeze sim:/processorfinal/InPort 11111111111111111111001100100000 0
run
force -freeze sim:/processorfinal/InPort 00000000000000000000000000000101 0
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /processorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /processorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 13:32:40 on May 18,2024, Elapsed time: 0:08:56
# Errors: 0, Warnings: 3
vsim -gui work.processorfinal
# vsim -gui work.processorfinal 
# Start time: 13:32:44 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processorfinal(processorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /processorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /processorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
# vsim -gui work.processorfinal 
# Start time: 13:23:44 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processorfinal(processorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-8683) Uninitialized out port /processorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /processorfinal/ExecuteStage/stalling has no driver.
# This port will contribute value (U) to the signal network.
mem load -i {D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/TestCase.mem} /processorfinal/FetchStage/IM1/ram
mem load -filltype value -filldata 1100100010010010 -fillradix symbolic /processorfinal/FetchStage/IM1/ram(771)
mem load -filltype value -filldata 1100000000000000 -fillradix symbolic /processorfinal/FetchStage/IM1/ram(772)
add wave -position insertpoint  \
sim:/processorfinal/N \
sim:/processorfinal/clk \
sim:/processorfinal/en \
sim:/processorfinal/rst \
sim:/processorfinal/InPort \
sim:/processorfinal/OutPort \
sim:/processorfinal/FetchDecodeBufferIN \
sim:/processorfinal/FetchDecodeBufferOUT \
sim:/processorfinal/FetchBranchingAddress \
sim:/processorfinal/FetchINT \
sim:/processorfinal/FetchBranchingSel \
sim:/processorfinal/FetchExceptionSel \
sim:/processorfinal/FetchStall \
sim:/processorfinal/FetchDataOut \
sim:/processorfinal/FetchPCPlus \
sim:/processorfinal/FetchWrongAddress \
sim:/processorfinal/DecodeExecuteBufferIN \
sim:/processorfinal/DecodeExecuteBufferOUT \
sim:/processorfinal/DecodeWriteBackEnable \
sim:/processorfinal/DecodePredictorEnable \
sim:/processorfinal/DecodeInstruction \
sim:/processorfinal/DecodeWritePort1 \
sim:/processorfinal/DecodeWritePort2 \
sim:/processorfinal/DecodeWriteAdd1 \
sim:/processorfinal/DecodeWriteAdd2 \
sim:/processorfinal/DecodeFlush \
sim:/processorfinal/DecodeSwaped \
sim:/processorfinal/DecodeImmediateValue \
sim:/processorfinal/DecodeReadData1 \
sim:/processorfinal/DecodeReadData2 \
sim:/processorfinal/DecodeAluSelector \
sim:/processorfinal/DecodeBranching \
sim:/processorfinal/DecodeAluSource \
sim:/processorfinal/DecodeMWrite \
sim:/processorfinal/DecodeMRead \
sim:/processorfinal/DecodeWBdatasrc \
sim:/processorfinal/DecodeRegWrite \
sim:/processorfinal/DecodeSPPointer \
sim:/processorfinal/DecodeOutEnable \
sim:/processorfinal/DecodeInterruptSignal \
sim:/processorfinal/DecodePcSource \
sim:/processorfinal/DecodeRtiSignal \
sim:/processorfinal/DecodeFreeProtectStore \
sim:/processorfinal/DecodeSwap \
sim:/processorfinal/DecodeMemAddress \
sim:/processorfinal/DecodeRet \
sim:/processorfinal/DecodeCallIntStore \
sim:/processorfinal/DecodeFlushOut \
sim:/processorfinal/DecodePredictorValue \
sim:/processorfinal/DecodeSrcAdd1 \
sim:/processorfinal/DecodeSrcAdd2 \
sim:/processorfinal/ExecuteMemoryBufferIN \
sim:/processorfinal/ExecuteMemoryBufferOUT \
sim:/processorfinal/ExecuteOpcode \
sim:/processorfinal/ExecuteReg1 \
sim:/processorfinal/ExecuteReg2 \
sim:/processorfinal/ExecuteForwarded_Src_1_EX_MEM \
sim:/processorfinal/ExecuteForwarded_Src_1_MEM_WB \
sim:/processorfinal/ExecuteForwarded_Src_2_EX_MEM \
sim:/processorfinal/ExecuteForwarded_Src_2_MEM_WB \
sim:/processorfinal/ExecuteALU_selector \
sim:/processorfinal/ExecuteDestination_Reg_EX_MEM \
sim:/processorfinal/ExecuteDestination_Reg_MEM_WB \
sim:/processorfinal/ExecuteSrc1_From_ID_EX \
sim:/processorfinal/ExecuteSrc2_From_ID_EX \
sim:/processorfinal/ExecuteWBenable_EX_MEM \
sim:/processorfinal/ExecuteWBenable_MEM_WB \
sim:/processorfinal/ExecuteWBsource_EX_MEM \
sim:/processorfinal/ExecuteSwap \
sim:/processorfinal/ExecutePredictorIn \
sim:/processorfinal/ExecuteALUout \
sim:/processorfinal/ExecuteFlagReg_out \
sim:/processorfinal/ExecuteFlushOut \
sim:/processorfinal/ExecuteNotTakenWrongBranch \
sim:/processorfinal/ExecuteTakenWrongBranch \
sim:/processorfinal/ExecuteStall \
sim:/processorfinal/ExecuteSecondOperandOut \
sim:/processorfinal/MemoryWriteBackBufferIN \
sim:/processorfinal/MemoryWriteBackBufferOUT \
sim:/processorfinal/MemoryWrite \
sim:/processorfinal/MemoryRead \
sim:/processorfinal/MemoryEnable \
sim:/processorfinal/MemoryAddress \
sim:/processorfinal/MemoryCALLIntSTD \
sim:/processorfinal/MemoryRET \
sim:/processorfinal/MemoryALUOut \
sim:/processorfinal/MemoryPCPlus \
sim:/processorfinal/MemorySecondOperand \
sim:/processorfinal/MemorySP \
sim:/processorfinal/MemoryFlagReg \
sim:/processorfinal/MemoryFreeProtectedStore \
sim:/processorfinal/MemoryOut \
sim:/processorfinal/MemoryWrongAddress \
sim:/processorfinal/MemoryFlushAllBack \
sim:/processorfinal/MemoryFlushINT_RTI \
sim:/processorfinal/MemoryINTDetected \
sim:/processorfinal/MemoryFlagRegOut \
sim:/processorfinal/WriteBackALUout \
sim:/processorfinal/WriteBackData_in \
sim:/processorfinal/WriteBackMemoryOut \
sim:/processorfinal/WriteBackWriteBackSource \
sim:/processorfinal/WriteBackWrite_enable \
sim:/processorfinal/WriteBackMux_result \
sim:/processorfinal/WriteBackOutputPortEnable \
sim:/processorfinal/WriteBackSwap \
sim:/processorfinal/WriteBackSecond_operand \
sim:/processorfinal/WriteBackAddress1Value \
sim:/processorfinal/WriteBackAddress2Value \
sim:/processorfinal/FirstMuxResult \
sim:/processorfinal/SecondMuxResult \
sim:/processorfinal/FDFlush \
sim:/processorfinal/DEFlush \
sim:/processorfinal/EMFlush \
sim:/processorfinal/MWFlush \
sim:/processorfinal/InPortValue \
sim:/processorfinal/OutPortValue
force -freeze sim:/processorfinal/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/processorfinal/en 1 0
force -freeze sim:/processorfinal/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processorfinal/FetchStage/IM1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/DecodeStage/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processorfinal/FetchStage/IM1
force -freeze sim:/processorfinal/rst 0 0
force -freeze sim:/processorfinal/InPort 00000000000000000000000000011001 0
run
force -freeze sim:/processorfinal/InPort 11111111111111111111111111111111 0
run
force -freeze sim:/processorfinal/InPort 11111111111111111111001100100000 0
run
force -freeze sim:/processorfinal/InPort 00000000000000000000000000000101 0
run
run
run
run
run
run
run
force -freeze sim:/processorfinal/InPort 00000000000000000000000000001010 0
run
run
run
run
run
run
force -freeze sim:/processorfinal/InPort 00000000000000000000000000001010 0
run
force -freeze sim:/processorfinal/InPort 00000000000000000000000000011001 0
run
run
run
run
run
