#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb  9 02:25:59 2023
# Process ID: 6265
# Current directory: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2
# Command line: vivado -mode gui -source ./vivado/leon5mp_vivado.tcl
# Log file: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado.log
# Journal file: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado.jou
#-----------------------------------------------------------
start_gui
source ./vivado/leon5mp_vivado.tcl
# create_project leon5-genesys2 ./vivado/leon5-genesys2 -part xc7k325tffg900-2 -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
# set_property top testbench [get_filesets sim_1]
# set_property top_lib work [get_filesets sim_1]
# set_property target_language verilog [current_project]
# set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
# set_property strategy {Performance_ExplorePostRoutePhysOpt} [get_runs impl_1]
# read_vhdl -library grlib ../../lib/grlib/stdlib/version.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/config_types.vhd
# read_vhdl -library grlib grlib_config_leon5.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/stdlib.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/stdio.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/stdlib/stdio.vhd]
# read_vhdl -library grlib ../../lib/grlib/stdlib/testlib.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/stdlib/testlib.vhd]
# read_vhdl -library grlib ../../lib/grlib/util/util.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/util/util.vhd]
# read_vhdl -library grlib ../../lib/grlib/sparc/sparc.vhd
# read_vhdl -library grlib ../../lib/grlib/sparc/sparc_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/sparc/sparc_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/sparc/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/sparc/cpu_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/riscv/riscv.vhd
# read_vhdl -library grlib ../../lib/grlib/riscv/riscv_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/riscv/riscv_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/riscv/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/riscv/cpu_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/modgen/multlib.vhd
# read_vhdl -library grlib ../../lib/grlib/modgen/leaves.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/amba.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/devices.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/defmst.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrl.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrlx.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrlsp.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrldp.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrl3p.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrl4p.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahbctrl.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahbmst.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahblitm2ahbm.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_tp.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/amba/dma2ahb_tp.vhd]
# read_vhdl -library grlib ../../lib/grlib/amba/amba_tp.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/amba/amba_tp.vhd]
# read_vhdl -library grlib ../../lib/grlib/dftlib/dftlib.vhd
# read_vhdl -library grlib ../../lib/grlib/dftlib/trstmux.vhd
# read_vhdl -library grlib ../../lib/grlib/dftlib/synciotest.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_pkg.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/ahb_be.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/axi4_be.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bmahbmst.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_fre.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_me_rc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_me_wc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/fifo_control_rc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/fifo_control_wc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_ahb.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_axi.vhd
# read_vhdl -library techmap ../../lib/techmap/gencomp/gencomp.vhd
# read_vhdl -library techmap ../../lib/techmap/gencomp/netcomp.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allclkgen.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allddr.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allmem.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allmul.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allpads.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/alltap.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/memory_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddr_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/mul_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddrphy_datapath.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/fifo_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/sim_pll.vhd
# set_property used_in_synthesis false [get_files ../../lib/techmap/inferred/sim_pll.vhd]
# read_vhdl -library techmap ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd
# set_property used_in_synthesis false [get_files ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd]
# read_vhdl -library techmap ../../lib/techmap/unisim/memory_kintex7.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/memory_ultrascale.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/memory_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/buffer_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/pads_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/clkgen_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/tap_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/ddr_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/ddr_phy_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/sysmon_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/mul_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/spictrl_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/techbuf.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkgen.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkmux.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkinv.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkand.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grgates.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddr_ireg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddr_oreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iodpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/lvds_combo.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/odpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/skew_outpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddrphy.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram64.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_2p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_dp.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncfifo_2p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/regfile_3p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/tap.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/nandtree.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grlfpw_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grfpw_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/leon3_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/leon4_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/mul_61x61.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/cpu_disas_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ringosc.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grpci2_phy_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/system_monitor.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram128bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram256bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram128.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram156bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/techmult.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/spictrl_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/scanreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncrambw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_2pbw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/sdram_phy.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/serdes.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_tm.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad_tm.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/memrwcol.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/cdcbus.vhd
# read_vhdl -library eth ../../lib/eth/comp/ethcomp.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_pkg.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_rstgen.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_edcl_ahb_mst.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_ahb_mst.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_tx.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_rx.vhd
# read_vhdl -library eth ../../lib/eth/core/grethc.vhd
# read_vhdl -library eth ../../lib/eth/wrapper/greth_gen.vhd
# read_vhdl -library opencores ../../lib/opencores/can/cancomp.vhd
# read_vhdl -library opencores ../../lib/opencores/can/can_top.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2coc.vhd
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/clean_rst.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/decoder_8b10b.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/encoder_8b10b.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_constants.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_regs.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_test.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/timescale.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
# read_vhdl -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_comp.vhd
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_an.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_rx.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_sync.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_tx.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
# read_vhdl -library gaisler ../../lib/gaisler/arith/arith.vhd
# read_vhdl -library gaisler ../../lib/gaisler/arith/mul32.vhd
# read_vhdl -library gaisler ../../lib/gaisler/arith/div32.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/memctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl64.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/srctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuconfig.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuiface.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/libmmu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlbcam.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulrue.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulru.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutw.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3/leon3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3/grfpushwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem_2p.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3x.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libfpu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libiu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libcache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libleon3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/regfile_3p_l3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_acache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_icache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_dcache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cachemem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_cache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grlfpwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/iu3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/proc3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwxsh.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3x.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3cg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3s.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3sh.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/l3stat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cmvalidbits.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon4/leon4.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqamp.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp_bmode.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2cache/pkg/l2cache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/can/can.vhd
# read_vhdl -library gaisler ../../lib/gaisler/can/can_mod.vhd
# read_vhdl -library gaisler ../../lib/gaisler/can/can_oc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/can/can_mc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/can/canmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/can/can_rd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/canfd/canfd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi4.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/axinullslv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axib.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi3b.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi4b.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi_l.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/misc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/rstgen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/gptimer.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbdpram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mmb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgpio.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbstat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/logan.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apbps2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/charrom_package.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/charrom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apbvga.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/svgactrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grsysmon.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/gracectrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgpreg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahb_mst_iface.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgprbank.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grversion.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apb3cdc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbsmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbmmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grtachom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/net/net.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/uart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/libdcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/apbuart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/dcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/dcom_uart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/ahbuart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/sim/sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sram16.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sram16.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/phy.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/phy.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ser_phy.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ser_phy.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ahbrep.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ahbrep.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/delay_wire.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/delay_wire.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/pwm_check.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/pwm_check.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ramback.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ramback.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/slavecheck_slv.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/slavecheck_slv.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddrram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddrram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddr2ram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddr2ram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddr3ram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddr3ram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sdrtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sdrtestmod.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ahbram_sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ahbram_sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/aximem.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/aximem.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/axirep.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/axirep.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/axixmem.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/axixmem.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sramtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sramtestmod.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/uartprint.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/uartprint.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/dfi_phy_sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/dfi_phy_sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/dfi_phy_sim_fr.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/dfi_phy_sim_fr.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtag.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/libjtagcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregs.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregsbd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcomrv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtagrv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagtst.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/jtag/jtagtst.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtag_rv.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/jtag/jtag_rv.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/greth/ethernet_mac.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greths.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greths_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/grethm.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/grethm_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_kc705.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_series7.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_series6.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/comma_detect.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/elastic_buffer.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/gmii_to_mii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/word_aligner.vhd
# read_vhdl -library gaisler ../../lib/gaisler/usb/grusb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrintpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrphy_wrap.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ddr.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2buf.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spa.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax_ddr.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrspa.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2axi_mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/axi_mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async_be.vhd
# read_verilog -library gaisler ../../lib/gaisler/ddr/mig_interface_model.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
# set_property used_in_synthesis false [get_files ../../lib/gaisler/ddr/mig_interface_model.v]
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst_gen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cslv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahbx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_gen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd
# read_verilog -library gaisler ../../lib/gaisler/i2c/i2c_slave_model.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
# set_property used_in_synthesis false [get_files ../../lib/gaisler/i2c/i2c_slave_model.v]
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spimctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spictrlx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spictrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahbx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahb_apb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi_flash.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/spi/spi_flash.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/nand/nandpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/apbmem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_ahbmst.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_alignram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_1p.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_apb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/mem2buf.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/buf2mem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_ctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_acc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/subsys/subsys.vhd
# read_vhdl -library gaisler ../../lib/gaisler/subsys/leon_dsu_stat_base.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/plic.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/grplic.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/plic_encoder.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/plic_gateway.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/plic_target.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/grplic_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5/leon5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/leon5int.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/itbufmem5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/bht_pap.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/btb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/inst_text.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/iu5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/cctrl5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/cachemem5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/regfile5_ram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/regfile5_dff.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/nanofpu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/cpucore5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/tbufmem5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/dbgmod5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/irqmp5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/l5stat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/leon5sys.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite_mem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite_ctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite_axi.vhd
# read_vhdl -library esa ../../lib/esa/memoryctrl/memoryctrl.vhd
# read_vhdl -library esa ../../lib/esa/memoryctrl/mctrl.vhd
# read_vhdl -library fmf ../../lib/fmf/utilities/conversions.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/utilities/conversions.vhd]
# read_vhdl -library fmf ../../lib/fmf/utilities/gen_utils.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/utilities/gen_utils.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/flash.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/flash.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/s25fl064a.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/s25fl064a.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/m25p80.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/m25p80.vhd]
# read_vhdl -library fmf ../../lib/fmf/fifo/idt7202.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/fifo/idt7202.vhd]
# read_verilog -library micron ../../lib/micron/sdram/mobile_sdr.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
# set_property used_in_synthesis false [get_files ../../lib/micron/sdram/mobile_sdr.v]
# read_vhdl -library work ../../lib/work/debug/debug.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/debug.vhd]
# read_vhdl -library work ../../lib/work/debug/grtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/grtestmod.vhd]
# read_vhdl -library work ../../lib/work/debug/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/cpu_disas.vhd]
# read_vhdl -library work config.vhd
# read_vhdl -library work ahbrom.vhd
# read_vhdl -library work leon5mp.vhd
# read_vhdl -library work ddr_dummy.vhd
# read_vhdl -library work testbench.vhd
# set_property used_in_synthesis false [get_files testbench.vhd]
# add_files -fileset sim_1 prom.srec ram.srec
# read_xdc ../../boards/digilent-genesys2/digilent-genesys2.xdc
# set_property used_in_synthesis true [get_files ../../boards/digilent-genesys2/digilent-genesys2.xdc]
# set_property used_in_implementation true [get_files ../../boards/digilent-genesys2/digilent-genesys2.xdc]
# set_property target_simulator ModelSim [current_project]
# set_property top_lib work [current_fileset]
# set_property top_arch rtl [current_fileset]
# set_property top leon5mp [current_fileset]
# set_property target_language verilog [current_project]
WARNING: [Vivado 12-818] No files matched './vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci'
# generate_target  all [get_files ./vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci] -force 
update_compile_order -fileset sources_1
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig]
generate_target {instantiation_template} [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig'...
generate_target all [get_files  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig'...
catch { config_ip_cache -export [get_ips -all mig] }
export_ip_user_files -of_objects [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci]
launch_runs -jobs 16 mig_synth_1
[Thu Feb  9 02:28:54 2023] Launched mig_synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/mig_synth_1/runme.log
export_simulation -of_objects [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci] -directory /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files/sim_scripts -ip_user_files_dir /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files -ipstatic_source_dir /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/modelsim} {questa=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/questa} {ies=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/ies} {xcelium=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/xcelium} {vcs=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/vcs} {riviera=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
[Thu Feb  9 02:30:00 2023] Launched mig_synth_1, synth_1...
Run output will be captured here:
mig_synth_1: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/mig_synth_1/runme.log
synth_1: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/runme.log
[Thu Feb  9 02:30:00 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
INFO: [Common 17-14] Message 'filemgmt 56-99' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[Thu Feb  9 02:42:09 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/runme.log
[Thu Feb  9 02:42:09 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Feb  9 02:53:17 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/runme.log
[Thu Feb  9 02:53:17 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.dcp' for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
INFO: [Netlist 29-17] Analyzing 4376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk200' completely overrides clock 'clk200p'.
New: create_clock -period 5.000 -name clk200 [get_ports clk200p], [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:7]
Previous: create_clock -period 5.000 [get_ports clk200p], [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:30]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal switch[2] cannot be placed on H24 (IOB_X0Y212) because the pad is already occupied by terminal ddr3_dm[7] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:48]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal switch[3] cannot be placed on K19 (IOB_X0Y288) because the pad is already occupied by terminal ddr3_addr[5] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8086.848 ; gain = 611.906 ; free physical = 6962 ; free virtual = 48968
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_90]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8130.848 ; gain = 0.000 ; free physical = 7051 ; free virtual = 49057
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 451 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 8 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 349 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 8141.473 ; gain = 856.391 ; free physical = 6881 ; free virtual = 48893
close_design
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig]
generate_target {instantiation_template} [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig'...
generate_target all [get_files  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig'...
catch { config_ip_cache -export [get_ips -all mig] }
export_ip_user_files -of_objects [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci] -no_script -sync -force -quiet
reset_run mig_synth_1
launch_runs -jobs 16 mig_synth_1
[Thu Feb  9 03:05:55 2023] Launched mig_synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/mig_synth_1/runme.log
export_simulation -of_objects [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci] -directory /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files/sim_scripts -ip_user_files_dir /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files -ipstatic_source_dir /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/modelsim} {questa=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/questa} {ies=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/ies} {xcelium=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/xcelium} {vcs=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/vcs} {riviera=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: leon5mp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8498.637 ; gain = 0.000 ; free physical = 5679 ; free virtual = 47697
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon5mp' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:117]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter padtech bound to: 49 - type: integer 
	Parameter clktech bound to: 49 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter USE_MIG_INTERFACE_MODEL bound to: 0 - type: bool 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'reset_pad' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:554]
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:35' bound to instance 'x0' of component 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:49]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856' bound to instance 'ip' of component 'IBUF' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:61]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (2#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad' (3#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst0' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:555]
INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (4#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst1' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:560]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter nextmst bound to: 1 - type: integer 
	Parameter nextslv bound to: 2 - type: integer 
	Parameter nextapb bound to: 6 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter memmap bound to: 0 - type: integer 
	Parameter ahbsplit bound to: 0 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter perfcfg bound to: 0 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter statcfg bound to: 0 - type: integer 
	Parameter breten bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon5sys' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:41' bound to instance 'l5sys' of component 'leon5sys' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:568]
INFO: [Synth 8-638] synthesizing module 'leon5sys' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:115]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter nextmst bound to: 1 - type: integer 
	Parameter nextslv bound to: 2 - type: integer 
	Parameter nextapb bound to: 6 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter memmap bound to: 0 - type: integer 
	Parameter ahbsplit bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter perfcfg bound to: 0 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter statcfg bound to: 0 - type: integer 
	Parameter breten bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 3 - type: integer 
	Parameter nahbs bound to: 3 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:39' bound to instance 'ac0' of component 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 3 - type: integer 
	Parameter nahbs bound to: 3 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hsize] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[beat] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[defmst] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[lsplmst] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (5#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 9 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:34' bound to instance 'ap0' of component 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:266]
INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 9 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 2 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 9 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrlx' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:38' bound to instance 'apbx' of component 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:73]
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
	Parameter hindex0 bound to: 2 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 9 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM ahbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[p][0][hmaster] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (6#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (7#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter perfcfg bound to: 0 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cpucore5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:37' bound to instance 'core' of component 'cpucore5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:319]
INFO: [Synth 8-638] synthesizing module 'cpucore5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:77]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter perfcfg bound to: 0 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter nwp bound to: 2 - type: integer 
	Parameter pclow bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:49' bound to instance 'iu0' of component 'iu5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:162]
INFO: [Synth 8-638] synthesizing module 'iu5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:103]
	Parameter nwin bound to: 8 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter nwp bound to: 2 - type: integer 
	Parameter pclow bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:7811]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:815]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:3635]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:3635]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:4741]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:986]
	Parameter tech bound to: 49 - type: integer 
	Parameter nentries bound to: 128 - type: integer 
	Parameter hlength bound to: 4 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'bht_pap' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd:44' bound to instance 'bht0' of component 'bht_pap' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13159]
INFO: [Synth 8-638] synthesizing module 'bht_pap' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd:63]
	Parameter tech bound to: 49 - type: integer 
	Parameter nentries bound to: 128 - type: integer 
	Parameter hlength bound to: 4 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'phtable' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd:113]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r1_reg[address] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element r1_reg[mux] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element r1_reg[wren] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[address] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[mux] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[wren] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (8#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p' (9#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (10#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'bht_pap' (11#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd:63]
	Parameter nentries bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'btb' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/btb.vhd:39' bound to instance 'btb0' of component 'btb' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13176]
INFO: [Synth 8-638] synthesizing module 'btb' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/btb.vhd:58]
	Parameter nentries bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'btb' (12#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/btb.vhd:58]
WARNING: [Synth 8-5858] RAM vwpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wprin_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.rp_reg[idle] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13197]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[f][bht_pc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[f][bht_pc2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][rett_op_delayed] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][way] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][bht_ctrl][phistory] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][fpc_ctrl][trap_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][fpc_ctrl][illegal_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][fpc_ctrl][spstore] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][btb_diag_out][rdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][br_dual_ld] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][br_missp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][delay_slot] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][ctx_switch] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][dual_issued] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][btb_miss] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ticc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][jmpl] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][div_lane] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][bp_disabled] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][bht_ctrl][phistory] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][fpc_ctrl][spstore] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][br_missp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][delay_slot] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][lalu_s1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][cwp_annuled] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][cwp_annul_val] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][dual_issued] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][btb_miss] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][jmpl_taddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][icc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][mul] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][mac] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][mul_lane] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][div_lane] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][bht_ctrl][phistory] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][fpc_ctrl][trap_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][fpc_ctrl][illegal_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][br_missp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][delay_slot] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][lalu_s1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][cwp_annuled] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][cwp_annul_val] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][dual_issued] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][btb_miss] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][rs3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][werr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][mac] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][mul] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][fpdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][bht_ctrl][phistory] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][fpc_ctrl][trap_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][fpc_ctrl][illegal_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][delay_slot] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][wicc_dmem] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][wicc_muldiv] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][lalu_s1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][jmpl_op] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][cwp_annuled] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][cwp_annul_val] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][spec_access] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][dual_issued] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][btb_miss] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][mexc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][single_issue] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][rs3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][enaddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][read] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][write] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][lock] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][dsuen] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][asi] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][mac] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][debug] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ldd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_op1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_op2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_rs1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_rs2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_op1_ldfwd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_op2_ldfwd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_alucin] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_aluop] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_aluadd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_alusel] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'iu5' (13#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:103]
	Parameter tech bound to: 49 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:39' bound to instance 'mul0' of component 'mul32' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:214]
INFO: [Synth 8-638] synthesizing module 'mul32' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:59]
	Parameter tech bound to: 49 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:35' bound to instance 'm3232' of component 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:412]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:78' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:133]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (14#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'techmult' (15#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'mul32' (16#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:59]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:42' bound to instance 'div0' of component 'div32' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:216]
INFO: [Synth 8-638] synthesizing module 'div32' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:55]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32' (17#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:55]
	Parameter hindex bound to: 0 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter itlbnum bound to: 24 - type: integer 
	Parameter dtlbnum bound to: 24 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cdataw bound to: 64 - type: integer 
	Parameter tlbrepl bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'cctrl5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:43' bound to instance 'cc0' of component 'cctrl5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:233]
INFO: [Synth 8-638] synthesizing module 'cctrl5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:93]
	Parameter hindex bound to: 0 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter itlbnum bound to: 24 - type: integer 
	Parameter dtlbnum bound to: 24 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cdataw bound to: 64 - type: integer 
	Parameter tlbrepl bound to: 4 - type: integer 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][0][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][0][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][1][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][1][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][2][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][2][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][3][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][3][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][4][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][4][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][5][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][5][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][6][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][6][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][7][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][7][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][8][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][8][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][9][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][9][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][10][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][10][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][11][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][11][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][12][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][12][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][13][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][13][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][14][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][14][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][15][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][15][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][16][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][16][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][17][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][17][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][18][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][18][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][19][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][19][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][20][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][20][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][21][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][21][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][22][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][22][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][23][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][23][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.rs_reg[s3tag]' and it is trimmed from '20' to '18' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4713]
WARNING: [Synth 8-3936] Found unconnected internal register 'cs_reg[s3tag]' and it is trimmed from '20' to '18' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4689]
INFO: [Synth 8-256] done synthesizing module 'cctrl5' (18#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:93]
INFO: [Common 17-344] 'source' was cancelled
78 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 8558.871 ; gain = 60.234 ; free physical = 3352 ; free virtual = 45373
INFO: [Common 17-344] 'synth_design' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.dcp' for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
INFO: [Netlist 29-17] Analyzing 4376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk200' completely overrides clock 'clk200p'.
New: create_clock -period 5.000 -name clk200 [get_ports clk200p], [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:7]
Previous: create_clock -period 5.000 [get_ports clk200p], [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:30]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal switch[2] cannot be placed on H24 (IOB_X0Y212) because the pad is already occupied by terminal ddr3_dm[7] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:48]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal switch[3] cannot be placed on K19 (IOB_X0Y288) because the pad is already occupied by terminal ddr3_addr[5] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_90]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8772.551 ; gain = 0.000 ; free physical = 3138 ; free virtual = 45204
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 451 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 8 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 349 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 8777.555 ; gain = 218.684 ; free physical = 3228 ; free virtual = 45293
set_property IOSTANDARD LVCMOS12 [get_ports [list {switch[2]}]]
set_property IOSTANDARD LVCMOS12 [get_ports [list {switch[3]}]]
file mkdir /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new
close [ open /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc w ]
add_files -fileset constrs_1 /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc
set_property target_constrs_file /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
[Thu Feb  9 03:15:51 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/runme.log
[Thu Feb  9 03:15:51 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/impl_1/runme.log
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig]
generate_target {instantiation_template} [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig'...
generate_target all [get_files  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig'...
catch { config_ip_cache -export [get_ips -all mig] }
export_ip_user_files -of_objects [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci] -no_script -sync -force -quiet
reset_run mig_synth_1
launch_runs -jobs 16 mig_synth_1
[Thu Feb  9 03:28:04 2023] Launched mig_synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/mig_synth_1/runme.log
export_simulation -of_objects [get_files /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.xci] -directory /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files/sim_scripts -ip_user_files_dir /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files -ipstatic_source_dir /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/modelsim} {questa=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/questa} {ies=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/ies} {xcelium=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/xcelium} {vcs=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/vcs} {riviera=/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
[Thu Feb  9 03:28:25 2023] Launched mig_synth_1, synth_1...
Run output will be captured here:
mig_synth_1: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/mig_synth_1/runme.log
synth_1: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/runme.log
[Thu Feb  9 03:28:26 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.dcp' for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
INFO: [Netlist 29-17] Analyzing 4464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: mig_gen.gen_mig.ddrc/MCB_inst/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:41]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk200' completely overrides clock 'clk200p'.
New: create_clock -period 5.000 -name clk200 [get_ports clk200p], [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:7]
Previous: create_clock -period 5.000 [get_ports clk200p], [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:30]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal clk200p cannot be placed on AD12 (IOB_X1Y76) because the pad is already occupied by terminal ddr3_cs_n[0] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:21]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal clk200p cannot be placed on AD12 (IOB_X1Y76) because the pad is already occupied by terminal ddr3_cs_n[0] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:22]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal phy_int cannot be placed on AK16 (IOB_X1Y48) because the pad is already occupied by terminal ddr3_dm[4] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_90]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9110.715 ; gain = 0.000 ; free physical = 5697 ; free virtual = 45198
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 539 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 437 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 9110.715 ; gain = 0.000 ; free physical = 6131 ; free virtual = 45632
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
INFO: [Common 17-14] Message 'filemgmt 56-99' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[Thu Feb  9 03:45:50 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/runme.log
[Thu Feb  9 03:45:50 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.dcp' for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
INFO: [Netlist 29-17] Analyzing 4464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: mig_gen.gen_mig.ddrc/MCB_inst/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:41]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk200' completely overrides clock 'clk200p'.
New: create_clock -period 5.000 -name clk200 [get_ports clk200p], [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:7]
Previous: create_clock -period 5.000 [get_ports clk200p], [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:30]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal clk200p cannot be placed on AD12 (IOB_X1Y76) because the pad is already occupied by terminal ddr3_cs_n[0] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:21]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal clk200p cannot be placed on AD12 (IOB_X1Y76) because the pad is already occupied by terminal ddr3_cs_n[0] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:22]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal phy_int cannot be placed on AK16 (IOB_X1Y48) because the pad is already occupied by terminal ddr3_dm[4] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_90]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9110.715 ; gain = 0.000 ; free physical = 5991 ; free virtual = 45263
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 539 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 437 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 9110.715 ; gain = 0.000 ; free physical = 5992 ; free virtual = 45264
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.dcp' for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
INFO: [Netlist 29-17] Analyzing 4464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: mig_gen.gen_mig.ddrc/MCB_inst/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:41]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal clk200p cannot be placed on AD12 (IOB_X1Y76) because the pad is already occupied by terminal ddr3_cs_n[0] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:21]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal clk200p cannot be placed on AD12 (IOB_X1Y76) because the pad is already occupied by terminal ddr3_cs_n[0] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:22]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal phy_int cannot be placed on AK16 (IOB_X1Y48) because the pad is already occupied by terminal ddr3_dm[4] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
WARNING: [Vivado 12-627] No clocks matched 'clk200'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
CRITICAL WARNING: [Vivado 12-259] No clocks specified, please specify clocks using -clock, -fall_clock, -rise_clock options [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [all_registers -clock [get_clocks -include_generated_clocks clk200]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk200'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:111]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:111]
CRITICAL WARNING: [Vivado 12-259] No clocks specified, please specify clocks using -clock, -fall_clock, -rise_clock options [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:111]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks -include_generated_clocks clk200]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_90]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9110.715 ; gain = 0.000 ; free physical = 5947 ; free virtual = 45224
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 539 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 437 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 9110.715 ; gain = 0.000 ; free physical = 5950 ; free virtual = 45226
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb  9 03:59:01 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/runme.log
[Thu Feb  9 03:59:01 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig.dcp' for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
INFO: [Netlist 29-17] Analyzing 4464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: mig_gen.gen_mig.ddrc/MCB_inst/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:41]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk200p' already exists, overwriting the previous clock with the same name. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:7]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal clk200p cannot be placed on AD12 (IOB_X1Y76) because the pad is already occupied by terminal ddr3_cs_n[0] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:21]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal clk200p cannot be placed on AD12 (IOB_X1Y76) because the pad is already occupied by terminal ddr3_cs_n[0] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:22]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal phy_int cannot be placed on AK16 (IOB_X1Y48) because the pad is already occupied by terminal ddr3_dm[4] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:110]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [all_registers -clock [get_clocks clk125_nobuf_90]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [all_registers -clock [get_clocks clk125_nobuf_0]]'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/constrs_1/new/mig_conflict.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9110.715 ; gain = 0.000 ; free physical = 5979 ; free virtual = 45026
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 539 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 437 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 9110.715 ; gain = 0.000 ; free physical = 5983 ; free virtual = 45031
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 04:11:22 2023...
