# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Multiplicador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/FlipFlop/FlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:07 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/FlipFlop/FlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FlipFlop
# -- Compiling architecture Behavior of FlipFlop
# End time: 10:25:07 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplexador/Multiplexador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:07 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplexador/Multiplexador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplexador
# -- Compiling architecture Behavior of Multiplexador
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/UnidadeControle/UnidadeControle.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/UnidadeControle/UnidadeControle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UnidadeControle
# -- Compiling architecture Behavior of UnidadeControle
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorProduto/RegistradorProduto.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorProduto/RegistradorProduto.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistradorProduto
# -- Compiling architecture Structure of RegistradorProduto
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicando/RegistradorMultiplicando.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicando/RegistradorMultiplicando.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistradorMultiplicando
# -- Compiling architecture Structure of RegistradorMultiplicando
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicador/RegistradorMultiplicador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicador/RegistradorMultiplicador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistradorMultiplicador
# -- Compiling architecture Structure of RegistradorMultiplicador
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplexador_16/Multiplexador_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplexador_16/Multiplexador_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplexador_16
# -- Compiling architecture Behavior of Multiplexador_16
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplexador_8/Multiplexador_8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplexador_8/Multiplexador_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplexador_8
# -- Compiling architecture Behavior of Multiplexador_8
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/FullAdder/FullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/FullAdder/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture LogicFunc of FullAdder
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/DeslocadorEsq/DeslocadorEsq.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/DeslocadorEsq/DeslocadorEsq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DeslocadorEsq
# -- Compiling architecture Behavior of DeslocadorEsq
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/DeslocadorDir/DeslocadorDir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/DeslocadorDir/DeslocadorDir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DeslocadorDir
# -- Compiling architecture Behavior of DeslocadorDir
# End time: 10:25:08 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/BitsAdder/BitsAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:09 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/BitsAdder/BitsAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BitsAdder
# -- Compiling architecture Structure of BitsAdder
# End time: 10:25:09 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplicador/Multiplicador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:09 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplicador/Multiplicador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplicador
# -- Compiling architecture Behavior of Multiplicador
# End time: 10:25:09 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.multiplicador
# vsim work.multiplicador 
# Start time: 10:25:14 on Nov 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.multiplicador(behavior)
# Loading work.unidadecontrole(behavior)
# Loading work.multiplexador_8(behavior)
# Loading work.multiplexador(behavior)
# Loading work.deslocadordir(behavior)
# Loading work.registradormultiplicador(structure)
# Loading work.flipflop(behavior)
# Loading work.multiplexador_16(behavior)
# Loading work.deslocadoresq(behavior)
# Loading work.registradormultiplicando(structure)
# Loading work.registradorproduto(structure)
# Loading work.bitsadder(structure)
# Loading work.fulladder(logicfunc)
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
# 1
wave modify -driver freeze -pattern clock -initialvalue 1 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps Edit:/multiplicador/clk
wave modify -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 200ps Edit:/multiplicador/reset
wave modify -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 200ps Edit:/multiplicador/calcula
add wave -position insertpoint  \
sim:/multiplicador/R \
sim:/multiplicador/pronto
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: User  Hostname: DESKTOP-6MK41L8  ProcessID: 1644
#           Attempting to use alternate WLF file "./wlftrmb3h5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrmb3h5
run
wave modify -driver freeze -pattern constant -value 00010110 -range 7 0 -starttime 0ps -endtime 1000ps Edit:/multiplicador/Multiplicando
wave modify -driver freeze -pattern constant -value 00001110 -range 7 0 -starttime 0ps -endtime 1000ps Edit:/multiplicador/Multiplicador
restart
run
wave modify -driver freeze -pattern clock -initialvalue 1 -period 100ps -dutycycle 50 -starttime 0ps -endtime 2000ps Edit:/multiplicador/clk
wave modify -driver freeze -pattern constant -value 1 -starttime 200ps -endtime 2000ps Edit:/multiplicador/reset
wave modify -driver freeze -pattern constant -value 00010110 -range 7 0 -starttime 0ps -endtime 2000ps Edit:/multiplicador/Multiplicando
wave modify -driver freeze -pattern constant -value 00001110 -range 7 0 -starttime 0ps -endtime 2000ps Edit:/multiplicador/Multiplicador
restart
run
restart
run
wave modify -driver freeze -pattern constant -value 1 -starttime 200ps -endtime 2000ps Edit:/multiplicador/calcula
wave modify -driver freeze -pattern constant -value 0 -starttime 200ps -endtime 2000ps Edit:/multiplicador/calcula
wave modify -driver freeze -pattern constant -value 1 -starttime 200ps -endtime 300ps Edit:/multiplicador/calcula
restart
run
wave modify -driver freeze -pattern constant -value 00000010 -range 7 0 -starttime 0ps -endtime 2000ps Edit:/multiplicador/Multiplicando
wave modify -driver freeze -pattern constant -value 00000010 -range 7 0 -starttime 0ps -endtime 2000ps Edit:/multiplicador/Multiplicador
restart
run
wave modify -driver freeze -pattern constant -value 00000101 -range 7 0 -starttime 0ps -endtime 2000ps Edit:/multiplicador/Multiplicando
wave modify -driver freeze -pattern constant -value 00000101 -range 7 0 -starttime 0ps -endtime 2000ps Edit:/multiplicador/Multiplicador
restart
run
wave modify -driver freeze -pattern constant -value 00001010 -range 7 0 -starttime 0ps -endtime 2000ps Edit:/multiplicador/Multiplicando
wave modify -driver freeze -pattern constant -value 00001010 -range 7 0 -starttime 0ps -endtime 2000ps Edit:/multiplicador/Multiplicador
restart
run
# End time: 10:58:13 on Nov 24,2021, Elapsed time: 0:32:59
# Errors: 0, Warnings: 2
wave editwrite -file C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/Multiplicador/simulation/modelsim/wave.do
