library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity testbench_spr is
end testbench_spr;

architecture dataflow_tbspr of testbench_spr is
    	
      component single_port_ram is
			generic (
				NUMBER_OF_ELEMENTS : natural := 15;
--      		NUMBER_OF_LINES : natural range 1 to NUMBER_OF_ELEMENTS;
				WORD_LENGTH : natural := 4;
				RAM_ADDR_LENGTH : natural := 4 --integer(ceil(log2(real(NUMBER_OF_ELEMENTS))))
			);
			port (
			
				o_memory : out std_logic_vector ((WORD_LENGTH * NUMBER_OF_ELEMENTS - 1) downto 0);
				
				clk : in std_logic;
--				rst : in std_logic;
				i_ram_data : in std_logic_vector(WORD_LENGTH-1 downto 0);
				i_ram_wr_en : in std_logic;
				i_ram_addr : in std_logic_vector(RAM_ADDR_LENGTH-1 downto 0);
				o_ram_data : out std_logic_vector(WORD_LENGTH-1 downto 0)
--				o_error : out std_logic
			);
		end component;
            
		signal o_memory : std_logic_vector (59 downto 0);
		signal i_ram_data, o_ram_data : std_logic_vector (3 downto 0);
		signal i_ram_addr : std_logic_vector (3 downto 0);
		signal clk, i_ram_wr_en: std_logic;
        
      begin
			SPR0 : single_port_ram port map (
			
				o_memory => o_memory,
			
				clk => clk,
				i_ram_data => i_ram_data,
				i_ram_wr_en => i_ram_wr_en,
				i_ram_addr => i_ram_addr,
				o_ram_data => o_ram_data);
				
			
				
			i_ram_wr_en <= '0', '1' after 130 ns, '0' after 230 ns, '1' after 360 ns, '0' after 460 ns, '1' after 500 ns, '0' after 600 ns, '1' after 700 ns, '0' after 800 ns, '1' after 950 ns, '0' after 1000 ns;
			i_ram_addr <= "0001", "0010" after 100 ns, "0000" after 230 ns, "0010" after 330 ns, "0100" after 500 ns, "0011" after 660 ns, "0101" after 700 ns, "0001" after 850 ns, "1000" after 900 ns, "0011" after 950 ns, "0110" after 1000 ns;
         i_ram_data <= "0000", "0001" after 160 ns, "0010" after 260 ns, "0011" after 300 ns, "0100" after 400 ns, "0101" after 530 ns, "0110" after 630 ns, "1111" after 750 ns, "1010" after 800 ns, "1001" after 900 ns, "1110" after 1000 ns;
			
			pulse : process
				begin
					clk <= '0';
					wait for 5 ns;
					CLK <= '1';
					wait for 10 ns;
					CLK <= '0';
					wait for 5 ns;
			end process;        
end dataflow_tbspr;