LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mejia_and_Oct28 is port(
	clk, ld, clr: in std_logic;
	RSin, RTin:   in std_logic_vector(31 downto 0);
	RDout:        out std_logic_vector(31 downto 0));
end mejia_and_Oct28;


architecture arch of mejia_and_Oct28 is

	component mejia_register32_Oct28 port(
	d:            IN std_logic_vector(31 downto 0);
	ld, clr, clk: IN std_logic;
	q:            OUT std_logic_vector(31 downto 0)
	);
	end component;
	
	component mejia_and_op_Oct28 is port(
	a, b: IN std_logic_vector(31 downto 0);
	q:    OUT std_logic_vector(31 downto 0)
	);
	end component;



end arch;