
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012176    0.118613    0.479898    0.479898 v _690_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.118613    0.000000    0.479898 v _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.164382    0.124099    0.603997 ^ _389_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _143_ (net)
                      0.164382    0.000000    0.603997 ^ _390_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.098840    0.082260    0.686257 v _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.098840    0.000000    0.686257 v _690_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.686257   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.103352    0.353352   library hold time
                                              0.353352   data required time
---------------------------------------------------------------------------------------------
                                              0.353352   data required time
                                             -0.686257   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332905   slack (MET)


Startpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011072    0.112129    0.474983    0.474983 v _688_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.112129    0.000000    0.474983 v _384_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004057    0.147036    0.117815    0.592798 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _140_ (net)
                      0.147036    0.000000    0.592798 ^ _385_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.110874    0.104202    0.697000 v _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.110874    0.000000    0.697000 v _688_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.697000   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100828    0.350828   library hold time
                                              0.350828   data required time
---------------------------------------------------------------------------------------------
                                              0.350828   data required time
                                             -0.697000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346172   slack (MET)


Startpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023072    0.297791    0.669525    0.669525 ^ _686_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.297791    0.000000    0.669525 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.109910    0.069008    0.738533 v _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.109910    0.000000    0.738533 v _686_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.738533   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.101027    0.351027   library hold time
                                              0.351027   data required time
---------------------------------------------------------------------------------------------
                                              0.351027   data required time
                                             -0.738533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387507   slack (MET)


Startpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.018871    0.157935    0.509705    0.509705 v _687_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.157935    0.000000    0.509705 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.170081    0.159968    0.669673 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _138_ (net)
                      0.170081    0.000000    0.669673 ^ _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.098840    0.082938    0.752611 v _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.098840    0.000000    0.752611 v _687_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.752611   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.103352    0.353352   library hold time
                                              0.353352   data required time
---------------------------------------------------------------------------------------------
                                              0.353352   data required time
                                             -0.752611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399259   slack (MET)


Startpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012140    0.118401    0.479738    0.479738 v _689_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.118401    0.000000    0.479738 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002878    0.090171    0.226200    0.705938 v _387_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _142_ (net)
                      0.090171    0.000000    0.705938 v _388_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003038    0.072133    0.213106    0.919043 v _388_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.072133    0.000000    0.919043 v _689_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.919043   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.109612    0.359612   library hold time
                                              0.359612   data required time
---------------------------------------------------------------------------------------------
                                              0.359612   data required time
                                             -0.919043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559432   slack (MET)


Startpoint: _693_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004215    0.104492    0.546270    0.546270 ^ _693_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.104492    0.000000    0.546270 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004744    0.093320    0.085930    0.632201 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _134_ (net)
                      0.093320    0.000000    0.632201 v _377_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011436    0.234649    0.165631    0.797832 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _135_ (net)
                      0.234649    0.000000    0.797832 ^ _433_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002822    0.096760    0.066401    0.864233 v _433_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _174_ (net)
                      0.096760    0.000000    0.864233 v _434_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003038    0.063900    0.164701    1.028934 v _434_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.063900    0.000000    1.028934 v _682_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.028934   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.111541    0.361541   library hold time
                                              0.361541   data required time
---------------------------------------------------------------------------------------------
                                              0.361541   data required time
                                             -1.028934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.667392   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _686_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _686_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _687_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _687_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _688_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _688_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _689_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _689_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _690_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _690_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _691_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _691_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _691_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _692_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _692_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _692_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _693_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _693_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.254956    0.504956   library removal time
                                              0.504956   data required time
---------------------------------------------------------------------------------------------
                                              0.504956   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.722661   slack (MET)



