
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004027b0 <.init>:
  4027b0:	stp	x29, x30, [sp, #-16]!
  4027b4:	mov	x29, sp
  4027b8:	bl	403020 <__fxstatat@plt+0x60>
  4027bc:	ldp	x29, x30, [sp], #16
  4027c0:	ret

Disassembly of section .plt:

00000000004027d0 <mbrtowc@plt-0x20>:
  4027d0:	stp	x16, x30, [sp, #-16]!
  4027d4:	adrp	x16, 424000 <__fxstatat@plt+0x21040>
  4027d8:	ldr	x17, [x16, #4088]
  4027dc:	add	x16, x16, #0xff8
  4027e0:	br	x17
  4027e4:	nop
  4027e8:	nop
  4027ec:	nop

00000000004027f0 <mbrtowc@plt>:
  4027f0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4027f4:	ldr	x17, [x16]
  4027f8:	add	x16, x16, #0x0
  4027fc:	br	x17

0000000000402800 <memcpy@plt>:
  402800:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402804:	ldr	x17, [x16, #8]
  402808:	add	x16, x16, #0x8
  40280c:	br	x17

0000000000402810 <_exit@plt>:
  402810:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402814:	ldr	x17, [x16, #16]
  402818:	add	x16, x16, #0x10
  40281c:	br	x17

0000000000402820 <strlen@plt>:
  402820:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402824:	ldr	x17, [x16, #24]
  402828:	add	x16, x16, #0x18
  40282c:	br	x17

0000000000402830 <acl_set_fd@plt>:
  402830:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402834:	ldr	x17, [x16, #32]
  402838:	add	x16, x16, #0x20
  40283c:	br	x17

0000000000402840 <exit@plt>:
  402840:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402844:	ldr	x17, [x16, #40]
  402848:	add	x16, x16, #0x28
  40284c:	br	x17

0000000000402850 <error@plt>:
  402850:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402854:	ldr	x17, [x16, #48]
  402858:	add	x16, x16, #0x30
  40285c:	br	x17

0000000000402860 <rpmatch@plt>:
  402860:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402864:	ldr	x17, [x16, #56]
  402868:	add	x16, x16, #0x38
  40286c:	br	x17

0000000000402870 <acl_entries@plt>:
  402870:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402874:	ldr	x17, [x16, #64]
  402878:	add	x16, x16, #0x40
  40287c:	br	x17

0000000000402880 <geteuid@plt>:
  402880:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402884:	ldr	x17, [x16, #72]
  402888:	add	x16, x16, #0x48
  40288c:	br	x17

0000000000402890 <__xmknod@plt>:
  402890:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402894:	ldr	x17, [x16, #80]
  402898:	add	x16, x16, #0x50
  40289c:	br	x17

00000000004028a0 <linkat@plt>:
  4028a0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028a4:	ldr	x17, [x16, #88]
  4028a8:	add	x16, x16, #0x58
  4028ac:	br	x17

00000000004028b0 <readlink@plt>:
  4028b0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028b4:	ldr	x17, [x16, #96]
  4028b8:	add	x16, x16, #0x60
  4028bc:	br	x17

00000000004028c0 <getuid@plt>:
  4028c0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028c4:	ldr	x17, [x16, #104]
  4028c8:	add	x16, x16, #0x68
  4028cc:	br	x17

00000000004028d0 <opendir@plt>:
  4028d0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028d4:	ldr	x17, [x16, #112]
  4028d8:	add	x16, x16, #0x70
  4028dc:	br	x17

00000000004028e0 <__cxa_atexit@plt>:
  4028e0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028e4:	ldr	x17, [x16, #120]
  4028e8:	add	x16, x16, #0x78
  4028ec:	br	x17

00000000004028f0 <unlinkat@plt>:
  4028f0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028f4:	ldr	x17, [x16, #128]
  4028f8:	add	x16, x16, #0x80
  4028fc:	br	x17

0000000000402900 <clock_gettime@plt>:
  402900:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402904:	ldr	x17, [x16, #136]
  402908:	add	x16, x16, #0x88
  40290c:	br	x17

0000000000402910 <qsort@plt>:
  402910:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402914:	ldr	x17, [x16, #144]
  402918:	add	x16, x16, #0x90
  40291c:	br	x17

0000000000402920 <setvbuf@plt>:
  402920:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402924:	ldr	x17, [x16, #152]
  402928:	add	x16, x16, #0x98
  40292c:	br	x17

0000000000402930 <pathconf@plt>:
  402930:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402934:	ldr	x17, [x16, #160]
  402938:	add	x16, x16, #0xa0
  40293c:	br	x17

0000000000402940 <euidaccess@plt>:
  402940:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402944:	ldr	x17, [x16, #168]
  402948:	add	x16, x16, #0xa8
  40294c:	br	x17

0000000000402950 <lseek@plt>:
  402950:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402954:	ldr	x17, [x16, #176]
  402958:	add	x16, x16, #0xb0
  40295c:	br	x17

0000000000402960 <mkfifo@plt>:
  402960:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402964:	ldr	x17, [x16, #184]
  402968:	add	x16, x16, #0xb8
  40296c:	br	x17

0000000000402970 <__fpending@plt>:
  402970:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402974:	ldr	x17, [x16, #192]
  402978:	add	x16, x16, #0xc0
  40297c:	br	x17

0000000000402980 <stpcpy@plt>:
  402980:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402984:	ldr	x17, [x16, #200]
  402988:	add	x16, x16, #0xc8
  40298c:	br	x17

0000000000402990 <fileno@plt>:
  402990:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402994:	ldr	x17, [x16, #208]
  402998:	add	x16, x16, #0xd0
  40299c:	br	x17

00000000004029a0 <acl_delete_def_file@plt>:
  4029a0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029a4:	ldr	x17, [x16, #216]
  4029a8:	add	x16, x16, #0xd8
  4029ac:	br	x17

00000000004029b0 <fclose@plt>:
  4029b0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029b4:	ldr	x17, [x16, #224]
  4029b8:	add	x16, x16, #0xe0
  4029bc:	br	x17

00000000004029c0 <getpid@plt>:
  4029c0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029c4:	ldr	x17, [x16, #232]
  4029c8:	add	x16, x16, #0xe8
  4029cc:	br	x17

00000000004029d0 <nl_langinfo@plt>:
  4029d0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029d4:	ldr	x17, [x16, #240]
  4029d8:	add	x16, x16, #0xf0
  4029dc:	br	x17

00000000004029e0 <fopen@plt>:
  4029e0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029e4:	ldr	x17, [x16, #248]
  4029e8:	add	x16, x16, #0xf8
  4029ec:	br	x17

00000000004029f0 <malloc@plt>:
  4029f0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029f4:	ldr	x17, [x16, #256]
  4029f8:	add	x16, x16, #0x100
  4029fc:	br	x17

0000000000402a00 <futimesat@plt>:
  402a00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a04:	ldr	x17, [x16, #264]
  402a08:	add	x16, x16, #0x108
  402a0c:	br	x17

0000000000402a10 <chmod@plt>:
  402a10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a14:	ldr	x17, [x16, #272]
  402a18:	add	x16, x16, #0x110
  402a1c:	br	x17

0000000000402a20 <open@plt>:
  402a20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a24:	ldr	x17, [x16, #280]
  402a28:	add	x16, x16, #0x118
  402a2c:	br	x17

0000000000402a30 <__vasprintf_chk@plt>:
  402a30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a34:	ldr	x17, [x16, #288]
  402a38:	add	x16, x16, #0x120
  402a3c:	br	x17

0000000000402a40 <getppid@plt>:
  402a40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a44:	ldr	x17, [x16, #296]
  402a48:	add	x16, x16, #0x128
  402a4c:	br	x17

0000000000402a50 <futimens@plt>:
  402a50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a54:	ldr	x17, [x16, #304]
  402a58:	add	x16, x16, #0x130
  402a5c:	br	x17

0000000000402a60 <strncmp@plt>:
  402a60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a64:	ldr	x17, [x16, #312]
  402a68:	add	x16, x16, #0x138
  402a6c:	br	x17

0000000000402a70 <bindtextdomain@plt>:
  402a70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a74:	ldr	x17, [x16, #320]
  402a78:	add	x16, x16, #0x140
  402a7c:	br	x17

0000000000402a80 <__libc_start_main@plt>:
  402a80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a84:	ldr	x17, [x16, #328]
  402a88:	add	x16, x16, #0x148
  402a8c:	br	x17

0000000000402a90 <__printf_chk@plt>:
  402a90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a94:	ldr	x17, [x16, #336]
  402a98:	add	x16, x16, #0x150
  402a9c:	br	x17

0000000000402aa0 <acl_get_tag_type@plt>:
  402aa0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402aa4:	ldr	x17, [x16, #344]
  402aa8:	add	x16, x16, #0x158
  402aac:	br	x17

0000000000402ab0 <memset@plt>:
  402ab0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ab4:	ldr	x17, [x16, #352]
  402ab8:	add	x16, x16, #0x160
  402abc:	br	x17

0000000000402ac0 <fdopen@plt>:
  402ac0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ac4:	ldr	x17, [x16, #360]
  402ac8:	add	x16, x16, #0x168
  402acc:	br	x17

0000000000402ad0 <gettimeofday@plt>:
  402ad0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ad4:	ldr	x17, [x16, #368]
  402ad8:	add	x16, x16, #0x170
  402adc:	br	x17

0000000000402ae0 <fchmod@plt>:
  402ae0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ae4:	ldr	x17, [x16, #376]
  402ae8:	add	x16, x16, #0x178
  402aec:	br	x17

0000000000402af0 <calloc@plt>:
  402af0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402af4:	ldr	x17, [x16, #384]
  402af8:	add	x16, x16, #0x180
  402afc:	br	x17

0000000000402b00 <bcmp@plt>:
  402b00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b04:	ldr	x17, [x16, #392]
  402b08:	add	x16, x16, #0x188
  402b0c:	br	x17

0000000000402b10 <readdir@plt>:
  402b10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b14:	ldr	x17, [x16, #400]
  402b18:	add	x16, x16, #0x190
  402b1c:	br	x17

0000000000402b20 <realloc@plt>:
  402b20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b24:	ldr	x17, [x16, #408]
  402b28:	add	x16, x16, #0x198
  402b2c:	br	x17

0000000000402b30 <acl_set_file@plt>:
  402b30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b34:	ldr	x17, [x16, #416]
  402b38:	add	x16, x16, #0x1a0
  402b3c:	br	x17

0000000000402b40 <getpagesize@plt>:
  402b40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b44:	ldr	x17, [x16, #424]
  402b48:	add	x16, x16, #0x1a8
  402b4c:	br	x17

0000000000402b50 <acl_from_mode@plt>:
  402b50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b54:	ldr	x17, [x16, #432]
  402b58:	add	x16, x16, #0x1b0
  402b5c:	br	x17

0000000000402b60 <acl_get_fd@plt>:
  402b60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b64:	ldr	x17, [x16, #440]
  402b68:	add	x16, x16, #0x1b8
  402b6c:	br	x17

0000000000402b70 <closedir@plt>:
  402b70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b74:	ldr	x17, [x16, #448]
  402b78:	add	x16, x16, #0x1c0
  402b7c:	br	x17

0000000000402b80 <close@plt>:
  402b80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b84:	ldr	x17, [x16, #456]
  402b88:	add	x16, x16, #0x1c8
  402b8c:	br	x17

0000000000402b90 <strrchr@plt>:
  402b90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b94:	ldr	x17, [x16, #464]
  402b98:	add	x16, x16, #0x1d0
  402b9c:	br	x17

0000000000402ba0 <__gmon_start__@plt>:
  402ba0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ba4:	ldr	x17, [x16, #472]
  402ba8:	add	x16, x16, #0x1d8
  402bac:	br	x17

0000000000402bb0 <fdopendir@plt>:
  402bb0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402bb4:	ldr	x17, [x16, #480]
  402bb8:	add	x16, x16, #0x1e0
  402bbc:	br	x17

0000000000402bc0 <write@plt>:
  402bc0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402bc4:	ldr	x17, [x16, #488]
  402bc8:	add	x16, x16, #0x1e8
  402bcc:	br	x17

0000000000402bd0 <abort@plt>:
  402bd0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402bd4:	ldr	x17, [x16, #496]
  402bd8:	add	x16, x16, #0x1f0
  402bdc:	br	x17

0000000000402be0 <posix_fadvise@plt>:
  402be0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402be4:	ldr	x17, [x16, #504]
  402be8:	add	x16, x16, #0x1f8
  402bec:	br	x17

0000000000402bf0 <mbsinit@plt>:
  402bf0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402bf4:	ldr	x17, [x16, #512]
  402bf8:	add	x16, x16, #0x200
  402bfc:	br	x17

0000000000402c00 <__overflow@plt>:
  402c00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c04:	ldr	x17, [x16, #520]
  402c08:	add	x16, x16, #0x208
  402c0c:	br	x17

0000000000402c10 <fpathconf@plt>:
  402c10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c14:	ldr	x17, [x16, #528]
  402c18:	add	x16, x16, #0x210
  402c1c:	br	x17

0000000000402c20 <fread_unlocked@plt>:
  402c20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c24:	ldr	x17, [x16, #536]
  402c28:	add	x16, x16, #0x218
  402c2c:	br	x17

0000000000402c30 <canonicalize_file_name@plt>:
  402c30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c34:	ldr	x17, [x16, #544]
  402c38:	add	x16, x16, #0x220
  402c3c:	br	x17

0000000000402c40 <memcmp@plt>:
  402c40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c44:	ldr	x17, [x16, #552]
  402c48:	add	x16, x16, #0x228
  402c4c:	br	x17

0000000000402c50 <textdomain@plt>:
  402c50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c54:	ldr	x17, [x16, #560]
  402c58:	add	x16, x16, #0x230
  402c5c:	br	x17

0000000000402c60 <getopt_long@plt>:
  402c60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c64:	ldr	x17, [x16, #568]
  402c68:	add	x16, x16, #0x238
  402c6c:	br	x17

0000000000402c70 <__fprintf_chk@plt>:
  402c70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c74:	ldr	x17, [x16, #576]
  402c78:	add	x16, x16, #0x240
  402c7c:	br	x17

0000000000402c80 <strcmp@plt>:
  402c80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c84:	ldr	x17, [x16, #584]
  402c88:	add	x16, x16, #0x248
  402c8c:	br	x17

0000000000402c90 <__ctype_b_loc@plt>:
  402c90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c94:	ldr	x17, [x16, #592]
  402c98:	add	x16, x16, #0x250
  402c9c:	br	x17

0000000000402ca0 <rewinddir@plt>:
  402ca0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ca4:	ldr	x17, [x16, #600]
  402ca8:	add	x16, x16, #0x258
  402cac:	br	x17

0000000000402cb0 <rmdir@plt>:
  402cb0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402cb4:	ldr	x17, [x16, #608]
  402cb8:	add	x16, x16, #0x260
  402cbc:	br	x17

0000000000402cc0 <lchown@plt>:
  402cc0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402cc4:	ldr	x17, [x16, #616]
  402cc8:	add	x16, x16, #0x268
  402ccc:	br	x17

0000000000402cd0 <acl_get_file@plt>:
  402cd0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402cd4:	ldr	x17, [x16, #624]
  402cd8:	add	x16, x16, #0x270
  402cdc:	br	x17

0000000000402ce0 <fseeko@plt>:
  402ce0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ce4:	ldr	x17, [x16, #632]
  402ce8:	add	x16, x16, #0x278
  402cec:	br	x17

0000000000402cf0 <free@plt>:
  402cf0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402cf4:	ldr	x17, [x16, #640]
  402cf8:	add	x16, x16, #0x280
  402cfc:	br	x17

0000000000402d00 <renameat2@plt>:
  402d00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d04:	ldr	x17, [x16, #648]
  402d08:	add	x16, x16, #0x288
  402d0c:	br	x17

0000000000402d10 <__ctype_get_mb_cur_max@plt>:
  402d10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d14:	ldr	x17, [x16, #656]
  402d18:	add	x16, x16, #0x290
  402d1c:	br	x17

0000000000402d20 <getgid@plt>:
  402d20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d24:	ldr	x17, [x16, #664]
  402d28:	add	x16, x16, #0x298
  402d2c:	br	x17

0000000000402d30 <attr_copy_fd@plt>:
  402d30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d34:	ldr	x17, [x16, #672]
  402d38:	add	x16, x16, #0x2a0
  402d3c:	br	x17

0000000000402d40 <renameat@plt>:
  402d40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d44:	ldr	x17, [x16, #680]
  402d48:	add	x16, x16, #0x2a8
  402d4c:	br	x17

0000000000402d50 <acl_get_entry@plt>:
  402d50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d54:	ldr	x17, [x16, #688]
  402d58:	add	x16, x16, #0x2b0
  402d5c:	br	x17

0000000000402d60 <strspn@plt>:
  402d60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d64:	ldr	x17, [x16, #696]
  402d68:	add	x16, x16, #0x2b8
  402d6c:	br	x17

0000000000402d70 <strchr@plt>:
  402d70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d74:	ldr	x17, [x16, #704]
  402d78:	add	x16, x16, #0x2c0
  402d7c:	br	x17

0000000000402d80 <utimensat@plt>:
  402d80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d84:	ldr	x17, [x16, #712]
  402d88:	add	x16, x16, #0x2c8
  402d8c:	br	x17

0000000000402d90 <rename@plt>:
  402d90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d94:	ldr	x17, [x16, #720]
  402d98:	add	x16, x16, #0x2d0
  402d9c:	br	x17

0000000000402da0 <fwrite@plt>:
  402da0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402da4:	ldr	x17, [x16, #728]
  402da8:	add	x16, x16, #0x2d8
  402dac:	br	x17

0000000000402db0 <fcntl@plt>:
  402db0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402db4:	ldr	x17, [x16, #736]
  402db8:	add	x16, x16, #0x2e0
  402dbc:	br	x17

0000000000402dc0 <attr_copy_file@plt>:
  402dc0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402dc4:	ldr	x17, [x16, #744]
  402dc8:	add	x16, x16, #0x2e8
  402dcc:	br	x17

0000000000402dd0 <fflush@plt>:
  402dd0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402dd4:	ldr	x17, [x16, #752]
  402dd8:	add	x16, x16, #0x2f0
  402ddc:	br	x17

0000000000402de0 <attr_copy_check_permissions@plt>:
  402de0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402de4:	ldr	x17, [x16, #760]
  402de8:	add	x16, x16, #0x2f8
  402dec:	br	x17

0000000000402df0 <strcpy@plt>:
  402df0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402df4:	ldr	x17, [x16, #768]
  402df8:	add	x16, x16, #0x300
  402dfc:	br	x17

0000000000402e00 <dirfd@plt>:
  402e00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e04:	ldr	x17, [x16, #776]
  402e08:	add	x16, x16, #0x308
  402e0c:	br	x17

0000000000402e10 <__explicit_bzero_chk@plt>:
  402e10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e14:	ldr	x17, [x16, #784]
  402e18:	add	x16, x16, #0x310
  402e1c:	br	x17

0000000000402e20 <__lxstat@plt>:
  402e20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e24:	ldr	x17, [x16, #792]
  402e28:	add	x16, x16, #0x318
  402e2c:	br	x17

0000000000402e30 <read@plt>:
  402e30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e34:	ldr	x17, [x16, #800]
  402e38:	add	x16, x16, #0x320
  402e3c:	br	x17

0000000000402e40 <__mempcpy_chk@plt>:
  402e40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e44:	ldr	x17, [x16, #808]
  402e48:	add	x16, x16, #0x328
  402e4c:	br	x17

0000000000402e50 <utimes@plt>:
  402e50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e54:	ldr	x17, [x16, #816]
  402e58:	add	x16, x16, #0x330
  402e5c:	br	x17

0000000000402e60 <__fxstat@plt>:
  402e60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e64:	ldr	x17, [x16, #824]
  402e68:	add	x16, x16, #0x338
  402e6c:	br	x17

0000000000402e70 <dcgettext@plt>:
  402e70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e74:	ldr	x17, [x16, #832]
  402e78:	add	x16, x16, #0x340
  402e7c:	br	x17

0000000000402e80 <fputs_unlocked@plt>:
  402e80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e84:	ldr	x17, [x16, #840]
  402e88:	add	x16, x16, #0x348
  402e8c:	br	x17

0000000000402e90 <__freading@plt>:
  402e90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e94:	ldr	x17, [x16, #848]
  402e98:	add	x16, x16, #0x350
  402e9c:	br	x17

0000000000402ea0 <ftruncate@plt>:
  402ea0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ea4:	ldr	x17, [x16, #856]
  402ea8:	add	x16, x16, #0x358
  402eac:	br	x17

0000000000402eb0 <symlinkat@plt>:
  402eb0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402eb4:	ldr	x17, [x16, #864]
  402eb8:	add	x16, x16, #0x360
  402ebc:	br	x17

0000000000402ec0 <fallocate@plt>:
  402ec0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ec4:	ldr	x17, [x16, #872]
  402ec8:	add	x16, x16, #0x368
  402ecc:	br	x17

0000000000402ed0 <iswprint@plt>:
  402ed0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ed4:	ldr	x17, [x16, #880]
  402ed8:	add	x16, x16, #0x370
  402edc:	br	x17

0000000000402ee0 <umask@plt>:
  402ee0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ee4:	ldr	x17, [x16, #888]
  402ee8:	add	x16, x16, #0x378
  402eec:	br	x17

0000000000402ef0 <openat@plt>:
  402ef0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ef4:	ldr	x17, [x16, #896]
  402ef8:	add	x16, x16, #0x380
  402efc:	br	x17

0000000000402f00 <__assert_fail@plt>:
  402f00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f04:	ldr	x17, [x16, #904]
  402f08:	add	x16, x16, #0x388
  402f0c:	br	x17

0000000000402f10 <__errno_location@plt>:
  402f10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f14:	ldr	x17, [x16, #912]
  402f18:	add	x16, x16, #0x390
  402f1c:	br	x17

0000000000402f20 <getenv@plt>:
  402f20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f24:	ldr	x17, [x16, #920]
  402f28:	add	x16, x16, #0x398
  402f2c:	br	x17

0000000000402f30 <__xstat@plt>:
  402f30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f34:	ldr	x17, [x16, #928]
  402f38:	add	x16, x16, #0x3a0
  402f3c:	br	x17

0000000000402f40 <__getdelim@plt>:
  402f40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f44:	ldr	x17, [x16, #936]
  402f48:	add	x16, x16, #0x3a8
  402f4c:	br	x17

0000000000402f50 <unlink@plt>:
  402f50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f54:	ldr	x17, [x16, #944]
  402f58:	add	x16, x16, #0x3b0
  402f5c:	br	x17

0000000000402f60 <fchown@plt>:
  402f60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f64:	ldr	x17, [x16, #952]
  402f68:	add	x16, x16, #0x3b8
  402f6c:	br	x17

0000000000402f70 <mkdir@plt>:
  402f70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f74:	ldr	x17, [x16, #960]
  402f78:	add	x16, x16, #0x3c0
  402f7c:	br	x17

0000000000402f80 <error_at_line@plt>:
  402f80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f84:	ldr	x17, [x16, #968]
  402f88:	add	x16, x16, #0x3c8
  402f8c:	br	x17

0000000000402f90 <ioctl@plt>:
  402f90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f94:	ldr	x17, [x16, #976]
  402f98:	add	x16, x16, #0x3d0
  402f9c:	br	x17

0000000000402fa0 <setlocale@plt>:
  402fa0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402fa4:	ldr	x17, [x16, #984]
  402fa8:	add	x16, x16, #0x3d8
  402fac:	br	x17

0000000000402fb0 <acl_free@plt>:
  402fb0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402fb4:	ldr	x17, [x16, #992]
  402fb8:	add	x16, x16, #0x3e0
  402fbc:	br	x17

0000000000402fc0 <__fxstatat@plt>:
  402fc0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402fc4:	ldr	x17, [x16, #1000]
  402fc8:	add	x16, x16, #0x3e8
  402fcc:	br	x17

Disassembly of section .text:

0000000000402fd0 <.text>:
  402fd0:	mov	x29, #0x0                   	// #0
  402fd4:	mov	x30, #0x0                   	// #0
  402fd8:	mov	x5, x0
  402fdc:	ldr	x1, [sp]
  402fe0:	add	x2, sp, #0x8
  402fe4:	mov	x6, sp
  402fe8:	movz	x0, #0x0, lsl #48
  402fec:	movk	x0, #0x0, lsl #32
  402ff0:	movk	x0, #0x40, lsl #16
  402ff4:	movk	x0, #0x34d8
  402ff8:	movz	x3, #0x0, lsl #48
  402ffc:	movk	x3, #0x0, lsl #32
  403000:	movk	x3, #0x41, lsl #16
  403004:	movk	x3, #0x10b8
  403008:	movz	x4, #0x0, lsl #48
  40300c:	movk	x4, #0x0, lsl #32
  403010:	movk	x4, #0x41, lsl #16
  403014:	movk	x4, #0x1138
  403018:	bl	402a80 <__libc_start_main@plt>
  40301c:	bl	402bd0 <abort@plt>
  403020:	adrp	x0, 424000 <__fxstatat@plt+0x21040>
  403024:	ldr	x0, [x0, #4064]
  403028:	cbz	x0, 403030 <__fxstatat@plt+0x70>
  40302c:	b	402ba0 <__gmon_start__@plt>
  403030:	ret
  403034:	nop
  403038:	adrp	x0, 425000 <__fxstatat@plt+0x22040>
  40303c:	add	x0, x0, #0x478
  403040:	adrp	x1, 425000 <__fxstatat@plt+0x22040>
  403044:	add	x1, x1, #0x478
  403048:	cmp	x1, x0
  40304c:	b.eq	403064 <__fxstatat@plt+0xa4>  // b.none
  403050:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403054:	ldr	x1, [x1, #360]
  403058:	cbz	x1, 403064 <__fxstatat@plt+0xa4>
  40305c:	mov	x16, x1
  403060:	br	x16
  403064:	ret
  403068:	adrp	x0, 425000 <__fxstatat@plt+0x22040>
  40306c:	add	x0, x0, #0x478
  403070:	adrp	x1, 425000 <__fxstatat@plt+0x22040>
  403074:	add	x1, x1, #0x478
  403078:	sub	x1, x1, x0
  40307c:	lsr	x2, x1, #63
  403080:	add	x1, x2, x1, asr #3
  403084:	cmp	xzr, x1, asr #1
  403088:	asr	x1, x1, #1
  40308c:	b.eq	4030a4 <__fxstatat@plt+0xe4>  // b.none
  403090:	adrp	x2, 411000 <__fxstatat@plt+0xe040>
  403094:	ldr	x2, [x2, #368]
  403098:	cbz	x2, 4030a4 <__fxstatat@plt+0xe4>
  40309c:	mov	x16, x2
  4030a0:	br	x16
  4030a4:	ret
  4030a8:	stp	x29, x30, [sp, #-32]!
  4030ac:	mov	x29, sp
  4030b0:	str	x19, [sp, #16]
  4030b4:	adrp	x19, 425000 <__fxstatat@plt+0x22040>
  4030b8:	ldrb	w0, [x19, #1200]
  4030bc:	cbnz	w0, 4030cc <__fxstatat@plt+0x10c>
  4030c0:	bl	403038 <__fxstatat@plt+0x78>
  4030c4:	mov	w0, #0x1                   	// #1
  4030c8:	strb	w0, [x19, #1200]
  4030cc:	ldr	x19, [sp, #16]
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	b	403068 <__fxstatat@plt+0xa8>
  4030dc:	sub	sp, sp, #0xa0
  4030e0:	stp	x20, x19, [sp, #144]
  4030e4:	mov	w19, w0
  4030e8:	stp	x29, x30, [sp, #112]
  4030ec:	stp	x22, x21, [sp, #128]
  4030f0:	add	x29, sp, #0x70
  4030f4:	cbnz	w0, 40349c <__fxstatat@plt+0x4dc>
  4030f8:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4030fc:	add	x1, x1, #0x8bf
  403100:	mov	w2, #0x5                   	// #5
  403104:	mov	x0, xzr
  403108:	bl	402e70 <dcgettext@plt>
  40310c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403110:	ldr	x2, [x8, #2392]
  403114:	mov	x1, x0
  403118:	mov	w0, #0x1                   	// #1
  40311c:	mov	x3, x2
  403120:	mov	x4, x2
  403124:	bl	402a90 <__printf_chk@plt>
  403128:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  40312c:	add	x1, x1, #0x93e
  403130:	mov	w2, #0x5                   	// #5
  403134:	mov	x0, xzr
  403138:	bl	402e70 <dcgettext@plt>
  40313c:	adrp	x22, 425000 <__fxstatat@plt+0x22040>
  403140:	ldr	x1, [x22, #1176]
  403144:	bl	402e80 <fputs_unlocked@plt>
  403148:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40314c:	add	x1, x1, #0xaff
  403150:	mov	w2, #0x5                   	// #5
  403154:	mov	x0, xzr
  403158:	bl	402e70 <dcgettext@plt>
  40315c:	ldr	x1, [x22, #1176]
  403160:	bl	402e80 <fputs_unlocked@plt>
  403164:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403168:	add	x1, x1, #0x978
  40316c:	mov	w2, #0x5                   	// #5
  403170:	mov	x0, xzr
  403174:	bl	402e70 <dcgettext@plt>
  403178:	ldr	x1, [x22, #1176]
  40317c:	bl	402e80 <fputs_unlocked@plt>
  403180:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403184:	add	x1, x1, #0xb32
  403188:	mov	w2, #0x5                   	// #5
  40318c:	mov	x0, xzr
  403190:	bl	402e70 <dcgettext@plt>
  403194:	ldr	x1, [x22, #1176]
  403198:	bl	402e80 <fputs_unlocked@plt>
  40319c:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4031a0:	add	x1, x1, #0xcdd
  4031a4:	mov	w2, #0x5                   	// #5
  4031a8:	mov	x0, xzr
  4031ac:	bl	402e70 <dcgettext@plt>
  4031b0:	ldr	x1, [x22, #1176]
  4031b4:	bl	402e80 <fputs_unlocked@plt>
  4031b8:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4031bc:	add	x1, x1, #0xd66
  4031c0:	mov	w2, #0x5                   	// #5
  4031c4:	mov	x0, xzr
  4031c8:	bl	402e70 <dcgettext@plt>
  4031cc:	ldr	x1, [x22, #1176]
  4031d0:	bl	402e80 <fputs_unlocked@plt>
  4031d4:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4031d8:	add	x1, x1, #0xe2f
  4031dc:	mov	w2, #0x5                   	// #5
  4031e0:	mov	x0, xzr
  4031e4:	bl	402e70 <dcgettext@plt>
  4031e8:	ldr	x1, [x22, #1176]
  4031ec:	bl	402e80 <fputs_unlocked@plt>
  4031f0:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4031f4:	add	x1, x1, #0xf84
  4031f8:	mov	w2, #0x5                   	// #5
  4031fc:	mov	x0, xzr
  403200:	bl	402e70 <dcgettext@plt>
  403204:	ldr	x1, [x22, #1176]
  403208:	bl	402e80 <fputs_unlocked@plt>
  40320c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403210:	add	x1, x1, #0x15
  403214:	mov	w2, #0x5                   	// #5
  403218:	mov	x0, xzr
  40321c:	bl	402e70 <dcgettext@plt>
  403220:	ldr	x1, [x22, #1176]
  403224:	bl	402e80 <fputs_unlocked@plt>
  403228:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40322c:	add	x1, x1, #0x130
  403230:	mov	w2, #0x5                   	// #5
  403234:	mov	x0, xzr
  403238:	bl	402e70 <dcgettext@plt>
  40323c:	ldr	x1, [x22, #1176]
  403240:	bl	402e80 <fputs_unlocked@plt>
  403244:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403248:	add	x1, x1, #0x1f3
  40324c:	mov	w2, #0x5                   	// #5
  403250:	mov	x0, xzr
  403254:	bl	402e70 <dcgettext@plt>
  403258:	ldr	x1, [x22, #1176]
  40325c:	bl	402e80 <fputs_unlocked@plt>
  403260:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403264:	add	x1, x1, #0x302
  403268:	mov	w2, #0x5                   	// #5
  40326c:	mov	x0, xzr
  403270:	bl	402e70 <dcgettext@plt>
  403274:	ldr	x1, [x22, #1176]
  403278:	bl	402e80 <fputs_unlocked@plt>
  40327c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403280:	add	x1, x1, #0x440
  403284:	mov	w2, #0x5                   	// #5
  403288:	mov	x0, xzr
  40328c:	bl	402e70 <dcgettext@plt>
  403290:	ldr	x1, [x22, #1176]
  403294:	bl	402e80 <fputs_unlocked@plt>
  403298:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40329c:	add	x1, x1, #0x558
  4032a0:	mov	w2, #0x5                   	// #5
  4032a4:	mov	x0, xzr
  4032a8:	bl	402e70 <dcgettext@plt>
  4032ac:	ldr	x1, [x22, #1176]
  4032b0:	bl	402e80 <fputs_unlocked@plt>
  4032b4:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4032b8:	add	x1, x1, #0x585
  4032bc:	mov	w2, #0x5                   	// #5
  4032c0:	mov	x0, xzr
  4032c4:	bl	402e70 <dcgettext@plt>
  4032c8:	ldr	x1, [x22, #1176]
  4032cc:	bl	402e80 <fputs_unlocked@plt>
  4032d0:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4032d4:	add	x1, x1, #0x5bb
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	mov	x0, xzr
  4032e0:	bl	402e70 <dcgettext@plt>
  4032e4:	ldr	x1, [x22, #1176]
  4032e8:	bl	402e80 <fputs_unlocked@plt>
  4032ec:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4032f0:	add	x1, x1, #0x71e
  4032f4:	mov	w2, #0x5                   	// #5
  4032f8:	mov	x0, xzr
  4032fc:	bl	402e70 <dcgettext@plt>
  403300:	ldr	x1, [x22, #1176]
  403304:	bl	402e80 <fputs_unlocked@plt>
  403308:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40330c:	add	x1, x1, #0xb4a
  403310:	mov	w2, #0x5                   	// #5
  403314:	mov	x0, xzr
  403318:	bl	402e70 <dcgettext@plt>
  40331c:	ldr	x1, [x22, #1176]
  403320:	bl	402e80 <fputs_unlocked@plt>
  403324:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403328:	add	x1, x1, #0xc27
  40332c:	mov	w2, #0x5                   	// #5
  403330:	mov	x0, xzr
  403334:	bl	402e70 <dcgettext@plt>
  403338:	ldr	x1, [x22, #1176]
  40333c:	bl	402e80 <fputs_unlocked@plt>
  403340:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403344:	add	x1, x1, #0x83d
  403348:	mov	w2, #0x5                   	// #5
  40334c:	mov	x0, xzr
  403350:	bl	402e70 <dcgettext@plt>
  403354:	ldr	x1, [x22, #1176]
  403358:	bl	402e80 <fputs_unlocked@plt>
  40335c:	adrp	x8, 411000 <__fxstatat@plt+0xe040>
  403360:	add	x8, x8, #0x7c8
  403364:	ldp	q0, q1, [x8, #48]
  403368:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40336c:	adrp	x20, 412000 <__fxstatat@plt+0xf040>
  403370:	add	x1, x1, #0xd05
  403374:	str	q0, [sp, #48]
  403378:	ldp	q2, q0, [x8, #80]
  40337c:	mov	x21, sp
  403380:	add	x20, x20, #0x8df
  403384:	stp	q1, q2, [sp, #64]
  403388:	ldr	q1, [x8]
  40338c:	str	q0, [sp, #96]
  403390:	ldp	q0, q3, [x8, #16]
  403394:	stp	q1, q0, [sp]
  403398:	str	q3, [sp, #32]
  40339c:	mov	x0, x20
  4033a0:	bl	402c80 <strcmp@plt>
  4033a4:	cbz	w0, 4033b0 <__fxstatat@plt+0x3f0>
  4033a8:	ldr	x1, [x21, #16]!
  4033ac:	cbnz	x1, 40339c <__fxstatat@plt+0x3dc>
  4033b0:	ldr	x8, [x21, #8]
  4033b4:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4033b8:	add	x1, x1, #0xd64
  4033bc:	mov	w2, #0x5                   	// #5
  4033c0:	cmp	x8, #0x0
  4033c4:	mov	x0, xzr
  4033c8:	csel	x21, x20, x8, eq  // eq = none
  4033cc:	bl	402e70 <dcgettext@plt>
  4033d0:	adrp	x2, 412000 <__fxstatat@plt+0xf040>
  4033d4:	adrp	x3, 412000 <__fxstatat@plt+0xf040>
  4033d8:	mov	x1, x0
  4033dc:	add	x2, x2, #0x9b9
  4033e0:	add	x3, x3, #0xd7b
  4033e4:	mov	w0, #0x1                   	// #1
  4033e8:	bl	402a90 <__printf_chk@plt>
  4033ec:	mov	w0, #0x5                   	// #5
  4033f0:	mov	x1, xzr
  4033f4:	bl	402fa0 <setlocale@plt>
  4033f8:	cbz	x0, 40342c <__fxstatat@plt+0x46c>
  4033fc:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403400:	add	x1, x1, #0xda3
  403404:	mov	w2, #0x3                   	// #3
  403408:	bl	402a60 <strncmp@plt>
  40340c:	cbz	w0, 40342c <__fxstatat@plt+0x46c>
  403410:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403414:	add	x1, x1, #0xda7
  403418:	mov	w2, #0x5                   	// #5
  40341c:	mov	x0, xzr
  403420:	bl	402e70 <dcgettext@plt>
  403424:	ldr	x1, [x22, #1176]
  403428:	bl	402e80 <fputs_unlocked@plt>
  40342c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403430:	add	x1, x1, #0xdee
  403434:	mov	w2, #0x5                   	// #5
  403438:	mov	x0, xzr
  40343c:	bl	402e70 <dcgettext@plt>
  403440:	adrp	x2, 412000 <__fxstatat@plt+0xf040>
  403444:	mov	x1, x0
  403448:	add	x2, x2, #0xd7b
  40344c:	mov	w0, #0x1                   	// #1
  403450:	mov	x3, x20
  403454:	bl	402a90 <__printf_chk@plt>
  403458:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40345c:	add	x1, x1, #0xe09
  403460:	mov	w2, #0x5                   	// #5
  403464:	mov	x0, xzr
  403468:	bl	402e70 <dcgettext@plt>
  40346c:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  403470:	adrp	x9, 412000 <__fxstatat@plt+0xf040>
  403474:	add	x8, x8, #0xf14
  403478:	add	x9, x9, #0xd21
  40347c:	cmp	x21, x20
  403480:	mov	x1, x0
  403484:	csel	x3, x9, x8, eq  // eq = none
  403488:	mov	w0, #0x1                   	// #1
  40348c:	mov	x2, x21
  403490:	bl	402a90 <__printf_chk@plt>
  403494:	mov	w0, w19
  403498:	bl	402840 <exit@plt>
  40349c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4034a0:	ldr	x20, [x8, #1152]
  4034a4:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4034a8:	add	x1, x1, #0x898
  4034ac:	mov	w2, #0x5                   	// #5
  4034b0:	mov	x0, xzr
  4034b4:	bl	402e70 <dcgettext@plt>
  4034b8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4034bc:	ldr	x3, [x8, #2392]
  4034c0:	mov	x2, x0
  4034c4:	mov	w1, #0x1                   	// #1
  4034c8:	mov	x0, x20
  4034cc:	bl	402c70 <__fprintf_chk@plt>
  4034d0:	mov	w0, w19
  4034d4:	bl	402840 <exit@plt>
  4034d8:	sub	sp, sp, #0x150
  4034dc:	stp	x29, x30, [sp, #240]
  4034e0:	stp	x28, x27, [sp, #256]
  4034e4:	stp	x26, x25, [sp, #272]
  4034e8:	stp	x24, x23, [sp, #288]
  4034ec:	stp	x22, x21, [sp, #304]
  4034f0:	stp	x20, x19, [sp, #320]
  4034f4:	mov	w20, w0
  4034f8:	ldr	x0, [x1]
  4034fc:	add	x29, sp, #0xf0
  403500:	mov	x19, x1
  403504:	sub	x28, x29, #0x58
  403508:	bl	40baa4 <__fxstatat@plt+0x8ae4>
  40350c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403510:	add	x1, x1, #0xf14
  403514:	mov	w0, #0x6                   	// #6
  403518:	bl	402fa0 <setlocale@plt>
  40351c:	adrp	x21, 412000 <__fxstatat@plt+0xf040>
  403520:	add	x21, x21, #0x9bd
  403524:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403528:	add	x1, x1, #0x8e2
  40352c:	mov	x0, x21
  403530:	bl	402a70 <bindtextdomain@plt>
  403534:	mov	x0, x21
  403538:	bl	402c50 <textdomain@plt>
  40353c:	adrp	x0, 40a000 <__fxstatat@plt+0x7040>
  403540:	add	x0, x0, #0xc
  403544:	bl	411140 <__fxstatat@plt+0xe180>
  403548:	sub	x0, x29, #0x58
  40354c:	bl	407ea4 <__fxstatat@plt+0x4ee4>
  403550:	adrp	x8, 411000 <__fxstatat@plt+0xe040>
  403554:	ldr	d0, [x8, #376]
  403558:	mov	w8, #0x1                   	// #1
  40355c:	adrp	x9, 411000 <__fxstatat@plt+0xe040>
  403560:	stur	w8, [x29, #-68]
  403564:	stur	d0, [x28, #4]
  403568:	ldr	d0, [x9, #384]
  40356c:	adrp	x0, 412000 <__fxstatat@plt+0xf040>
  403570:	add	x0, x0, #0xe3c
  403574:	sturh	wzr, [x29, #-64]
  403578:	stur	wzr, [x29, #-32]
  40357c:	stur	wzr, [x29, #-60]
  403580:	stur	wzr, [x28, #31]
  403584:	stur	wzr, [x28, #37]
  403588:	sturh	wzr, [x28, #41]
  40358c:	sturh	w8, [x28, #35]
  403590:	stur	d0, [x28, #12]
  403594:	stur	wzr, [x28, #43]
  403598:	sturb	wzr, [x29, #-41]
  40359c:	bl	402f20 <getenv@plt>
  4035a0:	cmp	x0, #0x0
  4035a4:	adrp	x24, 412000 <__fxstatat@plt+0xf040>
  4035a8:	adrp	x25, 411000 <__fxstatat@plt+0xe040>
  4035ac:	adrp	x22, 411000 <__fxstatat@plt+0xe040>
  4035b0:	mov	w27, wzr
  4035b4:	mov	w8, wzr
  4035b8:	mov	x21, xzr
  4035bc:	add	x24, x24, #0x8f4
  4035c0:	add	x25, x25, #0x3a8
  4035c4:	cset	w9, ne  // ne = any
  4035c8:	add	x22, x22, #0x188
  4035cc:	str	xzr, [sp]
  4035d0:	str	xzr, [sp, #16]
  4035d4:	str	wzr, [sp, #12]
  4035d8:	stp	xzr, xzr, [x29, #-24]
  4035dc:	sturb	w9, [x29, #-40]
  4035e0:	b	4035f0 <__fxstatat@plt+0x630>
  4035e4:	mov	w8, #0x3                   	// #3
  4035e8:	stur	w8, [x29, #-84]
  4035ec:	mov	w8, w23
  4035f0:	mov	w0, w20
  4035f4:	mov	x1, x19
  4035f8:	mov	x2, x24
  4035fc:	mov	x3, x25
  403600:	mov	x4, xzr
  403604:	mov	w23, w8
  403608:	bl	402c60 <getopt_long@plt>
  40360c:	add	w8, w0, #0x3
  403610:	cmp	w8, #0x10b
  403614:	b.hi	403a14 <__fxstatat@plt+0xa54>  // b.pmore
  403618:	adr	x9, 4035e4 <__fxstatat@plt+0x624>
  40361c:	ldrh	w10, [x22, x8, lsl #1]
  403620:	add	x9, x9, x10, lsl #2
  403624:	mov	w8, #0x1                   	// #1
  403628:	br	x9
  40362c:	mov	w8, #0x1                   	// #1
  403630:	sturb	w8, [x29, #-46]
  403634:	mov	w8, w23
  403638:	b	4035f0 <__fxstatat@plt+0x630>
  40363c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403640:	ldr	x0, [x8, #1160]
  403644:	cbz	x0, 403664 <__fxstatat@plt+0x6a4>
  403648:	sub	x1, x29, #0x58
  40364c:	mov	w2, #0x1                   	// #1
  403650:	mov	w26, #0x1                   	// #1
  403654:	bl	403b6c <__fxstatat@plt+0xbac>
  403658:	sturb	w26, [x29, #-52]
  40365c:	mov	w8, w23
  403660:	b	4035f0 <__fxstatat@plt+0x630>
  403664:	mov	w8, #0x101                 	// #257
  403668:	mov	w9, #0x1                   	// #1
  40366c:	sturh	w8, [x28, #29]
  403670:	sturb	w9, [x29, #-57]
  403674:	sturb	w9, [x29, #-52]
  403678:	mov	w8, w23
  40367c:	b	4035f0 <__fxstatat@plt+0x630>
  403680:	mov	w8, #0x2                   	// #2
  403684:	b	4036a0 <__fxstatat@plt+0x6e0>
  403688:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40368c:	mov	w9, #0x1                   	// #1
  403690:	strb	w9, [x8, #1208]
  403694:	mov	w8, w23
  403698:	b	4035f0 <__fxstatat@plt+0x630>
  40369c:	mov	w8, #0x3                   	// #3
  4036a0:	stur	w8, [x29, #-80]
  4036a4:	mov	w8, w23
  4036a8:	b	4035f0 <__fxstatat@plt+0x630>
  4036ac:	mov	w8, #0x1                   	// #1
  4036b0:	str	w8, [sp, #12]
  4036b4:	mov	w8, w23
  4036b8:	b	4035f0 <__fxstatat@plt+0x630>
  4036bc:	mov	w8, #0x1                   	// #1
  4036c0:	sturb	w8, [x29, #-44]
  4036c4:	mov	w8, w23
  4036c8:	b	4035f0 <__fxstatat@plt+0x630>
  4036cc:	mov	w8, #0x1                   	// #1
  4036d0:	sturb	w8, [x29, #-42]
  4036d4:	mov	w8, w23
  4036d8:	b	4035f0 <__fxstatat@plt+0x630>
  4036dc:	mov	w8, #0x1                   	// #1
  4036e0:	sturb	w8, [x29, #-60]
  4036e4:	mov	w8, w23
  4036e8:	b	4035f0 <__fxstatat@plt+0x630>
  4036ec:	cbnz	x21, 403a6c <__fxstatat@plt+0xaac>
  4036f0:	adrp	x21, 425000 <__fxstatat@plt+0x22040>
  4036f4:	ldr	x1, [x21, #1160]
  4036f8:	add	x2, sp, #0x18
  4036fc:	mov	w0, wzr
  403700:	bl	402f30 <__xstat@plt>
  403704:	cbnz	w0, 403a78 <__fxstatat@plt+0xab8>
  403708:	ldr	w8, [sp, #40]
  40370c:	and	w8, w8, #0xf000
  403710:	cmp	w8, #0x4, lsl #12
  403714:	b.ne	403ab8 <__fxstatat@plt+0xaf8>  // b.any
  403718:	ldr	x21, [x21, #1160]
  40371c:	mov	w8, w23
  403720:	b	4035f0 <__fxstatat@plt+0x630>
  403724:	mov	w8, #0x2                   	// #2
  403728:	mov	w9, #0x1                   	// #1
  40372c:	mov	w10, #0x101                 	// #257
  403730:	stur	w8, [x29, #-84]
  403734:	sturb	w9, [x29, #-54]
  403738:	sturh	w10, [x28, #29]
  40373c:	sturb	w9, [x29, #-57]
  403740:	sturb	w9, [x29, #-52]
  403744:	sturb	w9, [x29, #-49]
  403748:	sturh	w10, [x28, #41]
  40374c:	mov	w8, w23
  403750:	b	4035f0 <__fxstatat@plt+0x630>
  403754:	mov	w8, #0x1                   	// #1
  403758:	mov	w9, #0x2                   	// #2
  40375c:	sturb	w8, [x29, #-54]
  403760:	stur	w9, [x29, #-84]
  403764:	mov	w8, w23
  403768:	b	4035f0 <__fxstatat@plt+0x630>
  40376c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403770:	ldr	x9, [x8, #1160]
  403774:	mov	w8, w23
  403778:	cbz	x9, 4035f0 <__fxstatat@plt+0x630>
  40377c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403780:	add	x1, x1, #0x976
  403784:	mov	w2, #0x5                   	// #5
  403788:	mov	x0, xzr
  40378c:	bl	402e70 <dcgettext@plt>
  403790:	mov	x2, x0
  403794:	mov	w0, wzr
  403798:	mov	w1, wzr
  40379c:	bl	402850 <error@plt>
  4037a0:	mov	w8, w23
  4037a4:	b	4035f0 <__fxstatat@plt+0x630>
  4037a8:	mov	w8, #0x4                   	// #4
  4037ac:	b	4035e8 <__fxstatat@plt+0x628>
  4037b0:	mov	w8, #0x2                   	// #2
  4037b4:	b	4035e8 <__fxstatat@plt+0x628>
  4037b8:	sturb	wzr, [x29, #-53]
  4037bc:	mov	w8, w23
  4037c0:	b	4035f0 <__fxstatat@plt+0x630>
  4037c4:	mov	w8, #0x1                   	// #1
  4037c8:	sturb	w8, [x29, #-65]
  4037cc:	mov	w8, w23
  4037d0:	b	4035f0 <__fxstatat@plt+0x630>
  4037d4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4037d8:	ldr	x8, [x8, #1160]
  4037dc:	str	x8, [sp]
  4037e0:	b	403838 <__fxstatat@plt+0x878>
  4037e4:	mov	w8, #0x1                   	// #1
  4037e8:	sturb	w8, [x29, #-43]
  4037ec:	mov	w8, w23
  4037f0:	b	4035f0 <__fxstatat@plt+0x630>
  4037f4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4037f8:	ldr	x0, [x8, #1160]
  4037fc:	sub	x1, x29, #0x58
  403800:	mov	w2, wzr
  403804:	bl	403b6c <__fxstatat@plt+0xbac>
  403808:	mov	w8, w23
  40380c:	b	4035f0 <__fxstatat@plt+0x630>
  403810:	mov	w8, #0x1                   	// #1
  403814:	sturb	w8, [x29, #-66]
  403818:	mov	w8, w23
  40381c:	b	4035f0 <__fxstatat@plt+0x630>
  403820:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403824:	ldr	x8, [x8, #1160]
  403828:	ldr	x9, [sp, #16]
  40382c:	cmp	x8, #0x0
  403830:	csel	x9, x9, x8, eq  // eq = none
  403834:	str	x9, [sp, #16]
  403838:	mov	w27, #0x1                   	// #1
  40383c:	mov	w8, w23
  403840:	b	4035f0 <__fxstatat@plt+0x630>
  403844:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403848:	mov	w9, #0x1                   	// #1
  40384c:	strb	w9, [x8, #1209]
  403850:	mov	w8, w23
  403854:	b	4035f0 <__fxstatat@plt+0x630>
  403858:	mov	w8, #0x1                   	// #1
  40385c:	sturb	w8, [x29, #-67]
  403860:	mov	w8, w23
  403864:	b	4035f0 <__fxstatat@plt+0x630>
  403868:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40386c:	ldr	x1, [x8, #1160]
  403870:	cbz	x1, 4038ec <__fxstatat@plt+0x92c>
  403874:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403878:	ldr	x5, [x8, #1040]
  40387c:	adrp	x26, 411000 <__fxstatat@plt+0xe040>
  403880:	adrp	x0, 412000 <__fxstatat@plt+0xf040>
  403884:	adrp	x2, 411000 <__fxstatat@plt+0xe040>
  403888:	add	x26, x26, #0x798
  40388c:	add	x0, x0, #0x915
  403890:	add	x2, x2, #0x7a8
  403894:	mov	w4, #0x4                   	// #4
  403898:	mov	x3, x26
  40389c:	bl	40967c <__fxstatat@plt+0x66bc>
  4038a0:	ldr	w8, [x26, x0, lsl #2]
  4038a4:	b	4038f0 <__fxstatat@plt+0x930>
  4038a8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4038ac:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  4038b0:	ldr	x1, [x8, #1160]
  4038b4:	ldr	x5, [x9, #1040]
  4038b8:	adrp	x26, 411000 <__fxstatat@plt+0xe040>
  4038bc:	adrp	x0, 412000 <__fxstatat@plt+0xf040>
  4038c0:	adrp	x2, 411000 <__fxstatat@plt+0xe040>
  4038c4:	add	x26, x26, #0x768
  4038c8:	add	x0, x0, #0x90c
  4038cc:	add	x2, x2, #0x778
  4038d0:	mov	w4, #0x4                   	// #4
  4038d4:	mov	x3, x26
  4038d8:	bl	40967c <__fxstatat@plt+0x66bc>
  4038dc:	ldr	w8, [x26, x0, lsl #2]
  4038e0:	stur	w8, [x29, #-76]
  4038e4:	mov	w8, w23
  4038e8:	b	4035f0 <__fxstatat@plt+0x630>
  4038ec:	mov	w8, #0x2                   	// #2
  4038f0:	stur	w8, [x29, #-32]
  4038f4:	mov	w8, w23
  4038f8:	b	4035f0 <__fxstatat@plt+0x630>
  4038fc:	ldurb	w8, [x29, #-65]
  403900:	cbz	w8, 40390c <__fxstatat@plt+0x94c>
  403904:	ldurb	w8, [x29, #-44]
  403908:	cbnz	w8, 403af0 <__fxstatat@plt+0xb30>
  40390c:	ldur	w8, [x29, #-80]
  403910:	cmp	w8, #0x2
  403914:	b.ne	403920 <__fxstatat@plt+0x960>  // b.any
  403918:	sturb	wzr, [x29, #-43]
  40391c:	tbnz	w27, #0, 403b1c <__fxstatat@plt+0xb5c>
  403920:	ldur	w8, [x29, #-32]
  403924:	cmp	w8, #0x2
  403928:	b.ne	403938 <__fxstatat@plt+0x978>  // b.any
  40392c:	ldur	w8, [x29, #-76]
  403930:	cmp	w8, #0x2
  403934:	b.ne	403afc <__fxstatat@plt+0xb3c>  // b.any
  403938:	tbz	w27, #0, 40395c <__fxstatat@plt+0x99c>
  40393c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403940:	add	x1, x1, #0xa86
  403944:	mov	w2, #0x5                   	// #5
  403948:	mov	x0, xzr
  40394c:	bl	402e70 <dcgettext@plt>
  403950:	ldr	x1, [sp, #16]
  403954:	bl	409f14 <__fxstatat@plt+0x6f54>
  403958:	b	403960 <__fxstatat@plt+0x9a0>
  40395c:	mov	w0, wzr
  403960:	stur	w0, [x29, #-88]
  403964:	ldr	x0, [sp]
  403968:	bl	409894 <__fxstatat@plt+0x68d4>
  40396c:	ldur	w9, [x29, #-84]
  403970:	ldurb	w8, [x29, #-46]
  403974:	cmp	w9, #0x1
  403978:	b.ne	40399c <__fxstatat@plt+0x9dc>  // b.any
  40397c:	cbz	w8, 403994 <__fxstatat@plt+0x9d4>
  403980:	ldurb	w9, [x29, #-65]
  403984:	cbnz	w9, 403994 <__fxstatat@plt+0x9d4>
  403988:	mov	w8, #0x2                   	// #2
  40398c:	stur	w8, [x29, #-84]
  403990:	b	4039a0 <__fxstatat@plt+0x9e0>
  403994:	mov	w9, #0x4                   	// #4
  403998:	stur	w9, [x29, #-84]
  40399c:	cbz	w8, 4039a8 <__fxstatat@plt+0x9e8>
  4039a0:	and	w8, w23, #0x1
  4039a4:	sturb	w8, [x29, #-68]
  4039a8:	ldurb	w9, [x29, #-55]
  4039ac:	ldurb	w8, [x29, #-50]
  4039b0:	cbz	w9, 4039c0 <__fxstatat@plt+0xa00>
  4039b4:	cbnz	w8, 403b08 <__fxstatat@plt+0xb48>
  4039b8:	sturb	wzr, [x29, #-51]
  4039bc:	b	4039c4 <__fxstatat@plt+0xa04>
  4039c0:	cbnz	w8, 403b10 <__fxstatat@plt+0xb50>
  4039c4:	bl	408b38 <__fxstatat@plt+0x5b78>
  4039c8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4039cc:	ldrsw	x8, [x8, #1168]
  4039d0:	sub	x4, x29, #0x58
  4039d4:	mov	x2, x21
  4039d8:	sub	w0, w20, w8
  4039dc:	add	x1, x19, x8, lsl #3
  4039e0:	ldr	w8, [sp, #12]
  4039e4:	and	w3, w8, #0x1
  4039e8:	bl	403cb8 <__fxstatat@plt+0xcf8>
  4039ec:	ldp	x20, x19, [sp, #320]
  4039f0:	ldp	x22, x21, [sp, #304]
  4039f4:	ldp	x24, x23, [sp, #288]
  4039f8:	ldp	x26, x25, [sp, #272]
  4039fc:	ldp	x28, x27, [sp, #256]
  403a00:	ldp	x29, x30, [sp, #240]
  403a04:	mvn	w8, w0
  403a08:	and	w0, w8, #0x1
  403a0c:	add	sp, sp, #0x150
  403a10:	ret
  403a14:	mov	w0, #0x1                   	// #1
  403a18:	bl	4030dc <__fxstatat@plt+0x11c>
  403a1c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403a20:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  403a24:	ldr	x0, [x8, #1176]
  403a28:	ldr	x3, [x9, #1032]
  403a2c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403a30:	adrp	x2, 412000 <__fxstatat@plt+0xf040>
  403a34:	adrp	x4, 412000 <__fxstatat@plt+0xf040>
  403a38:	adrp	x5, 412000 <__fxstatat@plt+0xf040>
  403a3c:	adrp	x6, 412000 <__fxstatat@plt+0xf040>
  403a40:	add	x1, x1, #0x8df
  403a44:	add	x2, x2, #0x9b9
  403a48:	add	x4, x4, #0x9c7
  403a4c:	add	x5, x5, #0x9d9
  403a50:	add	x6, x6, #0x9e9
  403a54:	mov	x7, xzr
  403a58:	bl	40f1d8 <__fxstatat@plt+0xc218>
  403a5c:	mov	w0, wzr
  403a60:	bl	402840 <exit@plt>
  403a64:	mov	w0, wzr
  403a68:	bl	4030dc <__fxstatat@plt+0x11c>
  403a6c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403a70:	add	x1, x1, #0x91f
  403a74:	b	403b50 <__fxstatat@plt+0xb90>
  403a78:	bl	402f10 <__errno_location@plt>
  403a7c:	ldr	w19, [x0]
  403a80:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403a84:	add	x1, x1, #0x945
  403a88:	mov	w2, #0x5                   	// #5
  403a8c:	mov	x0, xzr
  403a90:	bl	402e70 <dcgettext@plt>
  403a94:	ldr	x1, [x21, #1160]
  403a98:	mov	x20, x0
  403a9c:	mov	w0, #0x4                   	// #4
  403aa0:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  403aa4:	mov	x3, x0
  403aa8:	mov	w0, #0x1                   	// #1
  403aac:	mov	w1, w19
  403ab0:	mov	x2, x20
  403ab4:	bl	402850 <error@plt>
  403ab8:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403abc:	add	x1, x1, #0x959
  403ac0:	mov	w2, #0x5                   	// #5
  403ac4:	mov	x0, xzr
  403ac8:	bl	402e70 <dcgettext@plt>
  403acc:	ldr	x1, [x21, #1160]
  403ad0:	mov	x19, x0
  403ad4:	mov	w0, #0x4                   	// #4
  403ad8:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  403adc:	mov	x3, x0
  403ae0:	mov	w0, #0x1                   	// #1
  403ae4:	mov	w1, wzr
  403ae8:	mov	x2, x19
  403aec:	bl	402850 <error@plt>
  403af0:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403af4:	add	x1, x1, #0x9f6
  403af8:	b	403b24 <__fxstatat@plt+0xb64>
  403afc:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403b00:	add	x1, x1, #0xa58
  403b04:	b	403b24 <__fxstatat@plt+0xb64>
  403b08:	ldurb	w8, [x29, #-51]
  403b0c:	cbnz	w8, 403b48 <__fxstatat@plt+0xb88>
  403b10:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403b14:	add	x1, x1, #0xabc
  403b18:	b	403b50 <__fxstatat@plt+0xb90>
  403b1c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403b20:	add	x1, x1, #0xa1f
  403b24:	mov	w2, #0x5                   	// #5
  403b28:	mov	x0, xzr
  403b2c:	bl	402e70 <dcgettext@plt>
  403b30:	mov	x2, x0
  403b34:	mov	w0, wzr
  403b38:	mov	w1, wzr
  403b3c:	bl	402850 <error@plt>
  403b40:	mov	w0, #0x1                   	// #1
  403b44:	bl	4030dc <__fxstatat@plt+0x11c>
  403b48:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403b4c:	add	x1, x1, #0xa92
  403b50:	mov	w2, #0x5                   	// #5
  403b54:	mov	x0, xzr
  403b58:	bl	402e70 <dcgettext@plt>
  403b5c:	mov	x2, x0
  403b60:	mov	w0, #0x1                   	// #1
  403b64:	mov	w1, wzr
  403b68:	bl	402850 <error@plt>
  403b6c:	sub	sp, sp, #0x70
  403b70:	stp	x29, x30, [sp, #16]
  403b74:	stp	x28, x27, [sp, #32]
  403b78:	stp	x26, x25, [sp, #48]
  403b7c:	stp	x24, x23, [sp, #64]
  403b80:	stp	x22, x21, [sp, #80]
  403b84:	stp	x20, x19, [sp, #96]
  403b88:	add	x29, sp, #0x10
  403b8c:	mov	w21, w2
  403b90:	mov	x19, x1
  403b94:	and	w26, w2, #0x1
  403b98:	bl	40f614 <__fxstatat@plt+0xc654>
  403b9c:	adrp	x8, 412000 <__fxstatat@plt+0xf040>
  403ba0:	adrp	x9, 412000 <__fxstatat@plt+0xf040>
  403ba4:	add	x8, x8, #0xf70
  403ba8:	add	x9, x9, #0xf65
  403bac:	tst	w21, #0x1
  403bb0:	mvn	w10, w21
  403bb4:	adrp	x21, 411000 <__fxstatat@plt+0xe040>
  403bb8:	adrp	x22, 411000 <__fxstatat@plt+0xe040>
  403bbc:	adrp	x20, 411000 <__fxstatat@plt+0xe040>
  403bc0:	mov	x24, x0
  403bc4:	adrp	x27, 425000 <__fxstatat@plt+0x22040>
  403bc8:	add	x21, x21, #0x858
  403bcc:	add	x22, x22, #0x838
  403bd0:	csel	x23, x9, x8, ne  // ne = any
  403bd4:	and	w28, w10, #0x1
  403bd8:	add	x20, x20, #0x3a0
  403bdc:	str	x0, [sp, #8]
  403be0:	b	403bf0 <__fxstatat@plt+0xc30>
  403be4:	strb	w26, [x19, #38]
  403be8:	strb	w26, [x19, #37]
  403bec:	cbz	x24, 403c90 <__fxstatat@plt+0xcd0>
  403bf0:	mov	w1, #0x2c                  	// #44
  403bf4:	mov	x0, x24
  403bf8:	mov	x25, x24
  403bfc:	bl	402d70 <strchr@plt>
  403c00:	mov	x24, x0
  403c04:	cbz	x0, 403c0c <__fxstatat@plt+0xc4c>
  403c08:	strb	wzr, [x24], #1
  403c0c:	ldr	x5, [x27, #1040]
  403c10:	mov	w4, #0x4                   	// #4
  403c14:	mov	x0, x23
  403c18:	mov	x1, x25
  403c1c:	mov	x2, x21
  403c20:	mov	x3, x22
  403c24:	bl	40967c <__fxstatat@plt+0x66bc>
  403c28:	ldr	w8, [x22, x0, lsl #2]
  403c2c:	cmp	w8, #0x6
  403c30:	b.hi	403cb4 <__fxstatat@plt+0xcf4>  // b.pmore
  403c34:	adr	x9, 403be4 <__fxstatat@plt+0xc24>
  403c38:	ldrb	w10, [x20, x8]
  403c3c:	add	x9, x9, x10, lsl #2
  403c40:	br	x9
  403c44:	strb	w26, [x19, #30]
  403c48:	strb	w28, [x19, #32]
  403c4c:	b	403bec <__fxstatat@plt+0xc2c>
  403c50:	strb	w26, [x19, #29]
  403c54:	b	403bec <__fxstatat@plt+0xc2c>
  403c58:	strb	w26, [x19, #34]
  403c5c:	b	403bec <__fxstatat@plt+0xc2c>
  403c60:	strb	w26, [x19, #31]
  403c64:	b	403bec <__fxstatat@plt+0xc2c>
  403c68:	strb	w26, [x19, #39]
  403c6c:	strb	w26, [x19, #40]
  403c70:	b	403bec <__fxstatat@plt+0xc2c>
  403c74:	strb	w26, [x19, #30]
  403c78:	strb	w26, [x19, #31]
  403c7c:	strb	w26, [x19, #29]
  403c80:	strb	w26, [x19, #34]
  403c84:	strb	w28, [x19, #32]
  403c88:	strb	w26, [x19, #39]
  403c8c:	b	403bec <__fxstatat@plt+0xc2c>
  403c90:	ldr	x0, [sp, #8]
  403c94:	ldp	x20, x19, [sp, #96]
  403c98:	ldp	x22, x21, [sp, #80]
  403c9c:	ldp	x24, x23, [sp, #64]
  403ca0:	ldp	x26, x25, [sp, #48]
  403ca4:	ldp	x28, x27, [sp, #32]
  403ca8:	ldp	x29, x30, [sp, #16]
  403cac:	add	sp, sp, #0x70
  403cb0:	b	402cf0 <free@plt>
  403cb4:	bl	402bd0 <abort@plt>
  403cb8:	stp	x29, x30, [sp, #-96]!
  403cbc:	stp	x28, x27, [sp, #16]
  403cc0:	stp	x26, x25, [sp, #32]
  403cc4:	stp	x24, x23, [sp, #48]
  403cc8:	stp	x22, x21, [sp, #64]
  403ccc:	stp	x20, x19, [sp, #80]
  403cd0:	mov	x29, sp
  403cd4:	sub	sp, sp, #0xb0
  403cd8:	sturb	wzr, [x29, #-140]
  403cdc:	ldrb	w9, [x4, #21]
  403ce0:	mov	x19, x4
  403ce4:	mov	w8, w3
  403ce8:	mov	x20, x1
  403cec:	mov	w22, w0
  403cf0:	stur	x2, [x29, #-176]
  403cf4:	cbz	w9, 403d00 <__fxstatat@plt+0xd40>
  403cf8:	mov	w3, #0x1                   	// #1
  403cfc:	b	403d0c <__fxstatat@plt+0xd4c>
  403d00:	ldrb	w9, [x19, #22]
  403d04:	cmp	w9, #0x0
  403d08:	cset	w3, ne  // ne = any
  403d0c:	ldur	x9, [x29, #-176]
  403d10:	cmp	x9, #0x0
  403d14:	cset	w9, eq  // eq = none
  403d18:	cmp	w9, w22
  403d1c:	b.ge	40408c <__fxstatat@plt+0x10cc>  // b.tcont
  403d20:	tbz	w8, #0, 403df0 <__fxstatat@plt+0xe30>
  403d24:	ldur	x8, [x29, #-176]
  403d28:	cbnz	x8, 4040cc <__fxstatat@plt+0x110c>
  403d2c:	cmp	w22, #0x3
  403d30:	b.ge	4040f0 <__fxstatat@plt+0x1130>  // b.tcont
  403d34:	add	x8, x20, w22, sxtw #3
  403d38:	ldur	x0, [x8, #-8]
  403d3c:	sub	x1, x29, #0x88
  403d40:	sub	x2, x29, #0x8c
  403d44:	bl	40414c <__fxstatat@plt+0x118c>
  403d48:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403d4c:	ldrb	w8, [x8, #1208]
  403d50:	cmp	w8, #0x1
  403d54:	b.eq	4040a0 <__fxstatat@plt+0x10e0>  // b.none
  403d58:	ldrb	w8, [x19, #22]
  403d5c:	ldp	x21, x20, [x20]
  403d60:	cbz	w8, 403dd0 <__fxstatat@plt+0xe10>
  403d64:	ldr	w22, [x19]
  403d68:	cbz	w22, 403dd0 <__fxstatat@plt+0xe10>
  403d6c:	mov	x0, x21
  403d70:	mov	x1, x20
  403d74:	bl	402c80 <strcmp@plt>
  403d78:	cbnz	w0, 403dd0 <__fxstatat@plt+0xe10>
  403d7c:	ldurb	w8, [x29, #-140]
  403d80:	cbnz	w8, 403dd0 <__fxstatat@plt+0xe10>
  403d84:	ldur	w8, [x29, #-120]
  403d88:	and	w8, w8, #0xf000
  403d8c:	cmp	w8, #0x8, lsl #12
  403d90:	b.ne	403dd0 <__fxstatat@plt+0xe10>  // b.any
  403d94:	mov	w0, #0xffffff9c            	// #-100
  403d98:	mov	x1, x20
  403d9c:	mov	w2, w22
  403da0:	bl	409ea0 <__fxstatat@plt+0x6ee0>
  403da4:	ldr	q0, [x19]
  403da8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403dac:	add	x8, x8, #0x4c0
  403db0:	mov	x20, x0
  403db4:	str	q0, [x8]
  403db8:	ldp	q1, q0, [x19, #48]
  403dbc:	ldp	q3, q2, [x19, #16]
  403dc0:	mov	x19, x8
  403dc4:	str	wzr, [x8]
  403dc8:	stp	q1, q0, [x8, #48]
  403dcc:	stp	q3, q2, [x8, #16]
  403dd0:	sub	x4, x29, #0x98
  403dd4:	mov	x0, x21
  403dd8:	mov	x1, x20
  403ddc:	mov	w2, wzr
  403de0:	mov	x3, x19
  403de4:	mov	x5, xzr
  403de8:	bl	404a08 <__fxstatat@plt+0x1a48>
  403dec:	b	404028 <__fxstatat@plt+0x1068>
  403df0:	ldur	x8, [x29, #-176]
  403df4:	cbz	x8, 403e14 <__fxstatat@plt+0xe54>
  403df8:	cmp	w22, #0x2
  403dfc:	b.lt	403e50 <__fxstatat@plt+0xe90>  // b.tstop
  403e00:	mov	x0, x19
  403e04:	bl	404980 <__fxstatat@plt+0x19c0>
  403e08:	mov	x0, x19
  403e0c:	bl	4049c4 <__fxstatat@plt+0x1a04>
  403e10:	b	403e58 <__fxstatat@plt+0xe98>
  403e14:	cmp	w22, #0x2
  403e18:	b.lt	403d48 <__fxstatat@plt+0xd88>  // b.tstop
  403e1c:	sxtw	x8, w22
  403e20:	sub	x23, x8, #0x1
  403e24:	ldr	x0, [x20, x23, lsl #3]
  403e28:	sub	x1, x29, #0x88
  403e2c:	sub	x2, x29, #0x8c
  403e30:	bl	40414c <__fxstatat@plt+0x118c>
  403e34:	tbz	w0, #0, 40404c <__fxstatat@plt+0x108c>
  403e38:	ldr	x8, [x20, x23, lsl #3]
  403e3c:	stur	x8, [x29, #-176]
  403e40:	cbz	x8, 403d48 <__fxstatat@plt+0xd88>
  403e44:	mov	w22, w23
  403e48:	cmp	w22, #0x2
  403e4c:	b.ge	403e00 <__fxstatat@plt+0xe40>  // b.tcont
  403e50:	cmp	w22, #0x1
  403e54:	b.ne	40401c <__fxstatat@plt+0x105c>  // b.any
  403e58:	mov	x26, xzr
  403e5c:	mov	w21, w22
  403e60:	mov	w28, #0x1                   	// #1
  403e64:	adrp	x25, 425000 <__fxstatat@plt+0x22040>
  403e68:	adrp	x22, 425000 <__fxstatat@plt+0x22040>
  403e6c:	b	403e84 <__fxstatat@plt+0xec4>
  403e70:	mov	x0, x24
  403e74:	bl	402cf0 <free@plt>
  403e78:	add	x26, x26, #0x1
  403e7c:	cmp	x26, x21
  403e80:	b.eq	404020 <__fxstatat@plt+0x1060>  // b.none
  403e84:	ldrb	w8, [x25, #1209]
  403e88:	stur	xzr, [x29, #-160]
  403e8c:	ldr	x23, [x20, x26, lsl #3]
  403e90:	cmp	w8, #0x1
  403e94:	b.ne	403ea0 <__fxstatat@plt+0xee0>  // b.any
  403e98:	mov	x0, x23
  403e9c:	bl	40a384 <__fxstatat@plt+0x73c4>
  403ea0:	ldrb	w8, [x22, #1208]
  403ea4:	tbz	w8, #0, 403f28 <__fxstatat@plt+0xf68>
  403ea8:	mov	x0, x23
  403eac:	bl	402820 <strlen@plt>
  403eb0:	add	x9, x0, #0x10
  403eb4:	mov	x8, sp
  403eb8:	and	x9, x9, #0xfffffffffffffff0
  403ebc:	sub	x24, x8, x9
  403ec0:	add	x2, x0, #0x1
  403ec4:	mov	sp, x24
  403ec8:	mov	x0, x24
  403ecc:	mov	x1, x23
  403ed0:	bl	402800 <memcpy@plt>
  403ed4:	mov	x0, x24
  403ed8:	bl	40a384 <__fxstatat@plt+0x73c4>
  403edc:	ldur	x0, [x29, #-176]
  403ee0:	sub	x2, x29, #0xa0
  403ee4:	mov	x1, x24
  403ee8:	bl	40a690 <__fxstatat@plt+0x76d0>
  403eec:	ldur	x8, [x29, #-160]
  403ef0:	ldrb	w9, [x19, #46]
  403ef4:	sub	x3, x29, #0x98
  403ef8:	sub	x4, x29, #0x8c
  403efc:	sub	x1, x8, x0
  403f00:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  403f04:	cmp	w9, #0x0
  403f08:	add	x8, x8, #0x14
  403f0c:	csel	x2, xzr, x8, eq  // eq = none
  403f10:	mov	x5, x19
  403f14:	mov	x24, x0
  403f18:	bl	404210 <__fxstatat@plt+0x1250>
  403f1c:	tbnz	w0, #0, 403fa8 <__fxstatat@plt+0xfe8>
  403f20:	mov	w28, wzr
  403f24:	b	403ff0 <__fxstatat@plt+0x1030>
  403f28:	mov	x0, x23
  403f2c:	mov	x27, x20
  403f30:	mov	x20, x25
  403f34:	bl	40a2f4 <__fxstatat@plt+0x7334>
  403f38:	mov	x25, x0
  403f3c:	bl	402820 <strlen@plt>
  403f40:	add	x9, x0, #0x10
  403f44:	mov	x8, sp
  403f48:	and	x9, x9, #0xfffffffffffffff0
  403f4c:	sub	x24, x8, x9
  403f50:	add	x2, x0, #0x1
  403f54:	mov	sp, x24
  403f58:	mov	x0, x24
  403f5c:	mov	x1, x25
  403f60:	bl	402800 <memcpy@plt>
  403f64:	mov	x0, x24
  403f68:	bl	40a384 <__fxstatat@plt+0x73c4>
  403f6c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403f70:	mov	x0, x24
  403f74:	add	x1, x1, #0x1e
  403f78:	bl	402c80 <strcmp@plt>
  403f7c:	cbz	w0, 403f94 <__fxstatat@plt+0xfd4>
  403f80:	ldur	x0, [x29, #-176]
  403f84:	mov	x1, x24
  403f88:	mov	x2, xzr
  403f8c:	bl	40a690 <__fxstatat@plt+0x76d0>
  403f90:	b	403f9c <__fxstatat@plt+0xfdc>
  403f94:	ldur	x0, [x29, #-176]
  403f98:	bl	40f614 <__fxstatat@plt+0xc654>
  403f9c:	mov	x24, x0
  403fa0:	mov	x25, x20
  403fa4:	mov	x20, x27
  403fa8:	ldurb	w2, [x29, #-140]
  403fac:	sub	x4, x29, #0xa4
  403fb0:	mov	x0, x23
  403fb4:	mov	x1, x24
  403fb8:	mov	x3, x19
  403fbc:	mov	x5, xzr
  403fc0:	bl	404a08 <__fxstatat@plt+0x1a48>
  403fc4:	ldrb	w8, [x22, #1208]
  403fc8:	and	w9, w0, w28
  403fcc:	and	w28, w9, #0x1
  403fd0:	cmp	w8, #0x1
  403fd4:	b.ne	403ff0 <__fxstatat@plt+0x1030>  // b.any
  403fd8:	ldp	x8, x2, [x29, #-160]
  403fdc:	mov	x0, x24
  403fe0:	mov	x3, x19
  403fe4:	sub	x1, x8, x24
  403fe8:	bl	4046a8 <__fxstatat@plt+0x16e8>
  403fec:	and	w28, w0, w28
  403ff0:	ldrb	w8, [x22, #1208]
  403ff4:	cmp	w8, #0x1
  403ff8:	b.ne	403e70 <__fxstatat@plt+0xeb0>  // b.any
  403ffc:	ldur	x0, [x29, #-152]
  404000:	cbz	x0, 403e70 <__fxstatat@plt+0xeb0>
  404004:	ldr	x23, [x0, #144]
  404008:	stur	x23, [x29, #-152]
  40400c:	bl	402cf0 <free@plt>
  404010:	mov	x0, x23
  404014:	cbnz	x23, 404004 <__fxstatat@plt+0x1044>
  404018:	b	403e70 <__fxstatat@plt+0xeb0>
  40401c:	mov	w28, #0x1                   	// #1
  404020:	cmp	w28, #0x0
  404024:	cset	w0, ne  // ne = any
  404028:	and	w0, w0, #0x1
  40402c:	mov	sp, x29
  404030:	ldp	x20, x19, [sp, #80]
  404034:	ldp	x22, x21, [sp, #64]
  404038:	ldp	x24, x23, [sp, #48]
  40403c:	ldp	x26, x25, [sp, #32]
  404040:	ldp	x28, x27, [sp, #16]
  404044:	ldp	x29, x30, [sp], #96
  404048:	ret
  40404c:	cmp	w22, #0x3
  404050:	b.lt	403d48 <__fxstatat@plt+0xd88>  // b.tstop
  404054:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  404058:	add	x1, x1, #0x959
  40405c:	mov	w2, #0x5                   	// #5
  404060:	mov	x0, xzr
  404064:	bl	402e70 <dcgettext@plt>
  404068:	ldr	x1, [x20, x23, lsl #3]
  40406c:	mov	x19, x0
  404070:	mov	w0, #0x4                   	// #4
  404074:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  404078:	mov	x3, x0
  40407c:	mov	w0, #0x1                   	// #1
  404080:	mov	w1, wzr
  404084:	mov	x2, x19
  404088:	bl	402850 <error@plt>
  40408c:	cmp	w22, #0x0
  404090:	b.gt	40410c <__fxstatat@plt+0x114c>
  404094:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  404098:	add	x1, x1, #0xf7e
  40409c:	b	4040a8 <__fxstatat@plt+0x10e8>
  4040a0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4040a4:	add	x1, x1, #0x21
  4040a8:	mov	w2, #0x5                   	// #5
  4040ac:	mov	x0, xzr
  4040b0:	bl	402e70 <dcgettext@plt>
  4040b4:	mov	x2, x0
  4040b8:	mov	w0, wzr
  4040bc:	mov	w1, wzr
  4040c0:	bl	402850 <error@plt>
  4040c4:	mov	w0, #0x1                   	// #1
  4040c8:	bl	4030dc <__fxstatat@plt+0x11c>
  4040cc:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4040d0:	add	x1, x1, #0xfbd
  4040d4:	mov	w2, #0x5                   	// #5
  4040d8:	mov	x0, xzr
  4040dc:	bl	402e70 <dcgettext@plt>
  4040e0:	mov	x2, x0
  4040e4:	mov	w0, #0x1                   	// #1
  4040e8:	mov	w1, wzr
  4040ec:	bl	402850 <error@plt>
  4040f0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4040f4:	add	x1, x1, #0x3
  4040f8:	mov	w2, #0x5                   	// #5
  4040fc:	mov	x0, xzr
  404100:	bl	402e70 <dcgettext@plt>
  404104:	ldr	x1, [x20, #16]
  404108:	b	404124 <__fxstatat@plt+0x1164>
  40410c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  404110:	add	x1, x1, #0xf93
  404114:	mov	w2, #0x5                   	// #5
  404118:	mov	x0, xzr
  40411c:	bl	402e70 <dcgettext@plt>
  404120:	ldr	x1, [x20]
  404124:	mov	x19, x0
  404128:	mov	w0, #0x4                   	// #4
  40412c:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  404130:	mov	x3, x0
  404134:	mov	w0, wzr
  404138:	mov	w1, wzr
  40413c:	mov	x2, x19
  404140:	bl	402850 <error@plt>
  404144:	mov	w0, #0x1                   	// #1
  404148:	bl	4030dc <__fxstatat@plt+0x11c>
  40414c:	stp	x29, x30, [sp, #-48]!
  404150:	stp	x20, x19, [sp, #32]
  404154:	mov	x20, x1
  404158:	mov	x19, x0
  40415c:	stp	x22, x21, [sp, #16]
  404160:	mov	x22, x2
  404164:	mov	w0, wzr
  404168:	mov	x1, x19
  40416c:	mov	x2, x20
  404170:	mov	x29, sp
  404174:	mov	w21, w3
  404178:	bl	402f30 <__xstat@plt>
  40417c:	cbz	w0, 404194 <__fxstatat@plt+0x11d4>
  404180:	bl	402f10 <__errno_location@plt>
  404184:	ldr	w8, [x0]
  404188:	cmp	w8, #0x2
  40418c:	b.eq	4041a8 <__fxstatat@plt+0x11e8>  // b.none
  404190:	cbnz	w8, 4041b8 <__fxstatat@plt+0x11f8>
  404194:	ldr	w8, [x20, #16]
  404198:	and	w8, w8, #0xf000
  40419c:	cmp	w8, #0x4, lsl #12
  4041a0:	cset	w0, eq  // eq = none
  4041a4:	b	4041c4 <__fxstatat@plt+0x1204>
  4041a8:	mov	w0, wzr
  4041ac:	mov	w8, #0x1                   	// #1
  4041b0:	strb	w8, [x22]
  4041b4:	b	4041c4 <__fxstatat@plt+0x1204>
  4041b8:	tbz	w21, #0, 4041d4 <__fxstatat@plt+0x1214>
  4041bc:	mov	w0, wzr
  4041c0:	str	wzr, [x20, #16]
  4041c4:	ldp	x20, x19, [sp, #32]
  4041c8:	ldp	x22, x21, [sp, #16]
  4041cc:	ldp	x29, x30, [sp], #48
  4041d0:	ret
  4041d4:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4041d8:	add	x1, x1, #0x945
  4041dc:	mov	w2, #0x5                   	// #5
  4041e0:	mov	x0, xzr
  4041e4:	mov	w20, w8
  4041e8:	bl	402e70 <dcgettext@plt>
  4041ec:	mov	x21, x0
  4041f0:	mov	w0, #0x4                   	// #4
  4041f4:	mov	x1, x19
  4041f8:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4041fc:	mov	x3, x0
  404200:	mov	w0, #0x1                   	// #1
  404204:	mov	w1, w20
  404208:	mov	x2, x21
  40420c:	bl	402850 <error@plt>
  404210:	stp	x29, x30, [sp, #-96]!
  404214:	stp	x28, x27, [sp, #16]
  404218:	stp	x26, x25, [sp, #32]
  40421c:	stp	x24, x23, [sp, #48]
  404220:	stp	x22, x21, [sp, #64]
  404224:	stp	x20, x19, [sp, #80]
  404228:	mov	x29, sp
  40422c:	sub	sp, sp, #0x110
  404230:	mov	x19, sp
  404234:	mov	x22, x5
  404238:	mov	x21, x4
  40423c:	mov	x23, x3
  404240:	mov	x28, x2
  404244:	mov	x24, x1
  404248:	mov	x25, x0
  40424c:	bl	402820 <strlen@plt>
  404250:	add	x9, x0, #0x10
  404254:	mov	x8, sp
  404258:	and	x9, x9, #0xfffffffffffffff0
  40425c:	sub	x20, x8, x9
  404260:	add	x2, x0, #0x1
  404264:	mov	sp, x20
  404268:	mov	x0, x20
  40426c:	mov	x1, x25
  404270:	bl	402800 <memcpy@plt>
  404274:	mov	x0, x20
  404278:	bl	40a204 <__fxstatat@plt+0x7244>
  40427c:	add	x8, x0, #0x10
  404280:	and	x8, x8, #0xfffffffffffffff0
  404284:	mov	x9, sp
  404288:	sub	x25, x9, x8
  40428c:	mov	x26, x0
  404290:	mov	sp, x25
  404294:	mov	x0, x25
  404298:	mov	x1, x20
  40429c:	mov	x2, x26
  4042a0:	bl	402800 <memcpy@plt>
  4042a4:	add	x2, x19, #0x88
  4042a8:	mov	w0, wzr
  4042ac:	mov	x1, x25
  4042b0:	strb	wzr, [x25, x26]
  4042b4:	str	xzr, [x23]
  4042b8:	bl	402f30 <__xstat@plt>
  4042bc:	cbz	w0, 404554 <__fxstatat@plt+0x1594>
  4042c0:	add	x8, x24, x20
  4042c4:	add	x25, x20, x24
  4042c8:	sub	x0, x8, #0x1
  4042cc:	ldrb	w8, [x0, #1]!
  4042d0:	cmp	w8, #0x2f
  4042d4:	b.eq	4042cc <__fxstatat@plt+0x130c>  // b.none
  4042d8:	mov	w1, #0x2f                  	// #47
  4042dc:	bl	402d70 <strchr@plt>
  4042e0:	mov	w26, #0x1                   	// #1
  4042e4:	cbz	x0, 404684 <__fxstatat@plt+0x16c4>
  4042e8:	mov	x27, x0
  4042ec:	str	x28, [x19]
  4042f0:	add	x2, x19, #0x88
  4042f4:	mov	w0, wzr
  4042f8:	mov	x1, x20
  4042fc:	strb	wzr, [x27]
  404300:	bl	402f30 <__xstat@plt>
  404304:	mov	w24, w0
  404308:	cbnz	w0, 404324 <__fxstatat@plt+0x1364>
  40430c:	ldrb	w8, [x22, #29]
  404310:	cbnz	w8, 404324 <__fxstatat@plt+0x1364>
  404314:	ldrb	w8, [x22, #30]
  404318:	cbnz	w8, 404324 <__fxstatat@plt+0x1364>
  40431c:	ldrb	w8, [x22, #31]
  404320:	cbz	w8, 4043b8 <__fxstatat@plt+0x13f8>
  404324:	add	x2, x19, #0x8
  404328:	mov	w0, wzr
  40432c:	mov	x1, x25
  404330:	bl	402f30 <__xstat@plt>
  404334:	cbz	w0, 404348 <__fxstatat@plt+0x1388>
  404338:	bl	402f10 <__errno_location@plt>
  40433c:	ldr	w28, [x0]
  404340:	cbz	w28, 404358 <__fxstatat@plt+0x1398>
  404344:	b	4045d0 <__fxstatat@plt+0x1610>
  404348:	ldr	w8, [x19, #24]
  40434c:	and	w8, w8, #0xf000
  404350:	cmp	w8, #0x4, lsl #12
  404354:	b.ne	4045cc <__fxstatat@plt+0x160c>  // b.any
  404358:	mov	w0, #0x98                  	// #152
  40435c:	bl	40f358 <__fxstatat@plt+0xc398>
  404360:	ldur	q0, [x19, #8]
  404364:	ldur	q1, [x19, #24]
  404368:	ldur	q2, [x19, #56]
  40436c:	ldur	q3, [x19, #40]
  404370:	sub	x8, x27, x20
  404374:	stp	q0, q1, [x0]
  404378:	ldur	q0, [x19, #120]
  40437c:	ldur	q1, [x19, #104]
  404380:	stp	q3, q2, [x0, #32]
  404384:	ldur	q2, [x19, #88]
  404388:	ldur	q3, [x19, #72]
  40438c:	strb	wzr, [x0, #128]
  404390:	str	x8, [x0, #136]
  404394:	stp	q1, q0, [x0, #96]
  404398:	stp	q3, q2, [x0, #64]
  40439c:	ldr	x8, [x23]
  4043a0:	mov	x28, x0
  4043a4:	str	x8, [x0, #144]
  4043a8:	str	x0, [x23]
  4043ac:	cbz	w24, 4043b8 <__fxstatat@plt+0x13f8>
  4043b0:	ldr	w2, [x28, #16]
  4043b4:	b	4043bc <__fxstatat@plt+0x13fc>
  4043b8:	mov	w2, wzr
  4043bc:	cmp	w24, #0x0
  4043c0:	cset	w3, ne  // ne = any
  4043c4:	mov	x0, x25
  4043c8:	mov	x1, x20
  4043cc:	mov	x4, x22
  4043d0:	bl	404844 <__fxstatat@plt+0x1884>
  4043d4:	tbz	w0, #0, 404680 <__fxstatat@plt+0x16c0>
  4043d8:	cbz	w24, 4043f4 <__fxstatat@plt+0x1434>
  4043dc:	strb	w26, [x21]
  4043e0:	ldrb	w9, [x22, #29]
  4043e4:	ldr	w8, [x28, #16]
  4043e8:	cbz	w9, 40440c <__fxstatat@plt+0x144c>
  4043ec:	mov	w9, #0x3f                  	// #63
  4043f0:	b	40441c <__fxstatat@plt+0x145c>
  4043f4:	ldr	w8, [x19, #152]
  4043f8:	and	w8, w8, #0xf000
  4043fc:	cmp	w8, #0x4, lsl #12
  404400:	b.ne	404608 <__fxstatat@plt+0x1648>  // b.any
  404404:	strb	wzr, [x21]
  404408:	b	4044f0 <__fxstatat@plt+0x1530>
  40440c:	ldrb	w9, [x22, #30]
  404410:	cmp	w9, #0x0
  404414:	mov	w9, #0x12                  	// #18
  404418:	csel	w9, wzr, w9, eq  // eq = none
  40441c:	ldrb	w10, [x22, #32]
  404420:	and	w24, w9, w8
  404424:	mov	w9, #0x1ff                 	// #511
  404428:	mov	x0, x20
  40442c:	cmp	w10, #0x0
  404430:	csel	w8, w8, w9, eq  // eq = none
  404434:	eor	w9, w24, #0xfff
  404438:	and	w1, w8, w9
  40443c:	bl	402f70 <mkdir@plt>
  404440:	cbnz	w0, 4045a4 <__fxstatat@plt+0x15e4>
  404444:	ldr	x1, [x19]
  404448:	cbz	x1, 40445c <__fxstatat@plt+0x149c>
  40444c:	mov	w0, #0x1                   	// #1
  404450:	mov	x2, x25
  404454:	mov	x3, x20
  404458:	bl	402a90 <__printf_chk@plt>
  40445c:	add	x2, x19, #0x88
  404460:	mov	w0, wzr
  404464:	mov	x1, x20
  404468:	bl	402e20 <__lxstat@plt>
  40446c:	cbnz	w0, 4045b8 <__fxstatat@plt+0x15f8>
  404470:	ldrb	w9, [x22, #30]
  404474:	ldr	w8, [x19, #152]
  404478:	cbz	w9, 40448c <__fxstatat@plt+0x14cc>
  40447c:	and	w9, w8, #0x1c0
  404480:	cmp	w9, #0x1c0
  404484:	b.ne	4044d8 <__fxstatat@plt+0x1518>  // b.any
  404488:	b	4044e8 <__fxstatat@plt+0x1528>
  40448c:	bics	wzr, w24, w8
  404490:	b.eq	4044b0 <__fxstatat@plt+0x14f0>  // b.none
  404494:	bl	407f34 <__fxstatat@plt+0x4f74>
  404498:	ldr	w8, [x19, #152]
  40449c:	bic	w24, w24, w0
  4044a0:	bic	w10, w24, w8
  4044a4:	and	w9, w8, #0x1c0
  4044a8:	cbz	w10, 4044bc <__fxstatat@plt+0x14fc>
  4044ac:	b	4044c4 <__fxstatat@plt+0x1504>
  4044b0:	mov	w10, wzr
  4044b4:	and	w9, w8, #0x1c0
  4044b8:	cbnz	w10, 4044c4 <__fxstatat@plt+0x1504>
  4044bc:	cmp	w9, #0x1c0
  4044c0:	b.eq	4044e8 <__fxstatat@plt+0x1528>  // b.none
  4044c4:	orr	w10, w8, w24
  4044c8:	str	w10, [x28, #16]
  4044cc:	strb	w26, [x28, #128]
  4044d0:	cmp	w9, #0x1c0
  4044d4:	b.eq	4044e8 <__fxstatat@plt+0x1528>  // b.none
  4044d8:	orr	w1, w8, #0x1c0
  4044dc:	mov	x0, x20
  4044e0:	bl	402a10 <chmod@plt>
  4044e4:	cbnz	w0, 404640 <__fxstatat@plt+0x1680>
  4044e8:	ldrb	w8, [x21]
  4044ec:	cbnz	w8, 404528 <__fxstatat@plt+0x1568>
  4044f0:	ldrb	w9, [x22, #33]
  4044f4:	ldrb	w8, [x22, #37]
  4044f8:	cbnz	w9, 404504 <__fxstatat@plt+0x1544>
  4044fc:	cbz	w8, 404528 <__fxstatat@plt+0x1568>
  404500:	mov	w8, #0x1                   	// #1
  404504:	cmp	w8, #0x0
  404508:	cset	w1, ne  // ne = any
  40450c:	mov	x0, x20
  404510:	mov	w2, wzr
  404514:	mov	x3, x22
  404518:	bl	4048f8 <__fxstatat@plt+0x1938>
  40451c:	tbnz	w0, #0, 404528 <__fxstatat@plt+0x1568>
  404520:	ldrb	w8, [x22, #38]
  404524:	cbnz	w8, 404680 <__fxstatat@plt+0x16c0>
  404528:	mov	w8, #0x2f                  	// #47
  40452c:	strb	w8, [x27]
  404530:	ldrb	w8, [x27, #1]!
  404534:	cmp	w8, #0x2f
  404538:	b.eq	404530 <__fxstatat@plt+0x1570>  // b.none
  40453c:	mov	w1, #0x2f                  	// #47
  404540:	mov	x0, x27
  404544:	bl	402d70 <strchr@plt>
  404548:	mov	x27, x0
  40454c:	cbnz	x0, 4042f0 <__fxstatat@plt+0x1330>
  404550:	b	404568 <__fxstatat@plt+0x15a8>
  404554:	ldr	w8, [x19, #152]
  404558:	and	w8, w8, #0xf000
  40455c:	cmp	w8, #0x4, lsl #12
  404560:	b.ne	404570 <__fxstatat@plt+0x15b0>  // b.any
  404564:	strb	wzr, [x21]
  404568:	mov	w26, #0x1                   	// #1
  40456c:	b	404684 <__fxstatat@plt+0x16c4>
  404570:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404574:	add	x1, x1, #0xa8
  404578:	mov	w2, #0x5                   	// #5
  40457c:	mov	x0, xzr
  404580:	bl	402e70 <dcgettext@plt>
  404584:	mov	x20, x0
  404588:	mov	w0, #0x4                   	// #4
  40458c:	mov	x1, x25
  404590:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  404594:	mov	x3, x0
  404598:	mov	w0, wzr
  40459c:	mov	w1, wzr
  4045a0:	b	404600 <__fxstatat@plt+0x1640>
  4045a4:	bl	402f10 <__errno_location@plt>
  4045a8:	ldr	w21, [x0]
  4045ac:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4045b0:	add	x1, x1, #0x74
  4045b4:	b	404650 <__fxstatat@plt+0x1690>
  4045b8:	bl	402f10 <__errno_location@plt>
  4045bc:	ldr	w21, [x0]
  4045c0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4045c4:	add	x1, x1, #0x55
  4045c8:	b	404650 <__fxstatat@plt+0x1690>
  4045cc:	mov	w28, #0x14                  	// #20
  4045d0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4045d4:	add	x1, x1, #0x55
  4045d8:	mov	w2, #0x5                   	// #5
  4045dc:	mov	x0, xzr
  4045e0:	bl	402e70 <dcgettext@plt>
  4045e4:	mov	x20, x0
  4045e8:	mov	w0, #0x4                   	// #4
  4045ec:	mov	x1, x25
  4045f0:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4045f4:	mov	x3, x0
  4045f8:	mov	w0, wzr
  4045fc:	mov	w1, w28
  404600:	mov	x2, x20
  404604:	b	40467c <__fxstatat@plt+0x16bc>
  404608:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40460c:	add	x1, x1, #0xa8
  404610:	mov	w2, #0x5                   	// #5
  404614:	mov	x0, xzr
  404618:	bl	402e70 <dcgettext@plt>
  40461c:	mov	x21, x0
  404620:	mov	w0, #0x4                   	// #4
  404624:	mov	x1, x20
  404628:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  40462c:	mov	x3, x0
  404630:	mov	w0, wzr
  404634:	mov	w1, wzr
  404638:	mov	x2, x21
  40463c:	b	40467c <__fxstatat@plt+0x16bc>
  404640:	bl	402f10 <__errno_location@plt>
  404644:	ldr	w21, [x0]
  404648:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40464c:	add	x1, x1, #0x8d
  404650:	mov	w2, #0x5                   	// #5
  404654:	mov	x0, xzr
  404658:	bl	402e70 <dcgettext@plt>
  40465c:	mov	x22, x0
  404660:	mov	w0, #0x4                   	// #4
  404664:	mov	x1, x20
  404668:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  40466c:	mov	x3, x0
  404670:	mov	w0, wzr
  404674:	mov	w1, w21
  404678:	mov	x2, x22
  40467c:	bl	402850 <error@plt>
  404680:	mov	w26, wzr
  404684:	mov	w0, w26
  404688:	mov	sp, x29
  40468c:	ldp	x20, x19, [sp, #80]
  404690:	ldp	x22, x21, [sp, #64]
  404694:	ldp	x24, x23, [sp, #48]
  404698:	ldp	x26, x25, [sp, #32]
  40469c:	ldp	x28, x27, [sp, #16]
  4046a0:	ldp	x29, x30, [sp], #96
  4046a4:	ret
  4046a8:	stp	x29, x30, [sp, #-64]!
  4046ac:	str	x23, [sp, #16]
  4046b0:	stp	x22, x21, [sp, #32]
  4046b4:	stp	x20, x19, [sp, #48]
  4046b8:	mov	x29, sp
  4046bc:	sub	sp, sp, #0x20
  4046c0:	mov	x20, x3
  4046c4:	mov	x21, x2
  4046c8:	mov	x22, x1
  4046cc:	mov	x23, x0
  4046d0:	bl	402820 <strlen@plt>
  4046d4:	add	x9, x0, #0x10
  4046d8:	mov	x8, sp
  4046dc:	and	x9, x9, #0xfffffffffffffff0
  4046e0:	sub	x19, x8, x9
  4046e4:	add	x2, x0, #0x1
  4046e8:	mov	sp, x19
  4046ec:	mov	x0, x19
  4046f0:	mov	x1, x23
  4046f4:	bl	402800 <memcpy@plt>
  4046f8:	cbz	x21, 4047cc <__fxstatat@plt+0x180c>
  4046fc:	add	x22, x19, x22
  404700:	mov	w23, #0x2f                  	// #47
  404704:	b	404734 <__fxstatat@plt+0x1774>
  404708:	ldr	w4, [x21, #16]
  40470c:	mov	w1, #0xffffffff            	// #-1
  404710:	mov	w3, #0xffffffff            	// #-1
  404714:	mov	x0, x22
  404718:	mov	x2, x19
  40471c:	bl	4091d8 <__fxstatat@plt+0x6218>
  404720:	cbnz	w0, 404828 <__fxstatat@plt+0x1868>
  404724:	ldr	x8, [x21, #136]
  404728:	strb	w23, [x19, x8]
  40472c:	ldr	x21, [x21, #144]
  404730:	cbz	x21, 4047cc <__fxstatat@plt+0x180c>
  404734:	ldr	x8, [x21, #136]
  404738:	strb	wzr, [x19, x8]
  40473c:	ldrb	w8, [x20, #31]
  404740:	cbz	w8, 404764 <__fxstatat@plt+0x17a4>
  404744:	ldur	q0, [x21, #72]
  404748:	sub	x1, x29, #0x20
  40474c:	mov	x0, x19
  404750:	stur	q0, [x29, #-32]
  404754:	ldur	q0, [x21, #88]
  404758:	stur	q0, [x29, #-16]
  40475c:	bl	40e804 <__fxstatat@plt+0xb844>
  404760:	cbnz	w0, 4047d4 <__fxstatat@plt+0x1814>
  404764:	ldrb	w8, [x20, #29]
  404768:	cbz	w8, 404798 <__fxstatat@plt+0x17d8>
  40476c:	ldp	w1, w2, [x21, #24]
  404770:	mov	x0, x19
  404774:	bl	402cc0 <lchown@plt>
  404778:	cbz	w0, 404798 <__fxstatat@plt+0x17d8>
  40477c:	mov	x0, x20
  404780:	bl	407eec <__fxstatat@plt+0x4f2c>
  404784:	tbz	w0, #0, 4047e8 <__fxstatat@plt+0x1828>
  404788:	ldr	w2, [x21, #28]
  40478c:	mov	w1, #0xffffffff            	// #-1
  404790:	mov	x0, x19
  404794:	bl	402cc0 <lchown@plt>
  404798:	ldrb	w8, [x20, #30]
  40479c:	cbnz	w8, 404708 <__fxstatat@plt+0x1748>
  4047a0:	ldrb	w8, [x21, #128]
  4047a4:	cbz	w8, 404724 <__fxstatat@plt+0x1764>
  4047a8:	ldr	w1, [x21, #16]
  4047ac:	mov	x0, x19
  4047b0:	bl	402a10 <chmod@plt>
  4047b4:	cbz	w0, 404724 <__fxstatat@plt+0x1764>
  4047b8:	bl	402f10 <__errno_location@plt>
  4047bc:	ldr	w20, [x0]
  4047c0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4047c4:	add	x1, x1, #0x10d
  4047c8:	b	4047f8 <__fxstatat@plt+0x1838>
  4047cc:	mov	w0, #0x1                   	// #1
  4047d0:	b	40482c <__fxstatat@plt+0x186c>
  4047d4:	bl	402f10 <__errno_location@plt>
  4047d8:	ldr	w20, [x0]
  4047dc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4047e0:	add	x1, x1, #0xc9
  4047e4:	b	4047f8 <__fxstatat@plt+0x1838>
  4047e8:	bl	402f10 <__errno_location@plt>
  4047ec:	ldr	w20, [x0]
  4047f0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4047f4:	add	x1, x1, #0xe9
  4047f8:	mov	w2, #0x5                   	// #5
  4047fc:	mov	x0, xzr
  404800:	bl	402e70 <dcgettext@plt>
  404804:	mov	x21, x0
  404808:	mov	w0, #0x4                   	// #4
  40480c:	mov	x1, x19
  404810:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  404814:	mov	x3, x0
  404818:	mov	w0, wzr
  40481c:	mov	w1, w20
  404820:	mov	x2, x21
  404824:	bl	402850 <error@plt>
  404828:	mov	w0, wzr
  40482c:	mov	sp, x29
  404830:	ldp	x20, x19, [sp, #48]
  404834:	ldp	x22, x21, [sp, #32]
  404838:	ldr	x23, [sp, #16]
  40483c:	ldp	x29, x30, [sp], #64
  404840:	ret
  404844:	stp	x29, x30, [sp, #-48]!
  404848:	stp	x20, x19, [sp, #32]
  40484c:	ldrb	w8, [x4, #37]
  404850:	mov	x19, x4
  404854:	str	x21, [sp, #16]
  404858:	mov	x29, sp
  40485c:	cbz	w8, 4048c8 <__fxstatat@plt+0x1908>
  404860:	ldrb	w8, [x19, #35]
  404864:	mov	x20, x0
  404868:	cbz	w8, 404874 <__fxstatat@plt+0x18b4>
  40486c:	ldrb	w8, [x19, #38]
  404870:	cbz	w8, 4048d8 <__fxstatat@plt+0x1918>
  404874:	bl	402f10 <__errno_location@plt>
  404878:	mov	w8, #0x5f                  	// #95
  40487c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404880:	str	w8, [x0]
  404884:	add	x1, x1, #0x14c
  404888:	mov	w2, #0x5                   	// #5
  40488c:	mov	x0, xzr
  404890:	bl	402e70 <dcgettext@plt>
  404894:	mov	x21, x0
  404898:	mov	w0, #0x4                   	// #4
  40489c:	mov	x1, x20
  4048a0:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4048a4:	mov	x3, x0
  4048a8:	mov	w1, #0x5f                  	// #95
  4048ac:	mov	w0, wzr
  4048b0:	mov	x2, x21
  4048b4:	bl	402850 <error@plt>
  4048b8:	ldrb	w8, [x19, #38]
  4048bc:	cmp	w8, #0x0
  4048c0:	cset	w0, eq  // eq = none
  4048c4:	b	4048e8 <__fxstatat@plt+0x1928>
  4048c8:	ldrb	w8, [x19, #33]
  4048cc:	mov	w0, #0x1                   	// #1
  4048d0:	cbz	w8, 4048e8 <__fxstatat@plt+0x1928>
  4048d4:	tbz	w3, #0, 4048e8 <__fxstatat@plt+0x1928>
  4048d8:	bl	402f10 <__errno_location@plt>
  4048dc:	mov	w8, #0x5f                  	// #95
  4048e0:	str	w8, [x0]
  4048e4:	mov	w0, #0x1                   	// #1
  4048e8:	ldp	x20, x19, [sp, #32]
  4048ec:	ldr	x21, [sp, #16]
  4048f0:	ldp	x29, x30, [sp], #48
  4048f4:	ret
  4048f8:	stp	x29, x30, [sp, #-32]!
  4048fc:	stp	x20, x19, [sp, #16]
  404900:	ldrb	w8, [x3, #35]
  404904:	mov	x19, x0
  404908:	mov	x29, sp
  40490c:	cbz	w8, 404918 <__fxstatat@plt+0x1958>
  404910:	ldrb	w8, [x3, #38]
  404914:	cbz	w8, 404964 <__fxstatat@plt+0x19a4>
  404918:	bl	402f10 <__errno_location@plt>
  40491c:	mov	w8, #0x5f                  	// #95
  404920:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404924:	str	w8, [x0]
  404928:	add	x1, x1, #0x171
  40492c:	mov	w2, #0x5                   	// #5
  404930:	mov	x0, xzr
  404934:	bl	402e70 <dcgettext@plt>
  404938:	mov	x20, x0
  40493c:	mov	w1, #0x4                   	// #4
  404940:	mov	w0, wzr
  404944:	mov	x2, x19
  404948:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  40494c:	mov	x3, x0
  404950:	mov	w1, #0x5f                  	// #95
  404954:	mov	w0, wzr
  404958:	mov	x2, x20
  40495c:	bl	402850 <error@plt>
  404960:	b	404970 <__fxstatat@plt+0x19b0>
  404964:	bl	402f10 <__errno_location@plt>
  404968:	mov	w8, #0x5f                  	// #95
  40496c:	str	w8, [x0]
  404970:	ldp	x20, x19, [sp, #16]
  404974:	mov	w0, wzr
  404978:	ldp	x29, x30, [sp], #32
  40497c:	ret
  404980:	stp	x29, x30, [sp, #-32]!
  404984:	adrp	x2, 40b000 <__fxstatat@plt+0x8040>
  404988:	adrp	x3, 40b000 <__fxstatat@plt+0x8040>
  40498c:	adrp	x4, 40b000 <__fxstatat@plt+0x8040>
  404990:	str	x19, [sp, #16]
  404994:	mov	x19, x0
  404998:	add	x2, x2, #0x940
  40499c:	add	x3, x3, #0x988
  4049a0:	add	x4, x4, #0xa0c
  4049a4:	mov	w0, #0x3d                  	// #61
  4049a8:	mov	x1, xzr
  4049ac:	mov	x29, sp
  4049b0:	bl	40acb8 <__fxstatat@plt+0x7cf8>
  4049b4:	str	x0, [x19, #64]
  4049b8:	ldr	x19, [sp, #16]
  4049bc:	ldp	x29, x30, [sp], #32
  4049c0:	ret
  4049c4:	stp	x29, x30, [sp, #-32]!
  4049c8:	adrp	x2, 40b000 <__fxstatat@plt+0x8040>
  4049cc:	adrp	x3, 40b000 <__fxstatat@plt+0x8040>
  4049d0:	adrp	x4, 40b000 <__fxstatat@plt+0x8040>
  4049d4:	str	x19, [sp, #16]
  4049d8:	mov	x19, x0
  4049dc:	add	x2, x2, #0x978
  4049e0:	add	x3, x3, #0x988
  4049e4:	add	x4, x4, #0xa0c
  4049e8:	mov	w0, #0x3d                  	// #61
  4049ec:	mov	x1, xzr
  4049f0:	mov	x29, sp
  4049f4:	bl	40acb8 <__fxstatat@plt+0x7cf8>
  4049f8:	str	x0, [x19, #72]
  4049fc:	ldr	x19, [sp, #16]
  404a00:	ldp	x29, x30, [sp], #32
  404a04:	ret
  404a08:	sub	sp, sp, #0x30
  404a0c:	stp	x29, x30, [sp, #32]
  404a10:	add	x29, sp, #0x20
  404a14:	mov	x8, x3
  404a18:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  404a1c:	adrp	x10, 425000 <__fxstatat@plt+0x22040>
  404a20:	and	w2, w2, #0x1
  404a24:	sub	x7, x29, #0x4
  404a28:	stp	x4, x5, [sp]
  404a2c:	mov	w6, #0x1                   	// #1
  404a30:	mov	x3, xzr
  404a34:	mov	x4, xzr
  404a38:	mov	x5, x8
  404a3c:	str	x0, [x9, #1296]
  404a40:	str	x1, [x10, #1304]
  404a44:	sturb	wzr, [x29, #-4]
  404a48:	bl	404a5c <__fxstatat@plt+0x1a9c>
  404a4c:	ldp	x29, x30, [sp, #32]
  404a50:	and	w0, w0, #0x1
  404a54:	add	sp, sp, #0x30
  404a58:	ret
  404a5c:	stp	x29, x30, [sp, #-96]!
  404a60:	stp	x28, x27, [sp, #16]
  404a64:	stp	x26, x25, [sp, #32]
  404a68:	stp	x24, x23, [sp, #48]
  404a6c:	stp	x22, x21, [sp, #64]
  404a70:	stp	x20, x19, [sp, #80]
  404a74:	mov	x29, sp
  404a78:	sub	sp, sp, #0x350
  404a7c:	ldr	x28, [x29, #96]
  404a80:	mov	x19, sp
  404a84:	stp	x7, x4, [x19, #152]
  404a88:	str	x3, [x19, #144]
  404a8c:	strb	wzr, [x28]
  404a90:	mov	x24, x5
  404a94:	ldrb	w8, [x24, #24]!
  404a98:	ldr	x25, [x29, #104]
  404a9c:	mov	x21, x5
  404aa0:	mov	x22, x1
  404aa4:	ldr	w23, [x24, #28]
  404aa8:	mov	x27, x0
  404aac:	str	w6, [x19, #172]
  404ab0:	cbz	w8, 404ae0 <__fxstatat@plt+0x1b20>
  404ab4:	tbz	w23, #31, 404af0 <__fxstatat@plt+0x1b30>
  404ab8:	mov	w0, #0xffffff9c            	// #-100
  404abc:	mov	w2, #0xffffff9c            	// #-100
  404ac0:	mov	w4, #0x1                   	// #1
  404ac4:	mov	x1, x27
  404ac8:	mov	x3, x22
  404acc:	bl	40d470 <__fxstatat@plt+0xa4b0>
  404ad0:	cbz	w0, 404ae8 <__fxstatat@plt+0x1b28>
  404ad4:	bl	402f10 <__errno_location@plt>
  404ad8:	ldr	w23, [x0]
  404adc:	b	404aec <__fxstatat@plt+0x1b2c>
  404ae0:	and	w20, w2, #0x1
  404ae4:	b	404b00 <__fxstatat@plt+0x1b40>
  404ae8:	mov	w23, wzr
  404aec:	ldr	w6, [x19, #172]
  404af0:	cmp	w23, #0x0
  404af4:	cset	w20, eq  // eq = none
  404af8:	cbz	x25, 404b00 <__fxstatat@plt+0x1b40>
  404afc:	strb	w20, [x25]
  404b00:	cbz	w23, 404b1c <__fxstatat@plt+0x1b5c>
  404b04:	cmp	w23, #0x11
  404b08:	b.ne	404b24 <__fxstatat@plt+0x1b64>  // b.any
  404b0c:	ldr	w8, [x21, #8]
  404b10:	cmp	w8, #0x2
  404b14:	b.ne	404b24 <__fxstatat@plt+0x1b64>  // b.any
  404b18:	b	404bf0 <__fxstatat@plt+0x1c30>
  404b1c:	ldrb	w8, [x21, #49]
  404b20:	cbnz	w8, 404bf0 <__fxstatat@plt+0x1c30>
  404b24:	ldr	w8, [x21, #4]
  404b28:	cmp	w23, #0x0
  404b2c:	mov	x26, x27
  404b30:	csel	x27, x22, x27, eq  // eq = none
  404b34:	add	x2, x19, #0x130
  404b38:	cmp	w8, #0x2
  404b3c:	b.ne	404bb8 <__fxstatat@plt+0x1bf8>  // b.any
  404b40:	mov	w0, wzr
  404b44:	mov	x1, x27
  404b48:	bl	402e20 <__lxstat@plt>
  404b4c:	cbz	w0, 404bc8 <__fxstatat@plt+0x1c08>
  404b50:	bl	402f10 <__errno_location@plt>
  404b54:	ldr	w20, [x0]
  404b58:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404b5c:	add	x1, x1, #0x19a
  404b60:	mov	w2, #0x5                   	// #5
  404b64:	mov	x0, xzr
  404b68:	bl	402e70 <dcgettext@plt>
  404b6c:	mov	x21, x0
  404b70:	mov	w0, #0x4                   	// #4
  404b74:	mov	x1, x27
  404b78:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  404b7c:	mov	x3, x0
  404b80:	mov	w0, wzr
  404b84:	mov	w1, w20
  404b88:	mov	x2, x21
  404b8c:	bl	402850 <error@plt>
  404b90:	mov	w23, wzr
  404b94:	and	w0, w23, #0x1
  404b98:	mov	sp, x29
  404b9c:	ldp	x20, x19, [sp, #80]
  404ba0:	ldp	x22, x21, [sp, #64]
  404ba4:	ldp	x24, x23, [sp, #48]
  404ba8:	ldp	x26, x25, [sp, #32]
  404bac:	ldp	x28, x27, [sp, #16]
  404bb0:	ldp	x29, x30, [sp], #96
  404bb4:	ret
  404bb8:	mov	w0, wzr
  404bbc:	mov	x1, x27
  404bc0:	bl	402f30 <__xstat@plt>
  404bc4:	cbnz	w0, 404b50 <__fxstatat@plt+0x1b90>
  404bc8:	ldr	w8, [x19, #320]
  404bcc:	mov	w9, w8
  404bd0:	and	w8, w8, #0xf000
  404bd4:	cmp	w8, #0x4, lsl #12
  404bd8:	b.ne	404c60 <__fxstatat@plt+0x1ca0>  // b.any
  404bdc:	ldrb	w8, [x21, #42]
  404be0:	ldr	w6, [x19, #172]
  404be4:	mov	x27, x26
  404be8:	mov	w26, w9
  404bec:	cbz	w8, 404c74 <__fxstatat@plt+0x1cb4>
  404bf0:	tbz	w6, #0, 404cd4 <__fxstatat@plt+0x1d14>
  404bf4:	ldr	x0, [x21, #72]
  404bf8:	cbz	x0, 404cd4 <__fxstatat@plt+0x1d14>
  404bfc:	and	w8, w26, #0xf000
  404c00:	cmp	w8, #0x4, lsl #12
  404c04:	b.eq	404cc4 <__fxstatat@plt+0x1d04>  // b.none
  404c08:	ldr	w8, [x21]
  404c0c:	cbnz	w8, 404cc4 <__fxstatat@plt+0x1d04>
  404c10:	add	x2, x19, #0x130
  404c14:	mov	x1, x27
  404c18:	bl	40a528 <__fxstatat@plt+0x7568>
  404c1c:	tbz	w0, #0, 404cc0 <__fxstatat@plt+0x1d00>
  404c20:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404c24:	add	x1, x1, #0x1d1
  404c28:	mov	w2, #0x5                   	// #5
  404c2c:	mov	x0, xzr
  404c30:	bl	402e70 <dcgettext@plt>
  404c34:	mov	x20, x0
  404c38:	mov	w0, #0x4                   	// #4
  404c3c:	mov	x1, x27
  404c40:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  404c44:	mov	x3, x0
  404c48:	mov	w0, wzr
  404c4c:	mov	w1, wzr
  404c50:	mov	x2, x20
  404c54:	bl	402850 <error@plt>
  404c58:	mov	w23, #0x1                   	// #1
  404c5c:	b	404b94 <__fxstatat@plt+0x1bd4>
  404c60:	ldr	w6, [x19, #172]
  404c64:	mov	x27, x26
  404c68:	mov	w26, w9
  404c6c:	tbnz	w6, #0, 404bf4 <__fxstatat@plt+0x1c34>
  404c70:	b	404cd4 <__fxstatat@plt+0x1d14>
  404c74:	ldrb	w8, [x21, #25]
  404c78:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  404c7c:	adrp	x10, 413000 <__fxstatat@plt+0x10040>
  404c80:	add	x9, x9, #0x1bb
  404c84:	add	x10, x10, #0x1a9
  404c88:	cmp	w8, #0x0
  404c8c:	csel	x1, x10, x9, eq  // eq = none
  404c90:	mov	w2, #0x5                   	// #5
  404c94:	mov	x0, xzr
  404c98:	bl	402e70 <dcgettext@plt>
  404c9c:	mov	x20, x0
  404ca0:	mov	w0, #0x4                   	// #4
  404ca4:	mov	x1, x27
  404ca8:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  404cac:	mov	x3, x0
  404cb0:	mov	w0, wzr
  404cb4:	mov	w1, wzr
  404cb8:	mov	x2, x20
  404cbc:	b	404b8c <__fxstatat@plt+0x1bcc>
  404cc0:	ldr	x0, [x21, #72]
  404cc4:	add	x2, x19, #0x130
  404cc8:	mov	x1, x27
  404ccc:	bl	40a4a4 <__fxstatat@plt+0x74e4>
  404cd0:	ldr	w6, [x19, #172]
  404cd4:	ldr	w8, [x21, #4]
  404cd8:	cmp	w8, #0x4
  404cdc:	b.ne	404d28 <__fxstatat@plt+0x1d68>  // b.any
  404ce0:	mov	w8, #0x1                   	// #1
  404ce4:	str	w8, [x19, #120]
  404ce8:	cbz	w20, 404d3c <__fxstatat@plt+0x1d7c>
  404cec:	mov	w8, #0x1                   	// #1
  404cf0:	mov	w10, wzr
  404cf4:	str	xzr, [x19, #128]
  404cf8:	str	w8, [x19, #136]
  404cfc:	tbz	w6, #0, 405388 <__fxstatat@plt+0x23c8>
  404d00:	ldr	x8, [x21, #64]
  404d04:	cbz	x8, 405388 <__fxstatat@plt+0x23c8>
  404d08:	ldrb	w8, [x24]
  404d0c:	cbnz	w8, 405388 <__fxstatat@plt+0x23c8>
  404d10:	ldr	w8, [x21]
  404d14:	cbnz	w8, 405388 <__fxstatat@plt+0x23c8>
  404d18:	mov	x20, x27
  404d1c:	tbz	w10, #0, 405304 <__fxstatat@plt+0x2344>
  404d20:	add	x27, x19, #0xb0
  404d24:	b	405320 <__fxstatat@plt+0x2360>
  404d28:	cmp	w8, #0x3
  404d2c:	cset	w8, eq  // eq = none
  404d30:	and	w8, w8, w6
  404d34:	str	w8, [x19, #120]
  404d38:	cbnz	w20, 404cec <__fxstatat@plt+0x1d2c>
  404d3c:	cmp	w23, #0x11
  404d40:	b.ne	404d5c <__fxstatat@plt+0x1d9c>  // b.any
  404d44:	ldr	w8, [x21, #8]
  404d48:	cmp	w8, #0x2
  404d4c:	b.ne	404d5c <__fxstatat@plt+0x1d9c>  // b.any
  404d50:	mov	w10, wzr
  404d54:	str	wzr, [x19, #136]
  404d58:	b	404e94 <__fxstatat@plt+0x1ed4>
  404d5c:	mov	w8, w26
  404d60:	str	x25, [x19, #112]
  404d64:	mov	w25, w8
  404d68:	and	w8, w8, #0xf000
  404d6c:	mov	x26, x28
  404d70:	cmp	w8, #0x8, lsl #12
  404d74:	b.ne	404db0 <__fxstatat@plt+0x1df0>  // b.any
  404d78:	ldrb	w8, [x24]
  404d7c:	cbnz	w8, 404dc8 <__fxstatat@plt+0x1e08>
  404d80:	ldrb	w8, [x21, #44]
  404d84:	cbnz	w8, 404dc8 <__fxstatat@plt+0x1e08>
  404d88:	ldrb	w8, [x21, #23]
  404d8c:	cbnz	w8, 404dc8 <__fxstatat@plt+0x1e08>
  404d90:	ldr	w8, [x21]
  404d94:	cbnz	w8, 404dc8 <__fxstatat@plt+0x1e08>
  404d98:	ldrb	w8, [x21, #21]
  404d9c:	cbnz	w8, 404dc8 <__fxstatat@plt+0x1e08>
  404da0:	mov	x20, x27
  404da4:	mov	w28, wzr
  404da8:	mov	w4, wzr
  404dac:	b	404dd4 <__fxstatat@plt+0x1e14>
  404db0:	ldrb	w9, [x21, #20]
  404db4:	cbz	w9, 404dc8 <__fxstatat@plt+0x1e08>
  404db8:	cmp	w8, #0x4, lsl #12
  404dbc:	b.eq	404dc8 <__fxstatat@plt+0x1e08>  // b.none
  404dc0:	cmp	w8, #0xa, lsl #12
  404dc4:	b.ne	404d78 <__fxstatat@plt+0x1db8>  // b.any
  404dc8:	mov	x20, x27
  404dcc:	mov	w4, #0x100                 	// #256
  404dd0:	mov	w28, #0x1                   	// #1
  404dd4:	add	x3, x19, #0xb0
  404dd8:	mov	w1, #0xffffff9c            	// #-100
  404ddc:	mov	w0, wzr
  404de0:	mov	x2, x22
  404de4:	bl	402fc0 <__fxstatat@plt>
  404de8:	cbz	w0, 404e1c <__fxstatat@plt+0x1e5c>
  404dec:	bl	402f10 <__errno_location@plt>
  404df0:	ldr	w27, [x0]
  404df4:	cmp	w27, #0x2
  404df8:	b.eq	404e6c <__fxstatat@plt+0x1eac>  // b.none
  404dfc:	ldr	w6, [x19, #172]
  404e00:	cmp	w27, #0x28
  404e04:	b.ne	404e38 <__fxstatat@plt+0x1e78>  // b.any
  404e08:	ldrb	w8, [x21, #22]
  404e0c:	cbz	w8, 404e38 <__fxstatat@plt+0x1e78>
  404e10:	mov	x28, x26
  404e14:	str	wzr, [x19, #136]
  404e18:	b	404e7c <__fxstatat@plt+0x1ebc>
  404e1c:	ldr	w6, [x19, #172]
  404e20:	str	wzr, [x19, #136]
  404e24:	mov	x27, x20
  404e28:	mov	w10, w28
  404e2c:	mov	x28, x26
  404e30:	mov	w26, w25
  404e34:	b	404e90 <__fxstatat@plt+0x1ed0>
  404e38:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404e3c:	add	x1, x1, #0x19a
  404e40:	mov	w2, #0x5                   	// #5
  404e44:	mov	x0, xzr
  404e48:	bl	402e70 <dcgettext@plt>
  404e4c:	mov	x21, x0
  404e50:	mov	w0, #0x4                   	// #4
  404e54:	mov	x1, x22
  404e58:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  404e5c:	mov	x3, x0
  404e60:	mov	w0, wzr
  404e64:	mov	w1, w27
  404e68:	b	404b88 <__fxstatat@plt+0x1bc8>
  404e6c:	ldr	w6, [x19, #172]
  404e70:	mov	w8, #0x1                   	// #1
  404e74:	str	w8, [x19, #136]
  404e78:	mov	x28, x26
  404e7c:	cmp	w23, #0x11
  404e80:	mov	w10, wzr
  404e84:	mov	x27, x20
  404e88:	mov	w26, w25
  404e8c:	b.ne	405078 <__fxstatat@plt+0x20b8>  // b.any
  404e90:	ldr	x25, [x19, #112]
  404e94:	ldr	w8, [x21, #8]
  404e98:	str	x27, [x19, #96]
  404e9c:	str	w10, [x19, #112]
  404ea0:	cmp	w8, #0x2
  404ea4:	b.ne	404ef0 <__fxstatat@plt+0x1f30>  // b.any
  404ea8:	mov	x27, x22
  404eac:	mov	w22, wzr
  404eb0:	and	w20, w26, #0xf000
  404eb4:	cmp	w20, #0x4, lsl #12
  404eb8:	b.eq	4050e4 <__fxstatat@plt+0x2124>  // b.none
  404ebc:	ldrb	w8, [x21, #45]
  404ec0:	cbz	w8, 4050e4 <__fxstatat@plt+0x2124>
  404ec4:	ldrb	w8, [x21, #31]
  404ec8:	cbz	w8, 405084 <__fxstatat@plt+0x20c4>
  404ecc:	ldrb	w8, [x24]
  404ed0:	ldr	x9, [x19, #176]
  404ed4:	ldr	x10, [x19, #304]
  404ed8:	cmp	w8, #0x0
  404edc:	cset	w8, eq  // eq = none
  404ee0:	cmp	x9, x10
  404ee4:	cset	w9, ne  // ne = any
  404ee8:	orr	w3, w8, w9
  404eec:	b	405088 <__fxstatat@plt+0x20c8>
  404ef0:	ldr	x8, [x19, #312]
  404ef4:	ldr	x9, [x19, #184]
  404ef8:	mov	x27, x22
  404efc:	cmp	x8, x9
  404f00:	b.ne	404f24 <__fxstatat@plt+0x1f64>  // b.any
  404f04:	ldr	x8, [x19, #304]
  404f08:	ldr	x9, [x19, #176]
  404f0c:	cmp	x8, x9
  404f10:	b.ne	404f24 <__fxstatat@plt+0x1f64>  // b.any
  404f14:	ldrb	w8, [x21, #23]
  404f18:	mov	w22, #0x1                   	// #1
  404f1c:	cbnz	w8, 404eb0 <__fxstatat@plt+0x1ef0>
  404f20:	b	404f28 <__fxstatat@plt+0x1f68>
  404f24:	mov	w22, wzr
  404f28:	ldr	w8, [x21, #4]
  404f2c:	cmp	w8, #0x2
  404f30:	b.ne	404f84 <__fxstatat@plt+0x1fc4>  // b.any
  404f34:	ldr	w8, [x19, #320]
  404f38:	and	w9, w8, #0xf000
  404f3c:	cmp	w9, #0xa, lsl #12
  404f40:	b.ne	405208 <__fxstatat@plt+0x2248>  // b.any
  404f44:	ldr	w9, [x19, #192]
  404f48:	and	w9, w9, #0xf000
  404f4c:	cmp	w9, #0xa, lsl #12
  404f50:	b.ne	405208 <__fxstatat@plt+0x2248>  // b.any
  404f54:	ldr	x0, [x19, #96]
  404f58:	mov	x1, x27
  404f5c:	bl	40d6bc <__fxstatat@plt+0xa6fc>
  404f60:	tbnz	w0, #0, 406b40 <__fxstatat@plt+0x3b80>
  404f64:	ldr	w8, [x21]
  404f68:	cbnz	w8, 40522c <__fxstatat@plt+0x226c>
  404f6c:	tbz	w22, #0, 40522c <__fxstatat@plt+0x226c>
  404f70:	ldrb	w8, [x24]
  404f74:	cbnz	w8, 406b40 <__fxstatat@plt+0x3b80>
  404f78:	ldr	w6, [x19, #172]
  404f7c:	mov	w22, #0x1                   	// #1
  404f80:	b	404eb0 <__fxstatat@plt+0x1ef0>
  404f84:	cbz	w22, 404eb0 <__fxstatat@plt+0x1ef0>
  404f88:	sub	x2, x29, #0xa0
  404f8c:	mov	w0, wzr
  404f90:	mov	x1, x27
  404f94:	bl	402e20 <__lxstat@plt>
  404f98:	ldr	w6, [x19, #172]
  404f9c:	mov	w22, wzr
  404fa0:	cbnz	w0, 404eb0 <__fxstatat@plt+0x1ef0>
  404fa4:	ldr	x1, [x19, #96]
  404fa8:	add	x2, x19, #0x230
  404fac:	bl	402e20 <__lxstat@plt>
  404fb0:	ldr	w6, [x19, #172]
  404fb4:	mov	w22, wzr
  404fb8:	cbnz	w0, 404eb0 <__fxstatat@plt+0x1ef0>
  404fbc:	ldp	x12, x9, [x29, #-160]
  404fc0:	ldr	x10, [x19, #568]
  404fc4:	ldr	x11, [x19, #560]
  404fc8:	ldr	w8, [x19, #576]
  404fcc:	cmp	x10, x9
  404fd0:	cset	w10, eq  // eq = none
  404fd4:	cmp	x11, x12
  404fd8:	and	w9, w8, #0xf000
  404fdc:	cset	w11, eq  // eq = none
  404fe0:	cmp	w9, #0xa, lsl #12
  404fe4:	and	w22, w10, w11
  404fe8:	b.ne	405004 <__fxstatat@plt+0x2044>  // b.any
  404fec:	ldur	w9, [x29, #-144]
  404ff0:	and	w9, w9, #0xf000
  404ff4:	cmp	w9, #0xa, lsl #12
  404ff8:	b.ne	405004 <__fxstatat@plt+0x2044>  // b.any
  404ffc:	ldrb	w9, [x21, #21]
  405000:	cbnz	w9, 404eac <__fxstatat@plt+0x1eec>
  405004:	add	x12, x19, #0x230
  405008:	sub	x11, x29, #0xa0
  40500c:	ldr	w9, [x21]
  405010:	cbnz	w9, 405218 <__fxstatat@plt+0x2258>
  405014:	ldrb	w9, [x24]
  405018:	cbnz	w9, 405024 <__fxstatat@plt+0x2064>
  40501c:	ldrb	w9, [x21, #21]
  405020:	cbz	w9, 405e34 <__fxstatat@plt+0x2e74>
  405024:	ldr	w9, [x11, #16]
  405028:	and	w9, w9, #0xf000
  40502c:	cmp	w9, #0xa, lsl #12
  405030:	b.eq	404eac <__fxstatat@plt+0x1eec>  // b.none
  405034:	cbz	w22, 405e34 <__fxstatat@plt+0x2e74>
  405038:	ldr	w9, [x11, #20]
  40503c:	ldr	x22, [x19, #96]
  405040:	mov	x20, x27
  405044:	cmp	w9, #0x2
  405048:	b.cc	405e3c <__fxstatat@plt+0x2e7c>  // b.lo, b.ul, b.last
  40504c:	mov	x0, x22
  405050:	mov	x1, x20
  405054:	mov	x27, x12
  405058:	mov	x23, x11
  40505c:	bl	40d6bc <__fxstatat@plt+0xa6fc>
  405060:	tbz	w0, #0, 406b34 <__fxstatat@plt+0x3b74>
  405064:	ldr	w8, [x27, #16]
  405068:	ldr	w6, [x19, #172]
  40506c:	mov	x12, x27
  405070:	mov	x11, x23
  405074:	b	405e3c <__fxstatat@plt+0x2e7c>
  405078:	ldr	x25, [x19, #112]
  40507c:	str	xzr, [x19, #128]
  405080:	b	404cfc <__fxstatat@plt+0x1d3c>
  405084:	mov	w3, wzr
  405088:	add	x1, x19, #0xb0
  40508c:	add	x2, x19, #0x130
  405090:	mov	x0, x27
  405094:	bl	40dea0 <__fxstatat@plt+0xaee0>
  405098:	ldr	w6, [x19, #172]
  40509c:	tbnz	w0, #31, 4050e4 <__fxstatat@plt+0x2124>
  4050a0:	cbz	x25, 4050ac <__fxstatat@plt+0x20ec>
  4050a4:	mov	w8, #0x1                   	// #1
  4050a8:	strb	w8, [x25]
  4050ac:	ldp	x2, x1, [x19, #304]
  4050b0:	mov	x0, x27
  4050b4:	bl	408aac <__fxstatat@plt+0x5aec>
  4050b8:	cbz	x0, 4056e8 <__fxstatat@plt+0x2728>
  4050bc:	ldrb	w3, [x21, #46]
  4050c0:	ldr	w4, [x19, #120]
  4050c4:	mov	w2, #0x1                   	// #1
  4050c8:	mov	x1, x27
  4050cc:	mov	w23, #0x1                   	// #1
  4050d0:	stp	x0, x27, [x19, #104]
  4050d4:	bl	407f70 <__fxstatat@plt+0x4fb0>
  4050d8:	tbnz	w0, #0, 404b94 <__fxstatat@plt+0x1bd4>
  4050dc:	str	xzr, [x19, #128]
  4050e0:	b	405fcc <__fxstatat@plt+0x300c>
  4050e4:	ldrb	w8, [x24]
  4050e8:	cbz	w8, 405168 <__fxstatat@plt+0x21a8>
  4050ec:	ldr	w8, [x21, #8]
  4050f0:	cmp	w8, #0x2
  4050f4:	b.eq	405158 <__fxstatat@plt+0x2198>  // b.none
  4050f8:	cmp	w8, #0x3
  4050fc:	b.eq	405140 <__fxstatat@plt+0x2180>  // b.none
  405100:	cmp	w8, #0x4
  405104:	b.ne	4051a8 <__fxstatat@plt+0x21e8>  // b.any
  405108:	ldrb	w8, [x21, #47]
  40510c:	cbz	w8, 4051a8 <__fxstatat@plt+0x21e8>
  405110:	ldr	w8, [x19, #192]
  405114:	and	w8, w8, #0xf000
  405118:	cmp	w8, #0xa, lsl #12
  40511c:	b.eq	4051a8 <__fxstatat@plt+0x21e8>  // b.none
  405120:	bl	40f2c0 <__fxstatat@plt+0xc300>
  405124:	ldr	w6, [x19, #172]
  405128:	tbnz	w0, #0, 4051a8 <__fxstatat@plt+0x21e8>
  40512c:	mov	w1, #0x2                   	// #2
  405130:	mov	x0, x27
  405134:	bl	402940 <euidaccess@plt>
  405138:	ldr	w6, [x19, #172]
  40513c:	cbz	w0, 4051a8 <__fxstatat@plt+0x21e8>
  405140:	add	x2, x19, #0xb0
  405144:	mov	x0, x21
  405148:	mov	x1, x27
  40514c:	bl	408074 <__fxstatat@plt+0x50b4>
  405150:	ldr	w6, [x19, #172]
  405154:	tbnz	w0, #0, 4051a8 <__fxstatat@plt+0x21e8>
  405158:	mov	w23, #0x1                   	// #1
  40515c:	cbz	x25, 404b94 <__fxstatat@plt+0x1bd4>
  405160:	strb	w23, [x25]
  405164:	b	404b94 <__fxstatat@plt+0x1bd4>
  405168:	cmp	w20, #0x4, lsl #12
  40516c:	b.eq	4051a8 <__fxstatat@plt+0x21e8>  // b.none
  405170:	ldr	w8, [x21, #8]
  405174:	cmp	w8, #0x2
  405178:	b.eq	4056e8 <__fxstatat@plt+0x2728>  // b.none
  40517c:	cmp	w8, #0x3
  405180:	b.ne	4051a8 <__fxstatat@plt+0x21e8>  // b.any
  405184:	add	x2, x19, #0xb0
  405188:	mov	x0, x21
  40518c:	mov	x1, x27
  405190:	bl	408074 <__fxstatat@plt+0x50b4>
  405194:	mov	w23, #0x1                   	// #1
  405198:	cbnz	w22, 404b94 <__fxstatat@plt+0x1bd4>
  40519c:	ldr	w6, [x19, #172]
  4051a0:	tbnz	w0, #0, 4051ac <__fxstatat@plt+0x21ec>
  4051a4:	b	404b94 <__fxstatat@plt+0x1bd4>
  4051a8:	cbnz	w22, 4056e8 <__fxstatat@plt+0x2728>
  4051ac:	ldr	w8, [x19, #192]
  4051b0:	and	w8, w8, #0xf000
  4051b4:	cmp	w8, #0x4, lsl #12
  4051b8:	b.eq	405234 <__fxstatat@plt+0x2274>  // b.none
  4051bc:	cmp	w20, #0x4, lsl #12
  4051c0:	b.ne	4051d4 <__fxstatat@plt+0x2214>  // b.any
  4051c4:	ldrb	w8, [x24]
  4051c8:	cbz	w8, 405ddc <__fxstatat@plt+0x2e1c>
  4051cc:	ldr	w8, [x21]
  4051d0:	cbz	w8, 405ddc <__fxstatat@plt+0x2e1c>
  4051d4:	tbz	w6, #0, 405234 <__fxstatat@plt+0x2274>
  4051d8:	ldr	w8, [x21]
  4051dc:	cmp	w8, #0x3
  4051e0:	b.eq	405234 <__fxstatat@plt+0x2274>  // b.none
  4051e4:	ldr	x0, [x21, #64]
  4051e8:	add	x2, x19, #0xb0
  4051ec:	mov	x1, x27
  4051f0:	bl	40a528 <__fxstatat@plt+0x7568>
  4051f4:	ldr	w6, [x19, #172]
  4051f8:	tbz	w0, #0, 405234 <__fxstatat@plt+0x2274>
  4051fc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405200:	add	x1, x1, #0x252
  405204:	b	405de4 <__fxstatat@plt+0x2e24>
  405208:	add	x12, x19, #0x130
  40520c:	add	x11, x19, #0xb0
  405210:	ldr	w9, [x21]
  405214:	cbz	w9, 405014 <__fxstatat@plt+0x2054>
  405218:	tbz	w22, #0, 405b50 <__fxstatat@plt+0x2b90>
  40521c:	ldr	x0, [x19, #96]
  405220:	mov	x1, x27
  405224:	bl	40d6bc <__fxstatat@plt+0xa6fc>
  405228:	tbnz	w0, #0, 406b40 <__fxstatat@plt+0x3b80>
  40522c:	ldr	w6, [x19, #172]
  405230:	b	404eac <__fxstatat@plt+0x1eec>
  405234:	cmp	w20, #0x4, lsl #12
  405238:	b.eq	40525c <__fxstatat@plt+0x229c>  // b.none
  40523c:	ldr	w8, [x19, #192]
  405240:	and	w8, w8, #0xf000
  405244:	cmp	w8, #0x4, lsl #12
  405248:	b.ne	40525c <__fxstatat@plt+0x229c>  // b.any
  40524c:	ldrb	w8, [x24]
  405250:	cbz	w8, 4060bc <__fxstatat@plt+0x30fc>
  405254:	ldr	w8, [x21]
  405258:	cbz	w8, 4060bc <__fxstatat@plt+0x30fc>
  40525c:	ldrb	w20, [x24]
  405260:	cbz	w20, 40528c <__fxstatat@plt+0x22cc>
  405264:	ldr	w8, [x19, #320]
  405268:	and	w8, w8, #0xf000
  40526c:	cmp	w8, #0x4, lsl #12
  405270:	b.ne	40528c <__fxstatat@plt+0x22cc>  // b.any
  405274:	ldr	w8, [x19, #192]
  405278:	and	w8, w8, #0xf000
  40527c:	cmp	w8, #0x4, lsl #12
  405280:	b.eq	40528c <__fxstatat@plt+0x22cc>  // b.none
  405284:	ldr	w8, [x21]
  405288:	cbz	w8, 4062b8 <__fxstatat@plt+0x32f8>
  40528c:	ldr	w22, [x21]
  405290:	cbz	w22, 4052e4 <__fxstatat@plt+0x2324>
  405294:	ldr	x0, [x19, #96]
  405298:	bl	40a2f4 <__fxstatat@plt+0x7334>
  40529c:	ldrb	w8, [x0]
  4052a0:	ldr	w6, [x19, #172]
  4052a4:	mov	x23, x0
  4052a8:	cmp	w8, #0x2e
  4052ac:	b.ne	4052d0 <__fxstatat@plt+0x2310>  // b.any
  4052b0:	ldrb	w8, [x23, #1]
  4052b4:	cmp	w8, #0x2e
  4052b8:	mov	w8, #0x1                   	// #1
  4052bc:	cinc	x8, x8, eq  // eq = none
  4052c0:	ldrb	w8, [x23, x8]
  4052c4:	cbz	w8, 4052e4 <__fxstatat@plt+0x2324>
  4052c8:	cmp	w8, #0x2f
  4052cc:	b.eq	4052e4 <__fxstatat@plt+0x2324>  // b.none
  4052d0:	cbnz	w20, 405b88 <__fxstatat@plt+0x2bc8>
  4052d4:	ldr	w8, [x19, #192]
  4052d8:	and	w8, w8, #0xf000
  4052dc:	cmp	w8, #0x4, lsl #12
  4052e0:	b.ne	405b88 <__fxstatat@plt+0x2bc8>  // b.any
  4052e4:	ldr	w8, [x19, #192]
  4052e8:	and	w8, w8, #0xf000
  4052ec:	cmp	w8, #0x4, lsl #12
  4052f0:	b.ne	405d24 <__fxstatat@plt+0x2d64>  // b.any
  4052f4:	mov	x22, x27
  4052f8:	ldr	x27, [x19, #96]
  4052fc:	ldr	w10, [x19, #112]
  405300:	b	405d34 <__fxstatat@plt+0x2d74>
  405304:	sub	x2, x29, #0xa0
  405308:	mov	w0, wzr
  40530c:	mov	x1, x22
  405310:	sub	x27, x29, #0xa0
  405314:	bl	402e20 <__lxstat@plt>
  405318:	ldr	w6, [x19, #172]
  40531c:	cbnz	w0, 405384 <__fxstatat@plt+0x23c4>
  405320:	ldr	w8, [x27, #16]
  405324:	and	w8, w8, #0xf000
  405328:	cmp	w8, #0xa, lsl #12
  40532c:	b.ne	405384 <__fxstatat@plt+0x23c4>  // b.any
  405330:	ldr	x0, [x21, #64]
  405334:	mov	x1, x22
  405338:	mov	x2, x27
  40533c:	bl	40a528 <__fxstatat@plt+0x7568>
  405340:	ldr	w6, [x19, #172]
  405344:	tbz	w0, #0, 405384 <__fxstatat@plt+0x23c4>
  405348:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40534c:	add	x1, x1, #0x374
  405350:	mov	w2, #0x5                   	// #5
  405354:	mov	x0, xzr
  405358:	bl	402e70 <dcgettext@plt>
  40535c:	mov	x21, x0
  405360:	mov	w1, #0x4                   	// #4
  405364:	mov	w0, wzr
  405368:	mov	x2, x20
  40536c:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405370:	mov	x2, x22
  405374:	mov	x22, x0
  405378:	mov	w0, #0x1                   	// #1
  40537c:	mov	w1, #0x4                   	// #4
  405380:	b	406b78 <__fxstatat@plt+0x3bb8>
  405384:	mov	x27, x20
  405388:	ldrb	w8, [x21, #46]
  40538c:	cbz	w8, 4053b8 <__fxstatat@plt+0x23f8>
  405390:	and	w8, w26, #0xf000
  405394:	cmp	w8, #0x4, lsl #12
  405398:	b.eq	4053b8 <__fxstatat@plt+0x23f8>  // b.none
  40539c:	ldrb	w8, [x24]
  4053a0:	cbnz	w8, 4053b8 <__fxstatat@plt+0x23f8>
  4053a4:	ldr	x2, [x19, #128]
  4053a8:	mov	x0, x27
  4053ac:	mov	x1, x22
  4053b0:	bl	4081cc <__fxstatat@plt+0x520c>
  4053b4:	ldr	w6, [x19, #172]
  4053b8:	cbz	w23, 4055ec <__fxstatat@plt+0x262c>
  4053bc:	and	w20, w26, #0xf000
  4053c0:	cmp	w20, #0x4, lsl #12
  4053c4:	b.ne	4053ec <__fxstatat@plt+0x242c>  // b.any
  4053c8:	ldrb	w8, [x21, #42]
  4053cc:	cbz	w8, 4053ec <__fxstatat@plt+0x242c>
  4053d0:	ldp	x2, x1, [x19, #304]
  4053d4:	tbz	w6, #0, 40542c <__fxstatat@plt+0x246c>
  4053d8:	mov	x0, x22
  4053dc:	bl	408aac <__fxstatat@plt+0x5aec>
  4053e0:	mov	x1, x0
  4053e4:	cbnz	x0, 405440 <__fxstatat@plt+0x2480>
  4053e8:	b	4055ec <__fxstatat@plt+0x262c>
  4053ec:	ldrb	w8, [x24]
  4053f0:	cbz	w8, 405408 <__fxstatat@plt+0x2448>
  4053f4:	ldr	w8, [x19, #324]
  4053f8:	cmp	w8, #0x1
  4053fc:	b.ne	405408 <__fxstatat@plt+0x2448>  // b.any
  405400:	ldp	x1, x0, [x19, #304]
  405404:	b	405434 <__fxstatat@plt+0x2474>
  405408:	ldrb	w8, [x21, #34]
  40540c:	cbz	w8, 4055ec <__fxstatat@plt+0x262c>
  405410:	ldrb	w8, [x21, #23]
  405414:	cbnz	w8, 4055ec <__fxstatat@plt+0x262c>
  405418:	ldr	w8, [x19, #324]
  40541c:	cmp	w8, #0x1
  405420:	b.ls	4055d0 <__fxstatat@plt+0x2610>  // b.plast
  405424:	ldp	x2, x1, [x19, #304]
  405428:	b	4053d8 <__fxstatat@plt+0x2418>
  40542c:	mov	x0, x1
  405430:	mov	x1, x2
  405434:	bl	408a74 <__fxstatat@plt+0x5ab4>
  405438:	mov	x1, x0
  40543c:	cbz	x0, 4055ec <__fxstatat@plt+0x262c>
  405440:	cmp	w20, #0x4, lsl #12
  405444:	str	x1, [x19, #104]
  405448:	b.ne	4054c8 <__fxstatat@plt+0x2508>  // b.any
  40544c:	mov	x0, x27
  405450:	mov	x20, x1
  405454:	bl	40d6bc <__fxstatat@plt+0xa6fc>
  405458:	tbz	w0, #0, 4054f0 <__fxstatat@plt+0x2530>
  40545c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405460:	add	x1, x1, #0x3a5
  405464:	mov	w2, #0x5                   	// #5
  405468:	mov	x0, xzr
  40546c:	str	x22, [x19, #112]
  405470:	bl	402e70 <dcgettext@plt>
  405474:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405478:	ldr	x2, [x8, #1296]
  40547c:	mov	x22, x0
  405480:	mov	w1, #0x4                   	// #4
  405484:	mov	w0, wzr
  405488:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  40548c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405490:	ldr	x2, [x8, #1304]
  405494:	mov	x23, x0
  405498:	mov	w0, #0x1                   	// #1
  40549c:	mov	w1, #0x4                   	// #4
  4054a0:	mov	w20, #0x1                   	// #1
  4054a4:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4054a8:	mov	x4, x0
  4054ac:	mov	w0, wzr
  4054b0:	mov	w1, wzr
  4054b4:	mov	x2, x22
  4054b8:	mov	x3, x23
  4054bc:	bl	402850 <error@plt>
  4054c0:	strb	w20, [x28]
  4054c4:	b	405fcc <__fxstatat@plt+0x300c>
  4054c8:	ldrb	w3, [x21, #46]
  4054cc:	ldr	w4, [x19, #120]
  4054d0:	mov	w2, #0x1                   	// #1
  4054d4:	mov	x0, x1
  4054d8:	mov	x1, x22
  4054dc:	mov	w23, #0x1                   	// #1
  4054e0:	str	x22, [x19, #112]
  4054e4:	bl	407f70 <__fxstatat@plt+0x4fb0>
  4054e8:	tbnz	w0, #0, 404b94 <__fxstatat@plt+0x1bd4>
  4054ec:	b	405fcc <__fxstatat@plt+0x300c>
  4054f0:	mov	x0, x22
  4054f4:	mov	x1, x20
  4054f8:	bl	40d6bc <__fxstatat@plt+0xa6fc>
  4054fc:	tbz	w0, #0, 405558 <__fxstatat@plt+0x2598>
  405500:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405504:	add	x1, x1, #0x3d2
  405508:	mov	w2, #0x5                   	// #5
  40550c:	mov	x0, xzr
  405510:	bl	402e70 <dcgettext@plt>
  405514:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405518:	ldr	x1, [x8, #1296]
  40551c:	mov	x20, x0
  405520:	mov	w0, #0x4                   	// #4
  405524:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  405528:	mov	x3, x0
  40552c:	mov	w0, wzr
  405530:	mov	w1, wzr
  405534:	mov	x2, x20
  405538:	bl	402850 <error@plt>
  40553c:	mov	w23, #0x1                   	// #1
  405540:	cbz	x25, 404b94 <__fxstatat@plt+0x1bd4>
  405544:	ldrb	w8, [x24]
  405548:	cbz	w8, 404b94 <__fxstatat@plt+0x1bd4>
  40554c:	mov	w23, #0x1                   	// #1
  405550:	strb	w23, [x25]
  405554:	b	404b94 <__fxstatat@plt+0x1bd4>
  405558:	ldr	w9, [x21, #4]
  40555c:	cmp	w9, #0x3
  405560:	cset	w8, eq  // eq = none
  405564:	cmp	w9, #0x4
  405568:	b.eq	4055f0 <__fxstatat@plt+0x2630>  // b.none
  40556c:	ldr	w9, [x19, #172]
  405570:	and	w8, w8, w9
  405574:	tbnz	w8, #0, 4055f0 <__fxstatat@plt+0x2630>
  405578:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40557c:	add	x1, x1, #0x408
  405580:	mov	w2, #0x5                   	// #5
  405584:	mov	x0, xzr
  405588:	bl	402e70 <dcgettext@plt>
  40558c:	mov	x2, x22
  405590:	mov	x22, x0
  405594:	mov	w1, #0x4                   	// #4
  405598:	mov	w0, wzr
  40559c:	str	x2, [x19, #112]
  4055a0:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4055a4:	ldr	x2, [x19, #104]
  4055a8:	mov	x23, x0
  4055ac:	mov	w0, #0x1                   	// #1
  4055b0:	mov	w1, #0x4                   	// #4
  4055b4:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4055b8:	mov	x4, x0
  4055bc:	mov	w0, wzr
  4055c0:	mov	w1, wzr
  4055c4:	mov	x2, x22
  4055c8:	mov	x3, x23
  4055cc:	b	405fc8 <__fxstatat@plt+0x3008>
  4055d0:	ldr	w9, [x21, #4]
  4055d4:	cmp	w9, #0x3
  4055d8:	cset	w8, eq  // eq = none
  4055dc:	cmp	w9, #0x4
  4055e0:	b.eq	405424 <__fxstatat@plt+0x2464>  // b.none
  4055e4:	and	w8, w8, w6
  4055e8:	cbnz	w8, 405424 <__fxstatat@plt+0x2464>
  4055ec:	str	xzr, [x19, #104]
  4055f0:	ldrb	w8, [x24]
  4055f4:	cbz	w8, 4057e4 <__fxstatat@plt+0x2824>
  4055f8:	cmp	w23, #0x11
  4055fc:	b.ne	405618 <__fxstatat@plt+0x2658>  // b.any
  405600:	mov	x0, x27
  405604:	mov	x1, x22
  405608:	bl	402d90 <rename@plt>
  40560c:	cbz	w0, 40562c <__fxstatat@plt+0x266c>
  405610:	bl	402f10 <__errno_location@plt>
  405614:	ldr	w23, [x0]
  405618:	cmp	w23, #0x16
  40561c:	b.eq	405708 <__fxstatat@plt+0x2748>  // b.none
  405620:	cmp	w23, #0x12
  405624:	b.eq	4056f0 <__fxstatat@plt+0x2730>  // b.none
  405628:	cbnz	w23, 405770 <__fxstatat@plt+0x27b0>
  40562c:	ldrb	w8, [x21, #46]
  405630:	cbz	w8, 405664 <__fxstatat@plt+0x26a4>
  405634:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405638:	add	x1, x1, #0x435
  40563c:	mov	w2, #0x5                   	// #5
  405640:	mov	x0, xzr
  405644:	bl	402e70 <dcgettext@plt>
  405648:	mov	x1, x0
  40564c:	mov	w0, #0x1                   	// #1
  405650:	bl	402a90 <__printf_chk@plt>
  405654:	ldr	x2, [x19, #128]
  405658:	mov	x0, x27
  40565c:	mov	x1, x22
  405660:	bl	4081cc <__fxstatat@plt+0x520c>
  405664:	ldrb	w8, [x21, #33]
  405668:	cbz	w8, 4056cc <__fxstatat@plt+0x270c>
  40566c:	ldrb	w8, [x21, #35]
  405670:	cbz	w8, 40567c <__fxstatat@plt+0x26bc>
  405674:	ldrb	w8, [x21, #38]
  405678:	cbz	w8, 405ad0 <__fxstatat@plt+0x2b10>
  40567c:	bl	402f10 <__errno_location@plt>
  405680:	mov	w8, #0x5f                  	// #95
  405684:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405688:	str	w8, [x0]
  40568c:	add	x1, x1, #0x171
  405690:	mov	w2, #0x5                   	// #5
  405694:	mov	x0, xzr
  405698:	bl	402e70 <dcgettext@plt>
  40569c:	mov	x20, x22
  4056a0:	mov	x22, x0
  4056a4:	mov	w1, #0x4                   	// #4
  4056a8:	mov	w0, wzr
  4056ac:	mov	x2, x20
  4056b0:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4056b4:	mov	x3, x0
  4056b8:	mov	w1, #0x5f                  	// #95
  4056bc:	mov	w0, wzr
  4056c0:	mov	x2, x22
  4056c4:	mov	x22, x20
  4056c8:	bl	402850 <error@plt>
  4056cc:	cbz	x25, 4056d8 <__fxstatat@plt+0x2718>
  4056d0:	mov	w8, #0x1                   	// #1
  4056d4:	strb	w8, [x25]
  4056d8:	ldr	w8, [x19, #172]
  4056dc:	tbz	w8, #0, 4056e8 <__fxstatat@plt+0x2728>
  4056e0:	ldrb	w8, [x21, #49]
  4056e4:	cbz	w8, 405a3c <__fxstatat@plt+0x2a7c>
  4056e8:	mov	w23, #0x1                   	// #1
  4056ec:	b	404b94 <__fxstatat@plt+0x1bd4>
  4056f0:	and	w20, w26, #0xf000
  4056f4:	mov	x0, x22
  4056f8:	cmp	w20, #0x4, lsl #12
  4056fc:	b.ne	40577c <__fxstatat@plt+0x27bc>  // b.any
  405700:	bl	402cb0 <rmdir@plt>
  405704:	b	405780 <__fxstatat@plt+0x27c0>
  405708:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40570c:	add	x1, x1, #0x43e
  405710:	mov	w2, #0x5                   	// #5
  405714:	mov	x0, xzr
  405718:	bl	402e70 <dcgettext@plt>
  40571c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405720:	ldr	x2, [x8, #1296]
  405724:	mov	x20, x0
  405728:	mov	w1, #0x4                   	// #4
  40572c:	mov	w0, wzr
  405730:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405734:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405738:	ldr	x2, [x8, #1304]
  40573c:	mov	x21, x0
  405740:	mov	w0, #0x1                   	// #1
  405744:	mov	w1, #0x4                   	// #4
  405748:	mov	w23, #0x1                   	// #1
  40574c:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405750:	mov	x4, x0
  405754:	mov	w0, wzr
  405758:	mov	w1, wzr
  40575c:	mov	x2, x20
  405760:	mov	x3, x21
  405764:	bl	402850 <error@plt>
  405768:	strb	w23, [x28]
  40576c:	b	404b94 <__fxstatat@plt+0x1bd4>
  405770:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405774:	add	x1, x1, #0x46d
  405778:	b	405a78 <__fxstatat@plt+0x2ab8>
  40577c:	bl	402f50 <unlink@plt>
  405780:	cbz	w0, 405794 <__fxstatat@plt+0x27d4>
  405784:	bl	402f10 <__errno_location@plt>
  405788:	ldr	w23, [x0]
  40578c:	cmp	w23, #0x2
  405790:	b.ne	405a70 <__fxstatat@plt+0x2ab0>  // b.any
  405794:	cmp	w20, #0x4, lsl #12
  405798:	mov	w8, #0x1                   	// #1
  40579c:	str	w8, [x19, #136]
  4057a0:	b.eq	4057e4 <__fxstatat@plt+0x2824>  // b.none
  4057a4:	ldrb	w8, [x21, #46]
  4057a8:	cbz	w8, 4057e4 <__fxstatat@plt+0x2824>
  4057ac:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4057b0:	add	x1, x1, #0x4be
  4057b4:	mov	w2, #0x5                   	// #5
  4057b8:	mov	x0, xzr
  4057bc:	bl	402e70 <dcgettext@plt>
  4057c0:	mov	x1, x0
  4057c4:	mov	w0, #0x1                   	// #1
  4057c8:	mov	w8, #0x1                   	// #1
  4057cc:	str	w8, [x19, #136]
  4057d0:	bl	402a90 <__printf_chk@plt>
  4057d4:	ldr	x2, [x19, #128]
  4057d8:	mov	x0, x27
  4057dc:	mov	x1, x22
  4057e0:	bl	4081cc <__fxstatat@plt+0x520c>
  4057e4:	ldrb	w8, [x21, #43]
  4057e8:	mov	w20, w26
  4057ec:	str	x22, [x19, #112]
  4057f0:	cbz	w8, 4057f8 <__fxstatat@plt+0x2838>
  4057f4:	ldr	w20, [x21, #16]
  4057f8:	ldrb	w8, [x21, #29]
  4057fc:	ldr	x1, [x19, #112]
  405800:	ldr	w3, [x19, #136]
  405804:	str	w26, [x19, #88]
  405808:	and	w26, w26, #0xf000
  40580c:	mov	w9, #0x12                  	// #18
  405810:	cmp	w26, #0x4, lsl #12
  405814:	csel	w9, w9, wzr, eq  // eq = none
  405818:	cmp	w8, #0x0
  40581c:	mov	w8, #0x3f                  	// #63
  405820:	mov	x0, x27
  405824:	mov	x4, x21
  405828:	csel	w22, w9, w8, eq  // eq = none
  40582c:	str	x27, [x19, #96]
  405830:	bl	404844 <__fxstatat@plt+0x1884>
  405834:	mov	w23, wzr
  405838:	tbz	w0, #0, 404b94 <__fxstatat@plt+0x1bd4>
  40583c:	add	x23, x19, #0x130
  405840:	cmp	w26, #0x4, lsl #12
  405844:	and	w25, w22, w20
  405848:	b.ne	4058bc <__fxstatat@plt+0x28fc>  // b.any
  40584c:	ldp	x9, x8, [x19, #304]
  405850:	ldr	x22, [x19, #112]
  405854:	ldr	x27, [x19, #96]
  405858:	ldr	x12, [x19, #160]
  40585c:	cbz	x12, 40595c <__fxstatat@plt+0x299c>
  405860:	mov	x10, x12
  405864:	b	405870 <__fxstatat@plt+0x28b0>
  405868:	ldr	x10, [x10]
  40586c:	cbz	x10, 40595c <__fxstatat@plt+0x299c>
  405870:	ldr	x11, [x10, #8]
  405874:	cmp	x11, x8
  405878:	b.ne	405868 <__fxstatat@plt+0x28a8>  // b.any
  40587c:	ldr	x11, [x10, #16]
  405880:	cmp	x11, x9
  405884:	b.ne	405868 <__fxstatat@plt+0x28a8>  // b.any
  405888:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40588c:	add	x1, x1, #0x4c6
  405890:	mov	w2, #0x5                   	// #5
  405894:	mov	x0, xzr
  405898:	bl	402e70 <dcgettext@plt>
  40589c:	mov	x23, x0
  4058a0:	mov	w0, #0x4                   	// #4
  4058a4:	mov	x1, x27
  4058a8:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4058ac:	mov	x3, x0
  4058b0:	mov	w0, wzr
  4058b4:	mov	w1, wzr
  4058b8:	b	405b30 <__fxstatat@plt+0x2b70>
  4058bc:	ldrb	w8, [x21, #44]
  4058c0:	ldr	x22, [x19, #112]
  4058c4:	cbz	w8, 405a54 <__fxstatat@plt+0x2a94>
  4058c8:	ldr	x27, [x19, #96]
  4058cc:	ldrb	w8, [x27]
  4058d0:	cmp	w8, #0x2f
  4058d4:	b.eq	40592c <__fxstatat@plt+0x296c>  // b.none
  4058d8:	mov	x0, x22
  4058dc:	bl	40a1e8 <__fxstatat@plt+0x7228>
  4058e0:	mov	x23, x0
  4058e4:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  4058e8:	add	x0, x0, #0x1f
  4058ec:	mov	x1, x23
  4058f0:	bl	402c80 <strcmp@plt>
  4058f4:	cbz	w0, 405920 <__fxstatat@plt+0x2960>
  4058f8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4058fc:	add	x1, x1, #0x1f
  405900:	sub	x2, x29, #0xa0
  405904:	mov	w0, wzr
  405908:	bl	402f30 <__xstat@plt>
  40590c:	cbnz	w0, 405920 <__fxstatat@plt+0x2960>
  405910:	add	x2, x19, #0x230
  405914:	mov	x1, x23
  405918:	bl	402f30 <__xstat@plt>
  40591c:	cbz	w0, 4062f8 <__fxstatat@plt+0x3338>
  405920:	mov	x0, x23
  405924:	bl	402cf0 <free@plt>
  405928:	ldr	x22, [x19, #112]
  40592c:	ldrb	w3, [x21, #22]
  405930:	mov	w1, #0xffffff9c            	// #-100
  405934:	mov	w4, #0xffffffff            	// #-1
  405938:	mov	x0, x27
  40593c:	mov	x2, x22
  405940:	bl	40905c <__fxstatat@plt+0x609c>
  405944:	cmp	w0, #0x1
  405948:	b.lt	405b3c <__fxstatat@plt+0x2b7c>  // b.tstop
  40594c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405950:	mov	w23, w0
  405954:	add	x1, x1, #0x55a
  405958:	b	405f80 <__fxstatat@plt+0x2fc0>
  40595c:	mov	x10, sp
  405960:	sub	x11, x10, #0x20
  405964:	str	x11, [x19, #120]
  405968:	mov	sp, x11
  40596c:	stp	x12, x8, [x10, #-32]
  405970:	ldr	w8, [x19, #136]
  405974:	stur	x9, [x10, #-16]
  405978:	cbnz	w8, 405a10 <__fxstatat@plt+0x2a50>
  40597c:	ldr	w8, [x19, #192]
  405980:	and	w8, w8, #0xf000
  405984:	cmp	w8, #0x4, lsl #12
  405988:	b.ne	405a10 <__fxstatat@plt+0x2a50>  // b.any
  40598c:	ldrb	w8, [x21, #33]
  405990:	cbnz	w8, 40599c <__fxstatat@plt+0x29dc>
  405994:	ldrb	w8, [x21, #37]
  405998:	cbz	w8, 406428 <__fxstatat@plt+0x3468>
  40599c:	ldrb	w8, [x21, #35]
  4059a0:	cbz	w8, 4059ac <__fxstatat@plt+0x29ec>
  4059a4:	ldrb	w8, [x21, #38]
  4059a8:	cbz	w8, 406294 <__fxstatat@plt+0x32d4>
  4059ac:	mov	w20, w26
  4059b0:	bl	402f10 <__errno_location@plt>
  4059b4:	mov	w8, #0x5f                  	// #95
  4059b8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4059bc:	str	w8, [x0]
  4059c0:	add	x1, x1, #0x171
  4059c4:	mov	w2, #0x5                   	// #5
  4059c8:	mov	x0, xzr
  4059cc:	bl	402e70 <dcgettext@plt>
  4059d0:	mov	x26, x0
  4059d4:	mov	w1, #0x4                   	// #4
  4059d8:	mov	w0, wzr
  4059dc:	mov	x2, x22
  4059e0:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4059e4:	mov	x3, x0
  4059e8:	mov	w1, #0x5f                  	// #95
  4059ec:	mov	w0, wzr
  4059f0:	mov	x2, x26
  4059f4:	bl	402850 <error@plt>
  4059f8:	ldrb	w8, [x21, #38]
  4059fc:	cbnz	w8, 405fcc <__fxstatat@plt+0x300c>
  405a00:	mov	w22, wzr
  405a04:	mov	w25, wzr
  405a08:	mov	w26, w20
  405a0c:	b	406430 <__fxstatat@plt+0x3470>
  405a10:	and	w8, w20, #0xfff
  405a14:	bic	w1, w8, w25
  405a18:	mov	x0, x22
  405a1c:	bl	402f70 <mkdir@plt>
  405a20:	cbz	w0, 405ae4 <__fxstatat@plt+0x2b24>
  405a24:	bl	402f10 <__errno_location@plt>
  405a28:	mov	x20, x22
  405a2c:	ldr	w22, [x0]
  405a30:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405a34:	add	x1, x1, #0x4ea
  405a38:	b	405b08 <__fxstatat@plt+0x2b48>
  405a3c:	ldr	x0, [x21, #64]
  405a40:	add	x2, x19, #0x130
  405a44:	mov	x1, x22
  405a48:	bl	40a4a4 <__fxstatat@plt+0x74e4>
  405a4c:	mov	w23, #0x1                   	// #1
  405a50:	b	404b94 <__fxstatat@plt+0x1bd4>
  405a54:	ldrb	w8, [x21, #23]
  405a58:	ldr	x27, [x19, #96]
  405a5c:	cbz	w8, 405d40 <__fxstatat@plt+0x2d80>
  405a60:	ldrb	w8, [x21, #22]
  405a64:	cbz	w8, 405f38 <__fxstatat@plt+0x2f78>
  405a68:	mov	w5, #0x1                   	// #1
  405a6c:	b	405f44 <__fxstatat@plt+0x2f84>
  405a70:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405a74:	add	x1, x1, #0x482
  405a78:	mov	w2, #0x5                   	// #5
  405a7c:	mov	x0, xzr
  405a80:	bl	402e70 <dcgettext@plt>
  405a84:	mov	x21, x0
  405a88:	mov	w1, #0x4                   	// #4
  405a8c:	mov	w0, wzr
  405a90:	mov	x2, x27
  405a94:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405a98:	mov	x2, x22
  405a9c:	mov	x22, x0
  405aa0:	mov	w0, #0x1                   	// #1
  405aa4:	mov	w1, #0x4                   	// #4
  405aa8:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405aac:	mov	x4, x0
  405ab0:	mov	w0, wzr
  405ab4:	mov	w1, w23
  405ab8:	mov	x2, x21
  405abc:	mov	x3, x22
  405ac0:	bl	402850 <error@plt>
  405ac4:	ldp	x1, x0, [x19, #304]
  405ac8:	bl	4089f8 <__fxstatat@plt+0x5a38>
  405acc:	b	404b90 <__fxstatat@plt+0x1bd0>
  405ad0:	bl	402f10 <__errno_location@plt>
  405ad4:	mov	w8, #0x5f                  	// #95
  405ad8:	str	w8, [x0]
  405adc:	cbnz	x25, 4056d0 <__fxstatat@plt+0x2710>
  405ae0:	b	4056d8 <__fxstatat@plt+0x2718>
  405ae4:	add	x2, x19, #0xb0
  405ae8:	mov	x1, x22
  405aec:	bl	402e20 <__lxstat@plt>
  405af0:	cbz	w0, 405f20 <__fxstatat@plt+0x2f60>
  405af4:	bl	402f10 <__errno_location@plt>
  405af8:	mov	x20, x22
  405afc:	ldr	w22, [x0]
  405b00:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405b04:	add	x1, x1, #0x19a
  405b08:	mov	w2, #0x5                   	// #5
  405b0c:	mov	x0, xzr
  405b10:	bl	402e70 <dcgettext@plt>
  405b14:	mov	x23, x0
  405b18:	mov	w0, #0x4                   	// #4
  405b1c:	mov	x1, x20
  405b20:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  405b24:	mov	x3, x0
  405b28:	mov	w0, wzr
  405b2c:	mov	w1, w22
  405b30:	mov	x2, x23
  405b34:	bl	402850 <error@plt>
  405b38:	b	405fcc <__fxstatat@plt+0x300c>
  405b3c:	str	w26, [x19, #80]
  405b40:	mov	w26, wzr
  405b44:	mov	w27, wzr
  405b48:	mov	w28, #0x1                   	// #1
  405b4c:	b	4060a8 <__fxstatat@plt+0x30e8>
  405b50:	ldrb	w9, [x24]
  405b54:	cbnz	w9, 404eac <__fxstatat@plt+0x1eec>
  405b58:	and	w8, w8, #0xf000
  405b5c:	cmp	w8, #0xa, lsl #12
  405b60:	mov	w22, wzr
  405b64:	b.ne	404eb0 <__fxstatat@plt+0x1ef0>  // b.any
  405b68:	ldr	w8, [x21, #4]
  405b6c:	cmp	w8, #0x2
  405b70:	b.eq	404eb0 <__fxstatat@plt+0x1ef0>  // b.none
  405b74:	ldr	w8, [x11, #16]
  405b78:	and	w8, w8, #0xf000
  405b7c:	cmp	w8, #0xa, lsl #12
  405b80:	b.eq	404eac <__fxstatat@plt+0x1eec>  // b.none
  405b84:	b	406b40 <__fxstatat@plt+0x3b80>
  405b88:	cmp	w22, #0x3
  405b8c:	mov	x22, x27
  405b90:	ldr	x27, [x19, #96]
  405b94:	b.eq	405cd8 <__fxstatat@plt+0x2d18>  // b.none
  405b98:	mov	x0, x23
  405b9c:	bl	402820 <strlen@plt>
  405ba0:	str	x0, [x19, #136]
  405ba4:	mov	x0, x22
  405ba8:	bl	40a2f4 <__fxstatat@plt+0x7334>
  405bac:	str	x0, [x19, #104]
  405bb0:	bl	402820 <strlen@plt>
  405bb4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405bb8:	ldr	x8, [x8, #2360]
  405bbc:	mov	x20, x0
  405bc0:	mov	x0, x8
  405bc4:	str	x8, [x19, #88]
  405bc8:	bl	402820 <strlen@plt>
  405bcc:	ldr	x9, [x19, #136]
  405bd0:	add	x8, x0, x20
  405bd4:	str	x0, [x19, #80]
  405bd8:	str	x20, [x19, #128]
  405bdc:	cmp	x9, x8
  405be0:	b.ne	405cd8 <__fxstatat@plt+0x2d18>  // b.any
  405be4:	ldr	x1, [x19, #104]
  405be8:	ldr	x2, [x19, #128]
  405bec:	mov	x0, x23
  405bf0:	bl	402b00 <bcmp@plt>
  405bf4:	cbnz	w0, 405cd8 <__fxstatat@plt+0x2d18>
  405bf8:	ldr	x8, [x19, #128]
  405bfc:	ldr	x1, [x19, #88]
  405c00:	add	x0, x23, x8
  405c04:	bl	402c80 <strcmp@plt>
  405c08:	cbnz	w0, 405cd8 <__fxstatat@plt+0x2d18>
  405c0c:	mov	x0, x22
  405c10:	bl	402820 <strlen@plt>
  405c14:	ldr	x8, [x19, #80]
  405c18:	mov	x20, x0
  405c1c:	add	x8, x8, x0
  405c20:	add	x0, x8, #0x1
  405c24:	bl	40f358 <__fxstatat@plt+0xc398>
  405c28:	mov	x3, #0xffffffffffffffff    	// #-1
  405c2c:	mov	x1, x22
  405c30:	mov	x2, x20
  405c34:	mov	x23, x0
  405c38:	bl	402e40 <__mempcpy_chk@plt>
  405c3c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405c40:	ldr	x1, [x8, #2360]
  405c44:	bl	402df0 <strcpy@plt>
  405c48:	sub	x2, x29, #0xa0
  405c4c:	mov	w0, wzr
  405c50:	mov	x1, x23
  405c54:	bl	402f30 <__xstat@plt>
  405c58:	mov	w20, w0
  405c5c:	mov	x0, x23
  405c60:	bl	402cf0 <free@plt>
  405c64:	cbnz	w20, 405cd8 <__fxstatat@plt+0x2d18>
  405c68:	ldr	x8, [x19, #312]
  405c6c:	ldur	x9, [x29, #-152]
  405c70:	cmp	x8, x9
  405c74:	b.ne	405cd8 <__fxstatat@plt+0x2d18>  // b.any
  405c78:	ldr	x8, [x19, #304]
  405c7c:	ldur	x9, [x29, #-160]
  405c80:	cmp	x8, x9
  405c84:	b.ne	405cd8 <__fxstatat@plt+0x2d18>  // b.any
  405c88:	ldrb	w8, [x24]
  405c8c:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  405c90:	adrp	x10, 413000 <__fxstatat@plt+0x10040>
  405c94:	add	x9, x9, #0x2e1
  405c98:	add	x10, x10, #0x313
  405c9c:	cmp	w8, #0x0
  405ca0:	csel	x1, x10, x9, eq  // eq = none
  405ca4:	mov	w2, #0x5                   	// #5
  405ca8:	mov	x0, xzr
  405cac:	bl	402e70 <dcgettext@plt>
  405cb0:	mov	x21, x0
  405cb4:	mov	w1, #0x4                   	// #4
  405cb8:	mov	w0, wzr
  405cbc:	mov	x2, x22
  405cc0:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405cc4:	mov	x20, x0
  405cc8:	mov	w0, #0x1                   	// #1
  405ccc:	mov	w1, #0x4                   	// #4
  405cd0:	mov	x2, x27
  405cd4:	b	405e14 <__fxstatat@plt+0x2e54>
  405cd8:	ldr	w2, [x21]
  405cdc:	mov	w0, #0xffffff9c            	// #-100
  405ce0:	mov	x1, x22
  405ce4:	bl	409e98 <__fxstatat@plt+0x6ed8>
  405ce8:	cbz	x0, 4060f0 <__fxstatat@plt+0x3130>
  405cec:	mov	x23, x0
  405cf0:	bl	402820 <strlen@plt>
  405cf4:	add	x9, x0, #0x10
  405cf8:	mov	x8, sp
  405cfc:	and	x9, x9, #0xfffffffffffffff0
  405d00:	add	x2, x0, #0x1
  405d04:	sub	x0, x8, x9
  405d08:	mov	sp, x0
  405d0c:	mov	x1, x23
  405d10:	str	x0, [x19, #128]
  405d14:	bl	402800 <memcpy@plt>
  405d18:	mov	x0, x23
  405d1c:	bl	402cf0 <free@plt>
  405d20:	b	406104 <__fxstatat@plt+0x3144>
  405d24:	ldr	w10, [x19, #112]
  405d28:	mov	x22, x27
  405d2c:	cbz	w20, 406118 <__fxstatat@plt+0x3158>
  405d30:	ldr	x27, [x19, #96]
  405d34:	str	xzr, [x19, #128]
  405d38:	mov	w23, #0x11                  	// #17
  405d3c:	b	404cfc <__fxstatat@plt+0x1d3c>
  405d40:	cmp	w26, #0x8, lsl #12
  405d44:	str	w25, [x19, #144]
  405d48:	b.eq	405d5c <__fxstatat@plt+0x2d9c>  // b.none
  405d4c:	cmp	w26, #0xa, lsl #12
  405d50:	b.eq	4061fc <__fxstatat@plt+0x323c>  // b.none
  405d54:	ldrb	w8, [x21, #20]
  405d58:	cbz	w8, 4061fc <__fxstatat@plt+0x323c>
  405d5c:	ldr	w8, [x21, #4]
  405d60:	str	w26, [x19, #80]
  405d64:	ldr	w23, [x19, #320]
  405d68:	ldrb	w26, [x21, #35]
  405d6c:	cmp	w8, #0x2
  405d70:	cset	w8, eq  // eq = none
  405d74:	lsl	w1, w8, #15
  405d78:	mov	x0, x27
  405d7c:	bl	40a400 <__fxstatat@plt+0x7440>
  405d80:	tbnz	w0, #31, 4061b8 <__fxstatat@plt+0x31f8>
  405d84:	mov	w25, w0
  405d88:	add	x2, x19, #0x230
  405d8c:	mov	w0, wzr
  405d90:	mov	w1, w25
  405d94:	bl	402e60 <__fxstat@plt>
  405d98:	cbz	w0, 406374 <__fxstatat@plt+0x33b4>
  405d9c:	bl	402f10 <__errno_location@plt>
  405da0:	ldr	w23, [x0]
  405da4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405da8:	add	x1, x1, #0x733
  405dac:	mov	w2, #0x5                   	// #5
  405db0:	mov	x0, xzr
  405db4:	bl	402e70 <dcgettext@plt>
  405db8:	mov	x26, x0
  405dbc:	mov	w0, #0x4                   	// #4
  405dc0:	mov	x1, x27
  405dc4:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  405dc8:	mov	x3, x0
  405dcc:	mov	w0, wzr
  405dd0:	mov	w1, w23
  405dd4:	mov	x2, x26
  405dd8:	b	40646c <__fxstatat@plt+0x34ac>
  405ddc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405de0:	add	x1, x1, #0x21e
  405de4:	mov	w2, #0x5                   	// #5
  405de8:	mov	x0, xzr
  405dec:	bl	402e70 <dcgettext@plt>
  405df0:	mov	x21, x0
  405df4:	mov	w1, #0x4                   	// #4
  405df8:	mov	w0, wzr
  405dfc:	mov	x2, x27
  405e00:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405e04:	ldr	x2, [x19, #96]
  405e08:	mov	x20, x0
  405e0c:	mov	w0, #0x1                   	// #1
  405e10:	mov	w1, #0x4                   	// #4
  405e14:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405e18:	mov	x4, x0
  405e1c:	mov	w0, wzr
  405e20:	mov	w1, wzr
  405e24:	mov	x2, x21
  405e28:	mov	x3, x20
  405e2c:	bl	402850 <error@plt>
  405e30:	b	404b90 <__fxstatat@plt+0x1bd0>
  405e34:	ldr	x22, [x19, #96]
  405e38:	mov	x20, x27
  405e3c:	and	w8, w8, #0xf000
  405e40:	cmp	w8, #0xa, lsl #12
  405e44:	b.eq	405e58 <__fxstatat@plt+0x2e98>  // b.none
  405e48:	ldr	w8, [x11, #16]
  405e4c:	and	w8, w8, #0xf000
  405e50:	cmp	w8, #0xa, lsl #12
  405e54:	b.ne	406258 <__fxstatat@plt+0x3298>  // b.any
  405e58:	ldrb	w8, [x24]
  405e5c:	cbz	w8, 405ec0 <__fxstatat@plt+0x2f00>
  405e60:	ldr	w8, [x19, #320]
  405e64:	and	w8, w8, #0xf000
  405e68:	cmp	w8, #0xa, lsl #12
  405e6c:	b.ne	405ec0 <__fxstatat@plt+0x2f00>  // b.any
  405e70:	ldr	w8, [x11, #20]
  405e74:	cmp	w8, #0x2
  405e78:	b.cc	405ec0 <__fxstatat@plt+0x2f00>  // b.lo, b.ul, b.last
  405e7c:	mov	x0, x22
  405e80:	mov	x22, x11
  405e84:	mov	x23, x12
  405e88:	bl	402c30 <canonicalize_file_name@plt>
  405e8c:	ldr	w6, [x19, #172]
  405e90:	mov	x12, x23
  405e94:	mov	x11, x22
  405e98:	cbz	x0, 405ec0 <__fxstatat@plt+0x2f00>
  405e9c:	mov	x1, x20
  405ea0:	mov	x23, x0
  405ea4:	mov	x27, x20
  405ea8:	bl	40d6bc <__fxstatat@plt+0xa6fc>
  405eac:	mov	w20, w0
  405eb0:	mov	x0, x23
  405eb4:	bl	402cf0 <free@plt>
  405eb8:	tbz	w20, #0, 40522c <__fxstatat@plt+0x226c>
  405ebc:	b	406b40 <__fxstatat@plt+0x3b80>
  405ec0:	ldrb	w8, [x21, #44]
  405ec4:	cbz	w8, 405ed8 <__fxstatat@plt+0x2f18>
  405ec8:	ldr	w8, [x11, #16]
  405ecc:	and	w8, w8, #0xf000
  405ed0:	cmp	w8, #0xa, lsl #12
  405ed4:	b.eq	40628c <__fxstatat@plt+0x32cc>  // b.none
  405ed8:	ldr	w8, [x21, #4]
  405edc:	mov	x27, x20
  405ee0:	cmp	w8, #0x2
  405ee4:	b.ne	406b40 <__fxstatat@plt+0x3b80>  // b.any
  405ee8:	ldr	w8, [x12, #16]
  405eec:	and	w8, w8, #0xf000
  405ef0:	cmp	w8, #0xa, lsl #12
  405ef4:	b.ne	406574 <__fxstatat@plt+0x35b4>  // b.any
  405ef8:	ldr	x1, [x19, #96]
  405efc:	add	x2, x19, #0x230
  405f00:	mov	w0, wzr
  405f04:	mov	x20, x11
  405f08:	bl	402f30 <__xstat@plt>
  405f0c:	ldr	w6, [x19, #172]
  405f10:	mov	x11, x20
  405f14:	mov	w22, wzr
  405f18:	cbnz	w0, 404eb0 <__fxstatat@plt+0x1ef0>
  405f1c:	b	406594 <__fxstatat@plt+0x35d4>
  405f20:	ldr	w20, [x19, #192]
  405f24:	mvn	w8, w20
  405f28:	tst	w8, #0x1c0
  405f2c:	b.ne	406190 <__fxstatat@plt+0x31d0>  // b.any
  405f30:	str	wzr, [x19, #76]
  405f34:	b	406500 <__fxstatat@plt+0x3540>
  405f38:	ldr	w8, [x21, #8]
  405f3c:	cmp	w8, #0x3
  405f40:	cset	w5, eq  // eq = none
  405f44:	ldr	w8, [x19, #120]
  405f48:	mov	w0, #0xffffff9c            	// #-100
  405f4c:	mov	w2, #0xffffff9c            	// #-100
  405f50:	mov	w6, #0xffffffff            	// #-1
  405f54:	cmp	w8, #0x0
  405f58:	mov	w8, #0x400                 	// #1024
  405f5c:	csel	w4, w8, wzr, ne  // ne = any
  405f60:	mov	x1, x27
  405f64:	mov	x3, x22
  405f68:	bl	408ebc <__fxstatat@plt+0x5efc>
  405f6c:	cmp	w0, #0x1
  405f70:	b.lt	406098 <__fxstatat@plt+0x30d8>  // b.tstop
  405f74:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405f78:	mov	w23, w0
  405f7c:	add	x1, x1, #0x667
  405f80:	mov	w2, #0x5                   	// #5
  405f84:	mov	x0, xzr
  405f88:	bl	402e70 <dcgettext@plt>
  405f8c:	mov	x24, x0
  405f90:	mov	w1, #0x4                   	// #4
  405f94:	mov	w0, wzr
  405f98:	mov	x2, x22
  405f9c:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405fa0:	mov	x25, x0
  405fa4:	mov	w0, #0x1                   	// #1
  405fa8:	mov	w1, #0x4                   	// #4
  405fac:	mov	x2, x27
  405fb0:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  405fb4:	mov	x4, x0
  405fb8:	mov	w0, wzr
  405fbc:	mov	w1, w23
  405fc0:	mov	x2, x24
  405fc4:	mov	x3, x25
  405fc8:	bl	402850 <error@plt>
  405fcc:	ldrb	w8, [x21, #37]
  405fd0:	cbnz	w8, 407198 <__fxstatat@plt+0x41d8>
  405fd4:	ldp	x8, x20, [x19, #104]
  405fd8:	ldr	x22, [x19, #128]
  405fdc:	cbnz	x8, 405fe8 <__fxstatat@plt+0x3028>
  405fe0:	ldp	x1, x0, [x19, #304]
  405fe4:	bl	4089f8 <__fxstatat@plt+0x5a38>
  405fe8:	cbz	x22, 404b90 <__fxstatat@plt+0x1bd0>
  405fec:	mov	x0, x22
  405ff0:	mov	x1, x20
  405ff4:	bl	402d90 <rename@plt>
  405ff8:	cbz	w0, 40603c <__fxstatat@plt+0x307c>
  405ffc:	bl	402f10 <__errno_location@plt>
  406000:	ldr	w21, [x0]
  406004:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406008:	add	x1, x1, #0x63e
  40600c:	mov	w2, #0x5                   	// #5
  406010:	mov	x0, xzr
  406014:	bl	402e70 <dcgettext@plt>
  406018:	mov	x22, x0
  40601c:	mov	w0, #0x4                   	// #4
  406020:	mov	x1, x20
  406024:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  406028:	mov	x3, x0
  40602c:	mov	w0, wzr
  406030:	mov	w1, w21
  406034:	mov	x2, x22
  406038:	b	404b8c <__fxstatat@plt+0x1bcc>
  40603c:	ldrb	w8, [x21, #46]
  406040:	cbz	w8, 404b90 <__fxstatat@plt+0x1bd0>
  406044:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406048:	add	x1, x1, #0x652
  40604c:	mov	w2, #0x5                   	// #5
  406050:	mov	x0, xzr
  406054:	bl	402e70 <dcgettext@plt>
  406058:	mov	x21, x0
  40605c:	mov	w1, #0x4                   	// #4
  406060:	mov	w0, wzr
  406064:	mov	x2, x22
  406068:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  40606c:	mov	x22, x0
  406070:	mov	w0, #0x1                   	// #1
  406074:	mov	w1, #0x4                   	// #4
  406078:	mov	x2, x20
  40607c:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  406080:	mov	x3, x0
  406084:	mov	w0, #0x1                   	// #1
  406088:	mov	x1, x21
  40608c:	mov	x2, x22
  406090:	bl	402a90 <__printf_chk@plt>
  406094:	b	404b90 <__fxstatat@plt+0x1bd0>
  406098:	str	w26, [x19, #80]
  40609c:	mov	w28, wzr
  4060a0:	mov	w26, wzr
  4060a4:	mov	w27, wzr
  4060a8:	ldr	w9, [x19, #172]
  4060ac:	mov	w8, #0x1                   	// #1
  4060b0:	str	w8, [x19, #160]
  4060b4:	add	x23, x19, #0x130
  4060b8:	b	406810 <__fxstatat@plt+0x3850>
  4060bc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4060c0:	add	x1, x1, #0x27d
  4060c4:	mov	w2, #0x5                   	// #5
  4060c8:	mov	x0, xzr
  4060cc:	bl	402e70 <dcgettext@plt>
  4060d0:	mov	x21, x0
  4060d4:	mov	w0, #0x4                   	// #4
  4060d8:	mov	x1, x27
  4060dc:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4060e0:	mov	x3, x0
  4060e4:	mov	w0, wzr
  4060e8:	mov	w1, wzr
  4060ec:	b	404b88 <__fxstatat@plt+0x1bc8>
  4060f0:	bl	402f10 <__errno_location@plt>
  4060f4:	ldr	w23, [x0]
  4060f8:	cmp	w23, #0x2
  4060fc:	b.ne	4062ac <__fxstatat@plt+0x32ec>  // b.any
  406100:	str	xzr, [x19, #128]
  406104:	ldr	w6, [x19, #172]
  406108:	ldr	w10, [x19, #112]
  40610c:	mov	w8, #0x1                   	// #1
  406110:	mov	w23, #0x11                  	// #17
  406114:	b	404cf8 <__fxstatat@plt+0x1d38>
  406118:	ldrb	w8, [x21, #21]
  40611c:	cbz	w8, 4063f0 <__fxstatat@plt+0x3430>
  406120:	mov	x0, x22
  406124:	mov	w20, w10
  406128:	bl	402f50 <unlink@plt>
  40612c:	cbz	w0, 406140 <__fxstatat@plt+0x3180>
  406130:	bl	402f10 <__errno_location@plt>
  406134:	ldr	w23, [x0]
  406138:	cmp	w23, #0x2
  40613c:	b.ne	406b98 <__fxstatat@plt+0x3bd8>  // b.any
  406140:	ldrb	w8, [x21, #46]
  406144:	cbz	w8, 406bdc <__fxstatat@plt+0x3c1c>
  406148:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40614c:	add	x1, x1, #0x368
  406150:	mov	w2, #0x5                   	// #5
  406154:	mov	x0, xzr
  406158:	bl	402e70 <dcgettext@plt>
  40615c:	mov	x23, x0
  406160:	mov	w0, #0x4                   	// #4
  406164:	mov	x1, x22
  406168:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  40616c:	mov	x2, x0
  406170:	mov	w0, #0x1                   	// #1
  406174:	mov	w8, #0x1                   	// #1
  406178:	mov	x1, x23
  40617c:	str	w8, [x19, #136]
  406180:	bl	402a90 <__printf_chk@plt>
  406184:	mov	w23, #0x11                  	// #17
  406188:	str	xzr, [x19, #128]
  40618c:	b	406bec <__fxstatat@plt+0x3c2c>
  406190:	orr	w1, w20, #0x1c0
  406194:	mov	x0, x22
  406198:	bl	402a10 <chmod@plt>
  40619c:	cbz	w0, 4064f8 <__fxstatat@plt+0x3538>
  4061a0:	bl	402f10 <__errno_location@plt>
  4061a4:	mov	x20, x22
  4061a8:	ldr	w22, [x0]
  4061ac:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4061b0:	add	x1, x1, #0x8d
  4061b4:	b	405b08 <__fxstatat@plt+0x2b48>
  4061b8:	bl	402f10 <__errno_location@plt>
  4061bc:	ldr	w23, [x0]
  4061c0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4061c4:	add	x1, x1, #0x718
  4061c8:	mov	w2, #0x5                   	// #5
  4061cc:	mov	x0, xzr
  4061d0:	bl	402e70 <dcgettext@plt>
  4061d4:	mov	x24, x0
  4061d8:	mov	w0, #0x4                   	// #4
  4061dc:	mov	x1, x27
  4061e0:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4061e4:	mov	x3, x0
  4061e8:	mov	w0, wzr
  4061ec:	mov	w1, w23
  4061f0:	mov	x2, x24
  4061f4:	bl	402850 <error@plt>
  4061f8:	b	405fcc <__fxstatat@plt+0x300c>
  4061fc:	sub	w8, w26, #0x1, lsl #12
  406200:	lsr	w8, w8, #12
  406204:	cmp	w8, #0xb
  406208:	b.hi	406cd8 <__fxstatat@plt+0x3d18>  // b.pmore
  40620c:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  406210:	add	x9, x9, #0x134
  406214:	adr	x10, 406224 <__fxstatat@plt+0x3264>
  406218:	ldrh	w11, [x9, x8, lsl #1]
  40621c:	add	x10, x10, x11, lsl #2
  406220:	br	x10
  406224:	ldr	w8, [x19, #88]
  406228:	ldr	w25, [x19, #144]
  40622c:	ldr	x2, [x19, #336]
  406230:	mov	x0, x22
  406234:	bic	w1, w8, w25
  406238:	bl	40fad0 <__fxstatat@plt+0xcb10>
  40623c:	cbz	w0, 406c58 <__fxstatat@plt+0x3c98>
  406240:	mov	x20, x22
  406244:	bl	402f10 <__errno_location@plt>
  406248:	ldr	w22, [x0]
  40624c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406250:	add	x1, x1, #0x595
  406254:	b	405b08 <__fxstatat@plt+0x2b48>
  406258:	ldr	x8, [x12, #8]
  40625c:	ldr	x9, [x11, #8]
  406260:	cmp	x8, x9
  406264:	b.ne	40628c <__fxstatat@plt+0x32cc>  // b.any
  406268:	ldr	x8, [x12]
  40626c:	ldr	x9, [x11]
  406270:	cmp	x8, x9
  406274:	b.ne	40628c <__fxstatat@plt+0x32cc>  // b.any
  406278:	ldrb	w8, [x21, #23]
  40627c:	cbz	w8, 405e58 <__fxstatat@plt+0x2e98>
  406280:	mov	x27, x20
  406284:	mov	w22, #0x1                   	// #1
  406288:	b	404eb0 <__fxstatat@plt+0x1ef0>
  40628c:	mov	x27, x20
  406290:	b	404eac <__fxstatat@plt+0x1eec>
  406294:	bl	402f10 <__errno_location@plt>
  406298:	mov	w8, #0x5f                  	// #95
  40629c:	mov	w22, wzr
  4062a0:	mov	w25, wzr
  4062a4:	str	w8, [x0]
  4062a8:	b	406430 <__fxstatat@plt+0x3470>
  4062ac:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4062b0:	add	x1, x1, #0x346
  4062b4:	b	406ba0 <__fxstatat@plt+0x3be0>
  4062b8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4062bc:	add	x1, x1, #0x2ae
  4062c0:	mov	w2, #0x5                   	// #5
  4062c4:	mov	x0, xzr
  4062c8:	bl	402e70 <dcgettext@plt>
  4062cc:	ldr	x2, [x19, #96]
  4062d0:	mov	x21, x0
  4062d4:	mov	w1, #0x3                   	// #3
  4062d8:	mov	w0, wzr
  4062dc:	bl	40d0e0 <__fxstatat@plt+0xa120>
  4062e0:	mov	x22, x0
  4062e4:	mov	w1, #0x3                   	// #3
  4062e8:	mov	w0, wzr
  4062ec:	mov	x2, x27
  4062f0:	bl	40d0e0 <__fxstatat@plt+0xa120>
  4062f4:	b	406b7c <__fxstatat@plt+0x3bbc>
  4062f8:	mov	w28, w25
  4062fc:	ldp	x8, x25, [x29, #-160]
  406300:	mov	w20, w26
  406304:	ldr	x26, [x19, #568]
  406308:	ldr	x22, [x19, #560]
  40630c:	mov	x0, x23
  406310:	str	x8, [x19, #160]
  406314:	bl	402cf0 <free@plt>
  406318:	cmp	x25, x26
  40631c:	b.ne	406334 <__fxstatat@plt+0x3374>  // b.any
  406320:	ldr	x8, [x19, #160]
  406324:	mov	w26, w20
  406328:	mov	w25, w28
  40632c:	cmp	x8, x22
  406330:	b.eq	405928 <__fxstatat@plt+0x2968>  // b.none
  406334:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406338:	add	x1, x1, #0x51b
  40633c:	mov	w2, #0x5                   	// #5
  406340:	mov	x0, xzr
  406344:	bl	402e70 <dcgettext@plt>
  406348:	ldr	x2, [x19, #112]
  40634c:	mov	x22, x0
  406350:	mov	w1, #0x3                   	// #3
  406354:	mov	w0, wzr
  406358:	bl	40d0e0 <__fxstatat@plt+0xa120>
  40635c:	mov	x3, x0
  406360:	mov	w0, wzr
  406364:	mov	w1, wzr
  406368:	mov	x2, x22
  40636c:	bl	402850 <error@plt>
  406370:	b	405fcc <__fxstatat@plt+0x300c>
  406374:	ldr	x8, [x19, #312]
  406378:	ldr	x9, [x19, #568]
  40637c:	cmp	x8, x9
  406380:	b.ne	406438 <__fxstatat@plt+0x3478>  // b.any
  406384:	ldr	x8, [x19, #304]
  406388:	ldr	x9, [x19, #560]
  40638c:	cmp	x8, x9
  406390:	b.ne	406438 <__fxstatat@plt+0x3478>  // b.any
  406394:	and	w8, w20, #0x1ff
  406398:	str	w8, [x19, #152]
  40639c:	ldr	w8, [x19, #144]
  4063a0:	str	w23, [x19, #64]
  4063a4:	str	w8, [x19, #160]
  4063a8:	ldr	w8, [x19, #136]
  4063ac:	cbnz	w8, 4071c8 <__fxstatat@plt+0x4208>
  4063b0:	ldrb	w8, [x21, #35]
  4063b4:	mov	x0, x22
  4063b8:	cmp	w8, #0x0
  4063bc:	mov	w8, #0x201                 	// #513
  4063c0:	csinc	w1, w8, wzr, ne  // ne = any
  4063c4:	bl	40a400 <__fxstatat@plt+0x7440>
  4063c8:	mov	w20, w0
  4063cc:	bl	402f10 <__errno_location@plt>
  4063d0:	ldrb	w8, [x21, #33]
  4063d4:	ldr	w23, [x0]
  4063d8:	mov	x27, x0
  4063dc:	str	x21, [x19, #120]
  4063e0:	str	w20, [x19, #76]
  4063e4:	cbz	w8, 406f70 <__fxstatat@plt+0x3fb0>
  4063e8:	tbz	w20, #31, 406f80 <__fxstatat@plt+0x3fc0>
  4063ec:	b	407004 <__fxstatat@plt+0x4044>
  4063f0:	ldrb	w8, [x21, #34]
  4063f4:	cbz	w8, 406404 <__fxstatat@plt+0x3444>
  4063f8:	ldr	w8, [x19, #196]
  4063fc:	cmp	w8, #0x1
  406400:	b.hi	406120 <__fxstatat@plt+0x3160>  // b.pmore
  406404:	ldr	w8, [x21, #4]
  406408:	ldr	x27, [x19, #96]
  40640c:	cmp	w8, #0x2
  406410:	b.ne	405d34 <__fxstatat@plt+0x2d74>  // b.any
  406414:	ldr	w8, [x19, #320]
  406418:	and	w8, w8, #0xf000
  40641c:	cmp	w8, #0x8, lsl #12
  406420:	b.eq	405d30 <__fxstatat@plt+0x2d70>  // b.none
  406424:	b	406120 <__fxstatat@plt+0x3160>
  406428:	mov	w22, wzr
  40642c:	mov	w25, wzr
  406430:	ldr	x9, [x19, #144]
  406434:	b	406638 <__fxstatat@plt+0x3678>
  406438:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40643c:	add	x1, x1, #0x743
  406440:	mov	w2, #0x5                   	// #5
  406444:	mov	x0, xzr
  406448:	bl	402e70 <dcgettext@plt>
  40644c:	mov	x23, x0
  406450:	mov	w0, #0x4                   	// #4
  406454:	mov	x1, x27
  406458:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  40645c:	mov	x3, x0
  406460:	mov	w0, wzr
  406464:	mov	w1, wzr
  406468:	mov	x2, x23
  40646c:	bl	402850 <error@plt>
  406470:	mov	w20, wzr
  406474:	mov	x27, xzr
  406478:	mov	w0, w25
  40647c:	bl	402b80 <close@plt>
  406480:	tbnz	w0, #31, 4064ac <__fxstatat@plt+0x34ec>
  406484:	mov	x0, x27
  406488:	bl	402cf0 <free@plt>
  40648c:	tbz	w20, #0, 405fcc <__fxstatat@plt+0x300c>
  406490:	ldr	w9, [x19, #172]
  406494:	ldr	w25, [x19, #144]
  406498:	mov	w8, #0x1                   	// #1
  40649c:	mov	w28, wzr
  4064a0:	mov	w27, wzr
  4064a4:	mov	w26, #0x1                   	// #1
  4064a8:	b	4060b0 <__fxstatat@plt+0x30f0>
  4064ac:	bl	402f10 <__errno_location@plt>
  4064b0:	ldr	w23, [x0]
  4064b4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4064b8:	add	x1, x1, #0x7f0
  4064bc:	mov	w2, #0x5                   	// #5
  4064c0:	mov	x0, xzr
  4064c4:	bl	402e70 <dcgettext@plt>
  4064c8:	ldr	x1, [x19, #96]
  4064cc:	mov	x24, x0
  4064d0:	mov	w0, #0x4                   	// #4
  4064d4:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4064d8:	mov	x3, x0
  4064dc:	mov	w0, wzr
  4064e0:	mov	w1, w23
  4064e4:	mov	x2, x24
  4064e8:	bl	402850 <error@plt>
  4064ec:	mov	x0, x27
  4064f0:	bl	402cf0 <free@plt>
  4064f4:	b	405fcc <__fxstatat@plt+0x300c>
  4064f8:	mov	w8, #0x1                   	// #1
  4064fc:	str	w8, [x19, #76]
  406500:	ldr	x8, [x19, #152]
  406504:	ldrb	w8, [x8]
  406508:	cbnz	w8, 406524 <__fxstatat@plt+0x3564>
  40650c:	ldp	x2, x1, [x19, #176]
  406510:	mov	x0, x22
  406514:	bl	408aac <__fxstatat@plt+0x5aec>
  406518:	ldr	x9, [x19, #152]
  40651c:	mov	w8, #0x1                   	// #1
  406520:	strb	w8, [x9]
  406524:	ldrb	w8, [x21, #46]
  406528:	str	w20, [x19, #56]
  40652c:	cbz	w8, 406630 <__fxstatat@plt+0x3670>
  406530:	ldrb	w8, [x24]
  406534:	mov	w20, w26
  406538:	cbz	w8, 4065cc <__fxstatat@plt+0x360c>
  40653c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406540:	add	x1, x1, #0x505
  406544:	mov	w2, #0x5                   	// #5
  406548:	mov	x0, xzr
  40654c:	bl	402e70 <dcgettext@plt>
  406550:	mov	x26, x0
  406554:	mov	w0, #0x4                   	// #4
  406558:	mov	x1, x22
  40655c:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  406560:	mov	x2, x0
  406564:	mov	w0, #0x1                   	// #1
  406568:	mov	x1, x26
  40656c:	bl	402a90 <__printf_chk@plt>
  406570:	b	40662c <__fxstatat@plt+0x366c>
  406574:	ldp	q1, q0, [x12, #32]
  406578:	ldp	q3, q2, [x12]
  40657c:	stp	q1, q0, [x19, #592]
  406580:	stp	q3, q2, [x19, #560]
  406584:	ldp	q1, q0, [x12, #96]
  406588:	ldp	q3, q2, [x12, #64]
  40658c:	stp	q1, q0, [x19, #656]
  406590:	stp	q3, q2, [x19, #624]
  406594:	ldr	w8, [x11, #16]
  406598:	and	w8, w8, #0xf000
  40659c:	cmp	w8, #0xa, lsl #12
  4065a0:	b.ne	406bfc <__fxstatat@plt+0x3c3c>  // b.any
  4065a4:	sub	x2, x29, #0xa0
  4065a8:	mov	w0, wzr
  4065ac:	mov	x1, x27
  4065b0:	mov	x20, x11
  4065b4:	bl	402f30 <__xstat@plt>
  4065b8:	ldr	w6, [x19, #172]
  4065bc:	mov	x11, x20
  4065c0:	mov	w22, wzr
  4065c4:	cbnz	w0, 404eb0 <__fxstatat@plt+0x1ef0>
  4065c8:	b	406c1c <__fxstatat@plt+0x3c5c>
  4065cc:	mov	w1, #0x4                   	// #4
  4065d0:	mov	w0, wzr
  4065d4:	mov	x2, x27
  4065d8:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4065dc:	mov	x26, x0
  4065e0:	mov	w0, #0x1                   	// #1
  4065e4:	mov	w1, #0x4                   	// #4
  4065e8:	mov	x2, x22
  4065ec:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4065f0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4065f4:	mov	x3, x0
  4065f8:	add	x1, x1, #0x2d8
  4065fc:	mov	w0, #0x1                   	// #1
  406600:	mov	x2, x26
  406604:	bl	402a90 <__printf_chk@plt>
  406608:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40660c:	ldr	x0, [x8, #1176]
  406610:	ldp	x8, x9, [x0, #40]
  406614:	cmp	x8, x9
  406618:	b.cs	40718c <__fxstatat@plt+0x41cc>  // b.hs, b.nlast
  40661c:	add	x9, x8, #0x1
  406620:	mov	w10, #0xa                   	// #10
  406624:	str	x9, [x0, #40]
  406628:	strb	w10, [x8]
  40662c:	mov	w26, w20
  406630:	ldr	x9, [x19, #144]
  406634:	ldr	w22, [x19, #76]
  406638:	str	w26, [x19, #80]
  40663c:	cbz	x9, 406658 <__fxstatat@plt+0x3698>
  406640:	ldrb	w8, [x21, #28]
  406644:	cbz	w8, 406658 <__fxstatat@plt+0x3698>
  406648:	ldr	x8, [x9]
  40664c:	ldr	x9, [x19, #304]
  406650:	cmp	x8, x9
  406654:	b.ne	4067c4 <__fxstatat@plt+0x3804>  // b.any
  406658:	ldp	q0, q3, [x21]
  40665c:	mov	w1, #0x2                   	// #2
  406660:	mov	x0, x27
  406664:	stp	q0, q3, [x29, #-160]
  406668:	ldp	q1, q0, [x21, #48]
  40666c:	ldr	q2, [x21, #32]
  406670:	stp	q1, q0, [x29, #-112]
  406674:	stur	q2, [x29, #-128]
  406678:	bl	40db0c <__fxstatat@plt+0xab4c>
  40667c:	str	w25, [x19, #144]
  406680:	cbz	x0, 40677c <__fxstatat@plt+0x37bc>
  406684:	ldr	w8, [x21, #4]
  406688:	cmp	w8, #0x3
  40668c:	b.ne	406698 <__fxstatat@plt+0x36d8>  // b.any
  406690:	mov	w8, #0x2                   	// #2
  406694:	stur	w8, [x29, #-156]
  406698:	ldrb	w8, [x0]
  40669c:	mov	w20, wzr
  4066a0:	str	w22, [x19, #76]
  4066a4:	str	x0, [x19, #64]
  4066a8:	cbz	w8, 4067d4 <__fxstatat@plt+0x3814>
  4066ac:	mov	w8, #0x1                   	// #1
  4066b0:	add	x22, x19, #0x230
  4066b4:	mov	x26, x0
  4066b8:	str	w8, [x19, #160]
  4066bc:	mov	x0, x27
  4066c0:	mov	x1, x26
  4066c4:	mov	x2, xzr
  4066c8:	bl	40a690 <__fxstatat@plt+0x76d0>
  4066cc:	mov	x27, x0
  4066d0:	ldr	x0, [x19, #112]
  4066d4:	mov	x1, x26
  4066d8:	mov	x2, xzr
  4066dc:	bl	40a690 <__fxstatat@plt+0x76d0>
  4066e0:	ldr	x8, [x19, #152]
  4066e4:	mov	x25, x0
  4066e8:	add	x3, x19, #0x130
  4066ec:	sub	x5, x29, #0xa0
  4066f0:	ldrb	w8, [x8]
  4066f4:	add	x7, x19, #0x1b0
  4066f8:	strb	w8, [x19, #432]
  4066fc:	stp	x22, xzr, [sp, #-16]!
  406700:	ldr	w2, [x19, #136]
  406704:	ldr	x4, [x19, #120]
  406708:	mov	x0, x27
  40670c:	mov	x1, x25
  406710:	mov	w6, wzr
  406714:	bl	404a5c <__fxstatat@plt+0x1a9c>
  406718:	add	sp, sp, #0x10
  40671c:	ldrb	w23, [x19, #560]
  406720:	ldrb	w8, [x28]
  406724:	ldr	w9, [x19, #160]
  406728:	orr	w8, w8, w23
  40672c:	and	w9, w9, w0
  406730:	mov	x0, x25
  406734:	str	w9, [x19, #160]
  406738:	strb	w8, [x28]
  40673c:	bl	402cf0 <free@plt>
  406740:	mov	x0, x27
  406744:	bl	402cf0 <free@plt>
  406748:	cbnz	w23, 4067dc <__fxstatat@plt+0x381c>
  40674c:	ldrb	w8, [x19, #432]
  406750:	and	w9, w20, #0x1
  406754:	mov	x0, x26
  406758:	orr	w8, w8, w9
  40675c:	cmp	w8, #0x0
  406760:	cset	w20, ne  // ne = any
  406764:	bl	402820 <strlen@plt>
  406768:	add	x26, x0, x26
  40676c:	ldrb	w8, [x26, #1]!
  406770:	ldr	x27, [x19, #96]
  406774:	cbnz	w8, 4066bc <__fxstatat@plt+0x36fc>
  406778:	b	4067dc <__fxstatat@plt+0x381c>
  40677c:	bl	402f10 <__errno_location@plt>
  406780:	ldr	w23, [x0]
  406784:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406788:	add	x1, x1, #0x707
  40678c:	mov	w2, #0x5                   	// #5
  406790:	mov	x0, xzr
  406794:	bl	402e70 <dcgettext@plt>
  406798:	mov	x25, x0
  40679c:	mov	w0, #0x4                   	// #4
  4067a0:	mov	x1, x27
  4067a4:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4067a8:	mov	x3, x0
  4067ac:	mov	w0, wzr
  4067b0:	mov	w1, w23
  4067b4:	mov	x2, x25
  4067b8:	bl	402850 <error@plt>
  4067bc:	str	wzr, [x19, #160]
  4067c0:	b	4067f4 <__fxstatat@plt+0x3834>
  4067c4:	ldr	w9, [x19, #172]
  4067c8:	mov	w8, #0x1                   	// #1
  4067cc:	str	w8, [x19, #160]
  4067d0:	b	406800 <__fxstatat@plt+0x3840>
  4067d4:	mov	w8, #0x1                   	// #1
  4067d8:	str	w8, [x19, #160]
  4067dc:	ldr	x0, [x19, #64]
  4067e0:	bl	402cf0 <free@plt>
  4067e4:	ldr	x9, [x19, #152]
  4067e8:	ldr	w22, [x19, #76]
  4067ec:	and	w8, w20, #0x1
  4067f0:	strb	w8, [x9]
  4067f4:	ldr	w9, [x19, #172]
  4067f8:	ldr	w25, [x19, #144]
  4067fc:	add	x23, x19, #0x130
  406800:	cmp	w22, #0x0
  406804:	mov	w28, wzr
  406808:	mov	w26, wzr
  40680c:	cset	w27, ne  // ne = any
  406810:	ldr	w8, [x19, #136]
  406814:	ldr	w20, [x19, #80]
  406818:	tst	w8, #0xff
  40681c:	b.eq	4068bc <__fxstatat@plt+0x38fc>  // b.none
  406820:	ldr	x22, [x19, #112]
  406824:	tbz	w9, #0, 406854 <__fxstatat@plt+0x3894>
  406828:	ldr	x8, [x21, #64]
  40682c:	cbz	x8, 406854 <__fxstatat@plt+0x3894>
  406830:	sub	x2, x29, #0xa0
  406834:	mov	w0, wzr
  406838:	mov	x1, x22
  40683c:	bl	402e20 <__lxstat@plt>
  406840:	cbnz	w0, 406854 <__fxstatat@plt+0x3894>
  406844:	ldr	x0, [x21, #64]
  406848:	sub	x2, x29, #0xa0
  40684c:	mov	x1, x22
  406850:	bl	40a4a4 <__fxstatat@plt+0x74e4>
  406854:	ldrb	w8, [x21, #23]
  406858:	cmp	w20, #0x4, lsl #12
  40685c:	cset	w9, ne  // ne = any
  406860:	cmp	w8, #0x0
  406864:	cset	w8, ne  // ne = any
  406868:	and	w8, w9, w8
  40686c:	orr	w8, w26, w8
  406870:	tbz	w8, #0, 40687c <__fxstatat@plt+0x38bc>
  406874:	ldr	w23, [x19, #160]
  406878:	b	404b94 <__fxstatat@plt+0x1bd4>
  40687c:	ldrb	w8, [x21, #31]
  406880:	ldr	w20, [x19, #88]
  406884:	cbz	w8, 4069b0 <__fxstatat@plt+0x39f0>
  406888:	ldur	q0, [x23, #72]
  40688c:	ldur	q1, [x23, #88]
  406890:	sub	x1, x29, #0xa0
  406894:	mov	x0, x22
  406898:	stp	q0, q1, [x29, #-160]
  40689c:	cbz	w28, 406954 <__fxstatat@plt+0x3994>
  4068a0:	bl	40e818 <__fxstatat@plt+0xb858>
  4068a4:	cbz	w0, 4069b0 <__fxstatat@plt+0x39f0>
  4068a8:	bl	402f10 <__errno_location@plt>
  4068ac:	ldr	w8, [x0]
  4068b0:	cmp	w8, #0x26
  4068b4:	b.ne	406960 <__fxstatat@plt+0x39a0>  // b.any
  4068b8:	b	4069b0 <__fxstatat@plt+0x39f0>
  4068bc:	cmp	w20, #0x4, lsl #12
  4068c0:	b.eq	406820 <__fxstatat@plt+0x3860>  // b.none
  4068c4:	ldrb	w8, [x21, #20]
  4068c8:	cbnz	w8, 406820 <__fxstatat@plt+0x3860>
  4068cc:	ldrb	w8, [x21, #33]
  4068d0:	cbnz	w8, 4068dc <__fxstatat@plt+0x391c>
  4068d4:	ldrb	w8, [x21, #37]
  4068d8:	cbz	w8, 406820 <__fxstatat@plt+0x3860>
  4068dc:	ldrb	w8, [x21, #35]
  4068e0:	mov	w22, w20
  4068e4:	cbz	w8, 4068f0 <__fxstatat@plt+0x3930>
  4068e8:	ldrb	w8, [x21, #38]
  4068ec:	cbz	w8, 406b1c <__fxstatat@plt+0x3b5c>
  4068f0:	bl	402f10 <__errno_location@plt>
  4068f4:	mov	w8, #0x5f                  	// #95
  4068f8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4068fc:	str	w8, [x0]
  406900:	add	x1, x1, #0x171
  406904:	mov	w2, #0x5                   	// #5
  406908:	mov	x0, xzr
  40690c:	bl	402e70 <dcgettext@plt>
  406910:	ldr	x2, [x19, #112]
  406914:	mov	w20, w25
  406918:	mov	x25, x0
  40691c:	mov	w1, #0x4                   	// #4
  406920:	mov	w0, wzr
  406924:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  406928:	mov	x3, x0
  40692c:	mov	w1, #0x5f                  	// #95
  406930:	mov	w0, wzr
  406934:	mov	x2, x25
  406938:	mov	w25, w20
  40693c:	bl	402850 <error@plt>
  406940:	ldrb	w8, [x21, #38]
  406944:	ldr	w9, [x19, #172]
  406948:	mov	w20, w22
  40694c:	cbnz	w8, 405fcc <__fxstatat@plt+0x300c>
  406950:	b	406820 <__fxstatat@plt+0x3860>
  406954:	bl	40e804 <__fxstatat@plt+0xb844>
  406958:	cbz	w0, 4069b0 <__fxstatat@plt+0x39f0>
  40695c:	bl	402f10 <__errno_location@plt>
  406960:	ldr	w26, [x0]
  406964:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406968:	add	x1, x1, #0x608
  40696c:	mov	w2, #0x5                   	// #5
  406970:	mov	x0, xzr
  406974:	bl	402e70 <dcgettext@plt>
  406978:	mov	w23, w25
  40697c:	mov	x25, x0
  406980:	mov	w0, #0x4                   	// #4
  406984:	mov	x1, x22
  406988:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  40698c:	ldr	w20, [x19, #88]
  406990:	mov	x3, x0
  406994:	mov	w0, wzr
  406998:	mov	w1, w26
  40699c:	mov	x2, x25
  4069a0:	mov	w25, w23
  4069a4:	bl	402850 <error@plt>
  4069a8:	ldrb	w8, [x21, #36]
  4069ac:	cbnz	w8, 404b90 <__fxstatat@plt+0x1bd0>
  4069b0:	tbnz	w28, #0, 406a1c <__fxstatat@plt+0x3a5c>
  4069b4:	ldrb	w8, [x21, #29]
  4069b8:	cbz	w8, 406a1c <__fxstatat@plt+0x3a5c>
  4069bc:	ldr	w8, [x19, #136]
  4069c0:	tst	w8, #0xff
  4069c4:	b.ne	4069e8 <__fxstatat@plt+0x3a28>  // b.any
  4069c8:	ldr	w8, [x19, #328]
  4069cc:	ldr	w9, [x19, #200]
  4069d0:	cmp	w8, w9
  4069d4:	b.ne	4069e8 <__fxstatat@plt+0x3a28>  // b.any
  4069d8:	ldr	w8, [x19, #332]
  4069dc:	ldr	w9, [x19, #204]
  4069e0:	cmp	w8, w9
  4069e4:	b.eq	406a1c <__fxstatat@plt+0x3a5c>  // b.none
  4069e8:	ldr	w8, [x19, #136]
  4069ec:	add	x3, x19, #0x130
  4069f0:	add	x5, x19, #0xb0
  4069f4:	mov	w2, #0xffffffff            	// #-1
  4069f8:	tst	w8, #0xff
  4069fc:	cset	w4, ne  // ne = any
  406a00:	mov	x0, x21
  406a04:	mov	x1, x22
  406a08:	bl	4082a0 <__fxstatat@plt+0x52e0>
  406a0c:	cmn	w0, #0x1
  406a10:	b.eq	404b90 <__fxstatat@plt+0x1bd0>  // b.none
  406a14:	cbnz	w0, 406a1c <__fxstatat@plt+0x3a5c>
  406a18:	and	w20, w20, #0xfffff1ff
  406a1c:	ldrb	w8, [x21, #39]
  406a20:	cbz	w8, 406ae0 <__fxstatat@plt+0x3b20>
  406a24:	ldrb	w8, [x21, #35]
  406a28:	cbz	w8, 406a38 <__fxstatat@plt+0x3a78>
  406a2c:	ldrb	w8, [x21, #40]
  406a30:	cbz	w8, 406a40 <__fxstatat@plt+0x3a80>
  406a34:	mov	w8, wzr
  406a38:	mov	w9, #0x1                   	// #1
  406a3c:	b	406a50 <__fxstatat@plt+0x3a90>
  406a40:	ldrb	w8, [x21, #41]
  406a44:	mov	w9, wzr
  406a48:	cmp	w8, #0x0
  406a4c:	cset	w8, eq  // eq = none
  406a50:	ldrb	w10, [x21, #37]
  406a54:	adrp	x2, 408000 <__fxstatat@plt+0x5040>
  406a58:	add	x2, x2, #0x9b0
  406a5c:	cbnz	w10, 406a6c <__fxstatat@plt+0x3aac>
  406a60:	ldrb	w10, [x21, #33]
  406a64:	cmp	w10, #0x0
  406a68:	csel	x2, xzr, x2, eq  // eq = none
  406a6c:	adrp	x10, 408000 <__fxstatat@plt+0x5040>
  406a70:	adrp	x11, 408000 <__fxstatat@plt+0x5040>
  406a74:	ldr	x0, [x19, #96]
  406a78:	add	x10, x10, #0x90c
  406a7c:	add	x11, x11, #0x884
  406a80:	cmp	w9, #0x0
  406a84:	orr	w8, w9, w8
  406a88:	adrp	x12, 408000 <__fxstatat@plt+0x5040>
  406a8c:	adrp	x13, 408000 <__fxstatat@plt+0x5040>
  406a90:	sub	x9, x29, #0xa0
  406a94:	csel	x10, x11, x10, ne  // ne = any
  406a98:	cmp	w8, #0x0
  406a9c:	add	x12, x12, #0x9a4
  406aa0:	add	x13, x13, #0x9ac
  406aa4:	csel	x3, x9, xzr, ne  // ne = any
  406aa8:	mov	x1, x22
  406aac:	stp	x12, x13, [x29, #-152]
  406ab0:	stur	x10, [x29, #-160]
  406ab4:	bl	402dc0 <attr_copy_file@plt>
  406ab8:	cbz	w0, 406ae0 <__fxstatat@plt+0x3b20>
  406abc:	ldrb	w8, [x21, #40]
  406ac0:	cmp	w8, #0x0
  406ac4:	cset	w8, ne  // ne = any
  406ac8:	orr	w9, w28, w8
  406acc:	cset	w8, eq  // eq = none
  406ad0:	tbz	w9, #0, 406ae4 <__fxstatat@plt+0x3b24>
  406ad4:	ldr	w9, [x19, #160]
  406ad8:	and	w23, w9, w8
  406adc:	b	404b94 <__fxstatat@plt+0x1bd4>
  406ae0:	tbnz	w28, #0, 406874 <__fxstatat@plt+0x38b4>
  406ae4:	ldrb	w8, [x21, #30]
  406ae8:	cbnz	w8, 406af4 <__fxstatat@plt+0x3b34>
  406aec:	ldrb	w8, [x24]
  406af0:	cbz	w8, 406bcc <__fxstatat@plt+0x3c0c>
  406af4:	ldr	x0, [x19, #96]
  406af8:	mov	w1, #0xffffffff            	// #-1
  406afc:	mov	w3, #0xffffffff            	// #-1
  406b00:	mov	x2, x22
  406b04:	mov	w4, w20
  406b08:	bl	4091d8 <__fxstatat@plt+0x6218>
  406b0c:	cbz	w0, 406874 <__fxstatat@plt+0x38b4>
  406b10:	ldrb	w8, [x21, #36]
  406b14:	cbnz	w8, 404b90 <__fxstatat@plt+0x1bd0>
  406b18:	b	406874 <__fxstatat@plt+0x38b4>
  406b1c:	bl	402f10 <__errno_location@plt>
  406b20:	ldr	w9, [x19, #172]
  406b24:	mov	w8, #0x5f                  	// #95
  406b28:	str	w8, [x0]
  406b2c:	mov	w20, w22
  406b30:	b	406820 <__fxstatat@plt+0x3860>
  406b34:	ldrb	w8, [x24]
  406b38:	mov	x27, x20
  406b3c:	cbz	w8, 40522c <__fxstatat@plt+0x226c>
  406b40:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406b44:	add	x1, x1, #0x202
  406b48:	mov	w2, #0x5                   	// #5
  406b4c:	mov	x0, xzr
  406b50:	bl	402e70 <dcgettext@plt>
  406b54:	ldr	x2, [x19, #96]
  406b58:	mov	x21, x0
  406b5c:	mov	w1, #0x4                   	// #4
  406b60:	mov	w0, wzr
  406b64:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  406b68:	mov	x22, x0
  406b6c:	mov	w0, #0x1                   	// #1
  406b70:	mov	w1, #0x4                   	// #4
  406b74:	mov	x2, x27
  406b78:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  406b7c:	mov	x4, x0
  406b80:	mov	w0, wzr
  406b84:	mov	w1, wzr
  406b88:	mov	x2, x21
  406b8c:	mov	x3, x22
  406b90:	bl	402850 <error@plt>
  406b94:	b	404b90 <__fxstatat@plt+0x1bd0>
  406b98:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406b9c:	add	x1, x1, #0x357
  406ba0:	mov	w2, #0x5                   	// #5
  406ba4:	mov	x0, xzr
  406ba8:	bl	402e70 <dcgettext@plt>
  406bac:	mov	x21, x0
  406bb0:	mov	w0, #0x4                   	// #4
  406bb4:	mov	x1, x22
  406bb8:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  406bbc:	mov	x3, x0
  406bc0:	mov	w0, wzr
  406bc4:	mov	w1, w23
  406bc8:	b	404b88 <__fxstatat@plt+0x1bc8>
  406bcc:	ldrb	w8, [x21, #43]
  406bd0:	cbz	w8, 406db8 <__fxstatat@plt+0x3df8>
  406bd4:	ldr	w2, [x21, #16]
  406bd8:	b	406e0c <__fxstatat@plt+0x3e4c>
  406bdc:	mov	w8, #0x1                   	// #1
  406be0:	str	xzr, [x19, #128]
  406be4:	mov	w23, #0x11                  	// #17
  406be8:	str	w8, [x19, #136]
  406bec:	ldr	x27, [x19, #96]
  406bf0:	ldr	w6, [x19, #172]
  406bf4:	mov	w10, w20
  406bf8:	b	404cfc <__fxstatat@plt+0x1d3c>
  406bfc:	ldp	q1, q0, [x11, #32]
  406c00:	ldp	q3, q2, [x11]
  406c04:	stp	q1, q0, [x29, #-128]
  406c08:	stp	q3, q2, [x29, #-160]
  406c0c:	ldp	q1, q0, [x11, #96]
  406c10:	ldp	q3, q2, [x11, #64]
  406c14:	stp	q1, q0, [x29, #-64]
  406c18:	stp	q3, q2, [x29, #-96]
  406c1c:	ldr	x8, [x19, #568]
  406c20:	ldur	x9, [x29, #-152]
  406c24:	cmp	x8, x9
  406c28:	b.ne	404eac <__fxstatat@plt+0x1eec>  // b.any
  406c2c:	ldr	x8, [x19, #560]
  406c30:	ldur	x9, [x29, #-160]
  406c34:	cmp	x8, x9
  406c38:	b.ne	404eac <__fxstatat@plt+0x1eec>  // b.any
  406c3c:	ldrb	w8, [x21, #23]
  406c40:	cbz	w8, 406b40 <__fxstatat@plt+0x3b80>
  406c44:	ldr	w8, [x11, #16]
  406c48:	and	w8, w8, #0xf000
  406c4c:	cmp	w8, #0xa, lsl #12
  406c50:	cset	w22, ne  // ne = any
  406c54:	b	404eb0 <__fxstatat@plt+0x1ef0>
  406c58:	ldr	w9, [x19, #172]
  406c5c:	mov	w8, #0x1                   	// #1
  406c60:	str	w26, [x19, #80]
  406c64:	mov	w28, wzr
  406c68:	mov	w26, wzr
  406c6c:	mov	w27, wzr
  406c70:	str	w8, [x19, #160]
  406c74:	b	406810 <__fxstatat@plt+0x3850>
  406c78:	ldr	w8, [x19, #88]
  406c7c:	ldr	w25, [x19, #144]
  406c80:	mov	x0, x22
  406c84:	mov	x2, xzr
  406c88:	str	w26, [x19, #80]
  406c8c:	bic	w23, w8, w25
  406c90:	mov	w1, w23
  406c94:	bl	40fad0 <__fxstatat@plt+0xcb10>
  406c98:	cbz	w0, 40609c <__fxstatat@plt+0x30dc>
  406c9c:	and	w1, w23, #0xffffefff
  406ca0:	mov	x0, x22
  406ca4:	bl	402960 <mkfifo@plt>
  406ca8:	cbz	w0, 40609c <__fxstatat@plt+0x30dc>
  406cac:	bl	402f10 <__errno_location@plt>
  406cb0:	ldr	w22, [x0]
  406cb4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406cb8:	add	x1, x1, #0x57f
  406cbc:	mov	w2, #0x5                   	// #5
  406cc0:	mov	x0, xzr
  406cc4:	bl	402e70 <dcgettext@plt>
  406cc8:	ldr	x1, [x19, #112]
  406ccc:	mov	x23, x0
  406cd0:	mov	w0, #0x4                   	// #4
  406cd4:	b	405b20 <__fxstatat@plt+0x2b60>
  406cd8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406cdc:	add	x1, x1, #0x5ef
  406ce0:	b	405890 <__fxstatat@plt+0x28d0>
  406ce4:	ldr	x1, [x19, #352]
  406ce8:	mov	x0, x27
  406cec:	bl	4092f0 <__fxstatat@plt+0x6330>
  406cf0:	cbz	x0, 406eac <__fxstatat@plt+0x3eec>
  406cf4:	ldrb	w3, [x21, #22]
  406cf8:	mov	w1, #0xffffff9c            	// #-100
  406cfc:	mov	w4, #0xffffffff            	// #-1
  406d00:	mov	x2, x22
  406d04:	mov	x25, x0
  406d08:	str	w26, [x19, #80]
  406d0c:	bl	40905c <__fxstatat@plt+0x609c>
  406d10:	cmp	w0, #0x1
  406d14:	b.lt	406ec0 <__fxstatat@plt+0x3f00>  // b.tstop
  406d18:	ldr	w8, [x19, #136]
  406d1c:	mov	w23, w0
  406d20:	cbnz	w8, 406d7c <__fxstatat@plt+0x3dbc>
  406d24:	ldrb	w8, [x21, #45]
  406d28:	cbz	w8, 406d7c <__fxstatat@plt+0x3dbc>
  406d2c:	ldr	w8, [x19, #192]
  406d30:	and	w8, w8, #0xf000
  406d34:	cmp	w8, #0xa, lsl #12
  406d38:	b.ne	406d7c <__fxstatat@plt+0x3dbc>  // b.any
  406d3c:	ldr	x26, [x19, #224]
  406d40:	mov	x0, x25
  406d44:	bl	402820 <strlen@plt>
  406d48:	cmp	x26, x0
  406d4c:	b.ne	406d7c <__fxstatat@plt+0x3dbc>  // b.any
  406d50:	ldr	x0, [x19, #112]
  406d54:	mov	x1, x26
  406d58:	bl	4092f0 <__fxstatat@plt+0x6330>
  406d5c:	cbz	x0, 406d7c <__fxstatat@plt+0x3dbc>
  406d60:	mov	x1, x25
  406d64:	mov	x26, x0
  406d68:	bl	402c80 <strcmp@plt>
  406d6c:	mov	w27, w0
  406d70:	mov	x0, x26
  406d74:	bl	402cf0 <free@plt>
  406d78:	cbz	w27, 406ec0 <__fxstatat@plt+0x3f00>
  406d7c:	mov	x0, x25
  406d80:	bl	402cf0 <free@plt>
  406d84:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406d88:	add	x1, x1, #0x5d0
  406d8c:	mov	w2, #0x5                   	// #5
  406d90:	mov	x0, xzr
  406d94:	bl	402e70 <dcgettext@plt>
  406d98:	ldr	x1, [x19, #112]
  406d9c:	mov	x22, x0
  406da0:	mov	w0, #0x4                   	// #4
  406da4:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  406da8:	mov	x3, x0
  406dac:	mov	w0, wzr
  406db0:	mov	w1, w23
  406db4:	b	406368 <__fxstatat@plt+0x33a8>
  406db8:	ldr	w8, [x19, #136]
  406dbc:	tst	w8, #0xff
  406dc0:	b.eq	406e20 <__fxstatat@plt+0x3e60>  // b.none
  406dc4:	ldrb	w8, [x21, #32]
  406dc8:	cbz	w8, 406e20 <__fxstatat@plt+0x3e60>
  406dcc:	and	w8, w20, #0x7000
  406dd0:	adrp	x21, 425000 <__fxstatat@plt+0x22040>
  406dd4:	orr	w9, w8, #0x8000
  406dd8:	ldr	w8, [x21, #1024]
  406ddc:	cmp	w9, #0xc, lsl #12
  406de0:	mov	w9, #0x1b6                 	// #438
  406de4:	mov	w10, #0x1ff                 	// #511
  406de8:	csel	w20, w10, w9, eq  // eq = none
  406dec:	cmn	w8, #0x1
  406df0:	b.ne	406e08 <__fxstatat@plt+0x3e48>  // b.any
  406df4:	mov	w0, wzr
  406df8:	bl	402ee0 <umask@plt>
  406dfc:	str	w0, [x21, #1024]
  406e00:	bl	402ee0 <umask@plt>
  406e04:	ldr	w8, [x21, #1024]
  406e08:	bic	w2, w20, w8
  406e0c:	mov	w1, #0xffffffff            	// #-1
  406e10:	mov	x0, x22
  406e14:	bl	409280 <__fxstatat@plt+0x62c0>
  406e18:	cbnz	w0, 404b90 <__fxstatat@plt+0x1bd0>
  406e1c:	b	406874 <__fxstatat@plt+0x38b4>
  406e20:	cbz	w25, 406ff0 <__fxstatat@plt+0x4030>
  406e24:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  406e28:	ldr	w8, [x20, #1024]
  406e2c:	mov	w22, w25
  406e30:	cmn	w8, #0x1
  406e34:	b.ne	406e4c <__fxstatat@plt+0x3e8c>  // b.any
  406e38:	mov	w0, wzr
  406e3c:	bl	402ee0 <umask@plt>
  406e40:	str	w0, [x20, #1024]
  406e44:	bl	402ee0 <umask@plt>
  406e48:	ldr	w8, [x20, #1024]
  406e4c:	bics	wzr, w22, w8
  406e50:	cset	w9, eq  // eq = none
  406e54:	orr	w9, w27, w9
  406e58:	bic	w20, w22, w8
  406e5c:	tbnz	w9, #0, 406ff4 <__fxstatat@plt+0x4034>
  406e60:	ldr	w8, [x19, #136]
  406e64:	tst	w8, #0xff
  406e68:	b.eq	40707c <__fxstatat@plt+0x40bc>  // b.none
  406e6c:	ldr	x1, [x19, #112]
  406e70:	add	x2, x19, #0xb0
  406e74:	mov	w0, wzr
  406e78:	bl	402e20 <__lxstat@plt>
  406e7c:	cbz	w0, 40707c <__fxstatat@plt+0x40bc>
  406e80:	bl	402f10 <__errno_location@plt>
  406e84:	ldr	w21, [x0]
  406e88:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406e8c:	add	x1, x1, #0x19a
  406e90:	mov	w2, #0x5                   	// #5
  406e94:	mov	x0, xzr
  406e98:	bl	402e70 <dcgettext@plt>
  406e9c:	ldr	x1, [x19, #112]
  406ea0:	mov	x22, x0
  406ea4:	mov	w0, #0x4                   	// #4
  406ea8:	b	406024 <__fxstatat@plt+0x3064>
  406eac:	bl	402f10 <__errno_location@plt>
  406eb0:	ldr	w23, [x0]
  406eb4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406eb8:	add	x1, x1, #0x5b3
  406ebc:	b	4061c8 <__fxstatat@plt+0x3208>
  406ec0:	mov	x0, x25
  406ec4:	bl	402cf0 <free@plt>
  406ec8:	ldrb	w8, [x21, #37]
  406ecc:	cbnz	w8, 407198 <__fxstatat@plt+0x41d8>
  406ed0:	ldrb	w8, [x21, #29]
  406ed4:	mov	x20, x21
  406ed8:	cbz	w8, 406f48 <__fxstatat@plt+0x3f88>
  406edc:	ldr	w1, [x19, #328]
  406ee0:	ldr	w2, [x19, #332]
  406ee4:	ldr	x0, [x19, #112]
  406ee8:	bl	402cc0 <lchown@plt>
  406eec:	cbz	w0, 406f48 <__fxstatat@plt+0x3f88>
  406ef0:	bl	402f10 <__errno_location@plt>
  406ef4:	ldr	w23, [x0]
  406ef8:	cmp	w23, #0x16
  406efc:	b.eq	406f08 <__fxstatat@plt+0x3f48>  // b.none
  406f00:	cmp	w23, #0x1
  406f04:	b.ne	406f10 <__fxstatat@plt+0x3f50>  // b.any
  406f08:	ldrb	w8, [x20, #26]
  406f0c:	cbz	w8, 406f48 <__fxstatat@plt+0x3f88>
  406f10:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406f14:	add	x1, x1, #0xe9
  406f18:	mov	w2, #0x5                   	// #5
  406f1c:	mov	x0, xzr
  406f20:	bl	402e70 <dcgettext@plt>
  406f24:	ldr	x3, [x19, #112]
  406f28:	mov	x2, x0
  406f2c:	mov	w0, wzr
  406f30:	mov	w1, w23
  406f34:	bl	402850 <error@plt>
  406f38:	ldrb	w8, [x20, #36]
  406f3c:	cbz	w8, 406f48 <__fxstatat@plt+0x3f88>
  406f40:	mov	x21, x20
  406f44:	b	405fcc <__fxstatat@plt+0x300c>
  406f48:	ldr	w9, [x19, #172]
  406f4c:	ldr	w25, [x19, #144]
  406f50:	mov	w8, #0x1                   	// #1
  406f54:	mov	w26, wzr
  406f58:	mov	w27, wzr
  406f5c:	mov	w28, #0x1                   	// #1
  406f60:	str	w8, [x19, #160]
  406f64:	add	x23, x19, #0x130
  406f68:	mov	x21, x20
  406f6c:	b	406810 <__fxstatat@plt+0x3850>
  406f70:	tbnz	w20, #31, 406ffc <__fxstatat@plt+0x403c>
  406f74:	ldr	x8, [x19, #120]
  406f78:	ldrb	w8, [x8, #37]
  406f7c:	cbz	w8, 406ffc <__fxstatat@plt+0x403c>
  406f80:	ldr	x21, [x19, #120]
  406f84:	ldrb	w8, [x21, #35]
  406f88:	cbz	w8, 406f94 <__fxstatat@plt+0x3fd4>
  406f8c:	ldrb	w8, [x21, #38]
  406f90:	cbz	w8, 4070f0 <__fxstatat@plt+0x4130>
  406f94:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406f98:	mov	w8, #0x5f                  	// #95
  406f9c:	add	x1, x1, #0x171
  406fa0:	mov	w2, #0x5                   	// #5
  406fa4:	mov	x0, xzr
  406fa8:	str	w8, [x27]
  406fac:	bl	402e70 <dcgettext@plt>
  406fb0:	ldr	x2, [x19, #112]
  406fb4:	mov	x27, x0
  406fb8:	mov	w1, #0x4                   	// #4
  406fbc:	mov	w0, wzr
  406fc0:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  406fc4:	mov	x3, x0
  406fc8:	mov	w1, #0x5f                  	// #95
  406fcc:	mov	w0, wzr
  406fd0:	mov	x2, x27
  406fd4:	bl	402850 <error@plt>
  406fd8:	ldrb	w8, [x21, #38]
  406fdc:	cbz	w8, 407068 <__fxstatat@plt+0x40a8>
  406fe0:	mov	x27, xzr
  406fe4:	str	wzr, [x19, #136]
  406fe8:	mov	w26, wzr
  406fec:	b	407344 <__fxstatat@plt+0x4384>
  406ff0:	mov	w20, wzr
  406ff4:	cbz	w27, 406874 <__fxstatat@plt+0x38b4>
  406ff8:	b	40708c <__fxstatat@plt+0x40cc>
  406ffc:	ldr	w8, [x19, #76]
  407000:	tbz	w8, #31, 407068 <__fxstatat@plt+0x40a8>
  407004:	ldr	x8, [x19, #120]
  407008:	ldrb	w8, [x8, #22]
  40700c:	cbz	w8, 407068 <__fxstatat@plt+0x40a8>
  407010:	ldr	x0, [x19, #112]
  407014:	bl	402f50 <unlink@plt>
  407018:	cbz	w0, 40710c <__fxstatat@plt+0x414c>
  40701c:	ldr	w23, [x27]
  407020:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407024:	add	x1, x1, #0x357
  407028:	mov	w2, #0x5                   	// #5
  40702c:	mov	x0, xzr
  407030:	bl	402e70 <dcgettext@plt>
  407034:	ldr	x1, [x19, #112]
  407038:	mov	x26, x0
  40703c:	mov	w0, #0x4                   	// #4
  407040:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  407044:	mov	x3, x0
  407048:	mov	w0, wzr
  40704c:	mov	w1, w23
  407050:	mov	x2, x26
  407054:	bl	402850 <error@plt>
  407058:	str	wzr, [x19, #136]
  40705c:	mov	w20, wzr
  407060:	mov	x27, xzr
  407064:	b	40739c <__fxstatat@plt+0x43dc>
  407068:	ldp	x22, x21, [x19, #112]
  40706c:	ldr	w20, [x19, #76]
  407070:	str	wzr, [x19, #136]
  407074:	str	wzr, [x19, #160]
  407078:	b	40729c <__fxstatat@plt+0x42dc>
  40707c:	ldr	w8, [x19, #192]
  407080:	bics	wzr, w20, w8
  407084:	str	w8, [x19, #56]
  407088:	b.eq	406874 <__fxstatat@plt+0x38b4>  // b.none
  40708c:	ldr	w8, [x19, #56]
  407090:	ldr	x0, [x19, #112]
  407094:	orr	w1, w20, w8
  407098:	bl	402a10 <chmod@plt>
  40709c:	cbz	w0, 406874 <__fxstatat@plt+0x38b4>
  4070a0:	bl	402f10 <__errno_location@plt>
  4070a4:	ldr	w22, [x0]
  4070a8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4070ac:	add	x1, x1, #0x620
  4070b0:	mov	w2, #0x5                   	// #5
  4070b4:	mov	x0, xzr
  4070b8:	bl	402e70 <dcgettext@plt>
  4070bc:	ldr	x1, [x19, #112]
  4070c0:	mov	x24, x0
  4070c4:	mov	w0, #0x4                   	// #4
  4070c8:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4070cc:	mov	x3, x0
  4070d0:	mov	w0, wzr
  4070d4:	mov	w1, w22
  4070d8:	mov	x2, x24
  4070dc:	bl	402850 <error@plt>
  4070e0:	ldrb	w8, [x21, #36]
  4070e4:	mov	w23, wzr
  4070e8:	cbnz	w8, 404b94 <__fxstatat@plt+0x1bd4>
  4070ec:	b	406874 <__fxstatat@plt+0x38b4>
  4070f0:	ldr	x22, [x19, #112]
  4070f4:	ldr	w20, [x19, #76]
  4070f8:	mov	w8, #0x5f                  	// #95
  4070fc:	str	wzr, [x19, #136]
  407100:	str	wzr, [x19, #160]
  407104:	str	w8, [x27]
  407108:	b	40729c <__fxstatat@plt+0x42dc>
  40710c:	ldr	x8, [x19, #120]
  407110:	ldrb	w8, [x8, #46]
  407114:	cbz	w8, 40714c <__fxstatat@plt+0x418c>
  407118:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40711c:	add	x1, x1, #0x368
  407120:	mov	w2, #0x5                   	// #5
  407124:	mov	x0, xzr
  407128:	bl	402e70 <dcgettext@plt>
  40712c:	ldr	x1, [x19, #112]
  407130:	mov	x23, x0
  407134:	mov	w0, #0x4                   	// #4
  407138:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  40713c:	mov	x2, x0
  407140:	mov	w0, #0x1                   	// #1
  407144:	mov	x1, x23
  407148:	bl	402a90 <__printf_chk@plt>
  40714c:	ldp	x22, x21, [x19, #112]
  407150:	ldr	w9, [x19, #144]
  407154:	ldrb	w8, [x21, #33]
  407158:	str	w9, [x19, #160]
  40715c:	cbz	w8, 4071c8 <__fxstatat@plt+0x4208>
  407160:	ldr	x0, [x19, #96]
  407164:	mov	w3, #0x1                   	// #1
  407168:	mov	w8, #0x1                   	// #1
  40716c:	mov	x1, x22
  407170:	mov	x4, x21
  407174:	str	w8, [x19, #136]
  407178:	bl	404844 <__fxstatat@plt+0x1884>
  40717c:	ldr	w8, [x19, #144]
  407180:	str	w8, [x19, #160]
  407184:	tbz	w0, #0, 406470 <__fxstatat@plt+0x34b0>
  407188:	b	4071c8 <__fxstatat@plt+0x4208>
  40718c:	mov	w1, #0xa                   	// #10
  407190:	bl	402c00 <__overflow@plt>
  407194:	b	40662c <__fxstatat@plt+0x366c>
  407198:	bl	402f10 <__errno_location@plt>
  40719c:	mov	w8, #0x5f                  	// #95
  4071a0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4071a4:	str	w8, [x0]
  4071a8:	add	x1, x1, #0x88f
  4071ac:	mov	w2, #0x5                   	// #5
  4071b0:	mov	x0, xzr
  4071b4:	bl	402e70 <dcgettext@plt>
  4071b8:	mov	x2, x0
  4071bc:	mov	w0, #0x1                   	// #1
  4071c0:	mov	w1, #0x5f                  	// #95
  4071c4:	bl	402850 <error@plt>
  4071c8:	ldr	w8, [x19, #152]
  4071cc:	ldr	w9, [x19, #160]
  4071d0:	mov	w1, #0xc1                  	// #193
  4071d4:	mov	x0, x22
  4071d8:	bic	w27, w8, w9
  4071dc:	mov	w2, w27
  4071e0:	bl	40a400 <__fxstatat@plt+0x7440>
  4071e4:	mov	w20, w0
  4071e8:	bl	402f10 <__errno_location@plt>
  4071ec:	ldr	w23, [x0]
  4071f0:	tbz	w20, #31, 407254 <__fxstatat@plt+0x4294>
  4071f4:	cmp	w23, #0x11
  4071f8:	b.ne	407254 <__fxstatat@plt+0x4294>  // b.any
  4071fc:	ldrb	w8, [x24]
  407200:	cbnz	w8, 407250 <__fxstatat@plt+0x4290>
  407204:	mov	x28, x0
  407208:	add	x2, x19, #0x1b0
  40720c:	mov	w0, wzr
  407210:	mov	x1, x22
  407214:	bl	402e20 <__lxstat@plt>
  407218:	cbnz	w0, 407250 <__fxstatat@plt+0x4290>
  40721c:	ldr	w8, [x19, #448]
  407220:	and	w8, w8, #0xf000
  407224:	cmp	w8, #0xa, lsl #12
  407228:	b.ne	407250 <__fxstatat@plt+0x4290>  // b.any
  40722c:	ldrb	w8, [x21, #48]
  407230:	cbz	w8, 407944 <__fxstatat@plt+0x4984>
  407234:	mov	w1, #0x41                  	// #65
  407238:	mov	x0, x22
  40723c:	mov	w2, w27
  407240:	bl	40a400 <__fxstatat@plt+0x7440>
  407244:	ldr	w23, [x28]
  407248:	mov	w20, w0
  40724c:	b	407254 <__fxstatat@plt+0x4294>
  407250:	mov	w23, #0x11                  	// #17
  407254:	cmp	w23, #0x15
  407258:	mov	w8, #0x1                   	// #1
  40725c:	str	w8, [x19, #136]
  407260:	b.ne	40729c <__fxstatat@plt+0x42dc>  // b.any
  407264:	tbz	w20, #31, 40729c <__fxstatat@plt+0x42dc>
  407268:	ldrb	w8, [x22]
  40726c:	cbnz	w8, 407278 <__fxstatat@plt+0x42b8>
  407270:	mov	w23, #0x15                  	// #21
  407274:	b	407294 <__fxstatat@plt+0x42d4>
  407278:	mov	x0, x22
  40727c:	bl	402820 <strlen@plt>
  407280:	add	x8, x0, x22
  407284:	ldurb	w8, [x8, #-1]
  407288:	mov	w9, #0x14                  	// #20
  40728c:	cmp	w8, #0x2f
  407290:	cinc	w23, w9, ne  // ne = any
  407294:	mov	w8, #0x1                   	// #1
  407298:	str	w8, [x19, #136]
  40729c:	tbz	w20, #31, 4072e0 <__fxstatat@plt+0x4320>
  4072a0:	ldr	w8, [x19, #136]
  4072a4:	tst	w8, #0xff
  4072a8:	b.ne	4072bc <__fxstatat@plt+0x42fc>  // b.any
  4072ac:	cmp	w23, #0x2
  4072b0:	b.ne	4072bc <__fxstatat@plt+0x42fc>  // b.any
  4072b4:	ldrb	w8, [x24]
  4072b8:	cbz	w8, 4071c8 <__fxstatat@plt+0x4208>
  4072bc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4072c0:	add	x1, x1, #0x7a3
  4072c4:	mov	w2, #0x5                   	// #5
  4072c8:	mov	x0, xzr
  4072cc:	bl	402e70 <dcgettext@plt>
  4072d0:	mov	x26, x0
  4072d4:	mov	w0, #0x4                   	// #4
  4072d8:	mov	x1, x22
  4072dc:	b	405dc4 <__fxstatat@plt+0x2e04>
  4072e0:	sub	x2, x29, #0xa0
  4072e4:	mov	w0, wzr
  4072e8:	mov	w1, w20
  4072ec:	str	x21, [x19, #120]
  4072f0:	str	w20, [x19, #76]
  4072f4:	bl	402e60 <__fxstat@plt>
  4072f8:	cbz	w0, 4073a4 <__fxstatat@plt+0x43e4>
  4072fc:	bl	402f10 <__errno_location@plt>
  407300:	ldr	w23, [x0]
  407304:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407308:	add	x1, x1, #0x733
  40730c:	mov	w2, #0x5                   	// #5
  407310:	mov	x0, xzr
  407314:	bl	402e70 <dcgettext@plt>
  407318:	ldr	x1, [x19, #112]
  40731c:	mov	x27, x0
  407320:	mov	w0, #0x4                   	// #4
  407324:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  407328:	mov	x3, x0
  40732c:	mov	w0, wzr
  407330:	mov	w1, w23
  407334:	mov	x2, x27
  407338:	bl	402850 <error@plt>
  40733c:	mov	w26, wzr
  407340:	mov	x27, xzr
  407344:	ldr	w0, [x19, #76]
  407348:	bl	402b80 <close@plt>
  40734c:	tbnz	w0, #31, 407358 <__fxstatat@plt+0x4398>
  407350:	and	w20, w26, #0x1
  407354:	b	40739c <__fxstatat@plt+0x43dc>
  407358:	bl	402f10 <__errno_location@plt>
  40735c:	ldr	w23, [x0]
  407360:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407364:	add	x1, x1, #0x7f0
  407368:	mov	w2, #0x5                   	// #5
  40736c:	mov	x0, xzr
  407370:	bl	402e70 <dcgettext@plt>
  407374:	ldr	x1, [x19, #112]
  407378:	mov	x26, x0
  40737c:	mov	w0, #0x4                   	// #4
  407380:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  407384:	mov	x3, x0
  407388:	mov	w0, wzr
  40738c:	mov	w1, w23
  407390:	mov	x2, x26
  407394:	bl	402850 <error@plt>
  407398:	mov	w20, wzr
  40739c:	ldr	x21, [x19, #120]
  4073a0:	b	406478 <__fxstatat@plt+0x34b8>
  4073a4:	cbz	w26, 40743c <__fxstatat@plt+0x447c>
  4073a8:	ldr	x8, [x19, #120]
  4073ac:	ldr	w8, [x8, #56]
  4073b0:	cbz	w8, 407554 <__fxstatat@plt+0x4594>
  4073b4:	ldr	w0, [x19, #76]
  4073b8:	mov	w1, #0x9409                	// #37897
  4073bc:	movk	w1, #0x4004, lsl #16
  4073c0:	mov	w2, w25
  4073c4:	bl	402f90 <ioctl@plt>
  4073c8:	cbz	w0, 40743c <__fxstatat@plt+0x447c>
  4073cc:	ldr	x8, [x19, #120]
  4073d0:	ldr	w8, [x8, #56]
  4073d4:	cmp	w8, #0x2
  4073d8:	b.ne	407554 <__fxstatat@plt+0x4594>  // b.any
  4073dc:	bl	402f10 <__errno_location@plt>
  4073e0:	ldr	w23, [x0]
  4073e4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4073e8:	add	x1, x1, #0x7c1
  4073ec:	mov	w2, #0x5                   	// #5
  4073f0:	mov	x0, xzr
  4073f4:	bl	402e70 <dcgettext@plt>
  4073f8:	ldr	x2, [x19, #112]
  4073fc:	mov	x27, x0
  407400:	mov	w1, #0x4                   	// #4
  407404:	mov	w0, wzr
  407408:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  40740c:	ldr	x2, [x19, #96]
  407410:	mov	x28, x0
  407414:	mov	w0, #0x1                   	// #1
  407418:	mov	w1, #0x4                   	// #4
  40741c:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  407420:	mov	x4, x0
  407424:	mov	w0, wzr
  407428:	mov	w1, w23
  40742c:	mov	x2, x27
  407430:	mov	x3, x28
  407434:	bl	402850 <error@plt>
  407438:	b	40733c <__fxstatat@plt+0x437c>
  40743c:	mov	x27, xzr
  407440:	ldr	x8, [x19, #120]
  407444:	ldrb	w8, [x8, #31]
  407448:	cbz	w8, 4074bc <__fxstatat@plt+0x44fc>
  40744c:	add	x8, x19, #0x130
  407450:	ldur	q0, [x8, #72]
  407454:	ldur	q1, [x8, #88]
  407458:	ldr	w0, [x19, #76]
  40745c:	ldr	x1, [x19, #112]
  407460:	add	x2, x19, #0x1b0
  407464:	stp	q0, q1, [x19, #432]
  407468:	bl	40e388 <__fxstatat@plt+0xb3c8>
  40746c:	cbz	w0, 4074bc <__fxstatat@plt+0x44fc>
  407470:	bl	402f10 <__errno_location@plt>
  407474:	ldr	w23, [x0]
  407478:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40747c:	add	x1, x1, #0x608
  407480:	mov	w2, #0x5                   	// #5
  407484:	mov	x0, xzr
  407488:	bl	402e70 <dcgettext@plt>
  40748c:	ldr	x1, [x19, #112]
  407490:	mov	x28, x0
  407494:	mov	w0, #0x4                   	// #4
  407498:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  40749c:	mov	x3, x0
  4074a0:	mov	w0, wzr
  4074a4:	mov	w1, w23
  4074a8:	mov	x2, x28
  4074ac:	bl	402850 <error@plt>
  4074b0:	ldr	x8, [x19, #120]
  4074b4:	ldrb	w8, [x8, #36]
  4074b8:	cbnz	w8, 407dbc <__fxstatat@plt+0x4dfc>
  4074bc:	ldr	x8, [x19, #120]
  4074c0:	ldrb	w8, [x8, #29]
  4074c4:	cbz	w8, 407520 <__fxstatat@plt+0x4560>
  4074c8:	ldr	w8, [x19, #328]
  4074cc:	ldur	w9, [x29, #-136]
  4074d0:	cmp	w8, w9
  4074d4:	b.ne	4074e8 <__fxstatat@plt+0x4528>  // b.any
  4074d8:	ldr	w8, [x19, #332]
  4074dc:	ldur	w9, [x29, #-132]
  4074e0:	cmp	w8, w9
  4074e4:	b.eq	407520 <__fxstatat@plt+0x4560>  // b.none
  4074e8:	ldr	w8, [x19, #136]
  4074ec:	ldp	x1, x0, [x19, #112]
  4074f0:	ldr	w2, [x19, #76]
  4074f4:	add	x3, x19, #0x130
  4074f8:	tst	w8, #0xff
  4074fc:	cset	w4, ne  // ne = any
  407500:	sub	x5, x29, #0xa0
  407504:	bl	4082a0 <__fxstatat@plt+0x52e0>
  407508:	cmn	w0, #0x1
  40750c:	b.eq	407dbc <__fxstatat@plt+0x4dfc>  // b.none
  407510:	cbnz	w0, 407520 <__fxstatat@plt+0x4560>
  407514:	ldr	w8, [x19, #64]
  407518:	and	w8, w8, #0xfffff1ff
  40751c:	str	w8, [x19, #64]
  407520:	ldr	x8, [x19, #120]
  407524:	ldrb	w8, [x8, #39]
  407528:	cbz	w8, 4078e0 <__fxstatat@plt+0x4920>
  40752c:	ldurb	w8, [x29, #-144]
  407530:	tbnz	w8, #7, 4078d8 <__fxstatat@plt+0x4918>
  407534:	bl	402880 <geteuid@plt>
  407538:	cbz	w0, 4078d8 <__fxstatat@plt+0x4918>
  40753c:	ldr	w8, [x19, #76]
  407540:	tbnz	w8, #31, 407990 <__fxstatat@plt+0x49d0>
  407544:	ldr	w0, [x19, #76]
  407548:	mov	w1, #0x180                 	// #384
  40754c:	bl	402ae0 <fchmod@plt>
  407550:	b	40799c <__fxstatat@plt+0x49dc>
  407554:	bl	402b40 <getpagesize@plt>
  407558:	ldur	w8, [x29, #-104]
  40755c:	mov	w9, #0x20000               	// #131072
  407560:	mov	w23, w0
  407564:	mov	w3, #0x2                   	// #2
  407568:	cmp	w8, #0x20, lsl #12
  40756c:	csel	w9, w8, w9, gt
  407570:	str	x9, [x19, #56]
  407574:	cmp	w8, #0x0
  407578:	mov	w9, #0x200                 	// #512
  40757c:	mov	w0, w25
  407580:	mov	x1, xzr
  407584:	mov	x2, xzr
  407588:	csel	w20, w8, w9, gt
  40758c:	bl	40a3c8 <__fxstatat@plt+0x7408>
  407590:	ldr	w8, [x19, #576]
  407594:	and	w27, w8, #0xf000
  407598:	cmp	w27, #0x8, lsl #12
  40759c:	b.ne	4075c0 <__fxstatat@plt+0x4600>  // b.any
  4075a0:	ldr	x8, [x19, #608]
  4075a4:	ldr	x9, [x19, #624]
  4075a8:	add	x10, x8, #0x1ff
  4075ac:	cmp	x8, #0x0
  4075b0:	csel	x8, x10, x8, lt  // lt = tstop
  4075b4:	cmp	x9, x8, asr #9
  4075b8:	cset	w22, lt  // lt = tstop
  4075bc:	b	4075c4 <__fxstatat@plt+0x4604>
  4075c0:	mov	w22, wzr
  4075c4:	ldur	w8, [x29, #-144]
  4075c8:	sxtw	x26, w23
  4075cc:	and	w8, w8, #0xf000
  4075d0:	cmp	w8, #0x8, lsl #12
  4075d4:	b.ne	407600 <__fxstatat@plt+0x4640>  // b.any
  4075d8:	ldr	x8, [x19, #120]
  4075dc:	ldr	w9, [x8, #12]
  4075e0:	cmp	w9, #0x2
  4075e4:	cset	w8, eq  // eq = none
  4075e8:	cmp	w9, #0x3
  4075ec:	mov	w9, #0x1                   	// #1
  4075f0:	str	w9, [x19, #20]
  4075f4:	b.eq	407660 <__fxstatat@plt+0x46a0>  // b.none
  4075f8:	and	w8, w22, w8
  4075fc:	tbnz	w8, #0, 407660 <__fxstatat@plt+0x46a0>
  407600:	ldr	w8, [x19, #616]
  407604:	ldr	x21, [x19, #56]
  407608:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40760c:	sub	x23, x9, x26
  407610:	cmp	w8, #0x20, lsl #12
  407614:	mov	w9, #0x20000               	// #131072
  407618:	csel	w0, w8, w9, gt
  40761c:	mov	x1, x21
  407620:	mov	x2, x23
  407624:	bl	409f98 <__fxstatat@plt+0x6fd8>
  407628:	ldr	x8, [x19, #608]
  40762c:	mov	w9, #0x8000                	// #32768
  407630:	str	wzr, [x19, #20]
  407634:	cmp	x8, x21
  407638:	ccmp	w27, w9, #0x0, cc  // cc = lo, ul, last
  40763c:	csinc	x8, x21, x8, ne  // ne = any
  407640:	add	x8, x0, x8
  407644:	sub	x8, x8, #0x1
  407648:	udiv	x8, x8, x0
  40764c:	mul	x8, x8, x0
  407650:	sub	x9, x8, #0x1
  407654:	cmp	x9, x23
  407658:	csel	x8, x8, x0, cc  // cc = lo, ul, last
  40765c:	str	x8, [x19, #56]
  407660:	sxtw	x8, w20
  407664:	str	x8, [x19, #8]
  407668:	ldr	x8, [x19, #56]
  40766c:	add	x0, x8, x26
  407670:	bl	40f358 <__fxstatat@plt+0xc398>
  407674:	add	x8, x0, x26
  407678:	sub	x8, x8, #0x1
  40767c:	udiv	x8, x8, x26
  407680:	mov	x27, x0
  407684:	mul	x8, x8, x26
  407688:	str	x8, [x19, #40]
  40768c:	cbz	w22, 407d08 <__fxstatat@plt+0x4d48>
  407690:	ldr	x8, [x19, #608]
  407694:	str	x8, [x19, #48]
  407698:	mov	w8, #0x1                   	// #1
  40769c:	str	w8, [x19, #36]
  4076a0:	ldr	w8, [x19, #20]
  4076a4:	cbz	w8, 4076b4 <__fxstatat@plt+0x46f4>
  4076a8:	ldr	x8, [x19, #120]
  4076ac:	ldr	w8, [x8, #12]
  4076b0:	str	w8, [x19, #36]
  4076b4:	add	x1, x19, #0x1b0
  4076b8:	mov	w0, w25
  4076bc:	bl	408bc4 <__fxstatat@plt+0x5c04>
  4076c0:	ldr	w8, [x19, #36]
  4076c4:	mov	x26, xzr
  4076c8:	mov	x28, xzr
  4076cc:	mov	x21, xzr
  4076d0:	cmp	w8, #0x3
  4076d4:	ldr	x8, [x19, #8]
  4076d8:	mov	w20, #0x1                   	// #1
  4076dc:	csel	w8, w8, wzr, eq  // eq = none
  4076e0:	sxtw	x8, w8
  4076e4:	str	x8, [x19, #24]
  4076e8:	add	x0, x19, #0x1b0
  4076ec:	bl	408be4 <__fxstatat@plt+0x5c24>
  4076f0:	tbz	w0, #0, 407ba0 <__fxstatat@plt+0x4be0>
  4076f4:	ldr	x8, [x19, #456]
  4076f8:	cbz	x8, 4078bc <__fxstatat@plt+0x48fc>
  4076fc:	mov	x20, xzr
  407700:	ldr	x8, [x19, #472]
  407704:	mov	w9, #0x18                  	// #24
  407708:	ldr	x14, [x19, #48]
  40770c:	mov	x11, x21
  407710:	madd	x8, x20, x9, x8
  407714:	ldp	x9, x8, [x8]
  407718:	mov	x10, x26
  40771c:	add	x12, x8, x9
  407720:	cmp	x9, x14
  407724:	csel	x13, x14, x9, gt
  407728:	cmp	x12, x14
  40772c:	sub	x12, x14, x13
  407730:	csel	x9, x13, x9, gt
  407734:	csel	x26, x12, x8, gt
  407738:	sub	x8, x9, x11
  40773c:	mov	x21, x9
  407740:	subs	x23, x8, x10
  407744:	b.eq	407804 <__fxstatat@plt+0x4844>  // b.none
  407748:	mov	w0, w25
  40774c:	mov	x1, x21
  407750:	mov	w2, wzr
  407754:	bl	402950 <lseek@plt>
  407758:	tbnz	x0, #63, 407b70 <__fxstatat@plt+0x4bb0>
  40775c:	ldr	w8, [x19, #36]
  407760:	cmp	w8, #0x1
  407764:	b.ne	40780c <__fxstatat@plt+0x484c>  // b.any
  407768:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40776c:	ldr	x8, [x8, #1312]
  407770:	cbnz	x8, 4077bc <__fxstatat@plt+0x47fc>
  407774:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407778:	ldrb	w8, [x8, #1320]
  40777c:	mov	w9, #0x400                 	// #1024
  407780:	mov	w1, #0x1                   	// #1
  407784:	cmp	w8, #0x0
  407788:	mov	w8, #0x20000               	// #131072
  40778c:	csel	x0, x9, x8, ne  // ne = any
  407790:	bl	40f8f0 <__fxstatat@plt+0xc930>
  407794:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407798:	str	x0, [x8, #1312]
  40779c:	cbnz	x0, 4077bc <__fxstatat@plt+0x47fc>
  4077a0:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  4077a4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4077a8:	add	x9, x9, #0x529
  4077ac:	str	x9, [x8, #1312]
  4077b0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4077b4:	mov	w9, #0x1                   	// #1
  4077b8:	strb	w9, [x8, #1320]
  4077bc:	cbz	x23, 407804 <__fxstatat@plt+0x4844>
  4077c0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4077c4:	ldrb	w8, [x8, #1320]
  4077c8:	mov	w9, #0x400                 	// #1024
  4077cc:	ldr	w0, [x19, #76]
  4077d0:	cmp	w8, #0x0
  4077d4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4077d8:	ldr	x1, [x8, #1312]
  4077dc:	mov	w8, #0x20000               	// #131072
  4077e0:	csel	x8, x9, x8, ne  // ne = any
  4077e4:	cmp	x8, x23
  4077e8:	csel	x28, x8, x23, cc  // cc = lo, ul, last
  4077ec:	mov	x2, x28
  4077f0:	bl	40a7a8 <__fxstatat@plt+0x77e8>
  4077f4:	cmp	x0, x28
  4077f8:	sub	x23, x23, x28
  4077fc:	b.eq	4077bc <__fxstatat@plt+0x47fc>  // b.none
  407800:	b	4078e8 <__fxstatat@plt+0x4928>
  407804:	mov	w22, wzr
  407808:	b	407830 <__fxstatat@plt+0x4870>
  40780c:	ldr	w8, [x19, #36]
  407810:	ldr	w0, [x19, #76]
  407814:	ldr	x1, [x19, #112]
  407818:	mov	x3, x23
  40781c:	cmp	w8, #0x3
  407820:	cset	w2, eq  // eq = none
  407824:	bl	4087b4 <__fxstatat@plt+0x57f4>
  407828:	tbz	w0, #0, 40792c <__fxstatat@plt+0x496c>
  40782c:	mov	w22, #0x1                   	// #1
  407830:	sub	sp, sp, #0x20
  407834:	ldr	w1, [x19, #76]
  407838:	ldr	x2, [x19, #40]
  40783c:	ldr	x3, [x19, #56]
  407840:	ldr	x4, [x19, #24]
  407844:	ldr	x6, [x19, #96]
  407848:	ldr	x7, [x19, #112]
  40784c:	sub	x8, x29, #0x1c
  407850:	str	x8, [sp, #16]
  407854:	sub	x8, x29, #0x18
  407858:	mov	w5, #0x1                   	// #1
  40785c:	mov	w0, w25
  407860:	stp	x26, x8, [sp]
  407864:	bl	408484 <__fxstatat@plt+0x54c4>
  407868:	add	sp, sp, #0x20
  40786c:	tbz	w0, #0, 40792c <__fxstatat@plt+0x496c>
  407870:	ldur	x8, [x29, #-24]
  407874:	ldr	x10, [x19, #48]
  407878:	ldurb	w9, [x29, #-28]
  40787c:	add	x28, x8, x21
  407880:	cmp	x28, x10
  407884:	b.eq	4078a4 <__fxstatat@plt+0x48e4>  // b.none
  407888:	ldr	x10, [x19, #456]
  40788c:	add	w20, w20, #0x1
  407890:	cmp	x10, x20
  407894:	b.hi	407700 <__fxstatat@plt+0x4740>  // b.pmore
  407898:	cmp	x8, #0x0
  40789c:	csel	w8, w22, w9, eq  // eq = none
  4078a0:	b	4078b8 <__fxstatat@plt+0x48f8>
  4078a4:	ldr	x28, [x19, #48]
  4078a8:	cmp	x8, #0x0
  4078ac:	csel	w8, w22, w9, eq  // eq = none
  4078b0:	mov	w9, #0x1                   	// #1
  4078b4:	strb	w9, [x19, #465]
  4078b8:	and	w20, w8, #0x1
  4078bc:	ldr	x0, [x19, #472]
  4078c0:	bl	402cf0 <free@plt>
  4078c4:	ldrb	w8, [x19, #465]
  4078c8:	str	xzr, [x19, #472]
  4078cc:	str	xzr, [x19, #456]
  4078d0:	cbz	w8, 4076e8 <__fxstatat@plt+0x4728>
  4078d4:	b	407ba8 <__fxstatat@plt+0x4be8>
  4078d8:	mov	w20, wzr
  4078dc:	b	4079a4 <__fxstatat@plt+0x49e4>
  4078e0:	mov	w26, #0x1                   	// #1
  4078e4:	b	407abc <__fxstatat@plt+0x4afc>
  4078e8:	bl	402f10 <__errno_location@plt>
  4078ec:	ldr	w23, [x0]
  4078f0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4078f4:	add	x1, x1, #0x832
  4078f8:	mov	w2, #0x5                   	// #5
  4078fc:	mov	x0, xzr
  407900:	bl	402e70 <dcgettext@plt>
  407904:	ldr	x2, [x19, #112]
  407908:	mov	x28, x0
  40790c:	mov	w1, #0x3                   	// #3
  407910:	mov	w0, wzr
  407914:	bl	40d0e0 <__fxstatat@plt+0xa120>
  407918:	mov	x3, x0
  40791c:	mov	w0, wzr
  407920:	mov	w1, w23
  407924:	mov	x2, x28
  407928:	bl	402850 <error@plt>
  40792c:	ldr	x0, [x19, #472]
  407930:	bl	402cf0 <free@plt>
  407934:	str	xzr, [x19, #472]
  407938:	str	xzr, [x19, #456]
  40793c:	mov	w26, wzr
  407940:	b	407344 <__fxstatat@plt+0x4384>
  407944:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407948:	add	x1, x1, #0x77b
  40794c:	mov	w2, #0x5                   	// #5
  407950:	mov	x0, xzr
  407954:	bl	402e70 <dcgettext@plt>
  407958:	mov	x23, x0
  40795c:	mov	w0, #0x4                   	// #4
  407960:	mov	x1, x22
  407964:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  407968:	mov	x3, x0
  40796c:	mov	w0, wzr
  407970:	mov	w1, wzr
  407974:	mov	x2, x23
  407978:	bl	402850 <error@plt>
  40797c:	mov	w8, #0x1                   	// #1
  407980:	mov	w20, wzr
  407984:	mov	x27, xzr
  407988:	str	w8, [x19, #136]
  40798c:	b	406478 <__fxstatat@plt+0x34b8>
  407990:	ldr	x0, [x19, #112]
  407994:	mov	w1, #0x180                 	// #384
  407998:	bl	402a10 <chmod@plt>
  40799c:	cmp	w0, #0x0
  4079a0:	cset	w20, eq  // eq = none
  4079a4:	ldr	x8, [x19, #120]
  4079a8:	ldrb	w8, [x8, #35]
  4079ac:	cbz	w8, 4079c0 <__fxstatat@plt+0x4a00>
  4079b0:	ldr	x8, [x19, #120]
  4079b4:	ldrb	w8, [x8, #40]
  4079b8:	cbz	w8, 4079c8 <__fxstatat@plt+0x4a08>
  4079bc:	mov	w8, wzr
  4079c0:	mov	w9, #0x1                   	// #1
  4079c4:	b	4079dc <__fxstatat@plt+0x4a1c>
  4079c8:	ldr	x8, [x19, #120]
  4079cc:	mov	w9, wzr
  4079d0:	ldrb	w8, [x8, #41]
  4079d4:	cmp	w8, #0x0
  4079d8:	cset	w8, eq  // eq = none
  4079dc:	ldr	x10, [x19, #120]
  4079e0:	adrp	x4, 408000 <__fxstatat@plt+0x5040>
  4079e4:	add	x4, x4, #0x9b0
  4079e8:	ldrb	w10, [x10, #37]
  4079ec:	cbnz	w10, 407a00 <__fxstatat@plt+0x4a40>
  4079f0:	ldr	x10, [x19, #120]
  4079f4:	ldrb	w10, [x10, #33]
  4079f8:	cmp	w10, #0x0
  4079fc:	csel	x4, xzr, x4, eq  // eq = none
  407a00:	ldr	w14, [x19, #76]
  407a04:	adrp	x10, 408000 <__fxstatat@plt+0x5040>
  407a08:	adrp	x11, 408000 <__fxstatat@plt+0x5040>
  407a0c:	add	x10, x10, #0x90c
  407a10:	add	x11, x11, #0x884
  407a14:	cmp	w9, #0x0
  407a18:	orr	w8, w9, w8
  407a1c:	adrp	x12, 408000 <__fxstatat@plt+0x5040>
  407a20:	adrp	x13, 408000 <__fxstatat@plt+0x5040>
  407a24:	add	x9, x19, #0x1b0
  407a28:	csel	x10, x11, x10, ne  // ne = any
  407a2c:	cmp	w8, #0x0
  407a30:	add	x12, x12, #0x9a4
  407a34:	add	x13, x13, #0x9ac
  407a38:	orr	w14, w14, w25
  407a3c:	csel	x5, x9, xzr, ne  // ne = any
  407a40:	stp	x12, x13, [x19, #440]
  407a44:	str	x10, [x19, #432]
  407a48:	tbnz	w14, #31, 407a64 <__fxstatat@plt+0x4aa4>
  407a4c:	ldr	x0, [x19, #96]
  407a50:	ldr	x2, [x19, #112]
  407a54:	ldr	w3, [x19, #76]
  407a58:	mov	w1, w25
  407a5c:	bl	402d30 <attr_copy_fd@plt>
  407a60:	b	407a78 <__fxstatat@plt+0x4ab8>
  407a64:	ldr	x0, [x19, #96]
  407a68:	ldr	x1, [x19, #112]
  407a6c:	mov	x2, x4
  407a70:	mov	x3, x5
  407a74:	bl	402dc0 <attr_copy_file@plt>
  407a78:	cbz	w0, 407a8c <__fxstatat@plt+0x4acc>
  407a7c:	ldr	x8, [x19, #120]
  407a80:	ldrb	w8, [x8, #40]
  407a84:	eor	w26, w8, #0x1
  407a88:	b	407a90 <__fxstatat@plt+0x4ad0>
  407a8c:	mov	w26, #0x1                   	// #1
  407a90:	cbz	w20, 407abc <__fxstatat@plt+0x4afc>
  407a94:	ldr	w8, [x19, #152]
  407a98:	ldr	w9, [x19, #160]
  407a9c:	bic	w1, w8, w9
  407aa0:	ldr	w8, [x19, #76]
  407aa4:	tbnz	w8, #31, 407ab4 <__fxstatat@plt+0x4af4>
  407aa8:	ldr	w0, [x19, #76]
  407aac:	bl	402ae0 <fchmod@plt>
  407ab0:	b	407abc <__fxstatat@plt+0x4afc>
  407ab4:	ldr	x0, [x19, #112]
  407ab8:	bl	402a10 <chmod@plt>
  407abc:	ldr	x8, [x19, #120]
  407ac0:	ldrb	w8, [x8, #30]
  407ac4:	cbnz	w8, 407ad0 <__fxstatat@plt+0x4b10>
  407ac8:	ldrb	w8, [x24]
  407acc:	cbz	w8, 407b00 <__fxstatat@plt+0x4b40>
  407ad0:	ldr	x0, [x19, #96]
  407ad4:	ldr	x2, [x19, #112]
  407ad8:	ldr	w3, [x19, #76]
  407adc:	ldr	w4, [x19, #64]
  407ae0:	mov	w1, w25
  407ae4:	bl	4091d8 <__fxstatat@plt+0x6218>
  407ae8:	cbz	w0, 407344 <__fxstatat@plt+0x4384>
  407aec:	ldr	x8, [x19, #120]
  407af0:	ldrb	w8, [x8, #36]
  407af4:	cmp	w8, #0x0
  407af8:	csel	w26, w26, wzr, eq  // eq = none
  407afc:	b	407344 <__fxstatat@plt+0x4384>
  407b00:	ldr	x8, [x19, #120]
  407b04:	ldrb	w8, [x8, #43]
  407b08:	cbz	w8, 407b18 <__fxstatat@plt+0x4b58>
  407b0c:	ldr	x8, [x19, #120]
  407b10:	ldr	w2, [x8, #16]
  407b14:	b	407b5c <__fxstatat@plt+0x4b9c>
  407b18:	ldr	w8, [x19, #136]
  407b1c:	tst	w8, #0xff
  407b20:	b.eq	407c08 <__fxstatat@plt+0x4c48>  // b.none
  407b24:	ldr	x8, [x19, #120]
  407b28:	ldrb	w8, [x8, #32]
  407b2c:	cbz	w8, 407c08 <__fxstatat@plt+0x4c48>
  407b30:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  407b34:	ldr	w8, [x20, #1024]
  407b38:	cmn	w8, #0x1
  407b3c:	b.ne	407b54 <__fxstatat@plt+0x4b94>  // b.any
  407b40:	mov	w0, wzr
  407b44:	bl	402ee0 <umask@plt>
  407b48:	str	w0, [x20, #1024]
  407b4c:	bl	402ee0 <umask@plt>
  407b50:	ldr	w8, [x20, #1024]
  407b54:	mov	w9, #0x1b6                 	// #438
  407b58:	bic	w2, w9, w8
  407b5c:	ldr	x0, [x19, #112]
  407b60:	ldr	w1, [x19, #76]
  407b64:	bl	409280 <__fxstatat@plt+0x62c0>
  407b68:	cmp	w0, #0x0
  407b6c:	b	407af8 <__fxstatat@plt+0x4b38>
  407b70:	bl	402f10 <__errno_location@plt>
  407b74:	ldr	w23, [x0]
  407b78:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407b7c:	add	x1, x1, #0x822
  407b80:	mov	w2, #0x5                   	// #5
  407b84:	mov	x0, xzr
  407b88:	bl	402e70 <dcgettext@plt>
  407b8c:	ldr	x1, [x19, #96]
  407b90:	mov	x28, x0
  407b94:	mov	w0, #0x4                   	// #4
  407b98:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  407b9c:	b	407918 <__fxstatat@plt+0x4958>
  407ba0:	ldrb	w8, [x19, #465]
  407ba4:	cbz	w8, 407d00 <__fxstatat@plt+0x4d40>
  407ba8:	ldr	x8, [x19, #48]
  407bac:	subs	x22, x8, x28
  407bb0:	b.gt	407c58 <__fxstatat@plt+0x4c98>
  407bb4:	tbnz	w20, #0, 407c58 <__fxstatat@plt+0x4c98>
  407bb8:	ldr	w8, [x19, #36]
  407bbc:	cmp	w8, #0x3
  407bc0:	b.ne	407440 <__fxstatat@plt+0x4480>  // b.any
  407bc4:	ldr	x8, [x19, #48]
  407bc8:	subs	x3, x8, x28
  407bcc:	b.le	407440 <__fxstatat@plt+0x4480>
  407bd0:	ldr	w0, [x19, #76]
  407bd4:	mov	w1, #0x3                   	// #3
  407bd8:	mov	x2, x28
  407bdc:	bl	402ec0 <fallocate@plt>
  407be0:	tbz	w0, #31, 407440 <__fxstatat@plt+0x4480>
  407be4:	bl	402f10 <__errno_location@plt>
  407be8:	ldr	w23, [x0]
  407bec:	cmp	w23, #0x26
  407bf0:	b.eq	407440 <__fxstatat@plt+0x4480>  // b.none
  407bf4:	cmp	w23, #0x5f
  407bf8:	b.eq	407440 <__fxstatat@plt+0x4480>  // b.none
  407bfc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407c00:	add	x1, x1, #0x843
  407c04:	b	407de4 <__fxstatat@plt+0x4e24>
  407c08:	ldr	w8, [x19, #160]
  407c0c:	cbz	w8, 407344 <__fxstatat@plt+0x4384>
  407c10:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  407c14:	ldr	w8, [x20, #1024]
  407c18:	cmn	w8, #0x1
  407c1c:	b.ne	407c34 <__fxstatat@plt+0x4c74>  // b.any
  407c20:	mov	w0, wzr
  407c24:	bl	402ee0 <umask@plt>
  407c28:	str	w0, [x20, #1024]
  407c2c:	bl	402ee0 <umask@plt>
  407c30:	ldr	w8, [x20, #1024]
  407c34:	ldr	w9, [x19, #160]
  407c38:	bics	wzr, w9, w8
  407c3c:	b.eq	407344 <__fxstatat@plt+0x4384>  // b.none
  407c40:	ldr	w8, [x19, #76]
  407c44:	tbnz	w8, #31, 407e04 <__fxstatat@plt+0x4e44>
  407c48:	ldr	w0, [x19, #76]
  407c4c:	ldr	w1, [x19, #152]
  407c50:	bl	402ae0 <fchmod@plt>
  407c54:	b	407e10 <__fxstatat@plt+0x4e50>
  407c58:	ldr	w8, [x19, #36]
  407c5c:	cmp	w8, #0x1
  407c60:	b.ne	407dc4 <__fxstatat@plt+0x4e04>  // b.any
  407c64:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407c68:	ldr	x8, [x8, #1312]
  407c6c:	cbnz	x8, 407cb8 <__fxstatat@plt+0x4cf8>
  407c70:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407c74:	ldrb	w8, [x8, #1320]
  407c78:	mov	w9, #0x20000               	// #131072
  407c7c:	mov	w1, #0x1                   	// #1
  407c80:	mov	w20, #0x1                   	// #1
  407c84:	cmp	w8, #0x0
  407c88:	mov	w8, #0x400                 	// #1024
  407c8c:	csel	x0, x8, x9, ne  // ne = any
  407c90:	bl	40f8f0 <__fxstatat@plt+0xc930>
  407c94:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407c98:	str	x0, [x8, #1312]
  407c9c:	cbnz	x0, 407cb8 <__fxstatat@plt+0x4cf8>
  407ca0:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  407ca4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407ca8:	add	x9, x9, #0x529
  407cac:	str	x9, [x8, #1312]
  407cb0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407cb4:	strb	w20, [x8, #1320]
  407cb8:	mov	w20, #0x20000               	// #131072
  407cbc:	mov	w26, #0x400                 	// #1024
  407cc0:	cbz	x22, 407bb8 <__fxstatat@plt+0x4bf8>
  407cc4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407cc8:	ldrb	w8, [x8, #1320]
  407ccc:	ldr	w0, [x19, #76]
  407cd0:	cmp	w8, #0x0
  407cd4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407cd8:	ldr	x1, [x8, #1312]
  407cdc:	csel	x8, x26, x20, ne  // ne = any
  407ce0:	cmp	x8, x22
  407ce4:	csel	x23, x8, x22, cc  // cc = lo, ul, last
  407ce8:	mov	x2, x23
  407cec:	bl	40a7a8 <__fxstatat@plt+0x77e8>
  407cf0:	cmp	x0, x23
  407cf4:	sub	x22, x22, x23
  407cf8:	b.eq	407cc0 <__fxstatat@plt+0x4d00>  // b.none
  407cfc:	b	407dd4 <__fxstatat@plt+0x4e14>
  407d00:	ldrb	w8, [x19, #464]
  407d04:	cbz	w8, 407e58 <__fxstatat@plt+0x4e98>
  407d08:	ldr	x8, [x19, #120]
  407d0c:	ldr	w9, [x19, #20]
  407d10:	ldr	w8, [x8, #12]
  407d14:	cmp	w9, #0x0
  407d18:	ldr	x9, [x19, #8]
  407d1c:	csel	x4, x9, xzr, ne  // ne = any
  407d20:	cmp	w8, #0x3
  407d24:	cset	w5, eq  // eq = none
  407d28:	sub	sp, sp, #0x20
  407d2c:	ldr	w1, [x19, #76]
  407d30:	ldr	x2, [x19, #40]
  407d34:	ldr	x3, [x19, #56]
  407d38:	ldr	x6, [x19, #96]
  407d3c:	ldr	x7, [x19, #112]
  407d40:	sub	x8, x29, #0x18
  407d44:	add	x9, x19, #0x1b0
  407d48:	mov	x10, #0xffffffffffffffff    	// #-1
  407d4c:	mov	w0, w25
  407d50:	stp	x9, x8, [sp, #8]
  407d54:	str	x10, [sp]
  407d58:	bl	408484 <__fxstatat@plt+0x54c4>
  407d5c:	add	sp, sp, #0x20
  407d60:	tbz	w0, #0, 407dbc <__fxstatat@plt+0x4dfc>
  407d64:	ldurb	w8, [x29, #-24]
  407d68:	cbz	w8, 407440 <__fxstatat@plt+0x4480>
  407d6c:	ldr	x1, [x19, #432]
  407d70:	ldr	w0, [x19, #76]
  407d74:	bl	402ea0 <ftruncate@plt>
  407d78:	tbz	w0, #31, 407440 <__fxstatat@plt+0x4480>
  407d7c:	bl	402f10 <__errno_location@plt>
  407d80:	ldr	w23, [x0]
  407d84:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407d88:	add	x1, x1, #0x7dc
  407d8c:	mov	w2, #0x5                   	// #5
  407d90:	mov	x0, xzr
  407d94:	bl	402e70 <dcgettext@plt>
  407d98:	ldr	x1, [x19, #112]
  407d9c:	mov	x28, x0
  407da0:	mov	w0, #0x4                   	// #4
  407da4:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  407da8:	mov	x3, x0
  407dac:	mov	w0, wzr
  407db0:	mov	w1, w23
  407db4:	mov	x2, x28
  407db8:	bl	402850 <error@plt>
  407dbc:	mov	w26, wzr
  407dc0:	b	407344 <__fxstatat@plt+0x4384>
  407dc4:	ldr	w0, [x19, #76]
  407dc8:	ldr	x1, [x19, #48]
  407dcc:	bl	402ea0 <ftruncate@plt>
  407dd0:	cbz	w0, 407bb8 <__fxstatat@plt+0x4bf8>
  407dd4:	bl	402f10 <__errno_location@plt>
  407dd8:	ldr	w23, [x0]
  407ddc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407de0:	add	x1, x1, #0x7dc
  407de4:	mov	w2, #0x5                   	// #5
  407de8:	mov	x0, xzr
  407dec:	bl	402e70 <dcgettext@plt>
  407df0:	ldr	x1, [x19, #112]
  407df4:	mov	x28, x0
  407df8:	mov	w0, #0x4                   	// #4
  407dfc:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  407e00:	b	407e88 <__fxstatat@plt+0x4ec8>
  407e04:	ldr	x0, [x19, #112]
  407e08:	ldr	w1, [x19, #152]
  407e0c:	bl	402a10 <chmod@plt>
  407e10:	cbz	w0, 407344 <__fxstatat@plt+0x4384>
  407e14:	bl	402f10 <__errno_location@plt>
  407e18:	ldr	w23, [x0]
  407e1c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407e20:	add	x1, x1, #0x620
  407e24:	mov	w2, #0x5                   	// #5
  407e28:	mov	x0, xzr
  407e2c:	bl	402e70 <dcgettext@plt>
  407e30:	ldr	x1, [x19, #112]
  407e34:	mov	x28, x0
  407e38:	mov	w0, #0x4                   	// #4
  407e3c:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  407e40:	mov	x3, x0
  407e44:	mov	w0, wzr
  407e48:	mov	w1, w23
  407e4c:	mov	x2, x28
  407e50:	bl	402850 <error@plt>
  407e54:	b	407aec <__fxstatat@plt+0x4b2c>
  407e58:	bl	402f10 <__errno_location@plt>
  407e5c:	ldr	w23, [x0]
  407e60:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407e64:	add	x1, x1, #0x803
  407e68:	mov	w2, #0x5                   	// #5
  407e6c:	mov	x0, xzr
  407e70:	bl	402e70 <dcgettext@plt>
  407e74:	ldr	x2, [x19, #96]
  407e78:	mov	x28, x0
  407e7c:	mov	w1, #0x3                   	// #3
  407e80:	mov	w0, wzr
  407e84:	bl	40d0e0 <__fxstatat@plt+0xa120>
  407e88:	mov	x3, x0
  407e8c:	mov	w0, wzr
  407e90:	mov	w1, w23
  407e94:	mov	x2, x28
  407e98:	bl	402850 <error@plt>
  407e9c:	mov	w26, wzr
  407ea0:	b	407344 <__fxstatat@plt+0x4384>
  407ea4:	stp	x29, x30, [sp, #-32]!
  407ea8:	movi	v0.2d, #0x0
  407eac:	str	x19, [sp, #16]
  407eb0:	mov	x29, sp
  407eb4:	mov	x19, x0
  407eb8:	stp	q0, q0, [x0, #48]
  407ebc:	stp	q0, q0, [x0, #16]
  407ec0:	str	q0, [x0]
  407ec4:	bl	402880 <geteuid@plt>
  407ec8:	cmp	w0, #0x0
  407ecc:	mov	w8, #0xffffffff            	// #-1
  407ed0:	cset	w9, eq  // eq = none
  407ed4:	strb	w9, [x19, #27]
  407ed8:	strb	w9, [x19, #26]
  407edc:	str	w8, [x19, #52]
  407ee0:	ldr	x19, [sp, #16]
  407ee4:	ldp	x29, x30, [sp], #32
  407ee8:	ret
  407eec:	stp	x29, x30, [sp, #-32]!
  407ef0:	str	x19, [sp, #16]
  407ef4:	mov	x29, sp
  407ef8:	mov	x19, x0
  407efc:	bl	402f10 <__errno_location@plt>
  407f00:	ldr	w8, [x0]
  407f04:	cmp	w8, #0x16
  407f08:	b.eq	407f14 <__fxstatat@plt+0x4f54>  // b.none
  407f0c:	cmp	w8, #0x1
  407f10:	b.ne	407f24 <__fxstatat@plt+0x4f64>  // b.any
  407f14:	ldrb	w8, [x19, #26]
  407f18:	cmp	w8, #0x0
  407f1c:	cset	w0, eq  // eq = none
  407f20:	b	407f28 <__fxstatat@plt+0x4f68>
  407f24:	mov	w0, wzr
  407f28:	ldr	x19, [sp, #16]
  407f2c:	ldp	x29, x30, [sp], #32
  407f30:	ret
  407f34:	stp	x29, x30, [sp, #-32]!
  407f38:	str	x19, [sp, #16]
  407f3c:	adrp	x19, 425000 <__fxstatat@plt+0x22040>
  407f40:	ldr	w0, [x19, #1024]
  407f44:	mov	x29, sp
  407f48:	cmn	w0, #0x1
  407f4c:	b.ne	407f64 <__fxstatat@plt+0x4fa4>  // b.any
  407f50:	mov	w0, wzr
  407f54:	bl	402ee0 <umask@plt>
  407f58:	str	w0, [x19, #1024]
  407f5c:	bl	402ee0 <umask@plt>
  407f60:	ldr	w0, [x19, #1024]
  407f64:	ldr	x19, [sp, #16]
  407f68:	ldp	x29, x30, [sp], #32
  407f6c:	ret
  407f70:	stp	x29, x30, [sp, #-48]!
  407f74:	stp	x20, x19, [sp, #32]
  407f78:	mov	x19, x1
  407f7c:	mov	x20, x0
  407f80:	tst	w4, #0x1
  407f84:	mov	w8, #0x400                 	// #1024
  407f88:	stp	x22, x21, [sp, #16]
  407f8c:	mov	w22, w3
  407f90:	csel	w4, w8, wzr, ne  // ne = any
  407f94:	and	w5, w2, #0x1
  407f98:	mov	w0, #0xffffff9c            	// #-100
  407f9c:	mov	w2, #0xffffff9c            	// #-100
  407fa0:	mov	w6, #0xffffffff            	// #-1
  407fa4:	mov	x1, x20
  407fa8:	mov	x3, x19
  407fac:	mov	x29, sp
  407fb0:	bl	408ebc <__fxstatat@plt+0x5efc>
  407fb4:	mov	w21, w0
  407fb8:	cmp	w0, #0x1
  407fbc:	b.lt	40801c <__fxstatat@plt+0x505c>  // b.tstop
  407fc0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407fc4:	add	x1, x1, #0x667
  407fc8:	mov	w2, #0x5                   	// #5
  407fcc:	mov	x0, xzr
  407fd0:	bl	402e70 <dcgettext@plt>
  407fd4:	mov	x22, x0
  407fd8:	mov	w1, #0x4                   	// #4
  407fdc:	mov	w0, wzr
  407fe0:	mov	x2, x19
  407fe4:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  407fe8:	mov	x19, x0
  407fec:	mov	w0, #0x1                   	// #1
  407ff0:	mov	w1, #0x4                   	// #4
  407ff4:	mov	x2, x20
  407ff8:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  407ffc:	mov	x4, x0
  408000:	mov	w0, wzr
  408004:	mov	w1, w21
  408008:	mov	x2, x22
  40800c:	mov	x3, x19
  408010:	bl	402850 <error@plt>
  408014:	mov	w20, wzr
  408018:	b	408060 <__fxstatat@plt+0x50a0>
  40801c:	mov	w20, #0x1                   	// #1
  408020:	cbz	w21, 408060 <__fxstatat@plt+0x50a0>
  408024:	tbz	w22, #0, 408060 <__fxstatat@plt+0x50a0>
  408028:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40802c:	add	x1, x1, #0x368
  408030:	mov	w2, #0x5                   	// #5
  408034:	mov	x0, xzr
  408038:	bl	402e70 <dcgettext@plt>
  40803c:	mov	x21, x0
  408040:	mov	w0, #0x4                   	// #4
  408044:	mov	x1, x19
  408048:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  40804c:	mov	x2, x0
  408050:	mov	w0, #0x1                   	// #1
  408054:	mov	x1, x21
  408058:	mov	w20, #0x1                   	// #1
  40805c:	bl	402a90 <__printf_chk@plt>
  408060:	mov	w0, w20
  408064:	ldp	x20, x19, [sp, #32]
  408068:	ldp	x22, x21, [sp, #16]
  40806c:	ldp	x29, x30, [sp], #48
  408070:	ret
  408074:	sub	sp, sp, #0x50
  408078:	stp	x29, x30, [sp, #16]
  40807c:	stp	x24, x23, [sp, #32]
  408080:	stp	x22, x21, [sp, #48]
  408084:	stp	x20, x19, [sp, #64]
  408088:	ldr	w8, [x2, #16]
  40808c:	mov	x19, x1
  408090:	add	x29, sp, #0x10
  408094:	and	w8, w8, #0xf000
  408098:	cmp	w8, #0xa, lsl #12
  40809c:	b.eq	4080f0 <__fxstatat@plt+0x5130>  // b.none
  4080a0:	mov	x20, x2
  4080a4:	mov	x22, x0
  4080a8:	bl	40f2c0 <__fxstatat@plt+0xc300>
  4080ac:	tbnz	w0, #0, 4080f0 <__fxstatat@plt+0x5130>
  4080b0:	mov	w1, #0x2                   	// #2
  4080b4:	mov	x0, x19
  4080b8:	bl	402940 <euidaccess@plt>
  4080bc:	cbz	w0, 4080f0 <__fxstatat@plt+0x5130>
  4080c0:	ldr	w0, [x20, #16]
  4080c4:	add	x1, sp, #0x4
  4080c8:	add	x24, sp, #0x4
  4080cc:	bl	40a564 <__fxstatat@plt+0x75a4>
  4080d0:	strb	wzr, [sp, #14]
  4080d4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4080d8:	ldrb	w9, [x22, #24]
  4080dc:	ldr	x21, [x8, #1152]
  4080e0:	cbz	w9, 40815c <__fxstatat@plt+0x519c>
  4080e4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4080e8:	add	x1, x1, #0x688
  4080ec:	b	408180 <__fxstatat@plt+0x51c0>
  4080f0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4080f4:	ldr	x20, [x8, #1152]
  4080f8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4080fc:	add	x1, x1, #0x6e6
  408100:	mov	w2, #0x5                   	// #5
  408104:	mov	x0, xzr
  408108:	bl	402e70 <dcgettext@plt>
  40810c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408110:	ldr	x21, [x8, #2392]
  408114:	mov	x22, x0
  408118:	mov	w0, #0x4                   	// #4
  40811c:	mov	x1, x19
  408120:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  408124:	mov	x4, x0
  408128:	mov	w1, #0x1                   	// #1
  40812c:	mov	x0, x20
  408130:	mov	x2, x22
  408134:	mov	x3, x21
  408138:	bl	402c70 <__fprintf_chk@plt>
  40813c:	bl	40f870 <__fxstatat@plt+0xc8b0>
  408140:	ldp	x20, x19, [sp, #64]
  408144:	ldp	x22, x21, [sp, #48]
  408148:	ldp	x24, x23, [sp, #32]
  40814c:	ldp	x29, x30, [sp, #16]
  408150:	and	w0, w0, #0x1
  408154:	add	sp, sp, #0x50
  408158:	ret
  40815c:	ldrb	w8, [x22, #21]
  408160:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408164:	add	x1, x1, #0x688
  408168:	cbnz	w8, 408180 <__fxstatat@plt+0x51c0>
  40816c:	ldrb	w8, [x22, #22]
  408170:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  408174:	add	x9, x9, #0x6b5
  408178:	cmp	w8, #0x0
  40817c:	csel	x1, x9, x1, eq  // eq = none
  408180:	mov	w2, #0x5                   	// #5
  408184:	mov	x0, xzr
  408188:	bl	402e70 <dcgettext@plt>
  40818c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408190:	ldr	x22, [x8, #2392]
  408194:	mov	x23, x0
  408198:	mov	w0, #0x4                   	// #4
  40819c:	mov	x1, x19
  4081a0:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4081a4:	ldr	w8, [x20, #16]
  4081a8:	mov	x4, x0
  4081ac:	orr	x6, x24, #0x1
  4081b0:	mov	w1, #0x1                   	// #1
  4081b4:	and	x5, x8, #0xfff
  4081b8:	mov	x0, x21
  4081bc:	mov	x2, x23
  4081c0:	mov	x3, x22
  4081c4:	bl	402c70 <__fprintf_chk@plt>
  4081c8:	b	40813c <__fxstatat@plt+0x517c>
  4081cc:	stp	x29, x30, [sp, #-48]!
  4081d0:	stp	x20, x19, [sp, #32]
  4081d4:	mov	x19, x2
  4081d8:	mov	x20, x1
  4081dc:	mov	x2, x0
  4081e0:	mov	w1, #0x4                   	// #4
  4081e4:	mov	w0, wzr
  4081e8:	str	x21, [sp, #16]
  4081ec:	mov	x29, sp
  4081f0:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4081f4:	mov	x21, x0
  4081f8:	mov	w0, #0x1                   	// #1
  4081fc:	mov	w1, #0x4                   	// #4
  408200:	mov	x2, x20
  408204:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  408208:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40820c:	mov	x3, x0
  408210:	add	x1, x1, #0x2d8
  408214:	mov	w0, #0x1                   	// #1
  408218:	mov	x2, x21
  40821c:	bl	402a90 <__printf_chk@plt>
  408220:	cbz	x19, 408258 <__fxstatat@plt+0x5298>
  408224:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408228:	add	x1, x1, #0x6f9
  40822c:	mov	w2, #0x5                   	// #5
  408230:	mov	x0, xzr
  408234:	bl	402e70 <dcgettext@plt>
  408238:	mov	x20, x0
  40823c:	mov	w0, #0x4                   	// #4
  408240:	mov	x1, x19
  408244:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  408248:	mov	x2, x0
  40824c:	mov	w0, #0x1                   	// #1
  408250:	mov	x1, x20
  408254:	bl	402a90 <__printf_chk@plt>
  408258:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40825c:	ldr	x0, [x8, #1176]
  408260:	ldp	x8, x9, [x0, #40]
  408264:	cmp	x8, x9
  408268:	b.cs	40828c <__fxstatat@plt+0x52cc>  // b.hs, b.nlast
  40826c:	add	x9, x8, #0x1
  408270:	mov	w10, #0xa                   	// #10
  408274:	str	x9, [x0, #40]
  408278:	strb	w10, [x8]
  40827c:	ldp	x20, x19, [sp, #32]
  408280:	ldr	x21, [sp, #16]
  408284:	ldp	x29, x30, [sp], #48
  408288:	ret
  40828c:	ldp	x20, x19, [sp, #32]
  408290:	ldr	x21, [sp, #16]
  408294:	mov	w1, #0xa                   	// #10
  408298:	ldp	x29, x30, [sp], #48
  40829c:	b	402c00 <__overflow@plt>
  4082a0:	stp	x29, x30, [sp, #-64]!
  4082a4:	stp	x24, x23, [sp, #16]
  4082a8:	stp	x22, x21, [sp, #32]
  4082ac:	stp	x20, x19, [sp, #48]
  4082b0:	ldp	w22, w21, [x3, #24]
  4082b4:	mov	w23, w2
  4082b8:	mov	x20, x1
  4082bc:	mov	x19, x0
  4082c0:	mov	x29, sp
  4082c4:	tbnz	w4, #0, 408370 <__fxstatat@plt+0x53b0>
  4082c8:	ldrb	w8, [x19, #30]
  4082cc:	cbnz	w8, 4082d8 <__fxstatat@plt+0x5318>
  4082d0:	ldrb	w8, [x19, #24]
  4082d4:	cbz	w8, 408360 <__fxstatat@plt+0x53a0>
  4082d8:	add	x8, x3, #0x10
  4082dc:	ldr	w9, [x5, #16]
  4082e0:	ldr	w8, [x8]
  4082e4:	mov	x0, x20
  4082e8:	mov	w1, w23
  4082ec:	and	w8, w9, w8
  4082f0:	and	w2, w8, #0x1c0
  4082f4:	bl	40bbb0 <__fxstatat@plt+0x8bf0>
  4082f8:	cbz	w0, 408370 <__fxstatat@plt+0x53b0>
  4082fc:	bl	402f10 <__errno_location@plt>
  408300:	ldr	w21, [x0]
  408304:	cmp	w21, #0x16
  408308:	b.eq	408314 <__fxstatat@plt+0x5354>  // b.none
  40830c:	cmp	w21, #0x1
  408310:	b.ne	40831c <__fxstatat@plt+0x535c>  // b.any
  408314:	ldrb	w8, [x19, #27]
  408318:	cbz	w8, 408354 <__fxstatat@plt+0x5394>
  40831c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408320:	add	x1, x1, #0x8c3
  408324:	mov	w2, #0x5                   	// #5
  408328:	mov	x0, xzr
  40832c:	bl	402e70 <dcgettext@plt>
  408330:	mov	x22, x0
  408334:	mov	w0, #0x4                   	// #4
  408338:	mov	x1, x20
  40833c:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  408340:	mov	x3, x0
  408344:	mov	w0, wzr
  408348:	mov	w1, w21
  40834c:	mov	x2, x22
  408350:	bl	402850 <error@plt>
  408354:	ldrb	w8, [x19, #36]
  408358:	neg	w0, w8
  40835c:	b	408470 <__fxstatat@plt+0x54b0>
  408360:	ldrb	w8, [x19, #43]
  408364:	cbz	w8, 408370 <__fxstatat@plt+0x53b0>
  408368:	add	x8, x19, #0x10
  40836c:	b	4082dc <__fxstatat@plt+0x531c>
  408370:	cmn	w23, #0x1
  408374:	b.eq	4083c0 <__fxstatat@plt+0x5400>  // b.none
  408378:	mov	w0, w23
  40837c:	mov	w1, w22
  408380:	mov	w2, w21
  408384:	bl	402f60 <fchown@plt>
  408388:	cbz	w0, 408464 <__fxstatat@plt+0x54a4>
  40838c:	bl	402f10 <__errno_location@plt>
  408390:	ldr	w22, [x0]
  408394:	mov	x24, x0
  408398:	cmp	w22, #0x16
  40839c:	b.eq	4083a8 <__fxstatat@plt+0x53e8>  // b.none
  4083a0:	cmp	w22, #0x1
  4083a4:	b.ne	408404 <__fxstatat@plt+0x5444>  // b.any
  4083a8:	mov	w1, #0xffffffff            	// #-1
  4083ac:	mov	w0, w23
  4083b0:	mov	w2, w21
  4083b4:	bl	402f60 <fchown@plt>
  4083b8:	str	w22, [x24]
  4083bc:	b	408404 <__fxstatat@plt+0x5444>
  4083c0:	mov	x0, x20
  4083c4:	mov	w1, w22
  4083c8:	mov	w2, w21
  4083cc:	bl	402cc0 <lchown@plt>
  4083d0:	cbz	w0, 408464 <__fxstatat@plt+0x54a4>
  4083d4:	bl	402f10 <__errno_location@plt>
  4083d8:	ldr	w22, [x0]
  4083dc:	mov	x23, x0
  4083e0:	cmp	w22, #0x16
  4083e4:	b.eq	4083f0 <__fxstatat@plt+0x5430>  // b.none
  4083e8:	cmp	w22, #0x1
  4083ec:	b.ne	408404 <__fxstatat@plt+0x5444>  // b.any
  4083f0:	mov	w1, #0xffffffff            	// #-1
  4083f4:	mov	x0, x20
  4083f8:	mov	w2, w21
  4083fc:	bl	402cc0 <lchown@plt>
  408400:	str	w22, [x23]
  408404:	cmp	w22, #0x16
  408408:	b.eq	408414 <__fxstatat@plt+0x5454>  // b.none
  40840c:	cmp	w22, #0x1
  408410:	b.ne	40841c <__fxstatat@plt+0x545c>  // b.any
  408414:	ldrb	w8, [x19, #26]
  408418:	cbz	w8, 40846c <__fxstatat@plt+0x54ac>
  40841c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408420:	add	x1, x1, #0xe9
  408424:	mov	w2, #0x5                   	// #5
  408428:	mov	x0, xzr
  40842c:	bl	402e70 <dcgettext@plt>
  408430:	mov	x21, x0
  408434:	mov	w0, #0x4                   	// #4
  408438:	mov	x1, x20
  40843c:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  408440:	mov	x3, x0
  408444:	mov	w0, wzr
  408448:	mov	w1, w22
  40844c:	mov	x2, x21
  408450:	bl	402850 <error@plt>
  408454:	ldrb	w8, [x19, #36]
  408458:	cbz	w8, 40846c <__fxstatat@plt+0x54ac>
  40845c:	mov	w0, #0xffffffff            	// #-1
  408460:	b	408470 <__fxstatat@plt+0x54b0>
  408464:	mov	w0, #0x1                   	// #1
  408468:	b	408470 <__fxstatat@plt+0x54b0>
  40846c:	mov	w0, wzr
  408470:	ldp	x20, x19, [sp, #48]
  408474:	ldp	x22, x21, [sp, #32]
  408478:	ldp	x24, x23, [sp, #16]
  40847c:	ldp	x29, x30, [sp], #64
  408480:	ret
  408484:	sub	sp, sp, #0xc0
  408488:	stp	x29, x30, [sp, #96]
  40848c:	add	x29, sp, #0x60
  408490:	stp	x28, x27, [sp, #112]
  408494:	stp	x26, x25, [sp, #128]
  408498:	ldp	x26, x8, [x29, #104]
  40849c:	ldr	x27, [x29, #96]
  4084a0:	stp	x24, x23, [sp, #144]
  4084a4:	stp	x22, x21, [sp, #160]
  4084a8:	stp	x20, x19, [sp, #176]
  4084ac:	stur	x7, [x29, #-24]
  4084b0:	stur	w5, [x29, #-28]
  4084b4:	stur	w1, [x29, #-12]
  4084b8:	str	x8, [sp, #40]
  4084bc:	strb	wzr, [x8]
  4084c0:	str	xzr, [x26]
  4084c4:	cbz	x27, 4086dc <__fxstatat@plt+0x571c>
  4084c8:	cmp	x4, #0x0
  4084cc:	mov	x22, x4
  4084d0:	mov	x21, x3
  4084d4:	mov	x23, x2
  4084d8:	mov	w25, w0
  4084dc:	mov	w24, wzr
  4084e0:	mov	x19, xzr
  4084e4:	csel	x8, x4, x3, ne  // ne = any
  4084e8:	str	x6, [sp]
  4084ec:	stur	x8, [x29, #-40]
  4084f0:	stp	x2, x3, [sp, #24]
  4084f4:	str	w0, [sp, #20]
  4084f8:	str	x26, [sp, #8]
  4084fc:	cmp	x27, x21
  408500:	csel	x2, x27, x21, cc  // cc = lo, ul, last
  408504:	mov	w0, w25
  408508:	mov	x1, x23
  40850c:	bl	402e30 <read@plt>
  408510:	tbnz	x0, #63, 408684 <__fxstatat@plt+0x56c4>
  408514:	mov	x28, x0
  408518:	cbz	x0, 4086bc <__fxstatat@plt+0x56fc>
  40851c:	ldr	x8, [x26]
  408520:	sub	x27, x27, x28
  408524:	str	x27, [sp, #48]
  408528:	ldur	x27, [x29, #-40]
  40852c:	add	x8, x8, x28
  408530:	mov	x25, x23
  408534:	str	x8, [x26]
  408538:	stur	x23, [x29, #-8]
  40853c:	b	40855c <__fxstatat@plt+0x559c>
  408540:	mov	x19, x21
  408544:	stur	x25, [x29, #-8]
  408548:	mov	x22, x20
  40854c:	subs	x28, x28, x21
  408550:	add	x25, x25, x21
  408554:	mov	x27, x21
  408558:	b.eq	40869c <__fxstatat@plt+0x56dc>  // b.none
  40855c:	cmp	x27, x28
  408560:	mov	w26, w24
  408564:	csel	x21, x27, x28, cc  // cc = lo, ul, last
  408568:	cbz	x22, 4085c4 <__fxstatat@plt+0x5604>
  40856c:	mov	w24, w26
  408570:	cbz	x21, 4085c4 <__fxstatat@plt+0x5604>
  408574:	add	x8, x21, #0xf
  408578:	and	x9, x8, #0xf
  40857c:	orr	x8, x8, #0xfffffffffffffff0
  408580:	add	x9, x9, x25
  408584:	eor	x8, x8, #0xf
  408588:	add	x1, x9, #0x1
  40858c:	add	x2, x8, x21
  408590:	sub	x8, x21, #0x1
  408594:	mov	x9, x25
  408598:	ldrb	w10, [x9]
  40859c:	cbnz	w10, 408674 <__fxstatat@plt+0x56b4>
  4085a0:	cbz	x8, 40867c <__fxstatat@plt+0x56bc>
  4085a4:	add	x9, x9, #0x1
  4085a8:	and	x10, x8, #0xf
  4085ac:	sub	x8, x8, #0x1
  4085b0:	cbnz	x10, 408598 <__fxstatat@plt+0x55d8>
  4085b4:	mov	x0, x25
  4085b8:	bl	402b00 <bcmp@plt>
  4085bc:	cmp	w0, #0x0
  4085c0:	cset	w24, eq  // eq = none
  4085c4:	cmp	x21, #0x0
  4085c8:	cset	w9, ne  // ne = any
  4085cc:	cmp	x27, x28
  4085d0:	cset	w10, cc  // cc = lo, ul, last
  4085d4:	cmp	x19, #0x0
  4085d8:	eor	w8, w26, w24
  4085dc:	cset	w11, ne  // ne = any
  4085e0:	and	w27, w11, w8
  4085e4:	orr	w8, w10, w24
  4085e8:	and	w23, w9, w8
  4085ec:	tbnz	w27, #0, 40860c <__fxstatat@plt+0x564c>
  4085f0:	cbz	w23, 40860c <__fxstatat@plt+0x564c>
  4085f4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4085f8:	sub	x8, x8, x21
  4085fc:	cmp	x19, x8
  408600:	b.hi	4086e4 <__fxstatat@plt+0x5724>  // b.pmore
  408604:	add	x19, x21, x19
  408608:	b	40854c <__fxstatat@plt+0x558c>
  40860c:	cmp	w27, #0x0
  408610:	mov	x20, x22
  408614:	csel	x22, xzr, x21, ne  // ne = any
  408618:	add	x19, x22, x19
  40861c:	tbz	w26, #0, 408640 <__fxstatat@plt+0x5680>
  408620:	ldur	w8, [x29, #-28]
  408624:	ldur	w0, [x29, #-12]
  408628:	ldur	x1, [x29, #-24]
  40862c:	mov	x3, x19
  408630:	and	w2, w8, #0x1
  408634:	bl	4087b4 <__fxstatat@plt+0x57f4>
  408638:	tbnz	w0, #0, 408658 <__fxstatat@plt+0x5698>
  40863c:	b	40875c <__fxstatat@plt+0x579c>
  408640:	ldur	w0, [x29, #-12]
  408644:	ldur	x1, [x29, #-8]
  408648:	mov	x2, x19
  40864c:	bl	40a7a8 <__fxstatat@plt+0x77e8>
  408650:	cmp	x0, x19
  408654:	b.ne	40871c <__fxstatat@plt+0x575c>  // b.any
  408658:	tbnz	w23, #0, 408540 <__fxstatat@plt+0x5580>
  40865c:	cmp	x21, #0x0
  408660:	csel	x28, x28, xzr, ne  // ne = any
  408664:	cmp	w27, #0x0
  408668:	csel	x19, x21, xzr, ne  // ne = any
  40866c:	mov	x21, x22
  408670:	b	408544 <__fxstatat@plt+0x5584>
  408674:	mov	w24, wzr
  408678:	b	4085c4 <__fxstatat@plt+0x5604>
  40867c:	mov	w24, #0x1                   	// #1
  408680:	b	4085c4 <__fxstatat@plt+0x5604>
  408684:	bl	402f10 <__errno_location@plt>
  408688:	ldr	w20, [x0]
  40868c:	cmp	w20, #0x4
  408690:	b.ne	408780 <__fxstatat@plt+0x57c0>  // b.any
  408694:	cbnz	x27, 4084fc <__fxstatat@plt+0x553c>
  408698:	b	4086bc <__fxstatat@plt+0x56fc>
  40869c:	ldp	x21, x9, [sp, #32]
  4086a0:	ldr	x23, [sp, #24]
  4086a4:	ldr	w25, [sp, #20]
  4086a8:	ldr	x26, [sp, #8]
  4086ac:	ldr	x27, [sp, #48]
  4086b0:	and	w8, w24, #0x1
  4086b4:	strb	w8, [x9]
  4086b8:	cbnz	x27, 4084fc <__fxstatat@plt+0x553c>
  4086bc:	tbz	w24, #0, 4086dc <__fxstatat@plt+0x571c>
  4086c0:	ldur	w8, [x29, #-28]
  4086c4:	ldur	w0, [x29, #-12]
  4086c8:	ldur	x1, [x29, #-24]
  4086cc:	mov	x3, x19
  4086d0:	and	w2, w8, #0x1
  4086d4:	bl	4087b4 <__fxstatat@plt+0x57f4>
  4086d8:	tbz	w0, #0, 40875c <__fxstatat@plt+0x579c>
  4086dc:	mov	w0, #0x1                   	// #1
  4086e0:	b	408760 <__fxstatat@plt+0x57a0>
  4086e4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4086e8:	add	x1, x1, #0x87b
  4086ec:	mov	w2, #0x5                   	// #5
  4086f0:	mov	x0, xzr
  4086f4:	bl	402e70 <dcgettext@plt>
  4086f8:	ldr	x1, [sp]
  4086fc:	mov	x19, x0
  408700:	mov	w0, #0x4                   	// #4
  408704:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  408708:	mov	x3, x0
  40870c:	mov	w0, wzr
  408710:	mov	w1, wzr
  408714:	mov	x2, x19
  408718:	b	408758 <__fxstatat@plt+0x5798>
  40871c:	bl	402f10 <__errno_location@plt>
  408720:	ldr	w20, [x0]
  408724:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408728:	add	x1, x1, #0x86a
  40872c:	mov	w2, #0x5                   	// #5
  408730:	mov	x0, xzr
  408734:	bl	402e70 <dcgettext@plt>
  408738:	ldur	x1, [x29, #-24]
  40873c:	mov	x21, x0
  408740:	mov	w0, #0x4                   	// #4
  408744:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  408748:	mov	x3, x0
  40874c:	mov	w0, wzr
  408750:	mov	w1, w20
  408754:	mov	x2, x21
  408758:	bl	402850 <error@plt>
  40875c:	mov	w0, wzr
  408760:	ldp	x20, x19, [sp, #176]
  408764:	ldp	x22, x21, [sp, #160]
  408768:	ldp	x24, x23, [sp, #144]
  40876c:	ldp	x26, x25, [sp, #128]
  408770:	ldp	x28, x27, [sp, #112]
  408774:	ldp	x29, x30, [sp, #96]
  408778:	add	sp, sp, #0xc0
  40877c:	ret
  408780:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408784:	add	x1, x1, #0x859
  408788:	mov	w2, #0x5                   	// #5
  40878c:	mov	x0, xzr
  408790:	bl	402e70 <dcgettext@plt>
  408794:	ldr	x1, [sp]
  408798:	mov	x19, x0
  40879c:	mov	w0, #0x4                   	// #4
  4087a0:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  4087a4:	mov	x3, x0
  4087a8:	mov	w0, wzr
  4087ac:	mov	w1, w20
  4087b0:	b	408714 <__fxstatat@plt+0x5754>
  4087b4:	stp	x29, x30, [sp, #-48]!
  4087b8:	stp	x22, x21, [sp, #16]
  4087bc:	stp	x20, x19, [sp, #32]
  4087c0:	mov	w22, w2
  4087c4:	mov	x19, x1
  4087c8:	mov	w2, #0x1                   	// #1
  4087cc:	mov	x1, x3
  4087d0:	mov	x29, sp
  4087d4:	mov	x20, x3
  4087d8:	mov	w21, w0
  4087dc:	bl	402950 <lseek@plt>
  4087e0:	tbnz	x0, #63, 408808 <__fxstatat@plt+0x5848>
  4087e4:	tbz	w22, #0, 408800 <__fxstatat@plt+0x5840>
  4087e8:	sub	x2, x0, x20
  4087ec:	mov	w1, #0x3                   	// #3
  4087f0:	mov	w0, w21
  4087f4:	mov	x3, x20
  4087f8:	bl	402ec0 <fallocate@plt>
  4087fc:	tbnz	w0, #31, 40885c <__fxstatat@plt+0x589c>
  408800:	mov	w0, #0x1                   	// #1
  408804:	b	40884c <__fxstatat@plt+0x588c>
  408808:	bl	402f10 <__errno_location@plt>
  40880c:	ldr	w20, [x0]
  408810:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408814:	add	x1, x1, #0x822
  408818:	mov	w2, #0x5                   	// #5
  40881c:	mov	x0, xzr
  408820:	bl	402e70 <dcgettext@plt>
  408824:	mov	x21, x0
  408828:	mov	w0, #0x4                   	// #4
  40882c:	mov	x1, x19
  408830:	bl	40ceb4 <__fxstatat@plt+0x9ef4>
  408834:	mov	x3, x0
  408838:	mov	w0, wzr
  40883c:	mov	w1, w20
  408840:	mov	x2, x21
  408844:	bl	402850 <error@plt>
  408848:	mov	w0, wzr
  40884c:	ldp	x20, x19, [sp, #32]
  408850:	ldp	x22, x21, [sp, #16]
  408854:	ldp	x29, x30, [sp], #48
  408858:	ret
  40885c:	bl	402f10 <__errno_location@plt>
  408860:	ldr	w20, [x0]
  408864:	mov	w0, #0x1                   	// #1
  408868:	cmp	w20, #0x26
  40886c:	b.eq	40884c <__fxstatat@plt+0x588c>  // b.none
  408870:	cmp	w20, #0x5f
  408874:	b.eq	40884c <__fxstatat@plt+0x588c>  // b.none
  408878:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40887c:	add	x1, x1, #0x843
  408880:	b	408818 <__fxstatat@plt+0x5858>
  408884:	sub	sp, sp, #0x110
  408888:	stp	x29, x30, [sp, #240]
  40888c:	add	x29, sp, #0xf0
  408890:	stp	x28, x19, [sp, #256]
  408894:	mov	x19, x1
  408898:	stp	x2, x3, [x29, #-112]
  40889c:	stp	x4, x5, [x29, #-96]
  4088a0:	stp	x6, x7, [x29, #-80]
  4088a4:	stp	q1, q2, [sp, #16]
  4088a8:	stp	q3, q4, [sp, #48]
  4088ac:	str	q0, [sp]
  4088b0:	stp	q5, q6, [sp, #80]
  4088b4:	str	q7, [sp, #112]
  4088b8:	bl	402f10 <__errno_location@plt>
  4088bc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4088c0:	mov	x9, sp
  4088c4:	movk	x8, #0xff80, lsl #32
  4088c8:	sub	x10, x29, #0x70
  4088cc:	add	x9, x9, #0x80
  4088d0:	ldr	w1, [x0]
  4088d4:	stp	x9, x8, [x29, #-16]
  4088d8:	add	x8, x29, #0x20
  4088dc:	add	x9, x10, #0x30
  4088e0:	stp	x8, x9, [x29, #-32]
  4088e4:	ldp	q0, q1, [x29, #-32]
  4088e8:	sub	x3, x29, #0x40
  4088ec:	mov	w0, wzr
  4088f0:	mov	x2, x19
  4088f4:	stp	q0, q1, [x29, #-64]
  4088f8:	bl	40eae0 <__fxstatat@plt+0xbb20>
  4088fc:	ldp	x28, x19, [sp, #256]
  408900:	ldp	x29, x30, [sp, #240]
  408904:	add	sp, sp, #0x110
  408908:	ret
  40890c:	sub	sp, sp, #0x110
  408910:	stp	x29, x30, [sp, #240]
  408914:	add	x29, sp, #0xf0
  408918:	stp	x28, x19, [sp, #256]
  40891c:	mov	x19, x1
  408920:	stp	x2, x3, [x29, #-112]
  408924:	stp	x4, x5, [x29, #-96]
  408928:	stp	x6, x7, [x29, #-80]
  40892c:	stp	q1, q2, [sp, #16]
  408930:	stp	q3, q4, [sp, #48]
  408934:	str	q0, [sp]
  408938:	stp	q5, q6, [sp, #80]
  40893c:	str	q7, [sp, #112]
  408940:	bl	402f10 <__errno_location@plt>
  408944:	ldr	w1, [x0]
  408948:	cmp	w1, #0x3d
  40894c:	b.eq	408994 <__fxstatat@plt+0x59d4>  // b.none
  408950:	cmp	w1, #0x5f
  408954:	b.eq	408994 <__fxstatat@plt+0x59d4>  // b.none
  408958:	mov	x8, #0xffffffffffffffd0    	// #-48
  40895c:	mov	x10, sp
  408960:	sub	x11, x29, #0x70
  408964:	movk	x8, #0xff80, lsl #32
  408968:	add	x9, x29, #0x20
  40896c:	add	x10, x10, #0x80
  408970:	add	x11, x11, #0x30
  408974:	stp	x10, x8, [x29, #-16]
  408978:	stp	x9, x11, [x29, #-32]
  40897c:	ldp	q0, q1, [x29, #-32]
  408980:	sub	x3, x29, #0x40
  408984:	mov	w0, wzr
  408988:	mov	x2, x19
  40898c:	stp	q0, q1, [x29, #-64]
  408990:	bl	40eae0 <__fxstatat@plt+0xbb20>
  408994:	ldp	x28, x19, [sp, #256]
  408998:	ldp	x29, x30, [sp, #240]
  40899c:	add	sp, sp, #0x110
  4089a0:	ret
  4089a4:	mov	w0, #0x4                   	// #4
  4089a8:	b	40ceb4 <__fxstatat@plt+0x9ef4>
  4089ac:	ret
  4089b0:	stp	x29, x30, [sp, #-32]!
  4089b4:	stp	x20, x19, [sp, #16]
  4089b8:	mov	x19, x1
  4089bc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4089c0:	add	x1, x1, #0x8df
  4089c4:	mov	w2, #0x10                  	// #16
  4089c8:	mov	x29, sp
  4089cc:	mov	x20, x0
  4089d0:	bl	402a60 <strncmp@plt>
  4089d4:	cbz	w0, 4089ec <__fxstatat@plt+0x5a2c>
  4089d8:	mov	x0, x20
  4089dc:	mov	x1, x19
  4089e0:	bl	402de0 <attr_copy_check_permissions@plt>
  4089e4:	cmp	w0, #0x0
  4089e8:	cset	w0, ne  // ne = any
  4089ec:	ldp	x20, x19, [sp, #16]
  4089f0:	ldp	x29, x30, [sp], #32
  4089f4:	ret
  4089f8:	sub	sp, sp, #0x40
  4089fc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408a00:	ldr	x8, [x8, #2352]
  408a04:	stp	x0, x1, [sp, #8]
  408a08:	add	x1, sp, #0x8
  408a0c:	stp	x29, x30, [sp, #32]
  408a10:	mov	x0, x8
  408a14:	str	x19, [sp, #48]
  408a18:	add	x29, sp, #0x20
  408a1c:	str	xzr, [sp, #24]
  408a20:	bl	40b708 <__fxstatat@plt+0x8748>
  408a24:	cbz	x0, 408a3c <__fxstatat@plt+0x5a7c>
  408a28:	mov	x19, x0
  408a2c:	ldr	x0, [x0, #16]
  408a30:	bl	402cf0 <free@plt>
  408a34:	mov	x0, x19
  408a38:	bl	402cf0 <free@plt>
  408a3c:	ldr	x19, [sp, #48]
  408a40:	ldp	x29, x30, [sp, #32]
  408a44:	add	sp, sp, #0x40
  408a48:	ret
  408a4c:	stp	x29, x30, [sp, #-32]!
  408a50:	str	x19, [sp, #16]
  408a54:	mov	x19, x0
  408a58:	ldr	x0, [x0, #16]
  408a5c:	mov	x29, sp
  408a60:	bl	402cf0 <free@plt>
  408a64:	mov	x0, x19
  408a68:	ldr	x19, [sp, #16]
  408a6c:	ldp	x29, x30, [sp], #32
  408a70:	b	402cf0 <free@plt>
  408a74:	sub	sp, sp, #0x30
  408a78:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408a7c:	ldr	x8, [x8, #2352]
  408a80:	stp	x0, x1, [sp, #8]
  408a84:	add	x1, sp, #0x8
  408a88:	stp	x29, x30, [sp, #32]
  408a8c:	mov	x0, x8
  408a90:	add	x29, sp, #0x20
  408a94:	bl	40a9e0 <__fxstatat@plt+0x7a20>
  408a98:	cbz	x0, 408aa0 <__fxstatat@plt+0x5ae0>
  408a9c:	ldr	x0, [x0, #16]
  408aa0:	ldp	x29, x30, [sp, #32]
  408aa4:	add	sp, sp, #0x30
  408aa8:	ret
  408aac:	stp	x29, x30, [sp, #-48]!
  408ab0:	stp	x22, x21, [sp, #16]
  408ab4:	mov	x22, x0
  408ab8:	mov	w0, #0x18                  	// #24
  408abc:	stp	x20, x19, [sp, #32]
  408ac0:	mov	x29, sp
  408ac4:	mov	x20, x2
  408ac8:	mov	x21, x1
  408acc:	bl	40f358 <__fxstatat@plt+0xc398>
  408ad0:	mov	x19, x0
  408ad4:	mov	x0, x22
  408ad8:	bl	40f614 <__fxstatat@plt+0xc654>
  408adc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408ae0:	ldr	x8, [x8, #2352]
  408ae4:	stp	x20, x0, [x19, #8]
  408ae8:	mov	x1, x19
  408aec:	str	x21, [x19]
  408af0:	mov	x0, x8
  408af4:	bl	40b6d0 <__fxstatat@plt+0x8710>
  408af8:	cbz	x0, 408b34 <__fxstatat@plt+0x5b74>
  408afc:	mov	x20, x0
  408b00:	cmp	x0, x19
  408b04:	b.eq	408b20 <__fxstatat@plt+0x5b60>  // b.none
  408b08:	ldr	x0, [x19, #16]
  408b0c:	bl	402cf0 <free@plt>
  408b10:	mov	x0, x19
  408b14:	bl	402cf0 <free@plt>
  408b18:	ldr	x0, [x20, #16]
  408b1c:	b	408b24 <__fxstatat@plt+0x5b64>
  408b20:	mov	x0, xzr
  408b24:	ldp	x20, x19, [sp, #32]
  408b28:	ldp	x22, x21, [sp, #16]
  408b2c:	ldp	x29, x30, [sp], #48
  408b30:	ret
  408b34:	bl	40f66c <__fxstatat@plt+0xc6ac>
  408b38:	stp	x29, x30, [sp, #-16]!
  408b3c:	adrp	x2, 408000 <__fxstatat@plt+0x5040>
  408b40:	adrp	x3, 408000 <__fxstatat@plt+0x5040>
  408b44:	adrp	x4, 408000 <__fxstatat@plt+0x5040>
  408b48:	add	x2, x2, #0xb7c
  408b4c:	add	x3, x3, #0xb8c
  408b50:	add	x4, x4, #0xa4c
  408b54:	mov	w0, #0x67                  	// #103
  408b58:	mov	x1, xzr
  408b5c:	mov	x29, sp
  408b60:	bl	40acb8 <__fxstatat@plt+0x7cf8>
  408b64:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408b68:	str	x0, [x8, #2352]
  408b6c:	cbz	x0, 408b78 <__fxstatat@plt+0x5bb8>
  408b70:	ldp	x29, x30, [sp], #16
  408b74:	ret
  408b78:	bl	40f66c <__fxstatat@plt+0xc6ac>
  408b7c:	ldr	x8, [x0]
  408b80:	udiv	x9, x8, x1
  408b84:	msub	x0, x9, x1, x8
  408b88:	ret
  408b8c:	ldr	x8, [x0]
  408b90:	ldr	x9, [x1]
  408b94:	cmp	x8, x9
  408b98:	b.ne	408bb0 <__fxstatat@plt+0x5bf0>  // b.any
  408b9c:	ldr	x8, [x0, #8]
  408ba0:	ldr	x9, [x1, #8]
  408ba4:	cmp	x8, x9
  408ba8:	cset	w0, eq  // eq = none
  408bac:	ret
  408bb0:	mov	w0, wzr
  408bb4:	ret
  408bb8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408bbc:	ldr	x0, [x8, #2352]
  408bc0:	b	40af64 <__fxstatat@plt+0x7fa4>
  408bc4:	mov	w8, #0x1                   	// #1
  408bc8:	str	w0, [x1]
  408bcc:	str	xzr, [x1, #24]
  408bd0:	str	xzr, [x1, #40]
  408bd4:	str	xzr, [x1, #8]
  408bd8:	strh	wzr, [x1, #32]
  408bdc:	str	w8, [x1, #16]
  408be0:	ret
  408be4:	stp	x29, x30, [sp, #-96]!
  408be8:	stp	x28, x27, [sp, #16]
  408bec:	stp	x26, x25, [sp, #32]
  408bf0:	stp	x24, x23, [sp, #48]
  408bf4:	stp	x22, x21, [sp, #64]
  408bf8:	stp	x20, x19, [sp, #80]
  408bfc:	mov	x29, sp
  408c00:	sub	sp, sp, #0x1, lsl #12
  408c04:	sub	sp, sp, #0x10
  408c08:	ldr	x23, [x0, #40]
  408c0c:	mov	x19, x0
  408c10:	add	x0, sp, #0x8
  408c14:	mov	w2, #0x1000                	// #4096
  408c18:	mov	w1, wzr
  408c1c:	add	x20, sp, #0x8
  408c20:	bl	402ab0 <memset@plt>
  408c24:	ldr	x8, [x19, #8]
  408c28:	mov	w21, #0x48                  	// #72
  408c2c:	mov	w1, #0x660b                	// #26123
  408c30:	add	x2, sp, #0x8
  408c34:	str	x8, [sp, #8]
  408c38:	ldr	w9, [x19, #16]
  408c3c:	mvn	x8, x8
  408c40:	str	w21, [sp, #32]
  408c44:	str	x8, [sp, #16]
  408c48:	str	w9, [sp, #24]
  408c4c:	ldr	w0, [x19]
  408c50:	movk	w1, #0xc020, lsl #16
  408c54:	bl	402f90 <ioctl@plt>
  408c58:	tbnz	w0, #31, 408e10 <__fxstatat@plt+0x5e50>
  408c5c:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  408c60:	movk	x24, #0x5556
  408c64:	mov	w22, wzr
  408c68:	movk	x24, #0x555, lsl #48
  408c6c:	mov	w25, #0x18                  	// #24
  408c70:	mov	w27, #0x38                  	// #56
  408c74:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  408c78:	ldr	w8, [sp, #28]
  408c7c:	cbz	w8, 408e30 <__fxstatat@plt+0x5e70>
  408c80:	ldr	x9, [x19, #24]
  408c84:	mvn	x10, x8
  408c88:	cmp	x9, x10
  408c8c:	b.hi	408e98 <__fxstatat@plt+0x5ed8>  // b.pmore
  408c90:	add	x8, x9, x8
  408c94:	cmp	x8, x24
  408c98:	str	x8, [x19, #24]
  408c9c:	b.cs	408eb8 <__fxstatat@plt+0x5ef8>  // b.hs, b.nlast
  408ca0:	ldr	x0, [x19, #40]
  408ca4:	add	x8, x8, x8, lsl #1
  408ca8:	lsl	x1, x8, #3
  408cac:	sub	x23, x23, x0
  408cb0:	bl	40f3d8 <__fxstatat@plt+0xc418>
  408cb4:	str	x0, [x19, #40]
  408cb8:	ldr	w8, [sp, #28]
  408cbc:	add	x23, x0, x23
  408cc0:	cbz	w8, 408d80 <__fxstatat@plt+0x5dc0>
  408cc4:	mov	w9, wzr
  408cc8:	b	408ce4 <__fxstatat@plt+0x5d24>
  408ccc:	add	x10, x16, x10
  408cd0:	str	x10, [x23, #8]
  408cd4:	str	w14, [x23, #16]
  408cd8:	add	w9, w9, #0x1
  408cdc:	cmp	w9, w8
  408ce0:	b.cs	408d80 <__fxstatat@plt+0x5dc0>  // b.hs, b.nlast
  408ce4:	umaddl	x12, w9, w27, x20
  408ce8:	ldr	x11, [x12, #32]!
  408cec:	mov	x13, x12
  408cf0:	ldr	x10, [x13, #16]!
  408cf4:	sub	x14, x28, x10
  408cf8:	cmp	x11, x14
  408cfc:	b.hi	408e78 <__fxstatat@plt+0x5eb8>  // b.pmore
  408d00:	mov	w14, w9
  408d04:	cbz	w22, 408d3c <__fxstatat@plt+0x5d7c>
  408d08:	madd	x14, x14, x27, x20
  408d0c:	ldr	w14, [x14, #72]
  408d10:	ldr	w15, [x23, #16]
  408d14:	ldp	x17, x16, [x23]
  408d18:	and	w18, w14, #0xfffffffe
  408d1c:	cmp	w15, w18
  408d20:	add	x15, x16, x17
  408d24:	b.ne	408d30 <__fxstatat@plt+0x5d70>  // b.any
  408d28:	cmp	x15, x11
  408d2c:	b.eq	408ccc <__fxstatat@plt+0x5d0c>  // b.none
  408d30:	cmp	x15, x11
  408d34:	b.hi	408d48 <__fxstatat@plt+0x5d88>  // b.pmore
  408d38:	b	408d6c <__fxstatat@plt+0x5dac>
  408d3c:	ldr	x15, [x19, #8]
  408d40:	cmp	x15, x11
  408d44:	b.ls	408d64 <__fxstatat@plt+0x5da4>  // b.plast
  408d48:	sub	x11, x15, x11
  408d4c:	subs	x10, x10, x11
  408d50:	b.hi	408e10 <__fxstatat@plt+0x5e50>  // b.pmore
  408d54:	sub	w9, w9, #0x1
  408d58:	str	x15, [x12]
  408d5c:	str	x10, [x13]
  408d60:	b	408cd8 <__fxstatat@plt+0x5d18>
  408d64:	madd	x12, x14, x27, x20
  408d68:	ldr	w14, [x12, #72]
  408d6c:	umaddl	x23, w22, w25, x0
  408d70:	stp	x11, x10, [x23]
  408d74:	str	w14, [x23, #16]
  408d78:	add	w22, w22, #0x1
  408d7c:	b	408cd8 <__fxstatat@plt+0x5d18>
  408d80:	ldrb	w8, [x23, #16]
  408d84:	tbz	w8, #0, 408d90 <__fxstatat@plt+0x5dd0>
  408d88:	mov	w8, #0x1                   	// #1
  408d8c:	strb	w8, [x19, #33]
  408d90:	ldrb	w8, [x19, #33]
  408d94:	cmp	w22, #0x49
  408d98:	b.cc	408db4 <__fxstatat@plt+0x5df4>  // b.lo, b.ul, b.last
  408d9c:	cbnz	w8, 408e48 <__fxstatat@plt+0x5e88>
  408da0:	sub	w22, w22, #0x1
  408da4:	umaddl	x8, w22, w25, x0
  408da8:	sub	x23, x8, #0x18
  408dac:	str	x22, [x19, #24]
  408db0:	b	408dc0 <__fxstatat@plt+0x5e00>
  408db4:	mov	w9, w22
  408db8:	str	x9, [x19, #24]
  408dbc:	cbnz	w8, 408e50 <__fxstatat@plt+0x5e90>
  408dc0:	ldp	x8, x9, [x23]
  408dc4:	cmp	w22, #0x47
  408dc8:	add	x26, x9, x8
  408dcc:	str	x26, [x19, #8]
  408dd0:	b.hi	408e50 <__fxstatat@plt+0x5e90>  // b.pmore
  408dd4:	add	x0, sp, #0x8
  408dd8:	mov	w2, #0x1000                	// #4096
  408ddc:	mov	w1, wzr
  408de0:	bl	402ab0 <memset@plt>
  408de4:	ldr	w8, [x19, #16]
  408de8:	mvn	x9, x26
  408dec:	str	w21, [sp, #32]
  408df0:	stp	x26, x9, [sp, #8]
  408df4:	str	w8, [sp, #24]
  408df8:	ldr	w0, [x19]
  408dfc:	mov	w1, #0x660b                	// #26123
  408e00:	add	x2, sp, #0x8
  408e04:	movk	w1, #0xc020, lsl #16
  408e08:	bl	402f90 <ioctl@plt>
  408e0c:	tbz	w0, #31, 408c78 <__fxstatat@plt+0x5cb8>
  408e10:	ldr	x8, [x19, #8]
  408e14:	cbz	x8, 408e20 <__fxstatat@plt+0x5e60>
  408e18:	mov	w0, wzr
  408e1c:	b	408e54 <__fxstatat@plt+0x5e94>
  408e20:	mov	w0, wzr
  408e24:	mov	w8, #0x1                   	// #1
  408e28:	strb	w8, [x19, #32]
  408e2c:	b	408e54 <__fxstatat@plt+0x5e94>
  408e30:	ldr	x8, [x19, #8]
  408e34:	mov	w9, #0x1                   	// #1
  408e38:	strb	w9, [x19, #33]
  408e3c:	cmp	x8, #0x0
  408e40:	cset	w0, ne  // ne = any
  408e44:	b	408e54 <__fxstatat@plt+0x5e94>
  408e48:	mov	w8, w22
  408e4c:	str	x8, [x19, #24]
  408e50:	mov	w0, #0x1                   	// #1
  408e54:	add	sp, sp, #0x1, lsl #12
  408e58:	add	sp, sp, #0x10
  408e5c:	ldp	x20, x19, [sp, #80]
  408e60:	ldp	x22, x21, [sp, #64]
  408e64:	ldp	x24, x23, [sp, #48]
  408e68:	ldp	x26, x25, [sp, #32]
  408e6c:	ldp	x28, x27, [sp, #16]
  408e70:	ldp	x29, x30, [sp], #96
  408e74:	ret
  408e78:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  408e7c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408e80:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  408e84:	add	x0, x0, #0x966
  408e88:	add	x1, x1, #0x927
  408e8c:	add	x3, x3, #0x939
  408e90:	mov	w2, #0x8d                  	// #141
  408e94:	bl	402f00 <__assert_fail@plt>
  408e98:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  408e9c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408ea0:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  408ea4:	add	x0, x0, #0x8f0
  408ea8:	add	x1, x1, #0x927
  408eac:	add	x3, x3, #0x939
  408eb0:	mov	w2, #0x7e                  	// #126
  408eb4:	bl	402f00 <__assert_fail@plt>
  408eb8:	bl	40f66c <__fxstatat@plt+0xc6ac>
  408ebc:	sub	sp, sp, #0x170
  408ec0:	stp	x28, x25, [sp, #304]
  408ec4:	stp	x24, x23, [sp, #320]
  408ec8:	stp	x22, x21, [sp, #336]
  408ecc:	stp	x20, x19, [sp, #352]
  408ed0:	mov	w25, w6
  408ed4:	mov	w21, w5
  408ed8:	mov	w22, w4
  408edc:	mov	x20, x3
  408ee0:	mov	w19, w2
  408ee4:	mov	x23, x1
  408ee8:	mov	w24, w0
  408eec:	stp	x29, x30, [sp, #288]
  408ef0:	add	x29, sp, #0x120
  408ef4:	tbnz	w6, #31, 408f04 <__fxstatat@plt+0x5f44>
  408ef8:	cmp	w25, #0x11
  408efc:	b.eq	408f30 <__fxstatat@plt+0x5f70>  // b.none
  408f00:	b	409020 <__fxstatat@plt+0x6060>
  408f04:	mov	w0, w24
  408f08:	mov	x1, x23
  408f0c:	mov	w2, w19
  408f10:	mov	x3, x20
  408f14:	mov	w4, w22
  408f18:	bl	4028a0 <linkat@plt>
  408f1c:	cbz	w0, 408fc0 <__fxstatat@plt+0x6000>
  408f20:	bl	402f10 <__errno_location@plt>
  408f24:	ldr	w25, [x0]
  408f28:	cmp	w25, #0x11
  408f2c:	b.ne	409020 <__fxstatat@plt+0x6060>  // b.any
  408f30:	tbz	w21, #0, 409020 <__fxstatat@plt+0x6060>
  408f34:	mov	x0, x20
  408f38:	bl	40a2f4 <__fxstatat@plt+0x7334>
  408f3c:	sub	x25, x0, x20
  408f40:	add	x0, x25, #0x9
  408f44:	cmp	x0, #0x101
  408f48:	b.cs	408f54 <__fxstatat@plt+0x5f94>  // b.hs, b.nlast
  408f4c:	add	x21, sp, #0x20
  408f50:	b	408f60 <__fxstatat@plt+0x5fa0>
  408f54:	bl	4029f0 <malloc@plt>
  408f58:	mov	x21, x0
  408f5c:	cbz	x0, 408fec <__fxstatat@plt+0x602c>
  408f60:	mov	x3, #0xffffffffffffffff    	// #-1
  408f64:	mov	x0, x21
  408f68:	mov	x1, x20
  408f6c:	mov	x2, x25
  408f70:	bl	402e40 <__mempcpy_chk@plt>
  408f74:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  408f78:	add	x8, x8, #0x9a6
  408f7c:	ldr	x8, [x8]
  408f80:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  408f84:	strb	wzr, [x0, #8]
  408f88:	add	x3, x3, #0x40
  408f8c:	str	x8, [x0]
  408f90:	add	x2, sp, #0x8
  408f94:	mov	w4, #0x6                   	// #6
  408f98:	mov	x0, x21
  408f9c:	mov	w1, wzr
  408fa0:	str	w24, [sp, #8]
  408fa4:	str	x23, [sp, #16]
  408fa8:	stp	w19, w22, [sp, #24]
  408fac:	bl	40dba0 <__fxstatat@plt+0xabe0>
  408fb0:	cbz	w0, 408fc8 <__fxstatat@plt+0x6008>
  408fb4:	bl	402f10 <__errno_location@plt>
  408fb8:	ldr	w25, [x0]
  408fbc:	b	40900c <__fxstatat@plt+0x604c>
  408fc0:	mov	w25, wzr
  408fc4:	b	409020 <__fxstatat@plt+0x6060>
  408fc8:	mov	w0, w19
  408fcc:	mov	x1, x21
  408fd0:	mov	w2, w19
  408fd4:	mov	x3, x20
  408fd8:	bl	402d40 <renameat@plt>
  408fdc:	cbz	w0, 408ff8 <__fxstatat@plt+0x6038>
  408fe0:	bl	402f10 <__errno_location@plt>
  408fe4:	ldr	w25, [x0]
  408fe8:	b	408ffc <__fxstatat@plt+0x603c>
  408fec:	bl	402f10 <__errno_location@plt>
  408ff0:	ldr	w25, [x0]
  408ff4:	b	409020 <__fxstatat@plt+0x6060>
  408ff8:	mov	w25, #0xffffffff            	// #-1
  408ffc:	mov	w0, w19
  409000:	mov	x1, x21
  409004:	mov	w2, wzr
  409008:	bl	4028f0 <unlinkat@plt>
  40900c:	add	x8, sp, #0x20
  409010:	cmp	x21, x8
  409014:	b.eq	409020 <__fxstatat@plt+0x6060>  // b.none
  409018:	mov	x0, x21
  40901c:	bl	402cf0 <free@plt>
  409020:	mov	w0, w25
  409024:	ldp	x20, x19, [sp, #352]
  409028:	ldp	x22, x21, [sp, #336]
  40902c:	ldp	x24, x23, [sp, #320]
  409030:	ldp	x28, x25, [sp, #304]
  409034:	ldp	x29, x30, [sp, #288]
  409038:	add	sp, sp, #0x170
  40903c:	ret
  409040:	ldr	w8, [x1]
  409044:	ldr	x9, [x1, #8]
  409048:	ldp	w2, w4, [x1, #16]
  40904c:	mov	x3, x0
  409050:	mov	w0, w8
  409054:	mov	x1, x9
  409058:	b	4028a0 <linkat@plt>
  40905c:	sub	sp, sp, #0x150
  409060:	stp	x28, x23, [sp, #288]
  409064:	stp	x22, x21, [sp, #304]
  409068:	stp	x20, x19, [sp, #320]
  40906c:	mov	w23, w4
  409070:	mov	w21, w3
  409074:	mov	x20, x2
  409078:	mov	w19, w1
  40907c:	mov	x22, x0
  409080:	stp	x29, x30, [sp, #272]
  409084:	add	x29, sp, #0x110
  409088:	tbnz	w4, #31, 409098 <__fxstatat@plt+0x60d8>
  40908c:	cmp	w23, #0x11
  409090:	b.eq	4090bc <__fxstatat@plt+0x60fc>  // b.none
  409094:	b	4091a8 <__fxstatat@plt+0x61e8>
  409098:	mov	x0, x22
  40909c:	mov	w1, w19
  4090a0:	mov	x2, x20
  4090a4:	bl	402eb0 <symlinkat@plt>
  4090a8:	cbz	w0, 409148 <__fxstatat@plt+0x6188>
  4090ac:	bl	402f10 <__errno_location@plt>
  4090b0:	ldr	w23, [x0]
  4090b4:	cmp	w23, #0x11
  4090b8:	b.ne	4091a8 <__fxstatat@plt+0x61e8>  // b.any
  4090bc:	tbz	w21, #0, 4091a8 <__fxstatat@plt+0x61e8>
  4090c0:	mov	x0, x20
  4090c4:	bl	40a2f4 <__fxstatat@plt+0x7334>
  4090c8:	sub	x23, x0, x20
  4090cc:	add	x0, x23, #0x9
  4090d0:	cmp	x0, #0x101
  4090d4:	b.cs	4090e0 <__fxstatat@plt+0x6120>  // b.hs, b.nlast
  4090d8:	add	x21, sp, #0x10
  4090dc:	b	4090ec <__fxstatat@plt+0x612c>
  4090e0:	bl	4029f0 <malloc@plt>
  4090e4:	mov	x21, x0
  4090e8:	cbz	x0, 409184 <__fxstatat@plt+0x61c4>
  4090ec:	mov	x3, #0xffffffffffffffff    	// #-1
  4090f0:	mov	x0, x21
  4090f4:	mov	x1, x20
  4090f8:	mov	x2, x23
  4090fc:	bl	402e40 <__mempcpy_chk@plt>
  409100:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  409104:	add	x8, x8, #0x9a6
  409108:	ldr	x8, [x8]
  40910c:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  409110:	strb	wzr, [x0, #8]
  409114:	add	x3, x3, #0x1c4
  409118:	str	x8, [x0]
  40911c:	mov	x2, sp
  409120:	mov	w4, #0x6                   	// #6
  409124:	mov	x0, x21
  409128:	mov	w1, wzr
  40912c:	str	x22, [sp]
  409130:	str	w19, [sp, #8]
  409134:	bl	40dba0 <__fxstatat@plt+0xabe0>
  409138:	cbz	w0, 409150 <__fxstatat@plt+0x6190>
  40913c:	bl	402f10 <__errno_location@plt>
  409140:	ldr	w23, [x0]
  409144:	b	409194 <__fxstatat@plt+0x61d4>
  409148:	mov	w23, wzr
  40914c:	b	4091a8 <__fxstatat@plt+0x61e8>
  409150:	mov	w0, w19
  409154:	mov	x1, x21
  409158:	mov	w2, w19
  40915c:	mov	x3, x20
  409160:	bl	402d40 <renameat@plt>
  409164:	cbz	w0, 409190 <__fxstatat@plt+0x61d0>
  409168:	bl	402f10 <__errno_location@plt>
  40916c:	ldr	w23, [x0]
  409170:	mov	w0, w19
  409174:	mov	x1, x21
  409178:	mov	w2, wzr
  40917c:	bl	4028f0 <unlinkat@plt>
  409180:	b	409194 <__fxstatat@plt+0x61d4>
  409184:	bl	402f10 <__errno_location@plt>
  409188:	ldr	w23, [x0]
  40918c:	b	4091a8 <__fxstatat@plt+0x61e8>
  409190:	mov	w23, #0xffffffff            	// #-1
  409194:	add	x8, sp, #0x10
  409198:	cmp	x21, x8
  40919c:	b.eq	4091a8 <__fxstatat@plt+0x61e8>  // b.none
  4091a0:	mov	x0, x21
  4091a4:	bl	402cf0 <free@plt>
  4091a8:	mov	w0, w23
  4091ac:	ldp	x20, x19, [sp, #320]
  4091b0:	ldp	x22, x21, [sp, #304]
  4091b4:	ldp	x28, x23, [sp, #288]
  4091b8:	ldp	x29, x30, [sp, #272]
  4091bc:	add	sp, sp, #0x150
  4091c0:	ret
  4091c4:	ldr	x8, [x1]
  4091c8:	ldr	w1, [x1, #8]
  4091cc:	mov	x2, x0
  4091d0:	mov	x0, x8
  4091d4:	b	402eb0 <symlinkat@plt>
  4091d8:	stp	x29, x30, [sp, #-48]!
  4091dc:	stp	x22, x21, [sp, #16]
  4091e0:	stp	x20, x19, [sp, #32]
  4091e4:	mov	x29, sp
  4091e8:	mov	x20, x2
  4091ec:	mov	x21, x0
  4091f0:	bl	40bb50 <__fxstatat@plt+0x8b90>
  4091f4:	mov	w19, w0
  4091f8:	cmn	w0, #0x1
  4091fc:	b.eq	409230 <__fxstatat@plt+0x6270>  // b.none
  409200:	cmn	w19, #0x2
  409204:	b.ne	40926c <__fxstatat@plt+0x62ac>  // b.any
  409208:	bl	402f10 <__errno_location@plt>
  40920c:	ldr	w20, [x0]
  409210:	mov	x0, x21
  409214:	bl	40d320 <__fxstatat@plt+0xa360>
  409218:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40921c:	mov	x3, x0
  409220:	add	x2, x2, #0x46a
  409224:	mov	w0, wzr
  409228:	mov	w1, w20
  40922c:	b	409268 <__fxstatat@plt+0x62a8>
  409230:	bl	402f10 <__errno_location@plt>
  409234:	ldr	w21, [x0]
  409238:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40923c:	add	x1, x1, #0x620
  409240:	mov	w2, #0x5                   	// #5
  409244:	mov	x0, xzr
  409248:	bl	402e70 <dcgettext@plt>
  40924c:	mov	x22, x0
  409250:	mov	x0, x20
  409254:	bl	40d320 <__fxstatat@plt+0xa360>
  409258:	mov	x3, x0
  40925c:	mov	w0, wzr
  409260:	mov	w1, w21
  409264:	mov	x2, x22
  409268:	bl	402850 <error@plt>
  40926c:	mov	w0, w19
  409270:	ldp	x20, x19, [sp, #32]
  409274:	ldp	x22, x21, [sp, #16]
  409278:	ldp	x29, x30, [sp], #48
  40927c:	ret
  409280:	stp	x29, x30, [sp, #-48]!
  409284:	stp	x22, x21, [sp, #16]
  409288:	stp	x20, x19, [sp, #32]
  40928c:	mov	x29, sp
  409290:	mov	x20, x0
  409294:	bl	40bbb0 <__fxstatat@plt+0x8bf0>
  409298:	mov	w19, w0
  40929c:	cbz	w0, 4092dc <__fxstatat@plt+0x631c>
  4092a0:	bl	402f10 <__errno_location@plt>
  4092a4:	ldr	w21, [x0]
  4092a8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4092ac:	add	x1, x1, #0x8d
  4092b0:	mov	w2, #0x5                   	// #5
  4092b4:	mov	x0, xzr
  4092b8:	bl	402e70 <dcgettext@plt>
  4092bc:	mov	x22, x0
  4092c0:	mov	x0, x20
  4092c4:	bl	40d320 <__fxstatat@plt+0xa360>
  4092c8:	mov	x3, x0
  4092cc:	mov	w0, wzr
  4092d0:	mov	w1, w21
  4092d4:	mov	x2, x22
  4092d8:	bl	402850 <error@plt>
  4092dc:	mov	w0, w19
  4092e0:	ldp	x20, x19, [sp, #32]
  4092e4:	ldp	x22, x21, [sp, #16]
  4092e8:	ldp	x29, x30, [sp], #48
  4092ec:	ret
  4092f0:	stp	x29, x30, [sp, #-64]!
  4092f4:	cmp	x1, #0x401
  4092f8:	mov	w8, #0x401                 	// #1025
  4092fc:	stp	x20, x19, [sp, #48]
  409300:	mov	x19, x0
  409304:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  409308:	stp	x24, x23, [sp, #16]
  40930c:	stp	x22, x21, [sp, #32]
  409310:	mov	x29, sp
  409314:	b	40931c <__fxstatat@plt+0x635c>
  409318:	lsl	x20, x20, #1
  40931c:	mov	x0, x20
  409320:	bl	4029f0 <malloc@plt>
  409324:	mov	x21, x0
  409328:	cbz	x0, 4093ac <__fxstatat@plt+0x63ec>
  40932c:	mov	x0, x19
  409330:	mov	x1, x21
  409334:	mov	x2, x20
  409338:	bl	4028b0 <readlink@plt>
  40933c:	mov	x22, x0
  409340:	tbz	x0, #63, 409354 <__fxstatat@plt+0x6394>
  409344:	bl	402f10 <__errno_location@plt>
  409348:	ldr	w24, [x0]
  40934c:	cmp	w24, #0x22
  409350:	b.ne	409398 <__fxstatat@plt+0x63d8>  // b.any
  409354:	cmp	x22, x20
  409358:	b.cc	409390 <__fxstatat@plt+0x63d0>  // b.lo, b.ul, b.last
  40935c:	mov	x0, x21
  409360:	bl	402cf0 <free@plt>
  409364:	lsr	x8, x20, #62
  409368:	cbz	x8, 409318 <__fxstatat@plt+0x6358>
  40936c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409370:	cmp	x20, x8
  409374:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  409378:	b.cc	40931c <__fxstatat@plt+0x635c>  // b.lo, b.ul, b.last
  40937c:	bl	402f10 <__errno_location@plt>
  409380:	mov	x21, xzr
  409384:	mov	w8, #0xc                   	// #12
  409388:	str	w8, [x0]
  40938c:	b	4093ac <__fxstatat@plt+0x63ec>
  409390:	strb	wzr, [x21, x22]
  409394:	b	4093ac <__fxstatat@plt+0x63ec>
  409398:	mov	x23, x0
  40939c:	mov	x0, x21
  4093a0:	bl	402cf0 <free@plt>
  4093a4:	mov	x21, xzr
  4093a8:	str	w24, [x23]
  4093ac:	mov	x0, x21
  4093b0:	ldp	x20, x19, [sp, #48]
  4093b4:	ldp	x22, x21, [sp, #32]
  4093b8:	ldp	x24, x23, [sp, #16]
  4093bc:	ldp	x29, x30, [sp], #64
  4093c0:	ret
  4093c4:	mov	w0, #0x1                   	// #1
  4093c8:	b	4030dc <__fxstatat@plt+0x11c>
  4093cc:	stp	x29, x30, [sp, #-96]!
  4093d0:	stp	x28, x27, [sp, #16]
  4093d4:	stp	x26, x25, [sp, #32]
  4093d8:	stp	x24, x23, [sp, #48]
  4093dc:	stp	x22, x21, [sp, #64]
  4093e0:	stp	x20, x19, [sp, #80]
  4093e4:	mov	x29, sp
  4093e8:	mov	x19, x3
  4093ec:	mov	x20, x2
  4093f0:	mov	x24, x1
  4093f4:	mov	x21, x0
  4093f8:	bl	402820 <strlen@plt>
  4093fc:	ldr	x25, [x24]
  409400:	cbz	x25, 409490 <__fxstatat@plt+0x64d0>
  409404:	mov	x22, x0
  409408:	mov	w26, wzr
  40940c:	mov	x23, xzr
  409410:	add	x27, x24, #0x8
  409414:	mov	x28, #0xffffffffffffffff    	// #-1
  409418:	mov	x24, x20
  40941c:	b	409434 <__fxstatat@plt+0x6474>
  409420:	mov	x28, x23
  409424:	ldr	x25, [x27, x23, lsl #3]
  409428:	add	x23, x23, #0x1
  40942c:	add	x24, x24, x19
  409430:	cbz	x25, 409480 <__fxstatat@plt+0x64c0>
  409434:	mov	x0, x25
  409438:	mov	x1, x21
  40943c:	mov	x2, x22
  409440:	bl	402a60 <strncmp@plt>
  409444:	cbnz	w0, 409424 <__fxstatat@plt+0x6464>
  409448:	mov	x0, x25
  40944c:	bl	402820 <strlen@plt>
  409450:	cmp	x0, x22
  409454:	b.eq	409494 <__fxstatat@plt+0x64d4>  // b.none
  409458:	cmn	x28, #0x1
  40945c:	b.eq	409420 <__fxstatat@plt+0x6460>  // b.none
  409460:	cbz	x20, 409478 <__fxstatat@plt+0x64b8>
  409464:	madd	x0, x28, x19, x20
  409468:	mov	x1, x24
  40946c:	mov	x2, x19
  409470:	bl	402b00 <bcmp@plt>
  409474:	cbz	w0, 409424 <__fxstatat@plt+0x6464>
  409478:	mov	w26, #0x1                   	// #1
  40947c:	b	409424 <__fxstatat@plt+0x6464>
  409480:	tst	w26, #0x1
  409484:	mov	x8, #0xfffffffffffffffe    	// #-2
  409488:	csel	x0, x8, x28, ne  // ne = any
  40948c:	b	409498 <__fxstatat@plt+0x64d8>
  409490:	mov	x23, #0xffffffffffffffff    	// #-1
  409494:	mov	x0, x23
  409498:	ldp	x20, x19, [sp, #80]
  40949c:	ldp	x22, x21, [sp, #64]
  4094a0:	ldp	x24, x23, [sp, #48]
  4094a4:	ldp	x26, x25, [sp, #32]
  4094a8:	ldp	x28, x27, [sp, #16]
  4094ac:	ldp	x29, x30, [sp], #96
  4094b0:	ret
  4094b4:	stp	x29, x30, [sp, #-48]!
  4094b8:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  4094bc:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  4094c0:	add	x8, x8, #0x9cf
  4094c4:	add	x9, x9, #0x9b4
  4094c8:	cmn	x2, #0x1
  4094cc:	stp	x20, x19, [sp, #32]
  4094d0:	mov	x19, x1
  4094d4:	mov	x20, x0
  4094d8:	csel	x1, x9, x8, eq  // eq = none
  4094dc:	mov	w2, #0x5                   	// #5
  4094e0:	mov	x0, xzr
  4094e4:	str	x21, [sp, #16]
  4094e8:	mov	x29, sp
  4094ec:	bl	402e70 <dcgettext@plt>
  4094f0:	mov	x21, x0
  4094f4:	mov	w1, #0x8                   	// #8
  4094f8:	mov	w0, wzr
  4094fc:	mov	x2, x19
  409500:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  409504:	mov	x19, x0
  409508:	mov	w0, #0x1                   	// #1
  40950c:	mov	x1, x20
  409510:	bl	40d310 <__fxstatat@plt+0xa350>
  409514:	mov	x2, x21
  409518:	mov	x3, x19
  40951c:	ldp	x20, x19, [sp, #32]
  409520:	ldr	x21, [sp, #16]
  409524:	mov	x4, x0
  409528:	mov	w0, wzr
  40952c:	mov	w1, wzr
  409530:	ldp	x29, x30, [sp], #48
  409534:	b	402850 <error@plt>
  409538:	stp	x29, x30, [sp, #-96]!
  40953c:	stp	x20, x19, [sp, #80]
  409540:	mov	x20, x1
  409544:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  409548:	stp	x22, x21, [sp, #64]
  40954c:	mov	x19, x2
  409550:	mov	x21, x0
  409554:	add	x1, x1, #0x9ec
  409558:	mov	w2, #0x5                   	// #5
  40955c:	mov	x0, xzr
  409560:	stp	x28, x27, [sp, #16]
  409564:	stp	x26, x25, [sp, #32]
  409568:	stp	x24, x23, [sp, #48]
  40956c:	mov	x29, sp
  409570:	bl	402e70 <dcgettext@plt>
  409574:	adrp	x26, 425000 <__fxstatat@plt+0x22040>
  409578:	ldr	x1, [x26, #1152]
  40957c:	bl	402e80 <fputs_unlocked@plt>
  409580:	ldr	x24, [x21]
  409584:	cbz	x24, 409620 <__fxstatat@plt+0x6660>
  409588:	add	x28, x21, #0x8
  40958c:	adrp	x21, 413000 <__fxstatat@plt+0x10040>
  409590:	mov	x27, xzr
  409594:	mov	x23, xzr
  409598:	mov	x22, xzr
  40959c:	add	x21, x21, #0xa01
  4095a0:	b	4095dc <__fxstatat@plt+0x661c>
  4095a4:	mov	x25, xzr
  4095a8:	ldr	x23, [x26, #1152]
  4095ac:	mov	x0, x24
  4095b0:	bl	40d320 <__fxstatat@plt+0xa360>
  4095b4:	mov	x3, x0
  4095b8:	mov	w1, #0x1                   	// #1
  4095bc:	mov	x0, x23
  4095c0:	mov	x2, x21
  4095c4:	bl	402c70 <__fprintf_chk@plt>
  4095c8:	add	x23, x20, x25
  4095cc:	ldr	x24, [x28, x22, lsl #3]
  4095d0:	add	x22, x22, #0x1
  4095d4:	add	x27, x27, x19
  4095d8:	cbz	x24, 409620 <__fxstatat@plt+0x6660>
  4095dc:	cbz	x22, 4095a4 <__fxstatat@plt+0x65e4>
  4095e0:	add	x1, x20, x27
  4095e4:	mov	x0, x23
  4095e8:	mov	x2, x19
  4095ec:	bl	402b00 <bcmp@plt>
  4095f0:	mov	x25, x27
  4095f4:	cbnz	w0, 4095a8 <__fxstatat@plt+0x65e8>
  4095f8:	ldr	x25, [x26, #1152]
  4095fc:	mov	x0, x24
  409600:	bl	40d320 <__fxstatat@plt+0xa360>
  409604:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  409608:	mov	x3, x0
  40960c:	mov	w1, #0x1                   	// #1
  409610:	mov	x0, x25
  409614:	add	x2, x2, #0x468
  409618:	bl	402c70 <__fprintf_chk@plt>
  40961c:	b	4095cc <__fxstatat@plt+0x660c>
  409620:	ldr	x0, [x26, #1152]
  409624:	ldp	x8, x9, [x0, #40]
  409628:	cmp	x8, x9
  40962c:	b.cs	40965c <__fxstatat@plt+0x669c>  // b.hs, b.nlast
  409630:	add	x9, x8, #0x1
  409634:	mov	w10, #0xa                   	// #10
  409638:	str	x9, [x0, #40]
  40963c:	strb	w10, [x8]
  409640:	ldp	x20, x19, [sp, #80]
  409644:	ldp	x22, x21, [sp, #64]
  409648:	ldp	x24, x23, [sp, #48]
  40964c:	ldp	x26, x25, [sp, #32]
  409650:	ldp	x28, x27, [sp, #16]
  409654:	ldp	x29, x30, [sp], #96
  409658:	ret
  40965c:	ldp	x20, x19, [sp, #80]
  409660:	ldp	x22, x21, [sp, #64]
  409664:	ldp	x24, x23, [sp, #48]
  409668:	ldp	x26, x25, [sp, #32]
  40966c:	ldp	x28, x27, [sp, #16]
  409670:	mov	w1, #0xa                   	// #10
  409674:	ldp	x29, x30, [sp], #96
  409678:	b	402c00 <__overflow@plt>
  40967c:	sub	sp, sp, #0x80
  409680:	stp	x24, x23, [sp, #80]
  409684:	mov	x23, x0
  409688:	mov	x0, x1
  40968c:	stp	x29, x30, [sp, #32]
  409690:	stp	x28, x27, [sp, #48]
  409694:	stp	x26, x25, [sp, #64]
  409698:	stp	x22, x21, [sp, #96]
  40969c:	stp	x20, x19, [sp, #112]
  4096a0:	add	x29, sp, #0x20
  4096a4:	mov	x19, x5
  4096a8:	mov	x20, x4
  4096ac:	mov	x21, x3
  4096b0:	mov	x22, x2
  4096b4:	mov	x24, x1
  4096b8:	bl	402820 <strlen@plt>
  4096bc:	ldr	x28, [x22]
  4096c0:	cbz	x28, 409758 <__fxstatat@plt+0x6798>
  4096c4:	mov	x26, x0
  4096c8:	stur	x23, [x29, #-8]
  4096cc:	stp	x22, x19, [sp, #8]
  4096d0:	mov	w19, wzr
  4096d4:	mov	x25, xzr
  4096d8:	add	x23, x22, #0x8
  4096dc:	mov	x22, #0xffffffffffffffff    	// #-1
  4096e0:	mov	x27, x21
  4096e4:	b	4096fc <__fxstatat@plt+0x673c>
  4096e8:	mov	x22, x25
  4096ec:	ldr	x28, [x23, x25, lsl #3]
  4096f0:	add	x25, x25, #0x1
  4096f4:	add	x27, x27, x20
  4096f8:	cbz	x28, 409748 <__fxstatat@plt+0x6788>
  4096fc:	mov	x0, x28
  409700:	mov	x1, x24
  409704:	mov	x2, x26
  409708:	bl	402a60 <strncmp@plt>
  40970c:	cbnz	w0, 4096ec <__fxstatat@plt+0x672c>
  409710:	mov	x0, x28
  409714:	bl	402820 <strlen@plt>
  409718:	cmp	x0, x26
  40971c:	b.eq	409764 <__fxstatat@plt+0x67a4>  // b.none
  409720:	cmn	x22, #0x1
  409724:	b.eq	4096e8 <__fxstatat@plt+0x6728>  // b.none
  409728:	cbz	x21, 409740 <__fxstatat@plt+0x6780>
  40972c:	madd	x0, x22, x20, x21
  409730:	mov	x1, x27
  409734:	mov	x2, x20
  409738:	bl	402b00 <bcmp@plt>
  40973c:	cbz	w0, 4096ec <__fxstatat@plt+0x672c>
  409740:	mov	w19, #0x1                   	// #1
  409744:	b	4096ec <__fxstatat@plt+0x672c>
  409748:	ldur	x23, [x29, #-8]
  40974c:	tbnz	w19, #0, 409778 <__fxstatat@plt+0x67b8>
  409750:	tbz	x22, #63, 4097e4 <__fxstatat@plt+0x6824>
  409754:	b	409770 <__fxstatat@plt+0x67b0>
  409758:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40975c:	add	x1, x1, #0x9b4
  409760:	b	409784 <__fxstatat@plt+0x67c4>
  409764:	ldur	x23, [x29, #-8]
  409768:	mov	x22, x25
  40976c:	tbz	x22, #63, 4097e4 <__fxstatat@plt+0x6824>
  409770:	cmn	x22, #0x1
  409774:	b.eq	409808 <__fxstatat@plt+0x6848>  // b.none
  409778:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40977c:	add	x1, x1, #0x9cf
  409780:	ldp	x22, x19, [sp, #8]
  409784:	mov	w2, #0x5                   	// #5
  409788:	mov	x0, xzr
  40978c:	bl	402e70 <dcgettext@plt>
  409790:	mov	x25, x0
  409794:	mov	w1, #0x8                   	// #8
  409798:	mov	w0, wzr
  40979c:	mov	x2, x24
  4097a0:	bl	40ce1c <__fxstatat@plt+0x9e5c>
  4097a4:	mov	x24, x0
  4097a8:	mov	w0, #0x1                   	// #1
  4097ac:	mov	x1, x23
  4097b0:	bl	40d310 <__fxstatat@plt+0xa350>
  4097b4:	mov	x4, x0
  4097b8:	mov	w0, wzr
  4097bc:	mov	w1, wzr
  4097c0:	mov	x2, x25
  4097c4:	mov	x3, x24
  4097c8:	bl	402850 <error@plt>
  4097cc:	mov	x0, x22
  4097d0:	mov	x1, x21
  4097d4:	mov	x2, x20
  4097d8:	bl	409538 <__fxstatat@plt+0x6578>
  4097dc:	blr	x19
  4097e0:	mov	x22, #0xffffffffffffffff    	// #-1
  4097e4:	mov	x0, x22
  4097e8:	ldp	x20, x19, [sp, #112]
  4097ec:	ldp	x22, x21, [sp, #96]
  4097f0:	ldp	x24, x23, [sp, #80]
  4097f4:	ldp	x26, x25, [sp, #64]
  4097f8:	ldp	x28, x27, [sp, #48]
  4097fc:	ldp	x29, x30, [sp, #32]
  409800:	add	sp, sp, #0x80
  409804:	ret
  409808:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40980c:	add	x1, x1, #0x9b4
  409810:	b	409780 <__fxstatat@plt+0x67c0>
  409814:	stp	x29, x30, [sp, #-64]!
  409818:	stp	x22, x21, [sp, #32]
  40981c:	stp	x20, x19, [sp, #48]
  409820:	ldr	x20, [x1]
  409824:	str	x23, [sp, #16]
  409828:	mov	x29, sp
  40982c:	cbz	x20, 40987c <__fxstatat@plt+0x68bc>
  409830:	mov	x22, x2
  409834:	mov	x23, x1
  409838:	mov	x1, x2
  40983c:	mov	x2, x3
  409840:	mov	x19, x3
  409844:	mov	x21, x0
  409848:	bl	402b00 <bcmp@plt>
  40984c:	cbz	w0, 40987c <__fxstatat@plt+0x68bc>
  409850:	add	x22, x22, x19
  409854:	add	x23, x23, #0x8
  409858:	ldr	x20, [x23]
  40985c:	cbz	x20, 40987c <__fxstatat@plt+0x68bc>
  409860:	mov	x0, x21
  409864:	mov	x1, x22
  409868:	mov	x2, x19
  40986c:	bl	402b00 <bcmp@plt>
  409870:	add	x22, x22, x19
  409874:	add	x23, x23, #0x8
  409878:	cbnz	w0, 409858 <__fxstatat@plt+0x6898>
  40987c:	mov	x0, x20
  409880:	ldp	x20, x19, [sp, #48]
  409884:	ldp	x22, x21, [sp, #32]
  409888:	ldr	x23, [sp, #16]
  40988c:	ldp	x29, x30, [sp], #64
  409890:	ret
  409894:	stp	x29, x30, [sp, #-32]!
  409898:	stp	x20, x19, [sp, #16]
  40989c:	mov	x19, x0
  4098a0:	mov	x29, sp
  4098a4:	cbnz	x0, 4098bc <__fxstatat@plt+0x68fc>
  4098a8:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  4098ac:	add	x0, x0, #0xa09
  4098b0:	bl	402f20 <getenv@plt>
  4098b4:	mov	x19, x0
  4098b8:	cbz	x0, 4098e0 <__fxstatat@plt+0x6920>
  4098bc:	ldrb	w8, [x19]
  4098c0:	adrp	x20, 413000 <__fxstatat@plt+0x10040>
  4098c4:	add	x20, x20, #0xa21
  4098c8:	cbz	w8, 4098e8 <__fxstatat@plt+0x6928>
  4098cc:	mov	x0, x19
  4098d0:	bl	40a2f4 <__fxstatat@plt+0x7334>
  4098d4:	cmp	x19, x0
  4098d8:	csel	x20, x19, x20, eq  // eq = none
  4098dc:	b	4098e8 <__fxstatat@plt+0x6928>
  4098e0:	adrp	x20, 413000 <__fxstatat@plt+0x10040>
  4098e4:	add	x20, x20, #0xa21
  4098e8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4098ec:	str	x20, [x8, #2360]
  4098f0:	ldp	x20, x19, [sp, #16]
  4098f4:	ldp	x29, x30, [sp], #32
  4098f8:	ret
  4098fc:	sub	sp, sp, #0xe0
  409900:	str	w0, [sp, #28]
  409904:	mov	x0, x1
  409908:	stp	x29, x30, [sp, #128]
  40990c:	stp	x28, x27, [sp, #144]
  409910:	stp	x26, x25, [sp, #160]
  409914:	stp	x24, x23, [sp, #176]
  409918:	stp	x22, x21, [sp, #192]
  40991c:	stp	x20, x19, [sp, #208]
  409920:	add	x29, sp, #0x80
  409924:	mov	w22, w3
  409928:	mov	w21, w2
  40992c:	mov	x26, x1
  409930:	bl	40a2f4 <__fxstatat@plt+0x7334>
  409934:	sub	x25, x0, x26
  409938:	bl	402820 <strlen@plt>
  40993c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409940:	ldr	x19, [x8, #2360]
  409944:	add	x28, x25, x0
  409948:	cbnz	x19, 40999c <__fxstatat@plt+0x69dc>
  40994c:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  409950:	add	x0, x0, #0xa09
  409954:	mov	w20, w21
  409958:	bl	402f20 <getenv@plt>
  40995c:	cbz	x0, 409988 <__fxstatat@plt+0x69c8>
  409960:	ldrb	w8, [x0]
  409964:	adrp	x19, 413000 <__fxstatat@plt+0x10040>
  409968:	mov	x21, x0
  40996c:	add	x19, x19, #0xa21
  409970:	cbz	w8, 409990 <__fxstatat@plt+0x69d0>
  409974:	mov	x0, x21
  409978:	bl	40a2f4 <__fxstatat@plt+0x7334>
  40997c:	cmp	x21, x0
  409980:	csel	x19, x21, x19, eq  // eq = none
  409984:	b	409990 <__fxstatat@plt+0x69d0>
  409988:	adrp	x19, 413000 <__fxstatat@plt+0x10040>
  40998c:	add	x19, x19, #0xa21
  409990:	mov	w21, w20
  409994:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409998:	str	x19, [x8, #2360]
  40999c:	mov	x0, x19
  4099a0:	bl	402820 <strlen@plt>
  4099a4:	add	x9, x0, #0x1
  4099a8:	mov	w8, #0x9                   	// #9
  4099ac:	cmp	x9, #0x9
  4099b0:	stur	x9, [x29, #-48]
  4099b4:	csinc	x8, x8, x0, ls  // ls = plast
  4099b8:	add	x9, x28, #0x1
  4099bc:	add	x0, x9, x8
  4099c0:	stur	x9, [x29, #-24]
  4099c4:	str	x0, [sp, #56]
  4099c8:	bl	4029f0 <malloc@plt>
  4099cc:	mov	x23, x0
  4099d0:	cbz	x0, 409e74 <__fxstatat@plt+0x6eb4>
  4099d4:	mov	x27, xzr
  4099d8:	mov	w8, #0xffffffff            	// #-1
  4099dc:	add	x9, x28, #0x4
  4099e0:	stp	x9, xzr, [sp, #8]
  4099e4:	stur	w8, [x29, #-12]
  4099e8:	str	w22, [sp, #52]
  4099ec:	str	x26, [sp, #32]
  4099f0:	stur	x28, [x29, #-40]
  4099f4:	ldur	x2, [x29, #-24]
  4099f8:	mov	x0, x23
  4099fc:	mov	x1, x26
  409a00:	bl	402800 <memcpy@plt>
  409a04:	cmp	w21, #0x1
  409a08:	b.ne	409a24 <__fxstatat@plt+0x6a64>  // b.any
  409a0c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409a10:	ldr	x1, [x8, #2360]
  409a14:	ldur	x2, [x29, #-48]
  409a18:	add	x0, x23, x28
  409a1c:	bl	402800 <memcpy@plt>
  409a20:	b	409d7c <__fxstatat@plt+0x6dbc>
  409a24:	add	x19, x23, x25
  409a28:	mov	x0, x19
  409a2c:	bl	40a340 <__fxstatat@plt+0x7380>
  409a30:	mov	x28, x0
  409a34:	cbz	x27, 409a4c <__fxstatat@plt+0x6a8c>
  409a38:	mov	x0, x27
  409a3c:	bl	402ca0 <rewinddir@plt>
  409a40:	mov	w8, #0x2                   	// #2
  409a44:	stur	w8, [x29, #-28]
  409a48:	b	409ab8 <__fxstatat@plt+0x6af8>
  409a4c:	ldrh	w8, [x19]
  409a50:	ldr	w0, [sp, #28]
  409a54:	mov	w9, #0x2e                  	// #46
  409a58:	sub	x3, x29, #0xc
  409a5c:	mov	x1, x23
  409a60:	mov	w2, wzr
  409a64:	strh	w9, [x19]
  409a68:	sturh	w8, [x29, #-8]
  409a6c:	bl	40ba34 <__fxstatat@plt+0x8a74>
  409a70:	mov	x27, x0
  409a74:	cbz	x0, 409a80 <__fxstatat@plt+0x6ac0>
  409a78:	mov	w10, #0x2                   	// #2
  409a7c:	b	409a94 <__fxstatat@plt+0x6ad4>
  409a80:	bl	402f10 <__errno_location@plt>
  409a84:	ldr	w8, [x0]
  409a88:	cmp	w8, #0xc
  409a8c:	mov	w8, #0x2                   	// #2
  409a90:	cinc	w10, w8, eq  // eq = none
  409a94:	ldurh	w8, [x29, #-8]
  409a98:	add	x9, x19, x28
  409a9c:	strh	w8, [x19]
  409aa0:	mov	w8, #0x7e2e                	// #32302
  409aa4:	movk	w8, #0x7e31, lsl #16
  409aa8:	strb	wzr, [x9, #4]
  409aac:	str	w8, [x9]
  409ab0:	cbz	x27, 409cd8 <__fxstatat@plt+0x6d18>
  409ab4:	stur	w10, [x29, #-28]
  409ab8:	mov	x0, x27
  409abc:	bl	402b10 <readdir@plt>
  409ac0:	cbz	x0, 409ae8 <__fxstatat@plt+0x6b28>
  409ac4:	ldr	x8, [sp, #56]
  409ac8:	mov	x24, x0
  409acc:	stur	w21, [x29, #-60]
  409ad0:	add	x26, x28, #0x4
  409ad4:	add	x21, x28, #0x2
  409ad8:	str	x8, [sp, #40]
  409adc:	mov	w8, #0x1                   	// #1
  409ae0:	stur	x8, [x29, #-56]
  409ae4:	b	409b10 <__fxstatat@plt+0x6b50>
  409ae8:	ldur	x28, [x29, #-40]
  409aec:	b	409c94 <__fxstatat@plt+0x6cd4>
  409af0:	add	w9, w9, #0x1
  409af4:	strb	w9, [x8]
  409af8:	mov	w8, w22
  409afc:	stur	w22, [x29, #-28]
  409b00:	mov	x0, x27
  409b04:	bl	402b10 <readdir@plt>
  409b08:	mov	x24, x0
  409b0c:	cbz	x0, 409c84 <__fxstatat@plt+0x6cc4>
  409b10:	add	x19, x24, #0x13
  409b14:	mov	x0, x19
  409b18:	bl	402820 <strlen@plt>
  409b1c:	cmp	x0, x26
  409b20:	b.cc	409b00 <__fxstatat@plt+0x6b40>  // b.lo, b.ul, b.last
  409b24:	add	x0, x23, x25
  409b28:	mov	x1, x19
  409b2c:	mov	x2, x21
  409b30:	bl	402b00 <bcmp@plt>
  409b34:	cbnz	w0, 409b00 <__fxstatat@plt+0x6b40>
  409b38:	add	x19, x24, x28
  409b3c:	ldrb	w9, [x19, #21]!
  409b40:	sub	w8, w9, #0x31
  409b44:	cmp	w8, #0x8
  409b48:	b.hi	409b00 <__fxstatat@plt+0x6b40>  // b.pmore
  409b4c:	sub	x8, x19, #0x2
  409b50:	ldrb	w8, [x8, #3]
  409b54:	cmp	w9, #0x39
  409b58:	cset	w22, eq  // eq = none
  409b5c:	sub	w9, w8, #0x30
  409b60:	cmp	w9, #0x9
  409b64:	b.hi	409ba4 <__fxstatat@plt+0x6be4>  // b.pmore
  409b68:	add	x9, x24, x28
  409b6c:	mov	w10, #0x17                  	// #23
  409b70:	and	w11, w8, #0xff
  409b74:	ldrb	w8, [x9, x10]
  409b78:	cmp	w11, #0x39
  409b7c:	cset	w11, eq  // eq = none
  409b80:	and	w22, w11, w22
  409b84:	sub	w11, w8, #0x30
  409b88:	cmp	w11, #0xa
  409b8c:	add	x10, x10, #0x1
  409b90:	b.cc	409b70 <__fxstatat@plt+0x6bb0>  // b.lo, b.ul, b.last
  409b94:	sub	x20, x10, #0x16
  409b98:	cmp	w8, #0x7e
  409b9c:	b.ne	409b00 <__fxstatat@plt+0x6b40>  // b.any
  409ba0:	b	409bb0 <__fxstatat@plt+0x6bf0>
  409ba4:	mov	w20, #0x1                   	// #1
  409ba8:	cmp	w8, #0x7e
  409bac:	b.ne	409b00 <__fxstatat@plt+0x6b40>  // b.any
  409bb0:	add	x8, x20, x19
  409bb4:	ldrb	w8, [x8, #1]
  409bb8:	cbnz	w8, 409b00 <__fxstatat@plt+0x6b40>
  409bbc:	ldur	x8, [x29, #-56]
  409bc0:	cmp	x8, x20
  409bc4:	b.cs	409c5c <__fxstatat@plt+0x6c9c>  // b.hs, b.nlast
  409bc8:	ldr	x8, [sp, #8]
  409bcc:	add	x9, x20, x22
  409bd0:	stur	x9, [x29, #-56]
  409bd4:	add	x8, x8, x9
  409bd8:	ldr	x9, [sp, #40]
  409bdc:	cmp	x9, x8
  409be0:	b.cs	409c08 <__fxstatat@plt+0x6c48>  // b.hs, b.nlast
  409be4:	lsr	x9, x8, #62
  409be8:	cmp	x9, #0x0
  409bec:	cset	w9, eq  // eq = none
  409bf0:	lsl	x1, x8, x9
  409bf4:	mov	x0, x23
  409bf8:	str	x1, [sp, #40]
  409bfc:	bl	402b20 <realloc@plt>
  409c00:	cbz	x0, 409e5c <__fxstatat@plt+0x6e9c>
  409c04:	mov	x23, x0
  409c08:	ldur	x9, [x29, #-40]
  409c0c:	mov	w10, #0x7e2e                	// #32302
  409c10:	add	x2, x20, #0x2
  409c14:	mov	x1, x19
  409c18:	add	x8, x23, x9
  409c1c:	strh	w10, [x23, x9]
  409c20:	mov	w9, #0x30                  	// #48
  409c24:	strb	w9, [x8, #2]!
  409c28:	add	x24, x8, x22
  409c2c:	mov	x0, x24
  409c30:	bl	402800 <memcpy@plt>
  409c34:	add	x8, x24, x20
  409c38:	ldrb	w9, [x8, #-1]!
  409c3c:	cmp	w9, #0x39
  409c40:	b.ne	409af0 <__fxstatat@plt+0x6b30>  // b.any
  409c44:	mov	w10, #0x30                  	// #48
  409c48:	strb	w10, [x8]
  409c4c:	ldrb	w9, [x8, #-1]!
  409c50:	cmp	w9, #0x39
  409c54:	b.eq	409c48 <__fxstatat@plt+0x6c88>  // b.none
  409c58:	b	409af0 <__fxstatat@plt+0x6b30>
  409c5c:	b.ne	409b00 <__fxstatat@plt+0x6b40>  // b.any
  409c60:	ldur	x8, [x29, #-40]
  409c64:	ldur	x2, [x29, #-56]
  409c68:	mov	x1, x19
  409c6c:	add	x8, x23, x8
  409c70:	add	x0, x8, #0x2
  409c74:	bl	402c40 <memcmp@plt>
  409c78:	cmp	w0, #0x0
  409c7c:	b.gt	409b00 <__fxstatat@plt+0x6b40>
  409c80:	b	409bc8 <__fxstatat@plt+0x6c08>
  409c84:	ldr	w22, [sp, #52]
  409c88:	ldr	x26, [sp, #32]
  409c8c:	ldur	x28, [x29, #-40]
  409c90:	ldur	w21, [x29, #-60]
  409c94:	ldur	w10, [x29, #-28]
  409c98:	cmp	w10, #0x1
  409c9c:	b.eq	409ce4 <__fxstatat@plt+0x6d24>  // b.none
  409ca0:	cmp	w10, #0x2
  409ca4:	b.eq	409cb4 <__fxstatat@plt+0x6cf4>  // b.none
  409ca8:	cmp	w10, #0x3
  409cac:	b.ne	409d7c <__fxstatat@plt+0x6dbc>  // b.any
  409cb0:	b	409e5c <__fxstatat@plt+0x6e9c>
  409cb4:	cmp	w21, #0x2
  409cb8:	b.ne	409ce4 <__fxstatat@plt+0x6d24>  // b.any
  409cbc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409cc0:	ldr	x1, [x8, #2360]
  409cc4:	ldur	x2, [x29, #-48]
  409cc8:	add	x0, x23, x28
  409ccc:	bl	402800 <memcpy@plt>
  409cd0:	mov	w21, #0x1                   	// #1
  409cd4:	b	409ce4 <__fxstatat@plt+0x6d24>
  409cd8:	ldur	x28, [x29, #-40]
  409cdc:	cmp	w10, #0x1
  409ce0:	b.ne	409ca0 <__fxstatat@plt+0x6ce0>  // b.any
  409ce4:	ldur	w24, [x29, #-12]
  409ce8:	mov	x0, x23
  409cec:	mov	w20, w21
  409cf0:	bl	40a2f4 <__fxstatat@plt+0x7334>
  409cf4:	mov	x19, x0
  409cf8:	bl	40a340 <__fxstatat@plt+0x7380>
  409cfc:	mov	x21, x0
  409d00:	cmp	x0, #0xf
  409d04:	b.cc	409d50 <__fxstatat@plt+0x6d90>  // b.lo, b.ul, b.last
  409d08:	ldr	x9, [sp, #16]
  409d0c:	mov	x8, x9
  409d10:	cbnz	x9, 409d54 <__fxstatat@plt+0x6d94>
  409d14:	tbnz	w24, #31, 409dc4 <__fxstatat@plt+0x6e04>
  409d18:	bl	402f10 <__errno_location@plt>
  409d1c:	mov	x22, x26
  409d20:	mov	x26, x0
  409d24:	str	wzr, [x0]
  409d28:	mov	w1, #0x3                   	// #3
  409d2c:	mov	w0, w24
  409d30:	bl	402c10 <fpathconf@plt>
  409d34:	ldr	w8, [x26]
  409d38:	mov	x26, x22
  409d3c:	ldr	w22, [sp, #52]
  409d40:	cmp	w8, #0x0
  409d44:	cset	w8, eq  // eq = none
  409d48:	sub	x8, x0, x8
  409d4c:	b	409e04 <__fxstatat@plt+0x6e44>
  409d50:	mov	w8, #0xff                  	// #255
  409d54:	cmp	x8, x21
  409d58:	b.cs	409d78 <__fxstatat@plt+0x6db8>  // b.hs, b.nlast
  409d5c:	add	x9, x23, x28
  409d60:	sub	x9, x9, x19
  409d64:	sub	x10, x8, #0x1
  409d68:	cmp	x8, x9
  409d6c:	csel	x8, x9, x10, hi  // hi = pmore
  409d70:	mov	w9, #0x7e                  	// #126
  409d74:	strh	w9, [x19, x8]
  409d78:	mov	w21, w20
  409d7c:	tbz	w22, #0, 409e28 <__fxstatat@plt+0x6e68>
  409d80:	ldur	w2, [x29, #-12]
  409d84:	tbz	w2, #31, 409d94 <__fxstatat@plt+0x6dd4>
  409d88:	mov	x25, xzr
  409d8c:	mov	w2, #0xffffff9c            	// #-100
  409d90:	stur	w2, [x29, #-12]
  409d94:	cmp	w21, #0x1
  409d98:	cset	w4, ne  // ne = any
  409d9c:	add	x3, x23, x25
  409da0:	mov	w0, #0xffffff9c            	// #-100
  409da4:	mov	x1, x26
  409da8:	bl	40d470 <__fxstatat@plt+0xa4b0>
  409dac:	cbz	w0, 409e28 <__fxstatat@plt+0x6e68>
  409db0:	bl	402f10 <__errno_location@plt>
  409db4:	ldr	w20, [x0]
  409db8:	cmp	w20, #0x11
  409dbc:	b.eq	4099f4 <__fxstatat@plt+0x6a34>  // b.none
  409dc0:	b	409e38 <__fxstatat@plt+0x6e78>
  409dc4:	ldrh	w8, [x19]
  409dc8:	sturh	w8, [x29, #-4]
  409dcc:	mov	w8, #0x2e                  	// #46
  409dd0:	strh	w8, [x19]
  409dd4:	bl	402f10 <__errno_location@plt>
  409dd8:	mov	x24, x0
  409ddc:	str	wzr, [x0]
  409de0:	mov	w1, #0x3                   	// #3
  409de4:	mov	x0, x23
  409de8:	bl	402930 <pathconf@plt>
  409dec:	ldr	w8, [x24]
  409df0:	ldurh	w9, [x29, #-4]
  409df4:	cmp	w8, #0x0
  409df8:	cset	w8, eq  // eq = none
  409dfc:	sub	x8, x0, x8
  409e00:	strh	w9, [x19]
  409e04:	cmn	x8, #0x1
  409e08:	mov	w9, #0xe                   	// #14
  409e0c:	csinv	x9, x9, xzr, ne  // ne = any
  409e10:	cmp	x8, #0x0
  409e14:	csel	x8, x8, x9, ge  // ge = tcont
  409e18:	str	x8, [sp, #16]
  409e1c:	cmp	x8, x21
  409e20:	b.cc	409d5c <__fxstatat@plt+0x6d9c>  // b.lo, b.ul, b.last
  409e24:	b	409d78 <__fxstatat@plt+0x6db8>
  409e28:	cbz	x27, 409e74 <__fxstatat@plt+0x6eb4>
  409e2c:	mov	x0, x27
  409e30:	bl	402b70 <closedir@plt>
  409e34:	b	409e74 <__fxstatat@plt+0x6eb4>
  409e38:	mov	x19, x0
  409e3c:	cbz	x27, 409e48 <__fxstatat@plt+0x6e88>
  409e40:	mov	x0, x27
  409e44:	bl	402b70 <closedir@plt>
  409e48:	mov	x0, x23
  409e4c:	bl	402cf0 <free@plt>
  409e50:	mov	x23, xzr
  409e54:	str	w20, [x19]
  409e58:	b	409e74 <__fxstatat@plt+0x6eb4>
  409e5c:	mov	x0, x23
  409e60:	bl	402cf0 <free@plt>
  409e64:	bl	402f10 <__errno_location@plt>
  409e68:	mov	w8, #0xc                   	// #12
  409e6c:	mov	x23, xzr
  409e70:	str	w8, [x0]
  409e74:	mov	x0, x23
  409e78:	ldp	x20, x19, [sp, #208]
  409e7c:	ldp	x22, x21, [sp, #192]
  409e80:	ldp	x24, x23, [sp, #176]
  409e84:	ldp	x26, x25, [sp, #160]
  409e88:	ldp	x28, x27, [sp, #144]
  409e8c:	ldp	x29, x30, [sp, #128]
  409e90:	add	sp, sp, #0xe0
  409e94:	ret
  409e98:	mov	w3, #0x1                   	// #1
  409e9c:	b	4098fc <__fxstatat@plt+0x693c>
  409ea0:	stp	x29, x30, [sp, #-16]!
  409ea4:	mov	w3, wzr
  409ea8:	mov	x29, sp
  409eac:	bl	4098fc <__fxstatat@plt+0x693c>
  409eb0:	cbz	x0, 409ebc <__fxstatat@plt+0x6efc>
  409eb4:	ldp	x29, x30, [sp], #16
  409eb8:	ret
  409ebc:	bl	40f66c <__fxstatat@plt+0xc6ac>
  409ec0:	stp	x29, x30, [sp, #-32]!
  409ec4:	str	x19, [sp, #16]
  409ec8:	mov	x29, sp
  409ecc:	cbz	x1, 409f04 <__fxstatat@plt+0x6f44>
  409ed0:	ldrb	w8, [x1]
  409ed4:	cbz	w8, 409f04 <__fxstatat@plt+0x6f44>
  409ed8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409edc:	ldr	x5, [x8, #1040]
  409ee0:	adrp	x19, 413000 <__fxstatat@plt+0x10040>
  409ee4:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  409ee8:	add	x19, x19, #0xa28
  409eec:	add	x2, x2, #0xa48
  409ef0:	mov	w4, #0x4                   	// #4
  409ef4:	mov	x3, x19
  409ef8:	bl	40967c <__fxstatat@plt+0x66bc>
  409efc:	ldr	w0, [x19, x0, lsl #2]
  409f00:	b	409f08 <__fxstatat@plt+0x6f48>
  409f04:	mov	w0, #0x2                   	// #2
  409f08:	ldr	x19, [sp, #16]
  409f0c:	ldp	x29, x30, [sp], #32
  409f10:	ret
  409f14:	stp	x29, x30, [sp, #-32]!
  409f18:	str	x19, [sp, #16]
  409f1c:	mov	x29, sp
  409f20:	cbz	x1, 409f38 <__fxstatat@plt+0x6f78>
  409f24:	ldrb	w8, [x1]
  409f28:	cbz	w8, 409f38 <__fxstatat@plt+0x6f78>
  409f2c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409f30:	ldr	x5, [x8, #1040]
  409f34:	b	409f64 <__fxstatat@plt+0x6fa4>
  409f38:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  409f3c:	add	x0, x0, #0xa91
  409f40:	bl	402f20 <getenv@plt>
  409f44:	cbz	x0, 409f88 <__fxstatat@plt+0x6fc8>
  409f48:	ldrb	w8, [x0]
  409f4c:	mov	x1, x0
  409f50:	cbz	w8, 409f88 <__fxstatat@plt+0x6fc8>
  409f54:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409f58:	ldr	x5, [x8, #1040]
  409f5c:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  409f60:	add	x0, x0, #0xa90
  409f64:	adrp	x19, 413000 <__fxstatat@plt+0x10040>
  409f68:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  409f6c:	add	x19, x19, #0xa28
  409f70:	add	x2, x2, #0xa48
  409f74:	mov	w4, #0x4                   	// #4
  409f78:	mov	x3, x19
  409f7c:	bl	40967c <__fxstatat@plt+0x66bc>
  409f80:	ldr	w0, [x19, x0, lsl #2]
  409f84:	b	409f8c <__fxstatat@plt+0x6fcc>
  409f88:	mov	w0, #0x2                   	// #2
  409f8c:	ldr	x19, [sp, #16]
  409f90:	ldp	x29, x30, [sp], #32
  409f94:	ret
  409f98:	cbz	x0, 409fe4 <__fxstatat@plt+0x7024>
  409f9c:	cbz	x1, 409ff0 <__fxstatat@plt+0x7030>
  409fa0:	mov	x9, x0
  409fa4:	mov	x10, x1
  409fa8:	mov	x8, x10
  409fac:	udiv	x10, x9, x10
  409fb0:	msub	x10, x10, x8, x9
  409fb4:	mov	x9, x8
  409fb8:	cbnz	x10, 409fa8 <__fxstatat@plt+0x6fe8>
  409fbc:	udiv	x8, x0, x8
  409fc0:	umulh	x9, x1, x8
  409fc4:	mul	x8, x1, x8
  409fc8:	cmp	xzr, x9
  409fcc:	cset	w9, ne  // ne = any
  409fd0:	cmp	x8, x2
  409fd4:	b.hi	409ff0 <__fxstatat@plt+0x7030>  // b.pmore
  409fd8:	cbnz	w9, 409ff0 <__fxstatat@plt+0x7030>
  409fdc:	mov	x0, x8
  409fe0:	ret
  409fe4:	cmp	x1, #0x0
  409fe8:	mov	w8, #0x2000                	// #8192
  409fec:	csel	x0, x1, x8, ne  // ne = any
  409ff0:	cmp	x0, x2
  409ff4:	csel	x8, x2, x0, hi  // hi = pmore
  409ff8:	mov	x0, x8
  409ffc:	ret
  40a000:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a004:	str	x0, [x8, #2368]
  40a008:	ret
  40a00c:	stp	x29, x30, [sp, #-48]!
  40a010:	stp	x20, x19, [sp, #32]
  40a014:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  40a018:	ldr	x19, [x20, #1184]
  40a01c:	str	x21, [sp, #16]
  40a020:	mov	x29, sp
  40a024:	mov	x0, x19
  40a028:	bl	40f984 <__fxstatat@plt+0xc9c4>
  40a02c:	cbz	x0, 40a044 <__fxstatat@plt+0x7084>
  40a030:	mov	w2, #0x1                   	// #1
  40a034:	mov	x0, x19
  40a038:	mov	x1, xzr
  40a03c:	bl	40f9c4 <__fxstatat@plt+0xca04>
  40a040:	cbz	w0, 40a04c <__fxstatat@plt+0x708c>
  40a044:	mov	w19, wzr
  40a048:	b	40a05c <__fxstatat@plt+0x709c>
  40a04c:	ldr	x0, [x20, #1184]
  40a050:	bl	40f93c <__fxstatat@plt+0xc97c>
  40a054:	cmp	w0, #0x0
  40a058:	cset	w19, ne  // ne = any
  40a05c:	ldr	x0, [x20, #1184]
  40a060:	bl	40ff5c <__fxstatat@plt+0xcf9c>
  40a064:	tbnz	w19, #0, 40a07c <__fxstatat@plt+0x70bc>
  40a068:	cbnz	w0, 40a07c <__fxstatat@plt+0x70bc>
  40a06c:	ldp	x20, x19, [sp, #32]
  40a070:	ldr	x21, [sp, #16]
  40a074:	ldp	x29, x30, [sp], #48
  40a078:	b	40a114 <__fxstatat@plt+0x7154>
  40a07c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40a080:	add	x1, x1, #0xac7
  40a084:	mov	w2, #0x5                   	// #5
  40a088:	mov	x0, xzr
  40a08c:	bl	402e70 <dcgettext@plt>
  40a090:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a094:	ldr	x21, [x8, #2368]
  40a098:	mov	x19, x0
  40a09c:	bl	402f10 <__errno_location@plt>
  40a0a0:	ldr	w20, [x0]
  40a0a4:	cbnz	x21, 40a0c4 <__fxstatat@plt+0x7104>
  40a0a8:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a0ac:	add	x2, x2, #0x46a
  40a0b0:	mov	w0, wzr
  40a0b4:	mov	w1, w20
  40a0b8:	mov	x3, x19
  40a0bc:	bl	402850 <error@plt>
  40a0c0:	b	40a0e8 <__fxstatat@plt+0x7128>
  40a0c4:	mov	x0, x21
  40a0c8:	bl	40d030 <__fxstatat@plt+0xa070>
  40a0cc:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a0d0:	mov	x3, x0
  40a0d4:	add	x2, x2, #0xada
  40a0d8:	mov	w0, wzr
  40a0dc:	mov	w1, w20
  40a0e0:	mov	x4, x19
  40a0e4:	bl	402850 <error@plt>
  40a0e8:	bl	40a114 <__fxstatat@plt+0x7154>
  40a0ec:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a0f0:	ldr	w0, [x8, #1048]
  40a0f4:	bl	402810 <_exit@plt>
  40a0f8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a0fc:	str	x0, [x8, #2376]
  40a100:	ret
  40a104:	and	w8, w0, #0x1
  40a108:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40a10c:	strb	w8, [x9, #2384]
  40a110:	ret
  40a114:	stp	x29, x30, [sp, #-48]!
  40a118:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a11c:	ldr	x0, [x8, #1176]
  40a120:	str	x21, [sp, #16]
  40a124:	stp	x20, x19, [sp, #32]
  40a128:	mov	x29, sp
  40a12c:	bl	40ff5c <__fxstatat@plt+0xcf9c>
  40a130:	cbz	w0, 40a150 <__fxstatat@plt+0x7190>
  40a134:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a138:	ldrb	w8, [x8, #2384]
  40a13c:	cbz	w8, 40a170 <__fxstatat@plt+0x71b0>
  40a140:	bl	402f10 <__errno_location@plt>
  40a144:	ldr	w8, [x0]
  40a148:	cmp	w8, #0x20
  40a14c:	b.ne	40a170 <__fxstatat@plt+0x71b0>  // b.any
  40a150:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a154:	ldr	x0, [x8, #1152]
  40a158:	bl	40ff5c <__fxstatat@plt+0xcf9c>
  40a15c:	cbnz	w0, 40a1dc <__fxstatat@plt+0x721c>
  40a160:	ldp	x20, x19, [sp, #32]
  40a164:	ldr	x21, [sp, #16]
  40a168:	ldp	x29, x30, [sp], #48
  40a16c:	ret
  40a170:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40a174:	add	x1, x1, #0xae1
  40a178:	mov	w2, #0x5                   	// #5
  40a17c:	mov	x0, xzr
  40a180:	bl	402e70 <dcgettext@plt>
  40a184:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a188:	ldr	x21, [x8, #2376]
  40a18c:	mov	x19, x0
  40a190:	bl	402f10 <__errno_location@plt>
  40a194:	ldr	w20, [x0]
  40a198:	cbnz	x21, 40a1b8 <__fxstatat@plt+0x71f8>
  40a19c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a1a0:	add	x2, x2, #0x46a
  40a1a4:	mov	w0, wzr
  40a1a8:	mov	w1, w20
  40a1ac:	mov	x3, x19
  40a1b0:	bl	402850 <error@plt>
  40a1b4:	b	40a1dc <__fxstatat@plt+0x721c>
  40a1b8:	mov	x0, x21
  40a1bc:	bl	40d030 <__fxstatat@plt+0xa070>
  40a1c0:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a1c4:	mov	x3, x0
  40a1c8:	add	x2, x2, #0xada
  40a1cc:	mov	w0, wzr
  40a1d0:	mov	w1, w20
  40a1d4:	mov	x4, x19
  40a1d8:	bl	402850 <error@plt>
  40a1dc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a1e0:	ldr	w0, [x8, #1048]
  40a1e4:	bl	402810 <_exit@plt>
  40a1e8:	stp	x29, x30, [sp, #-16]!
  40a1ec:	mov	x29, sp
  40a1f0:	bl	40a25c <__fxstatat@plt+0x729c>
  40a1f4:	cbz	x0, 40a200 <__fxstatat@plt+0x7240>
  40a1f8:	ldp	x29, x30, [sp], #16
  40a1fc:	ret
  40a200:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40a204:	stp	x29, x30, [sp, #-48]!
  40a208:	str	x21, [sp, #16]
  40a20c:	stp	x20, x19, [sp, #32]
  40a210:	mov	x20, x0
  40a214:	ldrb	w8, [x20], #-1
  40a218:	mov	x29, sp
  40a21c:	mov	x19, x0
  40a220:	cmp	w8, #0x2f
  40a224:	cset	w21, eq  // eq = none
  40a228:	bl	40a2f4 <__fxstatat@plt+0x7334>
  40a22c:	sub	x8, x0, x19
  40a230:	mov	x0, x8
  40a234:	cmp	x8, x21
  40a238:	b.ls	40a24c <__fxstatat@plt+0x728c>  // b.plast
  40a23c:	ldrb	w8, [x20, x0]
  40a240:	cmp	w8, #0x2f
  40a244:	sub	x8, x0, #0x1
  40a248:	b.eq	40a230 <__fxstatat@plt+0x7270>  // b.none
  40a24c:	ldp	x20, x19, [sp, #32]
  40a250:	ldr	x21, [sp, #16]
  40a254:	ldp	x29, x30, [sp], #48
  40a258:	ret
  40a25c:	stp	x29, x30, [sp, #-48]!
  40a260:	stp	x22, x21, [sp, #16]
  40a264:	stp	x20, x19, [sp, #32]
  40a268:	mov	x21, x0
  40a26c:	ldrb	w8, [x21], #-1
  40a270:	mov	x29, sp
  40a274:	mov	x19, x0
  40a278:	cmp	w8, #0x2f
  40a27c:	cset	w22, eq  // eq = none
  40a280:	bl	40a2f4 <__fxstatat@plt+0x7334>
  40a284:	sub	x8, x0, x19
  40a288:	mov	x20, x8
  40a28c:	cmp	x8, x22
  40a290:	b.ls	40a2a4 <__fxstatat@plt+0x72e4>  // b.plast
  40a294:	ldrb	w8, [x21, x20]
  40a298:	cmp	w8, #0x2f
  40a29c:	sub	x8, x20, #0x1
  40a2a0:	b.eq	40a288 <__fxstatat@plt+0x72c8>  // b.none
  40a2a4:	cmp	x20, #0x0
  40a2a8:	cinc	x8, x20, eq  // eq = none
  40a2ac:	add	x0, x8, #0x1
  40a2b0:	bl	4029f0 <malloc@plt>
  40a2b4:	mov	x21, x0
  40a2b8:	cbz	x0, 40a2e0 <__fxstatat@plt+0x7320>
  40a2bc:	mov	x0, x21
  40a2c0:	mov	x1, x19
  40a2c4:	mov	x2, x20
  40a2c8:	bl	402800 <memcpy@plt>
  40a2cc:	cbnz	x20, 40a2dc <__fxstatat@plt+0x731c>
  40a2d0:	mov	w8, #0x2e                  	// #46
  40a2d4:	mov	w20, #0x1                   	// #1
  40a2d8:	strb	w8, [x21]
  40a2dc:	strb	wzr, [x21, x20]
  40a2e0:	mov	x0, x21
  40a2e4:	ldp	x20, x19, [sp, #32]
  40a2e8:	ldp	x22, x21, [sp, #16]
  40a2ec:	ldp	x29, x30, [sp], #48
  40a2f0:	ret
  40a2f4:	sub	x0, x0, #0x1
  40a2f8:	ldrb	w10, [x0, #1]!
  40a2fc:	cmp	w10, #0x2f
  40a300:	b.eq	40a2f8 <__fxstatat@plt+0x7338>  // b.none
  40a304:	mov	w8, wzr
  40a308:	mov	x9, x0
  40a30c:	b	40a318 <__fxstatat@plt+0x7358>
  40a310:	ldrb	w10, [x9, #1]!
  40a314:	mov	w8, #0x1                   	// #1
  40a318:	and	w10, w10, #0xff
  40a31c:	cmp	w10, #0x2f
  40a320:	b.eq	40a310 <__fxstatat@plt+0x7350>  // b.none
  40a324:	cbz	w10, 40a33c <__fxstatat@plt+0x737c>
  40a328:	tst	w8, #0x1
  40a32c:	csel	x0, x9, x0, ne  // ne = any
  40a330:	ldrb	w10, [x9, #1]!
  40a334:	mov	w8, wzr
  40a338:	b	40a318 <__fxstatat@plt+0x7358>
  40a33c:	ret
  40a340:	stp	x29, x30, [sp, #-32]!
  40a344:	str	x19, [sp, #16]
  40a348:	mov	x29, sp
  40a34c:	mov	x19, x0
  40a350:	bl	402820 <strlen@plt>
  40a354:	mov	x8, x0
  40a358:	sub	x9, x19, #0x1
  40a35c:	mov	x0, x8
  40a360:	cmp	x8, #0x2
  40a364:	b.cc	40a378 <__fxstatat@plt+0x73b8>  // b.lo, b.ul, b.last
  40a368:	ldrb	w8, [x9, x0]
  40a36c:	cmp	w8, #0x2f
  40a370:	sub	x8, x0, #0x1
  40a374:	b.eq	40a35c <__fxstatat@plt+0x739c>  // b.none
  40a378:	ldr	x19, [sp, #16]
  40a37c:	ldp	x29, x30, [sp], #32
  40a380:	ret
  40a384:	stp	x29, x30, [sp, #-32]!
  40a388:	str	x19, [sp, #16]
  40a38c:	mov	x29, sp
  40a390:	mov	x19, x0
  40a394:	bl	40a2f4 <__fxstatat@plt+0x7334>
  40a398:	ldrb	w8, [x0]
  40a39c:	cmp	w8, #0x0
  40a3a0:	csel	x19, x19, x0, eq  // eq = none
  40a3a4:	mov	x0, x19
  40a3a8:	bl	40a340 <__fxstatat@plt+0x7380>
  40a3ac:	ldrb	w8, [x19, x0]
  40a3b0:	strb	wzr, [x19, x0]
  40a3b4:	ldr	x19, [sp, #16]
  40a3b8:	cmp	w8, #0x0
  40a3bc:	cset	w0, ne  // ne = any
  40a3c0:	ldp	x29, x30, [sp], #32
  40a3c4:	ret
  40a3c8:	b	402be0 <posix_fadvise@plt>
  40a3cc:	cbz	x0, 40a3fc <__fxstatat@plt+0x743c>
  40a3d0:	stp	x29, x30, [sp, #-32]!
  40a3d4:	str	x19, [sp, #16]
  40a3d8:	mov	x29, sp
  40a3dc:	mov	w19, w1
  40a3e0:	bl	402990 <fileno@plt>
  40a3e4:	mov	w3, w19
  40a3e8:	ldr	x19, [sp, #16]
  40a3ec:	mov	x1, xzr
  40a3f0:	mov	x2, xzr
  40a3f4:	ldp	x29, x30, [sp], #32
  40a3f8:	b	402be0 <posix_fadvise@plt>
  40a3fc:	ret
  40a400:	sub	sp, sp, #0xe0
  40a404:	stp	x29, x30, [sp, #208]
  40a408:	add	x29, sp, #0xd0
  40a40c:	stp	x2, x3, [x29, #-80]
  40a410:	stp	x4, x5, [x29, #-64]
  40a414:	stp	x6, x7, [x29, #-48]
  40a418:	stp	q1, q2, [sp, #16]
  40a41c:	stp	q3, q4, [sp, #48]
  40a420:	str	q0, [sp]
  40a424:	stp	q5, q6, [sp, #80]
  40a428:	str	q7, [sp, #112]
  40a42c:	tbnz	w1, #6, 40a438 <__fxstatat@plt+0x7478>
  40a430:	mov	w2, wzr
  40a434:	b	40a490 <__fxstatat@plt+0x74d0>
  40a438:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a43c:	mov	x11, sp
  40a440:	sub	x12, x29, #0x50
  40a444:	movk	x9, #0xff80, lsl #32
  40a448:	add	x10, x29, #0x10
  40a44c:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a450:	add	x11, x11, #0x80
  40a454:	add	x12, x12, #0x30
  40a458:	stp	x11, x9, [x29, #-16]
  40a45c:	stp	x10, x12, [x29, #-32]
  40a460:	tbz	w8, #31, 40a480 <__fxstatat@plt+0x74c0>
  40a464:	add	w9, w8, #0x8
  40a468:	cmn	w8, #0x8
  40a46c:	stur	w9, [x29, #-8]
  40a470:	b.gt	40a480 <__fxstatat@plt+0x74c0>
  40a474:	ldur	x9, [x29, #-24]
  40a478:	add	x8, x9, x8
  40a47c:	b	40a48c <__fxstatat@plt+0x74cc>
  40a480:	ldur	x8, [x29, #-32]
  40a484:	add	x9, x8, #0x8
  40a488:	stur	x9, [x29, #-32]
  40a48c:	ldr	w2, [x8]
  40a490:	bl	402a20 <open@plt>
  40a494:	bl	40de44 <__fxstatat@plt+0xae84>
  40a498:	ldp	x29, x30, [sp, #208]
  40a49c:	add	sp, sp, #0xe0
  40a4a0:	ret
  40a4a4:	stp	x29, x30, [sp, #-48]!
  40a4a8:	stp	x22, x21, [sp, #16]
  40a4ac:	stp	x20, x19, [sp, #32]
  40a4b0:	mov	x29, sp
  40a4b4:	cbz	x0, 40a514 <__fxstatat@plt+0x7554>
  40a4b8:	mov	x20, x0
  40a4bc:	mov	w0, #0x18                  	// #24
  40a4c0:	mov	x21, x2
  40a4c4:	mov	x22, x1
  40a4c8:	bl	40f358 <__fxstatat@plt+0xc398>
  40a4cc:	mov	x19, x0
  40a4d0:	mov	x0, x22
  40a4d4:	bl	40f614 <__fxstatat@plt+0xc654>
  40a4d8:	str	x0, [x19]
  40a4dc:	ldr	q0, [x21]
  40a4e0:	mov	x0, x20
  40a4e4:	mov	x1, x19
  40a4e8:	ext	v0.16b, v0.16b, v0.16b, #8
  40a4ec:	stur	q0, [x19, #8]
  40a4f0:	bl	40b6d0 <__fxstatat@plt+0x8710>
  40a4f4:	cbz	x0, 40a524 <__fxstatat@plt+0x7564>
  40a4f8:	cmp	x0, x19
  40a4fc:	b.eq	40a514 <__fxstatat@plt+0x7554>  // b.none
  40a500:	mov	x0, x19
  40a504:	ldp	x20, x19, [sp, #32]
  40a508:	ldp	x22, x21, [sp, #16]
  40a50c:	ldp	x29, x30, [sp], #48
  40a510:	b	40ba0c <__fxstatat@plt+0x8a4c>
  40a514:	ldp	x20, x19, [sp, #32]
  40a518:	ldp	x22, x21, [sp, #16]
  40a51c:	ldp	x29, x30, [sp], #48
  40a520:	ret
  40a524:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40a528:	cbz	x0, 40a560 <__fxstatat@plt+0x75a0>
  40a52c:	sub	sp, sp, #0x30
  40a530:	stp	x29, x30, [sp, #32]
  40a534:	str	x1, [sp, #8]
  40a538:	ldr	q0, [x2]
  40a53c:	add	x1, sp, #0x8
  40a540:	add	x29, sp, #0x20
  40a544:	ext	v0.16b, v0.16b, v0.16b, #8
  40a548:	stur	q0, [sp, #16]
  40a54c:	bl	40a9e0 <__fxstatat@plt+0x7a20>
  40a550:	ldp	x29, x30, [sp, #32]
  40a554:	cmp	x0, #0x0
  40a558:	cset	w0, ne  // ne = any
  40a55c:	add	sp, sp, #0x30
  40a560:	ret
  40a564:	and	w8, w0, #0xf000
  40a568:	sub	w8, w8, #0x1, lsl #12
  40a56c:	lsr	w8, w8, #12
  40a570:	cmp	w8, #0xb
  40a574:	b.hi	40a5a4 <__fxstatat@plt+0x75e4>  // b.pmore
  40a578:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40a57c:	add	x9, x9, #0xaed
  40a580:	adr	x10, 40a594 <__fxstatat@plt+0x75d4>
  40a584:	ldrb	w11, [x9, x8]
  40a588:	add	x10, x10, x11, lsl #2
  40a58c:	mov	w8, #0x2d                  	// #45
  40a590:	br	x10
  40a594:	mov	w8, #0x70                  	// #112
  40a598:	b	40a5c8 <__fxstatat@plt+0x7608>
  40a59c:	mov	w8, #0x63                  	// #99
  40a5a0:	b	40a5c8 <__fxstatat@plt+0x7608>
  40a5a4:	mov	w8, #0x3f                  	// #63
  40a5a8:	b	40a5c8 <__fxstatat@plt+0x7608>
  40a5ac:	mov	w8, #0x64                  	// #100
  40a5b0:	b	40a5c8 <__fxstatat@plt+0x7608>
  40a5b4:	mov	w8, #0x6c                  	// #108
  40a5b8:	b	40a5c8 <__fxstatat@plt+0x7608>
  40a5bc:	mov	w8, #0x73                  	// #115
  40a5c0:	b	40a5c8 <__fxstatat@plt+0x7608>
  40a5c4:	mov	w8, #0x62                  	// #98
  40a5c8:	strb	w8, [x1]
  40a5cc:	tst	w0, #0x100
  40a5d0:	mov	w8, #0x72                  	// #114
  40a5d4:	mov	w9, #0x2d                  	// #45
  40a5d8:	mov	w10, #0x77                  	// #119
  40a5dc:	csel	w14, w9, w8, eq  // eq = none
  40a5e0:	tst	w0, #0x80
  40a5e4:	mov	w11, #0x53                  	// #83
  40a5e8:	mov	w12, #0x73                  	// #115
  40a5ec:	mov	w13, #0x78                  	// #120
  40a5f0:	strb	w14, [x1, #1]
  40a5f4:	csel	w14, w9, w10, eq  // eq = none
  40a5f8:	tst	w0, #0x40
  40a5fc:	strb	w14, [x1, #2]
  40a600:	csel	w14, w12, w11, ne  // ne = any
  40a604:	csel	w15, w13, w9, ne  // ne = any
  40a608:	tst	w0, #0x800
  40a60c:	csel	w14, w15, w14, eq  // eq = none
  40a610:	tst	w0, #0x20
  40a614:	strb	w14, [x1, #3]
  40a618:	csel	w14, w9, w8, eq  // eq = none
  40a61c:	tst	w0, #0x10
  40a620:	strb	w14, [x1, #4]
  40a624:	csel	w14, w9, w10, eq  // eq = none
  40a628:	tst	w0, #0x8
  40a62c:	csel	w11, w12, w11, ne  // ne = any
  40a630:	csel	w12, w13, w9, ne  // ne = any
  40a634:	tst	w0, #0x400
  40a638:	csel	w11, w12, w11, eq  // eq = none
  40a63c:	tst	w0, #0x4
  40a640:	csel	w8, w9, w8, eq  // eq = none
  40a644:	tst	w0, #0x2
  40a648:	mov	w15, #0x54                  	// #84
  40a64c:	strb	w14, [x1, #5]
  40a650:	mov	w14, #0x74                  	// #116
  40a654:	strb	w8, [x1, #7]
  40a658:	csel	w8, w9, w10, eq  // eq = none
  40a65c:	tst	w0, #0x1
  40a660:	strb	w8, [x1, #8]
  40a664:	csel	w8, w14, w15, ne  // ne = any
  40a668:	csel	w9, w13, w9, ne  // ne = any
  40a66c:	tst	w0, #0x200
  40a670:	mov	w12, #0x20                  	// #32
  40a674:	csel	w8, w9, w8, eq  // eq = none
  40a678:	strb	w11, [x1, #6]
  40a67c:	strb	w8, [x1, #9]
  40a680:	strh	w12, [x1, #10]
  40a684:	ret
  40a688:	ldr	w0, [x0, #16]
  40a68c:	b	40a564 <__fxstatat@plt+0x75a4>
  40a690:	stp	x29, x30, [sp, #-16]!
  40a694:	mov	x29, sp
  40a698:	bl	40a6ac <__fxstatat@plt+0x76ec>
  40a69c:	cbz	x0, 40a6a8 <__fxstatat@plt+0x76e8>
  40a6a0:	ldp	x29, x30, [sp], #16
  40a6a4:	ret
  40a6a8:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40a6ac:	stp	x29, x30, [sp, #-80]!
  40a6b0:	stp	x26, x25, [sp, #16]
  40a6b4:	stp	x24, x23, [sp, #32]
  40a6b8:	stp	x22, x21, [sp, #48]
  40a6bc:	stp	x20, x19, [sp, #64]
  40a6c0:	mov	x29, sp
  40a6c4:	mov	x20, x2
  40a6c8:	mov	x19, x1
  40a6cc:	mov	x21, x0
  40a6d0:	bl	40a2f4 <__fxstatat@plt+0x7334>
  40a6d4:	mov	x22, x0
  40a6d8:	bl	40a340 <__fxstatat@plt+0x7380>
  40a6dc:	sub	x8, x22, x21
  40a6e0:	mov	x24, x0
  40a6e4:	add	x23, x8, x0
  40a6e8:	mov	x0, x19
  40a6ec:	bl	402820 <strlen@plt>
  40a6f0:	mov	x22, x0
  40a6f4:	cbz	x24, 40a710 <__fxstatat@plt+0x7750>
  40a6f8:	add	x8, x23, x21
  40a6fc:	ldurb	w8, [x8, #-1]
  40a700:	cmp	w8, #0x2f
  40a704:	b.ne	40a724 <__fxstatat@plt+0x7764>  // b.any
  40a708:	mov	w25, wzr
  40a70c:	b	40a734 <__fxstatat@plt+0x7774>
  40a710:	ldrb	w8, [x19]
  40a714:	cmp	w8, #0x2f
  40a718:	mov	w8, #0x2e                  	// #46
  40a71c:	csel	w25, w8, wzr, eq  // eq = none
  40a720:	b	40a734 <__fxstatat@plt+0x7774>
  40a724:	ldrb	w8, [x19]
  40a728:	cmp	w8, #0x2f
  40a72c:	mov	w8, #0x2f                  	// #47
  40a730:	csel	w25, wzr, w8, eq  // eq = none
  40a734:	cmp	w25, #0x0
  40a738:	add	x8, x22, x23
  40a73c:	cinc	x8, x8, ne  // ne = any
  40a740:	add	x0, x8, #0x1
  40a744:	cset	w26, ne  // ne = any
  40a748:	bl	4029f0 <malloc@plt>
  40a74c:	mov	x24, x0
  40a750:	cbz	x0, 40a78c <__fxstatat@plt+0x77cc>
  40a754:	mov	x3, #0xffffffffffffffff    	// #-1
  40a758:	mov	x0, x24
  40a75c:	mov	x1, x21
  40a760:	mov	x2, x23
  40a764:	bl	402e40 <__mempcpy_chk@plt>
  40a768:	strb	w25, [x0]
  40a76c:	add	x0, x0, x26
  40a770:	cbz	x20, 40a778 <__fxstatat@plt+0x77b8>
  40a774:	str	x0, [x20]
  40a778:	mov	x3, #0xffffffffffffffff    	// #-1
  40a77c:	mov	x1, x19
  40a780:	mov	x2, x22
  40a784:	bl	402e40 <__mempcpy_chk@plt>
  40a788:	strb	wzr, [x0]
  40a78c:	mov	x0, x24
  40a790:	ldp	x20, x19, [sp, #64]
  40a794:	ldp	x22, x21, [sp, #48]
  40a798:	ldp	x24, x23, [sp, #32]
  40a79c:	ldp	x26, x25, [sp, #16]
  40a7a0:	ldp	x29, x30, [sp], #80
  40a7a4:	ret
  40a7a8:	stp	x29, x30, [sp, #-48]!
  40a7ac:	stp	x22, x21, [sp, #16]
  40a7b0:	stp	x20, x19, [sp, #32]
  40a7b4:	mov	x29, sp
  40a7b8:	cbz	x2, 40a7fc <__fxstatat@plt+0x783c>
  40a7bc:	mov	x20, x2
  40a7c0:	mov	x21, x1
  40a7c4:	mov	w22, w0
  40a7c8:	mov	x19, xzr
  40a7cc:	mov	w0, w22
  40a7d0:	mov	x1, x21
  40a7d4:	mov	x2, x20
  40a7d8:	bl	40d640 <__fxstatat@plt+0xa680>
  40a7dc:	cmn	x0, #0x1
  40a7e0:	b.eq	40a810 <__fxstatat@plt+0x7850>  // b.none
  40a7e4:	cbz	x0, 40a804 <__fxstatat@plt+0x7844>
  40a7e8:	add	x19, x0, x19
  40a7ec:	subs	x20, x20, x0
  40a7f0:	add	x21, x21, x0
  40a7f4:	b.ne	40a7cc <__fxstatat@plt+0x780c>  // b.any
  40a7f8:	b	40a810 <__fxstatat@plt+0x7850>
  40a7fc:	mov	x19, xzr
  40a800:	b	40a810 <__fxstatat@plt+0x7850>
  40a804:	bl	402f10 <__errno_location@plt>
  40a808:	mov	w8, #0x1c                  	// #28
  40a80c:	str	w8, [x0]
  40a810:	mov	x0, x19
  40a814:	ldp	x20, x19, [sp, #32]
  40a818:	ldp	x22, x21, [sp, #16]
  40a81c:	ldp	x29, x30, [sp], #48
  40a820:	ret
  40a824:	ldr	x0, [x0, #16]
  40a828:	ret
  40a82c:	ldr	x0, [x0, #24]
  40a830:	ret
  40a834:	ldr	x0, [x0, #32]
  40a838:	ret
  40a83c:	ldp	x8, x9, [x0]
  40a840:	cmp	x8, x9
  40a844:	b.cs	40a884 <__fxstatat@plt+0x78c4>  // b.hs, b.nlast
  40a848:	mov	x0, xzr
  40a84c:	b	40a85c <__fxstatat@plt+0x789c>
  40a850:	add	x8, x8, #0x10
  40a854:	cmp	x8, x9
  40a858:	b.cs	40a888 <__fxstatat@plt+0x78c8>  // b.hs, b.nlast
  40a85c:	ldr	x10, [x8]
  40a860:	cbz	x10, 40a850 <__fxstatat@plt+0x7890>
  40a864:	mov	x10, xzr
  40a868:	mov	x11, x8
  40a86c:	ldr	x11, [x11, #8]
  40a870:	add	x10, x10, #0x1
  40a874:	cbnz	x11, 40a86c <__fxstatat@plt+0x78ac>
  40a878:	cmp	x10, x0
  40a87c:	csel	x0, x10, x0, hi  // hi = pmore
  40a880:	b	40a850 <__fxstatat@plt+0x7890>
  40a884:	mov	x0, xzr
  40a888:	ret
  40a88c:	ldp	x9, x10, [x0]
  40a890:	cmp	x9, x10
  40a894:	b.cs	40a8d0 <__fxstatat@plt+0x7910>  // b.hs, b.nlast
  40a898:	mov	x8, xzr
  40a89c:	mov	x11, xzr
  40a8a0:	b	40a8b0 <__fxstatat@plt+0x78f0>
  40a8a4:	add	x9, x9, #0x10
  40a8a8:	cmp	x9, x10
  40a8ac:	b.cs	40a8d8 <__fxstatat@plt+0x7918>  // b.hs, b.nlast
  40a8b0:	ldr	x12, [x9]
  40a8b4:	cbz	x12, 40a8a4 <__fxstatat@plt+0x78e4>
  40a8b8:	mov	x12, x9
  40a8bc:	ldr	x12, [x12, #8]
  40a8c0:	add	x8, x8, #0x1
  40a8c4:	cbnz	x12, 40a8bc <__fxstatat@plt+0x78fc>
  40a8c8:	add	x11, x11, #0x1
  40a8cc:	b	40a8a4 <__fxstatat@plt+0x78e4>
  40a8d0:	mov	x11, xzr
  40a8d4:	mov	x8, xzr
  40a8d8:	ldr	x9, [x0, #24]
  40a8dc:	cmp	x11, x9
  40a8e0:	b.ne	40a8f8 <__fxstatat@plt+0x7938>  // b.any
  40a8e4:	ldr	x9, [x0, #32]
  40a8e8:	cmp	x8, x9
  40a8ec:	b.ne	40a8f8 <__fxstatat@plt+0x7938>  // b.any
  40a8f0:	mov	w0, #0x1                   	// #1
  40a8f4:	ret
  40a8f8:	mov	w0, wzr
  40a8fc:	ret
  40a900:	stp	x29, x30, [sp, #-48]!
  40a904:	stp	x22, x21, [sp, #16]
  40a908:	stp	x20, x19, [sp, #32]
  40a90c:	ldp	x8, x9, [x0]
  40a910:	ldp	x20, x3, [x0, #24]
  40a914:	ldr	x22, [x0, #16]
  40a918:	mov	x19, x1
  40a91c:	cmp	x8, x9
  40a920:	mov	x21, xzr
  40a924:	mov	x29, sp
  40a928:	b.cc	40a9b8 <__fxstatat@plt+0x79f8>  // b.lo, b.ul, b.last
  40a92c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a930:	add	x2, x2, #0xaf9
  40a934:	mov	w1, #0x1                   	// #1
  40a938:	mov	x0, x19
  40a93c:	bl	402c70 <__fprintf_chk@plt>
  40a940:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a944:	add	x2, x2, #0xb11
  40a948:	mov	w1, #0x1                   	// #1
  40a94c:	mov	x0, x19
  40a950:	mov	x3, x22
  40a954:	bl	402c70 <__fprintf_chk@plt>
  40a958:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40a95c:	ucvtf	d0, x20
  40a960:	fmov	d1, x8
  40a964:	fmul	d0, d0, d1
  40a968:	ucvtf	d1, x22
  40a96c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a970:	fdiv	d0, d0, d1
  40a974:	add	x2, x2, #0xb29
  40a978:	mov	w1, #0x1                   	// #1
  40a97c:	mov	x0, x19
  40a980:	mov	x3, x20
  40a984:	bl	402c70 <__fprintf_chk@plt>
  40a988:	mov	x0, x19
  40a98c:	mov	x3, x21
  40a990:	ldp	x20, x19, [sp, #32]
  40a994:	ldp	x22, x21, [sp, #16]
  40a998:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a99c:	add	x2, x2, #0xb4a
  40a9a0:	mov	w1, #0x1                   	// #1
  40a9a4:	ldp	x29, x30, [sp], #48
  40a9a8:	b	402c70 <__fprintf_chk@plt>
  40a9ac:	add	x8, x8, #0x10
  40a9b0:	cmp	x8, x9
  40a9b4:	b.cs	40a92c <__fxstatat@plt+0x796c>  // b.hs, b.nlast
  40a9b8:	ldr	x10, [x8]
  40a9bc:	cbz	x10, 40a9ac <__fxstatat@plt+0x79ec>
  40a9c0:	mov	x10, xzr
  40a9c4:	mov	x11, x8
  40a9c8:	ldr	x11, [x11, #8]
  40a9cc:	add	x10, x10, #0x1
  40a9d0:	cbnz	x11, 40a9c8 <__fxstatat@plt+0x7a08>
  40a9d4:	cmp	x10, x21
  40a9d8:	csel	x21, x10, x21, hi  // hi = pmore
  40a9dc:	b	40a9ac <__fxstatat@plt+0x79ec>
  40a9e0:	stp	x29, x30, [sp, #-48]!
  40a9e4:	stp	x20, x19, [sp, #32]
  40a9e8:	ldr	x8, [x0, #16]
  40a9ec:	ldr	x9, [x0, #48]
  40a9f0:	mov	x19, x0
  40a9f4:	mov	x20, x1
  40a9f8:	mov	x0, x1
  40a9fc:	mov	x1, x8
  40aa00:	str	x21, [sp, #16]
  40aa04:	mov	x29, sp
  40aa08:	blr	x9
  40aa0c:	ldr	x8, [x19, #16]
  40aa10:	cmp	x0, x8
  40aa14:	b.cs	40aa80 <__fxstatat@plt+0x7ac0>  // b.hs, b.nlast
  40aa18:	ldr	x8, [x19]
  40aa1c:	add	x21, x8, x0, lsl #4
  40aa20:	ldr	x1, [x21]
  40aa24:	mov	x0, xzr
  40aa28:	cbz	x1, 40aa70 <__fxstatat@plt+0x7ab0>
  40aa2c:	cbz	x8, 40aa70 <__fxstatat@plt+0x7ab0>
  40aa30:	cmp	x1, x20
  40aa34:	b.eq	40aa5c <__fxstatat@plt+0x7a9c>  // b.none
  40aa38:	ldr	x8, [x19, #56]
  40aa3c:	mov	x0, x20
  40aa40:	blr	x8
  40aa44:	tbnz	w0, #0, 40aa64 <__fxstatat@plt+0x7aa4>
  40aa48:	ldr	x21, [x21, #8]
  40aa4c:	cbz	x21, 40aa6c <__fxstatat@plt+0x7aac>
  40aa50:	ldr	x1, [x21]
  40aa54:	cmp	x1, x20
  40aa58:	b.ne	40aa38 <__fxstatat@plt+0x7a78>  // b.any
  40aa5c:	mov	x0, x20
  40aa60:	b	40aa70 <__fxstatat@plt+0x7ab0>
  40aa64:	ldr	x0, [x21]
  40aa68:	b	40aa70 <__fxstatat@plt+0x7ab0>
  40aa6c:	mov	x0, xzr
  40aa70:	ldp	x20, x19, [sp, #32]
  40aa74:	ldr	x21, [sp, #16]
  40aa78:	ldp	x29, x30, [sp], #48
  40aa7c:	ret
  40aa80:	bl	402bd0 <abort@plt>
  40aa84:	stp	x29, x30, [sp, #-16]!
  40aa88:	ldr	x8, [x0, #32]
  40aa8c:	mov	x29, sp
  40aa90:	cbz	x8, 40aab0 <__fxstatat@plt+0x7af0>
  40aa94:	ldp	x8, x9, [x0]
  40aa98:	cmp	x8, x9
  40aa9c:	b.cs	40aabc <__fxstatat@plt+0x7afc>  // b.hs, b.nlast
  40aaa0:	ldr	x0, [x8], #16
  40aaa4:	cbz	x0, 40aa98 <__fxstatat@plt+0x7ad8>
  40aaa8:	ldp	x29, x30, [sp], #16
  40aaac:	ret
  40aab0:	mov	x0, xzr
  40aab4:	ldp	x29, x30, [sp], #16
  40aab8:	ret
  40aabc:	bl	402bd0 <abort@plt>
  40aac0:	stp	x29, x30, [sp, #-32]!
  40aac4:	stp	x20, x19, [sp, #16]
  40aac8:	ldr	x8, [x0, #16]
  40aacc:	ldr	x9, [x0, #48]
  40aad0:	mov	x19, x0
  40aad4:	mov	x20, x1
  40aad8:	mov	x0, x1
  40aadc:	mov	x1, x8
  40aae0:	mov	x29, sp
  40aae4:	blr	x9
  40aae8:	ldr	x8, [x19, #16]
  40aaec:	cmp	x0, x8
  40aaf0:	b.cs	40ab4c <__fxstatat@plt+0x7b8c>  // b.hs, b.nlast
  40aaf4:	ldr	x8, [x19]
  40aaf8:	add	x9, x8, x0, lsl #4
  40aafc:	ldp	x10, x9, [x9]
  40ab00:	cmp	x10, x20
  40ab04:	b.eq	40ab10 <__fxstatat@plt+0x7b50>  // b.none
  40ab08:	cbnz	x9, 40aafc <__fxstatat@plt+0x7b3c>
  40ab0c:	b	40ab1c <__fxstatat@plt+0x7b5c>
  40ab10:	cbz	x9, 40ab1c <__fxstatat@plt+0x7b5c>
  40ab14:	ldr	x0, [x9]
  40ab18:	b	40ab40 <__fxstatat@plt+0x7b80>
  40ab1c:	ldr	x9, [x19, #8]
  40ab20:	add	x8, x8, x0, lsl #4
  40ab24:	add	x8, x8, #0x10
  40ab28:	cmp	x8, x9
  40ab2c:	b.cs	40ab3c <__fxstatat@plt+0x7b7c>  // b.hs, b.nlast
  40ab30:	ldr	x0, [x8], #16
  40ab34:	cbz	x0, 40ab28 <__fxstatat@plt+0x7b68>
  40ab38:	b	40ab40 <__fxstatat@plt+0x7b80>
  40ab3c:	mov	x0, xzr
  40ab40:	ldp	x20, x19, [sp, #16]
  40ab44:	ldp	x29, x30, [sp], #32
  40ab48:	ret
  40ab4c:	bl	402bd0 <abort@plt>
  40ab50:	ldp	x9, x10, [x0]
  40ab54:	cmp	x9, x10
  40ab58:	b.cs	40abb4 <__fxstatat@plt+0x7bf4>  // b.hs, b.nlast
  40ab5c:	mov	x11, xzr
  40ab60:	ldr	x8, [x9]
  40ab64:	cbz	x8, 40ab98 <__fxstatat@plt+0x7bd8>
  40ab68:	cbz	x9, 40ab98 <__fxstatat@plt+0x7bd8>
  40ab6c:	mov	x10, x9
  40ab70:	cmp	x11, x2
  40ab74:	b.cs	40abbc <__fxstatat@plt+0x7bfc>  // b.hs, b.nlast
  40ab78:	ldr	x8, [x10]
  40ab7c:	str	x8, [x1, x11, lsl #3]
  40ab80:	ldr	x10, [x10, #8]
  40ab84:	add	x8, x11, #0x1
  40ab88:	mov	x11, x8
  40ab8c:	cbnz	x10, 40ab70 <__fxstatat@plt+0x7bb0>
  40ab90:	ldr	x10, [x0, #8]
  40ab94:	b	40ab9c <__fxstatat@plt+0x7bdc>
  40ab98:	mov	x8, x11
  40ab9c:	add	x9, x9, #0x10
  40aba0:	cmp	x9, x10
  40aba4:	mov	x11, x8
  40aba8:	b.cc	40ab60 <__fxstatat@plt+0x7ba0>  // b.lo, b.ul, b.last
  40abac:	mov	x0, x8
  40abb0:	ret
  40abb4:	mov	x0, xzr
  40abb8:	ret
  40abbc:	mov	x0, x11
  40abc0:	ret
  40abc4:	stp	x29, x30, [sp, #-64]!
  40abc8:	stp	x24, x23, [sp, #16]
  40abcc:	stp	x22, x21, [sp, #32]
  40abd0:	stp	x20, x19, [sp, #48]
  40abd4:	ldp	x23, x8, [x0]
  40abd8:	mov	x29, sp
  40abdc:	cmp	x23, x8
  40abe0:	b.cs	40abf8 <__fxstatat@plt+0x7c38>  // b.hs, b.nlast
  40abe4:	mov	x19, x2
  40abe8:	mov	x20, x0
  40abec:	mov	x21, x1
  40abf0:	mov	x22, xzr
  40abf4:	b	40ac10 <__fxstatat@plt+0x7c50>
  40abf8:	mov	x22, xzr
  40abfc:	b	40ac48 <__fxstatat@plt+0x7c88>
  40ac00:	ldr	x8, [x20, #8]
  40ac04:	add	x23, x23, #0x10
  40ac08:	cmp	x23, x8
  40ac0c:	b.cs	40ac48 <__fxstatat@plt+0x7c88>  // b.hs, b.nlast
  40ac10:	ldr	x0, [x23]
  40ac14:	cbz	x0, 40ac04 <__fxstatat@plt+0x7c44>
  40ac18:	cbz	x23, 40ac04 <__fxstatat@plt+0x7c44>
  40ac1c:	mov	x1, x19
  40ac20:	blr	x21
  40ac24:	tbz	w0, #0, 40ac48 <__fxstatat@plt+0x7c88>
  40ac28:	mov	x24, x23
  40ac2c:	ldr	x24, [x24, #8]
  40ac30:	add	x22, x22, #0x1
  40ac34:	cbz	x24, 40ac00 <__fxstatat@plt+0x7c40>
  40ac38:	ldr	x0, [x24]
  40ac3c:	mov	x1, x19
  40ac40:	blr	x21
  40ac44:	tbnz	w0, #0, 40ac2c <__fxstatat@plt+0x7c6c>
  40ac48:	mov	x0, x22
  40ac4c:	ldp	x20, x19, [sp, #48]
  40ac50:	ldp	x22, x21, [sp, #32]
  40ac54:	ldp	x24, x23, [sp, #16]
  40ac58:	ldp	x29, x30, [sp], #64
  40ac5c:	ret
  40ac60:	ldrb	w9, [x0]
  40ac64:	cbz	w9, 40ac94 <__fxstatat@plt+0x7cd4>
  40ac68:	mov	x8, x0
  40ac6c:	mov	x0, xzr
  40ac70:	add	x8, x8, #0x1
  40ac74:	lsl	x10, x0, #5
  40ac78:	sub	x10, x10, x0
  40ac7c:	add	x10, x10, w9, uxtb
  40ac80:	ldrb	w9, [x8], #1
  40ac84:	udiv	x11, x10, x1
  40ac88:	msub	x0, x11, x1, x10
  40ac8c:	cbnz	w9, 40ac74 <__fxstatat@plt+0x7cb4>
  40ac90:	ret
  40ac94:	mov	x0, xzr
  40ac98:	ret
  40ac9c:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40aca0:	add	x8, x8, #0xb64
  40aca4:	ldr	w9, [x8, #16]
  40aca8:	ldr	q0, [x8]
  40acac:	str	w9, [x0, #16]
  40acb0:	str	q0, [x0]
  40acb4:	ret
  40acb8:	stp	x29, x30, [sp, #-64]!
  40acbc:	adrp	x8, 40a000 <__fxstatat@plt+0x7040>
  40acc0:	add	x8, x8, #0xea0
  40acc4:	cmp	x2, #0x0
  40acc8:	adrp	x9, 40a000 <__fxstatat@plt+0x7040>
  40accc:	stp	x24, x23, [sp, #16]
  40acd0:	stp	x22, x21, [sp, #32]
  40acd4:	mov	x21, x0
  40acd8:	add	x9, x9, #0xeb0
  40acdc:	csel	x23, x8, x2, eq  // eq = none
  40ace0:	cmp	x3, #0x0
  40ace4:	mov	w0, #0x50                  	// #80
  40ace8:	stp	x20, x19, [sp, #48]
  40acec:	mov	x29, sp
  40acf0:	mov	x19, x4
  40acf4:	mov	x22, x1
  40acf8:	csel	x24, x9, x3, eq  // eq = none
  40acfc:	bl	4029f0 <malloc@plt>
  40ad00:	mov	x20, x0
  40ad04:	cbz	x0, 40ae88 <__fxstatat@plt+0x7ec8>
  40ad08:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40ad0c:	add	x9, x9, #0xb64
  40ad10:	cmp	x22, #0x0
  40ad14:	csel	x8, x9, x22, eq  // eq = none
  40ad18:	cmp	x8, x9
  40ad1c:	str	x8, [x20, #40]
  40ad20:	b.eq	40ada4 <__fxstatat@plt+0x7de4>  // b.none
  40ad24:	ldr	s0, [x8, #8]
  40ad28:	mov	w9, #0xcccd                	// #52429
  40ad2c:	movk	w9, #0x3dcc, lsl #16
  40ad30:	fmov	s1, w9
  40ad34:	fcmp	s0, s1
  40ad38:	b.le	40ae7c <__fxstatat@plt+0x7ebc>
  40ad3c:	mov	w9, #0x6666                	// #26214
  40ad40:	movk	w9, #0x3f66, lsl #16
  40ad44:	fmov	s1, w9
  40ad48:	fcmp	s0, s1
  40ad4c:	b.pl	40ae7c <__fxstatat@plt+0x7ebc>  // b.nfrst
  40ad50:	ldr	s1, [x8, #12]
  40ad54:	mov	w9, #0xcccd                	// #52429
  40ad58:	movk	w9, #0x3f8c, lsl #16
  40ad5c:	fmov	s2, w9
  40ad60:	fcmp	s1, s2
  40ad64:	b.le	40ae7c <__fxstatat@plt+0x7ebc>
  40ad68:	ldr	s1, [x8]
  40ad6c:	fcmp	s1, #0.0
  40ad70:	b.lt	40ae7c <__fxstatat@plt+0x7ebc>  // b.tstop
  40ad74:	mov	w9, #0xcccd                	// #52429
  40ad78:	movk	w9, #0x3dcc, lsl #16
  40ad7c:	fmov	s2, w9
  40ad80:	fadd	s1, s1, s2
  40ad84:	fcmp	s1, s0
  40ad88:	b.pl	40ae7c <__fxstatat@plt+0x7ebc>  // b.nfrst
  40ad8c:	ldr	s0, [x8, #4]
  40ad90:	fmov	s2, #1.000000000000000000e+00
  40ad94:	fcmp	s0, s2
  40ad98:	b.hi	40ae7c <__fxstatat@plt+0x7ebc>  // b.pmore
  40ad9c:	fcmp	s1, s0
  40ada0:	b.pl	40ae7c <__fxstatat@plt+0x7ebc>  // b.nfrst
  40ada4:	ldrb	w9, [x8, #16]
  40ada8:	cbnz	w9, 40adcc <__fxstatat@plt+0x7e0c>
  40adac:	ldr	s0, [x8, #8]
  40adb0:	ucvtf	s1, x21
  40adb4:	mov	w8, #0x5f800000            	// #1602224128
  40adb8:	fdiv	s0, s1, s0
  40adbc:	fmov	s1, w8
  40adc0:	fcmp	s0, s1
  40adc4:	b.ge	40ae7c <__fxstatat@plt+0x7ebc>  // b.tcont
  40adc8:	fcvtzu	x21, s0
  40adcc:	cmp	x21, #0xa
  40add0:	mov	w8, #0xa                   	// #10
  40add4:	csel	x8, x21, x8, hi  // hi = pmore
  40add8:	orr	x21, x8, #0x1
  40addc:	cmn	x21, #0x1
  40ade0:	b.eq	40ae7c <__fxstatat@plt+0x7ebc>  // b.none
  40ade4:	cmp	x21, #0xa
  40ade8:	b.cc	40ae20 <__fxstatat@plt+0x7e60>  // b.lo, b.ul, b.last
  40adec:	mov	w9, #0xc                   	// #12
  40adf0:	mov	w10, #0x9                   	// #9
  40adf4:	mov	w8, #0x3                   	// #3
  40adf8:	udiv	x11, x21, x8
  40adfc:	msub	x11, x11, x8, x21
  40ae00:	cbz	x11, 40ae24 <__fxstatat@plt+0x7e64>
  40ae04:	add	x10, x10, x9
  40ae08:	add	x10, x10, #0x4
  40ae0c:	add	x8, x8, #0x2
  40ae10:	cmp	x10, x21
  40ae14:	add	x9, x9, #0x8
  40ae18:	b.cc	40adf8 <__fxstatat@plt+0x7e38>  // b.lo, b.ul, b.last
  40ae1c:	b	40ae24 <__fxstatat@plt+0x7e64>
  40ae20:	mov	w8, #0x3                   	// #3
  40ae24:	udiv	x9, x21, x8
  40ae28:	msub	x8, x9, x8, x21
  40ae2c:	cbnz	x8, 40ae40 <__fxstatat@plt+0x7e80>
  40ae30:	add	x21, x21, #0x2
  40ae34:	cmn	x21, #0x1
  40ae38:	b.ne	40ade4 <__fxstatat@plt+0x7e24>  // b.any
  40ae3c:	b	40ae7c <__fxstatat@plt+0x7ebc>
  40ae40:	lsr	x8, x21, #60
  40ae44:	cbnz	x8, 40ae7c <__fxstatat@plt+0x7ebc>
  40ae48:	str	x21, [x20, #16]
  40ae4c:	cbz	x21, 40ae7c <__fxstatat@plt+0x7ebc>
  40ae50:	mov	w1, #0x10                  	// #16
  40ae54:	mov	x0, x21
  40ae58:	bl	40f8f0 <__fxstatat@plt+0xc930>
  40ae5c:	str	x0, [x20]
  40ae60:	cbz	x0, 40ae7c <__fxstatat@plt+0x7ebc>
  40ae64:	add	x8, x0, x21, lsl #4
  40ae68:	stp	xzr, xzr, [x20, #24]
  40ae6c:	stp	x23, x24, [x20, #48]
  40ae70:	str	x8, [x20, #8]
  40ae74:	stp	x19, xzr, [x20, #64]
  40ae78:	b	40ae88 <__fxstatat@plt+0x7ec8>
  40ae7c:	mov	x0, x20
  40ae80:	bl	402cf0 <free@plt>
  40ae84:	mov	x20, xzr
  40ae88:	mov	x0, x20
  40ae8c:	ldp	x20, x19, [sp, #48]
  40ae90:	ldp	x22, x21, [sp, #32]
  40ae94:	ldp	x24, x23, [sp, #16]
  40ae98:	ldp	x29, x30, [sp], #64
  40ae9c:	ret
  40aea0:	ror	x8, x0, #3
  40aea4:	udiv	x9, x8, x1
  40aea8:	msub	x0, x9, x1, x8
  40aeac:	ret
  40aeb0:	cmp	x0, x1
  40aeb4:	cset	w0, eq  // eq = none
  40aeb8:	ret
  40aebc:	stp	x29, x30, [sp, #-48]!
  40aec0:	str	x21, [sp, #16]
  40aec4:	stp	x20, x19, [sp, #32]
  40aec8:	ldp	x20, x8, [x0]
  40aecc:	mov	x19, x0
  40aed0:	mov	x29, sp
  40aed4:	b	40aee4 <__fxstatat@plt+0x7f24>
  40aed8:	stp	xzr, xzr, [x20]
  40aedc:	ldr	x8, [x19, #8]
  40aee0:	add	x20, x20, #0x10
  40aee4:	cmp	x20, x8
  40aee8:	b.cs	40af50 <__fxstatat@plt+0x7f90>  // b.hs, b.nlast
  40aeec:	ldr	x9, [x20]
  40aef0:	cbz	x9, 40aee0 <__fxstatat@plt+0x7f20>
  40aef4:	ldr	x8, [x19, #64]
  40aef8:	ldr	x21, [x20, #8]
  40aefc:	cmp	x8, #0x0
  40af00:	cset	w9, ne  // ne = any
  40af04:	cbnz	x21, 40af3c <__fxstatat@plt+0x7f7c>
  40af08:	cbz	w9, 40aed8 <__fxstatat@plt+0x7f18>
  40af0c:	ldr	x0, [x20]
  40af10:	blr	x8
  40af14:	b	40aed8 <__fxstatat@plt+0x7f18>
  40af18:	str	xzr, [x21]
  40af1c:	ldr	x9, [x19, #72]
  40af20:	ldr	x10, [x21, #8]
  40af24:	cmp	x8, #0x0
  40af28:	str	x9, [x21, #8]
  40af2c:	str	x21, [x19, #72]
  40af30:	cset	w9, ne  // ne = any
  40af34:	mov	x21, x10
  40af38:	cbz	x10, 40af08 <__fxstatat@plt+0x7f48>
  40af3c:	tbz	w9, #0, 40af18 <__fxstatat@plt+0x7f58>
  40af40:	ldr	x0, [x21]
  40af44:	blr	x8
  40af48:	ldr	x8, [x19, #64]
  40af4c:	b	40af18 <__fxstatat@plt+0x7f58>
  40af50:	stp	xzr, xzr, [x19, #24]
  40af54:	ldp	x20, x19, [sp, #32]
  40af58:	ldr	x21, [sp, #16]
  40af5c:	ldp	x29, x30, [sp], #48
  40af60:	ret
  40af64:	stp	x29, x30, [sp, #-48]!
  40af68:	stp	x20, x19, [sp, #32]
  40af6c:	ldr	x8, [x0, #64]
  40af70:	mov	x19, x0
  40af74:	str	x21, [sp, #16]
  40af78:	mov	x29, sp
  40af7c:	cbz	x8, 40afd4 <__fxstatat@plt+0x8014>
  40af80:	ldr	x8, [x19, #32]
  40af84:	cbz	x8, 40afd4 <__fxstatat@plt+0x8014>
  40af88:	ldp	x20, x8, [x19]
  40af8c:	b	40af98 <__fxstatat@plt+0x7fd8>
  40af90:	ldr	x8, [x19, #8]
  40af94:	add	x20, x20, #0x10
  40af98:	cmp	x20, x8
  40af9c:	b.cs	40afd4 <__fxstatat@plt+0x8014>  // b.hs, b.nlast
  40afa0:	ldr	x0, [x20]
  40afa4:	cbz	x0, 40af94 <__fxstatat@plt+0x7fd4>
  40afa8:	cbz	x20, 40af94 <__fxstatat@plt+0x7fd4>
  40afac:	ldr	x8, [x19, #64]
  40afb0:	blr	x8
  40afb4:	ldr	x21, [x20, #8]
  40afb8:	cbz	x21, 40af90 <__fxstatat@plt+0x7fd0>
  40afbc:	ldr	x0, [x21]
  40afc0:	ldr	x8, [x19, #64]
  40afc4:	blr	x8
  40afc8:	ldr	x21, [x21, #8]
  40afcc:	cbnz	x21, 40afbc <__fxstatat@plt+0x7ffc>
  40afd0:	b	40af90 <__fxstatat@plt+0x7fd0>
  40afd4:	ldp	x20, x8, [x19]
  40afd8:	b	40afe0 <__fxstatat@plt+0x8020>
  40afdc:	add	x20, x20, #0x10
  40afe0:	cmp	x20, x8
  40afe4:	b.cs	40b008 <__fxstatat@plt+0x8048>  // b.hs, b.nlast
  40afe8:	ldr	x0, [x20, #8]
  40afec:	cbz	x0, 40afdc <__fxstatat@plt+0x801c>
  40aff0:	ldr	x21, [x0, #8]
  40aff4:	bl	402cf0 <free@plt>
  40aff8:	mov	x0, x21
  40affc:	cbnz	x21, 40aff0 <__fxstatat@plt+0x8030>
  40b000:	ldr	x8, [x19, #8]
  40b004:	b	40afdc <__fxstatat@plt+0x801c>
  40b008:	ldr	x0, [x19, #72]
  40b00c:	cbz	x0, 40b020 <__fxstatat@plt+0x8060>
  40b010:	ldr	x20, [x0, #8]
  40b014:	bl	402cf0 <free@plt>
  40b018:	mov	x0, x20
  40b01c:	cbnz	x20, 40b010 <__fxstatat@plt+0x8050>
  40b020:	ldr	x0, [x19]
  40b024:	bl	402cf0 <free@plt>
  40b028:	mov	x0, x19
  40b02c:	ldp	x20, x19, [sp, #32]
  40b030:	ldr	x21, [sp, #16]
  40b034:	ldp	x29, x30, [sp], #48
  40b038:	b	402cf0 <free@plt>
  40b03c:	sub	sp, sp, #0x90
  40b040:	stp	x29, x30, [sp, #80]
  40b044:	stp	x24, x23, [sp, #96]
  40b048:	stp	x22, x21, [sp, #112]
  40b04c:	stp	x20, x19, [sp, #128]
  40b050:	ldr	x8, [x0, #40]
  40b054:	mov	x19, x0
  40b058:	add	x29, sp, #0x50
  40b05c:	ldrb	w9, [x8, #16]
  40b060:	cbnz	w9, 40b084 <__fxstatat@plt+0x80c4>
  40b064:	ldr	s0, [x8, #8]
  40b068:	ucvtf	s1, x1
  40b06c:	mov	w8, #0x5f800000            	// #1602224128
  40b070:	fdiv	s0, s1, s0
  40b074:	fmov	s1, w8
  40b078:	fcmp	s0, s1
  40b07c:	b.ge	40b108 <__fxstatat@plt+0x8148>  // b.tcont
  40b080:	fcvtzu	x1, s0
  40b084:	cmp	x1, #0xa
  40b088:	mov	w8, #0xa                   	// #10
  40b08c:	csel	x8, x1, x8, hi  // hi = pmore
  40b090:	orr	x20, x8, #0x1
  40b094:	cmn	x20, #0x1
  40b098:	b.eq	40b108 <__fxstatat@plt+0x8148>  // b.none
  40b09c:	cmp	x20, #0xa
  40b0a0:	b.cc	40b0d8 <__fxstatat@plt+0x8118>  // b.lo, b.ul, b.last
  40b0a4:	mov	w9, #0xc                   	// #12
  40b0a8:	mov	w10, #0x9                   	// #9
  40b0ac:	mov	w8, #0x3                   	// #3
  40b0b0:	udiv	x11, x20, x8
  40b0b4:	msub	x11, x11, x8, x20
  40b0b8:	cbz	x11, 40b0dc <__fxstatat@plt+0x811c>
  40b0bc:	add	x10, x10, x9
  40b0c0:	add	x10, x10, #0x4
  40b0c4:	add	x8, x8, #0x2
  40b0c8:	cmp	x10, x20
  40b0cc:	add	x9, x9, #0x8
  40b0d0:	b.cc	40b0b0 <__fxstatat@plt+0x80f0>  // b.lo, b.ul, b.last
  40b0d4:	b	40b0dc <__fxstatat@plt+0x811c>
  40b0d8:	mov	w8, #0x3                   	// #3
  40b0dc:	udiv	x9, x20, x8
  40b0e0:	msub	x8, x9, x8, x20
  40b0e4:	cbnz	x8, 40b0f8 <__fxstatat@plt+0x8138>
  40b0e8:	add	x20, x20, #0x2
  40b0ec:	cmn	x20, #0x1
  40b0f0:	b.ne	40b09c <__fxstatat@plt+0x80dc>  // b.any
  40b0f4:	b	40b108 <__fxstatat@plt+0x8148>
  40b0f8:	sub	x8, x20, #0x1
  40b0fc:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40b100:	cmp	x8, x9
  40b104:	b.ls	40b124 <__fxstatat@plt+0x8164>  // b.plast
  40b108:	mov	w0, wzr
  40b10c:	ldp	x20, x19, [sp, #128]
  40b110:	ldp	x22, x21, [sp, #112]
  40b114:	ldp	x24, x23, [sp, #96]
  40b118:	ldp	x29, x30, [sp, #80]
  40b11c:	add	sp, sp, #0x90
  40b120:	ret
  40b124:	ldr	x8, [x19, #16]
  40b128:	cmp	x20, x8
  40b12c:	b.ne	40b138 <__fxstatat@plt+0x8178>  // b.any
  40b130:	mov	w0, #0x1                   	// #1
  40b134:	b	40b10c <__fxstatat@plt+0x814c>
  40b138:	mov	w1, #0x10                  	// #16
  40b13c:	mov	x0, x20
  40b140:	bl	40f8f0 <__fxstatat@plt+0xc930>
  40b144:	str	x0, [sp]
  40b148:	cbz	x0, 40b10c <__fxstatat@plt+0x814c>
  40b14c:	add	x8, x0, x20, lsl #4
  40b150:	stp	x8, x20, [sp, #8]
  40b154:	stp	xzr, xzr, [sp, #24]
  40b158:	ldur	q0, [x19, #40]
  40b15c:	mov	x21, x19
  40b160:	mov	x0, sp
  40b164:	mov	x1, x19
  40b168:	stur	q0, [sp, #40]
  40b16c:	ldur	q0, [x19, #56]
  40b170:	mov	w2, wzr
  40b174:	stur	q0, [sp, #56]
  40b178:	ldr	x8, [x21, #72]!
  40b17c:	str	x8, [sp, #72]
  40b180:	bl	40b270 <__fxstatat@plt+0x82b0>
  40b184:	tbz	w0, #0, 40b1b0 <__fxstatat@plt+0x81f0>
  40b188:	ldr	x0, [x19]
  40b18c:	bl	402cf0 <free@plt>
  40b190:	ldr	q0, [sp]
  40b194:	mov	w0, #0x1                   	// #1
  40b198:	str	q0, [x19]
  40b19c:	ldr	q0, [sp, #16]
  40b1a0:	str	q0, [x19, #16]
  40b1a4:	ldr	x8, [sp, #72]
  40b1a8:	str	x8, [x19, #72]
  40b1ac:	b	40b10c <__fxstatat@plt+0x814c>
  40b1b0:	ldr	x8, [sp, #72]
  40b1b4:	str	x8, [x21]
  40b1b8:	ldp	x22, x23, [sp]
  40b1bc:	b	40b1c8 <__fxstatat@plt+0x8208>
  40b1c0:	str	xzr, [x22, #8]
  40b1c4:	add	x22, x22, #0x10
  40b1c8:	cmp	x22, x23
  40b1cc:	b.cs	40b24c <__fxstatat@plt+0x828c>  // b.hs, b.nlast
  40b1d0:	ldr	x8, [x22]
  40b1d4:	cbz	x8, 40b1c4 <__fxstatat@plt+0x8204>
  40b1d8:	ldr	x24, [x22, #8]
  40b1dc:	cbz	x24, 40b1c0 <__fxstatat@plt+0x8200>
  40b1e0:	ldr	x1, [x19, #16]
  40b1e4:	b	40b214 <__fxstatat@plt+0x8254>
  40b1e8:	str	x20, [x9]
  40b1ec:	ldr	x9, [x19, #24]
  40b1f0:	add	x9, x9, #0x1
  40b1f4:	str	x9, [x19, #24]
  40b1f8:	mov	x9, x21
  40b1fc:	str	xzr, [x24]
  40b200:	ldr	x10, [x9]
  40b204:	str	x10, [x24, #8]
  40b208:	str	x24, [x9]
  40b20c:	mov	x24, x8
  40b210:	cbz	x8, 40b1c0 <__fxstatat@plt+0x8200>
  40b214:	ldr	x20, [x24]
  40b218:	ldr	x8, [x19, #48]
  40b21c:	mov	x0, x20
  40b220:	blr	x8
  40b224:	ldr	x1, [x19, #16]
  40b228:	cmp	x0, x1
  40b22c:	b.cs	40b26c <__fxstatat@plt+0x82ac>  // b.hs, b.nlast
  40b230:	ldr	x8, [x19]
  40b234:	add	x9, x8, x0, lsl #4
  40b238:	ldr	x10, [x9]
  40b23c:	ldr	x8, [x24, #8]
  40b240:	cbz	x10, 40b1e8 <__fxstatat@plt+0x8228>
  40b244:	add	x9, x9, #0x8
  40b248:	b	40b200 <__fxstatat@plt+0x8240>
  40b24c:	mov	x1, sp
  40b250:	mov	x0, x19
  40b254:	mov	w2, wzr
  40b258:	bl	40b270 <__fxstatat@plt+0x82b0>
  40b25c:	tbz	w0, #0, 40b26c <__fxstatat@plt+0x82ac>
  40b260:	ldr	x0, [sp]
  40b264:	bl	402cf0 <free@plt>
  40b268:	b	40b108 <__fxstatat@plt+0x8148>
  40b26c:	bl	402bd0 <abort@plt>
  40b270:	stp	x29, x30, [sp, #-80]!
  40b274:	stp	x26, x25, [sp, #16]
  40b278:	stp	x24, x23, [sp, #32]
  40b27c:	stp	x22, x21, [sp, #48]
  40b280:	stp	x20, x19, [sp, #64]
  40b284:	ldp	x24, x8, [x1]
  40b288:	mov	x29, sp
  40b28c:	cmp	x24, x8
  40b290:	b.cs	40b3c8 <__fxstatat@plt+0x8408>  // b.hs, b.nlast
  40b294:	mov	w19, w2
  40b298:	mov	x20, x1
  40b29c:	mov	x21, x0
  40b2a0:	add	x25, x0, #0x48
  40b2a4:	b	40b2d8 <__fxstatat@plt+0x8318>
  40b2a8:	str	x22, [x8]
  40b2ac:	ldr	x8, [x21, #24]
  40b2b0:	add	x8, x8, #0x1
  40b2b4:	str	x8, [x21, #24]
  40b2b8:	str	xzr, [x24]
  40b2bc:	ldr	x8, [x20, #24]
  40b2c0:	sub	x8, x8, #0x1
  40b2c4:	str	x8, [x20, #24]
  40b2c8:	ldr	x8, [x20, #8]
  40b2cc:	add	x24, x24, #0x10
  40b2d0:	cmp	x24, x8
  40b2d4:	b.cs	40b3c8 <__fxstatat@plt+0x8408>  // b.hs, b.nlast
  40b2d8:	ldr	x22, [x24]
  40b2dc:	cbz	x22, 40b2c8 <__fxstatat@plt+0x8308>
  40b2e0:	ldr	x23, [x24, #8]
  40b2e4:	cbz	x23, 40b358 <__fxstatat@plt+0x8398>
  40b2e8:	ldr	x1, [x21, #16]
  40b2ec:	b	40b31c <__fxstatat@plt+0x835c>
  40b2f0:	str	x22, [x9]
  40b2f4:	ldr	x9, [x21, #24]
  40b2f8:	add	x9, x9, #0x1
  40b2fc:	str	x9, [x21, #24]
  40b300:	mov	x9, x25
  40b304:	str	xzr, [x23]
  40b308:	ldr	x10, [x9]
  40b30c:	str	x10, [x23, #8]
  40b310:	str	x23, [x9]
  40b314:	mov	x23, x8
  40b318:	cbz	x8, 40b354 <__fxstatat@plt+0x8394>
  40b31c:	ldr	x22, [x23]
  40b320:	ldr	x8, [x21, #48]
  40b324:	mov	x0, x22
  40b328:	blr	x8
  40b32c:	ldr	x1, [x21, #16]
  40b330:	cmp	x0, x1
  40b334:	b.cs	40b3e4 <__fxstatat@plt+0x8424>  // b.hs, b.nlast
  40b338:	ldr	x8, [x21]
  40b33c:	add	x9, x8, x0, lsl #4
  40b340:	ldr	x10, [x9]
  40b344:	ldr	x8, [x23, #8]
  40b348:	cbz	x10, 40b2f0 <__fxstatat@plt+0x8330>
  40b34c:	add	x9, x9, #0x8
  40b350:	b	40b308 <__fxstatat@plt+0x8348>
  40b354:	ldr	x22, [x24]
  40b358:	str	xzr, [x24, #8]
  40b35c:	tbnz	w19, #0, 40b2c8 <__fxstatat@plt+0x8308>
  40b360:	ldr	x8, [x21, #48]
  40b364:	ldr	x1, [x21, #16]
  40b368:	mov	x0, x22
  40b36c:	blr	x8
  40b370:	ldr	x8, [x21, #16]
  40b374:	cmp	x0, x8
  40b378:	b.cs	40b3e4 <__fxstatat@plt+0x8424>  // b.hs, b.nlast
  40b37c:	ldr	x26, [x21]
  40b380:	mov	x23, x0
  40b384:	add	x8, x26, x0, lsl #4
  40b388:	ldr	x9, [x8]
  40b38c:	cbz	x9, 40b2a8 <__fxstatat@plt+0x82e8>
  40b390:	ldr	x0, [x25]
  40b394:	cbz	x0, 40b3a4 <__fxstatat@plt+0x83e4>
  40b398:	ldr	x8, [x0, #8]
  40b39c:	str	x8, [x25]
  40b3a0:	b	40b3b0 <__fxstatat@plt+0x83f0>
  40b3a4:	mov	w0, #0x10                  	// #16
  40b3a8:	bl	4029f0 <malloc@plt>
  40b3ac:	cbz	x0, 40b3cc <__fxstatat@plt+0x840c>
  40b3b0:	str	x22, [x0]
  40b3b4:	add	x8, x26, x23, lsl #4
  40b3b8:	ldr	x9, [x8, #8]
  40b3bc:	str	x9, [x0, #8]
  40b3c0:	str	x0, [x8, #8]
  40b3c4:	b	40b2b8 <__fxstatat@plt+0x82f8>
  40b3c8:	mov	w0, #0x1                   	// #1
  40b3cc:	ldp	x20, x19, [sp, #64]
  40b3d0:	ldp	x22, x21, [sp, #48]
  40b3d4:	ldp	x24, x23, [sp, #32]
  40b3d8:	ldp	x26, x25, [sp, #16]
  40b3dc:	ldp	x29, x30, [sp], #80
  40b3e0:	ret
  40b3e4:	bl	402bd0 <abort@plt>
  40b3e8:	stp	x29, x30, [sp, #-80]!
  40b3ec:	str	x25, [sp, #16]
  40b3f0:	stp	x24, x23, [sp, #32]
  40b3f4:	stp	x22, x21, [sp, #48]
  40b3f8:	stp	x20, x19, [sp, #64]
  40b3fc:	mov	x29, sp
  40b400:	cbz	x1, 40b6cc <__fxstatat@plt+0x870c>
  40b404:	mov	x20, x1
  40b408:	ldr	x8, [x0, #48]
  40b40c:	ldr	x1, [x0, #16]
  40b410:	mov	x19, x0
  40b414:	mov	x0, x20
  40b418:	mov	x21, x2
  40b41c:	blr	x8
  40b420:	ldr	x8, [x19, #16]
  40b424:	cmp	x0, x8
  40b428:	b.cs	40b6cc <__fxstatat@plt+0x870c>  // b.hs, b.nlast
  40b42c:	ldr	x25, [x19]
  40b430:	mov	x22, x0
  40b434:	add	x23, x25, x0, lsl #4
  40b438:	ldr	x1, [x23]
  40b43c:	cbz	x1, 40b464 <__fxstatat@plt+0x84a4>
  40b440:	cmp	x1, x20
  40b444:	b.eq	40b5d8 <__fxstatat@plt+0x8618>  // b.none
  40b448:	ldr	x8, [x19, #56]
  40b44c:	mov	x0, x20
  40b450:	blr	x8
  40b454:	mov	x24, x23
  40b458:	tbz	w0, #0, 40b5ec <__fxstatat@plt+0x862c>
  40b45c:	ldr	x8, [x24]
  40b460:	cbnz	x8, 40b5dc <__fxstatat@plt+0x861c>
  40b464:	ldr	x8, [x19, #40]
  40b468:	ldp	x10, x9, [x19, #16]
  40b46c:	ldr	s1, [x8, #8]
  40b470:	ucvtf	s0, x10
  40b474:	ucvtf	s2, x9
  40b478:	fmul	s3, s1, s0
  40b47c:	fcmp	s3, s2
  40b480:	b.pl	40b5bc <__fxstatat@plt+0x85fc>  // b.nfrst
  40b484:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40b488:	add	x9, x9, #0xb64
  40b48c:	cmp	x8, x9
  40b490:	b.eq	40b520 <__fxstatat@plt+0x8560>  // b.none
  40b494:	mov	w10, #0xcccd                	// #52429
  40b498:	movk	w10, #0x3dcc, lsl #16
  40b49c:	fmov	s3, w10
  40b4a0:	fcmp	s1, s3
  40b4a4:	b.le	40b510 <__fxstatat@plt+0x8550>
  40b4a8:	mov	w10, #0x6666                	// #26214
  40b4ac:	movk	w10, #0x3f66, lsl #16
  40b4b0:	fmov	s3, w10
  40b4b4:	fcmp	s1, s3
  40b4b8:	b.pl	40b510 <__fxstatat@plt+0x8550>  // b.nfrst
  40b4bc:	ldr	s3, [x8, #12]
  40b4c0:	mov	w10, #0xcccd                	// #52429
  40b4c4:	movk	w10, #0x3f8c, lsl #16
  40b4c8:	fmov	s4, w10
  40b4cc:	fcmp	s3, s4
  40b4d0:	b.le	40b510 <__fxstatat@plt+0x8550>
  40b4d4:	ldr	s3, [x8]
  40b4d8:	fcmp	s3, #0.0
  40b4dc:	b.lt	40b510 <__fxstatat@plt+0x8550>  // b.tstop
  40b4e0:	mov	w10, #0xcccd                	// #52429
  40b4e4:	movk	w10, #0x3dcc, lsl #16
  40b4e8:	fmov	s4, w10
  40b4ec:	fadd	s3, s3, s4
  40b4f0:	fcmp	s3, s1
  40b4f4:	b.pl	40b510 <__fxstatat@plt+0x8550>  // b.nfrst
  40b4f8:	ldr	s4, [x8, #4]
  40b4fc:	fmov	s5, #1.000000000000000000e+00
  40b500:	fcmp	s4, s5
  40b504:	b.hi	40b510 <__fxstatat@plt+0x8550>  // b.pmore
  40b508:	fcmp	s3, s4
  40b50c:	b.mi	40b524 <__fxstatat@plt+0x8564>  // b.first
  40b510:	mov	w8, #0xcccd                	// #52429
  40b514:	movk	w8, #0x3f4c, lsl #16
  40b518:	fmov	s1, w8
  40b51c:	str	x9, [x19, #40]
  40b520:	mov	x8, x9
  40b524:	fmul	s3, s1, s0
  40b528:	fcmp	s3, s2
  40b52c:	b.pl	40b5bc <__fxstatat@plt+0x85fc>  // b.nfrst
  40b530:	ldr	s2, [x8, #12]
  40b534:	ldrb	w8, [x8, #16]
  40b538:	fmul	s0, s2, s0
  40b53c:	cmp	w8, #0x0
  40b540:	fmul	s1, s1, s0
  40b544:	mov	w8, #0x5f800000            	// #1602224128
  40b548:	fcsel	s0, s1, s0, eq  // eq = none
  40b54c:	fmov	s1, w8
  40b550:	fcmp	s0, s1
  40b554:	b.ge	40b668 <__fxstatat@plt+0x86a8>  // b.tcont
  40b558:	fcvtzu	x1, s0
  40b55c:	mov	x0, x19
  40b560:	bl	40b03c <__fxstatat@plt+0x807c>
  40b564:	tbz	w0, #0, 40b668 <__fxstatat@plt+0x86a8>
  40b568:	ldr	x8, [x19, #48]
  40b56c:	ldr	x1, [x19, #16]
  40b570:	mov	x0, x20
  40b574:	blr	x8
  40b578:	ldr	x8, [x19, #16]
  40b57c:	cmp	x0, x8
  40b580:	b.cs	40b6cc <__fxstatat@plt+0x870c>  // b.hs, b.nlast
  40b584:	ldr	x22, [x19]
  40b588:	mov	x21, x0
  40b58c:	add	x23, x22, x0, lsl #4
  40b590:	ldr	x1, [x23]
  40b594:	cbz	x1, 40b5bc <__fxstatat@plt+0x85fc>
  40b598:	cmp	x1, x20
  40b59c:	mov	x8, x20
  40b5a0:	b.eq	40b5b8 <__fxstatat@plt+0x85f8>  // b.none
  40b5a4:	ldr	x8, [x19, #56]
  40b5a8:	mov	x0, x20
  40b5ac:	blr	x8
  40b5b0:	tbz	w0, #0, 40b690 <__fxstatat@plt+0x86d0>
  40b5b4:	ldr	x8, [x23]
  40b5b8:	cbnz	x8, 40b6cc <__fxstatat@plt+0x870c>
  40b5bc:	ldr	x8, [x23]
  40b5c0:	cbz	x8, 40b61c <__fxstatat@plt+0x865c>
  40b5c4:	ldr	x0, [x19, #72]
  40b5c8:	cbz	x0, 40b638 <__fxstatat@plt+0x8678>
  40b5cc:	ldr	x8, [x0, #8]
  40b5d0:	str	x8, [x19, #72]
  40b5d4:	b	40b644 <__fxstatat@plt+0x8684>
  40b5d8:	mov	x8, x20
  40b5dc:	mov	w0, wzr
  40b5e0:	cbz	x21, 40b66c <__fxstatat@plt+0x86ac>
  40b5e4:	str	x8, [x21]
  40b5e8:	b	40b66c <__fxstatat@plt+0x86ac>
  40b5ec:	add	x24, x25, x22, lsl #4
  40b5f0:	ldr	x8, [x24, #8]!
  40b5f4:	cbz	x8, 40b464 <__fxstatat@plt+0x84a4>
  40b5f8:	ldr	x1, [x8]
  40b5fc:	cmp	x1, x20
  40b600:	b.eq	40b684 <__fxstatat@plt+0x86c4>  // b.none
  40b604:	ldr	x8, [x19, #56]
  40b608:	mov	x0, x20
  40b60c:	blr	x8
  40b610:	ldr	x24, [x24]
  40b614:	tbz	w0, #0, 40b5f0 <__fxstatat@plt+0x8630>
  40b618:	b	40b45c <__fxstatat@plt+0x849c>
  40b61c:	str	x20, [x23]
  40b620:	ldur	q0, [x19, #24]
  40b624:	mov	w0, #0x1                   	// #1
  40b628:	dup	v1.2d, x0
  40b62c:	add	v0.2d, v0.2d, v1.2d
  40b630:	stur	q0, [x19, #24]
  40b634:	b	40b66c <__fxstatat@plt+0x86ac>
  40b638:	mov	w0, #0x10                  	// #16
  40b63c:	bl	4029f0 <malloc@plt>
  40b640:	cbz	x0, 40b668 <__fxstatat@plt+0x86a8>
  40b644:	str	x20, [x0]
  40b648:	ldr	x8, [x23, #8]
  40b64c:	str	x8, [x0, #8]
  40b650:	str	x0, [x23, #8]
  40b654:	ldr	x8, [x19, #32]
  40b658:	mov	w0, #0x1                   	// #1
  40b65c:	add	x8, x8, #0x1
  40b660:	str	x8, [x19, #32]
  40b664:	b	40b66c <__fxstatat@plt+0x86ac>
  40b668:	mov	w0, #0xffffffff            	// #-1
  40b66c:	ldp	x20, x19, [sp, #64]
  40b670:	ldp	x22, x21, [sp, #48]
  40b674:	ldp	x24, x23, [sp, #32]
  40b678:	ldr	x25, [sp, #16]
  40b67c:	ldp	x29, x30, [sp], #80
  40b680:	ret
  40b684:	mov	x8, x20
  40b688:	cbnz	x8, 40b5dc <__fxstatat@plt+0x861c>
  40b68c:	b	40b464 <__fxstatat@plt+0x84a4>
  40b690:	add	x21, x22, x21, lsl #4
  40b694:	ldr	x8, [x21, #8]!
  40b698:	cbz	x8, 40b5bc <__fxstatat@plt+0x85fc>
  40b69c:	ldr	x1, [x8]
  40b6a0:	cmp	x1, x20
  40b6a4:	b.eq	40b6c4 <__fxstatat@plt+0x8704>  // b.none
  40b6a8:	ldr	x8, [x19, #56]
  40b6ac:	mov	x0, x20
  40b6b0:	blr	x8
  40b6b4:	ldr	x21, [x21]
  40b6b8:	tbz	w0, #0, 40b694 <__fxstatat@plt+0x86d4>
  40b6bc:	ldr	x8, [x21]
  40b6c0:	b	40b5b8 <__fxstatat@plt+0x85f8>
  40b6c4:	mov	x8, x20
  40b6c8:	b	40b5b8 <__fxstatat@plt+0x85f8>
  40b6cc:	bl	402bd0 <abort@plt>
  40b6d0:	stp	x29, x30, [sp, #-32]!
  40b6d4:	mov	x29, sp
  40b6d8:	add	x2, x29, #0x18
  40b6dc:	str	x19, [sp, #16]
  40b6e0:	mov	x19, x1
  40b6e4:	bl	40b3e8 <__fxstatat@plt+0x8428>
  40b6e8:	ldr	x8, [x29, #24]
  40b6ec:	cmp	w0, #0x0
  40b6f0:	csel	x8, x8, x19, eq  // eq = none
  40b6f4:	ldr	x19, [sp, #16]
  40b6f8:	cmn	w0, #0x1
  40b6fc:	csel	x0, xzr, x8, eq  // eq = none
  40b700:	ldp	x29, x30, [sp], #32
  40b704:	ret
  40b708:	stp	x29, x30, [sp, #-64]!
  40b70c:	stp	x22, x21, [sp, #32]
  40b710:	stp	x20, x19, [sp, #48]
  40b714:	ldr	x8, [x0, #16]
  40b718:	ldr	x9, [x0, #48]
  40b71c:	mov	x20, x0
  40b720:	mov	x19, x1
  40b724:	mov	x0, x1
  40b728:	mov	x1, x8
  40b72c:	str	x23, [sp, #16]
  40b730:	mov	x29, sp
  40b734:	blr	x9
  40b738:	ldr	x8, [x20, #16]
  40b73c:	cmp	x0, x8
  40b740:	b.cs	40b93c <__fxstatat@plt+0x897c>  // b.hs, b.nlast
  40b744:	ldr	x23, [x20]
  40b748:	mov	x21, x0
  40b74c:	add	x22, x23, x0, lsl #4
  40b750:	ldr	x1, [x22]
  40b754:	cbz	x1, 40b7c4 <__fxstatat@plt+0x8804>
  40b758:	cmp	x1, x19
  40b75c:	b.eq	40b774 <__fxstatat@plt+0x87b4>  // b.none
  40b760:	ldr	x8, [x20, #56]
  40b764:	mov	x0, x19
  40b768:	blr	x8
  40b76c:	tbz	w0, #0, 40b78c <__fxstatat@plt+0x87cc>
  40b770:	ldr	x19, [x22]
  40b774:	add	x8, x23, x21, lsl #4
  40b778:	ldr	x8, [x8, #8]
  40b77c:	cbz	x8, 40b7cc <__fxstatat@plt+0x880c>
  40b780:	ldr	q0, [x8]
  40b784:	str	q0, [x22]
  40b788:	b	40b7ec <__fxstatat@plt+0x882c>
  40b78c:	add	x21, x23, x21, lsl #4
  40b790:	ldr	x9, [x21, #8]!
  40b794:	cbz	x9, 40b7c4 <__fxstatat@plt+0x8804>
  40b798:	ldr	x1, [x9]
  40b79c:	cmp	x1, x19
  40b7a0:	b.eq	40b7d8 <__fxstatat@plt+0x8818>  // b.none
  40b7a4:	ldr	x8, [x20, #56]
  40b7a8:	mov	x0, x19
  40b7ac:	blr	x8
  40b7b0:	ldr	x8, [x21]
  40b7b4:	tbnz	w0, #0, 40b7e0 <__fxstatat@plt+0x8820>
  40b7b8:	ldr	x9, [x8, #8]!
  40b7bc:	mov	x21, x8
  40b7c0:	cbnz	x9, 40b798 <__fxstatat@plt+0x87d8>
  40b7c4:	mov	x19, xzr
  40b7c8:	b	40b924 <__fxstatat@plt+0x8964>
  40b7cc:	str	xzr, [x22]
  40b7d0:	cbnz	x19, 40b800 <__fxstatat@plt+0x8840>
  40b7d4:	b	40b924 <__fxstatat@plt+0x8964>
  40b7d8:	mov	x8, x9
  40b7dc:	b	40b7e4 <__fxstatat@plt+0x8824>
  40b7e0:	ldr	x19, [x8]
  40b7e4:	ldr	x9, [x8, #8]
  40b7e8:	str	x9, [x21]
  40b7ec:	str	xzr, [x8]
  40b7f0:	ldr	x9, [x20, #72]
  40b7f4:	str	x9, [x8, #8]
  40b7f8:	str	x8, [x20, #72]
  40b7fc:	cbz	x19, 40b924 <__fxstatat@plt+0x8964>
  40b800:	ldr	x8, [x20, #32]
  40b804:	sub	x8, x8, #0x1
  40b808:	str	x8, [x20, #32]
  40b80c:	ldr	x8, [x22]
  40b810:	cbnz	x8, 40b924 <__fxstatat@plt+0x8964>
  40b814:	ldp	x10, x9, [x20, #16]
  40b818:	ldr	x8, [x20, #40]
  40b81c:	sub	x9, x9, #0x1
  40b820:	str	x9, [x20, #24]
  40b824:	ldr	s2, [x8]
  40b828:	ucvtf	s0, x10
  40b82c:	ucvtf	s1, x9
  40b830:	fmul	s3, s2, s0
  40b834:	fcmp	s3, s1
  40b838:	b.le	40b924 <__fxstatat@plt+0x8964>
  40b83c:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40b840:	add	x9, x9, #0xb64
  40b844:	cmp	x8, x9
  40b848:	b.eq	40b8d0 <__fxstatat@plt+0x8910>  // b.none
  40b84c:	ldr	s3, [x8, #8]
  40b850:	mov	w10, #0xcccd                	// #52429
  40b854:	movk	w10, #0x3dcc, lsl #16
  40b858:	fmov	s4, w10
  40b85c:	fcmp	s3, s4
  40b860:	b.le	40b8c8 <__fxstatat@plt+0x8908>
  40b864:	mov	w10, #0x6666                	// #26214
  40b868:	movk	w10, #0x3f66, lsl #16
  40b86c:	fmov	s4, w10
  40b870:	fcmp	s3, s4
  40b874:	b.pl	40b8c8 <__fxstatat@plt+0x8908>  // b.nfrst
  40b878:	fcmp	s2, #0.0
  40b87c:	b.lt	40b8c8 <__fxstatat@plt+0x8908>  // b.tstop
  40b880:	ldr	s4, [x8, #12]
  40b884:	mov	w10, #0xcccd                	// #52429
  40b888:	movk	w10, #0x3f8c, lsl #16
  40b88c:	fmov	s5, w10
  40b890:	fcmp	s4, s5
  40b894:	b.le	40b8c8 <__fxstatat@plt+0x8908>
  40b898:	mov	w10, #0xcccd                	// #52429
  40b89c:	movk	w10, #0x3dcc, lsl #16
  40b8a0:	fmov	s4, w10
  40b8a4:	fadd	s4, s2, s4
  40b8a8:	fcmp	s4, s3
  40b8ac:	b.pl	40b8c8 <__fxstatat@plt+0x8908>  // b.nfrst
  40b8b0:	ldr	s3, [x8, #4]
  40b8b4:	fmov	s5, #1.000000000000000000e+00
  40b8b8:	fcmp	s3, s5
  40b8bc:	b.hi	40b8c8 <__fxstatat@plt+0x8908>  // b.pmore
  40b8c0:	fcmp	s4, s3
  40b8c4:	b.mi	40b8d4 <__fxstatat@plt+0x8914>  // b.first
  40b8c8:	fmov	s2, wzr
  40b8cc:	str	x9, [x20, #40]
  40b8d0:	mov	x8, x9
  40b8d4:	fmul	s2, s2, s0
  40b8d8:	fcmp	s2, s1
  40b8dc:	b.le	40b924 <__fxstatat@plt+0x8964>
  40b8e0:	ldr	s1, [x8, #4]
  40b8e4:	ldrb	w9, [x8, #16]
  40b8e8:	fmul	s0, s1, s0
  40b8ec:	cbnz	w9, 40b8f8 <__fxstatat@plt+0x8938>
  40b8f0:	ldr	s1, [x8, #8]
  40b8f4:	fmul	s0, s0, s1
  40b8f8:	fcvtzu	x1, s0
  40b8fc:	mov	x0, x20
  40b900:	bl	40b03c <__fxstatat@plt+0x807c>
  40b904:	tbnz	w0, #0, 40b924 <__fxstatat@plt+0x8964>
  40b908:	ldr	x0, [x20, #72]
  40b90c:	cbz	x0, 40b920 <__fxstatat@plt+0x8960>
  40b910:	ldr	x21, [x0, #8]
  40b914:	bl	402cf0 <free@plt>
  40b918:	mov	x0, x21
  40b91c:	cbnz	x21, 40b910 <__fxstatat@plt+0x8950>
  40b920:	str	xzr, [x20, #72]
  40b924:	mov	x0, x19
  40b928:	ldp	x20, x19, [sp, #48]
  40b92c:	ldp	x22, x21, [sp, #32]
  40b930:	ldr	x23, [sp, #16]
  40b934:	ldp	x29, x30, [sp], #64
  40b938:	ret
  40b93c:	bl	402bd0 <abort@plt>
  40b940:	stp	x29, x30, [sp, #-32]!
  40b944:	stp	x20, x19, [sp, #16]
  40b948:	mov	x19, x0
  40b94c:	ldr	x0, [x0]
  40b950:	mov	x29, sp
  40b954:	mov	x20, x1
  40b958:	bl	4100fc <__fxstatat@plt+0xd13c>
  40b95c:	ldr	x8, [x19, #8]
  40b960:	eor	x8, x8, x0
  40b964:	udiv	x9, x8, x20
  40b968:	msub	x0, x9, x20, x8
  40b96c:	ldp	x20, x19, [sp, #16]
  40b970:	ldp	x29, x30, [sp], #32
  40b974:	ret
  40b978:	ldr	x8, [x0, #8]
  40b97c:	udiv	x9, x8, x1
  40b980:	msub	x0, x9, x1, x8
  40b984:	ret
  40b988:	ldr	x8, [x0, #8]
  40b98c:	ldr	x9, [x1, #8]
  40b990:	cmp	x8, x9
  40b994:	b.ne	40b9b4 <__fxstatat@plt+0x89f4>  // b.any
  40b998:	ldr	x8, [x0, #16]
  40b99c:	ldr	x9, [x1, #16]
  40b9a0:	cmp	x8, x9
  40b9a4:	b.ne	40b9b4 <__fxstatat@plt+0x89f4>  // b.any
  40b9a8:	ldr	x0, [x0]
  40b9ac:	ldr	x1, [x1]
  40b9b0:	b	40d6bc <__fxstatat@plt+0xa6fc>
  40b9b4:	mov	w0, wzr
  40b9b8:	ret
  40b9bc:	stp	x29, x30, [sp, #-16]!
  40b9c0:	ldr	x8, [x0, #8]
  40b9c4:	ldr	x9, [x1, #8]
  40b9c8:	mov	x29, sp
  40b9cc:	cmp	x8, x9
  40b9d0:	b.ne	40ba00 <__fxstatat@plt+0x8a40>  // b.any
  40b9d4:	ldr	x8, [x0, #16]
  40b9d8:	ldr	x9, [x1, #16]
  40b9dc:	cmp	x8, x9
  40b9e0:	b.ne	40ba00 <__fxstatat@plt+0x8a40>  // b.any
  40b9e4:	ldr	x0, [x0]
  40b9e8:	ldr	x1, [x1]
  40b9ec:	bl	402c80 <strcmp@plt>
  40b9f0:	cmp	w0, #0x0
  40b9f4:	cset	w0, eq  // eq = none
  40b9f8:	ldp	x29, x30, [sp], #16
  40b9fc:	ret
  40ba00:	mov	w0, wzr
  40ba04:	ldp	x29, x30, [sp], #16
  40ba08:	ret
  40ba0c:	stp	x29, x30, [sp, #-32]!
  40ba10:	str	x19, [sp, #16]
  40ba14:	mov	x19, x0
  40ba18:	ldr	x0, [x0]
  40ba1c:	mov	x29, sp
  40ba20:	bl	402cf0 <free@plt>
  40ba24:	mov	x0, x19
  40ba28:	ldr	x19, [sp, #16]
  40ba2c:	ldp	x29, x30, [sp], #32
  40ba30:	b	402cf0 <free@plt>
  40ba34:	stp	x29, x30, [sp, #-48]!
  40ba38:	mov	w8, #0x4900                	// #18688
  40ba3c:	movk	w8, #0x8, lsl #16
  40ba40:	orr	w2, w2, w8
  40ba44:	str	x21, [sp, #16]
  40ba48:	stp	x20, x19, [sp, #32]
  40ba4c:	mov	x29, sp
  40ba50:	mov	x19, x3
  40ba54:	bl	41016c <__fxstatat@plt+0xd1ac>
  40ba58:	tbnz	w0, #31, 40ba70 <__fxstatat@plt+0x8ab0>
  40ba5c:	mov	w20, w0
  40ba60:	bl	402bb0 <fdopendir@plt>
  40ba64:	cbz	x0, 40ba78 <__fxstatat@plt+0x8ab8>
  40ba68:	str	w20, [x19]
  40ba6c:	b	40ba94 <__fxstatat@plt+0x8ad4>
  40ba70:	mov	x0, xzr
  40ba74:	b	40ba94 <__fxstatat@plt+0x8ad4>
  40ba78:	bl	402f10 <__errno_location@plt>
  40ba7c:	ldr	w21, [x0]
  40ba80:	mov	x19, x0
  40ba84:	mov	w0, w20
  40ba88:	bl	402b80 <close@plt>
  40ba8c:	mov	x0, xzr
  40ba90:	str	w21, [x19]
  40ba94:	ldp	x20, x19, [sp, #32]
  40ba98:	ldr	x21, [sp, #16]
  40ba9c:	ldp	x29, x30, [sp], #48
  40baa0:	ret
  40baa4:	stp	x29, x30, [sp, #-32]!
  40baa8:	stp	x20, x19, [sp, #16]
  40baac:	mov	x29, sp
  40bab0:	cbz	x0, 40bb30 <__fxstatat@plt+0x8b70>
  40bab4:	mov	w1, #0x2f                  	// #47
  40bab8:	mov	x19, x0
  40babc:	bl	402b90 <strrchr@plt>
  40bac0:	cmp	x0, #0x0
  40bac4:	csinc	x20, x19, x0, eq  // eq = none
  40bac8:	sub	x8, x20, x19
  40bacc:	cmp	x8, #0x7
  40bad0:	b.lt	40bb14 <__fxstatat@plt+0x8b54>  // b.tstop
  40bad4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40bad8:	sub	x0, x20, #0x7
  40badc:	add	x1, x1, #0xbb0
  40bae0:	mov	w2, #0x7                   	// #7
  40bae4:	bl	402a60 <strncmp@plt>
  40bae8:	cbnz	w0, 40bb14 <__fxstatat@plt+0x8b54>
  40baec:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40baf0:	add	x1, x1, #0xbb8
  40baf4:	mov	w2, #0x3                   	// #3
  40baf8:	mov	x0, x20
  40bafc:	bl	402a60 <strncmp@plt>
  40bb00:	mov	x19, x20
  40bb04:	cbnz	w0, 40bb14 <__fxstatat@plt+0x8b54>
  40bb08:	add	x19, x20, #0x3
  40bb0c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bb10:	str	x19, [x8, #1192]
  40bb14:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bb18:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40bb1c:	str	x19, [x8, #2392]
  40bb20:	str	x19, [x9, #1144]
  40bb24:	ldp	x20, x19, [sp, #16]
  40bb28:	ldp	x29, x30, [sp], #32
  40bb2c:	ret
  40bb30:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bb34:	ldr	x3, [x8, #1152]
  40bb38:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  40bb3c:	add	x0, x0, #0xb78
  40bb40:	mov	w1, #0x37                  	// #55
  40bb44:	mov	w2, #0x1                   	// #1
  40bb48:	bl	402da0 <fwrite@plt>
  40bb4c:	bl	402bd0 <abort@plt>
  40bb50:	sub	sp, sp, #0x40
  40bb54:	stp	x20, x19, [sp, #48]
  40bb58:	mov	w19, w3
  40bb5c:	mov	x20, x2
  40bb60:	mov	x3, sp
  40bb64:	mov	w2, w4
  40bb68:	stp	x29, x30, [sp, #32]
  40bb6c:	add	x29, sp, #0x20
  40bb70:	bl	40fc14 <__fxstatat@plt+0xcc54>
  40bb74:	cbz	w0, 40bb80 <__fxstatat@plt+0x8bc0>
  40bb78:	mov	w19, #0xfffffffe            	// #-2
  40bb7c:	b	40bb9c <__fxstatat@plt+0x8bdc>
  40bb80:	mov	x0, sp
  40bb84:	mov	x1, x20
  40bb88:	mov	w2, w19
  40bb8c:	bl	40fcd4 <__fxstatat@plt+0xcd14>
  40bb90:	mov	w19, w0
  40bb94:	mov	x0, sp
  40bb98:	bl	40fbd8 <__fxstatat@plt+0xcc18>
  40bb9c:	mov	w0, w19
  40bba0:	ldp	x20, x19, [sp, #48]
  40bba4:	ldp	x29, x30, [sp, #32]
  40bba8:	add	sp, sp, #0x40
  40bbac:	ret
  40bbb0:	sub	sp, sp, #0x40
  40bbb4:	mov	w8, w1
  40bbb8:	movi	v0.2d, #0x0
  40bbbc:	mov	x1, x0
  40bbc0:	stp	q0, q0, [sp]
  40bbc4:	str	w2, [sp]
  40bbc8:	mov	x0, sp
  40bbcc:	mov	w2, w8
  40bbd0:	stp	x29, x30, [sp, #32]
  40bbd4:	str	x19, [sp, #48]
  40bbd8:	add	x29, sp, #0x20
  40bbdc:	bl	40fcd4 <__fxstatat@plt+0xcd14>
  40bbe0:	mov	w19, w0
  40bbe4:	mov	x0, sp
  40bbe8:	bl	40fbd8 <__fxstatat@plt+0xcc18>
  40bbec:	mov	w0, w19
  40bbf0:	ldr	x19, [sp, #48]
  40bbf4:	ldp	x29, x30, [sp, #32]
  40bbf8:	add	sp, sp, #0x40
  40bbfc:	ret
  40bc00:	stp	x29, x30, [sp, #-48]!
  40bc04:	str	x21, [sp, #16]
  40bc08:	stp	x20, x19, [sp, #32]
  40bc0c:	mov	x29, sp
  40bc10:	mov	x19, x0
  40bc14:	bl	402f10 <__errno_location@plt>
  40bc18:	ldr	w21, [x0]
  40bc1c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bc20:	add	x8, x8, #0x960
  40bc24:	cmp	x19, #0x0
  40bc28:	mov	x20, x0
  40bc2c:	csel	x0, x8, x19, eq  // eq = none
  40bc30:	mov	w1, #0x38                  	// #56
  40bc34:	bl	40f5c0 <__fxstatat@plt+0xc600>
  40bc38:	str	w21, [x20]
  40bc3c:	ldp	x20, x19, [sp, #32]
  40bc40:	ldr	x21, [sp, #16]
  40bc44:	ldp	x29, x30, [sp], #48
  40bc48:	ret
  40bc4c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bc50:	add	x8, x8, #0x960
  40bc54:	cmp	x0, #0x0
  40bc58:	csel	x8, x8, x0, eq  // eq = none
  40bc5c:	ldr	w0, [x8]
  40bc60:	ret
  40bc64:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bc68:	add	x8, x8, #0x960
  40bc6c:	cmp	x0, #0x0
  40bc70:	csel	x8, x8, x0, eq  // eq = none
  40bc74:	str	w1, [x8]
  40bc78:	ret
  40bc7c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bc80:	add	x8, x8, #0x960
  40bc84:	cmp	x0, #0x0
  40bc88:	ubfx	w9, w1, #5, #3
  40bc8c:	csel	x8, x8, x0, eq  // eq = none
  40bc90:	add	x8, x8, w9, uxtw #2
  40bc94:	ldr	w9, [x8, #8]
  40bc98:	lsr	w10, w9, w1
  40bc9c:	and	w0, w10, #0x1
  40bca0:	and	w10, w2, #0x1
  40bca4:	eor	w10, w0, w10
  40bca8:	lsl	w10, w10, w1
  40bcac:	eor	w9, w10, w9
  40bcb0:	str	w9, [x8, #8]
  40bcb4:	ret
  40bcb8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bcbc:	add	x8, x8, #0x960
  40bcc0:	cmp	x0, #0x0
  40bcc4:	csel	x8, x8, x0, eq  // eq = none
  40bcc8:	ldr	w0, [x8, #4]
  40bccc:	str	w1, [x8, #4]
  40bcd0:	ret
  40bcd4:	stp	x29, x30, [sp, #-16]!
  40bcd8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bcdc:	add	x8, x8, #0x960
  40bce0:	cmp	x0, #0x0
  40bce4:	csel	x8, x8, x0, eq  // eq = none
  40bce8:	mov	w9, #0xa                   	// #10
  40bcec:	mov	x29, sp
  40bcf0:	str	w9, [x8]
  40bcf4:	cbz	x1, 40bd08 <__fxstatat@plt+0x8d48>
  40bcf8:	cbz	x2, 40bd08 <__fxstatat@plt+0x8d48>
  40bcfc:	stp	x1, x2, [x8, #40]
  40bd00:	ldp	x29, x30, [sp], #16
  40bd04:	ret
  40bd08:	bl	402bd0 <abort@plt>
  40bd0c:	sub	sp, sp, #0x60
  40bd10:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bd14:	add	x8, x8, #0x960
  40bd18:	cmp	x4, #0x0
  40bd1c:	stp	x29, x30, [sp, #16]
  40bd20:	str	x25, [sp, #32]
  40bd24:	stp	x24, x23, [sp, #48]
  40bd28:	stp	x22, x21, [sp, #64]
  40bd2c:	stp	x20, x19, [sp, #80]
  40bd30:	add	x29, sp, #0x10
  40bd34:	mov	x19, x3
  40bd38:	mov	x20, x2
  40bd3c:	mov	x21, x1
  40bd40:	mov	x22, x0
  40bd44:	csel	x24, x8, x4, eq  // eq = none
  40bd48:	bl	402f10 <__errno_location@plt>
  40bd4c:	ldp	w4, w5, [x24]
  40bd50:	ldp	x7, x8, [x24, #40]
  40bd54:	ldr	w25, [x0]
  40bd58:	mov	x23, x0
  40bd5c:	add	x6, x24, #0x8
  40bd60:	mov	x0, x22
  40bd64:	mov	x1, x21
  40bd68:	mov	x2, x20
  40bd6c:	mov	x3, x19
  40bd70:	str	x8, [sp]
  40bd74:	bl	40bd98 <__fxstatat@plt+0x8dd8>
  40bd78:	str	w25, [x23]
  40bd7c:	ldp	x20, x19, [sp, #80]
  40bd80:	ldp	x22, x21, [sp, #64]
  40bd84:	ldp	x24, x23, [sp, #48]
  40bd88:	ldr	x25, [sp, #32]
  40bd8c:	ldp	x29, x30, [sp, #16]
  40bd90:	add	sp, sp, #0x60
  40bd94:	ret
  40bd98:	sub	sp, sp, #0x120
  40bd9c:	stp	x29, x30, [sp, #192]
  40bda0:	add	x29, sp, #0xc0
  40bda4:	ldr	x8, [x29, #96]
  40bda8:	stp	x28, x27, [sp, #208]
  40bdac:	stp	x26, x25, [sp, #224]
  40bdb0:	stp	x24, x23, [sp, #240]
  40bdb4:	stp	x22, x21, [sp, #256]
  40bdb8:	stp	x20, x19, [sp, #272]
  40bdbc:	str	x7, [sp, #88]
  40bdc0:	stur	x6, [x29, #-40]
  40bdc4:	mov	w19, w5
  40bdc8:	mov	w22, w4
  40bdcc:	mov	x28, x3
  40bdd0:	mov	x20, x2
  40bdd4:	mov	x24, x1
  40bdd8:	stur	x8, [x29, #-88]
  40bddc:	mov	x21, x0
  40bde0:	bl	402d10 <__ctype_get_mb_cur_max@plt>
  40bde4:	mov	w4, w22
  40bde8:	mov	w8, wzr
  40bdec:	mov	w14, wzr
  40bdf0:	str	w19, [sp, #80]
  40bdf4:	ubfx	w19, w19, #1, #1
  40bdf8:	add	x9, x20, #0x1
  40bdfc:	mov	w25, #0x1                   	// #1
  40be00:	str	x0, [sp, #48]
  40be04:	str	xzr, [sp, #64]
  40be08:	stur	xzr, [x29, #-64]
  40be0c:	stur	xzr, [x29, #-32]
  40be10:	str	wzr, [sp, #72]
  40be14:	stur	x20, [x29, #-80]
  40be18:	str	x9, [sp, #96]
  40be1c:	cmp	w4, #0xa
  40be20:	b.hi	40c9ec <__fxstatat@plt+0x9a2c>  // b.pmore
  40be24:	adrp	x12, 413000 <__fxstatat@plt+0x10040>
  40be28:	mov	w9, w4
  40be2c:	add	x12, x12, #0xbc0
  40be30:	mov	x22, x24
  40be34:	adr	x10, 40be54 <__fxstatat@plt+0x8e94>
  40be38:	ldrb	w11, [x12, x9]
  40be3c:	add	x10, x10, x11, lsl #2
  40be40:	ldur	x24, [x29, #-80]
  40be44:	mov	x20, xzr
  40be48:	mov	w16, wzr
  40be4c:	mov	w9, #0x1                   	// #1
  40be50:	br	x10
  40be54:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  40be58:	add	x0, x0, #0xd1c
  40be5c:	mov	w1, w4
  40be60:	mov	w20, w4
  40be64:	mov	w23, w14
  40be68:	bl	40d338 <__fxstatat@plt+0xa378>
  40be6c:	str	x0, [sp, #88]
  40be70:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  40be74:	add	x0, x0, #0xd1e
  40be78:	mov	w1, w20
  40be7c:	bl	40d338 <__fxstatat@plt+0xa378>
  40be80:	mov	w14, w23
  40be84:	mov	w4, w20
  40be88:	stur	x0, [x29, #-88]
  40be8c:	tbnz	w19, #0, 40bed0 <__fxstatat@plt+0x8f10>
  40be90:	ldr	x8, [sp, #88]
  40be94:	ldrb	w9, [x8]
  40be98:	cbz	w9, 40bed0 <__fxstatat@plt+0x8f10>
  40be9c:	mov	w27, w14
  40bea0:	mov	w26, w4
  40bea4:	mov	x10, xzr
  40bea8:	add	x8, x8, #0x1
  40beac:	b	40bec0 <__fxstatat@plt+0x8f00>
  40beb0:	ldrb	w9, [x8, x10]
  40beb4:	add	x20, x10, #0x1
  40beb8:	mov	x10, x20
  40bebc:	cbz	w9, 40bedc <__fxstatat@plt+0x8f1c>
  40bec0:	cmp	x10, x22
  40bec4:	b.cs	40beb0 <__fxstatat@plt+0x8ef0>  // b.hs, b.nlast
  40bec8:	strb	w9, [x21, x10]
  40becc:	b	40beb0 <__fxstatat@plt+0x8ef0>
  40bed0:	mov	w27, w14
  40bed4:	mov	w26, w4
  40bed8:	mov	x20, xzr
  40bedc:	ldur	x23, [x29, #-88]
  40bee0:	mov	x0, x23
  40bee4:	bl	402820 <strlen@plt>
  40bee8:	stur	x0, [x29, #-32]
  40beec:	stur	x23, [x29, #-64]
  40bef0:	mov	w9, #0x1                   	// #1
  40bef4:	mov	w16, w19
  40bef8:	mov	w4, w26
  40befc:	mov	w14, w27
  40bf00:	b	40bfa8 <__fxstatat@plt+0x8fe8>
  40bf04:	mov	w8, #0x1                   	// #1
  40bf08:	b	40bf84 <__fxstatat@plt+0x8fc4>
  40bf0c:	mov	w4, wzr
  40bf10:	mov	x20, xzr
  40bf14:	mov	w16, wzr
  40bf18:	mov	w9, w8
  40bf1c:	b	40bfa8 <__fxstatat@plt+0x8fe8>
  40bf20:	tbnz	w19, #0, 40bf84 <__fxstatat@plt+0x8fc4>
  40bf24:	mov	w9, w8
  40bf28:	mov	w16, wzr
  40bf2c:	cbz	x22, 40bf38 <__fxstatat@plt+0x8f78>
  40bf30:	mov	w8, #0x27                  	// #39
  40bf34:	strb	w8, [x21]
  40bf38:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40bf3c:	add	x8, x8, #0xd1e
  40bf40:	stur	x8, [x29, #-64]
  40bf44:	mov	w8, #0x1                   	// #1
  40bf48:	mov	w4, #0x2                   	// #2
  40bf4c:	mov	w20, #0x1                   	// #1
  40bf50:	stur	x8, [x29, #-32]
  40bf54:	b	40bfa8 <__fxstatat@plt+0x8fe8>
  40bf58:	tbz	w19, #0, 40c884 <__fxstatat@plt+0x98c4>
  40bf5c:	mov	w8, #0x1                   	// #1
  40bf60:	stur	x8, [x29, #-32]
  40bf64:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40bf68:	add	x8, x8, #0xda8
  40bf6c:	mov	x20, xzr
  40bf70:	mov	w4, #0x5                   	// #5
  40bf74:	stur	x8, [x29, #-64]
  40bf78:	mov	w9, #0x1                   	// #1
  40bf7c:	b	40bfa4 <__fxstatat@plt+0x8fe4>
  40bf80:	tbz	w19, #0, 40c8b8 <__fxstatat@plt+0x98f8>
  40bf84:	mov	w9, #0x1                   	// #1
  40bf88:	stur	x9, [x29, #-32]
  40bf8c:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40bf90:	add	x9, x9, #0xd1e
  40bf94:	mov	x20, xzr
  40bf98:	mov	w4, #0x2                   	// #2
  40bf9c:	stur	x9, [x29, #-64]
  40bfa0:	mov	w9, w8
  40bfa4:	mov	w16, #0x1                   	// #1
  40bfa8:	mov	w15, w9
  40bfac:	ldp	x8, x9, [x29, #-40]
  40bfb0:	eor	w17, w16, #0x1
  40bfb4:	stur	w17, [x29, #-68]
  40bfb8:	mov	x23, xzr
  40bfbc:	cmp	x8, #0x0
  40bfc0:	cset	w8, eq  // eq = none
  40bfc4:	cmp	x9, #0x0
  40bfc8:	cset	w9, ne  // ne = any
  40bfcc:	cmp	w4, #0x2
  40bfd0:	cset	w10, ne  // ne = any
  40bfd4:	and	w13, w10, w15
  40bfd8:	and	w12, w9, w16
  40bfdc:	orr	w10, w10, w17
  40bfe0:	and	w17, w9, w13
  40bfe4:	orr	w9, w13, w16
  40bfe8:	eor	w9, w9, #0x1
  40bfec:	cset	w11, eq  // eq = none
  40bff0:	orr	w8, w8, w9
  40bff4:	and	w12, w15, w12
  40bff8:	str	w10, [sp, #84]
  40bffc:	and	w10, w11, w16
  40c000:	stur	w8, [x29, #-24]
  40c004:	eor	w8, w15, #0x1
  40c008:	str	w12, [sp, #56]
  40c00c:	str	w10, [sp, #76]
  40c010:	stur	w15, [x29, #-72]
  40c014:	str	w8, [sp, #60]
  40c018:	stp	w16, w4, [x29, #-48]
  40c01c:	stur	w17, [x29, #-52]
  40c020:	cmn	x28, #0x1
  40c024:	b.eq	40c034 <__fxstatat@plt+0x9074>  // b.none
  40c028:	cmp	x23, x28
  40c02c:	b.ne	40c03c <__fxstatat@plt+0x907c>  // b.any
  40c030:	b	40c814 <__fxstatat@plt+0x9854>
  40c034:	ldrb	w8, [x24, x23]
  40c038:	cbz	w8, 40c81c <__fxstatat@plt+0x985c>
  40c03c:	cbz	w17, 40c07c <__fxstatat@plt+0x90bc>
  40c040:	ldur	x8, [x29, #-32]
  40c044:	cmp	x8, #0x2
  40c048:	add	x19, x23, x8
  40c04c:	b.cc	40c074 <__fxstatat@plt+0x90b4>  // b.lo, b.ul, b.last
  40c050:	cmn	x28, #0x1
  40c054:	b.ne	40c074 <__fxstatat@plt+0x90b4>  // b.any
  40c058:	mov	x0, x24
  40c05c:	mov	w26, w14
  40c060:	bl	402820 <strlen@plt>
  40c064:	ldp	w17, w16, [x29, #-52]
  40c068:	ldur	w4, [x29, #-44]
  40c06c:	mov	w14, w26
  40c070:	mov	x28, x0
  40c074:	cmp	x19, x28
  40c078:	b.ls	40c084 <__fxstatat@plt+0x90c4>  // b.plast
  40c07c:	mov	w27, wzr
  40c080:	b	40c0bc <__fxstatat@plt+0x90fc>
  40c084:	ldur	x1, [x29, #-64]
  40c088:	ldur	x2, [x29, #-32]
  40c08c:	add	x0, x24, x23
  40c090:	mov	w19, w14
  40c094:	bl	402b00 <bcmp@plt>
  40c098:	ldur	w9, [x29, #-68]
  40c09c:	cmp	w0, #0x0
  40c0a0:	cset	w8, ne  // ne = any
  40c0a4:	cset	w27, eq  // eq = none
  40c0a8:	orr	w8, w8, w9
  40c0ac:	tbz	w8, #0, 40c8f0 <__fxstatat@plt+0x9930>
  40c0b0:	ldp	w16, w4, [x29, #-48]
  40c0b4:	ldur	w17, [x29, #-52]
  40c0b8:	mov	w14, w19
  40c0bc:	ldrb	w19, [x24, x23]
  40c0c0:	cmp	w19, #0x7e
  40c0c4:	b.hi	40c304 <__fxstatat@plt+0x9344>  // b.pmore
  40c0c8:	adrp	x13, 413000 <__fxstatat@plt+0x10040>
  40c0cc:	add	x13, x13, #0xbcb
  40c0d0:	adr	x12, 40c0f4 <__fxstatat@plt+0x9134>
  40c0d4:	ldrb	w9, [x13, x19]
  40c0d8:	add	x12, x12, x9, lsl #2
  40c0dc:	mov	w10, wzr
  40c0e0:	mov	w8, wzr
  40c0e4:	mov	w26, #0x1                   	// #1
  40c0e8:	mov	w11, #0x6e                  	// #110
  40c0ec:	mov	w9, #0x61                  	// #97
  40c0f0:	br	x12
  40c0f4:	ldur	w9, [x29, #-24]
  40c0f8:	tbnz	w9, #0, 40c118 <__fxstatat@plt+0x9158>
  40c0fc:	ldur	x10, [x29, #-40]
  40c100:	lsr	w9, w19, #5
  40c104:	ldr	w9, [x10, w9, uxtw #2]
  40c108:	lsr	w9, w9, w19
  40c10c:	tbz	w9, #0, 40c118 <__fxstatat@plt+0x9158>
  40c110:	mov	w9, w19
  40c114:	b	40c120 <__fxstatat@plt+0x9160>
  40c118:	mov	w9, w19
  40c11c:	cbz	w27, 40c368 <__fxstatat@plt+0x93a8>
  40c120:	tbnz	w16, #0, 40c8c8 <__fxstatat@plt+0x9908>
  40c124:	cmp	w4, #0x2
  40c128:	cset	w8, ne  // ne = any
  40c12c:	orr	w8, w8, w14
  40c130:	tbnz	w8, #0, 40c174 <__fxstatat@plt+0x91b4>
  40c134:	cmp	x20, x22
  40c138:	b.cs	40c144 <__fxstatat@plt+0x9184>  // b.hs, b.nlast
  40c13c:	mov	w8, #0x27                  	// #39
  40c140:	strb	w8, [x21, x20]
  40c144:	add	x8, x20, #0x1
  40c148:	cmp	x8, x22
  40c14c:	b.cs	40c158 <__fxstatat@plt+0x9198>  // b.hs, b.nlast
  40c150:	mov	w10, #0x24                  	// #36
  40c154:	strb	w10, [x21, x8]
  40c158:	add	x8, x20, #0x2
  40c15c:	cmp	x8, x22
  40c160:	b.cs	40c16c <__fxstatat@plt+0x91ac>  // b.hs, b.nlast
  40c164:	mov	w10, #0x27                  	// #39
  40c168:	strb	w10, [x21, x8]
  40c16c:	add	x20, x20, #0x3
  40c170:	mov	w14, #0x1                   	// #1
  40c174:	cmp	x20, x22
  40c178:	b.cs	40c184 <__fxstatat@plt+0x91c4>  // b.hs, b.nlast
  40c17c:	mov	w8, #0x5c                  	// #92
  40c180:	strb	w8, [x21, x20]
  40c184:	add	x20, x20, #0x1
  40c188:	cmp	x20, x22
  40c18c:	b.cs	40c194 <__fxstatat@plt+0x91d4>  // b.hs, b.nlast
  40c190:	strb	w9, [x21, x20]
  40c194:	add	x20, x20, #0x1
  40c198:	and	w25, w25, w26
  40c19c:	add	x23, x23, #0x1
  40c1a0:	cmn	x28, #0x1
  40c1a4:	b.ne	40c028 <__fxstatat@plt+0x9068>  // b.any
  40c1a8:	b	40c034 <__fxstatat@plt+0x9074>
  40c1ac:	cmp	x28, #0x1
  40c1b0:	b.eq	40c1d4 <__fxstatat@plt+0x9214>  // b.none
  40c1b4:	cmn	x28, #0x1
  40c1b8:	b.ne	40c1d8 <__fxstatat@plt+0x9218>  // b.any
  40c1bc:	ldrb	w8, [x24, #1]
  40c1c0:	cbz	w8, 40c1d4 <__fxstatat@plt+0x9214>
  40c1c4:	mov	w8, wzr
  40c1c8:	mov	w26, wzr
  40c1cc:	mov	x28, #0xffffffffffffffff    	// #-1
  40c1d0:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c1d4:	cbz	x23, 40c1e4 <__fxstatat@plt+0x9224>
  40c1d8:	mov	w8, wzr
  40c1dc:	mov	w26, wzr
  40c1e0:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c1e4:	mov	w10, #0x1                   	// #1
  40c1e8:	cmp	w4, #0x2
  40c1ec:	b.ne	40c1f4 <__fxstatat@plt+0x9234>  // b.any
  40c1f0:	tbnz	w16, #0, 40c8c8 <__fxstatat@plt+0x9908>
  40c1f4:	mov	w8, wzr
  40c1f8:	mov	w26, w10
  40c1fc:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c200:	cmp	w4, #0x2
  40c204:	b.ne	40c350 <__fxstatat@plt+0x9390>  // b.any
  40c208:	tbz	w16, #0, 40c35c <__fxstatat@plt+0x939c>
  40c20c:	b	40c8c8 <__fxstatat@plt+0x9908>
  40c210:	mov	w9, #0x66                  	// #102
  40c214:	b	40c3ac <__fxstatat@plt+0x93ec>
  40c218:	mov	w11, #0x74                  	// #116
  40c21c:	b	40c22c <__fxstatat@plt+0x926c>
  40c220:	mov	w9, #0x62                  	// #98
  40c224:	b	40c3ac <__fxstatat@plt+0x93ec>
  40c228:	mov	w11, #0x72                  	// #114
  40c22c:	ldr	w8, [sp, #84]
  40c230:	mov	w9, w11
  40c234:	tbnz	w8, #0, 40c3ac <__fxstatat@plt+0x93ec>
  40c238:	b	40c8c8 <__fxstatat@plt+0x9908>
  40c23c:	ldur	w8, [x29, #-72]
  40c240:	tbz	w8, #0, 40c3c0 <__fxstatat@plt+0x9400>
  40c244:	cmp	w4, #0x2
  40c248:	tbnz	w16, #0, 40c9e0 <__fxstatat@plt+0x9a20>
  40c24c:	cset	w8, ne  // ne = any
  40c250:	orr	w8, w8, w14
  40c254:	tbz	w8, #0, 40c6f0 <__fxstatat@plt+0x9730>
  40c258:	mov	x8, x20
  40c25c:	cmp	x8, x22
  40c260:	b.cc	40c738 <__fxstatat@plt+0x9778>  // b.lo, b.ul, b.last
  40c264:	b	40c740 <__fxstatat@plt+0x9780>
  40c268:	cmp	w4, #0x5
  40c26c:	b.eq	40c4ec <__fxstatat@plt+0x952c>  // b.none
  40c270:	cmp	w4, #0x2
  40c274:	b.ne	40c59c <__fxstatat@plt+0x95dc>  // b.any
  40c278:	tbz	w16, #0, 40c59c <__fxstatat@plt+0x95dc>
  40c27c:	b	40c8c8 <__fxstatat@plt+0x9908>
  40c280:	mov	w9, #0x76                  	// #118
  40c284:	b	40c3ac <__fxstatat@plt+0x93ec>
  40c288:	cmp	w4, #0x2
  40c28c:	b.ne	40c3d0 <__fxstatat@plt+0x9410>  // b.any
  40c290:	tbnz	w16, #0, 40c8c8 <__fxstatat@plt+0x9908>
  40c294:	ldr	x10, [sp, #64]
  40c298:	cmp	x22, #0x0
  40c29c:	cset	w8, eq  // eq = none
  40c2a0:	cmp	x10, #0x0
  40c2a4:	cset	w9, ne  // ne = any
  40c2a8:	orr	w8, w9, w8
  40c2ac:	cmp	w8, #0x0
  40c2b0:	csel	x10, x10, x22, ne  // ne = any
  40c2b4:	csel	x22, x22, xzr, ne  // ne = any
  40c2b8:	cmp	x20, x22
  40c2bc:	str	x10, [sp, #64]
  40c2c0:	b.cs	40c2cc <__fxstatat@plt+0x930c>  // b.hs, b.nlast
  40c2c4:	mov	w8, #0x27                  	// #39
  40c2c8:	strb	w8, [x21, x20]
  40c2cc:	add	x8, x20, #0x1
  40c2d0:	cmp	x8, x22
  40c2d4:	b.cs	40c2e0 <__fxstatat@plt+0x9320>  // b.hs, b.nlast
  40c2d8:	mov	w9, #0x5c                  	// #92
  40c2dc:	strb	w9, [x21, x8]
  40c2e0:	add	x8, x20, #0x2
  40c2e4:	cmp	x8, x22
  40c2e8:	b.cs	40c2f4 <__fxstatat@plt+0x9334>  // b.hs, b.nlast
  40c2ec:	mov	w9, #0x27                  	// #39
  40c2f0:	strb	w9, [x21, x8]
  40c2f4:	mov	w14, wzr
  40c2f8:	mov	w8, wzr
  40c2fc:	add	x20, x20, #0x3
  40c300:	b	40c3d4 <__fxstatat@plt+0x9414>
  40c304:	ldr	x8, [sp, #48]
  40c308:	str	w14, [sp, #28]
  40c30c:	cmp	x8, #0x1
  40c310:	b.ne	40c3e8 <__fxstatat@plt+0x9428>  // b.any
  40c314:	bl	402c90 <__ctype_b_loc@plt>
  40c318:	ldr	x8, [x0]
  40c31c:	mov	w11, #0x1                   	// #1
  40c320:	ldrh	w8, [x8, x19, lsl #1]
  40c324:	ubfx	w26, w8, #14, #1
  40c328:	ldr	w8, [sp, #60]
  40c32c:	ldp	w16, w4, [x29, #-48]
  40c330:	ldr	w14, [sp, #28]
  40c334:	ldur	w17, [x29, #-52]
  40c338:	cmp	x11, #0x1
  40c33c:	orr	w8, w26, w8
  40c340:	b.hi	40c5ac <__fxstatat@plt+0x95ec>  // b.pmore
  40c344:	tbz	w8, #0, 40c5ac <__fxstatat@plt+0x95ec>
  40c348:	mov	w8, wzr
  40c34c:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c350:	ldr	w8, [sp, #56]
  40c354:	mov	w9, #0x5c                  	// #92
  40c358:	tbz	w8, #0, 40c3ac <__fxstatat@plt+0x93ec>
  40c35c:	mov	w8, wzr
  40c360:	mov	w26, wzr
  40c364:	mov	w19, #0x5c                  	// #92
  40c368:	tbnz	w8, #0, 40c39c <__fxstatat@plt+0x93dc>
  40c36c:	tbz	w14, #0, 40c39c <__fxstatat@plt+0x93dc>
  40c370:	cmp	x20, x22
  40c374:	b.cs	40c380 <__fxstatat@plt+0x93c0>  // b.hs, b.nlast
  40c378:	mov	w8, #0x27                  	// #39
  40c37c:	strb	w8, [x21, x20]
  40c380:	add	x8, x20, #0x1
  40c384:	cmp	x8, x22
  40c388:	b.cs	40c394 <__fxstatat@plt+0x93d4>  // b.hs, b.nlast
  40c38c:	mov	w9, #0x27                  	// #39
  40c390:	strb	w9, [x21, x8]
  40c394:	mov	w14, wzr
  40c398:	add	x20, x20, #0x2
  40c39c:	mov	w9, w19
  40c3a0:	cmp	x20, x22
  40c3a4:	b.cc	40c190 <__fxstatat@plt+0x91d0>  // b.lo, b.ul, b.last
  40c3a8:	b	40c194 <__fxstatat@plt+0x91d4>
  40c3ac:	ldur	w10, [x29, #-72]
  40c3b0:	mov	w8, wzr
  40c3b4:	mov	w26, wzr
  40c3b8:	tbz	w10, #0, 40c0f4 <__fxstatat@plt+0x9134>
  40c3bc:	b	40c120 <__fxstatat@plt+0x9160>
  40c3c0:	ldr	w8, [sp, #80]
  40c3c4:	tbnz	w8, #0, 40c19c <__fxstatat@plt+0x91dc>
  40c3c8:	mov	w19, wzr
  40c3cc:	b	40c1d8 <__fxstatat@plt+0x9218>
  40c3d0:	mov	w8, wzr
  40c3d4:	mov	w9, #0x1                   	// #1
  40c3d8:	mov	w19, #0x27                  	// #39
  40c3dc:	str	w9, [sp, #72]
  40c3e0:	mov	w26, #0x1                   	// #1
  40c3e4:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c3e8:	cmn	x28, #0x1
  40c3ec:	stur	xzr, [x29, #-16]
  40c3f0:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c3f4:	mov	x0, x24
  40c3f8:	bl	402820 <strlen@plt>
  40c3fc:	mov	x28, x0
  40c400:	ldr	x8, [sp, #96]
  40c404:	mov	x11, xzr
  40c408:	mov	w26, #0x1                   	// #1
  40c40c:	str	x21, [sp, #32]
  40c410:	add	x8, x8, x23
  40c414:	str	x8, [sp, #16]
  40c418:	b	40c450 <__fxstatat@plt+0x9490>
  40c41c:	ldur	w0, [x29, #-20]
  40c420:	bl	402ed0 <iswprint@plt>
  40c424:	ldr	x21, [sp, #40]
  40c428:	cmp	w0, #0x0
  40c42c:	cset	w8, ne  // ne = any
  40c430:	sub	x0, x29, #0x10
  40c434:	and	w26, w26, w8
  40c438:	add	x21, x24, x21
  40c43c:	bl	402bf0 <mbsinit@plt>
  40c440:	mov	x11, x21
  40c444:	ldr	x21, [sp, #32]
  40c448:	ldur	x24, [x29, #-80]
  40c44c:	cbnz	w0, 40c328 <__fxstatat@plt+0x9368>
  40c450:	add	x21, x11, x23
  40c454:	add	x1, x24, x21
  40c458:	sub	x2, x28, x21
  40c45c:	sub	x0, x29, #0x14
  40c460:	sub	x3, x29, #0x10
  40c464:	str	x11, [sp, #40]
  40c468:	bl	40fa60 <__fxstatat@plt+0xcaa0>
  40c46c:	cbz	x0, 40c7f4 <__fxstatat@plt+0x9834>
  40c470:	mov	x24, x0
  40c474:	cmn	x0, #0x1
  40c478:	b.eq	40c7f0 <__fxstatat@plt+0x9830>  // b.none
  40c47c:	cmn	x24, #0x2
  40c480:	b.eq	40c7b4 <__fxstatat@plt+0x97f4>  // b.none
  40c484:	ldr	w9, [sp, #76]
  40c488:	ldr	x21, [sp, #32]
  40c48c:	cmp	x24, #0x2
  40c490:	cset	w8, cc  // cc = lo, ul, last
  40c494:	eor	w9, w9, #0x1
  40c498:	mov	x12, #0x2b                  	// #43
  40c49c:	orr	w8, w9, w8
  40c4a0:	mov	w11, #0x1                   	// #1
  40c4a4:	movk	x12, #0x2, lsl #32
  40c4a8:	tbnz	w8, #0, 40c41c <__fxstatat@plt+0x945c>
  40c4ac:	ldr	x9, [sp, #40]
  40c4b0:	ldr	x10, [sp, #16]
  40c4b4:	sub	x8, x24, #0x1
  40c4b8:	add	x9, x10, x9
  40c4bc:	b	40c4cc <__fxstatat@plt+0x950c>
  40c4c0:	subs	x8, x8, #0x1
  40c4c4:	add	x9, x9, #0x1
  40c4c8:	b.eq	40c41c <__fxstatat@plt+0x945c>  // b.none
  40c4cc:	ldrb	w10, [x9]
  40c4d0:	sub	w10, w10, #0x5b
  40c4d4:	cmp	w10, #0x21
  40c4d8:	b.hi	40c4c0 <__fxstatat@plt+0x9500>  // b.pmore
  40c4dc:	lsl	x10, x11, x10
  40c4e0:	tst	x10, x12
  40c4e4:	b.eq	40c4c0 <__fxstatat@plt+0x9500>  // b.none
  40c4e8:	b	40c8fc <__fxstatat@plt+0x993c>
  40c4ec:	ldr	w8, [sp, #80]
  40c4f0:	tbz	w8, #2, 40c59c <__fxstatat@plt+0x95dc>
  40c4f4:	add	x9, x23, #0x2
  40c4f8:	cmp	x9, x28
  40c4fc:	b.cs	40c59c <__fxstatat@plt+0x95dc>  // b.hs, b.nlast
  40c500:	add	x8, x23, x24
  40c504:	ldrb	w8, [x8, #1]
  40c508:	cmp	w8, #0x3f
  40c50c:	b.ne	40c59c <__fxstatat@plt+0x95dc>  // b.any
  40c510:	ldrb	w19, [x24, x9]
  40c514:	mov	w8, wzr
  40c518:	cmp	w19, #0x3e
  40c51c:	b.hi	40c808 <__fxstatat@plt+0x9848>  // b.pmore
  40c520:	mov	w10, #0x1                   	// #1
  40c524:	mov	x11, #0xa38200000000        	// #179778741075968
  40c528:	lsl	x10, x10, x19
  40c52c:	movk	x11, #0x7000, lsl #48
  40c530:	tst	x10, x11
  40c534:	b.eq	40c808 <__fxstatat@plt+0x9848>  // b.none
  40c538:	tbnz	w16, #0, 40c8c8 <__fxstatat@plt+0x9908>
  40c53c:	cmp	x20, x22
  40c540:	b.cs	40c54c <__fxstatat@plt+0x958c>  // b.hs, b.nlast
  40c544:	mov	w8, #0x3f                  	// #63
  40c548:	strb	w8, [x21, x20]
  40c54c:	add	x8, x20, #0x1
  40c550:	cmp	x8, x22
  40c554:	b.cs	40c560 <__fxstatat@plt+0x95a0>  // b.hs, b.nlast
  40c558:	mov	w10, #0x22                  	// #34
  40c55c:	strb	w10, [x21, x8]
  40c560:	add	x8, x20, #0x2
  40c564:	cmp	x8, x22
  40c568:	b.cs	40c574 <__fxstatat@plt+0x95b4>  // b.hs, b.nlast
  40c56c:	mov	w10, #0x22                  	// #34
  40c570:	strb	w10, [x21, x8]
  40c574:	add	x8, x20, #0x3
  40c578:	cmp	x8, x22
  40c57c:	b.cs	40c588 <__fxstatat@plt+0x95c8>  // b.hs, b.nlast
  40c580:	mov	w10, #0x3f                  	// #63
  40c584:	strb	w10, [x21, x8]
  40c588:	mov	w8, wzr
  40c58c:	mov	w26, wzr
  40c590:	add	x20, x20, #0x4
  40c594:	mov	x23, x9
  40c598:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c59c:	mov	w8, wzr
  40c5a0:	mov	w26, wzr
  40c5a4:	mov	w19, #0x3f                  	// #63
  40c5a8:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c5ac:	mov	w10, wzr
  40c5b0:	add	x9, x11, x23
  40c5b4:	b	40c5c8 <__fxstatat@plt+0x9608>
  40c5b8:	ldr	x12, [sp, #96]
  40c5bc:	add	x20, x20, #0x1
  40c5c0:	ldrb	w19, [x12, x23]
  40c5c4:	mov	x23, x11
  40c5c8:	tbz	w8, #0, 40c5ec <__fxstatat@plt+0x962c>
  40c5cc:	tbz	w27, #0, 40c698 <__fxstatat@plt+0x96d8>
  40c5d0:	cmp	x20, x22
  40c5d4:	b.cs	40c5e0 <__fxstatat@plt+0x9620>  // b.hs, b.nlast
  40c5d8:	mov	w11, #0x5c                  	// #92
  40c5dc:	strb	w11, [x21, x20]
  40c5e0:	mov	w27, wzr
  40c5e4:	add	x20, x20, #0x1
  40c5e8:	b	40c69c <__fxstatat@plt+0x96dc>
  40c5ec:	tbnz	w16, #0, 40c8c8 <__fxstatat@plt+0x9908>
  40c5f0:	cmp	w4, #0x2
  40c5f4:	cset	w10, ne  // ne = any
  40c5f8:	orr	w10, w10, w14
  40c5fc:	tbnz	w10, #0, 40c640 <__fxstatat@plt+0x9680>
  40c600:	cmp	x20, x22
  40c604:	b.cs	40c610 <__fxstatat@plt+0x9650>  // b.hs, b.nlast
  40c608:	mov	w10, #0x27                  	// #39
  40c60c:	strb	w10, [x21, x20]
  40c610:	add	x10, x20, #0x1
  40c614:	cmp	x10, x22
  40c618:	b.cs	40c624 <__fxstatat@plt+0x9664>  // b.hs, b.nlast
  40c61c:	mov	w11, #0x24                  	// #36
  40c620:	strb	w11, [x21, x10]
  40c624:	add	x10, x20, #0x2
  40c628:	cmp	x10, x22
  40c62c:	b.cs	40c638 <__fxstatat@plt+0x9678>  // b.hs, b.nlast
  40c630:	mov	w11, #0x27                  	// #39
  40c634:	strb	w11, [x21, x10]
  40c638:	add	x20, x20, #0x3
  40c63c:	mov	w14, #0x1                   	// #1
  40c640:	cmp	x20, x22
  40c644:	b.cs	40c650 <__fxstatat@plt+0x9690>  // b.hs, b.nlast
  40c648:	mov	w10, #0x5c                  	// #92
  40c64c:	strb	w10, [x21, x20]
  40c650:	add	x10, x20, #0x1
  40c654:	cmp	x10, x22
  40c658:	b.cs	40c668 <__fxstatat@plt+0x96a8>  // b.hs, b.nlast
  40c65c:	mov	w11, #0x30                  	// #48
  40c660:	bfxil	w11, w19, #6, #2
  40c664:	strb	w11, [x21, x10]
  40c668:	add	x10, x20, #0x2
  40c66c:	cmp	x10, x22
  40c670:	b.cs	40c680 <__fxstatat@plt+0x96c0>  // b.hs, b.nlast
  40c674:	mov	w11, #0x30                  	// #48
  40c678:	bfxil	w11, w19, #3, #3
  40c67c:	strb	w11, [x21, x10]
  40c680:	mov	w11, #0x30                  	// #48
  40c684:	bfxil	w11, w19, #0, #3
  40c688:	add	x20, x20, #0x3
  40c68c:	mov	w10, #0x1                   	// #1
  40c690:	mov	w19, w11
  40c694:	b	40c69c <__fxstatat@plt+0x96dc>
  40c698:	mov	w27, wzr
  40c69c:	add	x11, x23, #0x1
  40c6a0:	cmp	x9, x11
  40c6a4:	b.ls	40c7a8 <__fxstatat@plt+0x97e8>  // b.plast
  40c6a8:	and	w12, w10, #0x1
  40c6ac:	orn	w12, w12, w14
  40c6b0:	tbnz	w12, #0, 40c6e0 <__fxstatat@plt+0x9720>
  40c6b4:	cmp	x20, x22
  40c6b8:	b.cs	40c6c4 <__fxstatat@plt+0x9704>  // b.hs, b.nlast
  40c6bc:	mov	w12, #0x27                  	// #39
  40c6c0:	strb	w12, [x21, x20]
  40c6c4:	add	x12, x20, #0x1
  40c6c8:	cmp	x12, x22
  40c6cc:	b.cs	40c6d8 <__fxstatat@plt+0x9718>  // b.hs, b.nlast
  40c6d0:	mov	w13, #0x27                  	// #39
  40c6d4:	strb	w13, [x21, x12]
  40c6d8:	mov	w14, wzr
  40c6dc:	add	x20, x20, #0x2
  40c6e0:	cmp	x20, x22
  40c6e4:	b.cs	40c5b8 <__fxstatat@plt+0x95f8>  // b.hs, b.nlast
  40c6e8:	strb	w19, [x21, x20]
  40c6ec:	b	40c5b8 <__fxstatat@plt+0x95f8>
  40c6f0:	cmp	x20, x22
  40c6f4:	b.cs	40c700 <__fxstatat@plt+0x9740>  // b.hs, b.nlast
  40c6f8:	mov	w8, #0x27                  	// #39
  40c6fc:	strb	w8, [x21, x20]
  40c700:	add	x8, x20, #0x1
  40c704:	cmp	x8, x22
  40c708:	b.cs	40c714 <__fxstatat@plt+0x9754>  // b.hs, b.nlast
  40c70c:	mov	w9, #0x24                  	// #36
  40c710:	strb	w9, [x21, x8]
  40c714:	add	x8, x20, #0x2
  40c718:	cmp	x8, x22
  40c71c:	b.cs	40c728 <__fxstatat@plt+0x9768>  // b.hs, b.nlast
  40c720:	mov	w9, #0x27                  	// #39
  40c724:	strb	w9, [x21, x8]
  40c728:	add	x8, x20, #0x3
  40c72c:	mov	w14, #0x1                   	// #1
  40c730:	cmp	x8, x22
  40c734:	b.cs	40c740 <__fxstatat@plt+0x9780>  // b.hs, b.nlast
  40c738:	mov	w9, #0x5c                  	// #92
  40c73c:	strb	w9, [x21, x8]
  40c740:	cmp	w4, #0x2
  40c744:	add	x20, x8, #0x1
  40c748:	b.eq	40c798 <__fxstatat@plt+0x97d8>  // b.none
  40c74c:	add	x9, x23, #0x1
  40c750:	cmp	x9, x28
  40c754:	b.cs	40c798 <__fxstatat@plt+0x97d8>  // b.hs, b.nlast
  40c758:	ldrb	w9, [x24, x9]
  40c75c:	sub	w9, w9, #0x30
  40c760:	cmp	w9, #0x9
  40c764:	b.hi	40c798 <__fxstatat@plt+0x97d8>  // b.pmore
  40c768:	cmp	x20, x22
  40c76c:	b.cs	40c778 <__fxstatat@plt+0x97b8>  // b.hs, b.nlast
  40c770:	mov	w9, #0x30                  	// #48
  40c774:	strb	w9, [x21, x20]
  40c778:	add	x9, x8, #0x2
  40c77c:	cmp	x9, x22
  40c780:	b.cs	40c78c <__fxstatat@plt+0x97cc>  // b.hs, b.nlast
  40c784:	mov	w10, #0x30                  	// #48
  40c788:	strb	w10, [x21, x9]
  40c78c:	mov	w26, wzr
  40c790:	add	x20, x8, #0x3
  40c794:	b	40c79c <__fxstatat@plt+0x97dc>
  40c798:	mov	w26, wzr
  40c79c:	mov	w8, #0x1                   	// #1
  40c7a0:	mov	w19, #0x30                  	// #48
  40c7a4:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c7a8:	and	w8, w10, #0x1
  40c7ac:	tbz	w8, #0, 40c36c <__fxstatat@plt+0x93ac>
  40c7b0:	b	40c39c <__fxstatat@plt+0x93dc>
  40c7b4:	cmp	x28, x21
  40c7b8:	b.ls	40c7f0 <__fxstatat@plt+0x9830>  // b.plast
  40c7bc:	ldur	x24, [x29, #-80]
  40c7c0:	ldp	x21, x11, [sp, #32]
  40c7c4:	sub	x8, x28, x23
  40c7c8:	add	x9, x24, x23
  40c7cc:	ldrb	w10, [x9, x11]
  40c7d0:	cbz	w10, 40c800 <__fxstatat@plt+0x9840>
  40c7d4:	add	x11, x11, #0x1
  40c7d8:	add	x10, x23, x11
  40c7dc:	cmp	x10, x28
  40c7e0:	b.cc	40c7cc <__fxstatat@plt+0x980c>  // b.lo, b.ul, b.last
  40c7e4:	mov	w26, wzr
  40c7e8:	mov	x11, x8
  40c7ec:	b	40c328 <__fxstatat@plt+0x9368>
  40c7f0:	mov	w26, wzr
  40c7f4:	ldp	x21, x11, [sp, #32]
  40c7f8:	ldur	x24, [x29, #-80]
  40c7fc:	b	40c328 <__fxstatat@plt+0x9368>
  40c800:	mov	w26, wzr
  40c804:	b	40c328 <__fxstatat@plt+0x9368>
  40c808:	mov	w19, #0x3f                  	// #63
  40c80c:	mov	w26, w8
  40c810:	b	40c0f4 <__fxstatat@plt+0x9134>
  40c814:	mov	x28, x23
  40c818:	b	40c820 <__fxstatat@plt+0x9860>
  40c81c:	mov	x28, #0xffffffffffffffff    	// #-1
  40c820:	cmp	w4, #0x2
  40c824:	ldur	w10, [x29, #-72]
  40c828:	cset	w8, eq  // eq = none
  40c82c:	cmp	x20, #0x0
  40c830:	cset	w9, eq  // eq = none
  40c834:	and	w8, w8, w9
  40c838:	and	w8, w16, w8
  40c83c:	tbnz	w8, #0, 40c8cc <__fxstatat@plt+0x990c>
  40c840:	cmp	w4, #0x2
  40c844:	cset	w8, ne  // ne = any
  40c848:	orr	w8, w16, w8
  40c84c:	tbnz	w8, #0, 40c998 <__fxstatat@plt+0x99d8>
  40c850:	ldr	w8, [sp, #72]
  40c854:	eor	w8, w8, #0x1
  40c858:	tbnz	w8, #0, 40c998 <__fxstatat@plt+0x99d8>
  40c85c:	tbnz	w25, #0, 40c968 <__fxstatat@plt+0x99a8>
  40c860:	ldr	x24, [sp, #64]
  40c864:	mov	w19, wzr
  40c868:	cbz	x24, 40c994 <__fxstatat@plt+0x99d4>
  40c86c:	mov	w4, #0x2                   	// #2
  40c870:	mov	w8, w10
  40c874:	mov	w25, w19
  40c878:	mov	w16, w19
  40c87c:	cbz	x22, 40be1c <__fxstatat@plt+0x8e5c>
  40c880:	b	40c998 <__fxstatat@plt+0x99d8>
  40c884:	mov	w16, wzr
  40c888:	cbz	x22, 40c894 <__fxstatat@plt+0x98d4>
  40c88c:	mov	w8, #0x22                  	// #34
  40c890:	strb	w8, [x21]
  40c894:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40c898:	add	x8, x8, #0xda8
  40c89c:	stur	x8, [x29, #-64]
  40c8a0:	mov	w8, #0x1                   	// #1
  40c8a4:	mov	w20, #0x1                   	// #1
  40c8a8:	mov	w4, #0x5                   	// #5
  40c8ac:	stur	x8, [x29, #-32]
  40c8b0:	mov	w9, #0x1                   	// #1
  40c8b4:	b	40bfa8 <__fxstatat@plt+0x8fe8>
  40c8b8:	mov	w9, #0x1                   	// #1
  40c8bc:	mov	w16, wzr
  40c8c0:	cbnz	x22, 40bf30 <__fxstatat@plt+0x8f70>
  40c8c4:	b	40bf38 <__fxstatat@plt+0x8f78>
  40c8c8:	ldur	w10, [x29, #-72]
  40c8cc:	tst	w10, #0x1
  40c8d0:	mov	w8, #0x2                   	// #2
  40c8d4:	mov	w9, #0x4                   	// #4
  40c8d8:	csel	w8, w9, w8, ne  // ne = any
  40c8dc:	cmp	w4, #0x2
  40c8e0:	b.ne	40c8e8 <__fxstatat@plt+0x9928>  // b.any
  40c8e4:	mov	w4, w8
  40c8e8:	ldr	x7, [sp, #88]
  40c8ec:	b	40c918 <__fxstatat@plt+0x9958>
  40c8f0:	ldr	x7, [sp, #88]
  40c8f4:	ldur	w4, [x29, #-44]
  40c8f8:	b	40c918 <__fxstatat@plt+0x9958>
  40c8fc:	ldur	w8, [x29, #-72]
  40c900:	ldr	x7, [sp, #88]
  40c904:	ldur	x24, [x29, #-80]
  40c908:	mov	w9, #0x4                   	// #4
  40c90c:	tst	w8, #0x1
  40c910:	mov	w8, #0x2                   	// #2
  40c914:	csel	w4, w9, w8, ne  // ne = any
  40c918:	ldr	w8, [sp, #80]
  40c91c:	mov	x0, x21
  40c920:	mov	x1, x22
  40c924:	mov	x2, x24
  40c928:	and	w5, w8, #0xfffffffd
  40c92c:	ldur	x8, [x29, #-88]
  40c930:	mov	x3, x28
  40c934:	mov	x6, xzr
  40c938:	str	x8, [sp]
  40c93c:	bl	40bd98 <__fxstatat@plt+0x8dd8>
  40c940:	mov	x20, x0
  40c944:	mov	x0, x20
  40c948:	ldp	x20, x19, [sp, #272]
  40c94c:	ldp	x22, x21, [sp, #256]
  40c950:	ldp	x24, x23, [sp, #240]
  40c954:	ldp	x26, x25, [sp, #224]
  40c958:	ldp	x28, x27, [sp, #208]
  40c95c:	ldp	x29, x30, [sp, #192]
  40c960:	add	sp, sp, #0x120
  40c964:	ret
  40c968:	ldur	x8, [x29, #-88]
  40c96c:	ldr	x1, [sp, #64]
  40c970:	ldur	x2, [x29, #-80]
  40c974:	ldr	w5, [sp, #80]
  40c978:	ldur	x6, [x29, #-40]
  40c97c:	ldr	x7, [sp, #88]
  40c980:	mov	w4, #0x5                   	// #5
  40c984:	str	x8, [sp]
  40c988:	mov	x0, x21
  40c98c:	mov	x3, x28
  40c990:	b	40c93c <__fxstatat@plt+0x997c>
  40c994:	mov	w16, w19
  40c998:	ldur	x8, [x29, #-64]
  40c99c:	cbz	x8, 40c9d0 <__fxstatat@plt+0x9a10>
  40c9a0:	tbnz	w16, #0, 40c9d0 <__fxstatat@plt+0x9a10>
  40c9a4:	ldrb	w9, [x8]
  40c9a8:	cbz	w9, 40c9d0 <__fxstatat@plt+0x9a10>
  40c9ac:	add	x8, x8, #0x1
  40c9b0:	b	40c9c0 <__fxstatat@plt+0x9a00>
  40c9b4:	ldrb	w9, [x8], #1
  40c9b8:	add	x20, x20, #0x1
  40c9bc:	cbz	w9, 40c9d0 <__fxstatat@plt+0x9a10>
  40c9c0:	cmp	x20, x22
  40c9c4:	b.cs	40c9b4 <__fxstatat@plt+0x99f4>  // b.hs, b.nlast
  40c9c8:	strb	w9, [x21, x20]
  40c9cc:	b	40c9b4 <__fxstatat@plt+0x99f4>
  40c9d0:	cmp	x20, x22
  40c9d4:	b.cs	40c944 <__fxstatat@plt+0x9984>  // b.hs, b.nlast
  40c9d8:	strb	wzr, [x21, x20]
  40c9dc:	b	40c944 <__fxstatat@plt+0x9984>
  40c9e0:	b.ne	40c8e8 <__fxstatat@plt+0x9928>  // b.any
  40c9e4:	mov	w4, #0x4                   	// #4
  40c9e8:	b	40c8e8 <__fxstatat@plt+0x9928>
  40c9ec:	bl	402bd0 <abort@plt>
  40c9f0:	sub	sp, sp, #0x60
  40c9f4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40c9f8:	add	x8, x8, #0x960
  40c9fc:	cmp	x2, #0x0
  40ca00:	stp	x29, x30, [sp, #16]
  40ca04:	stp	x26, x25, [sp, #32]
  40ca08:	stp	x24, x23, [sp, #48]
  40ca0c:	stp	x22, x21, [sp, #64]
  40ca10:	stp	x20, x19, [sp, #80]
  40ca14:	add	x29, sp, #0x10
  40ca18:	mov	x19, x1
  40ca1c:	mov	x20, x0
  40ca20:	csel	x25, x8, x2, eq  // eq = none
  40ca24:	bl	402f10 <__errno_location@plt>
  40ca28:	ldp	w4, w8, [x25]
  40ca2c:	ldp	x7, x9, [x25, #40]
  40ca30:	ldr	w26, [x0]
  40ca34:	add	x23, x25, #0x8
  40ca38:	orr	w22, w8, #0x1
  40ca3c:	mov	x21, x0
  40ca40:	mov	x0, xzr
  40ca44:	mov	x1, xzr
  40ca48:	mov	x2, x20
  40ca4c:	mov	x3, x19
  40ca50:	mov	w5, w22
  40ca54:	mov	x6, x23
  40ca58:	str	x9, [sp]
  40ca5c:	bl	40bd98 <__fxstatat@plt+0x8dd8>
  40ca60:	add	x24, x0, #0x1
  40ca64:	mov	x0, x24
  40ca68:	bl	40f358 <__fxstatat@plt+0xc398>
  40ca6c:	ldr	w4, [x25]
  40ca70:	ldp	x7, x8, [x25, #40]
  40ca74:	mov	x1, x24
  40ca78:	mov	x2, x20
  40ca7c:	mov	x3, x19
  40ca80:	mov	w5, w22
  40ca84:	mov	x6, x23
  40ca88:	mov	x25, x0
  40ca8c:	str	x8, [sp]
  40ca90:	bl	40bd98 <__fxstatat@plt+0x8dd8>
  40ca94:	str	w26, [x21]
  40ca98:	mov	x0, x25
  40ca9c:	ldp	x20, x19, [sp, #80]
  40caa0:	ldp	x22, x21, [sp, #64]
  40caa4:	ldp	x24, x23, [sp, #48]
  40caa8:	ldp	x26, x25, [sp, #32]
  40caac:	ldp	x29, x30, [sp, #16]
  40cab0:	add	sp, sp, #0x60
  40cab4:	ret
  40cab8:	sub	sp, sp, #0x70
  40cabc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40cac0:	add	x8, x8, #0x960
  40cac4:	cmp	x3, #0x0
  40cac8:	stp	x29, x30, [sp, #16]
  40cacc:	stp	x28, x27, [sp, #32]
  40cad0:	stp	x26, x25, [sp, #48]
  40cad4:	stp	x24, x23, [sp, #64]
  40cad8:	stp	x22, x21, [sp, #80]
  40cadc:	stp	x20, x19, [sp, #96]
  40cae0:	add	x29, sp, #0x10
  40cae4:	mov	x19, x2
  40cae8:	mov	x22, x1
  40caec:	mov	x23, x0
  40caf0:	csel	x21, x8, x3, eq  // eq = none
  40caf4:	bl	402f10 <__errno_location@plt>
  40caf8:	ldp	w4, w8, [x21]
  40cafc:	cmp	x19, #0x0
  40cb00:	ldp	x7, x9, [x21, #40]
  40cb04:	ldr	w28, [x0]
  40cb08:	cset	w10, eq  // eq = none
  40cb0c:	orr	w25, w8, w10
  40cb10:	add	x26, x21, #0x8
  40cb14:	mov	x24, x0
  40cb18:	mov	x0, xzr
  40cb1c:	mov	x1, xzr
  40cb20:	mov	x2, x23
  40cb24:	mov	x3, x22
  40cb28:	mov	w5, w25
  40cb2c:	mov	x6, x26
  40cb30:	str	x9, [sp]
  40cb34:	bl	40bd98 <__fxstatat@plt+0x8dd8>
  40cb38:	add	x27, x0, #0x1
  40cb3c:	mov	x20, x0
  40cb40:	mov	x0, x27
  40cb44:	bl	40f358 <__fxstatat@plt+0xc398>
  40cb48:	ldr	w4, [x21]
  40cb4c:	ldp	x7, x8, [x21, #40]
  40cb50:	mov	x1, x27
  40cb54:	mov	x2, x23
  40cb58:	mov	x3, x22
  40cb5c:	mov	w5, w25
  40cb60:	mov	x6, x26
  40cb64:	mov	x21, x0
  40cb68:	str	x8, [sp]
  40cb6c:	bl	40bd98 <__fxstatat@plt+0x8dd8>
  40cb70:	str	w28, [x24]
  40cb74:	cbz	x19, 40cb7c <__fxstatat@plt+0x9bbc>
  40cb78:	str	x20, [x19]
  40cb7c:	mov	x0, x21
  40cb80:	ldp	x20, x19, [sp, #96]
  40cb84:	ldp	x22, x21, [sp, #80]
  40cb88:	ldp	x24, x23, [sp, #64]
  40cb8c:	ldp	x26, x25, [sp, #48]
  40cb90:	ldp	x28, x27, [sp, #32]
  40cb94:	ldp	x29, x30, [sp, #16]
  40cb98:	add	sp, sp, #0x70
  40cb9c:	ret
  40cba0:	stp	x29, x30, [sp, #-64]!
  40cba4:	stp	x20, x19, [sp, #48]
  40cba8:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  40cbac:	stp	x22, x21, [sp, #32]
  40cbb0:	ldr	w8, [x20, #1064]
  40cbb4:	adrp	x21, 425000 <__fxstatat@plt+0x22040>
  40cbb8:	ldr	x19, [x21, #1056]
  40cbbc:	str	x23, [sp, #16]
  40cbc0:	cmp	w8, #0x2
  40cbc4:	mov	x29, sp
  40cbc8:	b.lt	40cbec <__fxstatat@plt+0x9c2c>  // b.tstop
  40cbcc:	add	x22, x19, #0x18
  40cbd0:	mov	w23, #0x1                   	// #1
  40cbd4:	ldr	x0, [x22], #16
  40cbd8:	bl	402cf0 <free@plt>
  40cbdc:	ldrsw	x8, [x20, #1064]
  40cbe0:	add	x23, x23, #0x1
  40cbe4:	cmp	x23, x8
  40cbe8:	b.lt	40cbd4 <__fxstatat@plt+0x9c14>  // b.tstop
  40cbec:	ldr	x0, [x19, #8]
  40cbf0:	adrp	x23, 425000 <__fxstatat@plt+0x22040>
  40cbf4:	add	x23, x23, #0x998
  40cbf8:	adrp	x22, 425000 <__fxstatat@plt+0x22040>
  40cbfc:	cmp	x0, x23
  40cc00:	add	x22, x22, #0x430
  40cc04:	b.eq	40cc14 <__fxstatat@plt+0x9c54>  // b.none
  40cc08:	bl	402cf0 <free@plt>
  40cc0c:	mov	w8, #0x100                 	// #256
  40cc10:	stp	x8, x23, [x22]
  40cc14:	cmp	x19, x22
  40cc18:	b.eq	40cc28 <__fxstatat@plt+0x9c68>  // b.none
  40cc1c:	mov	x0, x19
  40cc20:	bl	402cf0 <free@plt>
  40cc24:	str	x22, [x21, #1056]
  40cc28:	mov	w8, #0x1                   	// #1
  40cc2c:	str	w8, [x20, #1064]
  40cc30:	ldp	x20, x19, [sp, #48]
  40cc34:	ldp	x22, x21, [sp, #32]
  40cc38:	ldr	x23, [sp, #16]
  40cc3c:	ldp	x29, x30, [sp], #64
  40cc40:	ret
  40cc44:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40cc48:	add	x3, x3, #0x960
  40cc4c:	mov	x2, #0xffffffffffffffff    	// #-1
  40cc50:	b	40cc54 <__fxstatat@plt+0x9c94>
  40cc54:	sub	sp, sp, #0x80
  40cc58:	stp	x29, x30, [sp, #32]
  40cc5c:	add	x29, sp, #0x20
  40cc60:	stp	x28, x27, [sp, #48]
  40cc64:	stp	x26, x25, [sp, #64]
  40cc68:	stp	x24, x23, [sp, #80]
  40cc6c:	stp	x22, x21, [sp, #96]
  40cc70:	stp	x20, x19, [sp, #112]
  40cc74:	mov	x22, x3
  40cc78:	stur	x2, [x29, #-8]
  40cc7c:	mov	x21, x1
  40cc80:	mov	w23, w0
  40cc84:	bl	402f10 <__errno_location@plt>
  40cc88:	tbnz	w23, #31, 40cdd8 <__fxstatat@plt+0x9e18>
  40cc8c:	adrp	x25, 425000 <__fxstatat@plt+0x22040>
  40cc90:	ldr	w8, [x25, #1064]
  40cc94:	adrp	x28, 425000 <__fxstatat@plt+0x22040>
  40cc98:	ldr	w20, [x0]
  40cc9c:	ldr	x27, [x28, #1056]
  40cca0:	mov	x19, x0
  40cca4:	cmp	w8, w23
  40cca8:	b.gt	40cd14 <__fxstatat@plt+0x9d54>
  40ccac:	mov	w8, #0x7fffffff            	// #2147483647
  40ccb0:	cmp	w23, w8
  40ccb4:	stur	w20, [x29, #-12]
  40ccb8:	b.eq	40cddc <__fxstatat@plt+0x9e1c>  // b.none
  40ccbc:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  40ccc0:	add	x20, x20, #0x430
  40ccc4:	add	w26, w23, #0x1
  40ccc8:	cmp	x27, x20
  40cccc:	csel	x0, xzr, x27, eq  // eq = none
  40ccd0:	sbfiz	x1, x26, #4, #32
  40ccd4:	bl	40f3d8 <__fxstatat@plt+0xc418>
  40ccd8:	mov	x24, x0
  40ccdc:	cmp	x27, x20
  40cce0:	str	x0, [x28, #1056]
  40cce4:	b.ne	40ccf0 <__fxstatat@plt+0x9d30>  // b.any
  40cce8:	ldr	q0, [x20]
  40ccec:	str	q0, [x24]
  40ccf0:	ldrsw	x8, [x25, #1064]
  40ccf4:	mov	w1, wzr
  40ccf8:	add	x0, x24, x8, lsl #4
  40ccfc:	sub	w8, w26, w8
  40cd00:	sbfiz	x2, x8, #4, #32
  40cd04:	bl	402ab0 <memset@plt>
  40cd08:	ldur	w20, [x29, #-12]
  40cd0c:	mov	x27, x24
  40cd10:	str	w26, [x25, #1064]
  40cd14:	add	x28, x27, w23, uxtw #4
  40cd18:	mov	x27, x28
  40cd1c:	ldr	x26, [x28]
  40cd20:	ldr	x23, [x27, #8]!
  40cd24:	ldp	w4, w8, [x22]
  40cd28:	ldp	x7, x9, [x22, #40]
  40cd2c:	ldur	x3, [x29, #-8]
  40cd30:	add	x24, x22, #0x8
  40cd34:	orr	w25, w8, #0x1
  40cd38:	mov	x0, x23
  40cd3c:	mov	x1, x26
  40cd40:	mov	x2, x21
  40cd44:	mov	w5, w25
  40cd48:	mov	x6, x24
  40cd4c:	str	x9, [sp]
  40cd50:	bl	40bd98 <__fxstatat@plt+0x8dd8>
  40cd54:	cmp	x26, x0
  40cd58:	b.hi	40cdb0 <__fxstatat@plt+0x9df0>  // b.pmore
  40cd5c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40cd60:	add	x8, x8, #0x998
  40cd64:	add	x26, x0, #0x1
  40cd68:	cmp	x23, x8
  40cd6c:	str	x26, [x28]
  40cd70:	b.eq	40cd7c <__fxstatat@plt+0x9dbc>  // b.none
  40cd74:	mov	x0, x23
  40cd78:	bl	402cf0 <free@plt>
  40cd7c:	mov	x0, x26
  40cd80:	bl	40f358 <__fxstatat@plt+0xc398>
  40cd84:	str	x0, [x27]
  40cd88:	ldr	w4, [x22]
  40cd8c:	ldp	x7, x8, [x22, #40]
  40cd90:	ldur	x3, [x29, #-8]
  40cd94:	mov	x1, x26
  40cd98:	mov	x2, x21
  40cd9c:	mov	w5, w25
  40cda0:	mov	x6, x24
  40cda4:	mov	x23, x0
  40cda8:	str	x8, [sp]
  40cdac:	bl	40bd98 <__fxstatat@plt+0x8dd8>
  40cdb0:	str	w20, [x19]
  40cdb4:	mov	x0, x23
  40cdb8:	ldp	x20, x19, [sp, #112]
  40cdbc:	ldp	x22, x21, [sp, #96]
  40cdc0:	ldp	x24, x23, [sp, #80]
  40cdc4:	ldp	x26, x25, [sp, #64]
  40cdc8:	ldp	x28, x27, [sp, #48]
  40cdcc:	ldp	x29, x30, [sp, #32]
  40cdd0:	add	sp, sp, #0x80
  40cdd4:	ret
  40cdd8:	bl	402bd0 <abort@plt>
  40cddc:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40cde0:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40cde4:	add	x3, x3, #0x960
  40cde8:	b	40cc54 <__fxstatat@plt+0x9c94>
  40cdec:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40cdf0:	add	x3, x3, #0x960
  40cdf4:	mov	x2, #0xffffffffffffffff    	// #-1
  40cdf8:	mov	x1, x0
  40cdfc:	mov	w0, wzr
  40ce00:	b	40cc54 <__fxstatat@plt+0x9c94>
  40ce04:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40ce08:	mov	x2, x1
  40ce0c:	add	x3, x3, #0x960
  40ce10:	mov	x1, x0
  40ce14:	mov	w0, wzr
  40ce18:	b	40cc54 <__fxstatat@plt+0x9c94>
  40ce1c:	sub	sp, sp, #0x50
  40ce20:	movi	v0.2d, #0x0
  40ce24:	cmp	w1, #0xa
  40ce28:	stp	x29, x30, [sp, #64]
  40ce2c:	add	x29, sp, #0x40
  40ce30:	str	xzr, [sp, #48]
  40ce34:	stp	q0, q0, [sp, #16]
  40ce38:	str	q0, [sp]
  40ce3c:	b.eq	40ce64 <__fxstatat@plt+0x9ea4>  // b.none
  40ce40:	mov	x8, x2
  40ce44:	str	w1, [sp]
  40ce48:	mov	x3, sp
  40ce4c:	mov	x2, #0xffffffffffffffff    	// #-1
  40ce50:	mov	x1, x8
  40ce54:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40ce58:	ldp	x29, x30, [sp, #64]
  40ce5c:	add	sp, sp, #0x50
  40ce60:	ret
  40ce64:	bl	402bd0 <abort@plt>
  40ce68:	sub	sp, sp, #0x50
  40ce6c:	movi	v0.2d, #0x0
  40ce70:	cmp	w1, #0xa
  40ce74:	stp	x29, x30, [sp, #64]
  40ce78:	add	x29, sp, #0x40
  40ce7c:	str	xzr, [sp, #48]
  40ce80:	stp	q0, q0, [sp, #16]
  40ce84:	str	q0, [sp]
  40ce88:	b.eq	40ceb0 <__fxstatat@plt+0x9ef0>  // b.none
  40ce8c:	mov	x8, x3
  40ce90:	str	w1, [sp]
  40ce94:	mov	x3, sp
  40ce98:	mov	x1, x2
  40ce9c:	mov	x2, x8
  40cea0:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40cea4:	ldp	x29, x30, [sp, #64]
  40cea8:	add	sp, sp, #0x50
  40ceac:	ret
  40ceb0:	bl	402bd0 <abort@plt>
  40ceb4:	sub	sp, sp, #0x50
  40ceb8:	movi	v0.2d, #0x0
  40cebc:	cmp	w0, #0xa
  40cec0:	stp	x29, x30, [sp, #64]
  40cec4:	add	x29, sp, #0x40
  40cec8:	str	xzr, [sp, #48]
  40cecc:	stp	q0, q0, [sp, #16]
  40ced0:	str	q0, [sp]
  40ced4:	b.eq	40cef8 <__fxstatat@plt+0x9f38>  // b.none
  40ced8:	str	w0, [sp]
  40cedc:	mov	x3, sp
  40cee0:	mov	x2, #0xffffffffffffffff    	// #-1
  40cee4:	mov	w0, wzr
  40cee8:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40ceec:	ldp	x29, x30, [sp, #64]
  40cef0:	add	sp, sp, #0x50
  40cef4:	ret
  40cef8:	bl	402bd0 <abort@plt>
  40cefc:	sub	sp, sp, #0x50
  40cf00:	movi	v0.2d, #0x0
  40cf04:	cmp	w0, #0xa
  40cf08:	stp	x29, x30, [sp, #64]
  40cf0c:	add	x29, sp, #0x40
  40cf10:	str	xzr, [sp, #48]
  40cf14:	stp	q0, q0, [sp, #16]
  40cf18:	str	q0, [sp]
  40cf1c:	b.eq	40cf3c <__fxstatat@plt+0x9f7c>  // b.none
  40cf20:	str	w0, [sp]
  40cf24:	mov	x3, sp
  40cf28:	mov	w0, wzr
  40cf2c:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40cf30:	ldp	x29, x30, [sp, #64]
  40cf34:	add	sp, sp, #0x50
  40cf38:	ret
  40cf3c:	bl	402bd0 <abort@plt>
  40cf40:	sub	sp, sp, #0x50
  40cf44:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40cf48:	add	x9, x9, #0x960
  40cf4c:	ldp	q0, q1, [x9]
  40cf50:	ubfx	w10, w2, #5, #3
  40cf54:	mov	x11, sp
  40cf58:	mov	x8, x1
  40cf5c:	stp	q0, q1, [sp]
  40cf60:	ldr	q0, [x9, #32]
  40cf64:	ldr	x9, [x9, #48]
  40cf68:	mov	x1, x0
  40cf6c:	mov	x3, sp
  40cf70:	str	q0, [sp, #32]
  40cf74:	str	x9, [sp, #48]
  40cf78:	add	x9, x11, w10, uxtw #2
  40cf7c:	ldr	w10, [x9, #8]
  40cf80:	mov	w0, wzr
  40cf84:	stp	x29, x30, [sp, #64]
  40cf88:	add	x29, sp, #0x40
  40cf8c:	lsr	w11, w10, w2
  40cf90:	mvn	w11, w11
  40cf94:	and	w11, w11, #0x1
  40cf98:	lsl	w11, w11, w2
  40cf9c:	eor	w10, w11, w10
  40cfa0:	mov	x2, x8
  40cfa4:	str	w10, [x9, #8]
  40cfa8:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40cfac:	ldp	x29, x30, [sp, #64]
  40cfb0:	add	sp, sp, #0x50
  40cfb4:	ret
  40cfb8:	sub	sp, sp, #0x50
  40cfbc:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40cfc0:	add	x9, x9, #0x960
  40cfc4:	ldp	q0, q1, [x9]
  40cfc8:	ubfx	w10, w1, #5, #3
  40cfcc:	mov	x11, sp
  40cfd0:	mov	x8, x0
  40cfd4:	stp	q0, q1, [sp]
  40cfd8:	ldr	q0, [x9, #32]
  40cfdc:	ldr	x9, [x9, #48]
  40cfe0:	mov	x3, sp
  40cfe4:	mov	x2, #0xffffffffffffffff    	// #-1
  40cfe8:	str	q0, [sp, #32]
  40cfec:	str	x9, [sp, #48]
  40cff0:	add	x9, x11, w10, uxtw #2
  40cff4:	ldr	w10, [x9, #8]
  40cff8:	mov	w0, wzr
  40cffc:	stp	x29, x30, [sp, #64]
  40d000:	add	x29, sp, #0x40
  40d004:	lsr	w11, w10, w1
  40d008:	mvn	w11, w11
  40d00c:	and	w11, w11, #0x1
  40d010:	lsl	w11, w11, w1
  40d014:	eor	w10, w11, w10
  40d018:	mov	x1, x8
  40d01c:	str	w10, [x9, #8]
  40d020:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40d024:	ldp	x29, x30, [sp, #64]
  40d028:	add	sp, sp, #0x50
  40d02c:	ret
  40d030:	sub	sp, sp, #0x50
  40d034:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d038:	add	x8, x8, #0x960
  40d03c:	ldp	q0, q1, [x8]
  40d040:	ldr	q2, [x8, #32]
  40d044:	ldr	x8, [x8, #48]
  40d048:	mov	x1, x0
  40d04c:	stp	q0, q1, [sp]
  40d050:	ldr	w9, [sp, #12]
  40d054:	str	x8, [sp, #48]
  40d058:	mov	x3, sp
  40d05c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d060:	orr	w8, w9, #0x4000000
  40d064:	mov	w0, wzr
  40d068:	stp	x29, x30, [sp, #64]
  40d06c:	add	x29, sp, #0x40
  40d070:	str	q2, [sp, #32]
  40d074:	str	w8, [sp, #12]
  40d078:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40d07c:	ldp	x29, x30, [sp, #64]
  40d080:	add	sp, sp, #0x50
  40d084:	ret
  40d088:	sub	sp, sp, #0x50
  40d08c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d090:	add	x8, x8, #0x960
  40d094:	ldp	q0, q1, [x8]
  40d098:	ldr	q2, [x8, #32]
  40d09c:	ldr	x8, [x8, #48]
  40d0a0:	mov	x2, x1
  40d0a4:	stp	q0, q1, [sp]
  40d0a8:	ldr	w9, [sp, #12]
  40d0ac:	mov	x1, x0
  40d0b0:	str	x8, [sp, #48]
  40d0b4:	mov	x3, sp
  40d0b8:	orr	w8, w9, #0x4000000
  40d0bc:	mov	w0, wzr
  40d0c0:	stp	x29, x30, [sp, #64]
  40d0c4:	add	x29, sp, #0x40
  40d0c8:	str	q2, [sp, #32]
  40d0cc:	str	w8, [sp, #12]
  40d0d0:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40d0d4:	ldp	x29, x30, [sp, #64]
  40d0d8:	add	sp, sp, #0x50
  40d0dc:	ret
  40d0e0:	sub	sp, sp, #0x80
  40d0e4:	movi	v0.2d, #0x0
  40d0e8:	cmp	w1, #0xa
  40d0ec:	stp	x29, x30, [sp, #112]
  40d0f0:	add	x29, sp, #0x70
  40d0f4:	str	wzr, [sp, #48]
  40d0f8:	stp	q0, q0, [sp, #16]
  40d0fc:	str	q0, [sp]
  40d100:	b.eq	40d150 <__fxstatat@plt+0xa190>  // b.none
  40d104:	ldp	q0, q1, [sp]
  40d108:	ldr	w9, [sp, #48]
  40d10c:	ldr	q2, [sp, #32]
  40d110:	mov	x8, x2
  40d114:	stur	q0, [sp, #60]
  40d118:	ldr	w10, [sp, #68]
  40d11c:	str	w1, [sp, #56]
  40d120:	str	w9, [sp, #108]
  40d124:	add	x3, sp, #0x38
  40d128:	orr	w9, w10, #0x4000000
  40d12c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d130:	mov	x1, x8
  40d134:	stur	q1, [sp, #76]
  40d138:	stur	q2, [sp, #92]
  40d13c:	str	w9, [sp, #68]
  40d140:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40d144:	ldp	x29, x30, [sp, #112]
  40d148:	add	sp, sp, #0x80
  40d14c:	ret
  40d150:	bl	402bd0 <abort@plt>
  40d154:	sub	sp, sp, #0x50
  40d158:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d15c:	add	x9, x9, #0x960
  40d160:	ldp	q0, q1, [x9]
  40d164:	ldr	q2, [x9, #32]
  40d168:	ldr	x9, [x9, #48]
  40d16c:	mov	w10, #0xa                   	// #10
  40d170:	stp	x29, x30, [sp, #64]
  40d174:	add	x29, sp, #0x40
  40d178:	stp	q0, q1, [sp]
  40d17c:	str	q2, [sp, #32]
  40d180:	str	x9, [sp, #48]
  40d184:	str	w10, [sp]
  40d188:	cbz	x1, 40d1b4 <__fxstatat@plt+0xa1f4>
  40d18c:	cbz	x2, 40d1b4 <__fxstatat@plt+0xa1f4>
  40d190:	mov	x8, x3
  40d194:	stp	x1, x2, [sp, #40]
  40d198:	mov	x3, sp
  40d19c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d1a0:	mov	x1, x8
  40d1a4:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40d1a8:	ldp	x29, x30, [sp, #64]
  40d1ac:	add	sp, sp, #0x50
  40d1b0:	ret
  40d1b4:	bl	402bd0 <abort@plt>
  40d1b8:	sub	sp, sp, #0x50
  40d1bc:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d1c0:	add	x9, x9, #0x960
  40d1c4:	ldp	q0, q1, [x9]
  40d1c8:	ldr	x10, [x9, #48]
  40d1cc:	stp	x29, x30, [sp, #64]
  40d1d0:	add	x29, sp, #0x40
  40d1d4:	stp	q0, q1, [sp]
  40d1d8:	ldr	q0, [x9, #32]
  40d1dc:	mov	w9, #0xa                   	// #10
  40d1e0:	str	x10, [sp, #48]
  40d1e4:	str	w9, [sp]
  40d1e8:	str	q0, [sp, #32]
  40d1ec:	cbz	x1, 40d218 <__fxstatat@plt+0xa258>
  40d1f0:	cbz	x2, 40d218 <__fxstatat@plt+0xa258>
  40d1f4:	mov	x8, x3
  40d1f8:	stp	x1, x2, [sp, #40]
  40d1fc:	mov	x3, sp
  40d200:	mov	x1, x8
  40d204:	mov	x2, x4
  40d208:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40d20c:	ldp	x29, x30, [sp, #64]
  40d210:	add	sp, sp, #0x50
  40d214:	ret
  40d218:	bl	402bd0 <abort@plt>
  40d21c:	sub	sp, sp, #0x50
  40d220:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d224:	add	x9, x9, #0x960
  40d228:	ldp	q0, q1, [x9]
  40d22c:	ldr	q2, [x9, #32]
  40d230:	ldr	x9, [x9, #48]
  40d234:	mov	w10, #0xa                   	// #10
  40d238:	stp	x29, x30, [sp, #64]
  40d23c:	add	x29, sp, #0x40
  40d240:	stp	q0, q1, [sp]
  40d244:	str	q2, [sp, #32]
  40d248:	str	x9, [sp, #48]
  40d24c:	str	w10, [sp]
  40d250:	cbz	x0, 40d280 <__fxstatat@plt+0xa2c0>
  40d254:	cbz	x1, 40d280 <__fxstatat@plt+0xa2c0>
  40d258:	mov	x8, x2
  40d25c:	stp	x0, x1, [sp, #40]
  40d260:	mov	x3, sp
  40d264:	mov	x2, #0xffffffffffffffff    	// #-1
  40d268:	mov	w0, wzr
  40d26c:	mov	x1, x8
  40d270:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40d274:	ldp	x29, x30, [sp, #64]
  40d278:	add	sp, sp, #0x50
  40d27c:	ret
  40d280:	bl	402bd0 <abort@plt>
  40d284:	sub	sp, sp, #0x50
  40d288:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d28c:	add	x9, x9, #0x960
  40d290:	ldp	q0, q1, [x9]
  40d294:	ldr	q2, [x9, #32]
  40d298:	ldr	x9, [x9, #48]
  40d29c:	mov	w10, #0xa                   	// #10
  40d2a0:	stp	x29, x30, [sp, #64]
  40d2a4:	add	x29, sp, #0x40
  40d2a8:	stp	q0, q1, [sp]
  40d2ac:	str	q2, [sp, #32]
  40d2b0:	str	x9, [sp, #48]
  40d2b4:	str	w10, [sp]
  40d2b8:	cbz	x0, 40d2e8 <__fxstatat@plt+0xa328>
  40d2bc:	cbz	x1, 40d2e8 <__fxstatat@plt+0xa328>
  40d2c0:	mov	x8, x3
  40d2c4:	stp	x0, x1, [sp, #40]
  40d2c8:	mov	x3, sp
  40d2cc:	mov	w0, wzr
  40d2d0:	mov	x1, x2
  40d2d4:	mov	x2, x8
  40d2d8:	bl	40cc54 <__fxstatat@plt+0x9c94>
  40d2dc:	ldp	x29, x30, [sp, #64]
  40d2e0:	add	sp, sp, #0x50
  40d2e4:	ret
  40d2e8:	bl	402bd0 <abort@plt>
  40d2ec:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d2f0:	add	x3, x3, #0x440
  40d2f4:	b	40cc54 <__fxstatat@plt+0x9c94>
  40d2f8:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d2fc:	mov	x2, x1
  40d300:	add	x3, x3, #0x440
  40d304:	mov	x1, x0
  40d308:	mov	w0, wzr
  40d30c:	b	40cc54 <__fxstatat@plt+0x9c94>
  40d310:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d314:	add	x3, x3, #0x440
  40d318:	mov	x2, #0xffffffffffffffff    	// #-1
  40d31c:	b	40cc54 <__fxstatat@plt+0x9c94>
  40d320:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d324:	add	x3, x3, #0x440
  40d328:	mov	x2, #0xffffffffffffffff    	// #-1
  40d32c:	mov	x1, x0
  40d330:	mov	w0, wzr
  40d334:	b	40cc54 <__fxstatat@plt+0x9c94>
  40d338:	stp	x29, x30, [sp, #-32]!
  40d33c:	stp	x20, x19, [sp, #16]
  40d340:	mov	x20, x0
  40d344:	mov	w19, w1
  40d348:	mov	w2, #0x5                   	// #5
  40d34c:	mov	x0, xzr
  40d350:	mov	x1, x20
  40d354:	mov	x29, sp
  40d358:	bl	402e70 <dcgettext@plt>
  40d35c:	cmp	x0, x20
  40d360:	b.ne	40d444 <__fxstatat@plt+0xa484>  // b.any
  40d364:	bl	410130 <__fxstatat@plt+0xd170>
  40d368:	ldrb	w8, [x0]
  40d36c:	and	w8, w8, #0xffffffdf
  40d370:	cmp	w8, #0x47
  40d374:	b.eq	40d3d8 <__fxstatat@plt+0xa418>  // b.none
  40d378:	cmp	w8, #0x55
  40d37c:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d380:	ldrb	w8, [x0, #1]
  40d384:	and	w8, w8, #0xffffffdf
  40d388:	cmp	w8, #0x54
  40d38c:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d390:	ldrb	w8, [x0, #2]
  40d394:	and	w8, w8, #0xffffffdf
  40d398:	cmp	w8, #0x46
  40d39c:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d3a0:	ldrb	w8, [x0, #3]
  40d3a4:	cmp	w8, #0x2d
  40d3a8:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d3ac:	ldrb	w8, [x0, #4]
  40d3b0:	cmp	w8, #0x38
  40d3b4:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d3b8:	ldrb	w8, [x0, #5]
  40d3bc:	cbnz	w8, 40d42c <__fxstatat@plt+0xa46c>
  40d3c0:	ldrb	w8, [x20]
  40d3c4:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40d3c8:	adrp	x10, 413000 <__fxstatat@plt+0x10040>
  40d3cc:	add	x9, x9, #0xd24
  40d3d0:	add	x10, x10, #0xd20
  40d3d4:	b	40d464 <__fxstatat@plt+0xa4a4>
  40d3d8:	ldrb	w8, [x0, #1]
  40d3dc:	and	w8, w8, #0xffffffdf
  40d3e0:	cmp	w8, #0x42
  40d3e4:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d3e8:	ldrb	w8, [x0, #2]
  40d3ec:	cmp	w8, #0x31
  40d3f0:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d3f4:	ldrb	w8, [x0, #3]
  40d3f8:	cmp	w8, #0x38
  40d3fc:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d400:	ldrb	w8, [x0, #4]
  40d404:	cmp	w8, #0x30
  40d408:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d40c:	ldrb	w8, [x0, #5]
  40d410:	cmp	w8, #0x33
  40d414:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d418:	ldrb	w8, [x0, #6]
  40d41c:	cmp	w8, #0x30
  40d420:	b.ne	40d42c <__fxstatat@plt+0xa46c>  // b.any
  40d424:	ldrb	w8, [x0, #7]
  40d428:	cbz	w8, 40d450 <__fxstatat@plt+0xa490>
  40d42c:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40d430:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40d434:	add	x8, x8, #0xd1e
  40d438:	add	x9, x9, #0xda8
  40d43c:	cmp	w19, #0x9
  40d440:	csel	x0, x9, x8, eq  // eq = none
  40d444:	ldp	x20, x19, [sp, #16]
  40d448:	ldp	x29, x30, [sp], #32
  40d44c:	ret
  40d450:	ldrb	w8, [x20]
  40d454:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40d458:	adrp	x10, 413000 <__fxstatat@plt+0x10040>
  40d45c:	add	x9, x9, #0xd2c
  40d460:	add	x10, x10, #0xd28
  40d464:	cmp	w8, #0x60
  40d468:	csel	x0, x10, x9, eq  // eq = none
  40d46c:	b	40d444 <__fxstatat@plt+0xa484>
  40d470:	sub	sp, sp, #0x150
  40d474:	stp	x29, x30, [sp, #256]
  40d478:	stp	x28, x25, [sp, #272]
  40d47c:	stp	x24, x23, [sp, #288]
  40d480:	stp	x22, x21, [sp, #304]
  40d484:	stp	x20, x19, [sp, #320]
  40d488:	add	x29, sp, #0x100
  40d48c:	mov	w25, w4
  40d490:	mov	x19, x3
  40d494:	mov	w20, w2
  40d498:	mov	x21, x1
  40d49c:	mov	w22, w0
  40d4a0:	bl	402d00 <renameat2@plt>
  40d4a4:	mov	w24, w0
  40d4a8:	bl	402f10 <__errno_location@plt>
  40d4ac:	tbz	w24, #31, 40d610 <__fxstatat@plt+0xa650>
  40d4b0:	ldr	w8, [x0]
  40d4b4:	mov	x23, x0
  40d4b8:	cmp	w8, #0x16
  40d4bc:	b.eq	40d4d0 <__fxstatat@plt+0xa510>  // b.none
  40d4c0:	cmp	w8, #0x5f
  40d4c4:	b.eq	40d4d0 <__fxstatat@plt+0xa510>  // b.none
  40d4c8:	cmp	w8, #0x26
  40d4cc:	b.ne	40d610 <__fxstatat@plt+0xa650>  // b.any
  40d4d0:	cbz	w25, 40d528 <__fxstatat@plt+0xa568>
  40d4d4:	cmp	w25, #0x1
  40d4d8:	b.ne	40d514 <__fxstatat@plt+0xa554>  // b.any
  40d4dc:	mov	x3, sp
  40d4e0:	mov	w4, #0x100                 	// #256
  40d4e4:	mov	w0, wzr
  40d4e8:	mov	w1, w20
  40d4ec:	mov	x2, x19
  40d4f0:	bl	402fc0 <__fxstatat@plt>
  40d4f4:	cbz	w0, 40d50c <__fxstatat@plt+0xa54c>
  40d4f8:	ldr	w8, [x23]
  40d4fc:	cmp	w8, #0x2
  40d500:	b.eq	40d524 <__fxstatat@plt+0xa564>  // b.none
  40d504:	cmp	w8, #0x4b
  40d508:	b.ne	40d51c <__fxstatat@plt+0xa55c>  // b.any
  40d50c:	mov	w8, #0x11                  	// #17
  40d510:	b	40d518 <__fxstatat@plt+0xa558>
  40d514:	mov	w8, #0x5f                  	// #95
  40d518:	str	w8, [x23]
  40d51c:	mov	w24, #0xffffffff            	// #-1
  40d520:	b	40d610 <__fxstatat@plt+0xa650>
  40d524:	mov	w25, #0x1                   	// #1
  40d528:	mov	x0, x21
  40d52c:	bl	402820 <strlen@plt>
  40d530:	mov	x24, x0
  40d534:	mov	x0, x19
  40d538:	bl	402820 <strlen@plt>
  40d53c:	cbz	x24, 40d5f8 <__fxstatat@plt+0xa638>
  40d540:	cbz	x0, 40d5f8 <__fxstatat@plt+0xa638>
  40d544:	add	x8, x24, x21
  40d548:	ldurb	w8, [x8, #-1]
  40d54c:	cmp	w8, #0x2f
  40d550:	b.eq	40d564 <__fxstatat@plt+0xa5a4>  // b.none
  40d554:	add	x8, x0, x19
  40d558:	ldurb	w8, [x8, #-1]
  40d55c:	cmp	w8, #0x2f
  40d560:	b.ne	40d5f8 <__fxstatat@plt+0xa638>  // b.any
  40d564:	add	x3, sp, #0x80
  40d568:	mov	w4, #0x100                 	// #256
  40d56c:	mov	w0, wzr
  40d570:	mov	w1, w22
  40d574:	mov	x2, x21
  40d578:	bl	402fc0 <__fxstatat@plt>
  40d57c:	cbnz	w0, 40d51c <__fxstatat@plt+0xa55c>
  40d580:	cbz	w25, 40d59c <__fxstatat@plt+0xa5dc>
  40d584:	ldr	w8, [sp, #144]
  40d588:	and	w8, w8, #0xf000
  40d58c:	cmp	w8, #0x4, lsl #12
  40d590:	b.eq	40d5f8 <__fxstatat@plt+0xa638>  // b.none
  40d594:	mov	w8, #0x2                   	// #2
  40d598:	b	40d518 <__fxstatat@plt+0xa558>
  40d59c:	mov	x3, sp
  40d5a0:	mov	w4, #0x100                 	// #256
  40d5a4:	mov	w0, wzr
  40d5a8:	mov	w1, w20
  40d5ac:	mov	x2, x19
  40d5b0:	bl	402fc0 <__fxstatat@plt>
  40d5b4:	cbz	w0, 40d5d8 <__fxstatat@plt+0xa618>
  40d5b8:	ldr	w8, [x23]
  40d5bc:	cmp	w8, #0x2
  40d5c0:	b.ne	40d51c <__fxstatat@plt+0xa55c>  // b.any
  40d5c4:	ldr	w8, [sp, #144]
  40d5c8:	and	w8, w8, #0xf000
  40d5cc:	cmp	w8, #0x4, lsl #12
  40d5d0:	b.ne	40d51c <__fxstatat@plt+0xa55c>  // b.any
  40d5d4:	b	40d5f8 <__fxstatat@plt+0xa638>
  40d5d8:	ldr	w8, [sp, #16]
  40d5dc:	and	w8, w8, #0xf000
  40d5e0:	cmp	w8, #0x4, lsl #12
  40d5e4:	b.ne	40d630 <__fxstatat@plt+0xa670>  // b.any
  40d5e8:	ldr	w8, [sp, #144]
  40d5ec:	and	w8, w8, #0xf000
  40d5f0:	cmp	w8, #0x4, lsl #12
  40d5f4:	b.ne	40d638 <__fxstatat@plt+0xa678>  // b.any
  40d5f8:	mov	w0, w22
  40d5fc:	mov	x1, x21
  40d600:	mov	w2, w20
  40d604:	mov	x3, x19
  40d608:	bl	402d40 <renameat@plt>
  40d60c:	mov	w24, w0
  40d610:	mov	w0, w24
  40d614:	ldp	x20, x19, [sp, #320]
  40d618:	ldp	x22, x21, [sp, #304]
  40d61c:	ldp	x24, x23, [sp, #288]
  40d620:	ldp	x28, x25, [sp, #272]
  40d624:	ldp	x29, x30, [sp, #256]
  40d628:	add	sp, sp, #0x150
  40d62c:	ret
  40d630:	mov	w8, #0x14                  	// #20
  40d634:	b	40d518 <__fxstatat@plt+0xa558>
  40d638:	mov	w8, #0x15                  	// #21
  40d63c:	b	40d518 <__fxstatat@plt+0xa558>
  40d640:	stp	x29, x30, [sp, #-64]!
  40d644:	str	x23, [sp, #16]
  40d648:	mov	w23, #0x1                   	// #1
  40d64c:	stp	x22, x21, [sp, #32]
  40d650:	stp	x20, x19, [sp, #48]
  40d654:	mov	x21, x2
  40d658:	mov	x19, x1
  40d65c:	mov	w20, w0
  40d660:	movk	w23, #0x7ff0, lsl #16
  40d664:	mov	x29, sp
  40d668:	mov	w0, w20
  40d66c:	mov	x1, x19
  40d670:	mov	x2, x21
  40d674:	bl	402bc0 <write@plt>
  40d678:	mov	x22, x0
  40d67c:	tbz	x0, #63, 40d6a4 <__fxstatat@plt+0xa6e4>
  40d680:	bl	402f10 <__errno_location@plt>
  40d684:	ldr	w8, [x0]
  40d688:	cmp	w8, #0x4
  40d68c:	b.eq	40d668 <__fxstatat@plt+0xa6a8>  // b.none
  40d690:	cmp	x21, x23
  40d694:	b.cc	40d6a4 <__fxstatat@plt+0xa6e4>  // b.lo, b.ul, b.last
  40d698:	cmp	w8, #0x16
  40d69c:	mov	w21, #0x7ff00000            	// #2146435072
  40d6a0:	b.eq	40d668 <__fxstatat@plt+0xa6a8>  // b.none
  40d6a4:	mov	x0, x22
  40d6a8:	ldp	x20, x19, [sp, #48]
  40d6ac:	ldp	x22, x21, [sp, #32]
  40d6b0:	ldr	x23, [sp, #16]
  40d6b4:	ldp	x29, x30, [sp], #64
  40d6b8:	ret
  40d6bc:	mov	x8, x0
  40d6c0:	mov	w0, #0xffffff9c            	// #-100
  40d6c4:	mov	w2, #0xffffff9c            	// #-100
  40d6c8:	mov	x3, x1
  40d6cc:	mov	x1, x8
  40d6d0:	b	40d6d4 <__fxstatat@plt+0xa714>
  40d6d4:	sub	sp, sp, #0x150
  40d6d8:	stp	x22, x21, [sp, #304]
  40d6dc:	mov	w21, w0
  40d6e0:	mov	x0, x1
  40d6e4:	stp	x29, x30, [sp, #256]
  40d6e8:	stp	x28, x25, [sp, #272]
  40d6ec:	stp	x24, x23, [sp, #288]
  40d6f0:	stp	x20, x19, [sp, #320]
  40d6f4:	add	x29, sp, #0x100
  40d6f8:	mov	x20, x3
  40d6fc:	mov	w19, w2
  40d700:	mov	x22, x1
  40d704:	bl	40a2f4 <__fxstatat@plt+0x7334>
  40d708:	mov	x23, x0
  40d70c:	mov	x0, x20
  40d710:	bl	40a2f4 <__fxstatat@plt+0x7334>
  40d714:	mov	x24, x0
  40d718:	mov	x0, x23
  40d71c:	bl	40a340 <__fxstatat@plt+0x7380>
  40d720:	mov	x25, x0
  40d724:	mov	x0, x24
  40d728:	bl	40a340 <__fxstatat@plt+0x7380>
  40d72c:	cmp	x25, x0
  40d730:	b.ne	40d748 <__fxstatat@plt+0xa788>  // b.any
  40d734:	mov	x0, x23
  40d738:	mov	x1, x24
  40d73c:	mov	x2, x25
  40d740:	bl	402b00 <bcmp@plt>
  40d744:	cbz	w0, 40d76c <__fxstatat@plt+0xa7ac>
  40d748:	mov	w19, wzr
  40d74c:	mov	w0, w19
  40d750:	ldp	x20, x19, [sp, #320]
  40d754:	ldp	x22, x21, [sp, #304]
  40d758:	ldp	x24, x23, [sp, #288]
  40d75c:	ldp	x28, x25, [sp, #272]
  40d760:	ldp	x29, x30, [sp, #256]
  40d764:	add	sp, sp, #0x150
  40d768:	ret
  40d76c:	mov	x0, x22
  40d770:	bl	40a1e8 <__fxstatat@plt+0x7228>
  40d774:	mov	x22, x0
  40d778:	add	x3, sp, #0x80
  40d77c:	mov	w4, #0x100                 	// #256
  40d780:	mov	w0, wzr
  40d784:	mov	w1, w21
  40d788:	mov	x2, x22
  40d78c:	bl	402fc0 <__fxstatat@plt>
  40d790:	cbz	w0, 40d7b0 <__fxstatat@plt+0xa7f0>
  40d794:	bl	402f10 <__errno_location@plt>
  40d798:	ldr	w1, [x0]
  40d79c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40d7a0:	add	x2, x2, #0x46a
  40d7a4:	mov	w0, #0x1                   	// #1
  40d7a8:	mov	x3, x22
  40d7ac:	bl	402850 <error@plt>
  40d7b0:	mov	x0, x22
  40d7b4:	bl	402cf0 <free@plt>
  40d7b8:	mov	x0, x20
  40d7bc:	bl	40a1e8 <__fxstatat@plt+0x7228>
  40d7c0:	mov	x20, x0
  40d7c4:	mov	x3, sp
  40d7c8:	mov	w4, #0x100                 	// #256
  40d7cc:	mov	w0, wzr
  40d7d0:	mov	w1, w19
  40d7d4:	mov	x2, x20
  40d7d8:	bl	402fc0 <__fxstatat@plt>
  40d7dc:	cbz	w0, 40d7fc <__fxstatat@plt+0xa83c>
  40d7e0:	bl	402f10 <__errno_location@plt>
  40d7e4:	ldr	w1, [x0]
  40d7e8:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40d7ec:	add	x2, x2, #0x46a
  40d7f0:	mov	w0, #0x1                   	// #1
  40d7f4:	mov	x3, x20
  40d7f8:	bl	402850 <error@plt>
  40d7fc:	ldp	x11, x8, [sp]
  40d800:	ldp	x10, x9, [sp, #128]
  40d804:	mov	x0, x20
  40d808:	cmp	x9, x8
  40d80c:	cset	w8, eq  // eq = none
  40d810:	cmp	x10, x11
  40d814:	cset	w9, eq  // eq = none
  40d818:	and	w19, w8, w9
  40d81c:	bl	402cf0 <free@plt>
  40d820:	b	40d74c <__fxstatat@plt+0xa78c>
  40d824:	sub	sp, sp, #0x90
  40d828:	stp	x29, x30, [sp, #48]
  40d82c:	stp	x28, x27, [sp, #64]
  40d830:	stp	x26, x25, [sp, #80]
  40d834:	stp	x24, x23, [sp, #96]
  40d838:	stp	x22, x21, [sp, #112]
  40d83c:	stp	x20, x19, [sp, #128]
  40d840:	add	x29, sp, #0x30
  40d844:	cbz	x0, 40d9e8 <__fxstatat@plt+0xaa28>
  40d848:	mov	x24, x0
  40d84c:	str	w1, [sp, #12]
  40d850:	mov	w22, w1
  40d854:	bl	402f10 <__errno_location@plt>
  40d858:	mov	x23, x0
  40d85c:	str	wzr, [x0]
  40d860:	mov	x0, x24
  40d864:	bl	402b10 <readdir@plt>
  40d868:	str	x22, [sp, #16]
  40d86c:	cbz	x0, 40d9f0 <__fxstatat@plt+0xaa30>
  40d870:	mov	x28, x0
  40d874:	mov	x19, xzr
  40d878:	mov	x25, xzr
  40d87c:	mov	x21, xzr
  40d880:	mov	x20, xzr
  40d884:	sub	x22, x22, #0x1
  40d888:	stp	xzr, xzr, [x29, #-16]
  40d88c:	str	x22, [sp, #24]
  40d890:	b	40d8d4 <__fxstatat@plt+0xa914>
  40d894:	cbz	x25, 40d9e0 <__fxstatat@plt+0xaa20>
  40d898:	tbnz	x25, #63, 40db08 <__fxstatat@plt+0xab48>
  40d89c:	mov	x0, x19
  40d8a0:	mov	x1, x25
  40d8a4:	bl	40f3d8 <__fxstatat@plt+0xc418>
  40d8a8:	mov	x19, x0
  40d8ac:	add	x0, x19, x20
  40d8b0:	mov	x1, x27
  40d8b4:	mov	x2, x26
  40d8b8:	bl	402800 <memcpy@plt>
  40d8bc:	add	x20, x26, x20
  40d8c0:	mov	x0, x24
  40d8c4:	str	wzr, [x23]
  40d8c8:	bl	402b10 <readdir@plt>
  40d8cc:	mov	x28, x0
  40d8d0:	cbz	x0, 40da04 <__fxstatat@plt+0xaa44>
  40d8d4:	mov	x27, x28
  40d8d8:	ldrb	w8, [x27, #19]!
  40d8dc:	cmp	w8, #0x2e
  40d8e0:	b.ne	40d8fc <__fxstatat@plt+0xa93c>  // b.any
  40d8e4:	ldrb	w8, [x28, #20]
  40d8e8:	cmp	w8, #0x2e
  40d8ec:	mov	w8, #0x1                   	// #1
  40d8f0:	cinc	x8, x8, eq  // eq = none
  40d8f4:	add	x8, x28, x8
  40d8f8:	ldrb	w8, [x8, #19]
  40d8fc:	cbz	w8, 40d8c0 <__fxstatat@plt+0xa900>
  40d900:	mov	x0, x27
  40d904:	bl	402820 <strlen@plt>
  40d908:	cmp	x22, #0x1
  40d90c:	add	x26, x0, #0x1
  40d910:	b.hi	40d948 <__fxstatat@plt+0xa988>  // b.pmore
  40d914:	ldur	x9, [x29, #-16]
  40d918:	cmp	x9, x21
  40d91c:	b.ne	40d97c <__fxstatat@plt+0xa9bc>  // b.any
  40d920:	ldur	x8, [x29, #-8]
  40d924:	cbz	x8, 40d988 <__fxstatat@plt+0xa9c8>
  40d928:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40d92c:	movk	x8, #0x555, lsl #48
  40d930:	cmp	x9, x8
  40d934:	b.cs	40db08 <__fxstatat@plt+0xab48>  // b.hs, b.nlast
  40d938:	add	x8, x9, x9, lsr #1
  40d93c:	mov	x22, x19
  40d940:	add	x9, x8, #0x1
  40d944:	b	40d9a0 <__fxstatat@plt+0xa9e0>
  40d948:	sub	x8, x25, x20
  40d94c:	cmp	x8, x26
  40d950:	b.hi	40d8ac <__fxstatat@plt+0xa8ec>  // b.pmore
  40d954:	adds	x25, x26, x20
  40d958:	b.cs	40db08 <__fxstatat@plt+0xab48>  // b.hs, b.nlast
  40d95c:	cbz	x19, 40d894 <__fxstatat@plt+0xa8d4>
  40d960:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40d964:	movk	x8, #0x5554
  40d968:	cmp	x25, x8
  40d96c:	b.cs	40db08 <__fxstatat@plt+0xab48>  // b.hs, b.nlast
  40d970:	add	x8, x25, x25, lsr #1
  40d974:	add	x25, x8, #0x1
  40d978:	b	40d89c <__fxstatat@plt+0xa8dc>
  40d97c:	mov	x22, x19
  40d980:	ldur	x19, [x29, #-8]
  40d984:	b	40d9b4 <__fxstatat@plt+0xa9f4>
  40d988:	mov	x22, x19
  40d98c:	cbz	x9, 40d99c <__fxstatat@plt+0xa9dc>
  40d990:	lsr	x8, x9, #59
  40d994:	cbz	x8, 40d9a0 <__fxstatat@plt+0xa9e0>
  40d998:	b	40db08 <__fxstatat@plt+0xab48>
  40d99c:	mov	w9, #0x8                   	// #8
  40d9a0:	ldur	x0, [x29, #-8]
  40d9a4:	lsl	x1, x9, #4
  40d9a8:	stur	x9, [x29, #-16]
  40d9ac:	bl	40f3d8 <__fxstatat@plt+0xc418>
  40d9b0:	mov	x19, x0
  40d9b4:	mov	x0, x27
  40d9b8:	bl	40f614 <__fxstatat@plt+0xc654>
  40d9bc:	add	x8, x19, x21, lsl #4
  40d9c0:	str	x0, [x8]
  40d9c4:	ldr	x9, [x28]
  40d9c8:	stur	x19, [x29, #-8]
  40d9cc:	mov	x19, x22
  40d9d0:	ldr	x22, [sp, #24]
  40d9d4:	str	x9, [x8, #8]
  40d9d8:	add	x21, x21, #0x1
  40d9dc:	b	40d8bc <__fxstatat@plt+0xa8fc>
  40d9e0:	mov	w25, #0x80                  	// #128
  40d9e4:	b	40d89c <__fxstatat@plt+0xa8dc>
  40d9e8:	mov	x19, xzr
  40d9ec:	b	40dae4 <__fxstatat@plt+0xab24>
  40d9f0:	mov	x20, xzr
  40d9f4:	mov	x21, xzr
  40d9f8:	stur	xzr, [x29, #-8]
  40d9fc:	mov	x25, xzr
  40da00:	mov	x19, xzr
  40da04:	ldr	w22, [x23]
  40da08:	cbz	w22, 40da28 <__fxstatat@plt+0xaa68>
  40da0c:	ldur	x0, [x29, #-8]
  40da10:	bl	402cf0 <free@plt>
  40da14:	mov	x0, x19
  40da18:	bl	402cf0 <free@plt>
  40da1c:	mov	x19, xzr
  40da20:	str	w22, [x23]
  40da24:	b	40dae4 <__fxstatat@plt+0xab24>
  40da28:	ldr	x8, [sp, #16]
  40da2c:	sub	x8, x8, #0x1
  40da30:	cmp	x8, #0x1
  40da34:	b.hi	40daa8 <__fxstatat@plt+0xaae8>  // b.pmore
  40da38:	cbz	x21, 40dac4 <__fxstatat@plt+0xab04>
  40da3c:	ldr	w9, [sp, #12]
  40da40:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40da44:	add	x8, x8, #0xd30
  40da48:	ldur	x24, [x29, #-8]
  40da4c:	ldr	x3, [x8, w9, uxtw #3]
  40da50:	mov	w2, #0x10                  	// #16
  40da54:	mov	x1, x21
  40da58:	mov	x0, x24
  40da5c:	bl	402910 <qsort@plt>
  40da60:	add	x0, x20, #0x1
  40da64:	bl	40f358 <__fxstatat@plt+0xc398>
  40da68:	mov	x19, x0
  40da6c:	mov	x20, xzr
  40da70:	mov	x23, x24
  40da74:	ldr	x1, [x23]
  40da78:	add	x22, x19, x20
  40da7c:	mov	x0, x22
  40da80:	bl	402980 <stpcpy@plt>
  40da84:	ldr	x8, [x23], #16
  40da88:	sub	x9, x20, x22
  40da8c:	add	x9, x9, x0
  40da90:	add	x20, x9, #0x1
  40da94:	mov	x0, x8
  40da98:	bl	402cf0 <free@plt>
  40da9c:	subs	x21, x21, #0x1
  40daa0:	b.ne	40da74 <__fxstatat@plt+0xaab4>  // b.any
  40daa4:	b	40dad8 <__fxstatat@plt+0xab18>
  40daa8:	cmp	x25, x20
  40daac:	b.ne	40dae0 <__fxstatat@plt+0xab20>  // b.any
  40dab0:	add	x1, x20, #0x1
  40dab4:	mov	x0, x19
  40dab8:	bl	40f3d8 <__fxstatat@plt+0xc418>
  40dabc:	mov	x19, x0
  40dac0:	b	40dae0 <__fxstatat@plt+0xab20>
  40dac4:	add	x0, x20, #0x1
  40dac8:	bl	40f358 <__fxstatat@plt+0xc398>
  40dacc:	ldur	x24, [x29, #-8]
  40dad0:	mov	x19, x0
  40dad4:	mov	x20, xzr
  40dad8:	mov	x0, x24
  40dadc:	bl	402cf0 <free@plt>
  40dae0:	strb	wzr, [x19, x20]
  40dae4:	mov	x0, x19
  40dae8:	ldp	x20, x19, [sp, #128]
  40daec:	ldp	x22, x21, [sp, #112]
  40daf0:	ldp	x24, x23, [sp, #96]
  40daf4:	ldp	x26, x25, [sp, #80]
  40daf8:	ldp	x28, x27, [sp, #64]
  40dafc:	ldp	x29, x30, [sp, #48]
  40db00:	add	sp, sp, #0x90
  40db04:	ret
  40db08:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40db0c:	stp	x29, x30, [sp, #-48]!
  40db10:	str	x21, [sp, #16]
  40db14:	stp	x20, x19, [sp, #32]
  40db18:	mov	x29, sp
  40db1c:	mov	w19, w1
  40db20:	bl	40ffd0 <__fxstatat@plt+0xd010>
  40db24:	cbz	x0, 40db64 <__fxstatat@plt+0xaba4>
  40db28:	mov	w1, w19
  40db2c:	mov	x20, x0
  40db30:	bl	40d824 <__fxstatat@plt+0xa864>
  40db34:	mov	x19, x0
  40db38:	mov	x0, x20
  40db3c:	bl	402b70 <closedir@plt>
  40db40:	cbz	w0, 40db68 <__fxstatat@plt+0xaba8>
  40db44:	bl	402f10 <__errno_location@plt>
  40db48:	ldr	w21, [x0]
  40db4c:	mov	x20, x0
  40db50:	mov	x0, x19
  40db54:	bl	402cf0 <free@plt>
  40db58:	mov	x19, xzr
  40db5c:	str	w21, [x20]
  40db60:	b	40db68 <__fxstatat@plt+0xaba8>
  40db64:	mov	x19, xzr
  40db68:	mov	x0, x19
  40db6c:	ldp	x20, x19, [sp, #32]
  40db70:	ldr	x21, [sp, #16]
  40db74:	ldp	x29, x30, [sp], #48
  40db78:	ret
  40db7c:	ldr	x0, [x0]
  40db80:	ldr	x1, [x1]
  40db84:	b	402c80 <strcmp@plt>
  40db88:	ldr	x8, [x0, #8]
  40db8c:	ldr	x9, [x1, #8]
  40db90:	cmp	x8, x9
  40db94:	cset	w8, hi  // hi = pmore
  40db98:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40db9c:	ret
  40dba0:	sub	sp, sp, #0x70
  40dba4:	stp	x29, x30, [sp, #16]
  40dba8:	stp	x28, x27, [sp, #32]
  40dbac:	stp	x26, x25, [sp, #48]
  40dbb0:	stp	x24, x23, [sp, #64]
  40dbb4:	stp	x22, x21, [sp, #80]
  40dbb8:	stp	x20, x19, [sp, #96]
  40dbbc:	add	x29, sp, #0x10
  40dbc0:	mov	x20, x4
  40dbc4:	mov	x21, x3
  40dbc8:	mov	x22, x2
  40dbcc:	mov	w24, w1
  40dbd0:	mov	x23, x0
  40dbd4:	bl	402f10 <__errno_location@plt>
  40dbd8:	ldr	w27, [x0]
  40dbdc:	mov	x19, x0
  40dbe0:	mov	x0, x23
  40dbe4:	bl	402820 <strlen@plt>
  40dbe8:	sxtw	x26, w24
  40dbec:	add	x8, x26, x20
  40dbf0:	subs	x8, x0, x8
  40dbf4:	b.cc	40dc14 <__fxstatat@plt+0xac54>  // b.lo, b.ul, b.last
  40dbf8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40dbfc:	mov	x25, x0
  40dc00:	add	x0, x23, x8
  40dc04:	add	x1, x1, #0xa1c
  40dc08:	bl	402d60 <strspn@plt>
  40dc0c:	cmp	x0, x20
  40dc10:	b.cs	40dc44 <__fxstatat@plt+0xac84>  // b.hs, b.nlast
  40dc14:	mov	w25, #0xffffffff            	// #-1
  40dc18:	mov	w20, #0x16                  	// #22
  40dc1c:	str	w20, [x19]
  40dc20:	mov	w0, w25
  40dc24:	ldp	x20, x19, [sp, #96]
  40dc28:	ldp	x22, x21, [sp, #80]
  40dc2c:	ldp	x24, x23, [sp, #64]
  40dc30:	ldp	x26, x25, [sp, #48]
  40dc34:	ldp	x28, x27, [sp, #32]
  40dc38:	ldp	x29, x30, [sp, #16]
  40dc3c:	add	sp, sp, #0x70
  40dc40:	ret
  40dc44:	mov	x0, xzr
  40dc48:	mov	x1, x20
  40dc4c:	bl	41023c <__fxstatat@plt+0xd27c>
  40dc50:	cbz	x0, 40dce0 <__fxstatat@plt+0xad20>
  40dc54:	neg	x8, x20
  40dc58:	str	x8, [sp, #8]
  40dc5c:	sub	x8, x25, x26
  40dc60:	adrp	x26, 413000 <__fxstatat@plt+0x10040>
  40dc64:	mov	x24, x0
  40dc68:	str	w27, [sp, #4]
  40dc6c:	mov	w27, wzr
  40dc70:	add	x28, x23, x8
  40dc74:	add	x26, x26, #0xd48
  40dc78:	cbz	x20, 40dc9c <__fxstatat@plt+0xacdc>
  40dc7c:	ldr	x25, [sp, #8]
  40dc80:	mov	w1, #0x3d                  	// #61
  40dc84:	mov	x0, x24
  40dc88:	bl	410278 <__fxstatat@plt+0xd2b8>
  40dc8c:	ldrb	w8, [x26, x0]
  40dc90:	strb	w8, [x28, x25]
  40dc94:	adds	x25, x25, #0x1
  40dc98:	b.cc	40dc80 <__fxstatat@plt+0xacc0>  // b.lo, b.ul, b.last
  40dc9c:	mov	x0, x23
  40dca0:	mov	x1, x22
  40dca4:	blr	x21
  40dca8:	tbz	w0, #31, 40dce8 <__fxstatat@plt+0xad28>
  40dcac:	ldr	w8, [x19]
  40dcb0:	cmp	w8, #0x11
  40dcb4:	b.ne	40dcf8 <__fxstatat@plt+0xad38>  // b.any
  40dcb8:	mov	w8, #0xa2f8                	// #41720
  40dcbc:	add	w27, w27, #0x1
  40dcc0:	movk	w8, #0x3, lsl #16
  40dcc4:	cmp	w27, w8
  40dcc8:	b.ne	40dc78 <__fxstatat@plt+0xacb8>  // b.any
  40dccc:	mov	x0, x24
  40dcd0:	bl	41038c <__fxstatat@plt+0xd3cc>
  40dcd4:	mov	w25, #0xffffffff            	// #-1
  40dcd8:	mov	w20, #0x11                  	// #17
  40dcdc:	b	40dc1c <__fxstatat@plt+0xac5c>
  40dce0:	mov	w25, #0xffffffff            	// #-1
  40dce4:	b	40dc20 <__fxstatat@plt+0xac60>
  40dce8:	ldr	w20, [sp, #4]
  40dcec:	mov	w25, w0
  40dcf0:	str	w20, [x19]
  40dcf4:	b	40dd00 <__fxstatat@plt+0xad40>
  40dcf8:	mov	w25, #0xffffffff            	// #-1
  40dcfc:	mov	w20, w8
  40dd00:	mov	x0, x24
  40dd04:	bl	41038c <__fxstatat@plt+0xd3cc>
  40dd08:	b	40dc1c <__fxstatat@plt+0xac5c>
  40dd0c:	sub	sp, sp, #0x20
  40dd10:	stp	x29, x30, [sp, #16]
  40dd14:	add	x29, sp, #0x10
  40dd18:	cmp	w3, #0x3
  40dd1c:	stur	w2, [x29, #-4]
  40dd20:	b.cs	40dd44 <__fxstatat@plt+0xad84>  // b.hs, b.nlast
  40dd24:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40dd28:	add	x8, x8, #0xdf0
  40dd2c:	ldr	x3, [x8, w3, sxtw #3]
  40dd30:	sub	x2, x29, #0x4
  40dd34:	bl	40dba0 <__fxstatat@plt+0xabe0>
  40dd38:	ldp	x29, x30, [sp, #16]
  40dd3c:	add	sp, sp, #0x20
  40dd40:	ret
  40dd44:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  40dd48:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40dd4c:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  40dd50:	add	x0, x0, #0xd87
  40dd54:	add	x1, x1, #0xdaa
  40dd58:	add	x3, x3, #0xdb9
  40dd5c:	mov	w2, #0x147                 	// #327
  40dd60:	bl	402f00 <__assert_fail@plt>
  40dd64:	ldr	w8, [x1]
  40dd68:	mov	w9, #0xc2                  	// #194
  40dd6c:	mov	w2, #0x180                 	// #384
  40dd70:	and	w8, w8, #0xfffffffc
  40dd74:	orr	w1, w8, w9
  40dd78:	b	402a20 <open@plt>
  40dd7c:	mov	w1, #0x1c0                 	// #448
  40dd80:	b	402f70 <mkdir@plt>
  40dd84:	sub	sp, sp, #0xa0
  40dd88:	mov	x1, x0
  40dd8c:	mov	x2, sp
  40dd90:	mov	w0, wzr
  40dd94:	stp	x29, x30, [sp, #128]
  40dd98:	str	x19, [sp, #144]
  40dd9c:	add	x29, sp, #0x80
  40dda0:	bl	402e20 <__lxstat@plt>
  40dda4:	mov	w19, w0
  40dda8:	bl	402f10 <__errno_location@plt>
  40ddac:	cbz	w19, 40ddbc <__fxstatat@plt+0xadfc>
  40ddb0:	ldr	w8, [x0]
  40ddb4:	cmp	w8, #0x4b
  40ddb8:	b.ne	40ddc4 <__fxstatat@plt+0xae04>  // b.any
  40ddbc:	mov	w8, #0x11                  	// #17
  40ddc0:	str	w8, [x0]
  40ddc4:	ldr	w8, [x0]
  40ddc8:	ldr	x19, [sp, #144]
  40ddcc:	ldp	x29, x30, [sp, #128]
  40ddd0:	cmp	w8, #0x2
  40ddd4:	csetm	w0, ne  // ne = any
  40ddd8:	add	sp, sp, #0xa0
  40dddc:	ret
  40dde0:	sub	sp, sp, #0x20
  40dde4:	stp	x29, x30, [sp, #16]
  40dde8:	add	x29, sp, #0x10
  40ddec:	cmp	w3, #0x3
  40ddf0:	stur	w2, [x29, #-4]
  40ddf4:	b.cs	40de1c <__fxstatat@plt+0xae5c>  // b.hs, b.nlast
  40ddf8:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40ddfc:	add	x8, x8, #0xdf0
  40de00:	ldr	x3, [x8, w3, sxtw #3]
  40de04:	sub	x2, x29, #0x4
  40de08:	mov	w4, #0x6                   	// #6
  40de0c:	bl	40dba0 <__fxstatat@plt+0xabe0>
  40de10:	ldp	x29, x30, [sp, #16]
  40de14:	add	sp, sp, #0x20
  40de18:	ret
  40de1c:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  40de20:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40de24:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  40de28:	add	x0, x0, #0xd87
  40de2c:	add	x1, x1, #0xdaa
  40de30:	add	x3, x3, #0xdb9
  40de34:	mov	w2, #0x147                 	// #327
  40de38:	bl	402f00 <__assert_fail@plt>
  40de3c:	mov	w4, #0x6                   	// #6
  40de40:	b	40dba0 <__fxstatat@plt+0xabe0>
  40de44:	stp	x29, x30, [sp, #-48]!
  40de48:	stp	x20, x19, [sp, #32]
  40de4c:	mov	w19, w0
  40de50:	cmp	w0, #0x2
  40de54:	stp	x22, x21, [sp, #16]
  40de58:	mov	x29, sp
  40de5c:	b.hi	40de8c <__fxstatat@plt+0xaecc>  // b.pmore
  40de60:	mov	w0, w19
  40de64:	bl	410c80 <__fxstatat@plt+0xdcc0>
  40de68:	mov	w20, w0
  40de6c:	bl	402f10 <__errno_location@plt>
  40de70:	ldr	w22, [x0]
  40de74:	mov	x21, x0
  40de78:	mov	w0, w19
  40de7c:	bl	402b80 <close@plt>
  40de80:	str	w22, [x21]
  40de84:	mov	w0, w20
  40de88:	b	40de90 <__fxstatat@plt+0xaed0>
  40de8c:	mov	w0, w19
  40de90:	ldp	x20, x19, [sp, #32]
  40de94:	ldp	x22, x21, [sp, #16]
  40de98:	ldp	x29, x30, [sp], #48
  40de9c:	ret
  40dea0:	mov	x8, x0
  40dea4:	mov	w4, w3
  40dea8:	mov	x3, x2
  40deac:	mov	w0, #0xffffff9c            	// #-100
  40deb0:	mov	x2, x1
  40deb4:	mov	x1, x8
  40deb8:	b	40debc <__fxstatat@plt+0xaefc>
  40debc:	sub	sp, sp, #0x120
  40dec0:	stp	x29, x30, [sp, #192]
  40dec4:	stp	x28, x27, [sp, #208]
  40dec8:	stp	x26, x25, [sp, #224]
  40decc:	stp	x24, x23, [sp, #240]
  40ded0:	stp	x22, x21, [sp, #256]
  40ded4:	stp	x20, x19, [sp, #272]
  40ded8:	ldr	x25, [x3, #88]
  40dedc:	ldp	x26, x23, [x2, #88]
  40dee0:	ldr	w24, [x3, #96]
  40dee4:	add	x29, sp, #0xc0
  40dee8:	tbnz	w4, #0, 40df08 <__fxstatat@plt+0xaf48>
  40deec:	cmp	x26, x25
  40def0:	b.lt	40e0b4 <__fxstatat@plt+0xb0f4>  // b.tstop
  40def4:	b.gt	40e1d0 <__fxstatat@plt+0xb210>
  40def8:	cmp	w24, w23
  40defc:	cset	w8, lt  // lt = tstop
  40df00:	csinv	w0, w8, wzr, le
  40df04:	b	40e1d4 <__fxstatat@plt+0xb214>
  40df08:	mov	x22, x2
  40df0c:	mov	x19, x1
  40df10:	mov	w20, w0
  40df14:	cmp	x26, x25
  40df18:	b.ne	40df2c <__fxstatat@plt+0xaf6c>  // b.any
  40df1c:	cmp	w23, w24
  40df20:	b.ne	40df2c <__fxstatat@plt+0xaf6c>  // b.any
  40df24:	mov	w0, wzr
  40df28:	b	40e1d4 <__fxstatat@plt+0xb214>
  40df2c:	sub	x8, x25, #0x2
  40df30:	cmp	x26, x8
  40df34:	b.le	40e0b4 <__fxstatat@plt+0xb0f4>
  40df38:	sub	x8, x26, #0x2
  40df3c:	cmp	x25, x8
  40df40:	b.le	40e1d0 <__fxstatat@plt+0xb210>
  40df44:	adrp	x28, 425000 <__fxstatat@plt+0x22040>
  40df48:	ldr	x21, [x28, #2712]
  40df4c:	cbnz	x21, 40df80 <__fxstatat@plt+0xafc0>
  40df50:	adrp	x2, 40e000 <__fxstatat@plt+0xb040>
  40df54:	adrp	x3, 40e000 <__fxstatat@plt+0xb040>
  40df58:	adrp	x4, 402000 <mbrtowc@plt-0x7f0>
  40df5c:	add	x2, x2, #0x35c
  40df60:	add	x3, x3, #0x36c
  40df64:	add	x4, x4, #0xcf0
  40df68:	mov	w0, #0x10                  	// #16
  40df6c:	mov	x1, xzr
  40df70:	bl	40acb8 <__fxstatat@plt+0x7cf8>
  40df74:	mov	x21, x0
  40df78:	str	x0, [x28, #2712]
  40df7c:	cbz	x0, 40e000 <__fxstatat@plt+0xb040>
  40df80:	adrp	x27, 425000 <__fxstatat@plt+0x22040>
  40df84:	ldr	x1, [x27, #2720]
  40df88:	cbnz	x1, 40dfb0 <__fxstatat@plt+0xaff0>
  40df8c:	mov	w0, #0x10                  	// #16
  40df90:	bl	4029f0 <malloc@plt>
  40df94:	str	x0, [x27, #2720]
  40df98:	cbz	x0, 40dfe4 <__fxstatat@plt+0xb024>
  40df9c:	mov	w8, #0x9400                	// #37888
  40dfa0:	mov	x1, x0
  40dfa4:	movk	w8, #0x7735, lsl #16
  40dfa8:	str	w8, [x0, #8]
  40dfac:	strb	wzr, [x0, #12]
  40dfb0:	ldr	x8, [x22]
  40dfb4:	mov	x0, x21
  40dfb8:	str	x8, [x1]
  40dfbc:	bl	40b6d0 <__fxstatat@plt+0x8710>
  40dfc0:	cbz	x0, 40dfdc <__fxstatat@plt+0xb01c>
  40dfc4:	ldr	x8, [x27, #2720]
  40dfc8:	mov	x21, x0
  40dfcc:	cmp	x8, x0
  40dfd0:	b.ne	40e014 <__fxstatat@plt+0xb054>  // b.any
  40dfd4:	str	xzr, [x27, #2720]
  40dfd8:	b	40e014 <__fxstatat@plt+0xb054>
  40dfdc:	ldr	x21, [x28, #2712]
  40dfe0:	cbz	x21, 40e000 <__fxstatat@plt+0xb040>
  40dfe4:	ldr	x8, [x22]
  40dfe8:	sub	x1, x29, #0x18
  40dfec:	mov	x0, x21
  40dff0:	stur	x8, [x29, #-24]
  40dff4:	bl	40a9e0 <__fxstatat@plt+0x7a20>
  40dff8:	mov	x21, x0
  40dffc:	cbnz	x0, 40e014 <__fxstatat@plt+0xb054>
  40e000:	mov	w8, #0x9400                	// #37888
  40e004:	movk	w8, #0x7735, lsl #16
  40e008:	sub	x21, x29, #0x18
  40e00c:	stur	w8, [x29, #-16]
  40e010:	sturb	wzr, [x29, #-12]
  40e014:	ldrb	w9, [x21, #12]
  40e018:	ldr	w8, [x21, #8]
  40e01c:	cbnz	w9, 40e090 <__fxstatat@plt+0xb0d0>
  40e020:	ldr	x9, [x22, #80]
  40e024:	mov	w10, #0x6667                	// #26215
  40e028:	ldrsw	x11, [x22, #112]
  40e02c:	movk	w10, #0x6666, lsl #16
  40e030:	smull	x13, w23, w10
  40e034:	lsr	x14, x13, #63
  40e038:	asr	x13, x13, #34
  40e03c:	add	w13, w13, w14
  40e040:	smull	x14, w9, w10
  40e044:	mul	x10, x11, x10
  40e048:	lsr	x15, x14, #63
  40e04c:	asr	x14, x14, #34
  40e050:	add	w14, w14, w15
  40e054:	lsr	x15, x10, #63
  40e058:	asr	x10, x10, #34
  40e05c:	mov	w12, #0xa                   	// #10
  40e060:	add	w10, w10, w15
  40e064:	msub	w14, w14, w12, w9
  40e068:	msub	w10, w10, w12, w11
  40e06c:	msub	w12, w13, w12, w23
  40e070:	orr	w12, w14, w12
  40e074:	orr	w10, w12, w10
  40e078:	cbz	w10, 40e0bc <__fxstatat@plt+0xb0fc>
  40e07c:	mov	w8, #0x1                   	// #1
  40e080:	str	w8, [x21, #8]
  40e084:	mov	w9, #0x1                   	// #1
  40e088:	str	w8, [x21, #8]
  40e08c:	strb	w9, [x21, #12]
  40e090:	mov	w9, #0x9400                	// #37888
  40e094:	movk	w9, #0x7735, lsl #16
  40e098:	cmp	w8, w9
  40e09c:	sdiv	w9, w24, w8
  40e0a0:	cset	w10, eq  // eq = none
  40e0a4:	bic	x25, x25, x10
  40e0a8:	mul	w24, w9, w8
  40e0ac:	cmp	x26, x25
  40e0b0:	b.ge	40def4 <__fxstatat@plt+0xaf34>  // b.tcont
  40e0b4:	mov	w0, #0xffffffff            	// #-1
  40e0b8:	b	40e1d4 <__fxstatat@plt+0xb214>
  40e0bc:	ldr	x10, [x22, #72]
  40e0c0:	cmp	w8, #0xb
  40e0c4:	mov	w12, #0xa                   	// #10
  40e0c8:	b.lt	40e1a0 <__fxstatat@plt+0xb1e0>  // b.tstop
  40e0cc:	ldr	x15, [x22, #104]
  40e0d0:	orr	x18, x10, x26
  40e0d4:	mov	w13, #0xca00                	// #51712
  40e0d8:	mov	w14, #0x6667                	// #26215
  40e0dc:	movk	w13, #0x3b9a, lsl #16
  40e0e0:	movk	w14, #0x6666, lsl #16
  40e0e4:	mov	w16, w9
  40e0e8:	mov	w17, w23
  40e0ec:	orr	x15, x18, x15
  40e0f0:	mov	w28, #0xa                   	// #10
  40e0f4:	smull	x16, w16, w14
  40e0f8:	smull	x17, w17, w14
  40e0fc:	smull	x11, w11, w14
  40e100:	lsr	x1, x16, #63
  40e104:	asr	x16, x16, #34
  40e108:	lsr	x18, x17, #63
  40e10c:	asr	x17, x17, #34
  40e110:	lsr	x0, x11, #63
  40e114:	asr	x11, x11, #34
  40e118:	add	w16, w16, w1
  40e11c:	add	w17, w17, w18
  40e120:	add	w11, w11, w0
  40e124:	smull	x18, w16, w14
  40e128:	smull	x0, w11, w14
  40e12c:	lsr	x2, x18, #63
  40e130:	asr	x18, x18, #34
  40e134:	smull	x1, w17, w14
  40e138:	add	w18, w18, w2
  40e13c:	lsr	x2, x0, #63
  40e140:	asr	x0, x0, #34
  40e144:	add	w0, w0, w2
  40e148:	lsr	x2, x1, #63
  40e14c:	asr	x1, x1, #34
  40e150:	add	w1, w1, w2
  40e154:	msub	w18, w18, w12, w16
  40e158:	msub	w0, w0, w12, w11
  40e15c:	orr	w18, w0, w18
  40e160:	msub	w0, w1, w12, w17
  40e164:	orr	w18, w18, w0
  40e168:	cbnz	w18, 40e184 <__fxstatat@plt+0xb1c4>
  40e16c:	cmp	w28, w13
  40e170:	b.eq	40e194 <__fxstatat@plt+0xb1d4>  // b.none
  40e174:	add	w18, w28, w28, lsl #2
  40e178:	lsl	w28, w18, #1
  40e17c:	cmp	w28, w8
  40e180:	b.lt	40e0f4 <__fxstatat@plt+0xb134>  // b.tstop
  40e184:	str	w28, [x21, #8]
  40e188:	cbnz	w28, 40e1a8 <__fxstatat@plt+0xb1e8>
  40e18c:	mov	w8, wzr
  40e190:	b	40e084 <__fxstatat@plt+0xb0c4>
  40e194:	mvn	w8, w15
  40e198:	and	w8, w8, #0x1
  40e19c:	lsl	w12, w13, w8
  40e1a0:	mov	w28, w12
  40e1a4:	str	w12, [x21, #8]
  40e1a8:	mov	w8, #0x9400                	// #37888
  40e1ac:	movk	w8, #0x7735, lsl #16
  40e1b0:	cmp	w28, w8
  40e1b4:	cset	w8, eq  // eq = none
  40e1b8:	cmp	x25, x26
  40e1bc:	b.lt	40e1d0 <__fxstatat@plt+0xb210>  // b.tstop
  40e1c0:	cmp	w24, w23
  40e1c4:	b.gt	40e1f4 <__fxstatat@plt+0xb234>
  40e1c8:	cmp	x26, x25
  40e1cc:	b.ne	40e1f4 <__fxstatat@plt+0xb234>  // b.any
  40e1d0:	mov	w0, #0x1                   	// #1
  40e1d4:	ldp	x20, x19, [sp, #272]
  40e1d8:	ldp	x22, x21, [sp, #256]
  40e1dc:	ldp	x24, x23, [sp, #240]
  40e1e0:	ldp	x26, x25, [sp, #224]
  40e1e4:	ldp	x28, x27, [sp, #208]
  40e1e8:	ldp	x29, x30, [sp, #192]
  40e1ec:	add	sp, sp, #0x120
  40e1f0:	ret
  40e1f4:	bic	x11, x25, x8
  40e1f8:	cmp	x26, x11
  40e1fc:	b.lt	40e0b4 <__fxstatat@plt+0xb0f4>  // b.tstop
  40e200:	b.ne	40e214 <__fxstatat@plt+0xb254>  // b.any
  40e204:	sdiv	w11, w24, w28
  40e208:	mul	w11, w11, w28
  40e20c:	cmp	w11, w23
  40e210:	b.gt	40e0b4 <__fxstatat@plt+0xb0f4>
  40e214:	mov	w11, #0x8e39                	// #36409
  40e218:	sxtw	x9, w9
  40e21c:	movk	w11, #0x38e3, lsl #16
  40e220:	stp	x10, x9, [x29, #-56]
  40e224:	umull	x9, w28, w11
  40e228:	lsr	x9, x9, #33
  40e22c:	add	w9, w9, w23
  40e230:	orr	x8, x26, x8
  40e234:	sxtw	x9, w9
  40e238:	sub	x2, x29, #0x38
  40e23c:	mov	w3, #0x100                 	// #256
  40e240:	mov	w0, w20
  40e244:	mov	x1, x19
  40e248:	stp	x8, x9, [x29, #-40]
  40e24c:	bl	402d80 <utimensat@plt>
  40e250:	cbnz	w0, 40e2a8 <__fxstatat@plt+0xb2e8>
  40e254:	add	x3, sp, #0x8
  40e258:	mov	w4, #0x100                 	// #256
  40e25c:	mov	w1, w20
  40e260:	mov	x2, x19
  40e264:	bl	402fc0 <__fxstatat@plt>
  40e268:	ldp	x9, x11, [sp, #96]
  40e26c:	mov	w22, w0
  40e270:	sxtw	x10, w22
  40e274:	sxtw	x8, w23
  40e278:	eor	x9, x9, x26
  40e27c:	orr	x9, x9, x10
  40e280:	eor	x10, x11, x8
  40e284:	orr	x9, x9, x10
  40e288:	cbz	x9, 40e2a4 <__fxstatat@plt+0xb2e4>
  40e28c:	sub	x2, x29, #0x38
  40e290:	mov	w3, #0x100                 	// #256
  40e294:	mov	w0, w20
  40e298:	mov	x1, x19
  40e29c:	stp	x26, x8, [x29, #-40]
  40e2a0:	bl	402d80 <utimensat@plt>
  40e2a4:	cbz	w22, 40e2b0 <__fxstatat@plt+0xb2f0>
  40e2a8:	mov	w0, #0xfffffffe            	// #-2
  40e2ac:	b	40e1d4 <__fxstatat@plt+0xb214>
  40e2b0:	ldr	w8, [sp, #96]
  40e2b4:	ldr	w10, [sp, #104]
  40e2b8:	mov	w11, #0xca00                	// #51712
  40e2bc:	movk	w11, #0x3b9a, lsl #16
  40e2c0:	and	w8, w8, #0x1
  40e2c4:	mov	w9, #0xcccd                	// #52429
  40e2c8:	madd	w11, w8, w11, w10
  40e2cc:	mov	w10, #0x9998                	// #39320
  40e2d0:	movk	w9, #0xcccc, lsl #16
  40e2d4:	movk	w10, #0x1999, lsl #16
  40e2d8:	madd	w8, w11, w9, w10
  40e2dc:	ror	w8, w8, #1
  40e2e0:	cmp	w8, w10
  40e2e4:	b.ls	40e2f0 <__fxstatat@plt+0xb330>  // b.plast
  40e2e8:	mov	w8, #0x1                   	// #1
  40e2ec:	b	40e084 <__fxstatat@plt+0xb0c4>
  40e2f0:	mov	w12, #0xca00                	// #51712
  40e2f4:	mov	w13, #0x6667                	// #26215
  40e2f8:	mov	w14, #0x9999                	// #39321
  40e2fc:	mov	w8, #0x1                   	// #1
  40e300:	movk	w12, #0x3b9a, lsl #16
  40e304:	movk	w13, #0x6666, lsl #16
  40e308:	movk	w14, #0x1999, lsl #16
  40e30c:	cmp	w8, w12
  40e310:	b.eq	40e348 <__fxstatat@plt+0xb388>  // b.none
  40e314:	add	w8, w8, w8, lsl #2
  40e318:	lsl	w8, w8, #1
  40e31c:	cmp	w8, w28
  40e320:	b.eq	40e354 <__fxstatat@plt+0xb394>  // b.none
  40e324:	smull	x11, w11, w13
  40e328:	lsr	x15, x11, #63
  40e32c:	asr	x11, x11, #34
  40e330:	add	w11, w11, w15
  40e334:	madd	w15, w11, w9, w10
  40e338:	ror	w15, w15, #1
  40e33c:	cmp	w15, w14
  40e340:	b.cc	40e30c <__fxstatat@plt+0xb34c>  // b.lo, b.ul, b.last
  40e344:	b	40e084 <__fxstatat@plt+0xb0c4>
  40e348:	mov	w8, #0x9400                	// #37888
  40e34c:	movk	w8, #0x7735, lsl #16
  40e350:	b	40e084 <__fxstatat@plt+0xb0c4>
  40e354:	mov	w8, w28
  40e358:	b	40e084 <__fxstatat@plt+0xb0c4>
  40e35c:	ldr	x8, [x0]
  40e360:	udiv	x9, x8, x1
  40e364:	msub	x0, x9, x1, x8
  40e368:	ret
  40e36c:	ldr	x8, [x0]
  40e370:	ldr	x9, [x1]
  40e374:	cmp	x8, x9
  40e378:	cset	w0, eq  // eq = none
  40e37c:	ret
  40e380:	mov	w3, #0x100                 	// #256
  40e384:	b	402d80 <utimensat@plt>
  40e388:	sub	sp, sp, #0x140
  40e38c:	stp	x29, x30, [sp, #224]
  40e390:	add	x29, sp, #0xe0
  40e394:	cmp	x2, #0x0
  40e398:	sub	x8, x29, #0x20
  40e39c:	stp	x22, x21, [sp, #288]
  40e3a0:	stp	x20, x19, [sp, #304]
  40e3a4:	mov	x22, x2
  40e3a8:	mov	x20, x1
  40e3ac:	mov	w19, w0
  40e3b0:	csel	x21, xzr, x8, eq  // eq = none
  40e3b4:	str	x28, [sp, #240]
  40e3b8:	stp	x26, x25, [sp, #256]
  40e3bc:	stp	x24, x23, [sp, #272]
  40e3c0:	cbz	x2, 40e420 <__fxstatat@plt+0xb460>
  40e3c4:	ldr	q0, [x22]
  40e3c8:	mov	w9, #0xca00                	// #51712
  40e3cc:	movk	w9, #0x3b9a, lsl #16
  40e3d0:	stur	q0, [x29, #-32]
  40e3d4:	ldr	q0, [x22, #16]
  40e3d8:	stur	q0, [x29, #-16]
  40e3dc:	ldr	x10, [x21, #8]
  40e3e0:	cmp	x10, x9
  40e3e4:	and	x11, x10, #0xfffffffffffffffe
  40e3e8:	b.cc	40e3f8 <__fxstatat@plt+0xb438>  // b.lo, b.ul, b.last
  40e3ec:	mov	w8, #0x3ffffffe            	// #1073741822
  40e3f0:	cmp	x11, x8
  40e3f4:	b.ne	40e414 <__fxstatat@plt+0xb454>  // b.any
  40e3f8:	ldr	x8, [x21, #24]
  40e3fc:	cmp	x8, x9
  40e400:	and	x9, x8, #0xfffffffffffffffe
  40e404:	b.cc	40e42c <__fxstatat@plt+0xb46c>  // b.lo, b.ul, b.last
  40e408:	mov	w12, #0x3ffffffe            	// #1073741822
  40e40c:	cmp	x9, x12
  40e410:	b.eq	40e42c <__fxstatat@plt+0xb46c>  // b.none
  40e414:	bl	402f10 <__errno_location@plt>
  40e418:	mov	w8, #0x16                  	// #22
  40e41c:	b	40e490 <__fxstatat@plt+0xb4d0>
  40e420:	mov	w26, wzr
  40e424:	tbnz	w19, #31, 40e484 <__fxstatat@plt+0xb4c4>
  40e428:	b	40e4bc <__fxstatat@plt+0xb4fc>
  40e42c:	mov	w12, #0x3ffffffe            	// #1073741822
  40e430:	cmp	x11, x12
  40e434:	b.ne	40e450 <__fxstatat@plt+0xb490>  // b.any
  40e438:	mov	w11, #0x3ffffffe            	// #1073741822
  40e43c:	cmp	x10, x11
  40e440:	cset	w10, eq  // eq = none
  40e444:	mov	w11, #0x1                   	// #1
  40e448:	str	xzr, [x21]
  40e44c:	b	40e458 <__fxstatat@plt+0xb498>
  40e450:	mov	w11, wzr
  40e454:	mov	w10, wzr
  40e458:	mov	w12, #0x3ffffffe            	// #1073741822
  40e45c:	cmp	x9, x12
  40e460:	b.ne	40e478 <__fxstatat@plt+0xb4b8>  // b.any
  40e464:	mov	w9, #0x3ffffffe            	// #1073741822
  40e468:	cmp	x8, x9
  40e46c:	cinc	w10, w10, eq  // eq = none
  40e470:	mov	w11, #0x1                   	// #1
  40e474:	str	xzr, [x21, #16]
  40e478:	cmp	w10, #0x1
  40e47c:	cinc	w26, w11, eq  // eq = none
  40e480:	tbz	w19, #31, 40e4bc <__fxstatat@plt+0xb4fc>
  40e484:	cbnz	x20, 40e4bc <__fxstatat@plt+0xb4fc>
  40e488:	bl	402f10 <__errno_location@plt>
  40e48c:	mov	w8, #0x9                   	// #9
  40e490:	str	w8, [x0]
  40e494:	mov	w23, #0xffffffff            	// #-1
  40e498:	mov	w0, w23
  40e49c:	ldp	x20, x19, [sp, #304]
  40e4a0:	ldp	x22, x21, [sp, #288]
  40e4a4:	ldp	x24, x23, [sp, #272]
  40e4a8:	ldp	x26, x25, [sp, #256]
  40e4ac:	ldr	x28, [sp, #240]
  40e4b0:	ldp	x29, x30, [sp, #224]
  40e4b4:	add	sp, sp, #0x140
  40e4b8:	ret
  40e4bc:	adrp	x25, 425000 <__fxstatat@plt+0x22040>
  40e4c0:	ldr	w8, [x25, #2728]
  40e4c4:	add	x24, sp, #0x40
  40e4c8:	tbnz	w8, #31, 40e584 <__fxstatat@plt+0xb5c4>
  40e4cc:	cmp	w26, #0x2
  40e4d0:	b.ne	40e534 <__fxstatat@plt+0xb574>  // b.any
  40e4d4:	add	x2, sp, #0x40
  40e4d8:	mov	w0, wzr
  40e4dc:	tbnz	w19, #31, 40e4f0 <__fxstatat@plt+0xb530>
  40e4e0:	mov	w1, w19
  40e4e4:	bl	402e60 <__fxstat@plt>
  40e4e8:	cbnz	w0, 40e494 <__fxstatat@plt+0xb4d4>
  40e4ec:	b	40e4fc <__fxstatat@plt+0xb53c>
  40e4f0:	mov	x1, x20
  40e4f4:	bl	402f30 <__xstat@plt>
  40e4f8:	cbnz	w0, 40e494 <__fxstatat@plt+0xb4d4>
  40e4fc:	ldr	x8, [x21, #8]
  40e500:	mov	w9, #0x3ffffffe            	// #1073741822
  40e504:	cmp	x8, x9
  40e508:	b.ne	40e518 <__fxstatat@plt+0xb558>  // b.any
  40e50c:	ldur	q0, [x24, #72]
  40e510:	str	q0, [x21]
  40e514:	b	40e530 <__fxstatat@plt+0xb570>
  40e518:	ldr	x8, [x21, #24]
  40e51c:	mov	w9, #0x3ffffffe            	// #1073741822
  40e520:	cmp	x8, x9
  40e524:	b.ne	40e530 <__fxstatat@plt+0xb570>  // b.any
  40e528:	ldur	q0, [x24, #88]
  40e52c:	str	q0, [x21, #16]
  40e530:	mov	w26, #0x3                   	// #3
  40e534:	tbz	w19, #31, 40e560 <__fxstatat@plt+0xb5a0>
  40e538:	mov	w0, #0xffffff9c            	// #-100
  40e53c:	mov	x1, x20
  40e540:	mov	x2, x21
  40e544:	mov	w3, wzr
  40e548:	bl	402d80 <utimensat@plt>
  40e54c:	cmp	w0, #0x1
  40e550:	b.lt	40e658 <__fxstatat@plt+0xb698>  // b.tstop
  40e554:	bl	402f10 <__errno_location@plt>
  40e558:	mov	w8, #0x26                  	// #38
  40e55c:	str	w8, [x0]
  40e560:	tbnz	w19, #31, 40e584 <__fxstatat@plt+0xb5c4>
  40e564:	mov	w0, w19
  40e568:	mov	x1, x21
  40e56c:	bl	402a50 <futimens@plt>
  40e570:	cmp	w0, #0x1
  40e574:	b.lt	40e600 <__fxstatat@plt+0xb640>  // b.tstop
  40e578:	bl	402f10 <__errno_location@plt>
  40e57c:	mov	w8, #0x26                  	// #38
  40e580:	str	w8, [x0]
  40e584:	mov	w8, #0xffffffff            	// #-1
  40e588:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40e58c:	str	w8, [x25, #2728]
  40e590:	str	w8, [x9, #2732]
  40e594:	cbz	w26, 40e5dc <__fxstatat@plt+0xb61c>
  40e598:	cmp	w26, #0x3
  40e59c:	b.ne	40e5e4 <__fxstatat@plt+0xb624>  // b.any
  40e5a0:	cbz	x22, 40e63c <__fxstatat@plt+0xb67c>
  40e5a4:	ldr	x8, [x21, #8]
  40e5a8:	mov	w9, #0x3fffffff            	// #1073741823
  40e5ac:	cmp	x8, x9
  40e5b0:	b.eq	40e62c <__fxstatat@plt+0xb66c>  // b.none
  40e5b4:	mov	w9, #0x3ffffffe            	// #1073741822
  40e5b8:	cmp	x8, x9
  40e5bc:	b.ne	40e684 <__fxstatat@plt+0xb6c4>  // b.any
  40e5c0:	ldr	x8, [x21, #24]
  40e5c4:	mov	w9, #0x3ffffffe            	// #1073741822
  40e5c8:	cmp	x8, x9
  40e5cc:	b.eq	40e7fc <__fxstatat@plt+0xb83c>  // b.none
  40e5d0:	ldur	q0, [x24, #72]
  40e5d4:	str	q0, [x21]
  40e5d8:	b	40e684 <__fxstatat@plt+0xb6c4>
  40e5dc:	cbnz	x22, 40e6b8 <__fxstatat@plt+0xb6f8>
  40e5e0:	b	40e63c <__fxstatat@plt+0xb67c>
  40e5e4:	add	x2, sp, #0x40
  40e5e8:	mov	w0, wzr
  40e5ec:	tbnz	w19, #31, 40e61c <__fxstatat@plt+0xb65c>
  40e5f0:	mov	w1, w19
  40e5f4:	bl	402e60 <__fxstat@plt>
  40e5f8:	cbnz	w0, 40e494 <__fxstatat@plt+0xb4d4>
  40e5fc:	b	40e5a0 <__fxstatat@plt+0xb5e0>
  40e600:	mov	w23, w0
  40e604:	cbz	w0, 40e670 <__fxstatat@plt+0xb6b0>
  40e608:	bl	402f10 <__errno_location@plt>
  40e60c:	ldr	w8, [x0]
  40e610:	cmp	w8, #0x26
  40e614:	b.eq	40e584 <__fxstatat@plt+0xb5c4>  // b.none
  40e618:	b	40e670 <__fxstatat@plt+0xb6b0>
  40e61c:	mov	x1, x20
  40e620:	bl	402f30 <__xstat@plt>
  40e624:	cbnz	w0, 40e494 <__fxstatat@plt+0xb4d4>
  40e628:	b	40e5a0 <__fxstatat@plt+0xb5e0>
  40e62c:	ldr	x8, [x21, #24]
  40e630:	mov	w9, #0x3fffffff            	// #1073741823
  40e634:	cmp	x8, x9
  40e638:	b.ne	40e67c <__fxstatat@plt+0xb6bc>  // b.any
  40e63c:	mov	x21, xzr
  40e640:	tbz	w19, #31, 40e708 <__fxstatat@plt+0xb748>
  40e644:	mov	w0, #0xffffff9c            	// #-100
  40e648:	mov	x1, x20
  40e64c:	mov	x2, x21
  40e650:	bl	402a00 <futimesat@plt>
  40e654:	b	40e72c <__fxstatat@plt+0xb76c>
  40e658:	mov	w23, w0
  40e65c:	cbz	w0, 40e670 <__fxstatat@plt+0xb6b0>
  40e660:	bl	402f10 <__errno_location@plt>
  40e664:	ldr	w8, [x0]
  40e668:	cmp	w8, #0x26
  40e66c:	b.eq	40e560 <__fxstatat@plt+0xb5a0>  // b.none
  40e670:	mov	w8, #0x1                   	// #1
  40e674:	str	w8, [x25, #2728]
  40e678:	b	40e498 <__fxstatat@plt+0xb4d8>
  40e67c:	mov	x0, x21
  40e680:	bl	410070 <__fxstatat@plt+0xd0b0>
  40e684:	ldr	x8, [x21, #24]
  40e688:	mov	w9, #0x3fffffff            	// #1073741823
  40e68c:	cmp	x8, x9
  40e690:	b.eq	40e6ac <__fxstatat@plt+0xb6ec>  // b.none
  40e694:	mov	w9, #0x3ffffffe            	// #1073741822
  40e698:	cmp	x8, x9
  40e69c:	b.ne	40e6b4 <__fxstatat@plt+0xb6f4>  // b.any
  40e6a0:	ldur	q0, [x24, #88]
  40e6a4:	str	q0, [x21, #16]
  40e6a8:	b	40e6b4 <__fxstatat@plt+0xb6f4>
  40e6ac:	add	x0, x21, #0x10
  40e6b0:	bl	410070 <__fxstatat@plt+0xd0b0>
  40e6b4:	sub	x21, x29, #0x20
  40e6b8:	ldr	x8, [x21]
  40e6bc:	mov	x9, #0xf7cf                	// #63439
  40e6c0:	movk	x9, #0xe353, lsl #16
  40e6c4:	movk	x9, #0x9ba5, lsl #32
  40e6c8:	str	x8, [sp, #32]
  40e6cc:	ldr	x8, [x21, #8]
  40e6d0:	movk	x9, #0x20c4, lsl #48
  40e6d4:	smulh	x8, x8, x9
  40e6d8:	asr	x10, x8, #7
  40e6dc:	add	x8, x10, x8, lsr #63
  40e6e0:	str	x8, [sp, #40]
  40e6e4:	ldr	x8, [x21, #16]
  40e6e8:	str	x8, [sp, #48]
  40e6ec:	ldr	x8, [x21, #24]
  40e6f0:	add	x21, sp, #0x20
  40e6f4:	smulh	x8, x8, x9
  40e6f8:	asr	x9, x8, #7
  40e6fc:	add	x8, x9, x8, lsr #63
  40e700:	str	x8, [sp, #56]
  40e704:	tbnz	w19, #31, 40e644 <__fxstatat@plt+0xb684>
  40e708:	mov	w0, w19
  40e70c:	mov	x1, xzr
  40e710:	mov	x2, x21
  40e714:	bl	402a00 <futimesat@plt>
  40e718:	cbz	w0, 40e734 <__fxstatat@plt+0xb774>
  40e71c:	cbz	x20, 40e494 <__fxstatat@plt+0xb4d4>
  40e720:	mov	x0, x20
  40e724:	mov	x1, x21
  40e728:	bl	402e50 <utimes@plt>
  40e72c:	mov	w23, w0
  40e730:	b	40e498 <__fxstatat@plt+0xb4d8>
  40e734:	cbz	x21, 40e7fc <__fxstatat@plt+0xb83c>
  40e738:	ldr	x24, [x21, #8]
  40e73c:	ldr	x20, [x21, #24]
  40e740:	mov	w22, #0xa11f                	// #41247
  40e744:	movk	w22, #0x7, lsl #16
  40e748:	cmp	x24, x22
  40e74c:	b.gt	40e758 <__fxstatat@plt+0xb798>
  40e750:	cmp	x20, x22
  40e754:	b.le	40e7fc <__fxstatat@plt+0xb83c>
  40e758:	add	x2, sp, #0x40
  40e75c:	mov	w0, wzr
  40e760:	mov	w1, w19
  40e764:	bl	402e60 <__fxstat@plt>
  40e768:	mov	w23, wzr
  40e76c:	cbnz	w0, 40e498 <__fxstatat@plt+0xb4d8>
  40e770:	ldr	q0, [x21]
  40e774:	add	x9, x21, #0x10
  40e778:	ldr	x10, [x21]
  40e77c:	ldr	x8, [x21, #16]
  40e780:	str	q0, [sp]
  40e784:	ldr	q0, [x9]
  40e788:	ldr	x11, [sp, #136]
  40e78c:	ldr	x9, [sp, #152]
  40e790:	mov	x2, xzr
  40e794:	cmp	x24, x22
  40e798:	str	q0, [sp, #16]
  40e79c:	b.le	40e7c4 <__fxstatat@plt+0xb804>
  40e7a0:	sub	x10, x11, x10
  40e7a4:	cmp	x10, #0x1
  40e7a8:	b.ne	40e7c4 <__fxstatat@plt+0xb804>  // b.any
  40e7ac:	ldr	x10, [sp, #144]
  40e7b0:	cbz	x10, 40e7bc <__fxstatat@plt+0xb7fc>
  40e7b4:	mov	x2, xzr
  40e7b8:	b	40e7c4 <__fxstatat@plt+0xb804>
  40e7bc:	mov	x2, sp
  40e7c0:	str	xzr, [sp, #8]
  40e7c4:	cmp	x20, x22
  40e7c8:	b.le	40e7e0 <__fxstatat@plt+0xb820>
  40e7cc:	sub	x8, x9, x8
  40e7d0:	cmp	x8, #0x1
  40e7d4:	b.ne	40e7e0 <__fxstatat@plt+0xb820>  // b.any
  40e7d8:	ldr	x8, [sp, #160]
  40e7dc:	cbz	x8, 40e7e8 <__fxstatat@plt+0xb828>
  40e7e0:	cbnz	x2, 40e7f0 <__fxstatat@plt+0xb830>
  40e7e4:	b	40e7fc <__fxstatat@plt+0xb83c>
  40e7e8:	mov	x2, sp
  40e7ec:	str	xzr, [sp, #24]
  40e7f0:	mov	w0, w19
  40e7f4:	mov	x1, xzr
  40e7f8:	bl	402a00 <futimesat@plt>
  40e7fc:	mov	w23, wzr
  40e800:	b	40e498 <__fxstatat@plt+0xb4d8>
  40e804:	mov	x8, x0
  40e808:	mov	w0, #0xffffffff            	// #-1
  40e80c:	mov	x2, x1
  40e810:	mov	x1, x8
  40e814:	b	40e388 <__fxstatat@plt+0xb3c8>
  40e818:	sub	sp, sp, #0xe0
  40e81c:	stp	x29, x30, [sp, #160]
  40e820:	add	x29, sp, #0xa0
  40e824:	cmp	x1, #0x0
  40e828:	sub	x8, x29, #0x20
  40e82c:	stp	x22, x21, [sp, #192]
  40e830:	stp	x20, x19, [sp, #208]
  40e834:	mov	x21, x1
  40e838:	mov	x19, x0
  40e83c:	csel	x20, xzr, x8, eq  // eq = none
  40e840:	stp	x24, x23, [sp, #176]
  40e844:	cbz	x1, 40e8c4 <__fxstatat@plt+0xb904>
  40e848:	ldr	q0, [x21]
  40e84c:	mov	w9, #0xca00                	// #51712
  40e850:	movk	w9, #0x3b9a, lsl #16
  40e854:	stur	q0, [x29, #-32]
  40e858:	ldr	q0, [x21, #16]
  40e85c:	stur	q0, [x29, #-16]
  40e860:	ldr	x10, [x20, #8]
  40e864:	cmp	x10, x9
  40e868:	and	x11, x10, #0xfffffffffffffffe
  40e86c:	b.cc	40e87c <__fxstatat@plt+0xb8bc>  // b.lo, b.ul, b.last
  40e870:	mov	w8, #0x3ffffffe            	// #1073741822
  40e874:	cmp	x11, x8
  40e878:	b.ne	40e898 <__fxstatat@plt+0xb8d8>  // b.any
  40e87c:	ldr	x8, [x20, #24]
  40e880:	cmp	x8, x9
  40e884:	and	x9, x8, #0xfffffffffffffffe
  40e888:	b.cc	40e8cc <__fxstatat@plt+0xb90c>  // b.lo, b.ul, b.last
  40e88c:	mov	w12, #0x3ffffffe            	// #1073741822
  40e890:	cmp	x9, x12
  40e894:	b.eq	40e8cc <__fxstatat@plt+0xb90c>  // b.none
  40e898:	bl	402f10 <__errno_location@plt>
  40e89c:	mov	w8, #0x16                  	// #22
  40e8a0:	str	w8, [x0]
  40e8a4:	mov	w22, #0xffffffff            	// #-1
  40e8a8:	mov	w0, w22
  40e8ac:	ldp	x20, x19, [sp, #208]
  40e8b0:	ldp	x22, x21, [sp, #192]
  40e8b4:	ldp	x24, x23, [sp, #176]
  40e8b8:	ldp	x29, x30, [sp, #160]
  40e8bc:	add	sp, sp, #0xe0
  40e8c0:	ret
  40e8c4:	mov	w24, wzr
  40e8c8:	b	40e920 <__fxstatat@plt+0xb960>
  40e8cc:	mov	w12, #0x3ffffffe            	// #1073741822
  40e8d0:	cmp	x11, x12
  40e8d4:	b.ne	40e8f0 <__fxstatat@plt+0xb930>  // b.any
  40e8d8:	mov	w11, #0x3ffffffe            	// #1073741822
  40e8dc:	cmp	x10, x11
  40e8e0:	cset	w10, eq  // eq = none
  40e8e4:	mov	w11, #0x1                   	// #1
  40e8e8:	str	xzr, [x20]
  40e8ec:	b	40e8f8 <__fxstatat@plt+0xb938>
  40e8f0:	mov	w11, wzr
  40e8f4:	mov	w10, wzr
  40e8f8:	mov	w12, #0x3ffffffe            	// #1073741822
  40e8fc:	cmp	x9, x12
  40e900:	b.ne	40e918 <__fxstatat@plt+0xb958>  // b.any
  40e904:	mov	w9, #0x3ffffffe            	// #1073741822
  40e908:	cmp	x8, x9
  40e90c:	cinc	w10, w10, eq  // eq = none
  40e910:	mov	w11, #0x1                   	// #1
  40e914:	str	xzr, [x20, #16]
  40e918:	cmp	w10, #0x1
  40e91c:	cinc	w24, w11, eq  // eq = none
  40e920:	adrp	x23, 425000 <__fxstatat@plt+0x22040>
  40e924:	ldr	w8, [x23, #2732]
  40e928:	tbnz	w8, #31, 40e9a8 <__fxstatat@plt+0xb9e8>
  40e92c:	cmp	w24, #0x2
  40e930:	b.ne	40e980 <__fxstatat@plt+0xb9c0>  // b.any
  40e934:	mov	x2, sp
  40e938:	mov	w0, wzr
  40e93c:	mov	x1, x19
  40e940:	bl	402e20 <__lxstat@plt>
  40e944:	cbnz	w0, 40e8a4 <__fxstatat@plt+0xb8e4>
  40e948:	ldr	x8, [x20, #8]
  40e94c:	mov	w9, #0x3ffffffe            	// #1073741822
  40e950:	cmp	x8, x9
  40e954:	b.ne	40e964 <__fxstatat@plt+0xb9a4>  // b.any
  40e958:	ldur	q0, [sp, #72]
  40e95c:	str	q0, [x20]
  40e960:	b	40e97c <__fxstatat@plt+0xb9bc>
  40e964:	ldr	x8, [x20, #24]
  40e968:	mov	w9, #0x3ffffffe            	// #1073741822
  40e96c:	cmp	x8, x9
  40e970:	b.ne	40e97c <__fxstatat@plt+0xb9bc>  // b.any
  40e974:	ldur	q0, [sp, #88]
  40e978:	str	q0, [x20, #16]
  40e97c:	mov	w24, #0x3                   	// #3
  40e980:	mov	w0, #0xffffff9c            	// #-100
  40e984:	mov	w3, #0x100                 	// #256
  40e988:	mov	x1, x19
  40e98c:	mov	x2, x20
  40e990:	bl	402d80 <utimensat@plt>
  40e994:	cmp	w0, #0x1
  40e998:	b.lt	40ea20 <__fxstatat@plt+0xba60>  // b.tstop
  40e99c:	bl	402f10 <__errno_location@plt>
  40e9a0:	mov	w8, #0x26                  	// #38
  40e9a4:	str	w8, [x0]
  40e9a8:	mov	w8, #0xffffffff            	// #-1
  40e9ac:	str	w8, [x23, #2732]
  40e9b0:	cbz	w24, 40ea08 <__fxstatat@plt+0xba48>
  40e9b4:	cmp	w24, #0x3
  40e9b8:	b.eq	40e9d0 <__fxstatat@plt+0xba10>  // b.none
  40e9bc:	mov	x2, sp
  40e9c0:	mov	w0, wzr
  40e9c4:	mov	x1, x19
  40e9c8:	bl	402e20 <__lxstat@plt>
  40e9cc:	cbnz	w0, 40e8a4 <__fxstatat@plt+0xb8e4>
  40e9d0:	cbz	x21, 40ea5c <__fxstatat@plt+0xba9c>
  40e9d4:	ldr	x8, [x20, #8]
  40e9d8:	mov	w9, #0x3fffffff            	// #1073741823
  40e9dc:	cmp	x8, x9
  40e9e0:	b.eq	40ea4c <__fxstatat@plt+0xba8c>  // b.none
  40e9e4:	mov	w9, #0x3ffffffe            	// #1073741822
  40e9e8:	cmp	x8, x9
  40e9ec:	b.ne	40ea78 <__fxstatat@plt+0xbab8>  // b.any
  40e9f0:	ldr	x8, [x20, #24]
  40e9f4:	mov	w9, #0x3ffffffe            	// #1073741822
  40e9f8:	cmp	x8, x9
  40e9fc:	b.ne	40ea64 <__fxstatat@plt+0xbaa4>  // b.any
  40ea00:	mov	w22, wzr
  40ea04:	b	40e8a8 <__fxstatat@plt+0xb8e8>
  40ea08:	mov	x2, sp
  40ea0c:	mov	w0, wzr
  40ea10:	mov	x1, x19
  40ea14:	bl	402e20 <__lxstat@plt>
  40ea18:	cbnz	w0, 40e8a4 <__fxstatat@plt+0xb8e4>
  40ea1c:	b	40eaac <__fxstatat@plt+0xbaec>
  40ea20:	mov	w22, w0
  40ea24:	cbz	w0, 40ea38 <__fxstatat@plt+0xba78>
  40ea28:	bl	402f10 <__errno_location@plt>
  40ea2c:	ldr	w8, [x0]
  40ea30:	cmp	w8, #0x26
  40ea34:	b.eq	40e9a8 <__fxstatat@plt+0xb9e8>  // b.none
  40ea38:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40ea3c:	mov	w9, #0x1                   	// #1
  40ea40:	str	w9, [x8, #2728]
  40ea44:	str	w9, [x23, #2732]
  40ea48:	b	40e8a8 <__fxstatat@plt+0xb8e8>
  40ea4c:	ldr	x8, [x20, #24]
  40ea50:	mov	w9, #0x3fffffff            	// #1073741823
  40ea54:	cmp	x8, x9
  40ea58:	b.ne	40ea70 <__fxstatat@plt+0xbab0>  // b.any
  40ea5c:	mov	x20, xzr
  40ea60:	b	40eaac <__fxstatat@plt+0xbaec>
  40ea64:	ldur	q0, [sp, #72]
  40ea68:	str	q0, [x20]
  40ea6c:	b	40ea78 <__fxstatat@plt+0xbab8>
  40ea70:	mov	x0, x20
  40ea74:	bl	410070 <__fxstatat@plt+0xd0b0>
  40ea78:	ldr	x8, [x20, #24]
  40ea7c:	mov	w9, #0x3fffffff            	// #1073741823
  40ea80:	cmp	x8, x9
  40ea84:	b.eq	40eaa0 <__fxstatat@plt+0xbae0>  // b.none
  40ea88:	mov	w9, #0x3ffffffe            	// #1073741822
  40ea8c:	cmp	x8, x9
  40ea90:	b.ne	40eaa8 <__fxstatat@plt+0xbae8>  // b.any
  40ea94:	ldur	q0, [sp, #88]
  40ea98:	str	q0, [x20, #16]
  40ea9c:	b	40eaa8 <__fxstatat@plt+0xbae8>
  40eaa0:	add	x0, x20, #0x10
  40eaa4:	bl	410070 <__fxstatat@plt+0xd0b0>
  40eaa8:	sub	x20, x29, #0x20
  40eaac:	ldr	w8, [sp, #16]
  40eab0:	and	w8, w8, #0xf000
  40eab4:	cmp	w8, #0xa, lsl #12
  40eab8:	b.ne	40eac8 <__fxstatat@plt+0xbb08>  // b.any
  40eabc:	bl	402f10 <__errno_location@plt>
  40eac0:	mov	w8, #0x26                  	// #38
  40eac4:	b	40e8a0 <__fxstatat@plt+0xb8e0>
  40eac8:	mov	w0, #0xffffffff            	// #-1
  40eacc:	mov	x1, x19
  40ead0:	mov	x2, x20
  40ead4:	bl	40e388 <__fxstatat@plt+0xb3c8>
  40ead8:	mov	w22, w0
  40eadc:	b	40e8a8 <__fxstatat@plt+0xb8e8>
  40eae0:	sub	sp, sp, #0x30
  40eae4:	stp	x29, x30, [sp, #32]
  40eae8:	ldp	q1, q0, [x3]
  40eaec:	mov	x4, x2
  40eaf0:	mov	x5, sp
  40eaf4:	mov	x2, xzr
  40eaf8:	mov	w3, wzr
  40eafc:	add	x29, sp, #0x20
  40eb00:	stp	q1, q0, [sp]
  40eb04:	bl	40eb14 <__fxstatat@plt+0xbb54>
  40eb08:	ldp	x29, x30, [sp, #32]
  40eb0c:	add	sp, sp, #0x30
  40eb10:	ret
  40eb14:	sub	sp, sp, #0x60
  40eb18:	stp	x29, x30, [sp, #32]
  40eb1c:	str	x23, [sp, #48]
  40eb20:	stp	x22, x21, [sp, #64]
  40eb24:	stp	x20, x19, [sp, #80]
  40eb28:	ldp	q1, q0, [x5]
  40eb2c:	mov	w20, w1
  40eb30:	mov	w23, w0
  40eb34:	mov	x1, sp
  40eb38:	mov	x0, x4
  40eb3c:	add	x29, sp, #0x20
  40eb40:	mov	w21, w3
  40eb44:	mov	x22, x2
  40eb48:	stp	q1, q0, [sp]
  40eb4c:	bl	40f6b0 <__fxstatat@plt+0xc6f0>
  40eb50:	cbz	x0, 40ebb8 <__fxstatat@plt+0xbbf8>
  40eb54:	mov	x19, x0
  40eb58:	cbz	x22, 40eb80 <__fxstatat@plt+0xbbc0>
  40eb5c:	adrp	x4, 413000 <__fxstatat@plt+0x10040>
  40eb60:	add	x4, x4, #0x46a
  40eb64:	mov	w0, w23
  40eb68:	mov	w1, w20
  40eb6c:	mov	x2, x22
  40eb70:	mov	w3, w21
  40eb74:	mov	x5, x19
  40eb78:	bl	402f80 <error_at_line@plt>
  40eb7c:	b	40eb98 <__fxstatat@plt+0xbbd8>
  40eb80:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40eb84:	add	x2, x2, #0x46a
  40eb88:	mov	w0, w23
  40eb8c:	mov	w1, w20
  40eb90:	mov	x3, x19
  40eb94:	bl	402850 <error@plt>
  40eb98:	mov	x0, x19
  40eb9c:	bl	402cf0 <free@plt>
  40eba0:	ldp	x20, x19, [sp, #80]
  40eba4:	ldp	x22, x21, [sp, #64]
  40eba8:	ldr	x23, [sp, #48]
  40ebac:	ldp	x29, x30, [sp, #32]
  40ebb0:	add	sp, sp, #0x60
  40ebb4:	ret
  40ebb8:	bl	402f10 <__errno_location@plt>
  40ebbc:	ldr	w19, [x0]
  40ebc0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ebc4:	add	x1, x1, #0xe08
  40ebc8:	mov	w2, #0x5                   	// #5
  40ebcc:	mov	x0, xzr
  40ebd0:	bl	402e70 <dcgettext@plt>
  40ebd4:	mov	x2, x0
  40ebd8:	mov	w0, wzr
  40ebdc:	mov	w1, w19
  40ebe0:	bl	402850 <error@plt>
  40ebe4:	bl	402bd0 <abort@plt>
  40ebe8:	sub	sp, sp, #0x50
  40ebec:	str	x21, [sp, #48]
  40ebf0:	stp	x20, x19, [sp, #64]
  40ebf4:	mov	x21, x5
  40ebf8:	mov	x20, x4
  40ebfc:	mov	x5, x3
  40ec00:	mov	x4, x2
  40ec04:	mov	x19, x0
  40ec08:	stp	x29, x30, [sp, #32]
  40ec0c:	add	x29, sp, #0x20
  40ec10:	cbz	x1, 40ec30 <__fxstatat@plt+0xbc70>
  40ec14:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40ec18:	mov	x3, x1
  40ec1c:	add	x2, x2, #0xe32
  40ec20:	mov	w1, #0x1                   	// #1
  40ec24:	mov	x0, x19
  40ec28:	bl	402c70 <__fprintf_chk@plt>
  40ec2c:	b	40ec4c <__fxstatat@plt+0xbc8c>
  40ec30:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40ec34:	add	x2, x2, #0xe3e
  40ec38:	mov	w1, #0x1                   	// #1
  40ec3c:	mov	x0, x19
  40ec40:	mov	x3, x4
  40ec44:	mov	x4, x5
  40ec48:	bl	402c70 <__fprintf_chk@plt>
  40ec4c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ec50:	add	x1, x1, #0xe45
  40ec54:	mov	w2, #0x5                   	// #5
  40ec58:	mov	x0, xzr
  40ec5c:	bl	402e70 <dcgettext@plt>
  40ec60:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40ec64:	mov	x3, x0
  40ec68:	add	x2, x2, #0x110
  40ec6c:	mov	w1, #0x1                   	// #1
  40ec70:	mov	w4, #0x7e3                 	// #2019
  40ec74:	mov	x0, x19
  40ec78:	bl	402c70 <__fprintf_chk@plt>
  40ec7c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ec80:	add	x1, x1, #0xe49
  40ec84:	mov	w2, #0x5                   	// #5
  40ec88:	mov	x0, xzr
  40ec8c:	bl	402e70 <dcgettext@plt>
  40ec90:	mov	x1, x19
  40ec94:	bl	402e80 <fputs_unlocked@plt>
  40ec98:	cmp	x21, #0x9
  40ec9c:	b.hi	40ecf0 <__fxstatat@plt+0xbd30>  // b.pmore
  40eca0:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  40eca4:	add	x8, x8, #0xe28
  40eca8:	adr	x9, 40ecb8 <__fxstatat@plt+0xbcf8>
  40ecac:	ldrb	w10, [x8, x21]
  40ecb0:	add	x9, x9, x10, lsl #2
  40ecb4:	br	x9
  40ecb8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ecbc:	add	x1, x1, #0xf15
  40ecc0:	mov	w2, #0x5                   	// #5
  40ecc4:	mov	x0, xzr
  40ecc8:	bl	402e70 <dcgettext@plt>
  40eccc:	ldr	x3, [x20]
  40ecd0:	mov	x2, x0
  40ecd4:	mov	x0, x19
  40ecd8:	ldp	x20, x19, [sp, #64]
  40ecdc:	ldr	x21, [sp, #48]
  40ece0:	ldp	x29, x30, [sp, #32]
  40ece4:	mov	w1, #0x1                   	// #1
  40ece8:	add	sp, sp, #0x50
  40ecec:	b	402c70 <__fprintf_chk@plt>
  40ecf0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40ecf4:	add	x1, x1, #0x54
  40ecf8:	b	40ee54 <__fxstatat@plt+0xbe94>
  40ecfc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ed00:	add	x1, x1, #0xf25
  40ed04:	mov	w2, #0x5                   	// #5
  40ed08:	mov	x0, xzr
  40ed0c:	bl	402e70 <dcgettext@plt>
  40ed10:	ldp	x3, x4, [x20]
  40ed14:	mov	x2, x0
  40ed18:	mov	x0, x19
  40ed1c:	ldp	x20, x19, [sp, #64]
  40ed20:	ldr	x21, [sp, #48]
  40ed24:	ldp	x29, x30, [sp, #32]
  40ed28:	mov	w1, #0x1                   	// #1
  40ed2c:	add	sp, sp, #0x50
  40ed30:	b	402c70 <__fprintf_chk@plt>
  40ed34:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ed38:	add	x1, x1, #0xf3c
  40ed3c:	mov	w2, #0x5                   	// #5
  40ed40:	mov	x0, xzr
  40ed44:	bl	402e70 <dcgettext@plt>
  40ed48:	ldp	x3, x4, [x20]
  40ed4c:	ldr	x5, [x20, #16]
  40ed50:	mov	x2, x0
  40ed54:	mov	x0, x19
  40ed58:	ldp	x20, x19, [sp, #64]
  40ed5c:	ldr	x21, [sp, #48]
  40ed60:	ldp	x29, x30, [sp, #32]
  40ed64:	mov	w1, #0x1                   	// #1
  40ed68:	add	sp, sp, #0x50
  40ed6c:	b	402c70 <__fprintf_chk@plt>
  40ed70:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ed74:	add	x1, x1, #0xf58
  40ed78:	mov	w2, #0x5                   	// #5
  40ed7c:	mov	x0, xzr
  40ed80:	bl	402e70 <dcgettext@plt>
  40ed84:	ldp	x3, x4, [x20]
  40ed88:	ldp	x5, x6, [x20, #16]
  40ed8c:	mov	x2, x0
  40ed90:	mov	x0, x19
  40ed94:	ldp	x20, x19, [sp, #64]
  40ed98:	ldr	x21, [sp, #48]
  40ed9c:	ldp	x29, x30, [sp, #32]
  40eda0:	mov	w1, #0x1                   	// #1
  40eda4:	add	sp, sp, #0x50
  40eda8:	b	402c70 <__fprintf_chk@plt>
  40edac:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40edb0:	add	x1, x1, #0xf78
  40edb4:	mov	w2, #0x5                   	// #5
  40edb8:	mov	x0, xzr
  40edbc:	bl	402e70 <dcgettext@plt>
  40edc0:	ldp	x3, x4, [x20]
  40edc4:	ldp	x5, x6, [x20, #16]
  40edc8:	ldr	x7, [x20, #32]
  40edcc:	mov	x2, x0
  40edd0:	mov	x0, x19
  40edd4:	ldp	x20, x19, [sp, #64]
  40edd8:	ldr	x21, [sp, #48]
  40eddc:	ldp	x29, x30, [sp, #32]
  40ede0:	mov	w1, #0x1                   	// #1
  40ede4:	add	sp, sp, #0x50
  40ede8:	b	402c70 <__fprintf_chk@plt>
  40edec:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40edf0:	add	x1, x1, #0xf9c
  40edf4:	mov	w2, #0x5                   	// #5
  40edf8:	mov	x0, xzr
  40edfc:	bl	402e70 <dcgettext@plt>
  40ee00:	ldp	x3, x4, [x20]
  40ee04:	ldp	x5, x6, [x20, #16]
  40ee08:	ldp	x7, x8, [x20, #32]
  40ee0c:	mov	x2, x0
  40ee10:	b	40ee40 <__fxstatat@plt+0xbe80>
  40ee14:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ee18:	add	x1, x1, #0xfc4
  40ee1c:	mov	w2, #0x5                   	// #5
  40ee20:	mov	x0, xzr
  40ee24:	bl	402e70 <dcgettext@plt>
  40ee28:	ldr	x9, [x20, #48]
  40ee2c:	ldp	x3, x4, [x20]
  40ee30:	ldp	x5, x6, [x20, #16]
  40ee34:	ldp	x7, x8, [x20, #32]
  40ee38:	mov	x2, x0
  40ee3c:	str	x9, [sp, #8]
  40ee40:	mov	w1, #0x1                   	// #1
  40ee44:	str	x8, [sp]
  40ee48:	b	40eeb8 <__fxstatat@plt+0xbef8>
  40ee4c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40ee50:	add	x1, x1, #0x20
  40ee54:	mov	w2, #0x5                   	// #5
  40ee58:	mov	x0, xzr
  40ee5c:	bl	402e70 <dcgettext@plt>
  40ee60:	ldp	x8, x9, [x20, #56]
  40ee64:	ldp	x3, x4, [x20]
  40ee68:	ldp	x5, x6, [x20, #16]
  40ee6c:	ldr	x7, [x20, #32]
  40ee70:	ldur	q0, [x20, #40]
  40ee74:	mov	x2, x0
  40ee78:	str	x9, [sp, #24]
  40ee7c:	b	40eeac <__fxstatat@plt+0xbeec>
  40ee80:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40ee84:	add	x1, x1, #0xff0
  40ee88:	mov	w2, #0x5                   	// #5
  40ee8c:	mov	x0, xzr
  40ee90:	bl	402e70 <dcgettext@plt>
  40ee94:	ldp	x3, x4, [x20]
  40ee98:	ldp	x5, x6, [x20, #16]
  40ee9c:	ldr	x7, [x20, #32]
  40eea0:	ldur	q0, [x20, #40]
  40eea4:	ldr	x8, [x20, #56]
  40eea8:	mov	x2, x0
  40eeac:	str	x8, [sp, #16]
  40eeb0:	mov	w1, #0x1                   	// #1
  40eeb4:	str	q0, [sp]
  40eeb8:	mov	x0, x19
  40eebc:	bl	402c70 <__fprintf_chk@plt>
  40eec0:	ldp	x20, x19, [sp, #64]
  40eec4:	ldr	x21, [sp, #48]
  40eec8:	ldp	x29, x30, [sp, #32]
  40eecc:	add	sp, sp, #0x50
  40eed0:	ret
  40eed4:	mov	x8, xzr
  40eed8:	ldr	x9, [x4, x8, lsl #3]
  40eedc:	add	x8, x8, #0x1
  40eee0:	cbnz	x9, 40eed8 <__fxstatat@plt+0xbf18>
  40eee4:	sub	x5, x8, #0x1
  40eee8:	b	40ebe8 <__fxstatat@plt+0xbc28>
  40eeec:	sub	sp, sp, #0x60
  40eef0:	stp	x29, x30, [sp, #80]
  40eef4:	ldr	w9, [x4, #24]
  40eef8:	add	x29, sp, #0x50
  40eefc:	mov	w8, w9
  40ef00:	tbz	w9, #31, 40ef24 <__fxstatat@plt+0xbf64>
  40ef04:	add	w8, w9, #0x8
  40ef08:	cmn	w9, #0x8
  40ef0c:	str	w8, [x4, #24]
  40ef10:	b.gt	40ef24 <__fxstatat@plt+0xbf64>
  40ef14:	ldr	x10, [x4, #8]
  40ef18:	sxtw	x9, w9
  40ef1c:	add	x9, x10, x9
  40ef20:	b	40ef30 <__fxstatat@plt+0xbf70>
  40ef24:	ldr	x9, [x4]
  40ef28:	add	x10, x9, #0x8
  40ef2c:	str	x10, [x4]
  40ef30:	ldr	x9, [x9]
  40ef34:	str	x9, [sp]
  40ef38:	cbz	x9, 40ef48 <__fxstatat@plt+0xbf88>
  40ef3c:	tbnz	w8, #31, 40ef50 <__fxstatat@plt+0xbf90>
  40ef40:	mov	w9, w8
  40ef44:	b	40ef6c <__fxstatat@plt+0xbfac>
  40ef48:	mov	x5, xzr
  40ef4c:	b	40f1c4 <__fxstatat@plt+0xc204>
  40ef50:	add	w9, w8, #0x8
  40ef54:	cmn	w8, #0x8
  40ef58:	str	w9, [x4, #24]
  40ef5c:	b.gt	40ef6c <__fxstatat@plt+0xbfac>
  40ef60:	ldr	x10, [x4, #8]
  40ef64:	add	x8, x10, w8, sxtw
  40ef68:	b	40ef78 <__fxstatat@plt+0xbfb8>
  40ef6c:	ldr	x8, [x4]
  40ef70:	add	x10, x8, #0x8
  40ef74:	str	x10, [x4]
  40ef78:	ldr	x8, [x8]
  40ef7c:	str	x8, [sp, #8]
  40ef80:	cbz	x8, 40ef90 <__fxstatat@plt+0xbfd0>
  40ef84:	tbnz	w9, #31, 40ef98 <__fxstatat@plt+0xbfd8>
  40ef88:	mov	w8, w9
  40ef8c:	b	40efb4 <__fxstatat@plt+0xbff4>
  40ef90:	mov	w5, #0x1                   	// #1
  40ef94:	b	40f1c4 <__fxstatat@plt+0xc204>
  40ef98:	add	w8, w9, #0x8
  40ef9c:	cmn	w9, #0x8
  40efa0:	str	w8, [x4, #24]
  40efa4:	b.gt	40efb4 <__fxstatat@plt+0xbff4>
  40efa8:	ldr	x10, [x4, #8]
  40efac:	add	x9, x10, w9, sxtw
  40efb0:	b	40efc0 <__fxstatat@plt+0xc000>
  40efb4:	ldr	x9, [x4]
  40efb8:	add	x10, x9, #0x8
  40efbc:	str	x10, [x4]
  40efc0:	ldr	x9, [x9]
  40efc4:	str	x9, [sp, #16]
  40efc8:	cbz	x9, 40efd8 <__fxstatat@plt+0xc018>
  40efcc:	tbnz	w8, #31, 40efe0 <__fxstatat@plt+0xc020>
  40efd0:	mov	w9, w8
  40efd4:	b	40effc <__fxstatat@plt+0xc03c>
  40efd8:	mov	w5, #0x2                   	// #2
  40efdc:	b	40f1c4 <__fxstatat@plt+0xc204>
  40efe0:	add	w9, w8, #0x8
  40efe4:	cmn	w8, #0x8
  40efe8:	str	w9, [x4, #24]
  40efec:	b.gt	40effc <__fxstatat@plt+0xc03c>
  40eff0:	ldr	x10, [x4, #8]
  40eff4:	add	x8, x10, w8, sxtw
  40eff8:	b	40f008 <__fxstatat@plt+0xc048>
  40effc:	ldr	x8, [x4]
  40f000:	add	x10, x8, #0x8
  40f004:	str	x10, [x4]
  40f008:	ldr	x8, [x8]
  40f00c:	str	x8, [sp, #24]
  40f010:	cbz	x8, 40f020 <__fxstatat@plt+0xc060>
  40f014:	tbnz	w9, #31, 40f028 <__fxstatat@plt+0xc068>
  40f018:	mov	w8, w9
  40f01c:	b	40f044 <__fxstatat@plt+0xc084>
  40f020:	mov	w5, #0x3                   	// #3
  40f024:	b	40f1c4 <__fxstatat@plt+0xc204>
  40f028:	add	w8, w9, #0x8
  40f02c:	cmn	w9, #0x8
  40f030:	str	w8, [x4, #24]
  40f034:	b.gt	40f044 <__fxstatat@plt+0xc084>
  40f038:	ldr	x10, [x4, #8]
  40f03c:	add	x9, x10, w9, sxtw
  40f040:	b	40f050 <__fxstatat@plt+0xc090>
  40f044:	ldr	x9, [x4]
  40f048:	add	x10, x9, #0x8
  40f04c:	str	x10, [x4]
  40f050:	ldr	x9, [x9]
  40f054:	str	x9, [sp, #32]
  40f058:	cbz	x9, 40f068 <__fxstatat@plt+0xc0a8>
  40f05c:	tbnz	w8, #31, 40f070 <__fxstatat@plt+0xc0b0>
  40f060:	mov	w9, w8
  40f064:	b	40f08c <__fxstatat@plt+0xc0cc>
  40f068:	mov	w5, #0x4                   	// #4
  40f06c:	b	40f1c4 <__fxstatat@plt+0xc204>
  40f070:	add	w9, w8, #0x8
  40f074:	cmn	w8, #0x8
  40f078:	str	w9, [x4, #24]
  40f07c:	b.gt	40f08c <__fxstatat@plt+0xc0cc>
  40f080:	ldr	x10, [x4, #8]
  40f084:	add	x8, x10, w8, sxtw
  40f088:	b	40f098 <__fxstatat@plt+0xc0d8>
  40f08c:	ldr	x8, [x4]
  40f090:	add	x10, x8, #0x8
  40f094:	str	x10, [x4]
  40f098:	ldr	x8, [x8]
  40f09c:	str	x8, [sp, #40]
  40f0a0:	cbz	x8, 40f0b0 <__fxstatat@plt+0xc0f0>
  40f0a4:	tbnz	w9, #31, 40f0b8 <__fxstatat@plt+0xc0f8>
  40f0a8:	mov	w8, w9
  40f0ac:	b	40f0d4 <__fxstatat@plt+0xc114>
  40f0b0:	mov	w5, #0x5                   	// #5
  40f0b4:	b	40f1c4 <__fxstatat@plt+0xc204>
  40f0b8:	add	w8, w9, #0x8
  40f0bc:	cmn	w9, #0x8
  40f0c0:	str	w8, [x4, #24]
  40f0c4:	b.gt	40f0d4 <__fxstatat@plt+0xc114>
  40f0c8:	ldr	x10, [x4, #8]
  40f0cc:	add	x9, x10, w9, sxtw
  40f0d0:	b	40f0e0 <__fxstatat@plt+0xc120>
  40f0d4:	ldr	x9, [x4]
  40f0d8:	add	x10, x9, #0x8
  40f0dc:	str	x10, [x4]
  40f0e0:	ldr	x9, [x9]
  40f0e4:	str	x9, [sp, #48]
  40f0e8:	cbz	x9, 40f0f8 <__fxstatat@plt+0xc138>
  40f0ec:	tbnz	w8, #31, 40f100 <__fxstatat@plt+0xc140>
  40f0f0:	mov	w9, w8
  40f0f4:	b	40f11c <__fxstatat@plt+0xc15c>
  40f0f8:	mov	w5, #0x6                   	// #6
  40f0fc:	b	40f1c4 <__fxstatat@plt+0xc204>
  40f100:	add	w9, w8, #0x8
  40f104:	cmn	w8, #0x8
  40f108:	str	w9, [x4, #24]
  40f10c:	b.gt	40f11c <__fxstatat@plt+0xc15c>
  40f110:	ldr	x10, [x4, #8]
  40f114:	add	x8, x10, w8, sxtw
  40f118:	b	40f128 <__fxstatat@plt+0xc168>
  40f11c:	ldr	x8, [x4]
  40f120:	add	x10, x8, #0x8
  40f124:	str	x10, [x4]
  40f128:	ldr	x8, [x8]
  40f12c:	str	x8, [sp, #56]
  40f130:	cbz	x8, 40f140 <__fxstatat@plt+0xc180>
  40f134:	tbnz	w9, #31, 40f148 <__fxstatat@plt+0xc188>
  40f138:	mov	w8, w9
  40f13c:	b	40f164 <__fxstatat@plt+0xc1a4>
  40f140:	mov	w5, #0x7                   	// #7
  40f144:	b	40f1c4 <__fxstatat@plt+0xc204>
  40f148:	add	w8, w9, #0x8
  40f14c:	cmn	w9, #0x8
  40f150:	str	w8, [x4, #24]
  40f154:	b.gt	40f164 <__fxstatat@plt+0xc1a4>
  40f158:	ldr	x10, [x4, #8]
  40f15c:	add	x9, x10, w9, sxtw
  40f160:	b	40f170 <__fxstatat@plt+0xc1b0>
  40f164:	ldr	x9, [x4]
  40f168:	add	x10, x9, #0x8
  40f16c:	str	x10, [x4]
  40f170:	ldr	x9, [x9]
  40f174:	str	x9, [sp, #64]
  40f178:	cbz	x9, 40f1c0 <__fxstatat@plt+0xc200>
  40f17c:	tbz	w8, #31, 40f19c <__fxstatat@plt+0xc1dc>
  40f180:	add	w9, w8, #0x8
  40f184:	cmn	w8, #0x8
  40f188:	str	w9, [x4, #24]
  40f18c:	b.gt	40f19c <__fxstatat@plt+0xc1dc>
  40f190:	ldr	x9, [x4, #8]
  40f194:	add	x8, x9, w8, sxtw
  40f198:	b	40f1a8 <__fxstatat@plt+0xc1e8>
  40f19c:	ldr	x8, [x4]
  40f1a0:	add	x9, x8, #0x8
  40f1a4:	str	x9, [x4]
  40f1a8:	ldr	x8, [x8]
  40f1ac:	str	x8, [sp, #72]
  40f1b0:	cmp	x8, #0x0
  40f1b4:	mov	w8, #0x9                   	// #9
  40f1b8:	cinc	x5, x8, ne  // ne = any
  40f1bc:	b	40f1c4 <__fxstatat@plt+0xc204>
  40f1c0:	mov	w5, #0x8                   	// #8
  40f1c4:	mov	x4, sp
  40f1c8:	bl	40ebe8 <__fxstatat@plt+0xbc28>
  40f1cc:	ldp	x29, x30, [sp, #80]
  40f1d0:	add	sp, sp, #0x60
  40f1d4:	ret
  40f1d8:	sub	sp, sp, #0xf0
  40f1dc:	stp	x29, x30, [sp, #224]
  40f1e0:	add	x29, sp, #0xe0
  40f1e4:	mov	x8, #0xffffffffffffffe0    	// #-32
  40f1e8:	mov	x9, sp
  40f1ec:	sub	x10, x29, #0x60
  40f1f0:	movk	x8, #0xff80, lsl #32
  40f1f4:	add	x11, x29, #0x10
  40f1f8:	add	x9, x9, #0x80
  40f1fc:	add	x10, x10, #0x20
  40f200:	stp	x9, x8, [x29, #-16]
  40f204:	stp	x11, x10, [x29, #-32]
  40f208:	stp	x4, x5, [x29, #-96]
  40f20c:	stp	x6, x7, [x29, #-80]
  40f210:	stp	q0, q1, [sp]
  40f214:	ldp	q0, q1, [x29, #-32]
  40f218:	sub	x4, x29, #0x40
  40f21c:	stp	q2, q3, [sp, #32]
  40f220:	stp	q4, q5, [sp, #64]
  40f224:	stp	q6, q7, [sp, #96]
  40f228:	stp	q0, q1, [x29, #-64]
  40f22c:	bl	40eeec <__fxstatat@plt+0xbf2c>
  40f230:	ldp	x29, x30, [sp, #224]
  40f234:	add	sp, sp, #0xf0
  40f238:	ret
  40f23c:	stp	x29, x30, [sp, #-16]!
  40f240:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f244:	add	x1, x1, #0x90
  40f248:	mov	w2, #0x5                   	// #5
  40f24c:	mov	x0, xzr
  40f250:	mov	x29, sp
  40f254:	bl	402e70 <dcgettext@plt>
  40f258:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40f25c:	mov	x1, x0
  40f260:	add	x2, x2, #0xa5
  40f264:	mov	w0, #0x1                   	// #1
  40f268:	bl	402a90 <__printf_chk@plt>
  40f26c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f270:	add	x1, x1, #0xbb
  40f274:	mov	w2, #0x5                   	// #5
  40f278:	mov	x0, xzr
  40f27c:	bl	402e70 <dcgettext@plt>
  40f280:	adrp	x2, 412000 <__fxstatat@plt+0xf040>
  40f284:	adrp	x3, 412000 <__fxstatat@plt+0xf040>
  40f288:	mov	x1, x0
  40f28c:	add	x2, x2, #0x9b9
  40f290:	add	x3, x3, #0xd7b
  40f294:	mov	w0, #0x1                   	// #1
  40f298:	bl	402a90 <__printf_chk@plt>
  40f29c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f2a0:	add	x1, x1, #0xcf
  40f2a4:	mov	w2, #0x5                   	// #5
  40f2a8:	mov	x0, xzr
  40f2ac:	bl	402e70 <dcgettext@plt>
  40f2b0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40f2b4:	ldr	x1, [x8, #1176]
  40f2b8:	ldp	x29, x30, [sp], #16
  40f2bc:	b	402e80 <fputs_unlocked@plt>
  40f2c0:	stp	x29, x30, [sp, #-32]!
  40f2c4:	str	x19, [sp, #16]
  40f2c8:	adrp	x19, 425000 <__fxstatat@plt+0x22040>
  40f2cc:	ldrb	w8, [x19, #2736]
  40f2d0:	mov	x29, sp
  40f2d4:	cmp	w8, #0x1
  40f2d8:	b.ne	40f2e8 <__fxstatat@plt+0xc328>  // b.any
  40f2dc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40f2e0:	ldrb	w8, [x8, #2740]
  40f2e4:	b	40f304 <__fxstatat@plt+0xc344>
  40f2e8:	bl	402880 <geteuid@plt>
  40f2ec:	cmp	w0, #0x0
  40f2f0:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40f2f4:	mov	w10, #0x1                   	// #1
  40f2f8:	cset	w8, eq  // eq = none
  40f2fc:	strb	w8, [x9, #2740]
  40f300:	strb	w10, [x19, #2736]
  40f304:	ldr	x19, [sp, #16]
  40f308:	cmp	w8, #0x0
  40f30c:	cset	w0, ne  // ne = any
  40f310:	ldp	x29, x30, [sp], #32
  40f314:	ret
  40f318:	stp	x29, x30, [sp, #-32]!
  40f31c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f320:	udiv	x8, x8, x1
  40f324:	cmp	x8, x0
  40f328:	str	x19, [sp, #16]
  40f32c:	mov	x29, sp
  40f330:	b.cc	40f354 <__fxstatat@plt+0xc394>  // b.lo, b.ul, b.last
  40f334:	mul	x19, x1, x0
  40f338:	mov	x0, x19
  40f33c:	bl	4029f0 <malloc@plt>
  40f340:	cbz	x19, 40f348 <__fxstatat@plt+0xc388>
  40f344:	cbz	x0, 40f354 <__fxstatat@plt+0xc394>
  40f348:	ldr	x19, [sp, #16]
  40f34c:	ldp	x29, x30, [sp], #32
  40f350:	ret
  40f354:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f358:	stp	x29, x30, [sp, #-32]!
  40f35c:	str	x19, [sp, #16]
  40f360:	mov	x29, sp
  40f364:	mov	x19, x0
  40f368:	bl	4029f0 <malloc@plt>
  40f36c:	cbz	x19, 40f374 <__fxstatat@plt+0xc3b4>
  40f370:	cbz	x0, 40f380 <__fxstatat@plt+0xc3c0>
  40f374:	ldr	x19, [sp, #16]
  40f378:	ldp	x29, x30, [sp], #32
  40f37c:	ret
  40f380:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f384:	stp	x29, x30, [sp, #-32]!
  40f388:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f38c:	udiv	x8, x8, x2
  40f390:	cmp	x8, x1
  40f394:	str	x19, [sp, #16]
  40f398:	mov	x29, sp
  40f39c:	b.cc	40f3d4 <__fxstatat@plt+0xc414>  // b.lo, b.ul, b.last
  40f3a0:	mul	x19, x2, x1
  40f3a4:	cbz	x0, 40f3b8 <__fxstatat@plt+0xc3f8>
  40f3a8:	cbnz	x19, 40f3b8 <__fxstatat@plt+0xc3f8>
  40f3ac:	bl	402cf0 <free@plt>
  40f3b0:	mov	x0, xzr
  40f3b4:	b	40f3c8 <__fxstatat@plt+0xc408>
  40f3b8:	mov	x1, x19
  40f3bc:	bl	402b20 <realloc@plt>
  40f3c0:	cbz	x19, 40f3c8 <__fxstatat@plt+0xc408>
  40f3c4:	cbz	x0, 40f3d4 <__fxstatat@plt+0xc414>
  40f3c8:	ldr	x19, [sp, #16]
  40f3cc:	ldp	x29, x30, [sp], #32
  40f3d0:	ret
  40f3d4:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f3d8:	stp	x29, x30, [sp, #-32]!
  40f3dc:	str	x19, [sp, #16]
  40f3e0:	mov	x19, x1
  40f3e4:	mov	x29, sp
  40f3e8:	cbz	x0, 40f3fc <__fxstatat@plt+0xc43c>
  40f3ec:	cbnz	x19, 40f3fc <__fxstatat@plt+0xc43c>
  40f3f0:	bl	402cf0 <free@plt>
  40f3f4:	mov	x0, xzr
  40f3f8:	b	40f40c <__fxstatat@plt+0xc44c>
  40f3fc:	mov	x1, x19
  40f400:	bl	402b20 <realloc@plt>
  40f404:	cbz	x19, 40f40c <__fxstatat@plt+0xc44c>
  40f408:	cbz	x0, 40f418 <__fxstatat@plt+0xc458>
  40f40c:	ldr	x19, [sp, #16]
  40f410:	ldp	x29, x30, [sp], #32
  40f414:	ret
  40f418:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f41c:	stp	x29, x30, [sp, #-32]!
  40f420:	ldr	x8, [x1]
  40f424:	str	x19, [sp, #16]
  40f428:	mov	x29, sp
  40f42c:	cbz	x0, 40f464 <__fxstatat@plt+0xc4a4>
  40f430:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40f434:	movk	x9, #0x5554
  40f438:	udiv	x9, x9, x2
  40f43c:	cmp	x9, x8
  40f440:	b.ls	40f4ac <__fxstatat@plt+0xc4ec>  // b.plast
  40f444:	add	x8, x8, x8, lsr #1
  40f448:	add	x8, x8, #0x1
  40f44c:	mul	x19, x8, x2
  40f450:	str	x8, [x1]
  40f454:	cbnz	x19, 40f490 <__fxstatat@plt+0xc4d0>
  40f458:	bl	402cf0 <free@plt>
  40f45c:	mov	x0, xzr
  40f460:	b	40f4a0 <__fxstatat@plt+0xc4e0>
  40f464:	cbnz	x8, 40f478 <__fxstatat@plt+0xc4b8>
  40f468:	mov	w8, #0x80                  	// #128
  40f46c:	udiv	x8, x8, x2
  40f470:	cmp	x2, #0x80
  40f474:	cinc	x8, x8, hi  // hi = pmore
  40f478:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40f47c:	udiv	x9, x9, x2
  40f480:	cmp	x9, x8
  40f484:	b.cc	40f4ac <__fxstatat@plt+0xc4ec>  // b.lo, b.ul, b.last
  40f488:	mul	x19, x8, x2
  40f48c:	str	x8, [x1]
  40f490:	mov	x1, x19
  40f494:	bl	402b20 <realloc@plt>
  40f498:	cbz	x19, 40f4a0 <__fxstatat@plt+0xc4e0>
  40f49c:	cbz	x0, 40f4ac <__fxstatat@plt+0xc4ec>
  40f4a0:	ldr	x19, [sp, #16]
  40f4a4:	ldp	x29, x30, [sp], #32
  40f4a8:	ret
  40f4ac:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f4b0:	stp	x29, x30, [sp, #-32]!
  40f4b4:	str	x19, [sp, #16]
  40f4b8:	mov	x29, sp
  40f4bc:	mov	x19, x0
  40f4c0:	bl	4029f0 <malloc@plt>
  40f4c4:	cbz	x19, 40f4cc <__fxstatat@plt+0xc50c>
  40f4c8:	cbz	x0, 40f4d8 <__fxstatat@plt+0xc518>
  40f4cc:	ldr	x19, [sp, #16]
  40f4d0:	ldp	x29, x30, [sp], #32
  40f4d4:	ret
  40f4d8:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f4dc:	stp	x29, x30, [sp, #-32]!
  40f4e0:	str	x19, [sp, #16]
  40f4e4:	ldr	x19, [x1]
  40f4e8:	mov	x29, sp
  40f4ec:	cbz	x0, 40f51c <__fxstatat@plt+0xc55c>
  40f4f0:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40f4f4:	movk	x8, #0x5554
  40f4f8:	cmp	x19, x8
  40f4fc:	b.cs	40f54c <__fxstatat@plt+0xc58c>  // b.hs, b.nlast
  40f500:	add	x8, x19, x19, lsr #1
  40f504:	adds	x19, x8, #0x1
  40f508:	str	x19, [x1]
  40f50c:	b.ne	40f530 <__fxstatat@plt+0xc570>  // b.any
  40f510:	bl	402cf0 <free@plt>
  40f514:	mov	x0, xzr
  40f518:	b	40f540 <__fxstatat@plt+0xc580>
  40f51c:	cbz	x19, 40f528 <__fxstatat@plt+0xc568>
  40f520:	tbz	x19, #63, 40f52c <__fxstatat@plt+0xc56c>
  40f524:	b	40f54c <__fxstatat@plt+0xc58c>
  40f528:	mov	w19, #0x80                  	// #128
  40f52c:	str	x19, [x1]
  40f530:	mov	x1, x19
  40f534:	bl	402b20 <realloc@plt>
  40f538:	cbz	x19, 40f540 <__fxstatat@plt+0xc580>
  40f53c:	cbz	x0, 40f54c <__fxstatat@plt+0xc58c>
  40f540:	ldr	x19, [sp, #16]
  40f544:	ldp	x29, x30, [sp], #32
  40f548:	ret
  40f54c:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f550:	stp	x29, x30, [sp, #-32]!
  40f554:	stp	x20, x19, [sp, #16]
  40f558:	mov	x29, sp
  40f55c:	mov	x19, x0
  40f560:	bl	4029f0 <malloc@plt>
  40f564:	mov	x20, x0
  40f568:	cbz	x19, 40f570 <__fxstatat@plt+0xc5b0>
  40f56c:	cbz	x20, 40f590 <__fxstatat@plt+0xc5d0>
  40f570:	mov	x0, x20
  40f574:	mov	w1, wzr
  40f578:	mov	x2, x19
  40f57c:	bl	402ab0 <memset@plt>
  40f580:	mov	x0, x20
  40f584:	ldp	x20, x19, [sp, #16]
  40f588:	ldp	x29, x30, [sp], #32
  40f58c:	ret
  40f590:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f594:	stp	x29, x30, [sp, #-16]!
  40f598:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f59c:	udiv	x8, x8, x1
  40f5a0:	cmp	x8, x0
  40f5a4:	mov	x29, sp
  40f5a8:	b.cc	40f5bc <__fxstatat@plt+0xc5fc>  // b.lo, b.ul, b.last
  40f5ac:	bl	40f8f0 <__fxstatat@plt+0xc930>
  40f5b0:	cbz	x0, 40f5bc <__fxstatat@plt+0xc5fc>
  40f5b4:	ldp	x29, x30, [sp], #16
  40f5b8:	ret
  40f5bc:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f5c0:	stp	x29, x30, [sp, #-48]!
  40f5c4:	stp	x20, x19, [sp, #32]
  40f5c8:	mov	x20, x0
  40f5cc:	mov	x0, x1
  40f5d0:	str	x21, [sp, #16]
  40f5d4:	mov	x29, sp
  40f5d8:	mov	x19, x1
  40f5dc:	bl	4029f0 <malloc@plt>
  40f5e0:	mov	x21, x0
  40f5e4:	cbz	x19, 40f5ec <__fxstatat@plt+0xc62c>
  40f5e8:	cbz	x21, 40f610 <__fxstatat@plt+0xc650>
  40f5ec:	mov	x0, x21
  40f5f0:	mov	x1, x20
  40f5f4:	mov	x2, x19
  40f5f8:	bl	402800 <memcpy@plt>
  40f5fc:	mov	x0, x21
  40f600:	ldp	x20, x19, [sp, #32]
  40f604:	ldr	x21, [sp, #16]
  40f608:	ldp	x29, x30, [sp], #48
  40f60c:	ret
  40f610:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f614:	stp	x29, x30, [sp, #-48]!
  40f618:	str	x21, [sp, #16]
  40f61c:	stp	x20, x19, [sp, #32]
  40f620:	mov	x29, sp
  40f624:	mov	x19, x0
  40f628:	bl	402820 <strlen@plt>
  40f62c:	add	x20, x0, #0x1
  40f630:	mov	x0, x20
  40f634:	bl	4029f0 <malloc@plt>
  40f638:	mov	x21, x0
  40f63c:	cbz	x20, 40f644 <__fxstatat@plt+0xc684>
  40f640:	cbz	x21, 40f668 <__fxstatat@plt+0xc6a8>
  40f644:	mov	x0, x21
  40f648:	mov	x1, x19
  40f64c:	mov	x2, x20
  40f650:	bl	402800 <memcpy@plt>
  40f654:	mov	x0, x21
  40f658:	ldp	x20, x19, [sp, #32]
  40f65c:	ldr	x21, [sp, #16]
  40f660:	ldp	x29, x30, [sp], #48
  40f664:	ret
  40f668:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f66c:	stp	x29, x30, [sp, #-32]!
  40f670:	str	x19, [sp, #16]
  40f674:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40f678:	ldr	w19, [x8, #1048]
  40f67c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f680:	add	x1, x1, #0x13f
  40f684:	mov	w2, #0x5                   	// #5
  40f688:	mov	x0, xzr
  40f68c:	mov	x29, sp
  40f690:	bl	402e70 <dcgettext@plt>
  40f694:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40f698:	mov	x3, x0
  40f69c:	add	x2, x2, #0x46a
  40f6a0:	mov	w0, w19
  40f6a4:	mov	w1, wzr
  40f6a8:	bl	402850 <error@plt>
  40f6ac:	bl	402bd0 <abort@plt>
  40f6b0:	sub	sp, sp, #0x80
  40f6b4:	str	x23, [sp, #80]
  40f6b8:	mov	x2, x0
  40f6bc:	mov	x23, xzr
  40f6c0:	mov	x8, x0
  40f6c4:	stp	x29, x30, [sp, #64]
  40f6c8:	stp	x22, x21, [sp, #96]
  40f6cc:	stp	x20, x19, [sp, #112]
  40f6d0:	add	x29, sp, #0x40
  40f6d4:	ldrb	w9, [x8]
  40f6d8:	cmp	w9, #0x25
  40f6dc:	b.ne	40f6f8 <__fxstatat@plt+0xc738>  // b.any
  40f6e0:	ldrb	w9, [x8, #1]
  40f6e4:	cmp	w9, #0x73
  40f6e8:	b.ne	40f76c <__fxstatat@plt+0xc7ac>  // b.any
  40f6ec:	sub	x23, x23, #0x1
  40f6f0:	add	x8, x8, #0x2
  40f6f4:	b	40f6d4 <__fxstatat@plt+0xc714>
  40f6f8:	cbnz	w9, 40f76c <__fxstatat@plt+0xc7ac>
  40f6fc:	ldp	q1, q0, [x1]
  40f700:	stp	q1, q0, [sp]
  40f704:	stp	q1, q0, [sp, #32]
  40f708:	cbz	x23, 40f7c4 <__fxstatat@plt+0xc804>
  40f70c:	ldr	x20, [sp, #40]
  40f710:	ldr	w8, [sp, #56]
  40f714:	mov	x19, xzr
  40f718:	mov	x21, x23
  40f71c:	b	40f740 <__fxstatat@plt+0xc780>
  40f720:	add	x8, x20, w8, sxtw
  40f724:	ldr	x0, [x8]
  40f728:	bl	402820 <strlen@plt>
  40f72c:	adds	x8, x19, x0
  40f730:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  40f734:	adds	x21, x21, #0x1
  40f738:	mov	w8, w22
  40f73c:	b.cs	40f7a8 <__fxstatat@plt+0xc7e8>  // b.hs, b.nlast
  40f740:	tbnz	w8, #31, 40f74c <__fxstatat@plt+0xc78c>
  40f744:	mov	w22, w8
  40f748:	b	40f75c <__fxstatat@plt+0xc79c>
  40f74c:	add	w22, w8, #0x8
  40f750:	cmn	w8, #0x8
  40f754:	str	w22, [sp, #56]
  40f758:	b.le	40f720 <__fxstatat@plt+0xc760>
  40f75c:	ldr	x8, [sp, #32]
  40f760:	add	x9, x8, #0x8
  40f764:	str	x9, [sp, #32]
  40f768:	b	40f724 <__fxstatat@plt+0xc764>
  40f76c:	ldp	q1, q0, [x1]
  40f770:	mov	x0, sp
  40f774:	add	x3, sp, #0x20
  40f778:	mov	w1, #0x1                   	// #1
  40f77c:	stp	q1, q0, [sp, #32]
  40f780:	bl	402a30 <__vasprintf_chk@plt>
  40f784:	tbnz	w0, #31, 40f790 <__fxstatat@plt+0xc7d0>
  40f788:	ldr	x19, [sp]
  40f78c:	b	40f850 <__fxstatat@plt+0xc890>
  40f790:	bl	402f10 <__errno_location@plt>
  40f794:	ldr	w8, [x0]
  40f798:	cmp	w8, #0xc
  40f79c:	b.eq	40f86c <__fxstatat@plt+0xc8ac>  // b.none
  40f7a0:	mov	x19, xzr
  40f7a4:	b	40f850 <__fxstatat@plt+0xc890>
  40f7a8:	lsr	x8, x19, #31
  40f7ac:	cbz	x8, 40f7dc <__fxstatat@plt+0xc81c>
  40f7b0:	bl	402f10 <__errno_location@plt>
  40f7b4:	mov	w8, #0x4b                  	// #75
  40f7b8:	mov	x19, xzr
  40f7bc:	str	w8, [x0]
  40f7c0:	b	40f850 <__fxstatat@plt+0xc890>
  40f7c4:	mov	w0, #0x1                   	// #1
  40f7c8:	bl	40f358 <__fxstatat@plt+0xc398>
  40f7cc:	mov	x19, x0
  40f7d0:	mov	x20, x0
  40f7d4:	strb	wzr, [x0]
  40f7d8:	b	40f850 <__fxstatat@plt+0xc890>
  40f7dc:	add	x0, x19, #0x1
  40f7e0:	bl	40f358 <__fxstatat@plt+0xc398>
  40f7e4:	mov	x19, x0
  40f7e8:	mov	x20, x0
  40f7ec:	b	40f828 <__fxstatat@plt+0xc868>
  40f7f0:	ldr	x8, [sp]
  40f7f4:	add	x9, x8, #0x8
  40f7f8:	str	x9, [sp]
  40f7fc:	ldr	x21, [x8]
  40f800:	mov	x0, x21
  40f804:	bl	402820 <strlen@plt>
  40f808:	mov	x22, x0
  40f80c:	mov	x0, x20
  40f810:	mov	x1, x21
  40f814:	mov	x2, x22
  40f818:	bl	402800 <memcpy@plt>
  40f81c:	adds	x23, x23, #0x1
  40f820:	add	x20, x20, x22
  40f824:	b.cs	40f84c <__fxstatat@plt+0xc88c>  // b.hs, b.nlast
  40f828:	ldrsw	x8, [sp, #24]
  40f82c:	tbz	w8, #31, 40f7f0 <__fxstatat@plt+0xc830>
  40f830:	add	w9, w8, #0x8
  40f834:	cmn	w8, #0x8
  40f838:	str	w9, [sp, #24]
  40f83c:	b.gt	40f7f0 <__fxstatat@plt+0xc830>
  40f840:	ldr	x9, [sp, #8]
  40f844:	add	x8, x9, x8
  40f848:	b	40f7fc <__fxstatat@plt+0xc83c>
  40f84c:	strb	wzr, [x20]
  40f850:	mov	x0, x19
  40f854:	ldp	x20, x19, [sp, #112]
  40f858:	ldp	x22, x21, [sp, #96]
  40f85c:	ldr	x23, [sp, #80]
  40f860:	ldp	x29, x30, [sp, #64]
  40f864:	add	sp, sp, #0x80
  40f868:	ret
  40f86c:	bl	40f66c <__fxstatat@plt+0xc6ac>
  40f870:	sub	sp, sp, #0x30
  40f874:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40f878:	ldr	x3, [x8, #1184]
  40f87c:	stp	x29, x30, [sp, #16]
  40f880:	add	x29, sp, #0x10
  40f884:	add	x0, x29, #0x18
  40f888:	add	x1, sp, #0x8
  40f88c:	mov	w2, #0xa                   	// #10
  40f890:	str	x19, [sp, #32]
  40f894:	str	xzr, [x29, #24]
  40f898:	str	xzr, [sp, #8]
  40f89c:	bl	402f40 <__getdelim@plt>
  40f8a0:	subs	x8, x0, #0x1
  40f8a4:	b.lt	40f8d0 <__fxstatat@plt+0xc910>  // b.tstop
  40f8a8:	ldr	x0, [x29, #24]
  40f8ac:	ldrb	w9, [x0, x8]
  40f8b0:	cmp	w9, #0xa
  40f8b4:	b.ne	40f8c0 <__fxstatat@plt+0xc900>  // b.any
  40f8b8:	strb	wzr, [x0, x8]
  40f8bc:	ldr	x0, [x29, #24]
  40f8c0:	bl	402860 <rpmatch@plt>
  40f8c4:	cmp	w0, #0x0
  40f8c8:	cset	w19, gt
  40f8cc:	b	40f8d4 <__fxstatat@plt+0xc914>
  40f8d0:	mov	w19, wzr
  40f8d4:	ldr	x0, [x29, #24]
  40f8d8:	bl	402cf0 <free@plt>
  40f8dc:	mov	w0, w19
  40f8e0:	ldr	x19, [sp, #32]
  40f8e4:	ldp	x29, x30, [sp, #16]
  40f8e8:	add	sp, sp, #0x30
  40f8ec:	ret
  40f8f0:	mov	x8, x1
  40f8f4:	mov	w1, #0x1                   	// #1
  40f8f8:	mov	w9, #0x1                   	// #1
  40f8fc:	cbz	x0, 40f934 <__fxstatat@plt+0xc974>
  40f900:	cbz	x8, 40f934 <__fxstatat@plt+0xc974>
  40f904:	umulh	x10, x8, x0
  40f908:	mov	x1, x8
  40f90c:	mov	x9, x0
  40f910:	cbz	x10, 40f934 <__fxstatat@plt+0xc974>
  40f914:	stp	x29, x30, [sp, #-16]!
  40f918:	mov	x29, sp
  40f91c:	bl	402f10 <__errno_location@plt>
  40f920:	mov	w8, #0xc                   	// #12
  40f924:	str	w8, [x0]
  40f928:	mov	x0, xzr
  40f92c:	ldp	x29, x30, [sp], #16
  40f930:	ret
  40f934:	mov	x0, x9
  40f938:	b	402af0 <calloc@plt>
  40f93c:	stp	x29, x30, [sp, #-32]!
  40f940:	str	x19, [sp, #16]
  40f944:	mov	x19, x0
  40f948:	mov	x29, sp
  40f94c:	cbz	x0, 40f974 <__fxstatat@plt+0xc9b4>
  40f950:	mov	x0, x19
  40f954:	bl	402e90 <__freading@plt>
  40f958:	cbz	w0, 40f974 <__fxstatat@plt+0xc9b4>
  40f95c:	ldrb	w8, [x19, #1]
  40f960:	tbz	w8, #0, 40f974 <__fxstatat@plt+0xc9b4>
  40f964:	mov	w2, #0x1                   	// #1
  40f968:	mov	x0, x19
  40f96c:	mov	x1, xzr
  40f970:	bl	40f9c4 <__fxstatat@plt+0xca04>
  40f974:	mov	x0, x19
  40f978:	ldr	x19, [sp, #16]
  40f97c:	ldp	x29, x30, [sp], #32
  40f980:	b	402dd0 <fflush@plt>
  40f984:	ldp	x9, x8, [x0, #32]
  40f988:	cmp	x8, x9
  40f98c:	b.ls	40f998 <__fxstatat@plt+0xc9d8>  // b.plast
  40f990:	mov	x0, xzr
  40f994:	ret
  40f998:	ldp	x9, x8, [x0, #8]
  40f99c:	ldrb	w10, [x0, #1]
  40f9a0:	sub	x8, x8, x9
  40f9a4:	tbnz	w10, #0, 40f9b0 <__fxstatat@plt+0xc9f0>
  40f9a8:	add	x0, x8, xzr
  40f9ac:	ret
  40f9b0:	ldr	x9, [x0, #88]
  40f9b4:	ldr	x10, [x0, #72]
  40f9b8:	sub	x9, x9, x10
  40f9bc:	add	x0, x8, x9
  40f9c0:	ret
  40f9c4:	stp	x29, x30, [sp, #-48]!
  40f9c8:	str	x21, [sp, #16]
  40f9cc:	stp	x20, x19, [sp, #32]
  40f9d0:	ldp	x9, x8, [x0, #8]
  40f9d4:	mov	w20, w2
  40f9d8:	mov	x19, x0
  40f9dc:	mov	x21, x1
  40f9e0:	cmp	x8, x9
  40f9e4:	mov	x29, sp
  40f9e8:	b.ne	40fa00 <__fxstatat@plt+0xca40>  // b.any
  40f9ec:	ldp	x9, x8, [x19, #32]
  40f9f0:	cmp	x8, x9
  40f9f4:	b.ne	40fa00 <__fxstatat@plt+0xca40>  // b.any
  40f9f8:	ldr	x8, [x19, #72]
  40f9fc:	cbz	x8, 40fa1c <__fxstatat@plt+0xca5c>
  40fa00:	mov	x0, x19
  40fa04:	mov	x1, x21
  40fa08:	mov	w2, w20
  40fa0c:	ldp	x20, x19, [sp, #32]
  40fa10:	ldr	x21, [sp, #16]
  40fa14:	ldp	x29, x30, [sp], #48
  40fa18:	b	402ce0 <fseeko@plt>
  40fa1c:	mov	x0, x19
  40fa20:	bl	402990 <fileno@plt>
  40fa24:	mov	x1, x21
  40fa28:	mov	w2, w20
  40fa2c:	bl	402950 <lseek@plt>
  40fa30:	cmn	x0, #0x1
  40fa34:	b.eq	40fa50 <__fxstatat@plt+0xca90>  // b.none
  40fa38:	ldr	w9, [x19]
  40fa3c:	mov	x8, x0
  40fa40:	mov	w0, wzr
  40fa44:	str	x8, [x19, #144]
  40fa48:	and	w9, w9, #0xffffffef
  40fa4c:	str	w9, [x19]
  40fa50:	ldp	x20, x19, [sp, #32]
  40fa54:	ldr	x21, [sp, #16]
  40fa58:	ldp	x29, x30, [sp], #48
  40fa5c:	ret
  40fa60:	sub	sp, sp, #0x40
  40fa64:	stp	x29, x30, [sp, #16]
  40fa68:	add	x29, sp, #0x10
  40fa6c:	cmp	x0, #0x0
  40fa70:	sub	x8, x29, #0x4
  40fa74:	stp	x20, x19, [sp, #48]
  40fa78:	csel	x20, x8, x0, eq  // eq = none
  40fa7c:	mov	x0, x20
  40fa80:	stp	x22, x21, [sp, #32]
  40fa84:	mov	x22, x2
  40fa88:	mov	x19, x1
  40fa8c:	bl	4027f0 <mbrtowc@plt>
  40fa90:	mov	x21, x0
  40fa94:	cbz	x22, 40fab8 <__fxstatat@plt+0xcaf8>
  40fa98:	cmn	x21, #0x2
  40fa9c:	b.cc	40fab8 <__fxstatat@plt+0xcaf8>  // b.lo, b.ul, b.last
  40faa0:	mov	w0, wzr
  40faa4:	bl	4100a4 <__fxstatat@plt+0xd0e4>
  40faa8:	tbnz	w0, #0, 40fab8 <__fxstatat@plt+0xcaf8>
  40faac:	ldrb	w8, [x19]
  40fab0:	mov	w21, #0x1                   	// #1
  40fab4:	str	w8, [x20]
  40fab8:	mov	x0, x21
  40fabc:	ldp	x20, x19, [sp, #48]
  40fac0:	ldp	x22, x21, [sp, #32]
  40fac4:	ldp	x29, x30, [sp, #16]
  40fac8:	add	sp, sp, #0x40
  40facc:	ret
  40fad0:	and	w9, w1, #0xf000
  40fad4:	mov	w8, w1
  40fad8:	cmp	w9, #0x1, lsl #12
  40fadc:	mov	x9, x0
  40fae0:	b.ne	40faf4 <__fxstatat@plt+0xcb34>  // b.any
  40fae4:	cbnz	x2, 40faf4 <__fxstatat@plt+0xcb34>
  40fae8:	and	w1, w8, #0xffffefff
  40faec:	mov	x0, x9
  40faf0:	b	402960 <mkfifo@plt>
  40faf4:	sub	sp, sp, #0x20
  40faf8:	str	x2, [sp, #8]
  40fafc:	add	x3, sp, #0x8
  40fb00:	mov	w0, wzr
  40fb04:	mov	x1, x9
  40fb08:	mov	w2, w8
  40fb0c:	stp	x29, x30, [sp, #16]
  40fb10:	add	x29, sp, #0x10
  40fb14:	bl	402890 <__xmknod@plt>
  40fb18:	ldp	x29, x30, [sp, #16]
  40fb1c:	add	sp, sp, #0x20
  40fb20:	ret
  40fb24:	sub	sp, sp, #0x40
  40fb28:	stp	x29, x30, [sp, #16]
  40fb2c:	add	x29, sp, #0x10
  40fb30:	add	x2, x29, #0x18
  40fb34:	mov	w1, wzr
  40fb38:	str	x21, [sp, #32]
  40fb3c:	stp	x20, x19, [sp, #48]
  40fb40:	mov	x19, x0
  40fb44:	bl	402d50 <acl_get_entry@plt>
  40fb48:	cmp	w0, #0x1
  40fb4c:	b.lt	40fba8 <__fxstatat@plt+0xcbe8>  // b.tstop
  40fb50:	mov	x21, #0x12                  	// #18
  40fb54:	mov	w20, #0x1                   	// #1
  40fb58:	movk	x21, #0x1, lsl #32
  40fb5c:	ldr	x0, [x29, #24]
  40fb60:	sub	x1, x29, #0x4
  40fb64:	bl	402aa0 <acl_get_tag_type@plt>
  40fb68:	tbnz	w0, #31, 40fba4 <__fxstatat@plt+0xcbe4>
  40fb6c:	ldur	w8, [x29, #-4]
  40fb70:	mov	w0, #0x1                   	// #1
  40fb74:	cmp	w8, #0x20
  40fb78:	b.hi	40fba8 <__fxstatat@plt+0xcbe8>  // b.pmore
  40fb7c:	lsl	x8, x20, x8
  40fb80:	tst	x8, x21
  40fb84:	b.eq	40fba8 <__fxstatat@plt+0xcbe8>  // b.none
  40fb88:	add	x2, x29, #0x18
  40fb8c:	mov	w1, #0x1                   	// #1
  40fb90:	mov	x0, x19
  40fb94:	bl	402d50 <acl_get_entry@plt>
  40fb98:	cmp	w0, #0x0
  40fb9c:	b.gt	40fb5c <__fxstatat@plt+0xcb9c>
  40fba0:	b	40fba8 <__fxstatat@plt+0xcbe8>
  40fba4:	mov	w0, #0xffffffff            	// #-1
  40fba8:	ldp	x20, x19, [sp, #48]
  40fbac:	ldr	x21, [sp, #32]
  40fbb0:	ldp	x29, x30, [sp, #16]
  40fbb4:	add	sp, sp, #0x40
  40fbb8:	ret
  40fbbc:	stp	x29, x30, [sp, #-16]!
  40fbc0:	mov	x29, sp
  40fbc4:	bl	402870 <acl_entries@plt>
  40fbc8:	cmp	w0, #0x0
  40fbcc:	cset	w0, gt
  40fbd0:	ldp	x29, x30, [sp], #16
  40fbd4:	ret
  40fbd8:	stp	x29, x30, [sp, #-32]!
  40fbdc:	str	x19, [sp, #16]
  40fbe0:	mov	x19, x0
  40fbe4:	ldr	x0, [x0, #8]
  40fbe8:	mov	x29, sp
  40fbec:	cbz	x0, 40fbf4 <__fxstatat@plt+0xcc34>
  40fbf0:	bl	402fb0 <acl_free@plt>
  40fbf4:	ldr	x0, [x19, #16]
  40fbf8:	cbz	x0, 40fc08 <__fxstatat@plt+0xcc48>
  40fbfc:	ldr	x19, [sp, #16]
  40fc00:	ldp	x29, x30, [sp], #32
  40fc04:	b	402fb0 <acl_free@plt>
  40fc08:	ldr	x19, [sp, #16]
  40fc0c:	ldp	x29, x30, [sp], #32
  40fc10:	ret
  40fc14:	stp	x29, x30, [sp, #-48]!
  40fc18:	str	x21, [sp, #16]
  40fc1c:	stp	x20, x19, [sp, #32]
  40fc20:	mov	x19, x3
  40fc24:	mov	w21, w2
  40fc28:	mov	x20, x0
  40fc2c:	movi	v0.2d, #0x0
  40fc30:	cmn	w1, #0x1
  40fc34:	mov	x29, sp
  40fc38:	stp	q0, q0, [x3]
  40fc3c:	str	w2, [x3]
  40fc40:	b.eq	40fc7c <__fxstatat@plt+0xccbc>  // b.none
  40fc44:	mov	w0, w1
  40fc48:	bl	402b60 <acl_get_fd@plt>
  40fc4c:	str	x0, [x19, #8]
  40fc50:	cbz	x0, 40fc90 <__fxstatat@plt+0xccd0>
  40fc54:	and	w8, w21, #0xf000
  40fc58:	cmp	w8, #0x4, lsl #12
  40fc5c:	b.ne	40fc74 <__fxstatat@plt+0xccb4>  // b.any
  40fc60:	mov	w1, #0x4000                	// #16384
  40fc64:	mov	x0, x20
  40fc68:	bl	402cd0 <acl_get_file@plt>
  40fc6c:	str	x0, [x19, #16]
  40fc70:	cbz	x0, 40fca4 <__fxstatat@plt+0xcce4>
  40fc74:	mov	w0, wzr
  40fc78:	b	40fca8 <__fxstatat@plt+0xcce8>
  40fc7c:	mov	w1, #0x8000                	// #32768
  40fc80:	mov	x0, x20
  40fc84:	bl	402cd0 <acl_get_file@plt>
  40fc88:	str	x0, [x19, #8]
  40fc8c:	cbnz	x0, 40fc54 <__fxstatat@plt+0xcc94>
  40fc90:	bl	402f10 <__errno_location@plt>
  40fc94:	ldr	w0, [x0]
  40fc98:	bl	410fcc <__fxstatat@plt+0xe00c>
  40fc9c:	sbfx	w0, w0, #0, #1
  40fca0:	b	40fca8 <__fxstatat@plt+0xcce8>
  40fca4:	mov	w0, #0xffffffff            	// #-1
  40fca8:	ldp	x20, x19, [sp, #32]
  40fcac:	ldr	x21, [sp, #16]
  40fcb0:	ldp	x29, x30, [sp], #48
  40fcb4:	ret
  40fcb8:	cmn	w1, #0x1
  40fcbc:	b.eq	40fccc <__fxstatat@plt+0xcd0c>  // b.none
  40fcc0:	mov	w0, w1
  40fcc4:	mov	w1, w2
  40fcc8:	b	402ae0 <fchmod@plt>
  40fccc:	mov	w1, w2
  40fcd0:	b	402a10 <chmod@plt>
  40fcd4:	sub	sp, sp, #0x50
  40fcd8:	stp	x29, x30, [sp, #16]
  40fcdc:	add	x29, sp, #0x10
  40fce0:	stp	x24, x23, [sp, #32]
  40fce4:	stp	x22, x21, [sp, #48]
  40fce8:	stp	x20, x19, [sp, #64]
  40fcec:	sturb	wzr, [x29, #-4]
  40fcf0:	ldr	w8, [x0]
  40fcf4:	mov	w19, w2
  40fcf8:	mov	x21, x0
  40fcfc:	mov	x20, x1
  40fd00:	ands	w22, w8, #0xe00
  40fd04:	b.eq	40fd34 <__fxstatat@plt+0xcd74>  // b.none
  40fd08:	cmn	w19, #0x1
  40fd0c:	b.eq	40fd24 <__fxstatat@plt+0xcd64>  // b.none
  40fd10:	mov	w0, w19
  40fd14:	mov	w1, w8
  40fd18:	bl	402ae0 <fchmod@plt>
  40fd1c:	cbnz	w0, 40fe00 <__fxstatat@plt+0xce40>
  40fd20:	b	40fd34 <__fxstatat@plt+0xcd74>
  40fd24:	mov	x0, x20
  40fd28:	mov	w1, w8
  40fd2c:	bl	402a10 <chmod@plt>
  40fd30:	cbnz	w0, 40fe00 <__fxstatat@plt+0xce40>
  40fd34:	sub	x4, x29, #0x4
  40fd38:	mov	x0, x21
  40fd3c:	mov	x1, x20
  40fd40:	mov	w2, w19
  40fd44:	mov	w3, wzr
  40fd48:	bl	40fe1c <__fxstatat@plt+0xce5c>
  40fd4c:	ldurb	w8, [x29, #-4]
  40fd50:	cbnz	w8, 40fe04 <__fxstatat@plt+0xce44>
  40fd54:	cbz	w0, 40fd94 <__fxstatat@plt+0xcdd4>
  40fd58:	bl	402f10 <__errno_location@plt>
  40fd5c:	ldr	w24, [x0]
  40fd60:	sub	x4, x29, #0x4
  40fd64:	mov	w3, #0x1                   	// #1
  40fd68:	mov	x0, x21
  40fd6c:	mov	x1, x20
  40fd70:	mov	w2, w19
  40fd74:	bl	40fe1c <__fxstatat@plt+0xce5c>
  40fd78:	ldurb	w23, [x29, #-4]
  40fd7c:	cbz	w24, 40fd8c <__fxstatat@plt+0xcdcc>
  40fd80:	bl	402f10 <__errno_location@plt>
  40fd84:	str	w24, [x0]
  40fd88:	mov	w0, #0xffffffff            	// #-1
  40fd8c:	cbz	w22, 40fdb4 <__fxstatat@plt+0xcdf4>
  40fd90:	b	40fe04 <__fxstatat@plt+0xce44>
  40fd94:	sub	x4, x29, #0x4
  40fd98:	mov	w3, #0x1                   	// #1
  40fd9c:	mov	x0, x21
  40fda0:	mov	x1, x20
  40fda4:	mov	w2, w19
  40fda8:	bl	40fe1c <__fxstatat@plt+0xce5c>
  40fdac:	ldurb	w23, [x29, #-4]
  40fdb0:	cbnz	w22, 40fe04 <__fxstatat@plt+0xce44>
  40fdb4:	cmp	w23, #0x1
  40fdb8:	b.eq	40fe04 <__fxstatat@plt+0xce44>  // b.none
  40fdbc:	cbz	w0, 40fdcc <__fxstatat@plt+0xce0c>
  40fdc0:	bl	402f10 <__errno_location@plt>
  40fdc4:	ldr	w22, [x0]
  40fdc8:	b	40fdd0 <__fxstatat@plt+0xce10>
  40fdcc:	mov	w22, wzr
  40fdd0:	ldr	w1, [x21]
  40fdd4:	cmn	w19, #0x1
  40fdd8:	b.eq	40fdec <__fxstatat@plt+0xce2c>  // b.none
  40fddc:	mov	w0, w19
  40fde0:	bl	402ae0 <fchmod@plt>
  40fde4:	cbnz	w22, 40fdf8 <__fxstatat@plt+0xce38>
  40fde8:	b	40fe04 <__fxstatat@plt+0xce44>
  40fdec:	mov	x0, x20
  40fdf0:	bl	402a10 <chmod@plt>
  40fdf4:	cbz	w22, 40fe04 <__fxstatat@plt+0xce44>
  40fdf8:	bl	402f10 <__errno_location@plt>
  40fdfc:	str	w22, [x0]
  40fe00:	mov	w0, #0xffffffff            	// #-1
  40fe04:	ldp	x20, x19, [sp, #64]
  40fe08:	ldp	x22, x21, [sp, #48]
  40fe0c:	ldp	x24, x23, [sp, #32]
  40fe10:	ldp	x29, x30, [sp, #16]
  40fe14:	add	sp, sp, #0x50
  40fe18:	ret
  40fe1c:	stp	x29, x30, [sp, #-64]!
  40fe20:	stp	x22, x21, [sp, #32]
  40fe24:	stp	x20, x19, [sp, #48]
  40fe28:	ldrb	w8, [x0, #24]
  40fe2c:	str	x23, [sp, #16]
  40fe30:	mov	x29, sp
  40fe34:	cbz	w8, 40fe54 <__fxstatat@plt+0xce94>
  40fe38:	mov	w23, wzr
  40fe3c:	mov	w0, w23
  40fe40:	ldp	x20, x19, [sp, #48]
  40fe44:	ldp	x22, x21, [sp, #32]
  40fe48:	ldr	x23, [sp, #16]
  40fe4c:	ldp	x29, x30, [sp], #64
  40fe50:	ret
  40fe54:	mov	w23, w2
  40fe58:	ldr	x2, [x0, #8]
  40fe5c:	mov	x22, x4
  40fe60:	mov	w21, w3
  40fe64:	mov	x19, x0
  40fe68:	mov	x20, x1
  40fe6c:	cbz	w3, 40fe98 <__fxstatat@plt+0xced8>
  40fe70:	cbz	x2, 40fe7c <__fxstatat@plt+0xcebc>
  40fe74:	mov	x0, x2
  40fe78:	bl	402fb0 <acl_free@plt>
  40fe7c:	ldr	w0, [x19]
  40fe80:	bl	402b50 <acl_from_mode@plt>
  40fe84:	mov	x2, x0
  40fe88:	str	x0, [x19, #8]
  40fe8c:	cbnz	x0, 40fe9c <__fxstatat@plt+0xcedc>
  40fe90:	mov	w23, #0xffffffff            	// #-1
  40fe94:	b	40fe3c <__fxstatat@plt+0xce7c>
  40fe98:	cbz	x2, 40fe38 <__fxstatat@plt+0xce78>
  40fe9c:	cmn	w23, #0x1
  40fea0:	b.eq	40fee4 <__fxstatat@plt+0xcf24>  // b.none
  40fea4:	mov	w0, w23
  40fea8:	mov	x1, x2
  40feac:	bl	402830 <acl_set_fd@plt>
  40feb0:	mov	w23, w0
  40feb4:	cbz	w0, 40fef8 <__fxstatat@plt+0xcf38>
  40feb8:	bl	402f10 <__errno_location@plt>
  40febc:	ldr	w0, [x0]
  40fec0:	bl	410fcc <__fxstatat@plt+0xe00c>
  40fec4:	tbnz	w0, #0, 40fe3c <__fxstatat@plt+0xce7c>
  40fec8:	mov	w8, #0x1                   	// #1
  40fecc:	strb	w8, [x19, #24]
  40fed0:	cbnz	w21, 40fe38 <__fxstatat@plt+0xce78>
  40fed4:	ldr	x0, [x19, #8]
  40fed8:	bl	40fb24 <__fxstatat@plt+0xcb64>
  40fedc:	cbnz	w0, 40fe3c <__fxstatat@plt+0xce7c>
  40fee0:	b	40fe38 <__fxstatat@plt+0xce78>
  40fee4:	mov	w1, #0x8000                	// #32768
  40fee8:	mov	x0, x20
  40feec:	bl	402b30 <acl_set_file@plt>
  40fef0:	mov	w23, w0
  40fef4:	cbnz	w0, 40feb8 <__fxstatat@plt+0xcef8>
  40fef8:	mov	w8, #0x1                   	// #1
  40fefc:	strb	w8, [x22]
  40ff00:	ldr	w8, [x19]
  40ff04:	and	w8, w8, #0xf000
  40ff08:	cmp	w8, #0x4, lsl #12
  40ff0c:	b.ne	40fe38 <__fxstatat@plt+0xce78>  // b.any
  40ff10:	cbz	w21, 40ff2c <__fxstatat@plt+0xcf6c>
  40ff14:	mov	x0, x20
  40ff18:	ldp	x20, x19, [sp, #48]
  40ff1c:	ldp	x22, x21, [sp, #32]
  40ff20:	ldr	x23, [sp, #16]
  40ff24:	ldp	x29, x30, [sp], #64
  40ff28:	b	4029a0 <acl_delete_def_file@plt>
  40ff2c:	ldr	x0, [x19, #16]
  40ff30:	cbz	x0, 40ff14 <__fxstatat@plt+0xcf54>
  40ff34:	bl	40fbbc <__fxstatat@plt+0xcbfc>
  40ff38:	cbz	w0, 40ff14 <__fxstatat@plt+0xcf54>
  40ff3c:	ldr	x2, [x19, #16]
  40ff40:	mov	x0, x20
  40ff44:	ldp	x20, x19, [sp, #48]
  40ff48:	ldp	x22, x21, [sp, #32]
  40ff4c:	ldr	x23, [sp, #16]
  40ff50:	mov	w1, #0x4000                	// #16384
  40ff54:	ldp	x29, x30, [sp], #64
  40ff58:	b	402b30 <acl_set_file@plt>
  40ff5c:	stp	x29, x30, [sp, #-48]!
  40ff60:	str	x21, [sp, #16]
  40ff64:	stp	x20, x19, [sp, #32]
  40ff68:	mov	x29, sp
  40ff6c:	mov	x20, x0
  40ff70:	bl	402970 <__fpending@plt>
  40ff74:	ldr	w21, [x20]
  40ff78:	mov	x19, x0
  40ff7c:	mov	x0, x20
  40ff80:	bl	410c8c <__fxstatat@plt+0xdccc>
  40ff84:	mov	w8, w0
  40ff88:	tbnz	w21, #5, 40ffb0 <__fxstatat@plt+0xcff0>
  40ff8c:	cmp	w8, #0x0
  40ff90:	csetm	w0, ne  // ne = any
  40ff94:	cbnz	x19, 40ffc0 <__fxstatat@plt+0xd000>
  40ff98:	cbz	w8, 40ffc0 <__fxstatat@plt+0xd000>
  40ff9c:	bl	402f10 <__errno_location@plt>
  40ffa0:	ldr	w8, [x0]
  40ffa4:	cmp	w8, #0x9
  40ffa8:	csetm	w0, ne  // ne = any
  40ffac:	b	40ffc0 <__fxstatat@plt+0xd000>
  40ffb0:	cbnz	w8, 40ffbc <__fxstatat@plt+0xcffc>
  40ffb4:	bl	402f10 <__errno_location@plt>
  40ffb8:	str	wzr, [x0]
  40ffbc:	mov	w0, #0xffffffff            	// #-1
  40ffc0:	ldp	x20, x19, [sp, #32]
  40ffc4:	ldr	x21, [sp, #16]
  40ffc8:	ldp	x29, x30, [sp], #48
  40ffcc:	ret
  40ffd0:	stp	x29, x30, [sp, #-64]!
  40ffd4:	str	x23, [sp, #16]
  40ffd8:	stp	x22, x21, [sp, #32]
  40ffdc:	stp	x20, x19, [sp, #48]
  40ffe0:	mov	x29, sp
  40ffe4:	bl	4028d0 <opendir@plt>
  40ffe8:	mov	x19, x0
  40ffec:	cbz	x0, 410058 <__fxstatat@plt+0xd098>
  40fff0:	mov	x0, x19
  40fff4:	bl	402e00 <dirfd@plt>
  40fff8:	cmp	w0, #0x2
  40fffc:	b.hi	410058 <__fxstatat@plt+0xd098>  // b.pmore
  410000:	mov	w1, #0x406                 	// #1030
  410004:	mov	w2, #0x3                   	// #3
  410008:	bl	410d20 <__fxstatat@plt+0xdd60>
  41000c:	tbnz	w0, #31, 410038 <__fxstatat@plt+0xd078>
  410010:	mov	w22, w0
  410014:	bl	402bb0 <fdopendir@plt>
  410018:	mov	x21, x0
  41001c:	bl	402f10 <__errno_location@plt>
  410020:	ldr	w23, [x0]
  410024:	mov	x20, x0
  410028:	cbnz	x21, 410048 <__fxstatat@plt+0xd088>
  41002c:	mov	w0, w22
  410030:	bl	402b80 <close@plt>
  410034:	b	410048 <__fxstatat@plt+0xd088>
  410038:	bl	402f10 <__errno_location@plt>
  41003c:	ldr	w23, [x0]
  410040:	mov	x20, x0
  410044:	mov	x21, xzr
  410048:	mov	x0, x19
  41004c:	bl	402b70 <closedir@plt>
  410050:	mov	x19, x21
  410054:	str	w23, [x20]
  410058:	mov	x0, x19
  41005c:	ldp	x20, x19, [sp, #48]
  410060:	ldp	x22, x21, [sp, #32]
  410064:	ldr	x23, [sp, #16]
  410068:	ldp	x29, x30, [sp], #64
  41006c:	ret
  410070:	mov	x1, x0
  410074:	mov	w0, wzr
  410078:	b	402900 <clock_gettime@plt>
  41007c:	sub	sp, sp, #0x20
  410080:	mov	x1, sp
  410084:	mov	w0, wzr
  410088:	stp	x29, x30, [sp, #16]
  41008c:	add	x29, sp, #0x10
  410090:	bl	402900 <clock_gettime@plt>
  410094:	ldp	x0, x1, [sp]
  410098:	ldp	x29, x30, [sp, #16]
  41009c:	add	sp, sp, #0x20
  4100a0:	ret
  4100a4:	stp	x29, x30, [sp, #-32]!
  4100a8:	mov	x1, xzr
  4100ac:	str	x19, [sp, #16]
  4100b0:	mov	x29, sp
  4100b4:	bl	402fa0 <setlocale@plt>
  4100b8:	cbz	x0, 4100e4 <__fxstatat@plt+0xd124>
  4100bc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4100c0:	add	x1, x1, #0x150
  4100c4:	mov	x19, x0
  4100c8:	bl	402c80 <strcmp@plt>
  4100cc:	cbz	w0, 4100ec <__fxstatat@plt+0xd12c>
  4100d0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4100d4:	add	x1, x1, #0x152
  4100d8:	mov	x0, x19
  4100dc:	bl	402c80 <strcmp@plt>
  4100e0:	cbz	w0, 4100ec <__fxstatat@plt+0xd12c>
  4100e4:	mov	w0, #0x1                   	// #1
  4100e8:	b	4100f0 <__fxstatat@plt+0xd130>
  4100ec:	mov	w0, wzr
  4100f0:	ldr	x19, [sp, #16]
  4100f4:	ldp	x29, x30, [sp], #32
  4100f8:	ret
  4100fc:	ldrb	w9, [x0]
  410100:	cbz	w9, 410120 <__fxstatat@plt+0xd160>
  410104:	mov	x8, xzr
  410108:	add	x10, x0, #0x1
  41010c:	ror	x8, x8, #55
  410110:	add	x8, x8, w9, uxtb
  410114:	ldrb	w9, [x10], #1
  410118:	cbnz	w9, 41010c <__fxstatat@plt+0xd14c>
  41011c:	b	410124 <__fxstatat@plt+0xd164>
  410120:	mov	x8, xzr
  410124:	udiv	x9, x8, x1
  410128:	msub	x0, x9, x1, x8
  41012c:	ret
  410130:	stp	x29, x30, [sp, #-16]!
  410134:	mov	w0, #0xe                   	// #14
  410138:	mov	x29, sp
  41013c:	bl	4029d0 <nl_langinfo@plt>
  410140:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  410144:	add	x8, x8, #0xf14
  410148:	cmp	x0, #0x0
  41014c:	csel	x8, x8, x0, eq  // eq = none
  410150:	ldrb	w9, [x8]
  410154:	adrp	x10, 414000 <__fxstatat@plt+0x11040>
  410158:	add	x10, x10, #0x158
  41015c:	cmp	w9, #0x0
  410160:	csel	x0, x10, x8, eq  // eq = none
  410164:	ldp	x29, x30, [sp], #16
  410168:	ret
  41016c:	sub	sp, sp, #0xe0
  410170:	stp	x29, x30, [sp, #208]
  410174:	add	x29, sp, #0xd0
  410178:	stp	x3, x4, [x29, #-72]
  41017c:	stp	x5, x6, [x29, #-56]
  410180:	stur	x7, [x29, #-40]
  410184:	stp	q1, q2, [sp, #16]
  410188:	stp	q3, q4, [sp, #48]
  41018c:	str	q0, [sp]
  410190:	stp	q5, q6, [sp, #80]
  410194:	str	q7, [sp, #112]
  410198:	tbnz	w2, #6, 4101a4 <__fxstatat@plt+0xd1e4>
  41019c:	mov	w3, wzr
  4101a0:	b	4101fc <__fxstatat@plt+0xd23c>
  4101a4:	mov	x9, #0xffffffffffffffd8    	// #-40
  4101a8:	mov	x11, sp
  4101ac:	sub	x12, x29, #0x48
  4101b0:	movk	x9, #0xff80, lsl #32
  4101b4:	add	x10, x29, #0x10
  4101b8:	mov	x8, #0xffffffffffffffd8    	// #-40
  4101bc:	add	x11, x11, #0x80
  4101c0:	add	x12, x12, #0x28
  4101c4:	stp	x11, x9, [x29, #-16]
  4101c8:	stp	x10, x12, [x29, #-32]
  4101cc:	tbz	w8, #31, 4101ec <__fxstatat@plt+0xd22c>
  4101d0:	add	w9, w8, #0x8
  4101d4:	cmn	w8, #0x8
  4101d8:	stur	w9, [x29, #-8]
  4101dc:	b.gt	4101ec <__fxstatat@plt+0xd22c>
  4101e0:	ldur	x9, [x29, #-24]
  4101e4:	add	x8, x9, x8
  4101e8:	b	4101f8 <__fxstatat@plt+0xd238>
  4101ec:	ldur	x8, [x29, #-32]
  4101f0:	add	x9, x8, #0x8
  4101f4:	stur	x9, [x29, #-32]
  4101f8:	ldr	w3, [x8]
  4101fc:	bl	402ef0 <openat@plt>
  410200:	bl	40de44 <__fxstatat@plt+0xae84>
  410204:	ldp	x29, x30, [sp, #208]
  410208:	add	sp, sp, #0xe0
  41020c:	ret
  410210:	stp	x29, x30, [sp, #-32]!
  410214:	str	x19, [sp, #16]
  410218:	mov	x19, x0
  41021c:	mov	w0, #0x18                  	// #24
  410220:	mov	x29, sp
  410224:	bl	40f358 <__fxstatat@plt+0xc398>
  410228:	str	x19, [x0]
  41022c:	ldr	x19, [sp, #16]
  410230:	stp	xzr, xzr, [x0, #8]
  410234:	ldp	x29, x30, [sp], #32
  410238:	ret
  41023c:	stp	x29, x30, [sp, #-32]!
  410240:	str	x19, [sp, #16]
  410244:	mov	x29, sp
  410248:	bl	4103e8 <__fxstatat@plt+0xd428>
  41024c:	cbz	x0, 410264 <__fxstatat@plt+0xd2a4>
  410250:	mov	x19, x0
  410254:	mov	w0, #0x18                  	// #24
  410258:	bl	40f358 <__fxstatat@plt+0xc398>
  41025c:	stp	xzr, xzr, [x0, #8]
  410260:	str	x19, [x0]
  410264:	ldr	x19, [sp, #16]
  410268:	ldp	x29, x30, [sp], #32
  41026c:	ret
  410270:	ldr	x0, [x0]
  410274:	ret
  410278:	sub	sp, sp, #0x60
  41027c:	stp	x29, x30, [sp, #16]
  410280:	stp	x26, x25, [sp, #32]
  410284:	stp	x24, x23, [sp, #48]
  410288:	stp	x22, x21, [sp, #64]
  41028c:	stp	x20, x19, [sp, #80]
  410290:	mov	x22, x0
  410294:	ldr	x20, [x0]
  410298:	ldr	x25, [x22, #8]!
  41029c:	ldr	x24, [x0, #16]
  4102a0:	mov	x19, x0
  4102a4:	mov	x21, x1
  4102a8:	add	x23, x1, #0x1
  4102ac:	add	x29, sp, #0x10
  4102b0:	cmp	x24, x21
  4102b4:	b.cs	410308 <__fxstatat@plt+0xd348>  // b.hs, b.nlast
  4102b8:	mov	x2, xzr
  4102bc:	mov	x8, x24
  4102c0:	mov	w9, #0xff                  	// #255
  4102c4:	bfi	x9, x8, #8, #56
  4102c8:	cmp	x9, x21
  4102cc:	add	x2, x2, #0x1
  4102d0:	mov	x8, x9
  4102d4:	b.cc	4102c0 <__fxstatat@plt+0xd300>  // b.lo, b.ul, b.last
  4102d8:	add	x1, sp, #0x8
  4102dc:	mov	x0, x20
  4102e0:	add	x26, sp, #0x8
  4102e4:	bl	410628 <__fxstatat@plt+0xd668>
  4102e8:	ldrb	w8, [x26], #1
  4102ec:	mov	w9, #0xff                  	// #255
  4102f0:	bfi	x9, x24, #8, #56
  4102f4:	cmp	x9, x21
  4102f8:	bfi	x8, x25, #8, #56
  4102fc:	mov	x25, x8
  410300:	mov	x24, x9
  410304:	b.cc	4102e8 <__fxstatat@plt+0xd328>  // b.lo, b.ul, b.last
  410308:	mov	x0, x25
  41030c:	subs	x10, x24, x21
  410310:	b.eq	410340 <__fxstatat@plt+0xd380>  // b.none
  410314:	udiv	x8, x10, x23
  410318:	msub	x10, x8, x23, x10
  41031c:	udiv	x9, x0, x23
  410320:	sub	x11, x24, x10
  410324:	msub	x25, x9, x23, x0
  410328:	cmp	x0, x11
  41032c:	sub	x24, x10, #0x1
  410330:	b.hi	4102b0 <__fxstatat@plt+0xd2f0>  // b.pmore
  410334:	mov	x0, x25
  410338:	stp	x9, x8, [x19, #8]
  41033c:	b	410344 <__fxstatat@plt+0xd384>
  410340:	stp	xzr, xzr, [x22]
  410344:	ldp	x20, x19, [sp, #80]
  410348:	ldp	x22, x21, [sp, #64]
  41034c:	ldp	x24, x23, [sp, #48]
  410350:	ldp	x26, x25, [sp, #32]
  410354:	ldp	x29, x30, [sp, #16]
  410358:	add	sp, sp, #0x60
  41035c:	ret
  410360:	stp	x29, x30, [sp, #-32]!
  410364:	mov	w1, #0x18                  	// #24
  410368:	mov	x2, #0xffffffffffffffff    	// #-1
  41036c:	str	x19, [sp, #16]
  410370:	mov	x29, sp
  410374:	mov	x19, x0
  410378:	bl	402e10 <__explicit_bzero_chk@plt>
  41037c:	mov	x0, x19
  410380:	ldr	x19, [sp, #16]
  410384:	ldp	x29, x30, [sp], #32
  410388:	b	402cf0 <free@plt>
  41038c:	stp	x29, x30, [sp, #-48]!
  410390:	stp	x22, x21, [sp, #16]
  410394:	stp	x20, x19, [sp, #32]
  410398:	mov	x19, x0
  41039c:	ldr	x0, [x0]
  4103a0:	mov	x29, sp
  4103a4:	bl	41077c <__fxstatat@plt+0xd7bc>
  4103a8:	mov	w20, w0
  4103ac:	bl	402f10 <__errno_location@plt>
  4103b0:	ldr	w22, [x0]
  4103b4:	mov	x21, x0
  4103b8:	mov	w1, #0x18                  	// #24
  4103bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4103c0:	mov	x0, x19
  4103c4:	bl	402e10 <__explicit_bzero_chk@plt>
  4103c8:	mov	x0, x19
  4103cc:	bl	402cf0 <free@plt>
  4103d0:	str	w22, [x21]
  4103d4:	mov	w0, w20
  4103d8:	ldp	x20, x19, [sp, #32]
  4103dc:	ldp	x22, x21, [sp, #16]
  4103e0:	ldp	x29, x30, [sp], #48
  4103e4:	ret
  4103e8:	sub	sp, sp, #0x40
  4103ec:	stp	x29, x30, [sp, #16]
  4103f0:	stp	x22, x21, [sp, #32]
  4103f4:	stp	x20, x19, [sp, #48]
  4103f8:	add	x29, sp, #0x10
  4103fc:	cbz	x1, 41042c <__fxstatat@plt+0xd46c>
  410400:	mov	x21, x1
  410404:	mov	x20, x0
  410408:	cbz	x0, 41044c <__fxstatat@plt+0xd48c>
  41040c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  410410:	add	x1, x1, #0x15e
  410414:	mov	x0, x20
  410418:	bl	41100c <__fxstatat@plt+0xe04c>
  41041c:	mov	x22, x0
  410420:	cbnz	x0, 410450 <__fxstatat@plt+0xd490>
  410424:	mov	x19, xzr
  410428:	b	410600 <__fxstatat@plt+0xd640>
  41042c:	mov	w0, #0x1038                	// #4152
  410430:	bl	40f358 <__fxstatat@plt+0xc398>
  410434:	adrp	x8, 410000 <__fxstatat@plt+0xd040>
  410438:	add	x8, x8, #0x7c8
  41043c:	mov	x19, x0
  410440:	stp	xzr, x8, [x0]
  410444:	str	xzr, [x0, #16]
  410448:	b	410600 <__fxstatat@plt+0xd640>
  41044c:	mov	x22, xzr
  410450:	mov	w0, #0x1038                	// #4152
  410454:	bl	40f358 <__fxstatat@plt+0xc398>
  410458:	adrp	x8, 410000 <__fxstatat@plt+0xd040>
  41045c:	mov	x19, x0
  410460:	add	x8, x8, #0x7c8
  410464:	stp	x22, x8, [x0]
  410468:	str	x20, [x0, #16]
  41046c:	cbz	x22, 410490 <__fxstatat@plt+0xd4d0>
  410470:	cmp	x21, #0x1, lsl #12
  410474:	mov	w8, #0x1000                	// #4096
  410478:	add	x1, x19, #0x18
  41047c:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  410480:	mov	x0, x22
  410484:	mov	w2, wzr
  410488:	bl	402920 <setvbuf@plt>
  41048c:	b	410600 <__fxstatat@plt+0xd640>
  410490:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  410494:	add	x0, x0, #0x180
  410498:	mov	w1, wzr
  41049c:	str	xzr, [x19, #24]
  4104a0:	add	x20, x19, #0x20
  4104a4:	bl	402a20 <open@plt>
  4104a8:	tbnz	w0, #31, 4104e4 <__fxstatat@plt+0xd524>
  4104ac:	cmp	x21, #0x800
  4104b0:	mov	w8, #0x800                 	// #2048
  4104b4:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  4104b8:	mov	x1, x20
  4104bc:	mov	w22, w0
  4104c0:	bl	402e30 <read@plt>
  4104c4:	mov	x21, x0
  4104c8:	mov	w0, w22
  4104cc:	bl	402b80 <close@plt>
  4104d0:	cmp	x21, #0x1
  4104d4:	b.lt	4104e4 <__fxstatat@plt+0xd524>  // b.tstop
  4104d8:	cmp	x21, #0x7ff
  4104dc:	b.ls	4104e8 <__fxstatat@plt+0xd528>  // b.plast
  4104e0:	b	4105f8 <__fxstatat@plt+0xd638>
  4104e4:	mov	x21, xzr
  4104e8:	mov	w8, #0x800                 	// #2048
  4104ec:	sub	x8, x8, x21
  4104f0:	cmp	x8, #0x10
  4104f4:	mov	w9, #0x10                  	// #16
  4104f8:	mov	x0, sp
  4104fc:	mov	x1, xzr
  410500:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  410504:	bl	402ad0 <gettimeofday@plt>
  410508:	add	x0, x20, x21
  41050c:	mov	x1, sp
  410510:	mov	x2, x22
  410514:	bl	402800 <memcpy@plt>
  410518:	add	x22, x22, x21
  41051c:	cmp	x22, #0x7ff
  410520:	b.hi	4105f8 <__fxstatat@plt+0xd638>  // b.pmore
  410524:	mov	w8, #0x800                 	// #2048
  410528:	sub	x8, x8, x22
  41052c:	cmp	x8, #0x4
  410530:	mov	w9, #0x4                   	// #4
  410534:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410538:	bl	4029c0 <getpid@plt>
  41053c:	str	w0, [sp]
  410540:	add	x0, x20, x22
  410544:	mov	x1, sp
  410548:	mov	x2, x21
  41054c:	bl	402800 <memcpy@plt>
  410550:	add	x22, x21, x22
  410554:	cmp	x22, #0x7ff
  410558:	b.hi	4105f8 <__fxstatat@plt+0xd638>  // b.pmore
  41055c:	mov	w8, #0x800                 	// #2048
  410560:	sub	x8, x8, x22
  410564:	cmp	x8, #0x4
  410568:	mov	w9, #0x4                   	// #4
  41056c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410570:	bl	402a40 <getppid@plt>
  410574:	str	w0, [sp]
  410578:	add	x0, x20, x22
  41057c:	mov	x1, sp
  410580:	mov	x2, x21
  410584:	bl	402800 <memcpy@plt>
  410588:	add	x22, x21, x22
  41058c:	cmp	x22, #0x7ff
  410590:	b.hi	4105f8 <__fxstatat@plt+0xd638>  // b.pmore
  410594:	mov	w8, #0x800                 	// #2048
  410598:	sub	x8, x8, x22
  41059c:	cmp	x8, #0x4
  4105a0:	mov	w9, #0x4                   	// #4
  4105a4:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4105a8:	bl	4028c0 <getuid@plt>
  4105ac:	str	w0, [sp]
  4105b0:	add	x0, x20, x22
  4105b4:	mov	x1, sp
  4105b8:	mov	x2, x21
  4105bc:	bl	402800 <memcpy@plt>
  4105c0:	add	x22, x21, x22
  4105c4:	cmp	x22, #0x7ff
  4105c8:	b.hi	4105f8 <__fxstatat@plt+0xd638>  // b.pmore
  4105cc:	mov	w8, #0x800                 	// #2048
  4105d0:	sub	x8, x8, x22
  4105d4:	cmp	x8, #0x4
  4105d8:	mov	w9, #0x4                   	// #4
  4105dc:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4105e0:	bl	402d20 <getgid@plt>
  4105e4:	str	w0, [sp]
  4105e8:	add	x0, x20, x22
  4105ec:	mov	x1, sp
  4105f0:	mov	x2, x21
  4105f4:	bl	402800 <memcpy@plt>
  4105f8:	mov	x0, x20
  4105fc:	bl	410a80 <__fxstatat@plt+0xdac0>
  410600:	mov	x0, x19
  410604:	ldp	x20, x19, [sp, #48]
  410608:	ldp	x22, x21, [sp, #32]
  41060c:	ldp	x29, x30, [sp, #16]
  410610:	add	sp, sp, #0x40
  410614:	ret
  410618:	str	x1, [x0, #8]
  41061c:	ret
  410620:	str	x1, [x0, #16]
  410624:	ret
  410628:	stp	x29, x30, [sp, #-80]!
  41062c:	stp	x24, x23, [sp, #32]
  410630:	stp	x22, x21, [sp, #48]
  410634:	stp	x20, x19, [sp, #64]
  410638:	ldr	x3, [x0]
  41063c:	mov	x21, x2
  410640:	mov	x19, x0
  410644:	mov	x20, x1
  410648:	str	x25, [sp, #16]
  41064c:	mov	x29, sp
  410650:	cbz	x3, 4106c0 <__fxstatat@plt+0xd700>
  410654:	mov	w1, #0x1                   	// #1
  410658:	mov	x0, x20
  41065c:	mov	x2, x21
  410660:	bl	402c20 <fread_unlocked@plt>
  410664:	mov	x23, x0
  410668:	bl	402f10 <__errno_location@plt>
  41066c:	subs	x21, x21, x23
  410670:	b.eq	410764 <__fxstatat@plt+0xd7a4>  // b.none
  410674:	mov	x22, x0
  410678:	ldr	x8, [x19]
  41067c:	ldr	w9, [x22]
  410680:	add	x20, x20, x23
  410684:	ldr	w8, [x8]
  410688:	lsl	w8, w8, #26
  41068c:	and	w8, w9, w8, asr #31
  410690:	str	w8, [x22]
  410694:	ldp	x8, x0, [x19, #8]
  410698:	blr	x8
  41069c:	ldr	x3, [x19]
  4106a0:	mov	w1, #0x1                   	// #1
  4106a4:	mov	x0, x20
  4106a8:	mov	x2, x21
  4106ac:	bl	402c20 <fread_unlocked@plt>
  4106b0:	mov	x23, x0
  4106b4:	subs	x21, x21, x0
  4106b8:	b.ne	410678 <__fxstatat@plt+0xd6b8>  // b.any
  4106bc:	b	410764 <__fxstatat@plt+0xd7a4>
  4106c0:	ldr	x24, [x19, #24]
  4106c4:	add	x22, x19, #0x838
  4106c8:	sub	x8, x22, x24
  4106cc:	cmp	x24, x21
  4106d0:	add	x1, x8, #0x800
  4106d4:	b.cs	410744 <__fxstatat@plt+0xd784>  // b.hs, b.nlast
  4106d8:	add	x23, x19, #0x20
  4106dc:	mov	w25, #0x800                 	// #2048
  4106e0:	b	410700 <__fxstatat@plt+0xd740>
  4106e4:	mov	x0, x23
  4106e8:	mov	x1, x22
  4106ec:	bl	410838 <__fxstatat@plt+0xd878>
  4106f0:	cmp	x21, #0x800
  4106f4:	mov	x1, x22
  4106f8:	mov	w24, #0x800                 	// #2048
  4106fc:	b.ls	41074c <__fxstatat@plt+0xd78c>  // b.plast
  410700:	mov	x0, x20
  410704:	mov	x2, x24
  410708:	bl	402800 <memcpy@plt>
  41070c:	add	x20, x20, x24
  410710:	tst	x20, #0x7
  410714:	sub	x21, x21, x24
  410718:	b.ne	4106e4 <__fxstatat@plt+0xd724>  // b.any
  41071c:	cmp	x21, #0x800
  410720:	b.cc	4106e4 <__fxstatat@plt+0xd724>  // b.lo, b.ul, b.last
  410724:	mov	x0, x23
  410728:	mov	x1, x20
  41072c:	bl	410838 <__fxstatat@plt+0xd878>
  410730:	subs	x21, x21, #0x800
  410734:	add	x20, x20, #0x800
  410738:	b.ne	41071c <__fxstatat@plt+0xd75c>  // b.any
  41073c:	mov	x8, xzr
  410740:	b	410760 <__fxstatat@plt+0xd7a0>
  410744:	mov	x25, x24
  410748:	mov	x22, x1
  41074c:	mov	x0, x20
  410750:	mov	x1, x22
  410754:	mov	x2, x21
  410758:	bl	402800 <memcpy@plt>
  41075c:	sub	x8, x25, x21
  410760:	str	x8, [x19, #24]
  410764:	ldp	x20, x19, [sp, #64]
  410768:	ldp	x22, x21, [sp, #48]
  41076c:	ldp	x24, x23, [sp, #32]
  410770:	ldr	x25, [sp, #16]
  410774:	ldp	x29, x30, [sp], #80
  410778:	ret
  41077c:	stp	x29, x30, [sp, #-32]!
  410780:	stp	x20, x19, [sp, #16]
  410784:	ldr	x19, [x0]
  410788:	mov	w1, #0x1038                	// #4152
  41078c:	mov	x2, #0xffffffffffffffff    	// #-1
  410790:	mov	x29, sp
  410794:	mov	x20, x0
  410798:	bl	402e10 <__explicit_bzero_chk@plt>
  41079c:	mov	x0, x20
  4107a0:	bl	402cf0 <free@plt>
  4107a4:	cbz	x19, 4107b8 <__fxstatat@plt+0xd7f8>
  4107a8:	mov	x0, x19
  4107ac:	ldp	x20, x19, [sp, #16]
  4107b0:	ldp	x29, x30, [sp], #32
  4107b4:	b	410c8c <__fxstatat@plt+0xdccc>
  4107b8:	ldp	x20, x19, [sp, #16]
  4107bc:	mov	w0, wzr
  4107c0:	ldp	x29, x30, [sp], #32
  4107c4:	ret
  4107c8:	stp	x29, x30, [sp, #-48]!
  4107cc:	stp	x22, x21, [sp, #16]
  4107d0:	stp	x20, x19, [sp, #32]
  4107d4:	mov	x29, sp
  4107d8:	cbz	x0, 410834 <__fxstatat@plt+0xd874>
  4107dc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4107e0:	ldr	w20, [x8, #1048]
  4107e4:	mov	x19, x0
  4107e8:	bl	402f10 <__errno_location@plt>
  4107ec:	ldr	w21, [x0]
  4107f0:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  4107f4:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  4107f8:	add	x8, x8, #0x171
  4107fc:	add	x9, x9, #0x161
  410800:	cmp	w21, #0x0
  410804:	csel	x1, x9, x8, eq  // eq = none
  410808:	mov	w2, #0x5                   	// #5
  41080c:	mov	x0, xzr
  410810:	bl	402e70 <dcgettext@plt>
  410814:	mov	x22, x0
  410818:	mov	x0, x19
  41081c:	bl	40d320 <__fxstatat@plt+0xa360>
  410820:	mov	x3, x0
  410824:	mov	w0, w20
  410828:	mov	w1, w21
  41082c:	mov	x2, x22
  410830:	bl	402850 <error@plt>
  410834:	bl	402bd0 <abort@plt>
  410838:	ldr	x9, [x0, #2064]
  41083c:	ldr	x10, [x0, #2056]
  410840:	ldr	x13, [x0, #2048]
  410844:	mov	x8, xzr
  410848:	add	x9, x9, #0x1
  41084c:	add	x15, x9, x10
  410850:	add	x10, x0, #0x400
  410854:	str	x9, [x0, #2064]
  410858:	add	x9, x0, x8
  41085c:	ldr	x11, [x9]
  410860:	ldr	x12, [x9, #1024]
  410864:	eon	x13, x13, x13, lsl #21
  410868:	and	x14, x11, #0x7f8
  41086c:	ldr	x14, [x0, x14]
  410870:	add	x12, x13, x12
  410874:	add	x13, x12, x15
  410878:	eor	x12, x12, x12, lsr #5
  41087c:	add	x13, x13, x14
  410880:	str	x13, [x9]
  410884:	lsr	x13, x13, #8
  410888:	and	x13, x13, #0x7f8
  41088c:	ldr	x13, [x0, x13]
  410890:	add	x14, x1, x8
  410894:	add	x8, x8, #0x20
  410898:	add	x11, x13, x11
  41089c:	str	x11, [x14]
  4108a0:	ldr	x13, [x9, #8]
  4108a4:	ldr	x15, [x9, #1032]
  4108a8:	and	x16, x13, #0x7f8
  4108ac:	ldr	x16, [x0, x16]
  4108b0:	add	x12, x15, x12
  4108b4:	add	x11, x12, x11
  4108b8:	eor	x12, x12, x12, lsl #12
  4108bc:	add	x11, x11, x16
  4108c0:	str	x11, [x9, #8]
  4108c4:	lsr	x11, x11, #8
  4108c8:	and	x11, x11, #0x7f8
  4108cc:	ldr	x11, [x0, x11]
  4108d0:	add	x11, x11, x13
  4108d4:	str	x11, [x14, #8]
  4108d8:	ldr	x13, [x9, #16]
  4108dc:	ldr	x15, [x9, #1040]
  4108e0:	and	x16, x13, #0x7f8
  4108e4:	ldr	x16, [x0, x16]
  4108e8:	add	x12, x15, x12
  4108ec:	add	x11, x12, x11
  4108f0:	eor	x12, x12, x12, lsr #33
  4108f4:	add	x11, x11, x16
  4108f8:	str	x11, [x9, #16]
  4108fc:	lsr	x11, x11, #8
  410900:	and	x11, x11, #0x7f8
  410904:	ldr	x11, [x0, x11]
  410908:	add	x11, x11, x13
  41090c:	str	x11, [x14, #16]
  410910:	ldr	x15, [x9, #24]
  410914:	ldr	x13, [x9, #1048]
  410918:	and	x16, x15, #0x7f8
  41091c:	ldr	x16, [x0, x16]
  410920:	add	x13, x13, x12
  410924:	add	x11, x13, x11
  410928:	add	x11, x11, x16
  41092c:	str	x11, [x9, #24]
  410930:	lsr	x9, x11, #8
  410934:	and	x9, x9, #0x7f8
  410938:	ldr	x11, [x0, x9]
  41093c:	add	x9, x0, x8
  410940:	cmp	x9, x10
  410944:	add	x15, x11, x15
  410948:	str	x15, [x14, #24]
  41094c:	b.cc	410858 <__fxstatat@plt+0xd898>  // b.lo, b.ul, b.last
  410950:	mov	x10, xzr
  410954:	add	x11, x0, #0x800
  410958:	add	x12, x1, x8
  41095c:	ldr	x16, [x9, x10]
  410960:	add	x14, x9, x10
  410964:	sub	x17, x14, #0x400
  410968:	ldr	x17, [x17]
  41096c:	and	x18, x16, #0x7f8
  410970:	ldr	x18, [x0, x18]
  410974:	eon	x13, x13, x13, lsl #21
  410978:	add	x13, x13, x17
  41097c:	add	x15, x13, x15
  410980:	add	x15, x15, x18
  410984:	str	x15, [x9, x10]
  410988:	lsr	x15, x15, #8
  41098c:	and	x15, x15, #0x7f8
  410990:	ldr	x15, [x0, x15]
  410994:	add	x17, x0, x10
  410998:	add	x17, x17, x8
  41099c:	sub	x18, x14, #0x3f8
  4109a0:	add	x15, x15, x16
  4109a4:	str	x15, [x12, x10]
  4109a8:	ldr	x16, [x17, #8]
  4109ac:	ldr	x18, [x18]
  4109b0:	eor	x13, x13, x13, lsr #5
  4109b4:	and	x2, x16, #0x7f8
  4109b8:	ldr	x2, [x0, x2]
  4109bc:	add	x13, x18, x13
  4109c0:	add	x15, x13, x15
  4109c4:	add	x18, x1, x10
  4109c8:	add	x15, x15, x2
  4109cc:	str	x15, [x17, #8]
  4109d0:	lsr	x15, x15, #8
  4109d4:	and	x15, x15, #0x7f8
  4109d8:	ldr	x15, [x0, x15]
  4109dc:	add	x18, x18, x8
  4109e0:	sub	x2, x14, #0x3f0
  4109e4:	eor	x13, x13, x13, lsl #12
  4109e8:	add	x15, x15, x16
  4109ec:	str	x15, [x18, #8]
  4109f0:	ldr	x16, [x17, #16]
  4109f4:	ldr	x2, [x2]
  4109f8:	and	x3, x16, #0x7f8
  4109fc:	ldr	x3, [x0, x3]
  410a00:	add	x13, x2, x13
  410a04:	add	x15, x13, x15
  410a08:	eor	x13, x13, x13, lsr #33
  410a0c:	add	x15, x15, x3
  410a10:	str	x15, [x17, #16]
  410a14:	lsr	x15, x15, #8
  410a18:	and	x15, x15, #0x7f8
  410a1c:	ldr	x15, [x0, x15]
  410a20:	add	x15, x15, x16
  410a24:	str	x15, [x18, #16]
  410a28:	ldr	x16, [x17, #24]
  410a2c:	sub	x18, x14, #0x3e8
  410a30:	ldr	x18, [x18]
  410a34:	add	x14, x14, #0x20
  410a38:	and	x2, x16, #0x7f8
  410a3c:	ldr	x2, [x0, x2]
  410a40:	add	x13, x18, x13
  410a44:	add	x15, x13, x15
  410a48:	cmp	x14, x11
  410a4c:	add	x15, x15, x2
  410a50:	str	x15, [x17, #24]
  410a54:	lsr	x15, x15, #8
  410a58:	and	x15, x15, #0x7f8
  410a5c:	ldr	x15, [x0, x15]
  410a60:	add	x17, x12, x10
  410a64:	add	x10, x10, #0x20
  410a68:	add	x15, x15, x16
  410a6c:	str	x15, [x17, #24]
  410a70:	b.cc	41095c <__fxstatat@plt+0xd99c>  // b.lo, b.ul, b.last
  410a74:	str	x13, [x0, #2048]
  410a78:	str	x15, [x0, #2056]
  410a7c:	ret
  410a80:	mov	x11, #0x4b7c                	// #19324
  410a84:	mov	x12, #0xc862                	// #51298
  410a88:	mov	x15, #0x12a0                	// #4768
  410a8c:	mov	x13, #0x5524                	// #21796
  410a90:	mov	x16, #0xe0ce                	// #57550
  410a94:	mov	x14, #0x9315                	// #37653
  410a98:	mov	x17, #0x89ed                	// #35309
  410a9c:	mov	x8, #0xc0ab                	// #49323
  410aa0:	movk	x11, #0xa288, lsl #16
  410aa4:	movk	x12, #0xc73a, lsl #16
  410aa8:	movk	x15, #0x3d47, lsl #16
  410aac:	movk	x13, #0x4a59, lsl #16
  410ab0:	movk	x16, #0x8355, lsl #16
  410ab4:	movk	x14, #0xa5a0, lsl #16
  410ab8:	movk	x17, #0xcbfc, lsl #16
  410abc:	movk	x8, #0x6c44, lsl #16
  410ac0:	movk	x11, #0x4677, lsl #32
  410ac4:	movk	x12, #0xb322, lsl #32
  410ac8:	movk	x15, #0xa505, lsl #32
  410acc:	movk	x13, #0x2e82, lsl #32
  410ad0:	movk	x16, #0x53db, lsl #32
  410ad4:	movk	x14, #0x4a0f, lsl #32
  410ad8:	movk	x17, #0x5bf2, lsl #32
  410adc:	movk	x8, #0x704f, lsl #32
  410ae0:	add	x9, x0, #0x20
  410ae4:	movk	x11, #0x647c, lsl #48
  410ae8:	movk	x12, #0xb9f8, lsl #48
  410aec:	movk	x15, #0x8c0e, lsl #48
  410af0:	movk	x13, #0xb29b, lsl #48
  410af4:	movk	x16, #0x82f0, lsl #48
  410af8:	movk	x14, #0x48fe, lsl #48
  410afc:	movk	x17, #0xae98, lsl #48
  410b00:	movk	x8, #0x98f5, lsl #48
  410b04:	mov	x10, #0xfffffffffffffff8    	// #-8
  410b08:	ldp	x18, x1, [x9, #-32]
  410b0c:	add	x10, x10, #0x8
  410b10:	cmp	x10, #0xf8
  410b14:	add	x11, x18, x11
  410b18:	ldp	x2, x18, [x9, #-16]
  410b1c:	add	x12, x1, x12
  410b20:	add	x15, x2, x15
  410b24:	ldp	x1, x2, [x9]
  410b28:	add	x13, x18, x13
  410b2c:	add	x16, x1, x16
  410b30:	ldp	x18, x1, [x9, #16]
  410b34:	add	x14, x2, x14
  410b38:	sub	x11, x11, x16
  410b3c:	add	x8, x1, x8
  410b40:	add	x17, x18, x17
  410b44:	eor	x14, x14, x8, lsr #9
  410b48:	add	x8, x8, x11
  410b4c:	sub	x12, x12, x14
  410b50:	eor	x17, x17, x11, lsl #9
  410b54:	add	x11, x12, x11
  410b58:	sub	x15, x15, x17
  410b5c:	eor	x8, x8, x12, lsr #23
  410b60:	add	x12, x12, x15
  410b64:	sub	x13, x13, x8
  410b68:	eor	x11, x11, x15, lsl #15
  410b6c:	sub	x16, x16, x11
  410b70:	eor	x12, x12, x13, lsr #14
  410b74:	add	x15, x13, x15
  410b78:	add	x13, x13, x16
  410b7c:	sub	x14, x14, x12
  410b80:	eor	x15, x15, x16, lsl #20
  410b84:	eor	x13, x13, x14, lsr #17
  410b88:	add	x16, x14, x16
  410b8c:	sub	x17, x17, x15
  410b90:	sub	x8, x8, x13
  410b94:	add	x14, x14, x17
  410b98:	eor	x16, x16, x17, lsl #14
  410b9c:	add	x17, x8, x17
  410ba0:	stp	x11, x12, [x9, #-32]
  410ba4:	stp	x15, x13, [x9, #-16]
  410ba8:	stp	x16, x14, [x9]
  410bac:	stp	x17, x8, [x9, #16]
  410bb0:	add	x9, x9, #0x40
  410bb4:	b.cc	410b08 <__fxstatat@plt+0xdb48>  // b.lo, b.ul, b.last
  410bb8:	add	x9, x0, #0x20
  410bbc:	mov	x10, #0xfffffffffffffff8    	// #-8
  410bc0:	ldp	x18, x1, [x9, #-32]
  410bc4:	add	x10, x10, #0x8
  410bc8:	cmp	x10, #0xf8
  410bcc:	add	x11, x18, x11
  410bd0:	ldp	x2, x18, [x9, #-16]
  410bd4:	add	x12, x1, x12
  410bd8:	add	x15, x2, x15
  410bdc:	ldp	x1, x2, [x9]
  410be0:	add	x13, x18, x13
  410be4:	add	x16, x1, x16
  410be8:	ldp	x18, x1, [x9, #16]
  410bec:	add	x14, x2, x14
  410bf0:	sub	x11, x11, x16
  410bf4:	add	x8, x1, x8
  410bf8:	add	x17, x18, x17
  410bfc:	eor	x14, x14, x8, lsr #9
  410c00:	add	x8, x8, x11
  410c04:	sub	x12, x12, x14
  410c08:	eor	x17, x17, x11, lsl #9
  410c0c:	add	x11, x12, x11
  410c10:	sub	x15, x15, x17
  410c14:	eor	x8, x8, x12, lsr #23
  410c18:	add	x12, x12, x15
  410c1c:	sub	x13, x13, x8
  410c20:	eor	x11, x11, x15, lsl #15
  410c24:	sub	x16, x16, x11
  410c28:	eor	x12, x12, x13, lsr #14
  410c2c:	add	x15, x13, x15
  410c30:	add	x13, x13, x16
  410c34:	sub	x14, x14, x12
  410c38:	eor	x15, x15, x16, lsl #20
  410c3c:	eor	x13, x13, x14, lsr #17
  410c40:	add	x16, x14, x16
  410c44:	sub	x17, x17, x15
  410c48:	sub	x8, x8, x13
  410c4c:	add	x14, x14, x17
  410c50:	eor	x16, x16, x17, lsl #14
  410c54:	add	x17, x8, x17
  410c58:	stp	x11, x12, [x9, #-32]
  410c5c:	stp	x15, x13, [x9, #-16]
  410c60:	stp	x16, x14, [x9]
  410c64:	stp	x17, x8, [x9, #16]
  410c68:	add	x9, x9, #0x40
  410c6c:	b.cc	410bc0 <__fxstatat@plt+0xdc00>  // b.lo, b.ul, b.last
  410c70:	movi	v0.2d, #0x0
  410c74:	str	xzr, [x0, #2064]
  410c78:	str	q0, [x0, #2048]
  410c7c:	ret
  410c80:	mov	w2, #0x3                   	// #3
  410c84:	mov	w1, wzr
  410c88:	b	410d20 <__fxstatat@plt+0xdd60>
  410c8c:	stp	x29, x30, [sp, #-48]!
  410c90:	str	x21, [sp, #16]
  410c94:	stp	x20, x19, [sp, #32]
  410c98:	mov	x29, sp
  410c9c:	mov	x19, x0
  410ca0:	bl	402990 <fileno@plt>
  410ca4:	tbnz	w0, #31, 410d0c <__fxstatat@plt+0xdd4c>
  410ca8:	mov	x0, x19
  410cac:	bl	402e90 <__freading@plt>
  410cb0:	cbz	w0, 410cd0 <__fxstatat@plt+0xdd10>
  410cb4:	mov	x0, x19
  410cb8:	bl	402990 <fileno@plt>
  410cbc:	mov	w2, #0x1                   	// #1
  410cc0:	mov	x1, xzr
  410cc4:	bl	402950 <lseek@plt>
  410cc8:	cmn	x0, #0x1
  410ccc:	b.eq	410d0c <__fxstatat@plt+0xdd4c>  // b.none
  410cd0:	mov	x0, x19
  410cd4:	bl	40f93c <__fxstatat@plt+0xc97c>
  410cd8:	cbz	w0, 410d0c <__fxstatat@plt+0xdd4c>
  410cdc:	bl	402f10 <__errno_location@plt>
  410ce0:	ldr	w21, [x0]
  410ce4:	mov	x20, x0
  410ce8:	mov	x0, x19
  410cec:	bl	4029b0 <fclose@plt>
  410cf0:	cbz	w21, 410cfc <__fxstatat@plt+0xdd3c>
  410cf4:	mov	w0, #0xffffffff            	// #-1
  410cf8:	str	w21, [x20]
  410cfc:	ldp	x20, x19, [sp, #32]
  410d00:	ldr	x21, [sp, #16]
  410d04:	ldp	x29, x30, [sp], #48
  410d08:	ret
  410d0c:	mov	x0, x19
  410d10:	ldp	x20, x19, [sp, #32]
  410d14:	ldr	x21, [sp, #16]
  410d18:	ldp	x29, x30, [sp], #48
  410d1c:	b	4029b0 <fclose@plt>
  410d20:	sub	sp, sp, #0x100
  410d24:	stp	x29, x30, [sp, #208]
  410d28:	add	x29, sp, #0xd0
  410d2c:	mov	x8, #0xffffffffffffffd0    	// #-48
  410d30:	mov	x9, sp
  410d34:	sub	x10, x29, #0x50
  410d38:	stp	x20, x19, [sp, #240]
  410d3c:	mov	w19, w0
  410d40:	movk	x8, #0xff80, lsl #32
  410d44:	add	x11, x29, #0x30
  410d48:	cmp	w1, #0xb
  410d4c:	add	x9, x9, #0x80
  410d50:	add	x10, x10, #0x30
  410d54:	stp	x22, x21, [sp, #224]
  410d58:	stp	x2, x3, [x29, #-80]
  410d5c:	stp	x4, x5, [x29, #-64]
  410d60:	stp	x6, x7, [x29, #-48]
  410d64:	stp	q1, q2, [sp, #16]
  410d68:	stp	q3, q4, [sp, #48]
  410d6c:	str	q0, [sp]
  410d70:	stp	q5, q6, [sp, #80]
  410d74:	str	q7, [sp, #112]
  410d78:	stp	x9, x8, [x29, #-16]
  410d7c:	stp	x11, x10, [x29, #-32]
  410d80:	b.hi	410dcc <__fxstatat@plt+0xde0c>  // b.pmore
  410d84:	mov	w8, #0x1                   	// #1
  410d88:	lsl	w8, w8, w1
  410d8c:	mov	w9, #0x514                 	// #1300
  410d90:	tst	w8, w9
  410d94:	b.ne	410e04 <__fxstatat@plt+0xde44>  // b.any
  410d98:	mov	w9, #0xa0a                 	// #2570
  410d9c:	tst	w8, w9
  410da0:	b.ne	410df8 <__fxstatat@plt+0xde38>  // b.any
  410da4:	cbnz	w1, 410dcc <__fxstatat@plt+0xde0c>
  410da8:	ldursw	x8, [x29, #-8]
  410dac:	tbz	w8, #31, 410eac <__fxstatat@plt+0xdeec>
  410db0:	add	w9, w8, #0x8
  410db4:	cmn	w8, #0x8
  410db8:	stur	w9, [x29, #-8]
  410dbc:	b.gt	410eac <__fxstatat@plt+0xdeec>
  410dc0:	ldur	x9, [x29, #-24]
  410dc4:	add	x8, x9, x8
  410dc8:	b	410eb8 <__fxstatat@plt+0xdef8>
  410dcc:	sub	w8, w1, #0x400
  410dd0:	cmp	w8, #0xa
  410dd4:	b.hi	410e88 <__fxstatat@plt+0xdec8>  // b.pmore
  410dd8:	mov	w9, #0x1                   	// #1
  410ddc:	lsl	w9, w9, w8
  410de0:	mov	w10, #0x285                 	// #645
  410de4:	tst	w9, w10
  410de8:	b.ne	410e04 <__fxstatat@plt+0xde44>  // b.any
  410dec:	mov	w10, #0x502                 	// #1282
  410df0:	tst	w9, w10
  410df4:	b.eq	410e5c <__fxstatat@plt+0xde9c>  // b.none
  410df8:	mov	w0, w19
  410dfc:	bl	402db0 <fcntl@plt>
  410e00:	b	410e40 <__fxstatat@plt+0xde80>
  410e04:	ldursw	x8, [x29, #-8]
  410e08:	tbz	w8, #31, 410e28 <__fxstatat@plt+0xde68>
  410e0c:	add	w9, w8, #0x8
  410e10:	cmn	w8, #0x8
  410e14:	stur	w9, [x29, #-8]
  410e18:	b.gt	410e28 <__fxstatat@plt+0xde68>
  410e1c:	ldur	x9, [x29, #-24]
  410e20:	add	x8, x9, x8
  410e24:	b	410e34 <__fxstatat@plt+0xde74>
  410e28:	ldur	x8, [x29, #-32]
  410e2c:	add	x9, x8, #0x8
  410e30:	stur	x9, [x29, #-32]
  410e34:	ldr	w2, [x8]
  410e38:	mov	w0, w19
  410e3c:	bl	402db0 <fcntl@plt>
  410e40:	mov	w20, w0
  410e44:	mov	w0, w20
  410e48:	ldp	x20, x19, [sp, #240]
  410e4c:	ldp	x22, x21, [sp, #224]
  410e50:	ldp	x29, x30, [sp, #208]
  410e54:	add	sp, sp, #0x100
  410e58:	ret
  410e5c:	cmp	w8, #0x6
  410e60:	b.ne	410e88 <__fxstatat@plt+0xdec8>  // b.any
  410e64:	ldursw	x8, [x29, #-8]
  410e68:	tbz	w8, #31, 410ec8 <__fxstatat@plt+0xdf08>
  410e6c:	add	w9, w8, #0x8
  410e70:	cmn	w8, #0x8
  410e74:	stur	w9, [x29, #-8]
  410e78:	b.gt	410ec8 <__fxstatat@plt+0xdf08>
  410e7c:	ldur	x9, [x29, #-24]
  410e80:	add	x8, x9, x8
  410e84:	b	410ed4 <__fxstatat@plt+0xdf14>
  410e88:	ldursw	x8, [x29, #-8]
  410e8c:	tbz	w8, #31, 410f34 <__fxstatat@plt+0xdf74>
  410e90:	add	w9, w8, #0x8
  410e94:	cmn	w8, #0x8
  410e98:	stur	w9, [x29, #-8]
  410e9c:	b.gt	410f34 <__fxstatat@plt+0xdf74>
  410ea0:	ldur	x9, [x29, #-24]
  410ea4:	add	x8, x9, x8
  410ea8:	b	410f40 <__fxstatat@plt+0xdf80>
  410eac:	ldur	x8, [x29, #-32]
  410eb0:	add	x9, x8, #0x8
  410eb4:	stur	x9, [x29, #-32]
  410eb8:	ldr	w2, [x8]
  410ebc:	mov	w0, w19
  410ec0:	mov	w1, wzr
  410ec4:	b	410e3c <__fxstatat@plt+0xde7c>
  410ec8:	ldur	x8, [x29, #-32]
  410ecc:	add	x9, x8, #0x8
  410ed0:	stur	x9, [x29, #-32]
  410ed4:	adrp	x22, 425000 <__fxstatat@plt+0x22040>
  410ed8:	ldr	w9, [x22, #2744]
  410edc:	ldr	w21, [x8]
  410ee0:	tbnz	w9, #31, 410f5c <__fxstatat@plt+0xdf9c>
  410ee4:	mov	w1, #0x406                 	// #1030
  410ee8:	mov	w0, w19
  410eec:	mov	w2, w21
  410ef0:	bl	402db0 <fcntl@plt>
  410ef4:	mov	w20, w0
  410ef8:	tbz	w0, #31, 410f50 <__fxstatat@plt+0xdf90>
  410efc:	bl	402f10 <__errno_location@plt>
  410f00:	ldr	w8, [x0]
  410f04:	cmp	w8, #0x16
  410f08:	b.ne	410f50 <__fxstatat@plt+0xdf90>  // b.any
  410f0c:	mov	w0, w19
  410f10:	mov	w1, wzr
  410f14:	mov	w2, w21
  410f18:	bl	402db0 <fcntl@plt>
  410f1c:	mov	w20, w0
  410f20:	tbnz	w0, #31, 410e44 <__fxstatat@plt+0xde84>
  410f24:	mov	w8, #0xffffffff            	// #-1
  410f28:	str	w8, [x22, #2744]
  410f2c:	mov	w8, #0x1                   	// #1
  410f30:	b	410f7c <__fxstatat@plt+0xdfbc>
  410f34:	ldur	x8, [x29, #-32]
  410f38:	add	x9, x8, #0x8
  410f3c:	stur	x9, [x29, #-32]
  410f40:	ldr	x2, [x8]
  410f44:	mov	w0, w19
  410f48:	bl	402db0 <fcntl@plt>
  410f4c:	b	410e40 <__fxstatat@plt+0xde80>
  410f50:	mov	w8, #0x1                   	// #1
  410f54:	str	w8, [x22, #2744]
  410f58:	b	410e44 <__fxstatat@plt+0xde84>
  410f5c:	mov	w0, w19
  410f60:	mov	w1, wzr
  410f64:	mov	w2, w21
  410f68:	bl	402db0 <fcntl@plt>
  410f6c:	ldr	w8, [x22, #2744]
  410f70:	mov	w20, w0
  410f74:	cmn	w8, #0x1
  410f78:	cset	w8, eq  // eq = none
  410f7c:	cbz	w8, 410e44 <__fxstatat@plt+0xde84>
  410f80:	tbnz	w20, #31, 410e44 <__fxstatat@plt+0xde84>
  410f84:	mov	w1, #0x1                   	// #1
  410f88:	mov	w0, w20
  410f8c:	bl	402db0 <fcntl@plt>
  410f90:	tbnz	w0, #31, 410fac <__fxstatat@plt+0xdfec>
  410f94:	orr	w2, w0, #0x1
  410f98:	mov	w1, #0x2                   	// #2
  410f9c:	mov	w0, w20
  410fa0:	bl	402db0 <fcntl@plt>
  410fa4:	cmn	w0, #0x1
  410fa8:	b.ne	410e44 <__fxstatat@plt+0xde84>  // b.any
  410fac:	bl	402f10 <__errno_location@plt>
  410fb0:	ldr	w21, [x0]
  410fb4:	mov	x19, x0
  410fb8:	mov	w0, w20
  410fbc:	bl	402b80 <close@plt>
  410fc0:	str	w21, [x19]
  410fc4:	mov	w20, #0xffffffff            	// #-1
  410fc8:	b	410e44 <__fxstatat@plt+0xde84>
  410fcc:	mov	w8, w0
  410fd0:	cmp	w0, #0x26
  410fd4:	mov	w0, wzr
  410fd8:	b.hi	410ff8 <__fxstatat@plt+0xe038>  // b.pmore
  410fdc:	mov	w9, w8
  410fe0:	mov	w10, #0x1                   	// #1
  410fe4:	lsl	x9, x10, x9
  410fe8:	mov	x10, #0x410000              	// #4259840
  410fec:	movk	x10, #0x40, lsl #32
  410ff0:	tst	x9, x10
  410ff4:	b.ne	411000 <__fxstatat@plt+0xe040>  // b.any
  410ff8:	cmp	w8, #0x5f
  410ffc:	b.ne	411004 <__fxstatat@plt+0xe044>  // b.any
  411000:	ret
  411004:	mov	w0, #0x1                   	// #1
  411008:	ret
  41100c:	stp	x29, x30, [sp, #-48]!
  411010:	stp	x22, x21, [sp, #16]
  411014:	stp	x20, x19, [sp, #32]
  411018:	mov	x29, sp
  41101c:	mov	x20, x1
  411020:	bl	4029e0 <fopen@plt>
  411024:	mov	x19, x0
  411028:	cbz	x0, 4110a4 <__fxstatat@plt+0xe0e4>
  41102c:	mov	x0, x19
  411030:	bl	402990 <fileno@plt>
  411034:	cmp	w0, #0x2
  411038:	b.hi	4110a4 <__fxstatat@plt+0xe0e4>  // b.pmore
  41103c:	bl	410c80 <__fxstatat@plt+0xdcc0>
  411040:	tbnz	w0, #31, 411088 <__fxstatat@plt+0xe0c8>
  411044:	mov	w21, w0
  411048:	mov	x0, x19
  41104c:	bl	410c8c <__fxstatat@plt+0xdccc>
  411050:	cbnz	w0, 411068 <__fxstatat@plt+0xe0a8>
  411054:	mov	w0, w21
  411058:	mov	x1, x20
  41105c:	bl	402ac0 <fdopen@plt>
  411060:	mov	x19, x0
  411064:	cbnz	x0, 4110a4 <__fxstatat@plt+0xe0e4>
  411068:	bl	402f10 <__errno_location@plt>
  41106c:	ldr	w22, [x0]
  411070:	mov	x20, x0
  411074:	mov	w0, w21
  411078:	bl	402b80 <close@plt>
  41107c:	mov	x19, xzr
  411080:	str	w22, [x20]
  411084:	b	4110a4 <__fxstatat@plt+0xe0e4>
  411088:	bl	402f10 <__errno_location@plt>
  41108c:	ldr	w21, [x0]
  411090:	mov	x20, x0
  411094:	mov	x0, x19
  411098:	bl	410c8c <__fxstatat@plt+0xdccc>
  41109c:	mov	x19, xzr
  4110a0:	str	w21, [x20]
  4110a4:	mov	x0, x19
  4110a8:	ldp	x20, x19, [sp, #32]
  4110ac:	ldp	x22, x21, [sp, #16]
  4110b0:	ldp	x29, x30, [sp], #48
  4110b4:	ret
  4110b8:	stp	x29, x30, [sp, #-64]!
  4110bc:	mov	x29, sp
  4110c0:	stp	x19, x20, [sp, #16]
  4110c4:	adrp	x20, 424000 <__fxstatat@plt+0x21040>
  4110c8:	add	x20, x20, #0xdd0
  4110cc:	stp	x21, x22, [sp, #32]
  4110d0:	adrp	x21, 424000 <__fxstatat@plt+0x21040>
  4110d4:	add	x21, x21, #0xdc8
  4110d8:	sub	x20, x20, x21
  4110dc:	mov	w22, w0
  4110e0:	stp	x23, x24, [sp, #48]
  4110e4:	mov	x23, x1
  4110e8:	mov	x24, x2
  4110ec:	bl	4027b0 <mbrtowc@plt-0x40>
  4110f0:	cmp	xzr, x20, asr #3
  4110f4:	b.eq	411120 <__fxstatat@plt+0xe160>  // b.none
  4110f8:	asr	x20, x20, #3
  4110fc:	mov	x19, #0x0                   	// #0
  411100:	ldr	x3, [x21, x19, lsl #3]
  411104:	mov	x2, x24
  411108:	add	x19, x19, #0x1
  41110c:	mov	x1, x23
  411110:	mov	w0, w22
  411114:	blr	x3
  411118:	cmp	x20, x19
  41111c:	b.ne	411100 <__fxstatat@plt+0xe140>  // b.any
  411120:	ldp	x19, x20, [sp, #16]
  411124:	ldp	x21, x22, [sp, #32]
  411128:	ldp	x23, x24, [sp, #48]
  41112c:	ldp	x29, x30, [sp], #64
  411130:	ret
  411134:	nop
  411138:	ret
  41113c:	nop
  411140:	adrp	x2, 425000 <__fxstatat@plt+0x22040>
  411144:	mov	x1, #0x0                   	// #0
  411148:	ldr	x2, [x2, #1016]
  41114c:	b	4028e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000411150 <.fini>:
  411150:	stp	x29, x30, [sp, #-16]!
  411154:	mov	x29, sp
  411158:	ldp	x29, x30, [sp], #16
  41115c:	ret
