$date
  Thu Oct  3 14:45:12 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_srg_4 $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # si $end
$var reg 4 $ q[3:0] $end
$var reg 1 % so $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var reg 1 ( si $end
$var reg 4 ) q[3:0] $end
$var reg 1 * so $end
$var reg 4 + shift[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b0000 $
0%
0&
1'
0(
b0000 )
0*
b0000 +
#5000000
1!
1&
#10000000
0!
0&
#15000000
1!
1&
#20000000
0!
0"
1#
0&
0'
1(
#25000000
1!
b0001 $
1&
b0001 )
b0001 +
#30000000
0!
0#
0&
0(
#35000000
1!
b0010 $
1&
b0010 )
b0010 +
#40000000
0!
1#
0&
1(
#45000000
1!
b0101 $
1&
b0101 )
b0101 +
#50000000
0!
0&
#55000000
1!
b1011 $
1%
1&
b1011 )
1*
b1011 +
#60000000
0!
0#
0&
0(
#65000000
1!
b0110 $
0%
1&
b0110 )
0*
b0110 +
#70000000
0!
0&
#75000000
1!
b1100 $
1%
1&
b1100 )
1*
b1100 +
#80000000
0!
0&
#85000000
1!
b1000 $
1&
b1000 )
b1000 +
#90000000
0!
0&
#95000000
1!
b0000 $
0%
1&
b0000 )
0*
b0000 +
#100000000
