
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.27 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.30    0.57 ^ _16_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net10 (net)
                  0.03    0.00    0.57 ^ output10/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.20    0.77 ^ output10/X (sky130_fd_sc_hd__buf_2)
                                         O[2] (net)
                  0.17    0.00    0.77 ^ O[2] (out)
                                  0.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  6.98   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.30    0.57 ^ _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.03    0.00    0.57 ^ output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.20    0.77 ^ output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.17    0.00    0.77 ^ O[0] (out)
                                  0.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  6.98   slack (MET)


Startpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.30    0.57 ^ _17_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net9 (net)
                  0.03    0.00    0.57 ^ output9/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.20    0.77 ^ output9/X (sky130_fd_sc_hd__buf_2)
                                         O[1] (net)
                  0.17    0.00    0.77 ^ O[1] (out)
                                  0.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  6.98   slack (MET)


Startpoint: D[7] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v D[7] (in)
                                         D[7] (net)
                  0.01    0.00    2.00 v input7/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.04    0.09    2.09 v input7/X (sky130_fd_sc_hd__buf_1)
                                         net7 (net)
                  0.04    0.00    2.09 v _10_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.07    0.52    2.61 v _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.07    0.00    2.61 v _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.61   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.10   10.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.24 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: D[3] (input port clocked by clk)
Endpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v D[3] (in)
                                         D[3] (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.03    0.08    2.08 v input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.03    0.00    2.08 v _11_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.22    2.30 v _11_/X (sky130_fd_sc_hd__or2_1)
                                         _05_ (net)
                  0.05    0.00    2.30 v _12_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.04    0.29    2.59 v _12_/X (sky130_fd_sc_hd__a211o_1)
                                         _01_ (net)
                  0.04    0.00    2.59 v _17_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.10   10.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.24 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                         -0.11    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)


Startpoint: D[2] (input port clocked by clk)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[2] (in)
                                         D[2] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.10    2.11 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.08    0.00    2.11 ^ _08_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.03    2.14 v _08_/Y (sky130_fd_sc_hd__inv_2)
                                         _03_ (net)
                  0.02    0.00    2.14 v _13_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.11    2.25 ^ _13_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.10    0.00    2.25 ^ _14_/A2 (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.04    0.13    2.38 ^ _14_/X (sky130_fd_sc_hd__o21ba_1)
                                         _07_ (net)
                  0.04    0.00    2.38 ^ _15_/A2 (sky130_fd_sc_hd__o21bai_1)
     1    0.00    0.04    0.05    2.43 v _15_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _02_ (net)
                  0.04    0.00    2.43 v _18_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.10   10.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.24 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                         -0.11    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.43   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



worst slack corner Typical: 6.9805
