[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   2344       tick       3094593       1433973       1384748       3094593 
      2   2344       tick       4378701       2142721       2126938       4378701 
      3   2344       tick       4384208       2145027       2128441       4384208 
      4   2344       tick       4376495       2141894       2124883       4376495 
      5   2344       tick       4403701       2154346       2104819       4403701 
      6   2344       tick       4377206       2142450       2123018       4377206 
      7   2344       tick       4379681       2143627       2121370       4379681 
      8   2344       tick       4382357       2144522       2123272       4382357 
      9   2344       tick       4389572       2146902       2128727       4389572 
     10   2344       tick       4376708       2141927       2126443       4376708 
     11   2344       tick       4372393       2139780       2123992       4372393 
     12   2344       tick       4375513       2140706       2122367       4375513 
     13   2344       tick       4378720       2142251       2125449       4378720 
     14   2344       tick       4391333       2148339       2117526       4391333 
     15   2344       tick       4399751       2152729       2111690       4399751 
     16   2344       tick       4398836       2152359       2105400       4398836 
     17   2344       tick       4398206       2152458       2109407       4398206 
     18   2344       tick       4388844       2147846       2114627       4388844 
     19   2344       exit       4111177       2012217       1990633       4111177 
