{"Nicholas C. Gloy": [0, ["Performance issues in correlated branch prediction schemes", ["Nicholas C. Gloy", "Michael D. Smith", "Cliff Young"], "https://doi.org/10.1109/MICRO.1995.476808", 12, "micro", 1995]], "Ravi Nair": [0, ["Dynamic path-based branch correlation", ["Ravi Nair"], "https://doi.org/10.1109/MICRO.1995.476809", 9, "micro", 1995]], "Brad Calder": [0, ["The predictability of branches in libraries", ["Brad Calder", "Dirk Grunwald", "Amitabh Srivastava"], "https://doi.org/10.1109/MICRO.1995.476810", 11, "micro", 1995], ["A system level perspective on branch architecture performance", ["Brad Calder", "Dirk Grunwald", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.1995.476827", 8, "micro", 1995]], "Pritpal S. Ahuja": [0, ["The performance impact of incomplete bypassing in processor pipelines", ["Pritpal S. Ahuja", "Douglas W. Clark", "Anne Rogers"], "https://doi.org/10.1109/MICRO.1995.476811", 10, "micro", 1995]], "Vasanth Bala": [0, ["Efficient instruction scheduling using finite state automata", ["Vasanth Bala", "Norman Rubin"], "https://doi.org/10.1109/MICRO.1995.476812", 11, "micro", 1995]], "Michael S. Schlansker": [0, ["Critical path reduction for scalar programs", ["Michael S. Schlansker", "Vinod Kathail"], "https://doi.org/10.1109/MICRO.1995.476813", 13, "micro", 1995]], "Andrew S. Huang": [0, ["A limit study of local memory requirements using value reuse profiles", ["Andrew S. Huang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.1995.476814", 11, "micro", 1995]], "Todd M. Austin": [0, ["Zero-cycle loads: microarchitecture support for reducing load latency", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1995.476815", 11, "micro", 1995]], "Gary S. Tyson": [0, ["A modified approach to data cache management", ["Gary S. Tyson", "Matthew K. Farrens", "John Matthews", "Andrew R. Pleszkun"], "https://doi.org/10.1109/MICRO.1995.476816", 11, "micro", 1995]], "Vicki H. Allan": [0, ["Petri net versus modulo scheduling for software pipelining", ["Vicki H. Allan", "U. R. Shah", "K. M. Reddy"], "https://doi.org/10.1109/MICRO.1995.476817", 6, "micro", 1995]], "Nancy J. Warter-Perez": [0, ["Modulo scheduling with multiple initiation intervals", ["Nancy J. Warter-Perez", "Noubar Partamian"], "https://doi.org/10.1109/MICRO.1995.476818", 9, "micro", 1995]], "B. Natarajan": [0, ["Spill-free parallel scheduling of basic blocks", ["B. Natarajan", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1995.476819", 6, "micro", 1995]], "Jack W. Davidson": [0, ["Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation", ["Jack W. Davidson", "Sanjay Jinturkar"], "https://doi.org/10.1109/MICRO.1995.476820", 8, "micro", 1995]], "John R. Gurd": [0, ["Self-regulation of workload in the Manchester Data-Flow computer", ["John R. Gurd", "David F. Snelling"], "https://doi.org/10.1109/MICRO.1995.476821", 11, "micro", 1995]], "Marco Fillo": [0, ["The M-Machine multicomputer", ["Marco Fillo", "Stephen W. Keckler", "William J. Dally", "Nicholas P. Carter", "Andrew Chang", "Yevgeny Gurevich", "Whay Sing Lee"], "https://doi.org/10.1109/MICRO.1995.476822", 11, "micro", 1995]], "Richard E. Hank": [0, ["Region-based compilation: an introduction and motivation", ["Richard E. Hank", "Wen-mei W. Hwu", "B. Ramakrishna Rau"], "https://doi.org/10.1109/MICRO.1995.476823", 11, "micro", 1995]], "Cindy Norris": [0, ["An experimental study of several cooperative register allocation and instruction scheduling strategies", ["Cindy Norris", "Lori L. Pollock"], "https://doi.org/10.1109/MICRO.1995.476824", 11, "micro", 1995]], "Alexandre E. Eichenberger": [0, ["Register allocation for predicated code", ["Alexandre E. Eichenberger", "Edward S. Davidson"], "https://doi.org/10.1109/MICRO.1995.476825", 12, "micro", 1995], ["Stage scheduling: a technique to reduce the register requirements of a modulo schedule", ["Alexandre E. Eichenberger", "Edward S. Davidson"], "https://doi.org/10.1109/MICRO.1995.476843", 12, "micro", 1995]], "Barry S. Fagin": [0, ["Partial resolution in branch target buffers", ["Barry S. Fagin", "Kathryn Russell"], "https://doi.org/10.1109/MICRO.1995.476826", 6, "micro", 1995]], "Thomas M. Conte": [0, ["Dynamic rescheduling: a technique for object code compatibility in VLIW architectures", ["Thomas M. Conte", "Sumedh W. Sathaye"], "https://doi.org/10.1109/MICRO.1995.476828", 11, "micro", 1995]], "Mark Smotherman": [0, ["Improving CISC instruction decoding performance using a fill unit", ["Mark Smotherman", "Manoj Franklin"], "https://doi.org/10.1109/MICRO.1995.476829", 11, "micro", 1995]], "Mikko H. Lipasti": [0, ["SPAID: software prefetching in pointer- and call-intensive environments", ["Mikko H. Lipasti", "William J. Schmidt", "Steven R. Kunkel", "Robert R. Roediger"], "https://doi.org/10.1109/MICRO.1995.476830", 6, "micro", 1995]], "Tien-Fu Chen": [0, ["An effective programmable prefetch engine for on-chip caches", ["Tien-Fu Chen"], "https://doi.org/10.1109/MICRO.1995.476831", 6, "micro", 1995]], "Toshihiro Ozawa": [0, ["Cache miss heuristics and preloading techniques for general-purpose programs", ["Toshihiro Ozawa", "Yasunori Kimura", "Shinichiro Nishizaki"], "https://doi.org/10.1109/MICRO.1995.476832", 6, "micro", 1995]], "Po-Yung Chang": [0.17367246374487877, ["Alternative implementations of hybrid branch predictors", ["Po-Yung Chang", "Eric Hao", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1995.476833", 6, "micro", 1995]], "Simonjit Dutta": [0, ["Control flow prediction with tree-like subgraphs for superscalar processors", ["Simonjit Dutta", "Manoj Franklin"], "https://doi.org/10.1109/MICRO.1995.476834", 6, "micro", 1995]], "Stuart Sechrest": [0, ["The role of adaptivity in two-level adaptive branch prediction", ["Stuart Sechrest", "Chih-Chieh Lee", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1995.476835", 6, "micro", 1995]], "Lucas Roh": [2.3277270735921896e-11, ["Design of storage hierarchy in multithreaded architectures", ["Lucas Roh", "Walid A. Najjar"], "https://doi.org/10.1109/MICRO.1995.476836", 8, "micro", 1995]], "Stephan Jourdan": [0, ["An investigation of the performance of various instruction-issue buffer topologies", ["Stephan Jourdan", "Pascal Sainrat", "Daniel Litaize"], "https://doi.org/10.1109/MICRO.1995.476837", 6, "micro", 1995]], "Subbarao Palacharla": [0, ["Decoupling integer execution in superscalar processors", ["Subbarao Palacharla", "James E. Smith"], "https://doi.org/10.1109/MICRO.1995.476838", 6, "micro", 1995]], "Luis A. Lozano": [0, ["Exploiting short-lived variables in superscalar processors", ["Luis A. Lozano", "Guang R. Gao"], "https://doi.org/10.1109/MICRO.1995.476839", 11, "micro", 1995]], "Johan Janssen": [0, ["Partitioned register file for TTAs", ["Johan Janssen", "Henk Corporaal"], "https://doi.org/10.1109/MICRO.1995.476840", 10, "micro", 1995]], "Augustus K. Uht": [0, ["Disjoint eager execution: an optimal form of speculative execution", ["Augustus K. Uht", "Vijay Sindagi", "Kelley Hall"], "https://doi.org/10.1109/MICRO.1995.476841", 13, "micro", 1995]], "Daniel M. Lavery": [0, ["Unrolling-based optimizations for modulo scheduling", ["Daniel M. Lavery", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1995.476842", 11, "micro", 1995]], "Josep Llosa": [0, ["Hypernode reduction modulo scheduling", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1995.476844", 11, "micro", 1995]]}