On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations