<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.5">
  <compounddef id="dw__i2s__hal__cfg_8h" kind="file">
    <compoundname>dw_i2s_hal_cfg.h</compoundname>
    <includedby refid="dw__i2s__hal_8h" local="yes">/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal.h</includedby>
    <invincdepgraph>
      <node id="4322">
        <label>/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h</label>
        <link refid="dw_i2s_hal_cfg.h"/>
        <childnode refid="4323" relation="include">
        </childnode>
      </node>
      <node id="4323">
        <label>/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal.h</label>
        <link refid="dw__i2s__hal_8h"/>
      </node>
    </invincdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_ab5f1fb0809f619c0a614700c475a6e4d_1ab5f1fb0809f619c0a614700c475a6e4d" prot="public" static="no">
        <name>APB_DATA_BUS_WIDTH</name>
        <initializer>32</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Top-level parameters APB data bus width, 8, 16 or 32 bits </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="38" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="38" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_adace6b6e48f0c4ef9aaeded2e37a1ba6_1adace6b6e48f0c4ef9aaeded2e37a1ba6" prot="public" static="no">
        <name>I2S_RECEIVER_BLOCK</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Receiver block enabled, false (0) or ture (1) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="43" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_ad3a6c1a0809f61405df0eaa50da7a052_1ad3a6c1a0809f61405df0eaa50da7a052" prot="public" static="no">
        <name>I2S_RX_CHANNELS</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Number of receive channels, 1, 2, 3 or 4 channels </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="48" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a78ef3b54858a3eb3270360782c0f4bef_1a78ef3b54858a3eb3270360782c0f4bef" prot="public" static="no">
        <name>I2S_TRANSMITTER_BLOCK</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Transmitter block enabled, false (0) or ture (1) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="53" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a332560a6a0a5734dbdc5fc34801c4705_1a332560a6a0a5734dbdc5fc34801c4705" prot="public" static="no">
        <name>I2S_TX_CHANNELS</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Number of transmit channels, 1, 2, 3 or 4 channels </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="58" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="58" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a9874c237e3c789904884062cbb6268fb_1a9874c237e3c789904884062cbb6268fb" prot="public" static="no">
        <name>I2S_MODE_EN</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set an I2S master, false (0) or ture (1) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="63" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="63" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a690273943b4f7c8fa339a9f2284cd8cf_1a690273943b4f7c8fa339a9f2284cd8cf" prot="public" static="no">
        <name>I2S_FIFO_DEPTH_GLOBAL</name>
        <initializer>16</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FIFO depth for RX and TX channels, 2, 4, 8 and 16 words </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="68" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_aa54a78c7621051bab4053de824d2201c_1aa54a78c7621051bab4053de824d2201c" prot="public" static="no">
        <name>I2S_WS_LENGTH</name>
        <initializer>32</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Word select length, 0 - 16 sclk cycles, 1 - 24 sclk cycles, 2 - 32 sclk cycles </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="73" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a9cd01c23e95b9cb26210eff661b0515c_1a9cd01c23e95b9cb26210eff661b0515c" prot="public" static="no">
        <name>I2S_SCLK_GATE</name>
        <initializer>4</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Serial clock gating, 0 - no gating, 1 - 12 clock cycles, 2 - 16 clock cycles, 3 - 20 clock cycles, 4 - 24 clock cycles </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="80" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="80" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a8e780e4a3294dd27f6bca43d053c6c82_1a8e780e4a3294dd27f6bca43d053c6c82" prot="public" static="no">
        <name>I2S_INTERRUPT_SIGNALS</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Multiple interrupt output ports present, false (0) or ture (1) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="85" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="85" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_aae0bafd4b1f9bfb42b6b444e2854a560_1aae0bafd4b1f9bfb42b6b444e2854a560" prot="public" static="no">
        <name>I2S_INTR_POL</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Polarity of interrupt signals is acitve high, false (0) or ture (1) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="90" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a9b4f88c5e0e0ab8738dced4d32be4824_1a9b4f88c5e0e0ab8738dced4d32be4824" prot="public" static="no">
        <name>I2S_SYNC_DEPTH</name>
        <initializer>2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Clock domain crossing synchronization depth 1 - two-stage synchronization; first stage negative edge, second stage positive edge 2 - two-stage synchronization; both stages positive edge 3 - three-stage synchronization; all stage positive edge </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="99" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a2f178ac4e91a06b54fe9ffe525df9d61_1a2f178ac4e91a06b54fe9ffe525df9d61" prot="public" static="no">
        <name>I2S_RX_DMA</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Receiver channel parameters Receiver block DMA enabled, false (0) or ture (1) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="106" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a489e8fe33e786a11acd6c27c3b678469_1a489e8fe33e786a11acd6c27c3b678469" prot="public" static="no">
        <name>I2S_RX_WORDSIZE_0</name>
        <initializer>16</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Max audio resolution - receive channel x, 12, 16, 20, 24 or 32 bits only support 0 in this version </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="113" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a80ef257bb51dfc37f778d84b8ee15571_1a80ef257bb51dfc37f778d84b8ee15571" prot="public" static="no">
        <name>I2S_RX_FIFO_0</name>
        <initializer><ref refid="dw__i2s__hal__cfg_8h_a690273943b4f7c8fa339a9f2284cd8cf_1a690273943b4f7c8fa339a9f2284cd8cf" kindref="member">I2S_FIFO_DEPTH_GLOBAL</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FIFO depth - receive channel x, 2, 4, 8 and 16 words only support 0 in this version </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="120" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_ab669f91f05abc755cf14cc6048f0db98_1ab669f91f05abc755cf14cc6048f0db98" prot="public" static="no">
        <name>I2S_RX_FIFO_THRE_0</name>
        <initializer>7</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RX FIFO data available trigger, 0 to I2S_RX_FIFO_x - 1; maximum = 15 only support 0 in this version </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="127" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_aa8cb59eac86cde0bced4fda1e7784333_1aa8cb59eac86cde0bced4fda1e7784333" prot="public" static="no">
        <name>I2S_TX_DMA</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Transmitter channel parameters Receiver block DMA enabled, false (0) or ture (1) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="134" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a50d260a04331a17aa7b51335bae453e5_1a50d260a04331a17aa7b51335bae453e5" prot="public" static="no">
        <name>I2S_TX_WORDSIZE_0</name>
        <initializer>16</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Max audio resolution - transmit channel x, 12, 16, 20, 24 or 32 bits only support 0 in this version </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="141" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_a26097009fd37298729ec4fc6cdd1987b_1a26097009fd37298729ec4fc6cdd1987b" prot="public" static="no">
        <name>I2S_TX_FIFO_0</name>
        <initializer><ref refid="dw__i2s__hal__cfg_8h_a690273943b4f7c8fa339a9f2284cd8cf_1a690273943b4f7c8fa339a9f2284cd8cf" kindref="member">I2S_FIFO_DEPTH_GLOBAL</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FIFO depth - transmit channel x, 2, 4, 8 and 16 words only support 0 in this version </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="148" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__i2s__hal__cfg_8h_af1625639a2f702a31ab3d31e0e769476_1af1625639a2f702a31ab3d31e0e769476" prot="public" static="no">
        <name>I2S_TX_FIFO_THRE_0</name>
        <initializer>7</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TX FIFO data available trigger, 0 to I2S_TX_FIFO_x - 1; maximum = 15 only support 0 in this version </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" line="155" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h" bodystart="155" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment"><sp/><sp/><sp/>---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>_DEVICE_DW_I2S_HAL_CFG_H_</highlight></codeline>
<codeline lineno="32"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_DEVICE_DW_I2S_HAL_CFG_H_</highlight></codeline>
<codeline lineno="33"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="37"><highlight class="preprocessor">#ifndef<sp/>APB_DATA_BUS_WIDTH</highlight></codeline>
<codeline lineno="38" refid="dw__i2s__hal__cfg_8h_ab5f1fb0809f619c0a614700c475a6e4d_1ab5f1fb0809f619c0a614700c475a6e4d" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>APB_DATA_BUS_WIDTH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>32</highlight></codeline>
<codeline lineno="39"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="40"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="42"><highlight class="preprocessor">#ifndef<sp/>I2S_RECEIVER_BLOCK</highlight></codeline>
<codeline lineno="43" refid="dw__i2s__hal__cfg_8h_adace6b6e48f0c4ef9aaeded2e37a1ba6_1adace6b6e48f0c4ef9aaeded2e37a1ba6" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_RECEIVER_BLOCK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="44"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="45"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="47"><highlight class="preprocessor">#ifndef<sp/>I2S_RX_CHANNELS</highlight></codeline>
<codeline lineno="48" refid="dw__i2s__hal__cfg_8h_ad3a6c1a0809f61405df0eaa50da7a052_1ad3a6c1a0809f61405df0eaa50da7a052" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_RX_CHANNELS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="49"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="50"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="52"><highlight class="preprocessor">#ifndef<sp/>I2S_TRANSMITTER_BLOCK</highlight></codeline>
<codeline lineno="53" refid="dw__i2s__hal__cfg_8h_a78ef3b54858a3eb3270360782c0f4bef_1a78ef3b54858a3eb3270360782c0f4bef" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_TRANSMITTER_BLOCK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="54"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="55"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="57"><highlight class="preprocessor">#ifndef<sp/>I2S_TX_CHANNELS</highlight></codeline>
<codeline lineno="58" refid="dw__i2s__hal__cfg_8h_a332560a6a0a5734dbdc5fc34801c4705_1a332560a6a0a5734dbdc5fc34801c4705" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_TX_CHANNELS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="59"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="60"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="62"><highlight class="preprocessor">#ifndef<sp/>I2S_MODE_EN</highlight></codeline>
<codeline lineno="63" refid="dw__i2s__hal__cfg_8h_a9874c237e3c789904884062cbb6268fb_1a9874c237e3c789904884062cbb6268fb" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_MODE_EN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="64"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="65"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="67"><highlight class="preprocessor">#ifndef<sp/>I2S_FIFO_DEPTH_GLOBAL</highlight></codeline>
<codeline lineno="68" refid="dw__i2s__hal__cfg_8h_a690273943b4f7c8fa339a9f2284cd8cf_1a690273943b4f7c8fa339a9f2284cd8cf" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_FIFO_DEPTH_GLOBAL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16</highlight></codeline>
<codeline lineno="69"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="70"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="72"><highlight class="preprocessor">#ifndef<sp/>I2S_WS_LENGTH</highlight></codeline>
<codeline lineno="73" refid="dw__i2s__hal__cfg_8h_aa54a78c7621051bab4053de824d2201c_1aa54a78c7621051bab4053de824d2201c" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_WS_LENGTH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>32</highlight></codeline>
<codeline lineno="74"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="75"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="79"><highlight class="preprocessor">#ifndef<sp/>I2S_SCLK_GATE</highlight></codeline>
<codeline lineno="80" refid="dw__i2s__hal__cfg_8h_a9cd01c23e95b9cb26210eff661b0515c_1a9cd01c23e95b9cb26210eff661b0515c" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_SCLK_GATE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4</highlight></codeline>
<codeline lineno="81"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="82"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="84"><highlight class="preprocessor">#ifndef<sp/>I2S_INTERRUPT_SIGNALS</highlight></codeline>
<codeline lineno="85" refid="dw__i2s__hal__cfg_8h_a8e780e4a3294dd27f6bca43d053c6c82_1a8e780e4a3294dd27f6bca43d053c6c82" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_INTERRUPT_SIGNALS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight></codeline>
<codeline lineno="86"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="87"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="89"><highlight class="preprocessor">#ifndef<sp/>I2S_INTR_POL</highlight></codeline>
<codeline lineno="90" refid="dw__i2s__hal__cfg_8h_aae0bafd4b1f9bfb42b6b444e2854a560_1aae0bafd4b1f9bfb42b6b444e2854a560" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_INTR_POL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight></codeline>
<codeline lineno="91"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="92"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="98"><highlight class="preprocessor">#ifndef<sp/>I2S_SYNC_DEPTH</highlight></codeline>
<codeline lineno="99" refid="dw__i2s__hal__cfg_8h_a9b4f88c5e0e0ab8738dced4d32be4824_1a9b4f88c5e0e0ab8738dced4d32be4824" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_SYNC_DEPTH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2</highlight></codeline>
<codeline lineno="100"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="101"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="105"><highlight class="preprocessor">#ifndef<sp/>I2S_RX_DMA</highlight></codeline>
<codeline lineno="106" refid="dw__i2s__hal__cfg_8h_a2f178ac4e91a06b54fe9ffe525df9d61_1a2f178ac4e91a06b54fe9ffe525df9d61" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_RX_DMA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight></codeline>
<codeline lineno="107"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="108"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="112"><highlight class="preprocessor">#ifndef<sp/>I2S_RX_WORDSIZE_0</highlight></codeline>
<codeline lineno="113" refid="dw__i2s__hal__cfg_8h_a489e8fe33e786a11acd6c27c3b678469_1a489e8fe33e786a11acd6c27c3b678469" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_RX_WORDSIZE_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16</highlight></codeline>
<codeline lineno="114"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="115"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="119"><highlight class="preprocessor">#ifndef<sp/>I2S_RX_FIFO_0</highlight></codeline>
<codeline lineno="120" refid="dw__i2s__hal__cfg_8h_a80ef257bb51dfc37f778d84b8ee15571_1a80ef257bb51dfc37f778d84b8ee15571" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_RX_FIFO_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>I2S_FIFO_DEPTH_GLOBAL</highlight></codeline>
<codeline lineno="121"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="122"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="126"><highlight class="preprocessor">#ifndef<sp/>I2S_RX_FIFO_THRE_0</highlight></codeline>
<codeline lineno="127" refid="dw__i2s__hal__cfg_8h_ab669f91f05abc755cf14cc6048f0db98_1ab669f91f05abc755cf14cc6048f0db98" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_RX_FIFO_THRE_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>7</highlight></codeline>
<codeline lineno="128"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="129"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="133"><highlight class="preprocessor">#ifndef<sp/>I2S_TX_DMA</highlight></codeline>
<codeline lineno="134" refid="dw__i2s__hal__cfg_8h_aa8cb59eac86cde0bced4fda1e7784333_1aa8cb59eac86cde0bced4fda1e7784333" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_TX_DMA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight></codeline>
<codeline lineno="135"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="136"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="140"><highlight class="preprocessor">#ifndef<sp/>I2S_TX_WORDSIZE_0</highlight></codeline>
<codeline lineno="141" refid="dw__i2s__hal__cfg_8h_a50d260a04331a17aa7b51335bae453e5_1a50d260a04331a17aa7b51335bae453e5" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_TX_WORDSIZE_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16</highlight></codeline>
<codeline lineno="142"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="143"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="147"><highlight class="preprocessor">#ifndef<sp/>I2S_TX_FIFO_0</highlight></codeline>
<codeline lineno="148" refid="dw__i2s__hal__cfg_8h_a26097009fd37298729ec4fc6cdd1987b_1a26097009fd37298729ec4fc6cdd1987b" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_TX_FIFO_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>I2S_FIFO_DEPTH_GLOBAL</highlight></codeline>
<codeline lineno="149"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="150"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="154"><highlight class="preprocessor">#ifndef<sp/>I2S_TX_FIFO_THRE_0</highlight></codeline>
<codeline lineno="155" refid="dw__i2s__hal__cfg_8h_af1625639a2f702a31ab3d31e0e769476_1af1625639a2f702a31ab3d31e0e769476" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>I2S_TX_FIFO_THRE_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>7</highlight></codeline>
<codeline lineno="156"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="157"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_DEVICE_DW_I2S_HAL_CFG_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_i2s_hal_cfg.h"/>
  </compounddef>
</doxygen>
