var g_data = {
z7629:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7622',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr'},{link:'z.htm?f=2&s=7629',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7622:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{link:'z.htm?f=2&s=7622',val:'U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=7622'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7629',ln:'GEN_FST2',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7649:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7642',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr'},{link:'z.htm?f=2&s=7649',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7642:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{link:'z.htm?f=2&s=7642',val:'U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=7642'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7649',ln:'GEN_FST2',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7669:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7662',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr'},{link:'z.htm?f=2&s=7669',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z7662:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{link:'z.htm?f=2&s=7662',val:'U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=7662'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=7669',ln:'GEN_FST2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z7689:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7682',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr'},{link:'z.htm?f=2&s=7689',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z7682:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{link:'z.htm?f=2&s=7682',val:'U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=7682'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=7689',ln:'GEN_FST2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z7709:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7702',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr'},{link:'z.htm?f=2&s=7709',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7702:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{link:'z.htm?f=2&s=7702',val:'U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=7702'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7709',ln:'GEN_FST2',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7734:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7722',b:'1',val:'U_DW_apb_i2c_bcm41_ic2pl_ic_disable_psyzr'},{s:'7727',b:'1',val:'U_SYNC'},{link:'z.htm?f=2&s=7734',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z7727:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7722',b:'1',val:'U_DW_apb_i2c_bcm41_ic2pl_ic_disable_psyzr'},{link:'z.htm?f=2&s=7727',val:'U_SYNC'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=7727'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm41.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_SYNC',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=7734',ln:'GEN_FST2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z7722:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{link:'z.htm?f=2&s=7722',val:'U_DW_apb_i2c_bcm41_ic2pl_ic_disable_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm41',link:'z.htm?f=1&s=7722'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm41_ic2pl_ic_disable_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=7727',ln:'U_SYNC',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'16'},cb:{class:'odd_r', val:'16'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z7754:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7747',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr'},{link:'z.htm?f=2&s=7754',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7747:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{link:'z.htm?f=2&s=7747',val:'U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=7747'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7754',ln:'GEN_FST2',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7774:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{s:'7767',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr'},{link:'z.htm?f=2&s=7774',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z7767:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'7161',b:'1',val:'U_DW_apb_i2c_intctl'},{link:'z.htm?f=2&s=7767',val:'U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=7767'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7774',ln:'GEN_FST2',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z5581:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_intctl',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_intctl.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'55.05%'},avgw:{class:'bgYellow', val:'67.43%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'120'},cb:{class:'odd_r', val:'100'},ms:{class:'odd_r', val:'20'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'94'},cb:{class:'even_r', val:'74'},ms:{class:'even_r', val:'20'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'78.72%'},cp:{class:'bgYellow', val:'78.72%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'380'},cb:{class:'odd_r', val:'153'},ms:{class:'odd_r', val:'227'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'40.26%'},cp:{class:'bgRed', val:'40.26%'}}
]
}
}
},
z7161:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=7161',val:'U_DW_apb_i2c_intctl'}],du:{val:'work.rkv_DW_apb_i2c_intctl',link:'z.htm?f=1&s=7161'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'70.59'},{class:'bgGreen', val:'90.14'},{class:'bgYellow', val:'83.60'},{class:'bgRed', val:'38.03'}]},
{parent:'0',ln:'U_DW_apb_i2c_intctl',covs:[{class:'bgYellow', val:'67.43'},{class:'bgYellow', val:'83.33'},{class:'bgYellow', val:'78.72'},{class:'bgRed', val:'40.26'}]},
{parent:'1',link:'z.htm?f=1&s=7406',ln:'U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_source_psyzr',covs:[{class:'bgYellow', val:'75.49'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'26.47'}]},
{parent:'1',link:'z.htm?f=1&s=7522',ln:'U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=7542',ln:'U_DW_apb_i2c_bcm21_ic2pl_rx_done_flg_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=7562',ln:'U_DW_apb_i2c_bcm21_ic2pl_ic_rd_req_flg_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=7582',ln:'U_DW_apb_i2c_bcm21_ic2pl_p_det_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=7602',ln:'U_DW_apb_i2c_bcm21_ic2pl_s_det_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=7622',ln:'U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7642',ln:'U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7662',ln:'U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=7682',ln:'U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=7702',ln:'U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7722',ln:'U_DW_apb_i2c_bcm41_ic2pl_ic_disable_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=7747',ln:'U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=7767',ln:'U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'0.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'55.05%'},avgw:{class:'bgYellow', val:'67.43%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'120'},cb:{class:'odd_r', val:'100'},ms:{class:'odd_r', val:'20'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'94'},cb:{class:'even_r', val:'74'},ms:{class:'even_r', val:'20'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'78.72%'},cp:{class:'bgYellow', val:'78.72%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'380'},cb:{class:'odd_r', val:'153'},ms:{class:'odd_r', val:'227'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'40.26%'},cp:{class:'bgRed', val:'40.26%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'53.13%'},avgw:{class:'bgYellow', val:'70.59%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'203'},cb:{class:'odd_r', val:'183'},ms:{class:'odd_r', val:'20'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'90.14%'},cp:{class:'bgGreen', val:'90.14%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'122'},cb:{class:'even_r', val:'102'},ms:{class:'even_r', val:'20'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'83.60%'},cp:{class:'bgYellow', val:'83.60%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'744'},cb:{class:'odd_r', val:'283'},ms:{class:'odd_r', val:'461'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'38.03%'},cp:{class:'bgRed', val:'38.03%'}}
]
}
}
},
z5587:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_tx_shift',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_tx_shift.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'79.04%'},avgw:{class:'bgYellow', val:'81.86%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'213'},cb:{class:'odd_r', val:'195'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'91.54%'},cp:{class:'bgGreen', val:'91.54%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'133'},cb:{class:'even_r', val:'113'},ms:{class:'even_r', val:'20'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'84.96%'},cp:{class:'bgYellow', val:'84.96%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'346'},cb:{class:'odd_r', val:'239'},ms:{class:'odd_r', val:'107'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'69.07%'},cp:{class:'bgYellow', val:'69.07%'}}
]
}
}
},
z7787:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=7787',val:'U_DW_apb_i2c_tx_shift'}],du:{val:'work.rkv_DW_apb_i2c_tx_shift',link:'z.htm?f=1&s=7787'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'79.04%'},avgw:{class:'bgYellow', val:'81.86%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'213'},cb:{class:'odd_r', val:'195'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'91.54%'},cp:{class:'bgGreen', val:'91.54%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'133'},cb:{class:'even_r', val:'113'},ms:{class:'even_r', val:'20'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'84.96%'},cp:{class:'bgYellow', val:'84.96%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'346'},cb:{class:'odd_r', val:'239'},ms:{class:'odd_r', val:'107'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'69.07%'},cp:{class:'bgYellow', val:'69.07%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'79.04%'},avgw:{class:'bgYellow', val:'81.86%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'213'},cb:{class:'odd_r', val:'195'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'91.54%'},cp:{class:'bgGreen', val:'91.54%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'133'},cb:{class:'even_r', val:'113'},ms:{class:'even_r', val:'20'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'84.96%'},cp:{class:'bgYellow', val:'84.96%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'346'},cb:{class:'odd_r', val:'239'},ms:{class:'odd_r', val:'107'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'69.07%'},cp:{class:'bgYellow', val:'69.07%'}}
]
}
}
},
z5588:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_rx_shift',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_rx_shift.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'60.80%'},avgw:{class:'bgYellow', val:'60.01%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'154'},cb:{class:'odd_r', val:'114'},ms:{class:'odd_r', val:'40'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'74.02%'},cp:{class:'bgYellow', val:'74.02%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'84'},cb:{class:'even_r', val:'46'},ms:{class:'even_r', val:'38'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'54.76%'},cp:{class:'bgYellow', val:'54.76%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'160'},cb:{class:'odd_r', val:'82'},ms:{class:'odd_r', val:'78'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'51.25%'},cp:{class:'bgYellow', val:'51.25%'}}
]
}
}
},
z8044:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=8044',val:'U_DW_apb_i2c_rx_shift'}],du:{val:'work.rkv_DW_apb_i2c_rx_shift',link:'z.htm?f=1&s=8044'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'60.80%'},avgw:{class:'bgYellow', val:'60.01%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'154'},cb:{class:'odd_r', val:'114'},ms:{class:'odd_r', val:'40'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'74.02%'},cp:{class:'bgYellow', val:'74.02%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'84'},cb:{class:'even_r', val:'46'},ms:{class:'even_r', val:'38'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'54.76%'},cp:{class:'bgYellow', val:'54.76%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'160'},cb:{class:'odd_r', val:'82'},ms:{class:'odd_r', val:'78'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'51.25%'},cp:{class:'bgYellow', val:'51.25%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'60.80%'},avgw:{class:'bgYellow', val:'60.01%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'154'},cb:{class:'odd_r', val:'114'},ms:{class:'odd_r', val:'40'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'74.02%'},cp:{class:'bgYellow', val:'74.02%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'84'},cb:{class:'even_r', val:'46'},ms:{class:'even_r', val:'38'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'54.76%'},cp:{class:'bgYellow', val:'54.76%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'160'},cb:{class:'odd_r', val:'82'},ms:{class:'odd_r', val:'78'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'51.25%'},cp:{class:'bgYellow', val:'51.25%'}}
]
}
}
},
z5589:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_biu',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_biu.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.64%'},avgw:{class:'bgGreen', val:'96.61%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'128'},cb:{class:'odd_r', val:'115'},ms:{class:'odd_r', val:'13'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'89.84%'},cp:{class:'bgYellow', val:'89.84%'}}
]
}
}
},
z8167:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=8167',val:'U_DW_apb_i2c_biu'}],du:{val:'work.rkv_DW_apb_i2c_biu',link:'z.htm?f=1&s=8167'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.64%'},avgw:{class:'bgGreen', val:'96.61%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'128'},cb:{class:'odd_r', val:'115'},ms:{class:'odd_r', val:'13'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'89.84%'},cp:{class:'bgYellow', val:'89.84%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.64%'},avgw:{class:'bgGreen', val:'96.61%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'128'},cb:{class:'odd_r', val:'115'},ms:{class:'odd_r', val:'13'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'89.84%'},cp:{class:'bgYellow', val:'89.84%'}}
]
}
}
},
z5590:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_slvfsm',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_slvfsm.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'30.08%'},avgw:{class:'bgRed', val:'25.99%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'165'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'103'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'37.57%'},cp:{class:'bgRed', val:'37.57%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'128'},cb:{class:'even_r', val:'45'},ms:{class:'even_r', val:'83'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'35.15%'},cp:{class:'bgRed', val:'35.15%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'76'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'72'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'5.26%'},cp:{class:'bgRed', val:'5.26%'}}
]
}
}
},
z8238:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=8238',val:'U_DW_apb_i2c_slvfsm'}],du:{val:'work.rkv_DW_apb_i2c_slvfsm',link:'z.htm?f=1&s=8238'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'30.08%'},avgw:{class:'bgRed', val:'25.99%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'165'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'103'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'37.57%'},cp:{class:'bgRed', val:'37.57%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'128'},cb:{class:'even_r', val:'45'},ms:{class:'even_r', val:'83'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'35.15%'},cp:{class:'bgRed', val:'35.15%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'76'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'72'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'5.26%'},cp:{class:'bgRed', val:'5.26%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'30.08%'},avgw:{class:'bgRed', val:'25.99%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'165'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'103'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'37.57%'},cp:{class:'bgRed', val:'37.57%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'128'},cb:{class:'even_r', val:'45'},ms:{class:'even_r', val:'83'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'35.15%'},cp:{class:'bgRed', val:'35.15%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'76'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'72'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'5.26%'},cp:{class:'bgRed', val:'5.26%'}}
]
}
}
},
z5591:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_mstfsm',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_mstfsm.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'78.84%'},avgw:{class:'bgYellow', val:'78.51%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'292'},cb:{class:'odd_r', val:'232'},ms:{class:'odd_r', val:'60'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'79.45%'},cp:{class:'bgYellow', val:'79.45%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'233'},cb:{class:'even_r', val:'184'},ms:{class:'even_r', val:'49'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'78.96%'},cp:{class:'bgYellow', val:'78.96%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'118'},cb:{class:'odd_r', val:'91'},ms:{class:'odd_r', val:'27'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'77.11%'},cp:{class:'bgYellow', val:'77.11%'}}
]
}
}
},
z8339:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=8339',val:'U_DW_apb_i2c_mstfsm'}],du:{val:'work.rkv_DW_apb_i2c_mstfsm',link:'z.htm?f=1&s=8339'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'78.84%'},avgw:{class:'bgYellow', val:'78.51%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'292'},cb:{class:'odd_r', val:'232'},ms:{class:'odd_r', val:'60'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'79.45%'},cp:{class:'bgYellow', val:'79.45%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'233'},cb:{class:'even_r', val:'184'},ms:{class:'even_r', val:'49'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'78.96%'},cp:{class:'bgYellow', val:'78.96%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'118'},cb:{class:'odd_r', val:'91'},ms:{class:'odd_r', val:'27'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'77.11%'},cp:{class:'bgYellow', val:'77.11%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'78.84%'},avgw:{class:'bgYellow', val:'78.51%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'292'},cb:{class:'odd_r', val:'232'},ms:{class:'odd_r', val:'60'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'79.45%'},cp:{class:'bgYellow', val:'79.45%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'233'},cb:{class:'even_r', val:'184'},ms:{class:'even_r', val:'49'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'78.96%'},cp:{class:'bgYellow', val:'78.96%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'118'},cb:{class:'odd_r', val:'91'},ms:{class:'odd_r', val:'27'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'77.11%'},cp:{class:'bgYellow', val:'77.11%'}}
]
}
}
},
z8691:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'8510',b:'1',val:'U_DW_apb_i2c_rx_filter'},{s:'8679',b:'1',val:'U_DW_apb_i2c_bcm41_async2icl_ic_clk_in_a_icsyzr'},{s:'8684',b:'1',val:'U_SYNC'},{link:'z.htm?f=2&s=8691',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z8684:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'8510',b:'1',val:'U_DW_apb_i2c_rx_filter'},{s:'8679',b:'1',val:'U_DW_apb_i2c_bcm41_async2icl_ic_clk_in_a_icsyzr'},{link:'z.htm?f=2&s=8684',val:'U_SYNC'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=8684'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm41.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_SYNC',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=8691',ln:'GEN_FST2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z8679:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'8510',b:'1',val:'U_DW_apb_i2c_rx_filter'},{link:'z.htm?f=2&s=8679',val:'U_DW_apb_i2c_bcm41_async2icl_ic_clk_in_a_icsyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm41',link:'z.htm?f=1&s=8679'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_rx_filter.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm41_async2icl_ic_clk_in_a_icsyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=8684',ln:'U_SYNC',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'16'},cb:{class:'odd_r', val:'16'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z8716:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'8510',b:'1',val:'U_DW_apb_i2c_rx_filter'},{s:'8704',b:'1',val:'U_DW_apb_i2c_bcm41_async2icl_ic_data_in_a_icsyzr'},{s:'8709',b:'1',val:'U_SYNC'},{link:'z.htm?f=2&s=8716',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z8709:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'8510',b:'1',val:'U_DW_apb_i2c_rx_filter'},{s:'8704',b:'1',val:'U_DW_apb_i2c_bcm41_async2icl_ic_data_in_a_icsyzr'},{link:'z.htm?f=2&s=8709',val:'U_SYNC'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=8709'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm41.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_SYNC',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=8716',ln:'GEN_FST2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z8704:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'8510',b:'1',val:'U_DW_apb_i2c_rx_filter'},{link:'z.htm?f=2&s=8704',val:'U_DW_apb_i2c_bcm41_async2icl_ic_data_in_a_icsyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm41',link:'z.htm?f=1&s=8704'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_rx_filter.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm41_async2icl_ic_data_in_a_icsyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=8709',ln:'U_SYNC',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'16'},cb:{class:'odd_r', val:'16'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z5592:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_rx_filter',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_rx_filter.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'84.26%'},avgw:{class:'bgYellow', val:'87.25%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'106'},cb:{class:'odd_r', val:'102'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'96.22%'},cp:{class:'bgGreen', val:'96.22%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'104'},cb:{class:'even_r', val:'97'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'93.26%'},cp:{class:'bgGreen', val:'93.26%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'184'},cb:{class:'odd_r', val:'133'},ms:{class:'odd_r', val:'51'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'72.28%'},cp:{class:'bgYellow', val:'72.28%'}}
]
}
}
},
z8510:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=8510',val:'U_DW_apb_i2c_rx_filter'}],du:{val:'work.rkv_DW_apb_i2c_rx_filter',link:'z.htm?f=1&s=8510'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'88.81'},{class:'bgGreen', val:'96.55'},{class:'bgGreen', val:'93.51'},{class:'bgYellow', val:'76.38'}]},
{parent:'0',ln:'U_DW_apb_i2c_rx_filter',covs:[{class:'bgYellow', val:'87.25'},{class:'bgGreen', val:'96.22'},{class:'bgGreen', val:'93.26'},{class:'bgYellow', val:'72.28'}]},
{parent:'1',link:'z.htm?f=2&s=8679',ln:'U_DW_apb_i2c_bcm41_async2icl_ic_clk_in_a_icsyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=8704',ln:'U_DW_apb_i2c_bcm41_async2icl_ic_data_in_a_icsyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'84.26%'},avgw:{class:'bgYellow', val:'87.25%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'106'},cb:{class:'odd_r', val:'102'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'96.22%'},cp:{class:'bgGreen', val:'96.22%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'104'},cb:{class:'even_r', val:'97'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'93.26%'},cp:{class:'bgGreen', val:'93.26%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'184'},cb:{class:'odd_r', val:'133'},ms:{class:'odd_r', val:'51'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'72.28%'},cp:{class:'bgYellow', val:'72.28%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'85.90%'},avgw:{class:'bgYellow', val:'88.81%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'116'},cb:{class:'odd_r', val:'112'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'96.55%'},cp:{class:'bgGreen', val:'96.55%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'108'},cb:{class:'even_r', val:'101'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'93.51%'},cp:{class:'bgGreen', val:'93.51%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'216'},cb:{class:'odd_r', val:'165'},ms:{class:'odd_r', val:'51'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'76.38%'},cp:{class:'bgYellow', val:'76.38%'}}
]
}
}
},
z5593:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_clk_gen',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_clk_gen.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'63.83%'},avgw:{class:'bgYellow', val:'85.96%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'76'},cb:{class:'odd_r', val:'76'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'55'},cb:{class:'even_r', val:'55'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'798'},cb:{class:'odd_r', val:'462'},ms:{class:'odd_r', val:'336'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'57.89%'},cp:{class:'bgYellow', val:'57.89%'}}
]
}
}
},
z8729:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=8729',val:'U_DW_apb_i2c_clk_gen'}],du:{val:'work.rkv_DW_apb_i2c_clk_gen',link:'z.htm?f=1&s=8729'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'63.83%'},avgw:{class:'bgYellow', val:'85.96%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'76'},cb:{class:'odd_r', val:'76'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'55'},cb:{class:'even_r', val:'55'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'798'},cb:{class:'odd_r', val:'462'},ms:{class:'odd_r', val:'336'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'57.89%'},cp:{class:'bgYellow', val:'57.89%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'63.83%'},avgw:{class:'bgYellow', val:'85.96%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'76'},cb:{class:'odd_r', val:'76'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'55'},cb:{class:'even_r', val:'55'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'798'},cb:{class:'odd_r', val:'462'},ms:{class:'odd_r', val:'336'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'57.89%'},cp:{class:'bgYellow', val:'57.89%'}}
]
}
}
},
z5594:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_regfile',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_regfile.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'55.41%'},avgw:{class:'bgYellow', val:'76.48%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'216'},cb:{class:'odd_r', val:'207'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'95.83%'},cp:{class:'bgGreen', val:'95.83%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'200'},cb:{class:'even_r', val:'181'},ms:{class:'even_r', val:'19'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.50%'},cp:{class:'bgGreen', val:'90.50%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'1282'},cb:{class:'odd_r', val:'553'},ms:{class:'odd_r', val:'729'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'43.13%'},cp:{class:'bgRed', val:'43.13%'}}
]
}
}
},
z9187:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=9187',val:'U_DW_apb_i2c_regfile'}],du:{val:'work.rkv_DW_apb_i2c_regfile',link:'z.htm?f=1&s=9187'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'55.41%'},avgw:{class:'bgYellow', val:'76.48%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'216'},cb:{class:'odd_r', val:'207'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'95.83%'},cp:{class:'bgGreen', val:'95.83%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'200'},cb:{class:'even_r', val:'181'},ms:{class:'even_r', val:'19'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.50%'},cp:{class:'bgGreen', val:'90.50%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'1282'},cb:{class:'odd_r', val:'553'},ms:{class:'odd_r', val:'729'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'43.13%'},cp:{class:'bgRed', val:'43.13%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'55.41%'},avgw:{class:'bgYellow', val:'76.48%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'216'},cb:{class:'odd_r', val:'207'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'95.83%'},cp:{class:'bgGreen', val:'95.83%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'200'},cb:{class:'even_r', val:'181'},ms:{class:'even_r', val:'19'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.50%'},cp:{class:'bgGreen', val:'90.50%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'1282'},cb:{class:'odd_r', val:'553'},ms:{class:'odd_r', val:'729'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'43.13%'},cp:{class:'bgRed', val:'43.13%'}}
]
}
}
},
z10069:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{s:'10062',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr'},{link:'z.htm?f=2&s=10069',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10062:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{link:'z.htm?f=2&s=10062',val:'U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=10062'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_fifo.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=10069',ln:'GEN_FST2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10089:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{s:'10082',b:'1',val:'U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr'},{link:'z.htm?f=2&s=10089',val:'GEN_FST2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm21.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10082:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{link:'z.htm?f=2&s=10082',val:'U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr'}],du:{val:'work.rkv_DW_apb_i2c_bcm21',link:'z.htm?f=1&s=10082'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_fifo.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=10089',ln:'GEN_FST2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10176:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{s:'10102',b:'1',val:'U_tx_fifo'},{link:'z.htm?f=2&s=10176',val:'GEN_PWR2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm06.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10177:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{s:'10102',b:'1',val:'U_tx_fifo'},{link:'z.htm?f=2&s=10177',val:'GEN_EM_EQ2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm06.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10102:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{link:'z.htm?f=2&s=10102',val:'U_tx_fifo'}],du:{val:'work.rkv_DW_apb_i2c_bcm06',link:'z.htm?f=1&s=10102'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_fifo.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'99.35'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'98.07'}]},
{parent:'0',ln:'U_tx_fifo',covs:[{class:'bgGreen', val:'99.35'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'98.07'}]},
{parent:'1',link:'z.htm?f=2&s=10176',ln:'GEN_PWR2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=10177',ln:'GEN_EM_EQ2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'98.83%'},avgw:{class:'bgGreen', val:'99.35%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'49'},cb:{class:'odd_r', val:'49'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'19'},cb:{class:'even_r', val:'19'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'104'},cb:{class:'odd_r', val:'102'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'98.07%'},cp:{class:'bgGreen', val:'98.07%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'98.83%'},avgw:{class:'bgGreen', val:'99.35%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'49'},cb:{class:'odd_r', val:'49'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'19'},cb:{class:'even_r', val:'19'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'104'},cb:{class:'odd_r', val:'102'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'98.07%'},cp:{class:'bgGreen', val:'98.07%'}}
]
}
}
},
z10253:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{s:'10179',b:'1',val:'U_rx_fifo'},{link:'z.htm?f=2&s=10253',val:'GEN_PWR2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm06.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10254:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{s:'10179',b:'1',val:'U_rx_fifo'},{link:'z.htm?f=2&s=10254',val:'GEN_EM_EQ2'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm06.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10179:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'9979',b:'1',val:'U_DW_apb_i2c_fifo'},{link:'z.htm?f=2&s=10179',val:'U_rx_fifo'}],du:{val:'work.rkv_DW_apb_i2c_bcm06',link:'z.htm?f=1&s=10179'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_fifo.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_rx_fifo',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=10253',ln:'GEN_PWR2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=10254',ln:'GEN_EM_EQ2',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'49'},cb:{class:'odd_r', val:'49'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'19'},cb:{class:'even_r', val:'19'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'104'},cb:{class:'odd_r', val:'104'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'49'},cb:{class:'odd_r', val:'49'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'19'},cb:{class:'even_r', val:'19'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'104'},cb:{class:'odd_r', val:'104'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z5595:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c_fifo',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_fifo.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.00%'},avgw:{class:'bgYellow', val:'83.58%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'25'},cb:{class:'odd_r', val:'24'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'96.00%'},cp:{class:'bgGreen', val:'96.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'13'},cb:{class:'even_r', val:'11'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'84.61%'},cp:{class:'bgYellow', val:'84.61%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'134'},cb:{class:'odd_r', val:'94'},ms:{class:'odd_r', val:'40'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'70.14%'},cp:{class:'bgYellow', val:'70.14%'}}
]
}
}
},
z9979:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=9979',val:'U_DW_apb_i2c_fifo'}],du:{val:'work.rkv_DW_apb_i2c_fifo',link:'z.htm?f=1&s=9979'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'94.71'},{class:'bgGreen', val:'99.25'},{class:'bgGreen', val:'96.36'},{class:'bgYellow', val:'88.52'}]},
{parent:'0',ln:'U_DW_apb_i2c_fifo',covs:[{class:'bgYellow', val:'83.58'},{class:'bgGreen', val:'96.00'},{class:'bgYellow', val:'84.61'},{class:'bgYellow', val:'70.14'}]},
{parent:'1',link:'z.htm?f=2&s=10062',ln:'U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=10082',ln:'U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=10102',ln:'U_tx_fifo',covs:[{class:'bgGreen', val:'99.35'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'98.07'}]},
{parent:'1',link:'z.htm?f=2&s=10179',ln:'U_rx_fifo',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.00%'},avgw:{class:'bgYellow', val:'83.58%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'25'},cb:{class:'odd_r', val:'24'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'96.00%'},cp:{class:'bgGreen', val:'96.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'13'},cb:{class:'even_r', val:'11'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'84.61%'},cp:{class:'bgYellow', val:'84.61%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'134'},cb:{class:'odd_r', val:'94'},ms:{class:'odd_r', val:'40'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'70.14%'},cp:{class:'bgYellow', val:'70.14%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'91.90%'},avgw:{class:'bgGreen', val:'94.71%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'135'},cb:{class:'odd_r', val:'134'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'99.25%'},cp:{class:'bgGreen', val:'99.25%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'55'},cb:{class:'even_r', val:'53'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'96.36%'},cp:{class:'bgGreen', val:'96.36%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'366'},cb:{class:'odd_r', val:'324'},ms:{class:'odd_r', val:'42'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'88.52%'},cp:{class:'bgYellow', val:'88.52%'}}
]
}
}
},
z10288:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'10256',b:'1',val:'U_dff_rx'},{link:'z.htm?f=2&s=10288',val:'GEN_PWR2_DPTH'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm57.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10256:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=10256',val:'U_dff_rx'}],du:{val:'work.rkv_DW_apb_i2c_bcm57',link:'z.htm?f=1&s=10256'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'98.61'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'95.83'}]},
{parent:'0',ln:'U_dff_rx',covs:[{class:'bgGreen', val:'98.61'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'95.83'}]},
{parent:'1',link:'z.htm?f=2&s=10288',ln:'GEN_PWR2_DPTH',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'96.55%'},avgw:{class:'bgGreen', val:'98.61%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'48'},cb:{class:'odd_r', val:'46'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'95.83%'},cp:{class:'bgGreen', val:'95.83%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'96.55%'},avgw:{class:'bgGreen', val:'98.61%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'48'},cb:{class:'odd_r', val:'46'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'95.83%'},cp:{class:'bgGreen', val:'95.83%'}}
]
}
}
},
z10325:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{s:'10291',b:'1',val:'U_dff_tx'},{link:'z.htm?f=2&s=10325',val:'GEN_PWR2_DPTH'}],lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c_bcm57.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10291:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'5721',b:'1',val:'dut'},{link:'z.htm?f=2&s=10291',val:'U_dff_tx'}],du:{val:'work.rkv_DW_apb_i2c_bcm57',link:'z.htm?f=1&s=10291'},lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'U_dff_tx',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=10325',ln:'GEN_PWR2_DPTH',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'52'},cb:{class:'odd_r', val:'52'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'52'},cb:{class:'odd_r', val:'52'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z5420:{prod:'Questa',reporttype:'du',duname:'work.rkv_DW_apb_i2c',lang:'Verilog',src:{z:'../../rkv_dw_apb_i2c/src/rkv_DW_apb_i2c.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'63.13%'},avgw:{class:'bgYellow', val:'63.13%'},
data:[
{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'1424'},cb:{class:'odd_r', val:'899'},ms:{class:'odd_r', val:'525'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'63.13%'},cp:{class:'bgYellow', val:'63.13%'}}
]
}
}
},
z5721:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{link:'z.htm?f=2&s=5721',val:'dut'}],du:{val:'work.rkv_DW_apb_i2c',link:'z.htm?f=1&s=5721'},lang:'Verilog',src:{z:'../tb/rkv_i2c_tb.sv'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'73.61'},{class:'bgYellow', val:'85.03'},{class:'bgYellow', val:'80.25'},{class:'bgYellow', val:'55.56'}]},
{parent:'0',ln:'dut',covs:[{class:'bgYellow', val:'63.13'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgYellow', val:'63.13'}]},
{parent:'1',link:'z.htm?f=1&s=6477',ln:'U_DW_apb_i2c_toggle',covs:[{class:'bgYellow', val:'76.66'},{class:'bgYellow', val:'88.42'},{class:'bgYellow', val:'87.93'},{class:'bgYellow', val:'53.63'}]},
{parent:'1',link:'z.htm?f=1&s=6624',ln:'U_DW_apb_i2c_sync',covs:[{class:'bgYellow', val:'79.54'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'38.62'}]},
{parent:'1',link:'z.htm?f=2&s=7161',ln:'U_DW_apb_i2c_intctl',covs:[{class:'bgYellow', val:'70.59'},{class:'bgGreen', val:'90.14'},{class:'bgYellow', val:'83.60'},{class:'bgRed', val:'38.03'}]},
{parent:'1',link:'z.htm?f=2&s=7787',ln:'U_DW_apb_i2c_tx_shift',covs:[{class:'bgYellow', val:'81.86'},{class:'bgGreen', val:'91.54'},{class:'bgYellow', val:'84.96'},{class:'bgYellow', val:'69.07'}]},
{parent:'1',link:'z.htm?f=2&s=8044',ln:'U_DW_apb_i2c_rx_shift',covs:[{class:'bgYellow', val:'60.01'},{class:'bgYellow', val:'74.02'},{class:'bgYellow', val:'54.76'},{class:'bgYellow', val:'51.25'}]},
{parent:'1',link:'z.htm?f=2&s=8167',ln:'U_DW_apb_i2c_biu',covs:[{class:'bgGreen', val:'96.61'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'89.84'}]},
{parent:'1',link:'z.htm?f=2&s=8238',ln:'U_DW_apb_i2c_slvfsm',covs:[{class:'bgRed', val:'25.99'},{class:'bgRed', val:'37.57'},{class:'bgRed', val:'35.15'},{class:'bgRed', val:'5.26'}]},
{parent:'1',link:'z.htm?f=2&s=8339',ln:'U_DW_apb_i2c_mstfsm',covs:[{class:'bgYellow', val:'78.51'},{class:'bgYellow', val:'79.45'},{class:'bgYellow', val:'78.96'},{class:'bgYellow', val:'77.11'}]},
{parent:'1',link:'z.htm?f=2&s=8510',ln:'U_DW_apb_i2c_rx_filter',covs:[{class:'bgYellow', val:'88.81'},{class:'bgGreen', val:'96.55'},{class:'bgGreen', val:'93.51'},{class:'bgYellow', val:'76.38'}]},
{parent:'1',link:'z.htm?f=2&s=8729',ln:'U_DW_apb_i2c_clk_gen',covs:[{class:'bgYellow', val:'85.96'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'57.89'}]},
{parent:'1',link:'z.htm?f=2&s=9187',ln:'U_DW_apb_i2c_regfile',covs:[{class:'bgYellow', val:'76.48'},{class:'bgGreen', val:'95.83'},{class:'bgGreen', val:'90.50'},{class:'bgRed', val:'43.13'}]},
{parent:'1',link:'z.htm?f=2&s=9979',ln:'U_DW_apb_i2c_fifo',covs:[{class:'bgGreen', val:'94.71'},{class:'bgGreen', val:'99.25'},{class:'bgGreen', val:'96.36'},{class:'bgYellow', val:'88.52'}]},
{parent:'1',link:'z.htm?f=2&s=10256',ln:'U_dff_rx',covs:[{class:'bgGreen', val:'98.61'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'95.83'}]},
{parent:'1',link:'z.htm?f=2&s=10291',ln:'U_dff_tx',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'63.13%'},avgw:{class:'bgYellow', val:'63.13%'},
data:[
{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'1424'},cb:{class:'odd_r', val:'899'},ms:{class:'odd_r', val:'525'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'63.13%'},cp:{class:'bgYellow', val:'63.13%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'64.36%'},avgw:{class:'bgYellow', val:'73.61%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1798'},cb:{class:'odd_r', val:'1529'},ms:{class:'odd_r', val:'269'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'85.03%'},cp:{class:'bgYellow', val:'85.03%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'1276'},cb:{class:'even_r', val:'1024'},ms:{class:'even_r', val:'252'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'80.25%'},cp:{class:'bgYellow', val:'80.25%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'6536'},cb:{class:'odd_r', val:'3632'},ms:{class:'odd_r', val:'2904'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'55.56%'},cp:{class:'bgYellow', val:'55.56%'}}
]
}
}
},
z10328:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{link:'z.htm?f=2&s=10328',val:'apb_if'}],du:{val:'work.lvc_apb_if',link:'z.htm?f=1&s=10328'},lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'66.04%'},avgw:{class:'bgYellow', val:'68.53%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=10328,Covergroups'},tb:{class:'odd_r', val:'19'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'73.68%'},cp:{class:'bgYellow', val:'80.55%'}}
,{link:{class:'even',val:'Directives'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'57.14%'},cp:{class:'bgYellow', val:'57.14%'}}
,{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'13'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'7.14%'},cp:{class:'bgRed', val:'7.14%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'208'},cb:{class:'odd_r', val:'138'},ms:{class:'odd_r', val:'70'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'66.34%'},cp:{class:'bgYellow', val:'66.34%'}}
,{link:{class:'even',val:'Assertions'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'66.04%'},avgw:{class:'bgYellow', val:'68.53%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'19'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'73.68%'},cp:{class:'bgYellow', val:'80.55%'}}
,{link:{class:'even',val:'Directives'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'57.14%'},cp:{class:'bgYellow', val:'57.14%'}}
,{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'13'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'7.14%'},cp:{class:'bgRed', val:'7.14%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'208'},cb:{class:'odd_r', val:'138'},ms:{class:'odd_r', val:'70'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'66.34%'},cp:{class:'bgYellow', val:'66.34%'}}
,{link:{class:'even',val:'Assertions'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10476:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{link:'z.htm?f=2&s=10476',val:'i2c_if'}],du:{val:'work.lvc_i2c_if',link:'z.htm?f=1&s=10476'},lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'56.86%'},avgw:{class:'bgYellow', val:'65.74%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'18'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'55.55%'},cp:{class:'bgYellow', val:'55.55%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'24'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'14'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'41.66%'},cp:{class:'bgRed', val:'41.66%'}}
]
}
}
},
z10539:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'10498',b:'1',val:'top_if'},{link:'z.htm?f=2&s=10539',val:'wait_apb'}],lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_if.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10540:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'10498',b:'1',val:'top_if'},{link:'z.htm?f=2&s=10540',val:'wait_i2c'}],lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_if.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z10541:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'10498',b:'1',val:'top_if'},{link:'z.htm?f=2&s=10541',val:'wait_intr'}],lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_if.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z10544:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'10498',b:'1',val:'top_if'},{link:'z.htm?f=2&s=10544',val:'get_intr'}],lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_if.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'28.57%'},avgw:{class:'bgRed', val:'29.16%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z10547:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{s:'10498',b:'1',val:'top_if'},{link:'z.htm?f=2&s=10547',val:'wait_rstn_release'}],lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_if.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10498:{prod:'Questa',reporttype:'in',scopes:[{s:'5711',b:'1',val:'rkv_i2c_tb'},{link:'z.htm?f=2&s=10498',val:'top_if'}],du:{val:'work.rkv_i2c_if',link:'z.htm?f=1&s=10498'},lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_tb.sv'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgRed', val:'44.83'},{class:'bgYellow', val:'57.14'},{class:'bgRed', val:'12.50'},{class:'bgYellow', val:'64.86'}]},
{parent:'0',ln:'top_if',covs:[{class:'bgRed', val:'44.83'},{class:'bgYellow', val:'57.14'},{class:'bgRed', val:'12.50'},{class:'bgYellow', val:'64.86'}]},
{parent:'1',link:'z.htm?f=2&s=10539',ln:'wait_apb',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=10540',ln:'wait_i2c',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=10541',ln:'wait_intr',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=10544',ln:'get_intr',covs:[{class:'bgRed', val:'29.16'},{class:'bgRed', val:'33.33'},{class:'bgRed', val:'25.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=10547',ln:'wait_rstn_release',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'59.37%'},avgw:{class:'bgRed', val:'44.83%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'57.14%'},cp:{class:'bgYellow', val:'57.14%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'12.50%'},cp:{class:'bgRed', val:'12.50%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'74'},cb:{class:'odd_r', val:'48'},ms:{class:'odd_r', val:'26'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'64.86%'},cp:{class:'bgYellow', val:'64.86%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'59.37%'},avgw:{class:'bgRed', val:'44.83%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'57.14%'},cp:{class:'bgYellow', val:'57.14%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'12.50%'},cp:{class:'bgRed', val:'12.50%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'74'},cb:{class:'odd_r', val:'48'},ms:{class:'odd_r', val:'26'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'64.86%'},cp:{class:'bgYellow', val:'64.86%'}}
]
}
}
},
z5419:{prod:'Questa',reporttype:'du',duname:'work.rkv_i2c_tb',lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'95.45%'},avgw:{class:'bgGreen', val:'94.44%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'26'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'18'},cb:{class:'even_r', val:'16'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'88.88%'},cp:{class:'bgYellow', val:'88.88%'}}
]
}
}
},
z5711:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=2&s=5711',val:'rkv_i2c_tb'}],du:{val:'work.rkv_i2c_tb',link:'z.htm?f=1&s=5711'},lang:'SystemVerilog',src:{z:'../tb/rkv_i2c_tb.sv'},summaryTables:{
headers:['Cvg', 'Cover', 'Statement', 'Branch', 'Toggle', 'Assertion'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'76.27'},{class:'bgYellow', val:'80.55'},{class:'bgYellow', val:'57.14'},{class:'bgYellow', val:'85.22'},{class:'bgYellow', val:'78.72'},{class:'bgYellow', val:'56.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'rkv_i2c_tb',covs:[{class:'bgGreen', val:'94.44'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgYellow', val:'88.88'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=5721',ln:'dut',covs:[{class:'bgYellow', val:'73.61'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'bgYellow', val:'85.03'},{class:'bgYellow', val:'80.25'},{class:'bgYellow', val:'55.56'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=10328',ln:'apb_if',covs:[{class:'bgYellow', val:'68.53'},{class:'bgYellow', val:'80.55'},{class:'bgYellow', val:'57.14'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'7.14'},{class:'bgYellow', val:'66.34'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=10476',ln:'i2c_if',covs:[{class:'bgYellow', val:'65.74'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'55.55'},{class:'bgRed', val:'41.66'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=10498',ln:'top_if',covs:[{class:'bgRed', val:'44.83'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgYellow', val:'57.14'},{class:'bgRed', val:'12.50'},{class:'bgYellow', val:'64.86'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'95.45%'},avgw:{class:'bgGreen', val:'94.44%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'26'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'18'},cb:{class:'even_r', val:'16'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'88.88%'},cp:{class:'bgYellow', val:'88.88%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'64.44%'},avgw:{class:'bgYellow', val:'76.27%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'19'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'73.68%'},cp:{class:'bgYellow', val:'80.55%'}}
,{link:{class:'even',val:'Directives'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'57.14%'},cp:{class:'bgYellow', val:'57.14%'}}
,{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1861'},cb:{class:'odd_r', val:'1586'},ms:{class:'odd_r', val:'275'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'85.22%'},cp:{class:'bgYellow', val:'85.22%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'1316'},cb:{class:'even_r', val:'1036'},ms:{class:'even_r', val:'280'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'78.72%'},cp:{class:'bgYellow', val:'78.72%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'6856'},cb:{class:'odd_r', val:'3840'},ms:{class:'odd_r', val:'3016'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'56.00%'},cp:{class:'bgYellow', val:'56.00%'}}
,{link:{class:'even',val:'Assertions'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z11506:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{link:'z.htm?f=2&s=11506',val:'get_bus_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_types.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11508:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{link:'z.htm?f=2&s=11508',val:'get_bus_speed'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_types.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'5'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11510:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{link:'z.htm?f=2&s=11510',val:'get_enum_command'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_types.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'5'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11512:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{link:'z.htm?f=2&s=11512',val:'get_command'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_types.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'5'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11515:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_configuration'},{link:'z.htm?f=2&s=11515',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z11516:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_configuration'},{link:'z.htm?f=2&s=11516',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11517:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_configuration'},{link:'z.htm?f=2&s=11517',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11518:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_configuration'},{link:'z.htm?f=2&s=11518',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11520:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_configuration'},{link:'z.htm?f=2&s=11520',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11521:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_configuration'},{link:'z.htm?f=2&s=11521',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'21.27%'},avgw:{class:'bgRed', val:'20.40%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'15'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'16.66%'},cp:{class:'bgRed', val:'16.66%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'29'},cb:{class:'even_r', val:'7'},ms:{class:'even_r', val:'22'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'24.13%'},cp:{class:'bgRed', val:'24.13%'}}
]
}
}
},
z11534:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=11534',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'74'},cb:{class:'odd_r', val:'74'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z11535:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=11535',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11536:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=11536',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11537:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=11537',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11539:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=11539',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z11540:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=11540',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'13.58%'},avgw:{class:'bgRed', val:'13.49%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1326'},cb:{class:'odd_r', val:'169'},ms:{class:'odd_r', val:'1157'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'12.74%'},cp:{class:'bgRed', val:'12.74%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'1691'},cb:{class:'even_r', val:'241'},ms:{class:'even_r', val:'1450'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'14.25%'},cp:{class:'bgRed', val:'14.25%'}}
]
}
}
},
z12114:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12114',val:'reasonable_constraint_mode'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'46'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'46'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12115:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12115',val:'do_copy'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12116:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12116',val:'static_rand_mode'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'46'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'46'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12117:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12117',val:'is_valid'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'285'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'285'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'497'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'497'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12331:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12331',val:'set_i2c_if'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12332:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12332',val:'set_slave_address_ranges_num'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12333:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12333',val:'set_slave_address'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12334:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12334',val:'is_valid_slave_address'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'8'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'14'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12342:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_configuration'},{link:'z.htm?f=2&s=12342',val:'timing_vars'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'44'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'44'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12344:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12344',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12345:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12345',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12346:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12346',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12347:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12347',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'80.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z12349:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12349',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12350:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12350',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'13.99%'},avgw:{class:'bgRed', val:'13.68%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'146'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'129'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'11.64%'},cp:{class:'bgRed', val:'11.64%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'197'},cb:{class:'even_r', val:'31'},ms:{class:'even_r', val:'166'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'15.73%'},cp:{class:'bgRed', val:'15.73%'}}
]
}
}
},
z12418:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12418',val:'reasonable_constraint_mode'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12419:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12419',val:'static_rand_mode'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12420:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_agent_configuration'},{link:'z.htm?f=2&s=12420',val:'is_valid'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_agent_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'37'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'37'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'63'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'63'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12449:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_transaction'},{link:'z.htm?f=2&s=12449',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12450:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_transaction'},{link:'z.htm?f=2&s=12450',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12451:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_transaction'},{link:'z.htm?f=2&s=12451',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12452:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_transaction'},{link:'z.htm?f=2&s=12452',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12454:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_transaction'},{link:'z.htm?f=2&s=12454',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12455:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_transaction'},{link:'z.htm?f=2&s=12455',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'10.03%'},avgw:{class:'bgRed', val:'9.80%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'680'},cb:{class:'odd_r', val:'51'},ms:{class:'odd_r', val:'629'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'7.50%'},cp:{class:'bgRed', val:'7.50%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'834'},cb:{class:'even_r', val:'101'},ms:{class:'even_r', val:'733'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'12.11%'},cp:{class:'bgRed', val:'12.11%'}}
]
}
}
},
z12761:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_transaction'},{link:'z.htm?f=2&s=12761',val:'reasonable_constraint_mode'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12762:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_transaction'},{link:'z.htm?f=2&s=12762',val:'is_valid'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'18.50%'},avgw:{class:'bgRed', val:'20.04%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'93'},cb:{class:'odd_r', val:'24'},ms:{class:'odd_r', val:'69'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'25.80%'},cp:{class:'bgRed', val:'25.80%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'161'},cb:{class:'even_r', val:'23'},ms:{class:'even_r', val:'138'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'14.28%'},cp:{class:'bgRed', val:'14.28%'}}
]
}
}
},
z12833:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12833',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12834:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12834',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12835:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12835',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12836:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12836',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12838:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12838',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12839:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12839',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12844:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12844',val:'assign_vif'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12845:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12845',val:'source_event'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12846:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12846',val:'reconfigure_via_task'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12847:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12847',val:'wait_data_hd_time'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12848:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12848',val:'clk_low_offset_gen'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgRed', val:'40.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'35'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'21'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'40.00%'},cp:{class:'bgRed', val:'40.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'5'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'40.00%'},cp:{class:'bgRed', val:'40.00%'}}
]
}
}
},
z12850:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_bfm_common'},{link:'z.htm?f=2&s=12850',val:'wait_for_reset'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_bfm_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12853:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__1'},{link:'z.htm?f=2&s=12853',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12854:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__1'},{link:'z.htm?f=2&s=12854',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12855:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__1'},{link:'z.htm?f=2&s=12855',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12856:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__1'},{link:'z.htm?f=2&s=12856',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12857:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__1'},{link:'z.htm?f=2&s=12857',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12863:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__2'},{link:'z.htm?f=2&s=12863',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12864:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__2'},{link:'z.htm?f=2&s=12864',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12865:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__2'},{link:'z.htm?f=2&s=12865',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12866:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__2'},{link:'z.htm?f=2&s=12866',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12867:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__2'},{link:'z.htm?f=2&s=12867',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12873:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__3'},{link:'z.htm?f=2&s=12873',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12874:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__3'},{link:'z.htm?f=2&s=12874',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12875:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__3'},{link:'z.htm?f=2&s=12875',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12876:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__3'},{link:'z.htm?f=2&s=12876',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12877:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_sequencer'},{val:'lvc_i2c_sequencer__3'},{link:'z.htm?f=2&s=12877',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.00%'},avgw:{class:'bgYellow', val:'50.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z12883:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_transaction'},{link:'z.htm?f=2&s=12883',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'24'},cb:{class:'odd_r', val:'24'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12884:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_transaction'},{link:'z.htm?f=2&s=12884',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12885:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_transaction'},{link:'z.htm?f=2&s=12885',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12886:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_transaction'},{link:'z.htm?f=2&s=12886',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'80.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z12888:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_transaction'},{link:'z.htm?f=2&s=12888',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z12889:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_transaction'},{link:'z.htm?f=2&s=12889',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.66%'},avgw:{class:'bgRed', val:'37.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z12894:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_transaction'},{link:'z.htm?f=2&s=12894',val:'is_valid'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'93'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'93'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'161'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'161'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12965:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_sequencer'},{link:'z.htm?f=2&s=12965',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12966:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_sequencer'},{link:'z.htm?f=2&s=12966',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12967:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_sequencer'},{link:'z.htm?f=2&s=12967',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12968:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_sequencer'},{link:'z.htm?f=2&s=12968',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12969:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_sequencer'},{link:'z.htm?f=2&s=12969',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'34'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'34'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'48'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'48'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12989:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_sequencer'},{link:'z.htm?f=2&s=12989',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12996:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_sequencer'},{link:'z.htm?f=2&s=12996',val:'reconfigure'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z12999:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_sequencer'},{link:'z.htm?f=2&s=12999',val:'get_cfg'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13001:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13001',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13002:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13002',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13003:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13003',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13004:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13004',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13006:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13006',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13007:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13007',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13012:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13012',val:'monitor_start'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'3'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13014:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13014',val:'monitor_end'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13016:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13016',val:'ack_counter'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13018:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13018',val:'collect_transfer'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13019:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor_common'},{link:'z.htm?f=2&s=13019',val:'data_ana'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'45.66%'},avgw:{class:'bgRed', val:'43.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'169'},cb:{class:'odd_r', val:'80'},ms:{class:'odd_r', val:'89'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'47.33%'},cp:{class:'bgRed', val:'47.33%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'20'},ms:{class:'even_r', val:'30'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'40.00%'},cp:{class:'bgRed', val:'40.00%'}}
]
}
}
},
z13041:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13041',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13042:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13042',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13043:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13043',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13044:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13044',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13045:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13045',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'23.25%'},avgw:{class:'bgRed', val:'23.88%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'36'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'26'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'27.77%'},cp:{class:'bgRed', val:'27.77%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'40'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'20.00%'},cp:{class:'bgRed', val:'20.00%'}}
]
}
}
},
z13064:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13064',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.00%'},avgw:{class:'bgYellow', val:'54.16%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
]
}
}
},
z13071:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13071',val:'run_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'62.50%'},avgw:{class:'bgYellow', val:'62.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13077:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13077',val:'reconfigure_via_task'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13080:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13080',val:'assign_vif'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13081:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_monitor'},{link:'z.htm?f=2&s=13081',val:'received_and_sent'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13083:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_callback'},{link:'z.htm?f=2&s=13083',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_callback.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13084:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_callback'},{link:'z.htm?f=2&s=13084',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_callback.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13085:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_callback'},{link:'z.htm?f=2&s=13085',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_callback.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13086:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_callback'},{link:'z.htm?f=2&s=13086',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_callback.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13088:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_callback'},{link:'z.htm?f=2&s=13088',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_callback.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13089:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_callback'},{link:'z.htm?f=2&s=13089',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_callback.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13096:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13096',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13097:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13097',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13098:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13098',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13099:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13099',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13101:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13101',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13102:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13102',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13107:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13107',val:'send_xact'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13109:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13109',val:'start_gen'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13112:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13112',val:'stop_gen'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13113:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13113',val:'rw_slave_7bit_addr'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'26'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13115:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13115',val:'rw_slave_10bit_addr'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'93'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'93'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13122:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13122',val:'send_byte'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'19'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'19'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13124:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13124',val:'recv_byte'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'17'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'17'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13125:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13125',val:'recv_byte_noack'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'17'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'17'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13126:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13126',val:'send_start_byte'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13127:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13127',val:'pre_hs_in_fm_send_byte'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13130:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13130',val:'pre_hs_in_fm_plus_send_byte'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13133:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13133',val:'pre_hs_in_fm_start_gen'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'11'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13136:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13136',val:'pre_hs_in_fm_plus_start_gen'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'11'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13139:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13139',val:'re_start_gen'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13140:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13140',val:'drive_data'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'212'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'212'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'148'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'148'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13207:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver_common'},{link:'z.htm?f=2&s=13207',val:'rw_same_slave_10bit_addr'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'46'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'46'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13213:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13213',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13214:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13214',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13215:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13215',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13216:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13216',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13217:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13217',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'34'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'34'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'48'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'48'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13237:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13237',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'20'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'20'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'14'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13245:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13245',val:'reconfigure_via_task'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13249:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13249',val:'source_events'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13251:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13251',val:'consume_from_seq_item_port'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'22'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'22'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'18'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'18'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13261:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13261',val:'post_seq_item_get_cb_exec'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13262:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13262',val:'put_response_to_seq_item_port'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'6'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'6'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13267:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13267',val:'assign_vif'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13268:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_driver'},{link:'z.htm?f=2&s=13268',val:'run_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13274:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13274',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13275:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13275',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13276:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13276',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13277:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13277',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13278:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13278',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'12.60%'},avgw:{class:'bgRed', val:'12.24%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'50'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'45'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'10.00%'},cp:{class:'bgRed', val:'10.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'69'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'59'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'14.49%'},cp:{class:'bgRed', val:'14.49%'}}
]
}
}
},
z13305:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13305',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'30.00%'},avgw:{class:'bgRed', val:'30.09%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'32'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'22'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'31.25%'},cp:{class:'bgRed', val:'31.25%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'38'},cb:{class:'even_r', val:'11'},ms:{class:'even_r', val:'27'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'28.94%'},cp:{class:'bgRed', val:'28.94%'}}
]
}
}
},
z13324:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13324',val:'connect_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'60.00%'},avgw:{class:'bgYellow', val:'62.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13328:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13328',val:'reconfigure_via_task'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.00%'},avgw:{class:'bgRed', val:'40.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'40.00%'},cp:{class:'bgRed', val:'40.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'6'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'40.00%'},cp:{class:'bgRed', val:'40.00%'}}
]
}
}
},
z13334:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13334',val:'run_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13337:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_master_agent'},{link:'z.htm?f=2&s=13337',val:'handle_runtime_rst'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13339:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_transaction'},{link:'z.htm?f=2&s=13339',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'17'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13340:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_transaction'},{link:'z.htm?f=2&s=13340',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13341:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_transaction'},{link:'z.htm?f=2&s=13341',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13342:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_transaction'},{link:'z.htm?f=2&s=13342',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'80.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13344:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_transaction'},{link:'z.htm?f=2&s=13344',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13345:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_transaction'},{link:'z.htm?f=2&s=13345',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.66%'},avgw:{class:'bgRed', val:'37.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13350:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_transaction'},{link:'z.htm?f=2&s=13350',val:'is_valid'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_transaction.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'18.64%'},avgw:{class:'bgRed', val:'20.21%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'65'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'48'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'26.15%'},cp:{class:'bgRed', val:'26.15%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'112'},cb:{class:'even_r', val:'16'},ms:{class:'even_r', val:'96'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'14.28%'},cp:{class:'bgRed', val:'14.28%'}}
]
}
}
},
z13400:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_sequencer'},{link:'z.htm?f=2&s=13400',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13401:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_sequencer'},{link:'z.htm?f=2&s=13401',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13402:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_sequencer'},{link:'z.htm?f=2&s=13402',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13403:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_sequencer'},{link:'z.htm?f=2&s=13403',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13404:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_sequencer'},{link:'z.htm?f=2&s=13404',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'12.19%'},avgw:{class:'bgRed', val:'11.70%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'34'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'31'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'8.82%'},cp:{class:'bgRed', val:'8.82%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'48'},cb:{class:'even_r', val:'7'},ms:{class:'even_r', val:'41'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'14.58%'},cp:{class:'bgRed', val:'14.58%'}}
]
}
}
},
z13424:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_sequencer'},{link:'z.htm?f=2&s=13424',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.17%'},avgw:{class:'bgRed', val:'46.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'60.00%'},cp:{class:'bgYellow', val:'60.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
]
}
}
},
z13431:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_sequencer'},{link:'z.htm?f=2&s=13431',val:'reconfigure'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'20.00%'},avgw:{class:'bgRed', val:'12.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z13434:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_sequencer'},{link:'z.htm?f=2&s=13434',val:'get_cfg'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13436:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13436',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13437:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13437',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13438:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13438',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13439:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13439',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13441:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13441',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13442:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13442',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13447:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13447',val:'monitor_start'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'3'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13449:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13449',val:'monitor_end'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13451:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13451',val:'ack_counter'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13453:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13453',val:'collect_transfer'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13454:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor_common'},{link:'z.htm?f=2&s=13454',val:'data_ana'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'45.41%'},avgw:{class:'bgRed', val:'43.51%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'168'},cb:{class:'odd_r', val:'79'},ms:{class:'odd_r', val:'89'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'47.02%'},cp:{class:'bgRed', val:'47.02%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'20'},ms:{class:'even_r', val:'30'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'40.00%'},cp:{class:'bgRed', val:'40.00%'}}
]
}
}
},
z13476:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13476',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13477:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13477',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13478:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13478',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13479:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13479',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13480:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13480',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'23.25%'},avgw:{class:'bgRed', val:'23.88%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'36'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'26'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'27.77%'},cp:{class:'bgRed', val:'27.77%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'40'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'20.00%'},cp:{class:'bgRed', val:'20.00%'}}
]
}
}
},
z13499:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13499',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.00%'},avgw:{class:'bgYellow', val:'54.16%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
]
}
}
},
z13506:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13506',val:'run_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'62.50%'},avgw:{class:'bgYellow', val:'62.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13512:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13512',val:'reconfigure_via_task'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13515:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13515',val:'assign_vif'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13516:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_monitor'},{link:'z.htm?f=2&s=13516',val:'received_and_sent'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13518:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13518',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13519:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13519',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13520:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13520',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13521:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13521',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13523:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13523',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13524:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13524',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13529:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13529',val:'slave_start'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13532:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13532',val:'slave_end'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13534:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13534',val:'data_ana'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'53.49%'},avgw:{class:'bgYellow', val:'51.52%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'191'},cb:{class:'odd_r', val:'105'},ms:{class:'odd_r', val:'86'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'54.97%'},cp:{class:'bgYellow', val:'54.97%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'52'},cb:{class:'even_r', val:'25'},ms:{class:'even_r', val:'27'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'48.07%'},cp:{class:'bgRed', val:'48.07%'}}
]
}
}
},
z13556:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver_common'},{link:'z.htm?f=2&s=13556',val:'send_xact'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver_common.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13560:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13560',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13561:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13561',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13562:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13562',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13563:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13563',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13564:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13564',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'34'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'34'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'48'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'48'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13584:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13584',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.00%'},avgw:{class:'bgYellow', val:'55.35%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'9'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'35.71%'},cp:{class:'bgRed', val:'35.71%'}}
]
}
}
},
z13592:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13592',val:'reconfigure_via_task'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'33.33%'},avgw:{class:'bgRed', val:'37.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z13596:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13596',val:'source_events'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.00%'},avgw:{class:'bgYellow', val:'50.00%'},
data:[
{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13598:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13598',val:'consume_from_seq_item_port'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'56.41%'},avgw:{class:'bgYellow', val:'55.15%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'21'},cb:{class:'odd_r', val:'15'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'71.42%'},cp:{class:'bgYellow', val:'71.42%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'18'},cb:{class:'even_r', val:'7'},ms:{class:'even_r', val:'11'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'38.88%'},cp:{class:'bgRed', val:'38.88%'}}
]
}
}
},
z13608:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13608',val:'post_seq_item_get_cb_exec'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13609:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13609',val:'put_response_to_seq_item_port'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'54.54%'},avgw:{class:'bgYellow', val:'56.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'80.00%'},cp:{class:'bgYellow', val:'80.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'54.54%'},avgw:{class:'bgYellow', val:'56.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'80.00%'},cp:{class:'bgYellow', val:'80.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
]
}
}
},
z13614:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13614',val:'assign_vif'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13615:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_driver'},{link:'z.htm?f=2&s=13615',val:'run_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'46.66%'},avgw:{class:'bgRed', val:'47.32%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'57.14%'},cp:{class:'bgYellow', val:'57.14%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'37.50%'},cp:{class:'bgRed', val:'37.50%'}}
]
}
}
},
z13621:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13621',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13622:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13622',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13623:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13623',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13624:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13624',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13625:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13625',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'12.60%'},avgw:{class:'bgRed', val:'12.24%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'50'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'45'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'10.00%'},cp:{class:'bgRed', val:'10.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'69'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'59'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'14.49%'},cp:{class:'bgRed', val:'14.49%'}}
]
}
}
},
z13652:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13652',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.27%'},avgw:{class:'bgRed', val:'40.94%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'34'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'16'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'52.94%'},cp:{class:'bgYellow', val:'52.94%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'38'},cb:{class:'even_r', val:'11'},ms:{class:'even_r', val:'27'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'28.94%'},cp:{class:'bgRed', val:'28.94%'}}
]
}
}
},
z13671:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13671',val:'connect_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'70.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13675:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13675',val:'reconfigure_via_task'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'73.33%'},avgw:{class:'bgYellow', val:'80.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'60.00%'},cp:{class:'bgYellow', val:'60.00%'}}
]
}
}
},
z13681:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13681',val:'run_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13684:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_slave_agent'},{link:'z.htm?f=2&s=13684',val:'handle_runtime_rst'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13686:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13686',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13687:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13687',val:'pre_randomize'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13688:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13688',val:'reasonable_constraint_mode'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13689:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13689',val:'do_copy'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13690:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13690',val:'static_rand_mode'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13691:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13691',val:'set_if'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13693:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13693',val:'create_sub_cfgs'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'77.77%'},avgw:{class:'bgYellow', val:'67.85%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'85.71%'},cp:{class:'bgYellow', val:'85.71%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13696:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13696',val:'set_bus_speed'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13697:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13697',val:'get_num_masters'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13698:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13698',val:'get_num_slaves'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13699:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13699',val:'set_pullup_resistor'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13700:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13700',val:'set_num_masters'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13701:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13701',val:'set_num_slaves'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13702:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13702',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13703:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13703',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13704:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13704',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13706:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13706',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13707:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_configuration'},{link:'z.htm?f=2&s=13707',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_configuration.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'255'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'255'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'265'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'265'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13812:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_sequencer'},{link:'z.htm?f=2&s=13812',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13813:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_sequencer'},{link:'z.htm?f=2&s=13813',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13814:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_sequencer'},{link:'z.htm?f=2&s=13814',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13815:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_sequencer'},{link:'z.htm?f=2&s=13815',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13816:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_sequencer'},{link:'z.htm?f=2&s=13816',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'34'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'34'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'48'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'48'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13836:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_sequencer'},{link:'z.htm?f=2&s=13836',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'17'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'17'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13845:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_sequencer'},{link:'z.htm?f=2&s=13845',val:'get_cfg'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13847:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13847',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13848:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13848',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13849:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13849',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13850:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13850',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13851:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13851',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'34'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'34'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'48'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'48'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13871:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13871',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'26'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'16'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'16'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13880:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13880',val:'connect_phase'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13881:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13881',val:'reconfigure'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'16'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'16'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13890:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13890',val:'get_cfg'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13893:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13893',val:'get_static_cfg'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13895:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13895',val:'get_dynamic_cfg'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13897:{prod:'Questa',reporttype:'in',scopes:[{s:'11505',b:'1',val:'lvc_i2c_pkg'},{val:'lvc_i2c_system_env'},{link:'z.htm?f=2&s=13897',val:'get_is_running'}],lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_system_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z101:{prod:'Questa',reporttype:'du',duname:'work.lvc_i2c_pkg',lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_pkg.sv'},summaryTables:{
headers:['Statement', 'Branch'],
instances:[{parent:'0',ln:'work.lvc_i2c_pkg',covs:[{class:'bgRed', val:'15.41'},{class:'bgRed', val:'18.77'},{class:'bgRed', val:'12.04'}]},
{parent:'1',link:'z.htm?f=1&s=102',ln:'get_bus_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=104',ln:'get_bus_speed',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=106',ln:'get_enum_command',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=108',ln:'get_command',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=111',ln:'lvc_configuration/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=112',ln:'lvc_configuration/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=113',ln:'lvc_configuration/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=114',ln:'lvc_configuration/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=116',ln:'lvc_configuration/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=117',ln:'lvc_configuration/__m_uvm_field_automation',covs:[{class:'bgRed', val:'20.40'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=130',ln:'lvc_i2c_configuration/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=131',ln:'lvc_i2c_configuration/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=132',ln:'lvc_i2c_configuration/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=133',ln:'lvc_i2c_configuration/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=135',ln:'lvc_i2c_configuration/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=136',ln:'lvc_i2c_configuration/__m_uvm_field_automation',covs:[{class:'bgRed', val:'13.49'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=710',ln:'lvc_i2c_configuration/reasonable_constraint_mode',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=711',ln:'lvc_i2c_configuration/do_copy',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=712',ln:'lvc_i2c_configuration/static_rand_mode',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=713',ln:'lvc_i2c_configuration/is_valid',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=927',ln:'lvc_i2c_configuration/set_i2c_if',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=928',ln:'lvc_i2c_configuration/set_slave_address_ranges_num',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=929',ln:'lvc_i2c_configuration/set_slave_address',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=930',ln:'lvc_i2c_configuration/is_valid_slave_address',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=938',ln:'lvc_i2c_configuration/timing_vars',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=940',ln:'lvc_i2c_agent_configuration/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=941',ln:'lvc_i2c_agent_configuration/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=942',ln:'lvc_i2c_agent_configuration/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=943',ln:'lvc_i2c_agent_configuration/create',covs:[{class:'bgYellow', val:'75.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=945',ln:'lvc_i2c_agent_configuration/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=946',ln:'lvc_i2c_agent_configuration/__m_uvm_field_automation',covs:[{class:'bgRed', val:'13.68'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1014',ln:'lvc_i2c_agent_configuration/reasonable_constraint_mode',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1015',ln:'lvc_i2c_agent_configuration/static_rand_mode',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1016',ln:'lvc_i2c_agent_configuration/is_valid',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1045',ln:'lvc_i2c_transaction/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1046',ln:'lvc_i2c_transaction/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1047',ln:'lvc_i2c_transaction/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1048',ln:'lvc_i2c_transaction/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1050',ln:'lvc_i2c_transaction/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1051',ln:'lvc_i2c_transaction/__m_uvm_field_automation',covs:[{class:'bgRed', val:'9.80'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1357',ln:'lvc_i2c_transaction/reasonable_constraint_mode',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1358',ln:'lvc_i2c_transaction/is_valid',covs:[{class:'bgRed', val:'20.04'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1429',ln:'lvc_i2c_bfm_common/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1430',ln:'lvc_i2c_bfm_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1431',ln:'lvc_i2c_bfm_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1432',ln:'lvc_i2c_bfm_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1434',ln:'lvc_i2c_bfm_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1435',ln:'lvc_i2c_bfm_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1440',ln:'lvc_i2c_bfm_common/assign_vif',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1441',ln:'lvc_i2c_bfm_common/source_event',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1442',ln:'lvc_i2c_bfm_common/reconfigure_via_task',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1443',ln:'lvc_i2c_bfm_common/wait_data_hd_time',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1444',ln:'lvc_i2c_bfm_common/clk_low_offset_gen',covs:[{class:'bgRed', val:'40.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1446',ln:'lvc_i2c_bfm_common/wait_for_reset',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1449',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1450',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1451',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1452',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1453',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1459',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1460',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1461',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1462',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1463',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1469',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1470',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1471',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1472',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1473',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/__m_uvm_field_automation',covs:[{class:'bgYellow', val:'50.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1479',ln:'lvc_i2c_master_transaction/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1480',ln:'lvc_i2c_master_transaction/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1481',ln:'lvc_i2c_master_transaction/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1482',ln:'lvc_i2c_master_transaction/create',covs:[{class:'bgYellow', val:'75.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1484',ln:'lvc_i2c_master_transaction/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1485',ln:'lvc_i2c_master_transaction/__m_uvm_field_automation',covs:[{class:'bgRed', val:'37.50'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1490',ln:'lvc_i2c_master_transaction/is_valid',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1561',ln:'lvc_i2c_master_sequencer/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1562',ln:'lvc_i2c_master_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1563',ln:'lvc_i2c_master_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1564',ln:'lvc_i2c_master_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1565',ln:'lvc_i2c_master_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1585',ln:'lvc_i2c_master_sequencer/build_phase',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1592',ln:'lvc_i2c_master_sequencer/reconfigure',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1595',ln:'lvc_i2c_master_sequencer/get_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1597',ln:'lvc_i2c_master_monitor_common/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1598',ln:'lvc_i2c_master_monitor_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1599',ln:'lvc_i2c_master_monitor_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1600',ln:'lvc_i2c_master_monitor_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1602',ln:'lvc_i2c_master_monitor_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1603',ln:'lvc_i2c_master_monitor_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1608',ln:'lvc_i2c_master_monitor_common/monitor_start',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1610',ln:'lvc_i2c_master_monitor_common/monitor_end',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1612',ln:'lvc_i2c_master_monitor_common/ack_counter',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1614',ln:'lvc_i2c_master_monitor_common/collect_transfer',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1615',ln:'lvc_i2c_master_monitor_common/data_ana',covs:[{class:'bgRed', val:'43.66'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1637',ln:'lvc_i2c_master_monitor/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1638',ln:'lvc_i2c_master_monitor/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1639',ln:'lvc_i2c_master_monitor/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1640',ln:'lvc_i2c_master_monitor/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1641',ln:'lvc_i2c_master_monitor/__m_uvm_field_automation',covs:[{class:'bgRed', val:'23.88'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1660',ln:'lvc_i2c_master_monitor/build_phase',covs:[{class:'bgYellow', val:'54.16'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1667',ln:'lvc_i2c_master_monitor/run_phase',covs:[{class:'bgYellow', val:'62.50'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1673',ln:'lvc_i2c_master_monitor/reconfigure_via_task',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1676',ln:'lvc_i2c_master_monitor/assign_vif',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1677',ln:'lvc_i2c_master_monitor/received_and_sent',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1679',ln:'lvc_i2c_master_driver_callback/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1680',ln:'lvc_i2c_master_driver_callback/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1681',ln:'lvc_i2c_master_driver_callback/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1682',ln:'lvc_i2c_master_driver_callback/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1684',ln:'lvc_i2c_master_driver_callback/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1685',ln:'lvc_i2c_master_driver_callback/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1692',ln:'lvc_i2c_master_driver_common/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1693',ln:'lvc_i2c_master_driver_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1694',ln:'lvc_i2c_master_driver_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1695',ln:'lvc_i2c_master_driver_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1697',ln:'lvc_i2c_master_driver_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1698',ln:'lvc_i2c_master_driver_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1703',ln:'lvc_i2c_master_driver_common/send_xact',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1705',ln:'lvc_i2c_master_driver_common/start_gen',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1708',ln:'lvc_i2c_master_driver_common/stop_gen',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1709',ln:'lvc_i2c_master_driver_common/rw_slave_7bit_addr',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1711',ln:'lvc_i2c_master_driver_common/rw_slave_10bit_addr',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1718',ln:'lvc_i2c_master_driver_common/send_byte',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1720',ln:'lvc_i2c_master_driver_common/recv_byte',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1721',ln:'lvc_i2c_master_driver_common/recv_byte_noack',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1722',ln:'lvc_i2c_master_driver_common/send_start_byte',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1723',ln:'lvc_i2c_master_driver_common/pre_hs_in_fm_send_byte',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1726',ln:'lvc_i2c_master_driver_common/pre_hs_in_fm_plus_send_byte',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1729',ln:'lvc_i2c_master_driver_common/pre_hs_in_fm_start_gen',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1732',ln:'lvc_i2c_master_driver_common/pre_hs_in_fm_plus_start_gen',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1735',ln:'lvc_i2c_master_driver_common/re_start_gen',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1736',ln:'lvc_i2c_master_driver_common/drive_data',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1803',ln:'lvc_i2c_master_driver_common/rw_same_slave_10bit_addr',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1809',ln:'lvc_i2c_master_driver/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1810',ln:'lvc_i2c_master_driver/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1811',ln:'lvc_i2c_master_driver/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1812',ln:'lvc_i2c_master_driver/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1813',ln:'lvc_i2c_master_driver/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1833',ln:'lvc_i2c_master_driver/build_phase',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1841',ln:'lvc_i2c_master_driver/reconfigure_via_task',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1845',ln:'lvc_i2c_master_driver/source_events',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1847',ln:'lvc_i2c_master_driver/consume_from_seq_item_port',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1857',ln:'lvc_i2c_master_driver/post_seq_item_get_cb_exec',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1858',ln:'lvc_i2c_master_driver/put_response_to_seq_item_port',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1863',ln:'lvc_i2c_master_driver/assign_vif',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1864',ln:'lvc_i2c_master_driver/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1870',ln:'lvc_i2c_master_agent/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1871',ln:'lvc_i2c_master_agent/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1872',ln:'lvc_i2c_master_agent/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1873',ln:'lvc_i2c_master_agent/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1874',ln:'lvc_i2c_master_agent/__m_uvm_field_automation',covs:[{class:'bgRed', val:'12.24'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1901',ln:'lvc_i2c_master_agent/build_phase',covs:[{class:'bgRed', val:'30.09'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1920',ln:'lvc_i2c_master_agent/connect_phase',covs:[{class:'bgYellow', val:'62.50'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1924',ln:'lvc_i2c_master_agent/reconfigure_via_task',covs:[{class:'bgRed', val:'40.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1930',ln:'lvc_i2c_master_agent/run_phase',covs:[{class:'bgYellow', val:'75.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1933',ln:'lvc_i2c_master_agent/handle_runtime_rst',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1935',ln:'lvc_i2c_slave_transaction/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1936',ln:'lvc_i2c_slave_transaction/get_type',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1937',ln:'lvc_i2c_slave_transaction/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1938',ln:'lvc_i2c_slave_transaction/create',covs:[{class:'bgYellow', val:'75.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1940',ln:'lvc_i2c_slave_transaction/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1941',ln:'lvc_i2c_slave_transaction/__m_uvm_field_automation',covs:[{class:'bgRed', val:'37.50'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1946',ln:'lvc_i2c_slave_transaction/is_valid',covs:[{class:'bgRed', val:'20.21'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1996',ln:'lvc_i2c_slave_sequencer/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1997',ln:'lvc_i2c_slave_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1998',ln:'lvc_i2c_slave_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=1999',ln:'lvc_i2c_slave_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2000',ln:'lvc_i2c_slave_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'11.70'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2020',ln:'lvc_i2c_slave_sequencer/build_phase',covs:[{class:'bgRed', val:'46.66'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2027',ln:'lvc_i2c_slave_sequencer/reconfigure',covs:[{class:'bgRed', val:'12.50'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2030',ln:'lvc_i2c_slave_sequencer/get_cfg',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2032',ln:'lvc_i2c_slave_monitor_common/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2033',ln:'lvc_i2c_slave_monitor_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2034',ln:'lvc_i2c_slave_monitor_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2035',ln:'lvc_i2c_slave_monitor_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2037',ln:'lvc_i2c_slave_monitor_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2038',ln:'lvc_i2c_slave_monitor_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2043',ln:'lvc_i2c_slave_monitor_common/monitor_start',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2045',ln:'lvc_i2c_slave_monitor_common/monitor_end',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2047',ln:'lvc_i2c_slave_monitor_common/ack_counter',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2049',ln:'lvc_i2c_slave_monitor_common/collect_transfer',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2050',ln:'lvc_i2c_slave_monitor_common/data_ana',covs:[{class:'bgRed', val:'43.51'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2072',ln:'lvc_i2c_slave_monitor/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2073',ln:'lvc_i2c_slave_monitor/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2074',ln:'lvc_i2c_slave_monitor/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2075',ln:'lvc_i2c_slave_monitor/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2076',ln:'lvc_i2c_slave_monitor/__m_uvm_field_automation',covs:[{class:'bgRed', val:'23.88'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2095',ln:'lvc_i2c_slave_monitor/build_phase',covs:[{class:'bgYellow', val:'54.16'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2102',ln:'lvc_i2c_slave_monitor/run_phase',covs:[{class:'bgYellow', val:'62.50'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2108',ln:'lvc_i2c_slave_monitor/reconfigure_via_task',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2111',ln:'lvc_i2c_slave_monitor/assign_vif',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2112',ln:'lvc_i2c_slave_monitor/received_and_sent',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2114',ln:'lvc_i2c_slave_driver_common/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2115',ln:'lvc_i2c_slave_driver_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2116',ln:'lvc_i2c_slave_driver_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2117',ln:'lvc_i2c_slave_driver_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2119',ln:'lvc_i2c_slave_driver_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2120',ln:'lvc_i2c_slave_driver_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2125',ln:'lvc_i2c_slave_driver_common/slave_start',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2128',ln:'lvc_i2c_slave_driver_common/slave_end',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2130',ln:'lvc_i2c_slave_driver_common/data_ana',covs:[{class:'bgYellow', val:'51.52'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2152',ln:'lvc_i2c_slave_driver_common/send_xact',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2156',ln:'lvc_i2c_slave_driver/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2157',ln:'lvc_i2c_slave_driver/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2158',ln:'lvc_i2c_slave_driver/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2159',ln:'lvc_i2c_slave_driver/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2160',ln:'lvc_i2c_slave_driver/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2180',ln:'lvc_i2c_slave_driver/build_phase',covs:[{class:'bgYellow', val:'55.35'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2188',ln:'lvc_i2c_slave_driver/reconfigure_via_task',covs:[{class:'bgRed', val:'37.50'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2192',ln:'lvc_i2c_slave_driver/source_events',covs:[{class:'bgYellow', val:'50.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2194',ln:'lvc_i2c_slave_driver/consume_from_seq_item_port',covs:[{class:'bgYellow', val:'55.15'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2204',ln:'lvc_i2c_slave_driver/post_seq_item_get_cb_exec',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2205',ln:'lvc_i2c_slave_driver/put_response_to_seq_item_port',covs:[{class:'bgYellow', val:'56.66'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2210',ln:'lvc_i2c_slave_driver/assign_vif',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2211',ln:'lvc_i2c_slave_driver/run_phase',covs:[{class:'bgRed', val:'47.32'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2217',ln:'lvc_i2c_slave_agent/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2218',ln:'lvc_i2c_slave_agent/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2219',ln:'lvc_i2c_slave_agent/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2220',ln:'lvc_i2c_slave_agent/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2221',ln:'lvc_i2c_slave_agent/__m_uvm_field_automation',covs:[{class:'bgRed', val:'12.24'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2248',ln:'lvc_i2c_slave_agent/build_phase',covs:[{class:'bgRed', val:'40.94'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2267',ln:'lvc_i2c_slave_agent/connect_phase',covs:[{class:'bgYellow', val:'75.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2271',ln:'lvc_i2c_slave_agent/reconfigure_via_task',covs:[{class:'bgYellow', val:'80.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2277',ln:'lvc_i2c_slave_agent/run_phase',covs:[{class:'bgYellow', val:'75.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2280',ln:'lvc_i2c_slave_agent/handle_runtime_rst',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2282',ln:'lvc_i2c_system_configuration/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2283',ln:'lvc_i2c_system_configuration/pre_randomize',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2284',ln:'lvc_i2c_system_configuration/reasonable_constraint_mode',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2285',ln:'lvc_i2c_system_configuration/do_copy',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2286',ln:'lvc_i2c_system_configuration/static_rand_mode',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2287',ln:'lvc_i2c_system_configuration/set_if',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2289',ln:'lvc_i2c_system_configuration/create_sub_cfgs',covs:[{class:'bgYellow', val:'67.85'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2292',ln:'lvc_i2c_system_configuration/set_bus_speed',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2293',ln:'lvc_i2c_system_configuration/get_num_masters',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2294',ln:'lvc_i2c_system_configuration/get_num_slaves',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2295',ln:'lvc_i2c_system_configuration/set_pullup_resistor',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2296',ln:'lvc_i2c_system_configuration/set_num_masters',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2297',ln:'lvc_i2c_system_configuration/set_num_slaves',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2298',ln:'lvc_i2c_system_configuration/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2299',ln:'lvc_i2c_system_configuration/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2300',ln:'lvc_i2c_system_configuration/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2302',ln:'lvc_i2c_system_configuration/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2303',ln:'lvc_i2c_system_configuration/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2408',ln:'lvc_i2c_system_sequencer/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2409',ln:'lvc_i2c_system_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2410',ln:'lvc_i2c_system_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2411',ln:'lvc_i2c_system_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2412',ln:'lvc_i2c_system_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2432',ln:'lvc_i2c_system_sequencer/build_phase',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2441',ln:'lvc_i2c_system_sequencer/get_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2443',ln:'lvc_i2c_system_env/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2444',ln:'lvc_i2c_system_env/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2445',ln:'lvc_i2c_system_env/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2446',ln:'lvc_i2c_system_env/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2447',ln:'lvc_i2c_system_env/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2467',ln:'lvc_i2c_system_env/build_phase',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2476',ln:'lvc_i2c_system_env/connect_phase',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2477',ln:'lvc_i2c_system_env/reconfigure',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2486',ln:'lvc_i2c_system_env/get_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2489',ln:'lvc_i2c_system_env/get_static_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2491',ln:'lvc_i2c_system_env/get_dynamic_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2493',ln:'lvc_i2c_system_env/get_is_running',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'15.42%'},avgw:{class:'bgRed', val:'15.41%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5460'},cb:{class:'odd_r', val:'1025'},ms:{class:'odd_r', val:'4435'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'18.77%'},cp:{class:'bgRed', val:'18.77%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'5411'},cb:{class:'even_r', val:'652'},ms:{class:'even_r', val:'4759'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'12.04%'},cp:{class:'bgRed', val:'12.04%'}}
]
}
}
},
z11505:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=2&s=11505',val:'lvc_i2c_pkg'}],du:{val:'work.lvc_i2c_pkg',link:'z.htm?f=1&s=11505'},lang:'SystemVerilog',src:{z:'../agents/lvc_i2c/lvc_i2c_pkg.sv'},summaryTables:{
headers:['Statement', 'Branch'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgRed', val:'15.41'},{class:'bgRed', val:'18.77'},{class:'bgRed', val:'12.04'}]},
{parent:'0',ln:'lvc_i2c_pkg',covs:[{class:'bgRed', val:'15.41'},{class:'bgRed', val:'18.77'},{class:'bgRed', val:'12.04'}]},
{parent:'1',link:'z.htm?f=2&s=11506',ln:'get_bus_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=11508',ln:'get_bus_speed',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=11510',ln:'get_enum_command',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=11512',ln:'get_command',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=11515',ln:'lvc_configuration/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=11516',ln:'lvc_configuration/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=11517',ln:'lvc_configuration/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=11518',ln:'lvc_configuration/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=11520',ln:'lvc_configuration/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=11521',ln:'lvc_configuration/__m_uvm_field_automation',covs:[{class:'bgRed', val:'20.40'},{class:'bgRed', val:'16.66'},{class:'bgRed', val:'24.13'}]},
{parent:'1',link:'z.htm?f=2&s=11534',ln:'lvc_i2c_configuration/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=11535',ln:'lvc_i2c_configuration/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=11536',ln:'lvc_i2c_configuration/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=11537',ln:'lvc_i2c_configuration/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=11539',ln:'lvc_i2c_configuration/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=11540',ln:'lvc_i2c_configuration/__m_uvm_field_automation',covs:[{class:'bgRed', val:'13.49'},{class:'bgRed', val:'12.74'},{class:'bgRed', val:'14.25'}]},
{parent:'1',link:'z.htm?f=2&s=12114',ln:'lvc_i2c_configuration/reasonable_constraint_mode',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12115',ln:'lvc_i2c_configuration/do_copy',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12116',ln:'lvc_i2c_configuration/static_rand_mode',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12117',ln:'lvc_i2c_configuration/is_valid',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12331',ln:'lvc_i2c_configuration/set_i2c_if',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12332',ln:'lvc_i2c_configuration/set_slave_address_ranges_num',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12333',ln:'lvc_i2c_configuration/set_slave_address',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12334',ln:'lvc_i2c_configuration/is_valid_slave_address',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12342',ln:'lvc_i2c_configuration/timing_vars',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12344',ln:'lvc_i2c_agent_configuration/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12345',ln:'lvc_i2c_agent_configuration/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12346',ln:'lvc_i2c_agent_configuration/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12347',ln:'lvc_i2c_agent_configuration/create',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=12349',ln:'lvc_i2c_agent_configuration/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12350',ln:'lvc_i2c_agent_configuration/__m_uvm_field_automation',covs:[{class:'bgRed', val:'13.68'},{class:'bgRed', val:'11.64'},{class:'bgRed', val:'15.73'}]},
{parent:'1',link:'z.htm?f=2&s=12418',ln:'lvc_i2c_agent_configuration/reasonable_constraint_mode',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12419',ln:'lvc_i2c_agent_configuration/static_rand_mode',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12420',ln:'lvc_i2c_agent_configuration/is_valid',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12449',ln:'lvc_i2c_transaction/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12450',ln:'lvc_i2c_transaction/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12451',ln:'lvc_i2c_transaction/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12452',ln:'lvc_i2c_transaction/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12454',ln:'lvc_i2c_transaction/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12455',ln:'lvc_i2c_transaction/__m_uvm_field_automation',covs:[{class:'bgRed', val:'9.80'},{class:'bgRed', val:'7.50'},{class:'bgRed', val:'12.11'}]},
{parent:'1',link:'z.htm?f=2&s=12761',ln:'lvc_i2c_transaction/reasonable_constraint_mode',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12762',ln:'lvc_i2c_transaction/is_valid',covs:[{class:'bgRed', val:'20.04'},{class:'bgRed', val:'25.80'},{class:'bgRed', val:'14.28'}]},
{parent:'1',link:'z.htm?f=2&s=12833',ln:'lvc_i2c_bfm_common/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12834',ln:'lvc_i2c_bfm_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12835',ln:'lvc_i2c_bfm_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12836',ln:'lvc_i2c_bfm_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12838',ln:'lvc_i2c_bfm_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12839',ln:'lvc_i2c_bfm_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12844',ln:'lvc_i2c_bfm_common/assign_vif',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12845',ln:'lvc_i2c_bfm_common/source_event',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12846',ln:'lvc_i2c_bfm_common/reconfigure_via_task',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12847',ln:'lvc_i2c_bfm_common/wait_data_hd_time',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12848',ln:'lvc_i2c_bfm_common/clk_low_offset_gen',covs:[{class:'bgRed', val:'40.00'},{class:'bgRed', val:'40.00'},{class:'bgRed', val:'40.00'}]},
{parent:'1',link:'z.htm?f=2&s=12850',ln:'lvc_i2c_bfm_common/wait_for_reset',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12853',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12854',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12855',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12856',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12857',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__1/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12863',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12864',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12865',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12866',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12867',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__2/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12873',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12874',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12875',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12876',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12877',ln:'lvc_i2c_sequencer/lvc_i2c_sequencer__3/__m_uvm_field_automation',covs:[{class:'bgYellow', val:'50.00'},{class:'bgYellow', val:'50.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=12883',ln:'lvc_i2c_master_transaction/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12884',ln:'lvc_i2c_master_transaction/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12885',ln:'lvc_i2c_master_transaction/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12886',ln:'lvc_i2c_master_transaction/create',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=12888',ln:'lvc_i2c_master_transaction/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12889',ln:'lvc_i2c_master_transaction/__m_uvm_field_automation',covs:[{class:'bgRed', val:'37.50'},{class:'bgRed', val:'25.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=12894',ln:'lvc_i2c_master_transaction/is_valid',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12965',ln:'lvc_i2c_master_sequencer/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12966',ln:'lvc_i2c_master_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12967',ln:'lvc_i2c_master_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12968',ln:'lvc_i2c_master_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=12969',ln:'lvc_i2c_master_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12989',ln:'lvc_i2c_master_sequencer/build_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12996',ln:'lvc_i2c_master_sequencer/reconfigure',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=12999',ln:'lvc_i2c_master_sequencer/get_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13001',ln:'lvc_i2c_master_monitor_common/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13002',ln:'lvc_i2c_master_monitor_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13003',ln:'lvc_i2c_master_monitor_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13004',ln:'lvc_i2c_master_monitor_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13006',ln:'lvc_i2c_master_monitor_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13007',ln:'lvc_i2c_master_monitor_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13012',ln:'lvc_i2c_master_monitor_common/monitor_start',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=13014',ln:'lvc_i2c_master_monitor_common/monitor_end',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=13016',ln:'lvc_i2c_master_monitor_common/ack_counter',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=13018',ln:'lvc_i2c_master_monitor_common/collect_transfer',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13019',ln:'lvc_i2c_master_monitor_common/data_ana',covs:[{class:'bgRed', val:'43.66'},{class:'bgRed', val:'47.33'},{class:'bgRed', val:'40.00'}]},
{parent:'1',link:'z.htm?f=2&s=13041',ln:'lvc_i2c_master_monitor/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13042',ln:'lvc_i2c_master_monitor/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13043',ln:'lvc_i2c_master_monitor/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13044',ln:'lvc_i2c_master_monitor/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13045',ln:'lvc_i2c_master_monitor/__m_uvm_field_automation',covs:[{class:'bgRed', val:'23.88'},{class:'bgRed', val:'27.77'},{class:'bgRed', val:'20.00'}]},
{parent:'1',link:'z.htm?f=2&s=13064',ln:'lvc_i2c_master_monitor/build_phase',covs:[{class:'bgYellow', val:'54.16'},{class:'bgYellow', val:'75.00'},{class:'bgRed', val:'33.33'}]},
{parent:'1',link:'z.htm?f=2&s=13071',ln:'lvc_i2c_master_monitor/run_phase',covs:[{class:'bgYellow', val:'62.50'},{class:'bgYellow', val:'75.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13077',ln:'lvc_i2c_master_monitor/reconfigure_via_task',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13080',ln:'lvc_i2c_master_monitor/assign_vif',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13081',ln:'lvc_i2c_master_monitor/received_and_sent',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13083',ln:'lvc_i2c_master_driver_callback/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13084',ln:'lvc_i2c_master_driver_callback/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13085',ln:'lvc_i2c_master_driver_callback/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13086',ln:'lvc_i2c_master_driver_callback/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13088',ln:'lvc_i2c_master_driver_callback/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13089',ln:'lvc_i2c_master_driver_callback/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13096',ln:'lvc_i2c_master_driver_common/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13097',ln:'lvc_i2c_master_driver_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13098',ln:'lvc_i2c_master_driver_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13099',ln:'lvc_i2c_master_driver_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13101',ln:'lvc_i2c_master_driver_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13102',ln:'lvc_i2c_master_driver_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13107',ln:'lvc_i2c_master_driver_common/send_xact',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13109',ln:'lvc_i2c_master_driver_common/start_gen',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13112',ln:'lvc_i2c_master_driver_common/stop_gen',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13113',ln:'lvc_i2c_master_driver_common/rw_slave_7bit_addr',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13115',ln:'lvc_i2c_master_driver_common/rw_slave_10bit_addr',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13122',ln:'lvc_i2c_master_driver_common/send_byte',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13124',ln:'lvc_i2c_master_driver_common/recv_byte',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13125',ln:'lvc_i2c_master_driver_common/recv_byte_noack',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13126',ln:'lvc_i2c_master_driver_common/send_start_byte',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13127',ln:'lvc_i2c_master_driver_common/pre_hs_in_fm_send_byte',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13130',ln:'lvc_i2c_master_driver_common/pre_hs_in_fm_plus_send_byte',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13133',ln:'lvc_i2c_master_driver_common/pre_hs_in_fm_start_gen',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13136',ln:'lvc_i2c_master_driver_common/pre_hs_in_fm_plus_start_gen',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13139',ln:'lvc_i2c_master_driver_common/re_start_gen',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13140',ln:'lvc_i2c_master_driver_common/drive_data',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13207',ln:'lvc_i2c_master_driver_common/rw_same_slave_10bit_addr',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13213',ln:'lvc_i2c_master_driver/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13214',ln:'lvc_i2c_master_driver/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13215',ln:'lvc_i2c_master_driver/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13216',ln:'lvc_i2c_master_driver/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13217',ln:'lvc_i2c_master_driver/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13237',ln:'lvc_i2c_master_driver/build_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13245',ln:'lvc_i2c_master_driver/reconfigure_via_task',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13249',ln:'lvc_i2c_master_driver/source_events',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13251',ln:'lvc_i2c_master_driver/consume_from_seq_item_port',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13261',ln:'lvc_i2c_master_driver/post_seq_item_get_cb_exec',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13262',ln:'lvc_i2c_master_driver/put_response_to_seq_item_port',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13267',ln:'lvc_i2c_master_driver/assign_vif',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13268',ln:'lvc_i2c_master_driver/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13274',ln:'lvc_i2c_master_agent/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13275',ln:'lvc_i2c_master_agent/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13276',ln:'lvc_i2c_master_agent/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13277',ln:'lvc_i2c_master_agent/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13278',ln:'lvc_i2c_master_agent/__m_uvm_field_automation',covs:[{class:'bgRed', val:'12.24'},{class:'bgRed', val:'10.00'},{class:'bgRed', val:'14.49'}]},
{parent:'1',link:'z.htm?f=2&s=13305',ln:'lvc_i2c_master_agent/build_phase',covs:[{class:'bgRed', val:'30.09'},{class:'bgRed', val:'31.25'},{class:'bgRed', val:'28.94'}]},
{parent:'1',link:'z.htm?f=2&s=13324',ln:'lvc_i2c_master_agent/connect_phase',covs:[{class:'bgYellow', val:'62.50'},{class:'bgYellow', val:'75.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13328',ln:'lvc_i2c_master_agent/reconfigure_via_task',covs:[{class:'bgRed', val:'40.00'},{class:'bgRed', val:'40.00'},{class:'bgRed', val:'40.00'}]},
{parent:'1',link:'z.htm?f=2&s=13334',ln:'lvc_i2c_master_agent/run_phase',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13337',ln:'lvc_i2c_master_agent/handle_runtime_rst',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13339',ln:'lvc_i2c_slave_transaction/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13340',ln:'lvc_i2c_slave_transaction/get_type',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13341',ln:'lvc_i2c_slave_transaction/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13342',ln:'lvc_i2c_slave_transaction/create',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13344',ln:'lvc_i2c_slave_transaction/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13345',ln:'lvc_i2c_slave_transaction/__m_uvm_field_automation',covs:[{class:'bgRed', val:'37.50'},{class:'bgRed', val:'25.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13350',ln:'lvc_i2c_slave_transaction/is_valid',covs:[{class:'bgRed', val:'20.21'},{class:'bgRed', val:'26.15'},{class:'bgRed', val:'14.28'}]},
{parent:'1',link:'z.htm?f=2&s=13400',ln:'lvc_i2c_slave_sequencer/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13401',ln:'lvc_i2c_slave_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13402',ln:'lvc_i2c_slave_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13403',ln:'lvc_i2c_slave_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13404',ln:'lvc_i2c_slave_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'11.70'},{class:'bgRed', val:'8.82'},{class:'bgRed', val:'14.58'}]},
{parent:'1',link:'z.htm?f=2&s=13424',ln:'lvc_i2c_slave_sequencer/build_phase',covs:[{class:'bgRed', val:'46.66'},{class:'bgYellow', val:'60.00'},{class:'bgRed', val:'33.33'}]},
{parent:'1',link:'z.htm?f=2&s=13431',ln:'lvc_i2c_slave_sequencer/reconfigure',covs:[{class:'bgRed', val:'12.50'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'25.00'}]},
{parent:'1',link:'z.htm?f=2&s=13434',ln:'lvc_i2c_slave_sequencer/get_cfg',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13436',ln:'lvc_i2c_slave_monitor_common/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13437',ln:'lvc_i2c_slave_monitor_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13438',ln:'lvc_i2c_slave_monitor_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13439',ln:'lvc_i2c_slave_monitor_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13441',ln:'lvc_i2c_slave_monitor_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13442',ln:'lvc_i2c_slave_monitor_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13447',ln:'lvc_i2c_slave_monitor_common/monitor_start',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=13449',ln:'lvc_i2c_slave_monitor_common/monitor_end',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=13451',ln:'lvc_i2c_slave_monitor_common/ack_counter',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=13453',ln:'lvc_i2c_slave_monitor_common/collect_transfer',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13454',ln:'lvc_i2c_slave_monitor_common/data_ana',covs:[{class:'bgRed', val:'43.51'},{class:'bgRed', val:'47.02'},{class:'bgRed', val:'40.00'}]},
{parent:'1',link:'z.htm?f=2&s=13476',ln:'lvc_i2c_slave_monitor/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13477',ln:'lvc_i2c_slave_monitor/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13478',ln:'lvc_i2c_slave_monitor/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13479',ln:'lvc_i2c_slave_monitor/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13480',ln:'lvc_i2c_slave_monitor/__m_uvm_field_automation',covs:[{class:'bgRed', val:'23.88'},{class:'bgRed', val:'27.77'},{class:'bgRed', val:'20.00'}]},
{parent:'1',link:'z.htm?f=2&s=13499',ln:'lvc_i2c_slave_monitor/build_phase',covs:[{class:'bgYellow', val:'54.16'},{class:'bgYellow', val:'75.00'},{class:'bgRed', val:'33.33'}]},
{parent:'1',link:'z.htm?f=2&s=13506',ln:'lvc_i2c_slave_monitor/run_phase',covs:[{class:'bgYellow', val:'62.50'},{class:'bgYellow', val:'75.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13512',ln:'lvc_i2c_slave_monitor/reconfigure_via_task',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13515',ln:'lvc_i2c_slave_monitor/assign_vif',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13516',ln:'lvc_i2c_slave_monitor/received_and_sent',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13518',ln:'lvc_i2c_slave_driver_common/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13519',ln:'lvc_i2c_slave_driver_common/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13520',ln:'lvc_i2c_slave_driver_common/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13521',ln:'lvc_i2c_slave_driver_common/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13523',ln:'lvc_i2c_slave_driver_common/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13524',ln:'lvc_i2c_slave_driver_common/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13529',ln:'lvc_i2c_slave_driver_common/slave_start',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=13532',ln:'lvc_i2c_slave_driver_common/slave_end',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=13534',ln:'lvc_i2c_slave_driver_common/data_ana',covs:[{class:'bgYellow', val:'51.52'},{class:'bgYellow', val:'54.97'},{class:'bgRed', val:'48.07'}]},
{parent:'1',link:'z.htm?f=2&s=13556',ln:'lvc_i2c_slave_driver_common/send_xact',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13560',ln:'lvc_i2c_slave_driver/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13561',ln:'lvc_i2c_slave_driver/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13562',ln:'lvc_i2c_slave_driver/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13563',ln:'lvc_i2c_slave_driver/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13564',ln:'lvc_i2c_slave_driver/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13584',ln:'lvc_i2c_slave_driver/build_phase',covs:[{class:'bgYellow', val:'55.35'},{class:'bgYellow', val:'75.00'},{class:'bgRed', val:'35.71'}]},
{parent:'1',link:'z.htm?f=2&s=13592',ln:'lvc_i2c_slave_driver/reconfigure_via_task',covs:[{class:'bgRed', val:'37.50'},{class:'bgYellow', val:'50.00'},{class:'bgRed', val:'25.00'}]},
{parent:'1',link:'z.htm?f=2&s=13596',ln:'lvc_i2c_slave_driver/source_events',covs:[{class:'bgYellow', val:'50.00'},{class:'even', val:'--'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13598',ln:'lvc_i2c_slave_driver/consume_from_seq_item_port',covs:[{class:'bgYellow', val:'55.15'},{class:'bgYellow', val:'71.42'},{class:'bgRed', val:'38.88'}]},
{parent:'1',link:'z.htm?f=2&s=13608',ln:'lvc_i2c_slave_driver/post_seq_item_get_cb_exec',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13609',ln:'lvc_i2c_slave_driver/put_response_to_seq_item_port',covs:[{class:'bgYellow', val:'56.66'},{class:'bgYellow', val:'80.00'},{class:'bgRed', val:'33.33'}]},
{parent:'1',link:'z.htm?f=2&s=13614',ln:'lvc_i2c_slave_driver/assign_vif',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13615',ln:'lvc_i2c_slave_driver/run_phase',covs:[{class:'bgRed', val:'47.32'},{class:'bgYellow', val:'57.14'},{class:'bgRed', val:'37.50'}]},
{parent:'1',link:'z.htm?f=2&s=13621',ln:'lvc_i2c_slave_agent/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13622',ln:'lvc_i2c_slave_agent/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13623',ln:'lvc_i2c_slave_agent/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13624',ln:'lvc_i2c_slave_agent/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13625',ln:'lvc_i2c_slave_agent/__m_uvm_field_automation',covs:[{class:'bgRed', val:'12.24'},{class:'bgRed', val:'10.00'},{class:'bgRed', val:'14.49'}]},
{parent:'1',link:'z.htm?f=2&s=13652',ln:'lvc_i2c_slave_agent/build_phase',covs:[{class:'bgRed', val:'40.94'},{class:'bgYellow', val:'52.94'},{class:'bgRed', val:'28.94'}]},
{parent:'1',link:'z.htm?f=2&s=13671',ln:'lvc_i2c_slave_agent/connect_phase',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13675',ln:'lvc_i2c_slave_agent/reconfigure_via_task',covs:[{class:'bgYellow', val:'80.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'60.00'}]},
{parent:'1',link:'z.htm?f=2&s=13681',ln:'lvc_i2c_slave_agent/run_phase',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13684',ln:'lvc_i2c_slave_agent/handle_runtime_rst',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13686',ln:'lvc_i2c_system_configuration/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13687',ln:'lvc_i2c_system_configuration/pre_randomize',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13688',ln:'lvc_i2c_system_configuration/reasonable_constraint_mode',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13689',ln:'lvc_i2c_system_configuration/do_copy',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13690',ln:'lvc_i2c_system_configuration/static_rand_mode',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13691',ln:'lvc_i2c_system_configuration/set_if',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13693',ln:'lvc_i2c_system_configuration/create_sub_cfgs',covs:[{class:'bgYellow', val:'67.85'},{class:'bgYellow', val:'85.71'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13696',ln:'lvc_i2c_system_configuration/set_bus_speed',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13697',ln:'lvc_i2c_system_configuration/get_num_masters',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13698',ln:'lvc_i2c_system_configuration/get_num_slaves',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13699',ln:'lvc_i2c_system_configuration/set_pullup_resistor',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13700',ln:'lvc_i2c_system_configuration/set_num_masters',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13701',ln:'lvc_i2c_system_configuration/set_num_slaves',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13702',ln:'lvc_i2c_system_configuration/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13703',ln:'lvc_i2c_system_configuration/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13704',ln:'lvc_i2c_system_configuration/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13706',ln:'lvc_i2c_system_configuration/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13707',ln:'lvc_i2c_system_configuration/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13812',ln:'lvc_i2c_system_sequencer/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13813',ln:'lvc_i2c_system_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13814',ln:'lvc_i2c_system_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13815',ln:'lvc_i2c_system_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13816',ln:'lvc_i2c_system_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13836',ln:'lvc_i2c_system_sequencer/build_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13845',ln:'lvc_i2c_system_sequencer/get_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13847',ln:'lvc_i2c_system_env/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13848',ln:'lvc_i2c_system_env/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13849',ln:'lvc_i2c_system_env/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13850',ln:'lvc_i2c_system_env/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13851',ln:'lvc_i2c_system_env/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13871',ln:'lvc_i2c_system_env/build_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13880',ln:'lvc_i2c_system_env/connect_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13881',ln:'lvc_i2c_system_env/reconfigure',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13890',ln:'lvc_i2c_system_env/get_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13893',ln:'lvc_i2c_system_env/get_static_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13895',ln:'lvc_i2c_system_env/get_dynamic_cfg',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13897',ln:'lvc_i2c_system_env/get_is_running',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'15.42%'},avgw:{class:'bgRed', val:'15.41%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5460'},cb:{class:'odd_r', val:'1025'},ms:{class:'odd_r', val:'4435'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'18.77%'},cp:{class:'bgRed', val:'18.77%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'5411'},cb:{class:'even_r', val:'652'},ms:{class:'even_r', val:'4759'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'12.04%'},cp:{class:'bgRed', val:'12.04%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'15.42%'},avgw:{class:'bgRed', val:'15.41%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5460'},cb:{class:'odd_r', val:'1025'},ms:{class:'odd_r', val:'4435'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'18.77%'},cp:{class:'bgRed', val:'18.77%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'5411'},cb:{class:'even_r', val:'652'},ms:{class:'even_r', val:'4759'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'12.04%'},cp:{class:'bgRed', val:'12.04%'}}
]
}
}
},
z13900:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_transfer'},{link:'z.htm?f=2&s=13900',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_transfer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13901:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_transfer'},{link:'z.htm?f=2&s=13901',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_transfer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13902:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_transfer'},{link:'z.htm?f=2&s=13902',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_transfer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13903:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_transfer'},{link:'z.htm?f=2&s=13903',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_transfer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'80.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13905:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_transfer'},{link:'z.htm?f=2&s=13905',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_transfer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13906:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_transfer'},{link:'z.htm?f=2&s=13906',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_transfer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'10.00%'},avgw:{class:'bgRed', val:'9.65%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'68'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'63'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'7.35%'},cp:{class:'bgRed', val:'7.35%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'92'},cb:{class:'even_r', val:'11'},ms:{class:'even_r', val:'81'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.95%'},cp:{class:'bgRed', val:'11.95%'}}
]
}
}
},
z13940:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_config'},{link:'z.htm?f=2&s=13940',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13941:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_config'},{link:'z.htm?f=2&s=13941',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13942:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_config'},{link:'z.htm?f=2&s=13942',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13943:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_config'},{link:'z.htm?f=2&s=13943',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13945:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_config'},{link:'z.htm?f=2&s=13945',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13946:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_config'},{link:'z.htm?f=2&s=13946',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13951:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_config'},{link:'z.htm?f=2&s=13951',val:'get_pready_additional_cycles'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13953:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_config'},{link:'z.htm?f=2&s=13953',val:'get_pslverr_status'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13956:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13956',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13957:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13957',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13958:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13958',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13959:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13959',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13960:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13960',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'25.00%'},avgw:{class:'bgRed', val:'25.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'6'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z13965:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13965',val:'run'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13966:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13966',val:'get_and_drive'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'84.61%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13969:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13969',val:'drive_transfer'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'46.15%'},avgw:{class:'bgRed', val:'48.75%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'60.00%'},cp:{class:'bgYellow', val:'60.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'37.50%'},cp:{class:'bgRed', val:'37.50%'}}
]
}
}
},
z13973:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13973',val:'reset_listener'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13975:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13975',val:'do_idle'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'85.71%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13977:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13977',val:'do_write'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'78.57%'},avgw:{class:'bgYellow', val:'72.22%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'94.44%'},cp:{class:'bgGreen', val:'94.44%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13983:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_driver'},{link:'z.htm?f=2&s=13983',val:'do_read'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'78.57%'},avgw:{class:'bgYellow', val:'72.22%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'94.44%'},cp:{class:'bgGreen', val:'94.44%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z13990:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=13990',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z13991:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=13991',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13992:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=13992',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13993:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=13993',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z13994:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=13994',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'23.25%'},avgw:{class:'bgRed', val:'23.88%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'36'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'26'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'27.77%'},cp:{class:'bgRed', val:'27.77%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'40'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'20.00%'},cp:{class:'bgRed', val:'20.00%'}}
]
}
}
},
z14013:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=14013',val:'run'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14014:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=14014',val:'monitor_transactions'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'77.77%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z14017:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=14017',val:'collect_transfer'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'81.81%'},avgw:{class:'bgYellow', val:'79.48%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'13'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.30%'},cp:{class:'bgGreen', val:'92.30%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'9'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
]
}
}
},
z14023:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_monitor'},{link:'z.htm?f=2&s=14023',val:'perform_transfer_coverage'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14025:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_sequencer'},{link:'z.htm?f=2&s=14025',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14026:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_sequencer'},{link:'z.htm?f=2&s=14026',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_sequencer.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14027:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_sequencer'},{link:'z.htm?f=2&s=14027',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_sequencer.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14028:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_sequencer'},{link:'z.htm?f=2&s=14028',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_sequencer.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14029:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_sequencer'},{link:'z.htm?f=2&s=14029',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_sequencer.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'25.00%'},avgw:{class:'bgRed', val:'25.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'6'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z14035:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_agent'},{link:'z.htm?f=2&s=14035',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14036:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_agent'},{link:'z.htm?f=2&s=14036',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_agent.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14037:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_agent'},{link:'z.htm?f=2&s=14037',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_agent.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14038:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_agent'},{link:'z.htm?f=2&s=14038',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_agent.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14039:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_agent'},{link:'z.htm?f=2&s=14039',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_agent.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'25.00%'},avgw:{class:'bgRed', val:'25.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'6'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z14044:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_agent'},{link:'z.htm?f=2&s=14044',val:'build'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.00%'},avgw:{class:'bgYellow', val:'50.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'70.00%'},cp:{class:'bgYellow', val:'70.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'30.00%'},cp:{class:'bgRed', val:'30.00%'}}
]
}
}
},
z14050:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_agent'},{link:'z.htm?f=2&s=14050',val:'connect'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z14052:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_agent'},{link:'z.htm?f=2&s=14052',val:'assign_vi'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'80.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z14055:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14055',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14056:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14056',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14057:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14057',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14058:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14058',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14059:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14059',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14064:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14064',val:'run'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14065:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14065',val:'get_and_drive'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14068:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14068',val:'drive_response'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'9'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'9'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14073:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14073',val:'do_idle'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14075:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14075',val:'do_write'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'17'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'17'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14078:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14078',val:'do_read'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'6'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14082:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_driver'},{link:'z.htm?f=2&s=14082',val:'reset_listener'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_driver.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14085:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14085',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14086:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14086',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14087:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14087',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14088:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14088',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14089:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14089',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'36'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'36'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'50'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14108:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14108',val:'build'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14109:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14109',val:'run'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14110:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14110',val:'monitor_transactions'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14113:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14113',val:'collect_transfer'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14115:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_monitor'},{link:'z.htm?f=2&s=14115',val:'perform_transfer_coverage'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_monitor.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14117:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_sequencer'},{link:'z.htm?f=2&s=14117',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14118:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_sequencer'},{link:'z.htm?f=2&s=14118',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_sequencer.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14119:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_sequencer'},{link:'z.htm?f=2&s=14119',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_sequencer.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14120:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_sequencer'},{link:'z.htm?f=2&s=14120',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_sequencer.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14121:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_sequencer'},{link:'z.htm?f=2&s=14121',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_sequencer.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14127:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_agent'},{link:'z.htm?f=2&s=14127',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14128:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_agent'},{link:'z.htm?f=2&s=14128',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_agent.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14129:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_agent'},{link:'z.htm?f=2&s=14129',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_agent.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14130:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_agent'},{link:'z.htm?f=2&s=14130',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_agent.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14131:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_agent'},{link:'z.htm?f=2&s=14131',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_agent.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14136:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_agent'},{link:'z.htm?f=2&s=14136',val:'build'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'10'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14142:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_agent'},{link:'z.htm?f=2&s=14142',val:'connect'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14144:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_slave_agent'},{link:'z.htm?f=2&s=14144',val:'assign_vi'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_agent.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14147:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_base_sequence'},{link:'z.htm?f=2&s=14147',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14148:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_base_sequence'},{link:'z.htm?f=2&s=14148',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14149:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_base_sequence'},{link:'z.htm?f=2&s=14149',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14150:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_base_sequence'},{link:'z.htm?f=2&s=14150',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14152:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_base_sequence'},{link:'z.htm?f=2&s=14152',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14153:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_base_sequence'},{link:'z.htm?f=2&s=14153',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14159:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_write_sequence'},{link:'z.htm?f=2&s=14159',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14160:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_write_sequence'},{link:'z.htm?f=2&s=14160',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14161:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_write_sequence'},{link:'z.htm?f=2&s=14161',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14162:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_write_sequence'},{link:'z.htm?f=2&s=14162',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14164:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_write_sequence'},{link:'z.htm?f=2&s=14164',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14165:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_write_sequence'},{link:'z.htm?f=2&s=14165',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14170:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_write_sequence'},{link:'z.htm?f=2&s=14170',val:'body'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14178:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_read_sequence'},{link:'z.htm?f=2&s=14178',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14179:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_read_sequence'},{link:'z.htm?f=2&s=14179',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14180:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_read_sequence'},{link:'z.htm?f=2&s=14180',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14181:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_read_sequence'},{link:'z.htm?f=2&s=14181',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14183:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_read_sequence'},{link:'z.htm?f=2&s=14183',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14184:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_read_sequence'},{link:'z.htm?f=2&s=14184',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14189:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_single_read_sequence'},{link:'z.htm?f=2&s=14189',val:'body'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'11'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14197:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_write_read_sequence'},{link:'z.htm?f=2&s=14197',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14198:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_write_read_sequence'},{link:'z.htm?f=2&s=14198',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14199:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_write_read_sequence'},{link:'z.htm?f=2&s=14199',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14200:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_write_read_sequence'},{link:'z.htm?f=2&s=14200',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14202:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_write_read_sequence'},{link:'z.htm?f=2&s=14202',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14203:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_write_read_sequence'},{link:'z.htm?f=2&s=14203',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14208:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_write_read_sequence'},{link:'z.htm?f=2&s=14208',val:'body'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'20'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'20'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14220:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_write_sequence'},{link:'z.htm?f=2&s=14220',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14221:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_write_sequence'},{link:'z.htm?f=2&s=14221',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14222:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_write_sequence'},{link:'z.htm?f=2&s=14222',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14223:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_write_sequence'},{link:'z.htm?f=2&s=14223',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14225:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_write_sequence'},{link:'z.htm?f=2&s=14225',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14226:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_write_sequence'},{link:'z.htm?f=2&s=14226',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14231:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_write_sequence'},{link:'z.htm?f=2&s=14231',val:'body'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'19'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'19'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'22'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'22'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14244:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_read_sequence'},{link:'z.htm?f=2&s=14244',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14245:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_read_sequence'},{link:'z.htm?f=2&s=14245',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14246:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_read_sequence'},{link:'z.htm?f=2&s=14246',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14247:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_read_sequence'},{link:'z.htm?f=2&s=14247',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14249:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_read_sequence'},{link:'z.htm?f=2&s=14249',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14250:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_read_sequence'},{link:'z.htm?f=2&s=14250',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14255:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_master_burst_read_sequence'},{link:'z.htm?f=2&s=14255',val:'body'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_master_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'20'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'20'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'22'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'22'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14268:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'example_lvc_apb_slave_seq'},{link:'z.htm?f=2&s=14268',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14269:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'example_lvc_apb_slave_seq'},{link:'z.htm?f=2&s=14269',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14270:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'example_lvc_apb_slave_seq'},{link:'z.htm?f=2&s=14270',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14271:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'example_lvc_apb_slave_seq'},{link:'z.htm?f=2&s=14271',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14273:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'example_lvc_apb_slave_seq'},{link:'z.htm?f=2&s=14273',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14274:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'example_lvc_apb_slave_seq'},{link:'z.htm?f=2&s=14274',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14279:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'example_lvc_apb_slave_seq'},{link:'z.htm?f=2&s=14279',val:'body'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_slave_seq_lib.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'8'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14287:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_reg_adapter'},{link:'z.htm?f=2&s=14287',val:'new'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_reg_adapter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14288:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_reg_adapter'},{link:'z.htm?f=2&s=14288',val:'get_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_reg_adapter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14289:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_reg_adapter'},{link:'z.htm?f=2&s=14289',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_reg_adapter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14290:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_reg_adapter'},{link:'z.htm?f=2&s=14290',val:'create'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_reg_adapter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14292:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_reg_adapter'},{link:'z.htm?f=2&s=14292',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_reg_adapter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14293:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_reg_adapter'},{link:'z.htm?f=2&s=14293',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_reg_adapter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14298:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_reg_adapter'},{link:'z.htm?f=2&s=14298',val:'reg2bus'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_reg_adapter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14300:{prod:'Questa',reporttype:'in',scopes:[{s:'13898',b:'1',val:'lvc_apb_pkg'},{val:'lvc_apb_reg_adapter'},{link:'z.htm?f=2&s=14300',val:'bus2reg'}],lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_reg_adapter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'64.28%'},avgw:{class:'bgYellow', val:'64.58%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'62.50%'},cp:{class:'bgYellow', val:'62.50%'}}
]
}
}
},
z2642:{prod:'Questa',reporttype:'du',duname:'work.lvc_apb_pkg',lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_pkg.sv'},summaryTables:{
headers:['Statement', 'Branch'],
instances:[{parent:'0',ln:'work.lvc_apb_pkg',covs:[{class:'bgRed', val:'17.48'},{class:'bgRed', val:'23.22'},{class:'bgRed', val:'11.73'}]},
{parent:'1',link:'z.htm?f=1&s=2644',ln:'lvc_apb_transfer/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2645',ln:'lvc_apb_transfer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2646',ln:'lvc_apb_transfer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2647',ln:'lvc_apb_transfer/create',covs:[{class:'bgYellow', val:'75.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2649',ln:'lvc_apb_transfer/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2650',ln:'lvc_apb_transfer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'9.65'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2684',ln:'lvc_apb_config/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2685',ln:'lvc_apb_config/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2686',ln:'lvc_apb_config/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2687',ln:'lvc_apb_config/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2689',ln:'lvc_apb_config/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2690',ln:'lvc_apb_config/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2695',ln:'lvc_apb_config/get_pready_additional_cycles',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2697',ln:'lvc_apb_config/get_pslverr_status',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2700',ln:'lvc_apb_master_driver/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2701',ln:'lvc_apb_master_driver/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2702',ln:'lvc_apb_master_driver/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2703',ln:'lvc_apb_master_driver/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2704',ln:'lvc_apb_master_driver/__m_uvm_field_automation',covs:[{class:'bgRed', val:'25.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2709',ln:'lvc_apb_master_driver/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2710',ln:'lvc_apb_master_driver/get_and_drive',covs:[{class:'bgYellow', val:'75.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2713',ln:'lvc_apb_master_driver/drive_transfer',covs:[{class:'bgRed', val:'48.75'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2717',ln:'lvc_apb_master_driver/reset_listener',covs:[{class:'bgYellow', val:'75.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2719',ln:'lvc_apb_master_driver/do_idle',covs:[{class:'bgYellow', val:'75.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2721',ln:'lvc_apb_master_driver/do_write',covs:[{class:'bgYellow', val:'72.22'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2727',ln:'lvc_apb_master_driver/do_read',covs:[{class:'bgYellow', val:'72.22'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2734',ln:'lvc_apb_master_monitor/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2735',ln:'lvc_apb_master_monitor/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2736',ln:'lvc_apb_master_monitor/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2737',ln:'lvc_apb_master_monitor/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2738',ln:'lvc_apb_master_monitor/__m_uvm_field_automation',covs:[{class:'bgRed', val:'23.88'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2757',ln:'lvc_apb_master_monitor/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2758',ln:'lvc_apb_master_monitor/monitor_transactions',covs:[{class:'bgYellow', val:'75.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2761',ln:'lvc_apb_master_monitor/collect_transfer',covs:[{class:'bgYellow', val:'79.48'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2767',ln:'lvc_apb_master_monitor/perform_transfer_coverage',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2769',ln:'lvc_apb_master_sequencer/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2770',ln:'lvc_apb_master_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2771',ln:'lvc_apb_master_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2772',ln:'lvc_apb_master_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2773',ln:'lvc_apb_master_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'25.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2779',ln:'lvc_apb_master_agent/new',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2780',ln:'lvc_apb_master_agent/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2781',ln:'lvc_apb_master_agent/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2782',ln:'lvc_apb_master_agent/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2783',ln:'lvc_apb_master_agent/__m_uvm_field_automation',covs:[{class:'bgRed', val:'25.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2788',ln:'lvc_apb_master_agent/build',covs:[{class:'bgYellow', val:'50.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2794',ln:'lvc_apb_master_agent/connect',covs:[{class:'bgYellow', val:'75.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2796',ln:'lvc_apb_master_agent/assign_vi',covs:[{class:'bgYellow', val:'75.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2799',ln:'lvc_apb_slave_driver/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2800',ln:'lvc_apb_slave_driver/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2801',ln:'lvc_apb_slave_driver/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2802',ln:'lvc_apb_slave_driver/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2803',ln:'lvc_apb_slave_driver/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2808',ln:'lvc_apb_slave_driver/run',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2809',ln:'lvc_apb_slave_driver/get_and_drive',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2812',ln:'lvc_apb_slave_driver/drive_response',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2817',ln:'lvc_apb_slave_driver/do_idle',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2819',ln:'lvc_apb_slave_driver/do_write',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2822',ln:'lvc_apb_slave_driver/do_read',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2826',ln:'lvc_apb_slave_driver/reset_listener',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2829',ln:'lvc_apb_slave_monitor/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2830',ln:'lvc_apb_slave_monitor/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2831',ln:'lvc_apb_slave_monitor/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2832',ln:'lvc_apb_slave_monitor/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2833',ln:'lvc_apb_slave_monitor/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2852',ln:'lvc_apb_slave_monitor/build',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2853',ln:'lvc_apb_slave_monitor/run',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2854',ln:'lvc_apb_slave_monitor/monitor_transactions',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2857',ln:'lvc_apb_slave_monitor/collect_transfer',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2859',ln:'lvc_apb_slave_monitor/perform_transfer_coverage',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2861',ln:'lvc_apb_slave_sequencer/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2862',ln:'lvc_apb_slave_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2863',ln:'lvc_apb_slave_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2864',ln:'lvc_apb_slave_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2865',ln:'lvc_apb_slave_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2871',ln:'lvc_apb_slave_agent/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2872',ln:'lvc_apb_slave_agent/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2873',ln:'lvc_apb_slave_agent/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2874',ln:'lvc_apb_slave_agent/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2875',ln:'lvc_apb_slave_agent/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2880',ln:'lvc_apb_slave_agent/build',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2886',ln:'lvc_apb_slave_agent/connect',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2888',ln:'lvc_apb_slave_agent/assign_vi',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2891',ln:'lvc_apb_master_base_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2892',ln:'lvc_apb_master_base_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2893',ln:'lvc_apb_master_base_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2894',ln:'lvc_apb_master_base_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2896',ln:'lvc_apb_master_base_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2897',ln:'lvc_apb_master_base_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2903',ln:'lvc_apb_master_single_write_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2904',ln:'lvc_apb_master_single_write_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2905',ln:'lvc_apb_master_single_write_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2906',ln:'lvc_apb_master_single_write_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2908',ln:'lvc_apb_master_single_write_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2909',ln:'lvc_apb_master_single_write_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2914',ln:'lvc_apb_master_single_write_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2922',ln:'lvc_apb_master_single_read_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2923',ln:'lvc_apb_master_single_read_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2924',ln:'lvc_apb_master_single_read_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2925',ln:'lvc_apb_master_single_read_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2927',ln:'lvc_apb_master_single_read_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2928',ln:'lvc_apb_master_single_read_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2933',ln:'lvc_apb_master_single_read_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2941',ln:'lvc_apb_master_write_read_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2942',ln:'lvc_apb_master_write_read_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2943',ln:'lvc_apb_master_write_read_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2944',ln:'lvc_apb_master_write_read_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2946',ln:'lvc_apb_master_write_read_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2947',ln:'lvc_apb_master_write_read_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2952',ln:'lvc_apb_master_write_read_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2964',ln:'lvc_apb_master_burst_write_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2965',ln:'lvc_apb_master_burst_write_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2966',ln:'lvc_apb_master_burst_write_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2967',ln:'lvc_apb_master_burst_write_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2969',ln:'lvc_apb_master_burst_write_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2970',ln:'lvc_apb_master_burst_write_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2975',ln:'lvc_apb_master_burst_write_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2988',ln:'lvc_apb_master_burst_read_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2989',ln:'lvc_apb_master_burst_read_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2990',ln:'lvc_apb_master_burst_read_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2991',ln:'lvc_apb_master_burst_read_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2993',ln:'lvc_apb_master_burst_read_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2994',ln:'lvc_apb_master_burst_read_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2999',ln:'lvc_apb_master_burst_read_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3012',ln:'example_lvc_apb_slave_seq/new',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3013',ln:'example_lvc_apb_slave_seq/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3014',ln:'example_lvc_apb_slave_seq/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3015',ln:'example_lvc_apb_slave_seq/create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3017',ln:'example_lvc_apb_slave_seq/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3018',ln:'example_lvc_apb_slave_seq/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3023',ln:'example_lvc_apb_slave_seq/body',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3031',ln:'lvc_apb_reg_adapter/new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3032',ln:'lvc_apb_reg_adapter/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3033',ln:'lvc_apb_reg_adapter/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3034',ln:'lvc_apb_reg_adapter/create',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3036',ln:'lvc_apb_reg_adapter/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3037',ln:'lvc_apb_reg_adapter/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3042',ln:'lvc_apb_reg_adapter/reg2bus',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3044',ln:'lvc_apb_reg_adapter/bus2reg',covs:[{class:'bgYellow', val:'64.58'},{class:'even', val:'--'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'17.74%'},avgw:{class:'bgRed', val:'17.48%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'607'},cb:{class:'odd_r', val:'141'},ms:{class:'odd_r', val:'466'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'23.22%'},cp:{class:'bgRed', val:'23.22%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'554'},cb:{class:'even_r', val:'65'},ms:{class:'even_r', val:'489'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.73%'},cp:{class:'bgRed', val:'11.73%'}}
]
}
}
},
z13898:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=2&s=13898',val:'lvc_apb_pkg'}],du:{val:'work.lvc_apb_pkg',link:'z.htm?f=1&s=13898'},lang:'SystemVerilog',src:{z:'../agents/lvc_apb3/lvc_apb_pkg.sv'},summaryTables:{
headers:['Statement', 'Branch'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgRed', val:'17.48'},{class:'bgRed', val:'23.22'},{class:'bgRed', val:'11.73'}]},
{parent:'0',ln:'lvc_apb_pkg',covs:[{class:'bgRed', val:'17.48'},{class:'bgRed', val:'23.22'},{class:'bgRed', val:'11.73'}]},
{parent:'1',link:'z.htm?f=2&s=13900',ln:'lvc_apb_transfer/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13901',ln:'lvc_apb_transfer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13902',ln:'lvc_apb_transfer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13903',ln:'lvc_apb_transfer/create',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13905',ln:'lvc_apb_transfer/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13906',ln:'lvc_apb_transfer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'9.65'},{class:'bgRed', val:'7.35'},{class:'bgRed', val:'11.95'}]},
{parent:'1',link:'z.htm?f=2&s=13940',ln:'lvc_apb_config/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13941',ln:'lvc_apb_config/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13942',ln:'lvc_apb_config/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13943',ln:'lvc_apb_config/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13945',ln:'lvc_apb_config/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13946',ln:'lvc_apb_config/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13951',ln:'lvc_apb_config/get_pready_additional_cycles',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13953',ln:'lvc_apb_config/get_pslverr_status',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=13956',ln:'lvc_apb_master_driver/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13957',ln:'lvc_apb_master_driver/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13958',ln:'lvc_apb_master_driver/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13959',ln:'lvc_apb_master_driver/get_type_name',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13960',ln:'lvc_apb_master_driver/__m_uvm_field_automation',covs:[{class:'bgRed', val:'25.00'},{class:'bgRed', val:'25.00'},{class:'bgRed', val:'25.00'}]},
{parent:'1',link:'z.htm?f=2&s=13965',ln:'lvc_apb_master_driver/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13966',ln:'lvc_apb_master_driver/get_and_drive',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13969',ln:'lvc_apb_master_driver/drive_transfer',covs:[{class:'bgRed', val:'48.75'},{class:'bgYellow', val:'60.00'},{class:'bgRed', val:'37.50'}]},
{parent:'1',link:'z.htm?f=2&s=13973',ln:'lvc_apb_master_driver/reset_listener',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13975',ln:'lvc_apb_master_driver/do_idle',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13977',ln:'lvc_apb_master_driver/do_write',covs:[{class:'bgYellow', val:'72.22'},{class:'bgGreen', val:'94.44'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13983',ln:'lvc_apb_master_driver/do_read',covs:[{class:'bgYellow', val:'72.22'},{class:'bgGreen', val:'94.44'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=13990',ln:'lvc_apb_master_monitor/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13991',ln:'lvc_apb_master_monitor/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13992',ln:'lvc_apb_master_monitor/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13993',ln:'lvc_apb_master_monitor/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=13994',ln:'lvc_apb_master_monitor/__m_uvm_field_automation',covs:[{class:'bgRed', val:'23.88'},{class:'bgRed', val:'27.77'},{class:'bgRed', val:'20.00'}]},
{parent:'1',link:'z.htm?f=2&s=14013',ln:'lvc_apb_master_monitor/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14014',ln:'lvc_apb_master_monitor/monitor_transactions',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=14017',ln:'lvc_apb_master_monitor/collect_transfer',covs:[{class:'bgYellow', val:'79.48'},{class:'bgGreen', val:'92.30'},{class:'bgYellow', val:'66.66'}]},
{parent:'1',link:'z.htm?f=2&s=14023',ln:'lvc_apb_master_monitor/perform_transfer_coverage',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14025',ln:'lvc_apb_master_sequencer/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14026',ln:'lvc_apb_master_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14027',ln:'lvc_apb_master_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14028',ln:'lvc_apb_master_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14029',ln:'lvc_apb_master_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'25.00'},{class:'bgRed', val:'25.00'},{class:'bgRed', val:'25.00'}]},
{parent:'1',link:'z.htm?f=2&s=14035',ln:'lvc_apb_master_agent/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14036',ln:'lvc_apb_master_agent/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14037',ln:'lvc_apb_master_agent/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14038',ln:'lvc_apb_master_agent/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14039',ln:'lvc_apb_master_agent/__m_uvm_field_automation',covs:[{class:'bgRed', val:'25.00'},{class:'bgRed', val:'25.00'},{class:'bgRed', val:'25.00'}]},
{parent:'1',link:'z.htm?f=2&s=14044',ln:'lvc_apb_master_agent/build',covs:[{class:'bgYellow', val:'50.00'},{class:'bgYellow', val:'70.00'},{class:'bgRed', val:'30.00'}]},
{parent:'1',link:'z.htm?f=2&s=14050',ln:'lvc_apb_master_agent/connect',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=14052',ln:'lvc_apb_master_agent/assign_vi',covs:[{class:'bgYellow', val:'75.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=14055',ln:'lvc_apb_slave_driver/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14056',ln:'lvc_apb_slave_driver/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14057',ln:'lvc_apb_slave_driver/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14058',ln:'lvc_apb_slave_driver/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14059',ln:'lvc_apb_slave_driver/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14064',ln:'lvc_apb_slave_driver/run',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14065',ln:'lvc_apb_slave_driver/get_and_drive',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14068',ln:'lvc_apb_slave_driver/drive_response',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14073',ln:'lvc_apb_slave_driver/do_idle',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14075',ln:'lvc_apb_slave_driver/do_write',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14078',ln:'lvc_apb_slave_driver/do_read',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14082',ln:'lvc_apb_slave_driver/reset_listener',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14085',ln:'lvc_apb_slave_monitor/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14086',ln:'lvc_apb_slave_monitor/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14087',ln:'lvc_apb_slave_monitor/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14088',ln:'lvc_apb_slave_monitor/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14089',ln:'lvc_apb_slave_monitor/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14108',ln:'lvc_apb_slave_monitor/build',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14109',ln:'lvc_apb_slave_monitor/run',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14110',ln:'lvc_apb_slave_monitor/monitor_transactions',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14113',ln:'lvc_apb_slave_monitor/collect_transfer',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14115',ln:'lvc_apb_slave_monitor/perform_transfer_coverage',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14117',ln:'lvc_apb_slave_sequencer/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14118',ln:'lvc_apb_slave_sequencer/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14119',ln:'lvc_apb_slave_sequencer/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14120',ln:'lvc_apb_slave_sequencer/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14121',ln:'lvc_apb_slave_sequencer/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14127',ln:'lvc_apb_slave_agent/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14128',ln:'lvc_apb_slave_agent/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14129',ln:'lvc_apb_slave_agent/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14130',ln:'lvc_apb_slave_agent/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14131',ln:'lvc_apb_slave_agent/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14136',ln:'lvc_apb_slave_agent/build',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14142',ln:'lvc_apb_slave_agent/connect',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14144',ln:'lvc_apb_slave_agent/assign_vi',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14147',ln:'lvc_apb_master_base_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14148',ln:'lvc_apb_master_base_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14149',ln:'lvc_apb_master_base_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14150',ln:'lvc_apb_master_base_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14152',ln:'lvc_apb_master_base_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14153',ln:'lvc_apb_master_base_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14159',ln:'lvc_apb_master_single_write_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14160',ln:'lvc_apb_master_single_write_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14161',ln:'lvc_apb_master_single_write_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14162',ln:'lvc_apb_master_single_write_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14164',ln:'lvc_apb_master_single_write_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14165',ln:'lvc_apb_master_single_write_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14170',ln:'lvc_apb_master_single_write_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14178',ln:'lvc_apb_master_single_read_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14179',ln:'lvc_apb_master_single_read_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14180',ln:'lvc_apb_master_single_read_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14181',ln:'lvc_apb_master_single_read_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14183',ln:'lvc_apb_master_single_read_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14184',ln:'lvc_apb_master_single_read_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14189',ln:'lvc_apb_master_single_read_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14197',ln:'lvc_apb_master_write_read_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14198',ln:'lvc_apb_master_write_read_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14199',ln:'lvc_apb_master_write_read_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14200',ln:'lvc_apb_master_write_read_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14202',ln:'lvc_apb_master_write_read_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14203',ln:'lvc_apb_master_write_read_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14208',ln:'lvc_apb_master_write_read_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14220',ln:'lvc_apb_master_burst_write_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14221',ln:'lvc_apb_master_burst_write_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14222',ln:'lvc_apb_master_burst_write_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14223',ln:'lvc_apb_master_burst_write_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14225',ln:'lvc_apb_master_burst_write_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14226',ln:'lvc_apb_master_burst_write_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14231',ln:'lvc_apb_master_burst_write_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14244',ln:'lvc_apb_master_burst_read_sequence/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14245',ln:'lvc_apb_master_burst_read_sequence/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14246',ln:'lvc_apb_master_burst_read_sequence/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14247',ln:'lvc_apb_master_burst_read_sequence/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14249',ln:'lvc_apb_master_burst_read_sequence/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14250',ln:'lvc_apb_master_burst_read_sequence/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14255',ln:'lvc_apb_master_burst_read_sequence/body',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14268',ln:'example_lvc_apb_slave_seq/new',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14269',ln:'example_lvc_apb_slave_seq/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14270',ln:'example_lvc_apb_slave_seq/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14271',ln:'example_lvc_apb_slave_seq/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14273',ln:'example_lvc_apb_slave_seq/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14274',ln:'example_lvc_apb_slave_seq/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14279',ln:'example_lvc_apb_slave_seq/body',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14287',ln:'lvc_apb_reg_adapter/new',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14288',ln:'lvc_apb_reg_adapter/get_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14289',ln:'lvc_apb_reg_adapter/get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14290',ln:'lvc_apb_reg_adapter/create',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14292',ln:'lvc_apb_reg_adapter/get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14293',ln:'lvc_apb_reg_adapter/__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14298',ln:'lvc_apb_reg_adapter/reg2bus',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=14300',ln:'lvc_apb_reg_adapter/bus2reg',covs:[{class:'bgYellow', val:'64.58'},{class:'bgYellow', val:'66.66'},{class:'bgYellow', val:'62.50'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'17.74%'},avgw:{class:'bgRed', val:'17.48%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'607'},cb:{class:'odd_r', val:'141'},ms:{class:'odd_r', val:'466'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'23.22%'},cp:{class:'bgRed', val:'23.22%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'554'},cb:{class:'even_r', val:'65'},ms:{class:'even_r', val:'489'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.73%'},cp:{class:'bgRed', val:'11.73%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'17.74%'},avgw:{class:'bgRed', val:'17.48%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'607'},cb:{class:'odd_r', val:'141'},ms:{class:'odd_r', val:'466'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'23.22%'},cp:{class:'bgRed', val:'23.22%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'554'},cb:{class:'even_r', val:'65'},ms:{class:'even_r', val:'489'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.73%'},cp:{class:'bgRed', val:'11.73%'}}
]
}
}
},
z14307:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CON'},{link:'z.htm?f=2&s=14307',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14308:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CON'},{link:'z.htm?f=2&s=14308',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'34'},cb:{class:'odd_r', val:'34'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14309:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CON'},{link:'z.htm?f=2&s=14309',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14310:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CON'},{link:'z.htm?f=2&s=14310',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14311:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CON'},{link:'z.htm?f=2&s=14311',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14313:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CON'},{link:'z.htm?f=2&s=14313',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14314:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CON'},{link:'z.htm?f=2&s=14314',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14320:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TAR'},{link:'z.htm?f=2&s=14320',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14321:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TAR'},{link:'z.htm?f=2&s=14321',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'16'},cb:{class:'odd_r', val:'16'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14322:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TAR'},{link:'z.htm?f=2&s=14322',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14323:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TAR'},{link:'z.htm?f=2&s=14323',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14324:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TAR'},{link:'z.htm?f=2&s=14324',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14326:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TAR'},{link:'z.htm?f=2&s=14326',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14327:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TAR'},{link:'z.htm?f=2&s=14327',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14333:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SAR'},{link:'z.htm?f=2&s=14333',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14334:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SAR'},{link:'z.htm?f=2&s=14334',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14335:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SAR'},{link:'z.htm?f=2&s=14335',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14336:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SAR'},{link:'z.htm?f=2&s=14336',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14337:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SAR'},{link:'z.htm?f=2&s=14337',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14339:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SAR'},{link:'z.htm?f=2&s=14339',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14340:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SAR'},{link:'z.htm?f=2&s=14340',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14346:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_MADDR'},{link:'z.htm?f=2&s=14346',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14347:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_MADDR'},{link:'z.htm?f=2&s=14347',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14348:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_MADDR'},{link:'z.htm?f=2&s=14348',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14349:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_MADDR'},{link:'z.htm?f=2&s=14349',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14350:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_MADDR'},{link:'z.htm?f=2&s=14350',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14352:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_MADDR'},{link:'z.htm?f=2&s=14352',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14353:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_MADDR'},{link:'z.htm?f=2&s=14353',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14359:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_DATA_CMD'},{link:'z.htm?f=2&s=14359',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14360:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_DATA_CMD'},{link:'z.htm?f=2&s=14360',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14361:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_DATA_CMD'},{link:'z.htm?f=2&s=14361',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14362:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_DATA_CMD'},{link:'z.htm?f=2&s=14362',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14363:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_DATA_CMD'},{link:'z.htm?f=2&s=14363',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14365:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_DATA_CMD'},{link:'z.htm?f=2&s=14365',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14366:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_DATA_CMD'},{link:'z.htm?f=2&s=14366',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14372:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_HCNT'},{link:'z.htm?f=2&s=14372',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14373:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_HCNT'},{link:'z.htm?f=2&s=14373',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14374:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_HCNT'},{link:'z.htm?f=2&s=14374',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14375:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_HCNT'},{link:'z.htm?f=2&s=14375',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14376:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_HCNT'},{link:'z.htm?f=2&s=14376',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14378:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_HCNT'},{link:'z.htm?f=2&s=14378',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14379:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_HCNT'},{link:'z.htm?f=2&s=14379',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14385:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_LCNT'},{link:'z.htm?f=2&s=14385',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14386:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_LCNT'},{link:'z.htm?f=2&s=14386',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14387:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_LCNT'},{link:'z.htm?f=2&s=14387',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14388:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_LCNT'},{link:'z.htm?f=2&s=14388',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14389:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_LCNT'},{link:'z.htm?f=2&s=14389',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14391:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_LCNT'},{link:'z.htm?f=2&s=14391',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14392:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SS_SCL_LCNT'},{link:'z.htm?f=2&s=14392',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14398:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_HCNT'},{link:'z.htm?f=2&s=14398',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14399:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_HCNT'},{link:'z.htm?f=2&s=14399',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14400:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_HCNT'},{link:'z.htm?f=2&s=14400',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14401:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_HCNT'},{link:'z.htm?f=2&s=14401',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14402:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_HCNT'},{link:'z.htm?f=2&s=14402',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14404:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_HCNT'},{link:'z.htm?f=2&s=14404',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14405:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_HCNT'},{link:'z.htm?f=2&s=14405',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14411:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_LCNT'},{link:'z.htm?f=2&s=14411',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14412:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_LCNT'},{link:'z.htm?f=2&s=14412',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14413:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_LCNT'},{link:'z.htm?f=2&s=14413',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14414:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_LCNT'},{link:'z.htm?f=2&s=14414',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14415:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_LCNT'},{link:'z.htm?f=2&s=14415',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14417:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_LCNT'},{link:'z.htm?f=2&s=14417',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14418:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SCL_LCNT'},{link:'z.htm?f=2&s=14418',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14424:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_HCNT'},{link:'z.htm?f=2&s=14424',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14425:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_HCNT'},{link:'z.htm?f=2&s=14425',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14426:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_HCNT'},{link:'z.htm?f=2&s=14426',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14427:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_HCNT'},{link:'z.htm?f=2&s=14427',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14428:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_HCNT'},{link:'z.htm?f=2&s=14428',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14430:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_HCNT'},{link:'z.htm?f=2&s=14430',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14431:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_HCNT'},{link:'z.htm?f=2&s=14431',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14437:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_LCNT'},{link:'z.htm?f=2&s=14437',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14438:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_LCNT'},{link:'z.htm?f=2&s=14438',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14439:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_LCNT'},{link:'z.htm?f=2&s=14439',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14440:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_LCNT'},{link:'z.htm?f=2&s=14440',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14441:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_LCNT'},{link:'z.htm?f=2&s=14441',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14443:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_LCNT'},{link:'z.htm?f=2&s=14443',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14444:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SCL_LCNT'},{link:'z.htm?f=2&s=14444',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14450:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_STAT'},{link:'z.htm?f=2&s=14450',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14451:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_STAT'},{link:'z.htm?f=2&s=14451',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'32'},cb:{class:'odd_r', val:'32'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14452:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_STAT'},{link:'z.htm?f=2&s=14452',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14453:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_STAT'},{link:'z.htm?f=2&s=14453',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14454:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_STAT'},{link:'z.htm?f=2&s=14454',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14456:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_STAT'},{link:'z.htm?f=2&s=14456',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14457:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_STAT'},{link:'z.htm?f=2&s=14457',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14463:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_MASK'},{link:'z.htm?f=2&s=14463',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14464:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_MASK'},{link:'z.htm?f=2&s=14464',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'32'},cb:{class:'odd_r', val:'32'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14465:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_MASK'},{link:'z.htm?f=2&s=14465',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14466:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_MASK'},{link:'z.htm?f=2&s=14466',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14467:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_MASK'},{link:'z.htm?f=2&s=14467',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14469:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_MASK'},{link:'z.htm?f=2&s=14469',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14470:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_INTR_MASK'},{link:'z.htm?f=2&s=14470',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14476:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RAW_INTR_STAT'},{link:'z.htm?f=2&s=14476',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14477:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RAW_INTR_STAT'},{link:'z.htm?f=2&s=14477',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'32'},cb:{class:'odd_r', val:'32'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14478:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RAW_INTR_STAT'},{link:'z.htm?f=2&s=14478',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14479:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RAW_INTR_STAT'},{link:'z.htm?f=2&s=14479',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14480:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RAW_INTR_STAT'},{link:'z.htm?f=2&s=14480',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14482:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RAW_INTR_STAT'},{link:'z.htm?f=2&s=14482',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14483:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RAW_INTR_STAT'},{link:'z.htm?f=2&s=14483',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14489:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RX_TL'},{link:'z.htm?f=2&s=14489',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14490:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RX_TL'},{link:'z.htm?f=2&s=14490',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14491:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RX_TL'},{link:'z.htm?f=2&s=14491',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14492:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RX_TL'},{link:'z.htm?f=2&s=14492',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14493:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RX_TL'},{link:'z.htm?f=2&s=14493',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14495:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RX_TL'},{link:'z.htm?f=2&s=14495',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14496:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RX_TL'},{link:'z.htm?f=2&s=14496',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14502:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_TL'},{link:'z.htm?f=2&s=14502',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14503:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_TL'},{link:'z.htm?f=2&s=14503',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14504:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_TL'},{link:'z.htm?f=2&s=14504',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14505:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_TL'},{link:'z.htm?f=2&s=14505',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14506:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_TL'},{link:'z.htm?f=2&s=14506',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14508:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_TL'},{link:'z.htm?f=2&s=14508',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14509:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_TL'},{link:'z.htm?f=2&s=14509',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14515:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_INTR'},{link:'z.htm?f=2&s=14515',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14516:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_INTR'},{link:'z.htm?f=2&s=14516',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14517:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_INTR'},{link:'z.htm?f=2&s=14517',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14518:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_INTR'},{link:'z.htm?f=2&s=14518',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14519:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_INTR'},{link:'z.htm?f=2&s=14519',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14521:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_INTR'},{link:'z.htm?f=2&s=14521',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14522:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_INTR'},{link:'z.htm?f=2&s=14522',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14528:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_UNDER'},{link:'z.htm?f=2&s=14528',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14529:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_UNDER'},{link:'z.htm?f=2&s=14529',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14530:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_UNDER'},{link:'z.htm?f=2&s=14530',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14531:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_UNDER'},{link:'z.htm?f=2&s=14531',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14532:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_UNDER'},{link:'z.htm?f=2&s=14532',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14534:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_UNDER'},{link:'z.htm?f=2&s=14534',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14535:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_UNDER'},{link:'z.htm?f=2&s=14535',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14541:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_OVER'},{link:'z.htm?f=2&s=14541',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14542:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_OVER'},{link:'z.htm?f=2&s=14542',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14543:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_OVER'},{link:'z.htm?f=2&s=14543',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14544:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_OVER'},{link:'z.htm?f=2&s=14544',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14545:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_OVER'},{link:'z.htm?f=2&s=14545',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14547:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_OVER'},{link:'z.htm?f=2&s=14547',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14548:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_OVER'},{link:'z.htm?f=2&s=14548',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14554:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_OVER'},{link:'z.htm?f=2&s=14554',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14555:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_OVER'},{link:'z.htm?f=2&s=14555',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14556:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_OVER'},{link:'z.htm?f=2&s=14556',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14557:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_OVER'},{link:'z.htm?f=2&s=14557',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14558:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_OVER'},{link:'z.htm?f=2&s=14558',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14560:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_OVER'},{link:'z.htm?f=2&s=14560',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14561:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_OVER'},{link:'z.htm?f=2&s=14561',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14567:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RD_REQ'},{link:'z.htm?f=2&s=14567',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14568:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RD_REQ'},{link:'z.htm?f=2&s=14568',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14569:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RD_REQ'},{link:'z.htm?f=2&s=14569',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14570:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RD_REQ'},{link:'z.htm?f=2&s=14570',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14571:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RD_REQ'},{link:'z.htm?f=2&s=14571',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14573:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RD_REQ'},{link:'z.htm?f=2&s=14573',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14574:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RD_REQ'},{link:'z.htm?f=2&s=14574',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14580:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_ABRT'},{link:'z.htm?f=2&s=14580',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14581:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_ABRT'},{link:'z.htm?f=2&s=14581',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14582:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_ABRT'},{link:'z.htm?f=2&s=14582',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14583:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_ABRT'},{link:'z.htm?f=2&s=14583',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14584:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_ABRT'},{link:'z.htm?f=2&s=14584',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14586:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_ABRT'},{link:'z.htm?f=2&s=14586',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14587:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_TX_ABRT'},{link:'z.htm?f=2&s=14587',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14593:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_DONE'},{link:'z.htm?f=2&s=14593',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14594:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_DONE'},{link:'z.htm?f=2&s=14594',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14595:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_DONE'},{link:'z.htm?f=2&s=14595',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14596:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_DONE'},{link:'z.htm?f=2&s=14596',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14597:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_DONE'},{link:'z.htm?f=2&s=14597',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14599:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_DONE'},{link:'z.htm?f=2&s=14599',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14600:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_RX_DONE'},{link:'z.htm?f=2&s=14600',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14606:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_ACTIVITY'},{link:'z.htm?f=2&s=14606',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14607:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_ACTIVITY'},{link:'z.htm?f=2&s=14607',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14608:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_ACTIVITY'},{link:'z.htm?f=2&s=14608',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14609:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_ACTIVITY'},{link:'z.htm?f=2&s=14609',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14610:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_ACTIVITY'},{link:'z.htm?f=2&s=14610',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14612:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_ACTIVITY'},{link:'z.htm?f=2&s=14612',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14613:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_ACTIVITY'},{link:'z.htm?f=2&s=14613',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14619:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_STOP_DET'},{link:'z.htm?f=2&s=14619',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14620:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_STOP_DET'},{link:'z.htm?f=2&s=14620',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14621:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_STOP_DET'},{link:'z.htm?f=2&s=14621',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14622:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_STOP_DET'},{link:'z.htm?f=2&s=14622',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14623:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_STOP_DET'},{link:'z.htm?f=2&s=14623',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14625:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_STOP_DET'},{link:'z.htm?f=2&s=14625',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14626:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_STOP_DET'},{link:'z.htm?f=2&s=14626',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14632:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_START_DET'},{link:'z.htm?f=2&s=14632',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14633:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_START_DET'},{link:'z.htm?f=2&s=14633',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14634:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_START_DET'},{link:'z.htm?f=2&s=14634',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14635:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_START_DET'},{link:'z.htm?f=2&s=14635',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14636:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_START_DET'},{link:'z.htm?f=2&s=14636',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14638:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_START_DET'},{link:'z.htm?f=2&s=14638',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14639:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_START_DET'},{link:'z.htm?f=2&s=14639',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14645:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_GEN_CALL'},{link:'z.htm?f=2&s=14645',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14646:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_GEN_CALL'},{link:'z.htm?f=2&s=14646',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14647:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_GEN_CALL'},{link:'z.htm?f=2&s=14647',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14648:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_GEN_CALL'},{link:'z.htm?f=2&s=14648',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14649:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_GEN_CALL'},{link:'z.htm?f=2&s=14649',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14651:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_GEN_CALL'},{link:'z.htm?f=2&s=14651',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14652:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_CLR_GEN_CALL'},{link:'z.htm?f=2&s=14652',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14658:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE'},{link:'z.htm?f=2&s=14658',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14659:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE'},{link:'z.htm?f=2&s=14659',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14660:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE'},{link:'z.htm?f=2&s=14660',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14661:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE'},{link:'z.htm?f=2&s=14661',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14662:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE'},{link:'z.htm?f=2&s=14662',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14664:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE'},{link:'z.htm?f=2&s=14664',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14665:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE'},{link:'z.htm?f=2&s=14665',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14671:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_STATUS'},{link:'z.htm?f=2&s=14671',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14672:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_STATUS'},{link:'z.htm?f=2&s=14672',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'38'},cb:{class:'odd_r', val:'38'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14673:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_STATUS'},{link:'z.htm?f=2&s=14673',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14674:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_STATUS'},{link:'z.htm?f=2&s=14674',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14675:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_STATUS'},{link:'z.htm?f=2&s=14675',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14677:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_STATUS'},{link:'z.htm?f=2&s=14677',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14678:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_STATUS'},{link:'z.htm?f=2&s=14678',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14684:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TXFLR'},{link:'z.htm?f=2&s=14684',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14685:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TXFLR'},{link:'z.htm?f=2&s=14685',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14686:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TXFLR'},{link:'z.htm?f=2&s=14686',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14687:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TXFLR'},{link:'z.htm?f=2&s=14687',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14688:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TXFLR'},{link:'z.htm?f=2&s=14688',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14690:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TXFLR'},{link:'z.htm?f=2&s=14690',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14691:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TXFLR'},{link:'z.htm?f=2&s=14691',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14697:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RXFLR'},{link:'z.htm?f=2&s=14697',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14698:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RXFLR'},{link:'z.htm?f=2&s=14698',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14699:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RXFLR'},{link:'z.htm?f=2&s=14699',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14700:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RXFLR'},{link:'z.htm?f=2&s=14700',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14701:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RXFLR'},{link:'z.htm?f=2&s=14701',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14703:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RXFLR'},{link:'z.htm?f=2&s=14703',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14704:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_RXFLR'},{link:'z.htm?f=2&s=14704',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14710:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_HOLD'},{link:'z.htm?f=2&s=14710',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14711:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_HOLD'},{link:'z.htm?f=2&s=14711',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14712:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_HOLD'},{link:'z.htm?f=2&s=14712',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14713:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_HOLD'},{link:'z.htm?f=2&s=14713',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14714:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_HOLD'},{link:'z.htm?f=2&s=14714',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14716:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_HOLD'},{link:'z.htm?f=2&s=14716',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14717:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_HOLD'},{link:'z.htm?f=2&s=14717',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14723:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_ABRT_SOURCE'},{link:'z.htm?f=2&s=14723',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14724:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_ABRT_SOURCE'},{link:'z.htm?f=2&s=14724',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'42'},cb:{class:'odd_r', val:'42'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14725:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_ABRT_SOURCE'},{link:'z.htm?f=2&s=14725',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14726:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_ABRT_SOURCE'},{link:'z.htm?f=2&s=14726',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14727:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_ABRT_SOURCE'},{link:'z.htm?f=2&s=14727',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14729:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_ABRT_SOURCE'},{link:'z.htm?f=2&s=14729',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14730:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_TX_ABRT_SOURCE'},{link:'z.htm?f=2&s=14730',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14736:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_SETUP'},{link:'z.htm?f=2&s=14736',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14737:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_SETUP'},{link:'z.htm?f=2&s=14737',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14738:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_SETUP'},{link:'z.htm?f=2&s=14738',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14739:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_SETUP'},{link:'z.htm?f=2&s=14739',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14740:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_SETUP'},{link:'z.htm?f=2&s=14740',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14742:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_SETUP'},{link:'z.htm?f=2&s=14742',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14743:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_SDA_SETUP'},{link:'z.htm?f=2&s=14743',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14749:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ACK_GENERAL_CALL'},{link:'z.htm?f=2&s=14749',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14750:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ACK_GENERAL_CALL'},{link:'z.htm?f=2&s=14750',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14751:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ACK_GENERAL_CALL'},{link:'z.htm?f=2&s=14751',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14752:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ACK_GENERAL_CALL'},{link:'z.htm?f=2&s=14752',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14753:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ACK_GENERAL_CALL'},{link:'z.htm?f=2&s=14753',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14755:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ACK_GENERAL_CALL'},{link:'z.htm?f=2&s=14755',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14756:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ACK_GENERAL_CALL'},{link:'z.htm?f=2&s=14756',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14762:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE_STATUS'},{link:'z.htm?f=2&s=14762',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14763:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE_STATUS'},{link:'z.htm?f=2&s=14763',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14764:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE_STATUS'},{link:'z.htm?f=2&s=14764',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14765:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE_STATUS'},{link:'z.htm?f=2&s=14765',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14766:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE_STATUS'},{link:'z.htm?f=2&s=14766',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14768:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE_STATUS'},{link:'z.htm?f=2&s=14768',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14769:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_ENABLE_STATUS'},{link:'z.htm?f=2&s=14769',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14775:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SPKLEN'},{link:'z.htm?f=2&s=14775',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14776:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SPKLEN'},{link:'z.htm?f=2&s=14776',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14777:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SPKLEN'},{link:'z.htm?f=2&s=14777',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14778:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SPKLEN'},{link:'z.htm?f=2&s=14778',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14779:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SPKLEN'},{link:'z.htm?f=2&s=14779',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14781:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SPKLEN'},{link:'z.htm?f=2&s=14781',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14782:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_FS_SPKLEN'},{link:'z.htm?f=2&s=14782',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14788:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SPKLEN'},{link:'z.htm?f=2&s=14788',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14789:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SPKLEN'},{link:'z.htm?f=2&s=14789',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14790:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SPKLEN'},{link:'z.htm?f=2&s=14790',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14791:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SPKLEN'},{link:'z.htm?f=2&s=14791',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14792:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SPKLEN'},{link:'z.htm?f=2&s=14792',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14794:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SPKLEN'},{link:'z.htm?f=2&s=14794',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14795:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_HS_SPKLEN'},{link:'z.htm?f=2&s=14795',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14801:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_REG_TIMEOUT_RST'},{link:'z.htm?f=2&s=14801',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14802:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_REG_TIMEOUT_RST'},{link:'z.htm?f=2&s=14802',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14803:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_REG_TIMEOUT_RST'},{link:'z.htm?f=2&s=14803',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14804:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_REG_TIMEOUT_RST'},{link:'z.htm?f=2&s=14804',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14805:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_REG_TIMEOUT_RST'},{link:'z.htm?f=2&s=14805',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14807:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_REG_TIMEOUT_RST'},{link:'z.htm?f=2&s=14807',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14808:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_REG_TIMEOUT_RST'},{link:'z.htm?f=2&s=14808',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14814:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_PARAM_1'},{link:'z.htm?f=2&s=14814',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14815:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_PARAM_1'},{link:'z.htm?f=2&s=14815',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14816:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_PARAM_1'},{link:'z.htm?f=2&s=14816',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14817:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_PARAM_1'},{link:'z.htm?f=2&s=14817',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14818:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_PARAM_1'},{link:'z.htm?f=2&s=14818',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14820:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_PARAM_1'},{link:'z.htm?f=2&s=14820',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14821:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_PARAM_1'},{link:'z.htm?f=2&s=14821',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14827:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_VERSION'},{link:'z.htm?f=2&s=14827',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14828:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_VERSION'},{link:'z.htm?f=2&s=14828',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14829:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_VERSION'},{link:'z.htm?f=2&s=14829',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14830:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_VERSION'},{link:'z.htm?f=2&s=14830',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14831:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_VERSION'},{link:'z.htm?f=2&s=14831',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14833:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_VERSION'},{link:'z.htm?f=2&s=14833',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14834:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_VERSION'},{link:'z.htm?f=2&s=14834',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14840:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_TYPE'},{link:'z.htm?f=2&s=14840',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14841:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_TYPE'},{link:'z.htm?f=2&s=14841',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14842:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_TYPE'},{link:'z.htm?f=2&s=14842',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14843:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_TYPE'},{link:'z.htm?f=2&s=14843',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14844:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_TYPE'},{link:'z.htm?f=2&s=14844',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14846:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_TYPE'},{link:'z.htm?f=2&s=14846',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14847:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_reg_rkv_i2c_IC_COMP_TYPE'},{link:'z.htm?f=2&s=14847',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14853:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'ral_block_rkv_i2c'},{link:'z.htm?f=2&s=14853',val:'new'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'80.00%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z14941:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'14852',b:'1',val:'ral_block_rkv_i2c'},{link:'z.htm?f=2&s=14941',val:'build'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'620'},cb:{class:'odd_r', val:'620'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14942:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'14852',b:'1',val:'ral_block_rkv_i2c'},{link:'z.htm?f=2&s=14942',val:'get_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14943:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'14852',b:'1',val:'ral_block_rkv_i2c'},{link:'z.htm?f=2&s=14943',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14944:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'14852',b:'1',val:'ral_block_rkv_i2c'},{link:'z.htm?f=2&s=14944',val:'create'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14946:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'14852',b:'1',val:'ral_block_rkv_i2c'},{link:'z.htm?f=2&s=14946',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14947:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'14852',b:'1',val:'ral_block_rkv_i2c'},{link:'z.htm?f=2&s=14947',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14952:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'14852',b:'1',val:'ral_block_rkv_i2c'},{link:'z.htm?f=2&s=14952',val:'sample'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'25.00%'},avgw:{class:'bgRed', val:'25.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z14852:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{link:'z.htm?f=2&s=14852',val:'ral_block_rkv_i2c'}],lang:'SystemVerilog',src:{z:'../reg/ral_rkv_i2c.sv'},summaryTables:{
headers:['Cvg', 'Statement', 'Branch'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgRed', val:'37.46'},{class:'bgRed', val:'0.00'},{class:'bgGreen', val:'98.11'},{class:'bgRed', val:'14.28'}]},
{parent:'0',ln:'ral_block_rkv_i2c',covs:[{class:'bgRed', val:'37.46'},{class:'bgRed', val:'0.00'},{class:'bgGreen', val:'98.11'},{class:'bgRed', val:'14.28'}]},
{parent:'1',link:'z.htm?f=2&s=14853',ln:'new',covs:[{class:'bgYellow', val:'75.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'50.00'}]},
{parent:'1',link:'z.htm?f=2&s=14941',ln:'build',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14942',ln:'get_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14943',ln:'get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14944',ln:'create',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14946',ln:'get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=14947',ln:'__m_uvm_field_automation',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=2&s=14952',ln:'sample',covs:[{class:'bgRed', val:'25.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'bgYellow', val:'50.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.44%'},avgw:{class:'bgRed', val:'37.46%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=14852,Covergroups'},tb:{class:'odd_r', val:'42'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'42'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'635'},cb:{class:'even_r', val:'623'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'98.11%'},cp:{class:'bgGreen', val:'98.11%'}}
,{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'14.28%'},cp:{class:'bgRed', val:'14.28%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.44%'},avgw:{class:'bgRed', val:'37.46%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'42'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'42'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'635'},cb:{class:'even_r', val:'623'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'98.11%'},cp:{class:'bgGreen', val:'98.11%'}}
,{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'14.28%'},cp:{class:'bgRed', val:'14.28%'}}
]
}
}
},
z14955:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_config'},{link:'z.htm?f=2&s=14955',val:'new'}],lang:'SystemVerilog',src:{z:'../cfg/rkv_i2c_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14956:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_config'},{link:'z.htm?f=2&s=14956',val:'get_type'}],lang:'SystemVerilog',src:{z:'../cfg/rkv_i2c_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14957:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_config'},{link:'z.htm?f=2&s=14957',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../cfg/rkv_i2c_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14958:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_config'},{link:'z.htm?f=2&s=14958',val:'create'}],lang:'SystemVerilog',src:{z:'../cfg/rkv_i2c_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14960:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_config'},{link:'z.htm?f=2&s=14960',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../cfg/rkv_i2c_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14961:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_config'},{link:'z.htm?f=2&s=14961',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../cfg/rkv_i2c_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14967:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_config'},{link:'z.htm?f=2&s=14967',val:'do_i2c_cfg'}],lang:'SystemVerilog',src:{z:'../cfg/rkv_i2c_config.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'11'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14975:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14975',val:'new'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14976:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14976',val:'get_type'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14977:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14977',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z14978:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14978',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14979:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14979',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'55.55%'},avgw:{class:'bgYellow', val:'52.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'80.00%'},cp:{class:'bgYellow', val:'80.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z14982:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14982',val:'run_phase'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14983:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14983',val:'write_apb_master'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14986:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14986',val:'write_i2c_slave'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'81.81%'},avgw:{class:'bgYellow', val:'80.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'5'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'60.00%'},cp:{class:'bgYellow', val:'60.00%'}}
]
}
}
},
z14989:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14989',val:'i2c_refmod'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'92.30%'},avgw:{class:'bgYellow', val:'83.33%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'3'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
]
}
}
},
z14991:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14991',val:'i2c_write_comparer'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14992:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14992',val:'i2c_read_comparer'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14993:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14993',val:'compare_transaction'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'84.61%'},avgw:{class:'bgYellow', val:'87.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
]
}
}
},
z14998:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_scoreboard'},{link:'z.htm?f=2&s=14998',val:'report_phase'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_master_scoreboard.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'65.00%'},avgw:{class:'bgYellow', val:'68.75%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'32'},cb:{class:'even_r', val:'20'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'62.50%'},cp:{class:'bgYellow', val:'62.50%'}}
]
}
}
},
z15016:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15016',val:'new'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'16'},cb:{class:'odd_r', val:'16'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15017:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15017',val:'get_type'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15018:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15018',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15019:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15019',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15073:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'15015',b:'1',val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15073',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'69.23%'},avgw:{class:'bgYellow', val:'56.94%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'88.88%'},cp:{class:'bgYellow', val:'88.88%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z15076:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'15015',b:'1',val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15076',val:'run_phase'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15077:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'15015',b:'1',val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15077',val:'write_apb_master'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15080:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'15015',b:'1',val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15080',val:'do_sample_reg'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'40'},cb:{class:'odd_r', val:'40'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'29'},cb:{class:'even_r', val:'29'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15082:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{s:'15015',b:'1',val:'rkv_i2c_cgm'},{link:'z.htm?f=2&s=15082',val:'do_sample_signals'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15015:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{link:'z.htm?f=2&s=15015',val:'rkv_i2c_cgm'}],lang:'SystemVerilog',src:{z:'../cov/rkv_i2c_cgm.sv'},summaryTables:{
headers:['Cvg', 'Statement', 'Branch'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'85.84'},{class:'bgYellow', val:'71.29'},{class:'bgGreen', val:'94.80'},{class:'bgGreen', val:'91.42'}]},
{parent:'0',ln:'rkv_i2c_cgm',covs:[{class:'bgYellow', val:'85.84'},{class:'bgYellow', val:'71.29'},{class:'bgGreen', val:'94.80'},{class:'bgGreen', val:'91.42'}]},
{parent:'1',link:'z.htm?f=2&s=15016',ln:'new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=15017',ln:'get_type',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=15018',ln:'get_object_type',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=15019',ln:'get_type_name',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=15073',ln:'build_phase',covs:[{class:'bgYellow', val:'56.94'},{class:'odd', val:'--'},{class:'bgYellow', val:'88.88'},{class:'bgRed', val:'25.00'}]},
{parent:'1',link:'z.htm?f=2&s=15076',ln:'run_phase',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=2&s=15077',ln:'write_apb_master',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=15080',ln:'do_sample_reg',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=2&s=15082',ln:'do_sample_signals',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'30.01%'},avgw:{class:'bgYellow', val:'85.84%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=15015,Covergroups'},tb:{class:'odd_r', val:'481'},cb:{class:'odd_r', val:'73'},ms:{class:'odd_r', val:'408'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'15.17%'},cp:{class:'bgYellow', val:'71.29%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'77'},cb:{class:'even_r', val:'73'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'94.80%'},cp:{class:'bgGreen', val:'94.80%'}}
,{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'35'},cb:{class:'odd_r', val:'32'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'91.42%'},cp:{class:'bgGreen', val:'91.42%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'30.01%'},avgw:{class:'bgYellow', val:'85.84%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'481'},cb:{class:'odd_r', val:'73'},ms:{class:'odd_r', val:'408'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'15.17%'},cp:{class:'bgYellow', val:'71.29%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'77'},cb:{class:'even_r', val:'73'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'94.80%'},cp:{class:'bgGreen', val:'94.80%'}}
,{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'35'},cb:{class:'odd_r', val:'32'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'91.42%'},cp:{class:'bgGreen', val:'91.42%'}}
]
}
}
},
z15084:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_virtual_sequencer'},{link:'z.htm?f=2&s=15084',val:'new'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_virtual_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15085:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_virtual_sequencer'},{link:'z.htm?f=2&s=15085',val:'get_type'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_virtual_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15086:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_virtual_sequencer'},{link:'z.htm?f=2&s=15086',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_virtual_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15087:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_virtual_sequencer'},{link:'z.htm?f=2&s=15087',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_virtual_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15088:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_virtual_sequencer'},{link:'z.htm?f=2&s=15088',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_virtual_sequencer.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.00%'},avgw:{class:'bgYellow', val:'50.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z15092:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_env'},{link:'z.htm?f=2&s=15092',val:'new'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15093:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_env'},{link:'z.htm?f=2&s=15093',val:'get_type'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15094:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_env'},{link:'z.htm?f=2&s=15094',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15095:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_env'},{link:'z.htm?f=2&s=15095',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15096:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_env'},{link:'z.htm?f=2&s=15096',val:'build_phase'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'73.68%'},avgw:{class:'bgYellow', val:'62.82%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'24'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.30%'},cp:{class:'bgGreen', val:'92.30%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
]
}
}
},
z15103:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_env'},{link:'z.htm?f=2&s=15103',val:'connect_phase'}],lang:'SystemVerilog',src:{z:'../env/rkv_i2c_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15105:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_base_sequence'},{link:'z.htm?f=2&s=15105',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_base_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'17'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15106:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_base_sequence'},{link:'z.htm?f=2&s=15106',val:'m_set_p_sequencer'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_base_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'33.33%'},avgw:{class:'bgRed', val:'37.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z15109:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_base_sequence'},{link:'z.htm?f=2&s=15109',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_base_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'20.00%'},avgw:{class:'bgRed', val:'12.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z15112:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_base_sequence'},{link:'z.htm?f=2&s=15112',val:'update_regs'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_base_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15114:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_config_seq'},{link:'z.htm?f=2&s=15114',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15115:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_config_seq'},{link:'z.htm?f=2&s=15115',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15116:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_config_seq'},{link:'z.htm?f=2&s=15116',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15117:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_config_seq'},{link:'z.htm?f=2&s=15117',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15119:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_config_seq'},{link:'z.htm?f=2&s=15119',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15120:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_config_seq'},{link:'z.htm?f=2&s=15120',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15125:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_config_seq'},{link:'z.htm?f=2&s=15125',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'68.75%'},avgw:{class:'bgYellow', val:'71.42%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.85%'},cp:{class:'bgGreen', val:'92.85%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'18'},cb:{class:'even_r', val:'9'},ms:{class:'even_r', val:'9'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z15136:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_packet_seq'},{link:'z.htm?f=2&s=15136',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15137:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_packet_seq'},{link:'z.htm?f=2&s=15137',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15138:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_packet_seq'},{link:'z.htm?f=2&s=15138',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15139:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_packet_seq'},{link:'z.htm?f=2&s=15139',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15141:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_packet_seq'},{link:'z.htm?f=2&s=15141',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15142:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_packet_seq'},{link:'z.htm?f=2&s=15142',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15147:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_packet_seq'},{link:'z.htm?f=2&s=15147',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'70.58%'},avgw:{class:'bgYellow', val:'65.90%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.81%'},cp:{class:'bgYellow', val:'81.81%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z15152:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_read_packet_seq'},{link:'z.htm?f=2&s=15152',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_read_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15153:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_read_packet_seq'},{link:'z.htm?f=2&s=15153',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_read_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15154:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_read_packet_seq'},{link:'z.htm?f=2&s=15154',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_read_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15155:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_read_packet_seq'},{link:'z.htm?f=2&s=15155',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_read_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15157:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_read_packet_seq'},{link:'z.htm?f=2&s=15157',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_read_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15158:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_read_packet_seq'},{link:'z.htm?f=2&s=15158',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_read_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15163:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_read_packet_seq'},{link:'z.htm?f=2&s=15163',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_read_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'89.47%'},avgw:{class:'bgYellow', val:'83.33%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'13'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
]
}
}
},
z15168:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_wait_empty_seq'},{link:'z.htm?f=2&s=15168',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15169:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_wait_empty_seq'},{link:'z.htm?f=2&s=15169',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15170:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_wait_empty_seq'},{link:'z.htm?f=2&s=15170',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15171:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_wait_empty_seq'},{link:'z.htm?f=2&s=15171',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15173:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_wait_empty_seq'},{link:'z.htm?f=2&s=15173',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15174:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_wait_empty_seq'},{link:'z.htm?f=2&s=15174',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15179:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_wait_empty_seq'},{link:'z.htm?f=2&s=15179',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'85.71%'},avgw:{class:'bgYellow', val:'83.33%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'8'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
]
}
}
},
z15184:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_enable_seq'},{link:'z.htm?f=2&s=15184',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_enable_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15185:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_enable_seq'},{link:'z.htm?f=2&s=15185',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_enable_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15186:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_enable_seq'},{link:'z.htm?f=2&s=15186',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_enable_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15187:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_enable_seq'},{link:'z.htm?f=2&s=15187',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_enable_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15189:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_enable_seq'},{link:'z.htm?f=2&s=15189',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_enable_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15190:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_enable_seq'},{link:'z.htm?f=2&s=15190',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_enable_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15195:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_enable_seq'},{link:'z.htm?f=2&s=15195',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_enable_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15199:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_wait_seq'},{link:'z.htm?f=2&s=15199',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_wait_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15200:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_wait_seq'},{link:'z.htm?f=2&s=15200',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_wait_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15201:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_wait_seq'},{link:'z.htm?f=2&s=15201',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_wait_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15202:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_wait_seq'},{link:'z.htm?f=2&s=15202',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_wait_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15204:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_wait_seq'},{link:'z.htm?f=2&s=15204',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_wait_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15205:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_wait_seq'},{link:'z.htm?f=2&s=15205',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_wait_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15210:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_wait_seq'},{link:'z.htm?f=2&s=15210',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_wait_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.70%'},avgw:{class:'bgYellow', val:'54.26%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'22'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'8'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'63.63%'},cp:{class:'bgYellow', val:'63.63%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'49'},cb:{class:'even_r', val:'22'},ms:{class:'even_r', val:'27'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'44.89%'},cp:{class:'bgRed', val:'44.89%'}}
]
}
}
},
z15230:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_clear_seq'},{link:'z.htm?f=2&s=15230',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_clear_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15231:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_clear_seq'},{link:'z.htm?f=2&s=15231',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_clear_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15232:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_clear_seq'},{link:'z.htm?f=2&s=15232',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_clear_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15233:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_clear_seq'},{link:'z.htm?f=2&s=15233',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_clear_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15235:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_clear_seq'},{link:'z.htm?f=2&s=15235',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_clear_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15236:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_clear_seq'},{link:'z.htm?f=2&s=15236',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_clear_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15241:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_intr_clear_seq'},{link:'z.htm?f=2&s=15241',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_apb_intr_clear_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'50.00%'},avgw:{class:'bgYellow', val:'50.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'11'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'61.11%'},cp:{class:'bgYellow', val:'61.11%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'18'},cb:{class:'even_r', val:'7'},ms:{class:'even_r', val:'11'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'38.88%'},cp:{class:'bgRed', val:'38.88%'}}
]
}
}
},
z15247:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_base_sequence'},{link:'z.htm?f=2&s=15247',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_base_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15248:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_base_sequence'},{link:'z.htm?f=2&s=15248',val:'m_set_p_sequencer'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_base_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'33.33%'},avgw:{class:'bgRed', val:'37.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z15251:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_base_sequence'},{link:'z.htm?f=2&s=15251',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_base_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'33.33%'},avgw:{class:'bgRed', val:'37.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z15255:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_write_response_seq'},{link:'z.htm?f=2&s=15255',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15256:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_write_response_seq'},{link:'z.htm?f=2&s=15256',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15257:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_write_response_seq'},{link:'z.htm?f=2&s=15257',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15258:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_write_response_seq'},{link:'z.htm?f=2&s=15258',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15260:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_write_response_seq'},{link:'z.htm?f=2&s=15260',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15261:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_write_response_seq'},{link:'z.htm?f=2&s=15261',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15266:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_write_response_seq'},{link:'z.htm?f=2&s=15266',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'57.69%'},avgw:{class:'bgYellow', val:'58.92%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'42.85%'},cp:{class:'bgRed', val:'42.85%'}}
]
}
}
},
z15275:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_read_response_seq'},{link:'z.htm?f=2&s=15275',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_read_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15276:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_read_response_seq'},{link:'z.htm?f=2&s=15276',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_read_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15277:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_read_response_seq'},{link:'z.htm?f=2&s=15277',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_read_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15278:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_read_response_seq'},{link:'z.htm?f=2&s=15278',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_read_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15280:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_read_response_seq'},{link:'z.htm?f=2&s=15280',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_read_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15281:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_read_response_seq'},{link:'z.htm?f=2&s=15281',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_read_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15286:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_slave_read_response_seq'},{link:'z.htm?f=2&s=15286',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/elem_seqs/rkv_i2c_slave_read_response_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'58.33%'},avgw:{class:'bgYellow', val:'61.42%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'80.00%'},cp:{class:'bgYellow', val:'80.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'42.85%'},cp:{class:'bgRed', val:'42.85%'}}
]
}
}
},
z15295:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_base_virtual_sequence'},{link:'z.htm?f=2&s=15295',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_base_virtual_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15296:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_base_virtual_sequence'},{link:'z.htm?f=2&s=15296',val:'m_set_p_sequencer'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_base_virtual_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'33.33%'},avgw:{class:'bgRed', val:'37.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'25.00%'},cp:{class:'bgRed', val:'25.00%'}}
]
}
}
},
z15299:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_base_virtual_sequence'},{link:'z.htm?f=2&s=15299',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_base_virtual_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15300:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_base_virtual_sequence'},{link:'z.htm?f=2&s=15300',val:'do_reset_callback'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_base_virtual_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15301:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_base_virtual_sequence'},{link:'z.htm?f=2&s=15301',val:'diff_value'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_base_virtual_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'6'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15305:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_base_virtual_sequence'},{link:'z.htm?f=2&s=15305',val:'update_regs'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_base_virtual_sequence.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15307:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_quick_reg_access_virt_seq'},{link:'z.htm?f=2&s=15307',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15308:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_quick_reg_access_virt_seq'},{link:'z.htm?f=2&s=15308',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15309:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_quick_reg_access_virt_seq'},{link:'z.htm?f=2&s=15309',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15310:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_quick_reg_access_virt_seq'},{link:'z.htm?f=2&s=15310',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15312:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_quick_reg_access_virt_seq'},{link:'z.htm?f=2&s=15312',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15313:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_quick_reg_access_virt_seq'},{link:'z.htm?f=2&s=15313',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15318:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_quick_reg_access_virt_seq'},{link:'z.htm?f=2&s=15318',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'88.88%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z15322:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_hw_reset_virt_seq'},{link:'z.htm?f=2&s=15322',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_hw_reset_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15323:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_hw_reset_virt_seq'},{link:'z.htm?f=2&s=15323',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_hw_reset_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15324:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_hw_reset_virt_seq'},{link:'z.htm?f=2&s=15324',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_hw_reset_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15325:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_hw_reset_virt_seq'},{link:'z.htm?f=2&s=15325',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_hw_reset_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15327:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_hw_reset_virt_seq'},{link:'z.htm?f=2&s=15327',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_hw_reset_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15328:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_hw_reset_virt_seq'},{link:'z.htm?f=2&s=15328',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_hw_reset_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15333:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_hw_reset_virt_seq'},{link:'z.htm?f=2&s=15333',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_hw_reset_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'87.50%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z15337:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_bit_bash_virt_seq'},{link:'z.htm?f=2&s=15337',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_bit_bash_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15338:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_bit_bash_virt_seq'},{link:'z.htm?f=2&s=15338',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_bit_bash_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15339:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_bit_bash_virt_seq'},{link:'z.htm?f=2&s=15339',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_bit_bash_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15340:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_bit_bash_virt_seq'},{link:'z.htm?f=2&s=15340',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_bit_bash_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15342:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_bit_bash_virt_seq'},{link:'z.htm?f=2&s=15342',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_bit_bash_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15343:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_bit_bash_virt_seq'},{link:'z.htm?f=2&s=15343',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_bit_bash_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15348:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_bit_bash_virt_seq'},{link:'z.htm?f=2&s=15348',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_bit_bash_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'84.21%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'13'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z15353:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_access_virt_seq'},{link:'z.htm?f=2&s=15353',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15354:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_access_virt_seq'},{link:'z.htm?f=2&s=15354',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15355:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_access_virt_seq'},{link:'z.htm?f=2&s=15355',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15356:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_access_virt_seq'},{link:'z.htm?f=2&s=15356',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15358:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_access_virt_seq'},{link:'z.htm?f=2&s=15358',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15359:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_access_virt_seq'},{link:'z.htm?f=2&s=15359',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15364:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_reg_access_virt_seq'},{link:'z.htm?f=2&s=15364',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_reg_access_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'87.50%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z15368:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_interrupt_virt_seq'},{link:'z.htm?f=2&s=15368',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_interrupt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15369:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_interrupt_virt_seq'},{link:'z.htm?f=2&s=15369',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_interrupt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15370:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_interrupt_virt_seq'},{link:'z.htm?f=2&s=15370',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_interrupt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15371:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_interrupt_virt_seq'},{link:'z.htm?f=2&s=15371',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_interrupt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15373:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_interrupt_virt_seq'},{link:'z.htm?f=2&s=15373',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_interrupt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15374:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_interrupt_virt_seq'},{link:'z.htm?f=2&s=15374',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_interrupt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15379:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_interrupt_virt_seq'},{link:'z.htm?f=2&s=15379',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_interrupt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'45.88%'},avgw:{class:'bgRed', val:'47.12%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'37'},cb:{class:'odd_r', val:'21'},ms:{class:'odd_r', val:'16'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'56.75%'},cp:{class:'bgYellow', val:'56.75%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'48'},cb:{class:'even_r', val:'18'},ms:{class:'even_r', val:'30'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'37.50%'},cp:{class:'bgRed', val:'37.50%'}}
]
}
}
},
z15405:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_write_packet_virt_seq'},{link:'z.htm?f=2&s=15405',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_write_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15406:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_write_packet_virt_seq'},{link:'z.htm?f=2&s=15406',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_write_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15407:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_write_packet_virt_seq'},{link:'z.htm?f=2&s=15407',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_write_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15408:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_write_packet_virt_seq'},{link:'z.htm?f=2&s=15408',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_write_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15410:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_write_packet_virt_seq'},{link:'z.htm?f=2&s=15410',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_write_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15411:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_write_packet_virt_seq'},{link:'z.htm?f=2&s=15411',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_write_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15416:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_write_packet_virt_seq'},{link:'z.htm?f=2&s=15416',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_write_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'48.48%'},avgw:{class:'bgRed', val:'49.44%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'30'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'60.00%'},cp:{class:'bgYellow', val:'60.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'36'},cb:{class:'even_r', val:'14'},ms:{class:'even_r', val:'22'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'38.88%'},cp:{class:'bgRed', val:'38.88%'}}
]
}
}
},
z15436:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_read_packet_virt_seq'},{link:'z.htm?f=2&s=15436',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_read_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15437:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_read_packet_virt_seq'},{link:'z.htm?f=2&s=15437',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_read_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15438:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_read_packet_virt_seq'},{link:'z.htm?f=2&s=15438',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_read_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15439:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_read_packet_virt_seq'},{link:'z.htm?f=2&s=15439',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_read_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15441:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_read_packet_virt_seq'},{link:'z.htm?f=2&s=15441',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_read_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15442:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_read_packet_virt_seq'},{link:'z.htm?f=2&s=15442',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_read_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15447:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_directed_read_packet_virt_seq'},{link:'z.htm?f=2&s=15447',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/rkv_i2c_master_directed_read_packet_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'48.48%'},avgw:{class:'bgRed', val:'49.44%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'30'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'60.00%'},cp:{class:'bgYellow', val:'60.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'36'},cb:{class:'even_r', val:'14'},ms:{class:'even_r', val:'22'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'38.88%'},cp:{class:'bgRed', val:'38.88%'}}
]
}
}
},
z15467:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_user_config_seq'},{link:'z.htm?f=2&s=15467',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15468:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_user_config_seq'},{link:'z.htm?f=2&s=15468',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15469:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_user_config_seq'},{link:'z.htm?f=2&s=15469',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15470:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_user_config_seq'},{link:'z.htm?f=2&s=15470',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15472:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_user_config_seq'},{link:'z.htm?f=2&s=15472',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15473:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_user_config_seq'},{link:'z.htm?f=2&s=15473',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15478:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_user_config_seq'},{link:'z.htm?f=2&s=15478',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'84.00%'},avgw:{class:'bgYellow', val:'84.16%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'20'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'85.00%'},cp:{class:'bgYellow', val:'85.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'30'},cb:{class:'even_r', val:'25'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
]
}
}
},
z15495:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_user_wait_detect_abort_source_seq'},{link:'z.htm?f=2&s=15495',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_user_wait_detect_abort_source_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15496:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_user_wait_detect_abort_source_seq'},{link:'z.htm?f=2&s=15496',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_user_wait_detect_abort_source_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15497:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_user_wait_detect_abort_source_seq'},{link:'z.htm?f=2&s=15497',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_user_wait_detect_abort_source_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15498:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_user_wait_detect_abort_source_seq'},{link:'z.htm?f=2&s=15498',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_user_wait_detect_abort_source_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15500:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_user_wait_detect_abort_source_seq'},{link:'z.htm?f=2&s=15500',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_user_wait_detect_abort_source_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15501:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_user_wait_detect_abort_source_seq'},{link:'z.htm?f=2&s=15501',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_user_wait_detect_abort_source_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15506:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_user_wait_detect_abort_source_seq'},{link:'z.htm?f=2&s=15506',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_user_wait_detect_abort_source_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'32.00%'},avgw:{class:'bgRed', val:'34.09%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'16'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'38.46%'},cp:{class:'bgRed', val:'38.46%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'74'},cb:{class:'even_r', val:'22'},ms:{class:'even_r', val:'52'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'29.72%'},cp:{class:'bgRed', val:'29.72%'}}
]
}
}
},
z15545:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_sbyte_norstrt_virt_seq'},{link:'z.htm?f=2&s=15545',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_sbyte_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15546:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_sbyte_norstrt_virt_seq'},{link:'z.htm?f=2&s=15546',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_sbyte_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15547:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_sbyte_norstrt_virt_seq'},{link:'z.htm?f=2&s=15547',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_sbyte_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15548:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_sbyte_norstrt_virt_seq'},{link:'z.htm?f=2&s=15548',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_sbyte_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15550:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_sbyte_norstrt_virt_seq'},{link:'z.htm?f=2&s=15550',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_sbyte_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15551:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_sbyte_norstrt_virt_seq'},{link:'z.htm?f=2&s=15551',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_sbyte_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15556:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_sbyte_norstrt_virt_seq'},{link:'z.htm?f=2&s=15556',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_sbyte_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'49.05%'},avgw:{class:'bgYellow', val:'50.43%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'46'},cb:{class:'odd_r', val:'28'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'60.86%'},cp:{class:'bgYellow', val:'60.86%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'60'},cb:{class:'even_r', val:'24'},ms:{class:'even_r', val:'36'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'40.00%'},cp:{class:'bgRed', val:'40.00%'}}
]
}
}
},
z15588:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_noread_packet_seq'},{link:'z.htm?f=2&s=15588',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_noread_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15589:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_noread_packet_seq'},{link:'z.htm?f=2&s=15589',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_noread_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15590:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_noread_packet_seq'},{link:'z.htm?f=2&s=15590',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_noread_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15591:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_noread_packet_seq'},{link:'z.htm?f=2&s=15591',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_noread_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15593:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_noread_packet_seq'},{link:'z.htm?f=2&s=15593',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_noread_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15594:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_noread_packet_seq'},{link:'z.htm?f=2&s=15594',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_noread_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15599:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_noread_packet_seq'},{link:'z.htm?f=2&s=15599',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_noread_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'85.71%'},avgw:{class:'bgYellow', val:'75.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z15602:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_nocheck_packet_seq'},{link:'z.htm?f=2&s=15602',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15603:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_nocheck_packet_seq'},{link:'z.htm?f=2&s=15603',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15604:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_nocheck_packet_seq'},{link:'z.htm?f=2&s=15604',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15605:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_nocheck_packet_seq'},{link:'z.htm?f=2&s=15605',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15607:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_nocheck_packet_seq'},{link:'z.htm?f=2&s=15607',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15608:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_nocheck_packet_seq'},{link:'z.htm?f=2&s=15608',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15613:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_apb_write_nocheck_packet_seq'},{link:'z.htm?f=2&s=15613',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15615:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq'},{link:'z.htm?f=2&s=15615',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15616:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq'},{link:'z.htm?f=2&s=15616',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15617:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq'},{link:'z.htm?f=2&s=15617',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15618:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq'},{link:'z.htm?f=2&s=15618',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15620:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq'},{link:'z.htm?f=2&s=15620',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15621:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq'},{link:'z.htm?f=2&s=15621',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15626:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq'},{link:'z.htm?f=2&s=15626',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_10b_rd_norstrt_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'30.48%'},avgw:{class:'bgRed', val:'31.10%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'38'},cb:{class:'odd_r', val:'15'},ms:{class:'odd_r', val:'23'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'39.47%'},cp:{class:'bgRed', val:'39.47%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'44'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'34'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'22.72%'},cp:{class:'bgRed', val:'22.72%'}}
]
}
}
},
z15650:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_7b_addr_noack_virt_seq'},{link:'z.htm?f=2&s=15650',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_7b_addr_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15651:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_7b_addr_noack_virt_seq'},{link:'z.htm?f=2&s=15651',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_7b_addr_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15652:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_7b_addr_noack_virt_seq'},{link:'z.htm?f=2&s=15652',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_7b_addr_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15653:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_7b_addr_noack_virt_seq'},{link:'z.htm?f=2&s=15653',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_7b_addr_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15655:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_7b_addr_noack_virt_seq'},{link:'z.htm?f=2&s=15655',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_7b_addr_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15656:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_7b_addr_noack_virt_seq'},{link:'z.htm?f=2&s=15656',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_7b_addr_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15661:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_7b_addr_noack_virt_seq'},{link:'z.htm?f=2&s=15661',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_7b_addr_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'45.55%'},avgw:{class:'bgRed', val:'46.50%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'40'},cb:{class:'odd_r', val:'22'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'55.00%'},cp:{class:'bgYellow', val:'55.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'19'},ms:{class:'even_r', val:'31'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'38.00%'},cp:{class:'bgRed', val:'38.00%'}}
]
}
}
},
z15688:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_txdata_noack_virt_seq'},{link:'z.htm?f=2&s=15688',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_txdata_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15689:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_txdata_noack_virt_seq'},{link:'z.htm?f=2&s=15689',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_txdata_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15690:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_txdata_noack_virt_seq'},{link:'z.htm?f=2&s=15690',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_txdata_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15691:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_txdata_noack_virt_seq'},{link:'z.htm?f=2&s=15691',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_txdata_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15693:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_txdata_noack_virt_seq'},{link:'z.htm?f=2&s=15693',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_txdata_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15694:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_txdata_noack_virt_seq'},{link:'z.htm?f=2&s=15694',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_txdata_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15699:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_abrt_txdata_noack_virt_seq'},{link:'z.htm?f=2&s=15699',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_abrt_txdata_noack_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'48.57%'},avgw:{class:'bgYellow', val:'50.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'45'},cb:{class:'odd_r', val:'27'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'60.00%'},cp:{class:'bgYellow', val:'60.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'60'},cb:{class:'even_r', val:'24'},ms:{class:'even_r', val:'36'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'40.00%'},cp:{class:'bgRed', val:'40.00%'}}
]
}
}
},
z15731:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_activity_intr_output_virt_seq'},{link:'z.htm?f=2&s=15731',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_activity_intr_output_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15732:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_activity_intr_output_virt_seq'},{link:'z.htm?f=2&s=15732',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_activity_intr_output_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15733:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_activity_intr_output_virt_seq'},{link:'z.htm?f=2&s=15733',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_activity_intr_output_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15734:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_activity_intr_output_virt_seq'},{link:'z.htm?f=2&s=15734',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_activity_intr_output_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15736:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_activity_intr_output_virt_seq'},{link:'z.htm?f=2&s=15736',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_activity_intr_output_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15737:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_activity_intr_output_virt_seq'},{link:'z.htm?f=2&s=15737',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_activity_intr_output_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15742:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_activity_intr_output_virt_seq'},{link:'z.htm?f=2&s=15742',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_activity_intr_output_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'47.20%'},avgw:{class:'bgRed', val:'48.31%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'71'},cb:{class:'odd_r', val:'41'},ms:{class:'odd_r', val:'30'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'57.74%'},cp:{class:'bgYellow', val:'57.74%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'90'},cb:{class:'even_r', val:'35'},ms:{class:'even_r', val:'55'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'38.88%'},cp:{class:'bgRed', val:'38.88%'}}
]
}
}
},
z15789:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_address_cg_virt_seq'},{link:'z.htm?f=2&s=15789',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_address_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15790:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_address_cg_virt_seq'},{link:'z.htm?f=2&s=15790',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_address_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15791:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_address_cg_virt_seq'},{link:'z.htm?f=2&s=15791',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_address_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15792:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_address_cg_virt_seq'},{link:'z.htm?f=2&s=15792',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_address_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15794:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_address_cg_virt_seq'},{link:'z.htm?f=2&s=15794',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_address_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15795:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_address_cg_virt_seq'},{link:'z.htm?f=2&s=15795',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_address_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15800:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_address_cg_virt_seq'},{link:'z.htm?f=2&s=15800',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_address_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'49.01%'},avgw:{class:'bgRed', val:'49.71%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'96'},cb:{class:'odd_r', val:'59'},ms:{class:'odd_r', val:'37'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'61.45%'},cp:{class:'bgYellow', val:'61.45%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'108'},cb:{class:'even_r', val:'41'},ms:{class:'even_r', val:'67'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'37.96%'},cp:{class:'bgRed', val:'37.96%'}}
]
}
}
},
z15856:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_enable_cg_virt_seq'},{link:'z.htm?f=2&s=15856',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_enable_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15857:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_enable_cg_virt_seq'},{link:'z.htm?f=2&s=15857',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_enable_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15858:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_enable_cg_virt_seq'},{link:'z.htm?f=2&s=15858',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_enable_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15859:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_enable_cg_virt_seq'},{link:'z.htm?f=2&s=15859',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_enable_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15861:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_enable_cg_virt_seq'},{link:'z.htm?f=2&s=15861',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_enable_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15862:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_enable_cg_virt_seq'},{link:'z.htm?f=2&s=15862',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_enable_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15867:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_enable_cg_virt_seq'},{link:'z.htm?f=2&s=15867',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_enable_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'56.96%'},avgw:{class:'bgYellow', val:'56.41%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'82'},cb:{class:'odd_r', val:'58'},ms:{class:'odd_r', val:'24'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'70.73%'},cp:{class:'bgYellow', val:'70.73%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'76'},cb:{class:'even_r', val:'32'},ms:{class:'even_r', val:'44'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'42.10%'},cp:{class:'bgRed', val:'42.10%'}}
]
}
}
},
z15907:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_sda_control_virt_seq'},{link:'z.htm?f=2&s=15907',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_sda_control_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15908:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_sda_control_virt_seq'},{link:'z.htm?f=2&s=15908',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_sda_control_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15909:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_sda_control_virt_seq'},{link:'z.htm?f=2&s=15909',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_sda_control_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15910:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_sda_control_virt_seq'},{link:'z.htm?f=2&s=15910',val:'create'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_sda_control_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15912:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_sda_control_virt_seq'},{link:'z.htm?f=2&s=15912',val:'get_type_name'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_sda_control_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15913:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_sda_control_virt_seq'},{link:'z.htm?f=2&s=15913',val:'__m_uvm_field_automation'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_sda_control_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15918:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_sda_control_virt_seq'},{link:'z.htm?f=2&s=15918',val:'body'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_sda_control_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'56.52%'},avgw:{class:'bgYellow', val:'54.94%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'63'},cb:{class:'odd_r', val:'45'},ms:{class:'odd_r', val:'18'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'71.42%'},cp:{class:'bgYellow', val:'71.42%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'52'},cb:{class:'even_r', val:'20'},ms:{class:'even_r', val:'32'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'38.46%'},cp:{class:'bgRed', val:'38.46%'}}
]
}
}
},
z15946:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_timeout_cg_virt_seq'},{link:'z.htm?f=2&s=15946',val:'new'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_timeout_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15947:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_timeout_cg_virt_seq'},{link:'z.htm?f=2&s=15947',val:'get_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_timeout_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z15948:{prod:'Questa',reporttype:'in',scopes:[{s:'14305',b:'1',val:'rkv_i2c_pkg'},{val:'rkv_i2c_master_timeout_cg_virt_seq'},{link:'z.htm?f=2&s=15948',val:'get_object_type'}],lang:'SystemVerilog',src:{z:'../seq_lib/user_virt_seqs/rkv_i2c_master_timeout_cg_virt_seq.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
dummyEnd:0
};
processSummaryData(g_data);