Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 30 02:00:51 2025
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
| Design       : top
| Device       : xcku3p-ffva676-2-i
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining             | 18         |
| DPOP-3    | Warning  | PREG Output pipelining       | 17         |
| DPOP-4    | Warning  | MREG Output pipelining       | 3          |
| RTSTAT-10 | Warning  | No routable loads            | 1          |
| REQP-1679 | Advisory | enum_MREG_0_connects_CEM_GND | 3          |
| REQP-1680 | Advisory | enum_PREG_0_connects_CEP_GND | 6          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0 input gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0 input gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0 input gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0 input gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0 input gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0 input gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0 input gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0 input gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0 input rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0 input rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_cb_presub_mult/p0 input rgb_to_ycrcb/dsp_cb_presub_mult/p0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_cb_presub_mult/p0 input rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_cr_presub_mult/p0 input rgb_to_ycrcb/dsp_cr_presub_mult/p0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_cr_presub_mult/p0 input rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0 input rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0 input rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0 input rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0 input rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0 output gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0 output gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_0/col_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_0/col_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_0/row_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_0/row_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_0/row_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_0/row_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_1/col_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_1/col_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_1/col_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_1/col_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_1/row_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_1/row_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_1/row_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_1/row_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_2/col_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_2/col_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_2/row_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_2/row_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP lossy_comp_core/core_2/row_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_2/row_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0 output rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP rgb_to_ycrcb/dsp_cb_presub_mult/p0 output rgb_to_ycrcb/dsp_cb_presub_mult/p0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0 output rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0 output rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0 multiplier stage gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0 multiplier stage gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP rgb_to_ycrcb/dsp_cr_presub_mult/p0 multiplier stage rgb_to_ycrcb/dsp_cr_presub_mult/p0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
10 net(s) have no routable loads. The problem bus(es) and/or net(s) are input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i,
input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]
input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0].
Related violations: <none>

REQP-1679#1 Advisory
enum_MREG_0_connects_CEM_GND  
gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#2 Advisory
enum_MREG_0_connects_CEM_GND  
gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#3 Advisory
enum_MREG_0_connects_CEM_GND  
rgb_to_ycrcb/dsp_cr_presub_mult/p0: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1680#1 Advisory
enum_PREG_0_connects_CEP_GND  
gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-1680#2 Advisory
enum_PREG_0_connects_CEP_GND  
gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-1680#3 Advisory
enum_PREG_0_connects_CEP_GND  
rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-1680#4 Advisory
enum_PREG_0_connects_CEP_GND  
rgb_to_ycrcb/dsp_cb_presub_mult/p0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-1680#5 Advisory
enum_PREG_0_connects_CEP_GND  
rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-1680#6 Advisory
enum_PREG_0_connects_CEP_GND  
rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>


