
*** Running vivado
    with args -log tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Nov  4 21:09:35 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source tb.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 514.445 ; gain = 200.238
Command: read_checkpoint -auto_incremental -incremental D:/Vivado/lab3/Lab3.srcs/utils_1/imports/synth_1/tb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado/lab3/Lab3.srcs/utils_1/imports/synth_1/tb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tb -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7280
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 976.613 ; gain = 451.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb' [C:/Users/nndim/Downloads/Lab3/Lab3/tb.sv:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/nndim/Downloads/Lab3/Lab3/tb.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:23]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:81]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:82]
WARNING: [Synth 8-11581] system task call 'fdisplay' not supported [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:100]
INFO: [Synth 8-226] default block is never used [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:172]
INFO: [Synth 8-226] default block is never used [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:218]
WARNING: [Synth 8-11581] system task call 'fdisplay' not supported [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:299]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/nndim/Downloads/Lab3/Lab3/rom.sv:3]
	Parameter addr_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter init_file bound to: addi_nohazard.dat - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'addi_nohazard.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/nndim/Downloads/Lab3/Lab3/rom.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [C:/Users/nndim/Downloads/Lab3/Lab3/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/nndim/Downloads/Lab3/Lab3/ram.sv:3]
	Parameter addr_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter init_file bound to: dummy.dat - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'dummy.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/nndim/Downloads/Lab3/Lab3/ram.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/Users/nndim/Downloads/Lab3/Lab3/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tb' (0#1) [C:/Users/nndim/Downloads/Lab3/Lab3/tb.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cc_counter_reg was removed.  [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:87]
WARNING: [Synth 8-6014] Unused sequential element IF_ID_PC_reg was removed.  [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:107]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_PC_reg was removed.  [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:118]
WARNING: [Synth 8-6014] Unused sequential element EX_MEM_PC_reg was removed.  [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:155]
WARNING: [Synth 8-6014] Unused sequential element EX_MEM_MemRead_reg was removed.  [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:159]
WARNING: [Synth 8-6014] Unused sequential element MEM_WB_PC_reg was removed.  [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:275]
WARNING: [Synth 8-7137] Register EX_MEM_MemData_reg in module cpu has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/lab3/Lab3.srcs/sources_1/new/cpu.sv:74]
WARNING: [Synth 8-7129] Port data[31] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[30] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[29] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[28] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[27] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[26] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[25] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[24] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[23] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[22] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[21] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[20] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[19] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[18] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[17] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[16] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[10] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[9] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[8] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[6] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[5] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[4] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[3] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[0] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[31] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.805 ; gain = 565.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.805 ; gain = 565.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.805 ; gain = 565.742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.805 ; gain = 565.742
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 39    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               64 Bit	(2 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 34    
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a100tcsg324-3 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.168 ; gain = 769.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1392.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c283ca59
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 77 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.680 ; gain = 873.906
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab3/Lab3.runs/synth_1/tb.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file tb_utilization_synth.rpt -pb tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 21:10:04 2024...
