#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 25 15:46:53 2023
# Process ID: 18652
# Current directory: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22868 E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.xpr
# Log file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/vivado.log
# Journal file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
startgroup
set_property -dict [list CONFIG.DAC0_Fabric_Freq {100.000} CONFIG.DAC0_Multi_Tile_Sync {false} CONFIG.DAC_Slice01_Enable {false} CONFIG.DAC_Interpolation_Mode01 {0} CONFIG.DAC_Mixer_Type01 {3} CONFIG.DAC_Mixer_Mode01 {2} CONFIG.DAC_RESERVED_1_01 {0} CONFIG.DAC1_Enable {1} CONFIG.DAC1_Fabric_Freq {100.000} CONFIG.DAC_Slice10_Enable {true} CONFIG.DAC_Data_Type10 {0} CONFIG.DAC_Interpolation_Mode10 {8} CONFIG.DAC_Mixer_Type10 {2} CONFIG.DAC_Mixer_Mode10 {0} CONFIG.DAC_RESERVED_1_10 {0} CONFIG.DAC_RESERVED_1_11 {0} CONFIG.DAC_RESERVED_1_12 {0} CONFIG.DAC_RESERVED_1_13 {0}] [get_bd_cells usp_rf_data_converter_0]
endgroup
copy_bd_objs /  [get_bd_cells {DAC_Controller_0}]
set_property -dict [list CONFIG.INDEX {1}] [get_bd_cells DAC_Controller_1]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins DAC_Controller_1/s_axi]
connect_bd_net [get_bd_pins DAC_Controller_1/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_1/s00_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins DAC_Controller_1/auto_start] [get_bd_pins TimeController_0/auto_start]
connect_bd_net [get_bd_pins DAC_Controller_1/counter] [get_bd_pins TimeController_0/counter]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_datapath_overflow] [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy]
undo
connect_bd_net [get_bd_pins DAC_Controller_1/dac0_nco_update_busy] [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy]
connect_bd_intf_net [get_bd_intf_pins DAC_Controller_1/s00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s10_axis]
connect_bd_net [get_bd_ports RF3_CLKO_A_C_N] [get_bd_pins usp_rf_data_converter_0/dac1_clk_n]
connect_bd_net [get_bd_ports RF3_CLKO_A_C_P] [get_bd_pins usp_rf_data_converter_0/dac1_clk_p]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_freq] [get_bd_pins usp_rf_data_converter_0/dac10_nco_freq]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_phase] [get_bd_pins usp_rf_data_converter_0/dac10_nco_phase]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_phase_rst] [get_bd_pins usp_rf_data_converter_0/dac10_nco_phase_rst]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_update_en] [get_bd_pins usp_rf_data_converter_0/dac10_nco_update_en]
connect_bd_net [get_bd_pins DAC_Controller_1/dac0_nco_update_req] [get_bd_pins usp_rf_data_converter_0/dac1_nco_update_req]
delete_bd_objs [get_bd_nets usp_rf_data_converter_0_dac0_nco_update_busy]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy] [get_bd_pins DAC_Controller_0/dac0_nco_update_busy]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/dac1_nco_update_busy] [get_bd_pins DAC_Controller_1/dac0_nco_update_busy]
save_bd_design
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
set_property range 4K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_DAC_Controller_1_reg0}]
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_TimeController_0_reg0]
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_DAC_Controller_1_reg0]
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
set_property range 4K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_DAC_Controller_1_reg0}]
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
save_bd_design
startgroup
create_bd_port -dir O RFMC_DAC_10_N
connect_bd_net [get_bd_pins /usp_rf_data_converter_0/vout10_n] [get_bd_ports RFMC_DAC_10_N]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins usp_rf_data_converter_0/vout10_p]
endgroup
set_property name RFMC_DAC_10_P [get_bd_ports vout10_p_0]
save_bd_design
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
save_bd_design
copy_bd_objs /  [get_bd_cells {DAC_Controller_1}]
set_property location {4 1459 591} [get_bd_cells DAC_Controller_2]
save_bd_design
set_property -dict [list CONFIG.INDEX {2}] [get_bd_cells DAC_Controller_2]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins DAC_Controller_2/s_axi]
connect_bd_net [get_bd_pins DAC_Controller_2/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_2/s00_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_2/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins DAC_Controller_2/dac0_nco_update_busy] [get_bd_pins usp_rf_data_converter_0/dac1_nco_update_busy]
connect_bd_net [get_bd_pins DAC_Controller_2/auto_start] [get_bd_pins TimeController_0/auto_start]
connect_bd_net [get_bd_pins DAC_Controller_2/counter] [get_bd_pins TimeController_0/counter]
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M04_AXI] [get_bd_cells DAC_Controller_2]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect_0]
endgroup
create_bd_port -dir O asdf
connect_bd_net [get_bd_ports asdf] [get_bd_pins DAC_Controller_0/dac0_nco_update_req]
save_bd_design
set_property name DACIO_00 [get_bd_ports asdf]
save_bd_design
validate_bd_design
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd] -top
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
