Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 15 21:10:56 2025
| Host         : ken running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_w_RAM_control_sets_placed.rpt
| Design       : SPI_w_RAM
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | S1/MISO_i_1_n_0       | S1/SR[0]         |                1 |              2 |
|  clk_IBUF_BUFG | S1/counter            | S1/SR[0]         |                1 |              8 |
|  clk_IBUF_BUFG |                       | S1/SR[0]         |                3 |             14 |
|  clk_IBUF_BUFG | S1/E[0]               | S1/SR[0]         |                1 |             16 |
|  clk_IBUF_BUFG | S1/rx_data[9]_i_1_n_0 | S1/SR[0]         |                3 |             22 |
+----------------+-----------------------+------------------+------------------+----------------+


