
master_slave_i2c_intraboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000804  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000998  08000998  00001998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080009a8  080009a8  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080009a8  080009a8  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080009a8  080009a8  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080009a8  080009a8  000019a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080009ac  080009ac  000019ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080009b0  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000088  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000008c  2000008c  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   000016d3  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000610  00000000  00000000  00003707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001f0  00000000  00000000  00003d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000161  00000000  00000000  00003f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001dbdc  00000000  00000000  00004069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000024a8  00000000  00000000  00021c45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b68b1  00000000  00000000  000240ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000da99e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000640  00000000  00000000  000da9e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  000db024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000980 	.word	0x08000980

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	08000980 	.word	0x08000980

080001d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	db0b      	blt.n	80001fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001e6:	79fb      	ldrb	r3, [r7, #7]
 80001e8:	f003 021f 	and.w	r2, r3, #31
 80001ec:	4907      	ldr	r1, [pc, #28]	@ (800020c <__NVIC_EnableIRQ+0x38>)
 80001ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f2:	095b      	lsrs	r3, r3, #5
 80001f4:	2001      	movs	r0, #1
 80001f6:	fa00 f202 	lsl.w	r2, r0, r2
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001fe:	bf00      	nop
 8000200:	370c      	adds	r7, #12
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	e000e100 	.word	0xe000e100

08000210 <I2C2_EV_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* ---------------- Slave Interrupt Handler ---------------- */
void I2C2_EV_IRQHandler(void)
{
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
    uint32_t isr = I2C2->ISR;
 8000216:	4b3c      	ldr	r3, [pc, #240]	@ (8000308 <I2C2_EV_IRQHandler+0xf8>)
 8000218:	699b      	ldr	r3, [r3, #24]
 800021a:	607b      	str	r3, [r7, #4]

    if(isr & I2C_ISR_ADDR)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	f003 0308 	and.w	r3, r3, #8
 8000222:	2b00      	cmp	r3, #0
 8000224:	d018      	beq.n	8000258 <I2C2_EV_IRQHandler+0x48>
    {
        I2C2->ICR = I2C_ICR_ADDRCF;
 8000226:	4b38      	ldr	r3, [pc, #224]	@ (8000308 <I2C2_EV_IRQHandler+0xf8>)
 8000228:	2208      	movs	r2, #8
 800022a:	61da      	str	r2, [r3, #28]
        if(!(isr & I2C_ISR_DIR))
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000232:	2b00      	cmp	r3, #0
 8000234:	d103      	bne.n	800023e <I2C2_EV_IRQHandler+0x2e>
        	data_addr_received = 0;
 8000236:	4b35      	ldr	r3, [pc, #212]	@ (800030c <I2C2_EV_IRQHandler+0xfc>)
 8000238:	2200      	movs	r2, #0
 800023a:	701a      	strb	r2, [r3, #0]
 800023c:	e00c      	b.n	8000258 <I2C2_EV_IRQHandler+0x48>
        else
        {
        	 I2C2->TXDR = i2c_slave_buffer[mem_offset++];
 800023e:	4b34      	ldr	r3, [pc, #208]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	b2db      	uxtb	r3, r3
 8000244:	1c5a      	adds	r2, r3, #1
 8000246:	b2d1      	uxtb	r1, r2
 8000248:	4a31      	ldr	r2, [pc, #196]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 800024a:	7011      	strb	r1, [r2, #0]
 800024c:	461a      	mov	r2, r3
 800024e:	4b31      	ldr	r3, [pc, #196]	@ (8000314 <I2C2_EV_IRQHandler+0x104>)
 8000250:	5c9b      	ldrb	r3, [r3, r2]
 8000252:	b2da      	uxtb	r2, r3
 8000254:	4b2c      	ldr	r3, [pc, #176]	@ (8000308 <I2C2_EV_IRQHandler+0xf8>)
 8000256:	629a      	str	r2, [r3, #40]	@ 0x28
        }
    }

    if (isr & I2C_ISR_RXNE)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	f003 0304 	and.w	r3, r3, #4
 800025e:	2b00      	cmp	r3, #0
 8000260:	d02a      	beq.n	80002b8 <I2C2_EV_IRQHandler+0xa8>
    {
        uint8_t val = (uint8_t)I2C2->RXDR;
 8000262:	4b29      	ldr	r3, [pc, #164]	@ (8000308 <I2C2_EV_IRQHandler+0xf8>)
 8000264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000266:	70fb      	strb	r3, [r7, #3]

        if (!data_addr_received)
 8000268:	4b28      	ldr	r3, [pc, #160]	@ (800030c <I2C2_EV_IRQHandler+0xfc>)
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	b2db      	uxtb	r3, r3
 800026e:	2b00      	cmp	r3, #0
 8000270:	d10f      	bne.n	8000292 <I2C2_EV_IRQHandler+0x82>
        {
            mem_offset = val % BUFFER_SIZE;
 8000272:	78fb      	ldrb	r3, [r7, #3]
 8000274:	4a28      	ldr	r2, [pc, #160]	@ (8000318 <I2C2_EV_IRQHandler+0x108>)
 8000276:	fba2 1203 	umull	r1, r2, r2, r3
 800027a:	0912      	lsrs	r2, r2, #4
 800027c:	2132      	movs	r1, #50	@ 0x32
 800027e:	fb01 f202 	mul.w	r2, r1, r2
 8000282:	1a9b      	subs	r3, r3, r2
 8000284:	b2da      	uxtb	r2, r3
 8000286:	4b22      	ldr	r3, [pc, #136]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 8000288:	701a      	strb	r2, [r3, #0]
            data_addr_received = 1;
 800028a:	4b20      	ldr	r3, [pc, #128]	@ (800030c <I2C2_EV_IRQHandler+0xfc>)
 800028c:	2201      	movs	r2, #1
 800028e:	701a      	strb	r2, [r3, #0]
 8000290:	e012      	b.n	80002b8 <I2C2_EV_IRQHandler+0xa8>
        }
        else
        {
            i2c_slave_buffer[mem_offset++] = val;
 8000292:	4b1f      	ldr	r3, [pc, #124]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	b2db      	uxtb	r3, r3
 8000298:	1c5a      	adds	r2, r3, #1
 800029a:	b2d1      	uxtb	r1, r2
 800029c:	4a1c      	ldr	r2, [pc, #112]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 800029e:	7011      	strb	r1, [r2, #0]
 80002a0:	4619      	mov	r1, r3
 80002a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000314 <I2C2_EV_IRQHandler+0x104>)
 80002a4:	78fb      	ldrb	r3, [r7, #3]
 80002a6:	5453      	strb	r3, [r2, r1]
            if (mem_offset >= BUFFER_SIZE)
 80002a8:	4b19      	ldr	r3, [pc, #100]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2b31      	cmp	r3, #49	@ 0x31
 80002b0:	d902      	bls.n	80002b8 <I2C2_EV_IRQHandler+0xa8>
                mem_offset = 0;
 80002b2:	4b17      	ldr	r3, [pc, #92]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	701a      	strb	r2, [r3, #0]
        }
    }

    if(isr & I2C_ISR_TXIS)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	f003 0302 	and.w	r3, r3, #2
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d014      	beq.n	80002ec <I2C2_EV_IRQHandler+0xdc>
    {
        I2C2->TXDR = i2c_slave_buffer[mem_offset++];
 80002c2:	4b13      	ldr	r3, [pc, #76]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	1c5a      	adds	r2, r3, #1
 80002ca:	b2d1      	uxtb	r1, r2
 80002cc:	4a10      	ldr	r2, [pc, #64]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 80002ce:	7011      	strb	r1, [r2, #0]
 80002d0:	461a      	mov	r2, r3
 80002d2:	4b10      	ldr	r3, [pc, #64]	@ (8000314 <I2C2_EV_IRQHandler+0x104>)
 80002d4:	5c9b      	ldrb	r3, [r3, r2]
 80002d6:	b2da      	uxtb	r2, r3
 80002d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000308 <I2C2_EV_IRQHandler+0xf8>)
 80002da:	629a      	str	r2, [r3, #40]	@ 0x28
        if (mem_offset >= BUFFER_SIZE)
 80002dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	2b31      	cmp	r3, #49	@ 0x31
 80002e4:	d902      	bls.n	80002ec <I2C2_EV_IRQHandler+0xdc>
            mem_offset = 0;
 80002e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000310 <I2C2_EV_IRQHandler+0x100>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	701a      	strb	r2, [r3, #0]
    }

    if (isr & I2C_ISR_STOPF)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	f003 0320 	and.w	r3, r3, #32
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d002      	beq.n	80002fc <I2C2_EV_IRQHandler+0xec>
    {
        I2C2->ICR = I2C_ICR_STOPCF;
 80002f6:	4b04      	ldr	r3, [pc, #16]	@ (8000308 <I2C2_EV_IRQHandler+0xf8>)
 80002f8:	2220      	movs	r2, #32
 80002fa:	61da      	str	r2, [r3, #28]
    }
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr
 8000308:	40005800 	.word	0x40005800
 800030c:	20000053 	.word	0x20000053
 8000310:	20000052 	.word	0x20000052
 8000314:	20000020 	.word	0x20000020
 8000318:	51eb851f 	.word	0x51eb851f

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b09a      	sub	sp, #104	@ 0x68
 8000320:	af00      	add	r7, sp, #0
	volatile uint8_t txbuffer[50] = {0x00, 'h','e','l','l','o'};
 8000322:	4a25      	ldr	r2, [pc, #148]	@ (80003b8 <main+0x9c>)
 8000324:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000328:	6810      	ldr	r0, [r2, #0]
 800032a:	6018      	str	r0, [r3, #0]
 800032c:	8891      	ldrh	r1, [r2, #4]
 800032e:	7992      	ldrb	r2, [r2, #6]
 8000330:	8099      	strh	r1, [r3, #4]
 8000332:	719a      	strb	r2, [r3, #6]
 8000334:	f107 033b 	add.w	r3, r7, #59	@ 0x3b
 8000338:	222b      	movs	r2, #43	@ 0x2b
 800033a:	2100      	movs	r1, #0
 800033c:	4618      	mov	r0, r3
 800033e:	f000 faf3 	bl	8000928 <memset>
	volatile uint8_t txBuffer2[50] = {0x05,'w','o','r','l','d'};
 8000342:	4a1e      	ldr	r2, [pc, #120]	@ (80003bc <main+0xa0>)
 8000344:	463b      	mov	r3, r7
 8000346:	6810      	ldr	r0, [r2, #0]
 8000348:	6018      	str	r0, [r3, #0]
 800034a:	8891      	ldrh	r1, [r2, #4]
 800034c:	7992      	ldrb	r2, [r2, #6]
 800034e:	8099      	strh	r1, [r3, #4]
 8000350:	719a      	strb	r2, [r3, #6]
 8000352:	1dfb      	adds	r3, r7, #7
 8000354:	222b      	movs	r2, #43	@ 0x2b
 8000356:	2100      	movs	r1, #0
 8000358:	4618      	mov	r0, r3
 800035a:	f000 fae5 	bl	8000928 <memset>

    /* USER CODE BEGIN 1 */
	GPIO_Init();
 800035e:	f000 f831 	bl	80003c4 <GPIO_Init>
	I2C_Master_Init();
 8000362:	f000 f8f9 	bl	8000558 <I2C_Master_Init>
	I2C_Slave_Init();
 8000366:	f000 f933 	bl	80005d0 <I2C_Slave_Init>

	i2c_master_write(I2C2_SLAVE_ADDR, txbuffer, 6);
 800036a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800036e:	2206      	movs	r2, #6
 8000370:	4619      	mov	r1, r3
 8000372:	2006      	movs	r0, #6
 8000374:	f000 f96a 	bl	800064c <i2c_master_write>
	i2c_master_write(I2C2_SLAVE_ADDR, txBuffer2, 6);
 8000378:	463b      	mov	r3, r7
 800037a:	2206      	movs	r2, #6
 800037c:	4619      	mov	r1, r3
 800037e:	2006      	movs	r0, #6
 8000380:	f000 f964 	bl	800064c <i2c_master_write>
	i2c_master_write(I2C2_SLAVE_ADDR, txbuffer, 1);
 8000384:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000388:	2201      	movs	r2, #1
 800038a:	4619      	mov	r1, r3
 800038c:	2006      	movs	r0, #6
 800038e:	f000 f95d 	bl	800064c <i2c_master_write>
	i2c_master_read(I2C2_SLAVE_ADDR, rxbuffer, 5);
 8000392:	2205      	movs	r2, #5
 8000394:	490a      	ldr	r1, [pc, #40]	@ (80003c0 <main+0xa4>)
 8000396:	2006      	movs	r0, #6
 8000398:	f000 f9e6 	bl	8000768 <i2c_master_read>
	i2c_master_write(I2C2_SLAVE_ADDR, txBuffer2, 1);
 800039c:	463b      	mov	r3, r7
 800039e:	2201      	movs	r2, #1
 80003a0:	4619      	mov	r1, r3
 80003a2:	2006      	movs	r0, #6
 80003a4:	f000 f952 	bl	800064c <i2c_master_write>
	i2c_master_read(I2C2_SLAVE_ADDR, rxbuffer, 5);
 80003a8:	2205      	movs	r2, #5
 80003aa:	4905      	ldr	r1, [pc, #20]	@ (80003c0 <main+0xa4>)
 80003ac:	2006      	movs	r0, #6
 80003ae:	f000 f9db 	bl	8000768 <i2c_master_read>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003b2:	bf00      	nop
 80003b4:	e7fd      	b.n	80003b2 <main+0x96>
 80003b6:	bf00      	nop
 80003b8:	08000998 	.word	0x08000998
 80003bc:	080009a0 	.word	0x080009a0
 80003c0:	20000054 	.word	0x20000054

080003c4 <GPIO_Init>:
//  }
//}

/* USER CODE BEGIN 4 */
void GPIO_Init()
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
	/* enable clocks for GPIO A AND B*/
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 80003c8:	4b61      	ldr	r3, [pc, #388]	@ (8000550 <GPIO_Init+0x18c>)
 80003ca:	695b      	ldr	r3, [r3, #20]
 80003cc:	4a60      	ldr	r2, [pc, #384]	@ (8000550 <GPIO_Init+0x18c>)
 80003ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003d2:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80003d4:	4b5e      	ldr	r3, [pc, #376]	@ (8000550 <GPIO_Init+0x18c>)
 80003d6:	695b      	ldr	r3, [r3, #20]
 80003d8:	4a5d      	ldr	r2, [pc, #372]	@ (8000550 <GPIO_Init+0x18c>)
 80003da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003de:	6153      	str	r3, [r2, #20]
//	RCC->AHBENR |= RCC_AHBENR_GPIOFEN;

	// set GPIOB_PIN8 as AF - I2C1 SCL
	GPIOB->MODER &= ~(GPIO_MODER_MODER8);
 80003e0:	4b5c      	ldr	r3, [pc, #368]	@ (8000554 <GPIO_Init+0x190>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a5b      	ldr	r2, [pc, #364]	@ (8000554 <GPIO_Init+0x190>)
 80003e6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80003ea:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x02U << GPIO_MODER_MODER8_Pos);
 80003ec:	4b59      	ldr	r3, [pc, #356]	@ (8000554 <GPIO_Init+0x190>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a58      	ldr	r2, [pc, #352]	@ (8000554 <GPIO_Init+0x190>)
 80003f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003f6:	6013      	str	r3, [r2, #0]

	// set GPIOB_PIN9 as AF - I2C1 SDA
	GPIOB->MODER &= ~(GPIO_MODER_MODER9);
 80003f8:	4b56      	ldr	r3, [pc, #344]	@ (8000554 <GPIO_Init+0x190>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	4a55      	ldr	r2, [pc, #340]	@ (8000554 <GPIO_Init+0x190>)
 80003fe:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8000402:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x02U << GPIO_MODER_MODER9_Pos);
 8000404:	4b53      	ldr	r3, [pc, #332]	@ (8000554 <GPIO_Init+0x190>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4a52      	ldr	r2, [pc, #328]	@ (8000554 <GPIO_Init+0x190>)
 800040a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800040e:	6013      	str	r3, [r2, #0]
//	// set GPIOF_PIN0 as AF - I2C2 SDA
//	GPIOF->MODER &= ~(GPIO_MODER_MODER0);
//	GPIOF->MODER |= (0x02U << GPIO_MODER_MODER0_Pos);

	// set GPIOA_PIN9 as AF - I2C2 SCL
	GPIOA->MODER &= ~(GPIO_MODER_MODER9);
 8000410:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800041a:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800041e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x02U << GPIO_MODER_MODER9_Pos);
 8000420:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800042a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800042e:	6013      	str	r3, [r2, #0]

	// set GPIOA_PIN10 as AF - I2C2 SDA
	GPIOA->MODER &= ~(GPIO_MODER_MODER10);
 8000430:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800043a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800043e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x02U << GPIO_MODER_MODER10_Pos);
 8000440:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800044a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800044e:	6013      	str	r3, [r2, #0]

	/* set A.F type for pin PB8 and PB9 */
	GPIOB->AFR[1] &= ~(GPIO_AFRH_AFRH0);
 8000450:	4b40      	ldr	r3, [pc, #256]	@ (8000554 <GPIO_Init+0x190>)
 8000452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000454:	4a3f      	ldr	r2, [pc, #252]	@ (8000554 <GPIO_Init+0x190>)
 8000456:	f023 030f 	bic.w	r3, r3, #15
 800045a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= ((uint32_t)0x04 << GPIO_AFRH_AFRH0_Pos);
 800045c:	4b3d      	ldr	r3, [pc, #244]	@ (8000554 <GPIO_Init+0x190>)
 800045e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000460:	4a3c      	ldr	r2, [pc, #240]	@ (8000554 <GPIO_Init+0x190>)
 8000462:	f043 0304 	orr.w	r3, r3, #4
 8000466:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->AFR[1] &= ~(GPIO_AFRH_AFRH1);
 8000468:	4b3a      	ldr	r3, [pc, #232]	@ (8000554 <GPIO_Init+0x190>)
 800046a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800046c:	4a39      	ldr	r2, [pc, #228]	@ (8000554 <GPIO_Init+0x190>)
 800046e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000472:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= ((uint32_t)0x04 << GPIO_AFRH_AFRH1_Pos);
 8000474:	4b37      	ldr	r3, [pc, #220]	@ (8000554 <GPIO_Init+0x190>)
 8000476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000478:	4a36      	ldr	r2, [pc, #216]	@ (8000554 <GPIO_Init+0x190>)
 800047a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800047e:	6253      	str	r3, [r2, #36]	@ 0x24
//
//	GPIOF->AFR[0] &= ~(GPIO_AFRL_AFRL0);
//	GPIOF->AFR[0] |= ((uint32_t)0x04 << GPIO_AFRL_AFRL0_Pos);

	/* set A.F type for pin PA9 and PA10 as I2C2 SDA AND SCL */
	GPIOA->AFR[1] &= ~(GPIO_AFRH_AFRH1);
 8000480:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000486:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800048a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800048e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |= ((uint32_t)0x04 << GPIO_AFRH_AFRH1_Pos);
 8000490:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000496:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800049a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800049e:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOA->AFR[1] &= ~(GPIO_AFRH_AFRH2);
 80004a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004a6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80004ae:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |= ((uint32_t)0x04 << GPIO_AFRH_AFRH2_Pos);
 80004b0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004b6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80004be:	6253      	str	r3, [r2, #36]	@ 0x24

	/* Output type: open-drain */
	GPIOB->OTYPER |= ((GPIO_PIN_8) | (GPIO_PIN_9));
 80004c0:	4b24      	ldr	r3, [pc, #144]	@ (8000554 <GPIO_Init+0x190>)
 80004c2:	685b      	ldr	r3, [r3, #4]
 80004c4:	4a23      	ldr	r2, [pc, #140]	@ (8000554 <GPIO_Init+0x190>)
 80004c6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80004ca:	6053      	str	r3, [r2, #4]

	GPIOA->OTYPER |= ((GPIO_PIN_9) | (GPIO_PIN_10));
 80004cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004d0:	685b      	ldr	r3, [r3, #4]
 80004d2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004d6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80004da:	6053      	str	r3, [r2, #4]

	/* ENABLE pull up for SCL and SDA pins in master port*/
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR8);
 80004dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000554 <GPIO_Init+0x190>)
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	4a1c      	ldr	r2, [pc, #112]	@ (8000554 <GPIO_Init+0x190>)
 80004e2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80004e6:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR9);
 80004e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000554 <GPIO_Init+0x190>)
 80004ea:	68db      	ldr	r3, [r3, #12]
 80004ec:	4a19      	ldr	r2, [pc, #100]	@ (8000554 <GPIO_Init+0x190>)
 80004ee:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80004f2:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= ((uint32_t)0x01 << GPIO_PUPDR_PUPDR8_Pos);
 80004f4:	4b17      	ldr	r3, [pc, #92]	@ (8000554 <GPIO_Init+0x190>)
 80004f6:	68db      	ldr	r3, [r3, #12]
 80004f8:	4a16      	ldr	r2, [pc, #88]	@ (8000554 <GPIO_Init+0x190>)
 80004fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80004fe:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= ((uint32_t)0x01 << GPIO_PUPDR_PUPDR9_Pos);
 8000500:	4b14      	ldr	r3, [pc, #80]	@ (8000554 <GPIO_Init+0x190>)
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	4a13      	ldr	r2, [pc, #76]	@ (8000554 <GPIO_Init+0x190>)
 8000506:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800050a:	60d3      	str	r3, [r2, #12]

	/* Speed: high (set OSPEEDR to 10) */
	GPIOB->OSPEEDR &= ~( (GPIO_OSPEEDER_OSPEEDR8) | (GPIO_OSPEEDER_OSPEEDR9));
 800050c:	4b11      	ldr	r3, [pc, #68]	@ (8000554 <GPIO_Init+0x190>)
 800050e:	689b      	ldr	r3, [r3, #8]
 8000510:	4a10      	ldr	r2, [pc, #64]	@ (8000554 <GPIO_Init+0x190>)
 8000512:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000516:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |=  (0x01U << GPIO_OSPEEDER_OSPEEDR8_Pos) | (0x01U << GPIO_OSPEEDER_OSPEEDR9_Pos);
 8000518:	4b0e      	ldr	r3, [pc, #56]	@ (8000554 <GPIO_Init+0x190>)
 800051a:	689b      	ldr	r3, [r3, #8]
 800051c:	4a0d      	ldr	r2, [pc, #52]	@ (8000554 <GPIO_Init+0x190>)
 800051e:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8000522:	6093      	str	r3, [r2, #8]

	/* Speed: high (set OSPEEDR to 10) */
	GPIOA->OSPEEDR &= ~( (GPIO_OSPEEDER_OSPEEDR9) | (GPIO_OSPEEDER_OSPEEDR10));
 8000524:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000528:	689b      	ldr	r3, [r3, #8]
 800052a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800052e:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000532:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |=  (0x01U << GPIO_OSPEEDER_OSPEEDR9_Pos) | (0x01U << GPIO_OSPEEDER_OSPEEDR10_Pos);
 8000534:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000538:	689b      	ldr	r3, [r3, #8]
 800053a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800053e:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 8000542:	6093      	str	r3, [r2, #8]

	/* set Tx pin gpio output type as push pull*/
//	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_2);	// push pull mode for GPIOA pin2
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	40021000 	.word	0x40021000
 8000554:	48000400 	.word	0x48000400

08000558 <I2C_Master_Init>:

/* Initialize I2C1 peripheral as master (basic configuration) */
void I2C_Master_Init(void)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
	uint32_t i=0;
 800055e:	2300      	movs	r3, #0
 8000560:	607b      	str	r3, [r7, #4]
    /* Enable I2C1 clock on APB1 */
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000562:	4b18      	ldr	r3, [pc, #96]	@ (80005c4 <I2C_Master_Init+0x6c>)
 8000564:	69db      	ldr	r3, [r3, #28]
 8000566:	4a17      	ldr	r2, [pc, #92]	@ (80005c4 <I2C_Master_Init+0x6c>)
 8000568:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800056c:	61d3      	str	r3, [r2, #28]

    I2C1->CR1 &= ~I2C_CR1_PE;
 800056e:	4b16      	ldr	r3, [pc, #88]	@ (80005c8 <I2C_Master_Init+0x70>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a15      	ldr	r2, [pc, #84]	@ (80005c8 <I2C_Master_Init+0x70>)
 8000574:	f023 0301 	bic.w	r3, r3, #1
 8000578:	6013      	str	r3, [r2, #0]
    /* Reset I2C to ensure known state */


    RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST;
 800057a:	4b12      	ldr	r3, [pc, #72]	@ (80005c4 <I2C_Master_Init+0x6c>)
 800057c:	691b      	ldr	r3, [r3, #16]
 800057e:	4a11      	ldr	r2, [pc, #68]	@ (80005c4 <I2C_Master_Init+0x6c>)
 8000580:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000584:	6113      	str	r3, [r2, #16]
    for(i=0; i<1000; i++);
 8000586:	2300      	movs	r3, #0
 8000588:	607b      	str	r3, [r7, #4]
 800058a:	e002      	b.n	8000592 <I2C_Master_Init+0x3a>
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	3301      	adds	r3, #1
 8000590:	607b      	str	r3, [r7, #4]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000598:	d3f8      	bcc.n	800058c <I2C_Master_Init+0x34>
    RCC->APB1RSTR |= RCC_APB1RSTR_I2C1RST;
 800059a:	4b0a      	ldr	r3, [pc, #40]	@ (80005c4 <I2C_Master_Init+0x6c>)
 800059c:	691b      	ldr	r3, [r3, #16]
 800059e:	4a09      	ldr	r2, [pc, #36]	@ (80005c4 <I2C_Master_Init+0x6c>)
 80005a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005a4:	6113      	str	r3, [r2, #16]

    /* Configure timing */
    I2C1->TIMINGR = I2C_TIMINGR;
 80005a6:	4b08      	ldr	r3, [pc, #32]	@ (80005c8 <I2C_Master_Init+0x70>)
 80005a8:	4a08      	ldr	r2, [pc, #32]	@ (80005cc <I2C_Master_Init+0x74>)
 80005aa:	611a      	str	r2, [r3, #16]

    /* Enable peripheral (PE = 1) */
    I2C1->CR1 |= I2C_CR1_PE;
 80005ac:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <I2C_Master_Init+0x70>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a05      	ldr	r2, [pc, #20]	@ (80005c8 <I2C_Master_Init+0x70>)
 80005b2:	f043 0301 	orr.w	r3, r3, #1
 80005b6:	6013      	str	r3, [r2, #0]
}
 80005b8:	bf00      	nop
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	40021000 	.word	0x40021000
 80005c8:	40005400 	.word	0x40005400
 80005cc:	10420f13 	.word	0x10420f13

080005d0 <I2C_Slave_Init>:

void I2C_Slave_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
	uint32_t i=0;
 80005d6:	2300      	movs	r3, #0
 80005d8:	607b      	str	r3, [r7, #4]

	/* Enable I2C2 clock on APB1 */
	RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 80005da:	4b19      	ldr	r3, [pc, #100]	@ (8000640 <I2C_Slave_Init+0x70>)
 80005dc:	69db      	ldr	r3, [r3, #28]
 80005de:	4a18      	ldr	r2, [pc, #96]	@ (8000640 <I2C_Slave_Init+0x70>)
 80005e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005e4:	61d3      	str	r3, [r2, #28]
	I2C2->CR1 &= ~I2C_CR1_PE;
 80005e6:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <I2C_Slave_Init+0x74>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4a16      	ldr	r2, [pc, #88]	@ (8000644 <I2C_Slave_Init+0x74>)
 80005ec:	f023 0301 	bic.w	r3, r3, #1
 80005f0:	6013      	str	r3, [r2, #0]
	/* Reset I2C to ensure known state */
	RCC->APB1RSTR |= RCC_APB1RSTR_I2C2RST;
 80005f2:	4b13      	ldr	r3, [pc, #76]	@ (8000640 <I2C_Slave_Init+0x70>)
 80005f4:	691b      	ldr	r3, [r3, #16]
 80005f6:	4a12      	ldr	r2, [pc, #72]	@ (8000640 <I2C_Slave_Init+0x70>)
 80005f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005fc:	6113      	str	r3, [r2, #16]
	for(i=0; i<1000; i++);
 80005fe:	2300      	movs	r3, #0
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	e002      	b.n	800060a <I2C_Slave_Init+0x3a>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	3301      	adds	r3, #1
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000610:	d3f8      	bcc.n	8000604 <I2C_Slave_Init+0x34>
	RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C2RST;
 8000612:	4b0b      	ldr	r3, [pc, #44]	@ (8000640 <I2C_Slave_Init+0x70>)
 8000614:	691b      	ldr	r3, [r3, #16]
 8000616:	4a0a      	ldr	r2, [pc, #40]	@ (8000640 <I2C_Slave_Init+0x70>)
 8000618:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800061c:	6113      	str	r3, [r2, #16]

	I2C2->TIMINGR = I2C_TIMINGR;	// configure timing register
 800061e:	4b09      	ldr	r3, [pc, #36]	@ (8000644 <I2C_Slave_Init+0x74>)
 8000620:	4a09      	ldr	r2, [pc, #36]	@ (8000648 <I2C_Slave_Init+0x78>)
 8000622:	611a      	str	r2, [r3, #16]
	I2C2->OAR1 = ((uint32_t)I2C2_SLAVE_ADDR << 1) | I2C_OAR1_OA1EN;	// Set slave address
 8000624:	4b07      	ldr	r3, [pc, #28]	@ (8000644 <I2C_Slave_Init+0x74>)
 8000626:	f248 020c 	movw	r2, #32780	@ 0x800c
 800062a:	609a      	str	r2, [r3, #8]
	I2C2->CR1 = I2C_CR1_PE | I2C_CR1_ADDRIE | I2C_CR1_RXIE | I2C_CR1_TXIE ;	// enable interrupt for TXIS, RXNE, and ADDRF(address detected)
 800062c:	4b05      	ldr	r3, [pc, #20]	@ (8000644 <I2C_Slave_Init+0x74>)
 800062e:	220f      	movs	r2, #15
 8000630:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(I2C2_EV_IRQn);	// enable interrupt on NVIC
 8000632:	2021      	movs	r0, #33	@ 0x21
 8000634:	f7ff fdce 	bl	80001d4 <__NVIC_EnableIRQ>
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40021000 	.word	0x40021000
 8000644:	40005800 	.word	0x40005800
 8000648:	10420f13 	.word	0x10420f13

0800064c <i2c_master_write>:
 * data: pointer to data buffer
 * len: number of bytes to be transmitted
 * returns 0 on success, non-zero on error (NACK or timeout)
 */
int i2c_master_write(uint8_t addr, const uint8_t *data, uint16_t len)
{
 800064c:	b480      	push	{r7}
 800064e:	b089      	sub	sp, #36	@ 0x24
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	6039      	str	r1, [r7, #0]
 8000656:	71fb      	strb	r3, [r7, #7]
 8000658:	4613      	mov	r3, r2
 800065a:	80bb      	strh	r3, [r7, #4]
    /* Ensure peripheral is enabled */
    if (!(I2C1->CR1 & I2C_CR1_PE)) return -1;
 800065c:	4b40      	ldr	r3, [pc, #256]	@ (8000760 <i2c_master_write+0x114>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	f003 0301 	and.w	r3, r3, #1
 8000664:	2b00      	cmp	r3, #0
 8000666:	d102      	bne.n	800066e <i2c_master_write+0x22>
 8000668:	f04f 33ff 	mov.w	r3, #4294967295
 800066c:	e071      	b.n	8000752 <i2c_master_write+0x106>

    /* Compose CR2: set slave address (7-bit left aligned to bits [7:1]), write direction (RD_WRN=0),
       NBYTES, and START. We don't set AUTOEND so we will generate STOP manually.
    */
    uint32_t cr2 = 0;
 800066e:	2300      	movs	r3, #0
 8000670:	61bb      	str	r3, [r7, #24]
    cr2 |= ((uint32_t)addr << 1) & I2C_CR2_SADD;   /* SADD in bits [7:1] */
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	005b      	lsls	r3, r3, #1
 8000676:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800067a:	69ba      	ldr	r2, [r7, #24]
 800067c:	4313      	orrs	r3, r2
 800067e:	61bb      	str	r3, [r7, #24]
    cr2 |= ((uint32_t)len << 16) & I2C_CR2_NBYTES; /* NBYTES */
 8000680:	88bb      	ldrh	r3, [r7, #4]
 8000682:	041b      	lsls	r3, r3, #16
 8000684:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000688:	69ba      	ldr	r2, [r7, #24]
 800068a:	4313      	orrs	r3, r2
 800068c:	61bb      	str	r3, [r7, #24]
    /* Clear previous flags  */
    I2C1->ICR = 0xFFFFFFFFUL;
 800068e:	4b34      	ldr	r3, [pc, #208]	@ (8000760 <i2c_master_write+0x114>)
 8000690:	f04f 32ff 	mov.w	r2, #4294967295
 8000694:	61da      	str	r2, [r3, #28]

    I2C1->CR2 = cr2 | I2C_CR2_START;
 8000696:	4a32      	ldr	r2, [pc, #200]	@ (8000760 <i2c_master_write+0x114>)
 8000698:	69bb      	ldr	r3, [r7, #24]
 800069a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800069e:	6053      	str	r3, [r2, #4]

    for (uint16_t i = 0; i < len; ++i)
 80006a0:	2300      	movs	r3, #0
 80006a2:	83fb      	strh	r3, [r7, #30]
 80006a4:	e023      	b.n	80006ee <i2c_master_write+0xa2>
    {
        /* Wait until TXIS (transmit interrupt status) = 1 , ACK for previous byte , (TXDR can be written) */
        uint32_t to = 100000;	// timeout for indefinite ACK or NACK flag not set
 80006a6:	4b2f      	ldr	r3, [pc, #188]	@ (8000764 <i2c_master_write+0x118>)
 80006a8:	60fb      	str	r3, [r7, #12]
        while (!(I2C1->ISR & I2C_ISR_TXIS))
 80006aa:	e011      	b.n	80006d0 <i2c_master_write+0x84>
        {
            if (I2C1->ISR & I2C_ISR_NACKF)
 80006ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000760 <i2c_master_write+0x114>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f003 0310 	and.w	r3, r3, #16
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d00b      	beq.n	80006d0 <i2c_master_write+0x84>
            {
            	I2C1->ICR = I2C_ICR_NACKCF;
 80006b8:	4b29      	ldr	r3, [pc, #164]	@ (8000760 <i2c_master_write+0x114>)
 80006ba:	2210      	movs	r2, #16
 80006bc:	61da      	str	r2, [r3, #28]
            	I2C1->CR2 |= I2C_CR2_STOP;
 80006be:	4b28      	ldr	r3, [pc, #160]	@ (8000760 <i2c_master_write+0x114>)
 80006c0:	685b      	ldr	r3, [r3, #4]
 80006c2:	4a27      	ldr	r2, [pc, #156]	@ (8000760 <i2c_master_write+0x114>)
 80006c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006c8:	6053      	str	r3, [r2, #4]
            	return -2;
 80006ca:	f06f 0301 	mvn.w	r3, #1
 80006ce:	e040      	b.n	8000752 <i2c_master_write+0x106>
        while (!(I2C1->ISR & I2C_ISR_TXIS))
 80006d0:	4b23      	ldr	r3, [pc, #140]	@ (8000760 <i2c_master_write+0x114>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	f003 0302 	and.w	r3, r3, #2
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d0e7      	beq.n	80006ac <i2c_master_write+0x60>
//            	return -3;
//            }
        }

        /* Write data to TXDR */
        I2C1->TXDR = data[i];
 80006dc:	8bfb      	ldrh	r3, [r7, #30]
 80006de:	683a      	ldr	r2, [r7, #0]
 80006e0:	4413      	add	r3, r2
 80006e2:	781a      	ldrb	r2, [r3, #0]
 80006e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000760 <i2c_master_write+0x114>)
 80006e6:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint16_t i = 0; i < len; ++i)
 80006e8:	8bfb      	ldrh	r3, [r7, #30]
 80006ea:	3301      	adds	r3, #1
 80006ec:	83fb      	strh	r3, [r7, #30]
 80006ee:	8bfa      	ldrh	r2, [r7, #30]
 80006f0:	88bb      	ldrh	r3, [r7, #4]
 80006f2:	429a      	cmp	r2, r3
 80006f4:	d3d7      	bcc.n	80006a6 <i2c_master_write+0x5a>
    }

    /* Wait for Transfer Complete (TC) flag */
    {
        uint32_t to = 100000;
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <i2c_master_write+0x118>)
 80006f8:	617b      	str	r3, [r7, #20]
        while (!(I2C1->ISR & I2C_ISR_TC))
 80006fa:	e011      	b.n	8000720 <i2c_master_write+0xd4>
        {
            if (I2C1->ISR & I2C_ISR_NACKF)
 80006fc:	4b18      	ldr	r3, [pc, #96]	@ (8000760 <i2c_master_write+0x114>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	f003 0310 	and.w	r3, r3, #16
 8000704:	2b00      	cmp	r3, #0
 8000706:	d00b      	beq.n	8000720 <i2c_master_write+0xd4>
            {
            	I2C1->ICR = I2C_ICR_NACKCF;
 8000708:	4b15      	ldr	r3, [pc, #84]	@ (8000760 <i2c_master_write+0x114>)
 800070a:	2210      	movs	r2, #16
 800070c:	61da      	str	r2, [r3, #28]
            	I2C1->CR2 |= I2C_CR2_STOP;
 800070e:	4b14      	ldr	r3, [pc, #80]	@ (8000760 <i2c_master_write+0x114>)
 8000710:	685b      	ldr	r3, [r3, #4]
 8000712:	4a13      	ldr	r2, [pc, #76]	@ (8000760 <i2c_master_write+0x114>)
 8000714:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000718:	6053      	str	r3, [r2, #4]
            	return -4;
 800071a:	f06f 0303 	mvn.w	r3, #3
 800071e:	e018      	b.n	8000752 <i2c_master_write+0x106>
        while (!(I2C1->ISR & I2C_ISR_TC))
 8000720:	4b0f      	ldr	r3, [pc, #60]	@ (8000760 <i2c_master_write+0x114>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000728:	2b00      	cmp	r3, #0
 800072a:	d0e7      	beq.n	80006fc <i2c_master_write+0xb0>
//            }
        }
    }

    /* Generate STOP condition */
    I2C1->CR2 |= I2C_CR2_STOP;
 800072c:	4b0c      	ldr	r3, [pc, #48]	@ (8000760 <i2c_master_write+0x114>)
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	4a0b      	ldr	r2, [pc, #44]	@ (8000760 <i2c_master_write+0x114>)
 8000732:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000736:	6053      	str	r3, [r2, #4]

    /* Wait until STOPF is set (stop detected) */
    {
        uint32_t to = 100000;
 8000738:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <i2c_master_write+0x118>)
 800073a:	613b      	str	r3, [r7, #16]
        while (!(I2C1->ISR & I2C_ISR_STOPF))
 800073c:	bf00      	nop
 800073e:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <i2c_master_write+0x114>)
 8000740:	699b      	ldr	r3, [r3, #24]
 8000742:	f003 0320 	and.w	r3, r3, #32
 8000746:	2b00      	cmp	r3, #0
 8000748:	d0f9      	beq.n	800073e <i2c_master_write+0xf2>
//            if (--to == 0) return -6;
        }
    }

    /* Clear STOPF by writing to ICR */
    I2C1->ICR = I2C_ICR_STOPCF;
 800074a:	4b05      	ldr	r3, [pc, #20]	@ (8000760 <i2c_master_write+0x114>)
 800074c:	2220      	movs	r2, #32
 800074e:	61da      	str	r2, [r3, #28]

    return 0;		// successful transaction on i2c bus
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	3724      	adds	r7, #36	@ 0x24
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	40005400 	.word	0x40005400
 8000764:	000186a0 	.word	0x000186a0

08000768 <i2c_master_read>:
 * addr: 7-bit slave address
 * data: buffer to store received bytes
 * len: number of bytes to read
 */
int i2c_master_read(uint8_t addr, uint8_t *data, uint16_t len)
{
 8000768:	b480      	push	{r7}
 800076a:	b087      	sub	sp, #28
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	6039      	str	r1, [r7, #0]
 8000772:	71fb      	strb	r3, [r7, #7]
 8000774:	4613      	mov	r3, r2
 8000776:	80bb      	strh	r3, [r7, #4]
    /* Prepare CR2 for read (set RD_WRN = 1) */
    uint32_t cr2 = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	613b      	str	r3, [r7, #16]
    cr2 |= ((uint32_t)addr << 1) & I2C_CR2_SADD;
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000784:	693a      	ldr	r2, [r7, #16]
 8000786:	4313      	orrs	r3, r2
 8000788:	613b      	str	r3, [r7, #16]
    cr2 |= I2C_CR2_RD_WRN;                       /* read direction */
 800078a:	693b      	ldr	r3, [r7, #16]
 800078c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000790:	613b      	str	r3, [r7, #16]
    cr2 |= ((uint32_t)len << 16) & I2C_CR2_NBYTES;
 8000792:	88bb      	ldrh	r3, [r7, #4]
 8000794:	041b      	lsls	r3, r3, #16
 8000796:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800079a:	693a      	ldr	r2, [r7, #16]
 800079c:	4313      	orrs	r3, r2
 800079e:	613b      	str	r3, [r7, #16]
    I2C1->ICR = 0xFFFFFFFFUL;
 80007a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000820 <i2c_master_read+0xb8>)
 80007a2:	f04f 32ff 	mov.w	r2, #4294967295
 80007a6:	61da      	str	r2, [r3, #28]
    I2C1->CR2 = cr2 | I2C_CR2_START | I2C_CR2_AUTOEND;
 80007a8:	4a1d      	ldr	r2, [pc, #116]	@ (8000820 <i2c_master_read+0xb8>)
 80007aa:	693b      	ldr	r3, [r7, #16]
 80007ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007b4:	6053      	str	r3, [r2, #4]

    for(uint16_t i = 0; i < len; ++i)
 80007b6:	2300      	movs	r3, #0
 80007b8:	82fb      	strh	r3, [r7, #22]
 80007ba:	e024      	b.n	8000806 <i2c_master_read+0x9e>
    {
        /* Wait until RXNE (receive not empty) */
        uint32_t to = 100000;
 80007bc:	4b19      	ldr	r3, [pc, #100]	@ (8000824 <i2c_master_read+0xbc>)
 80007be:	60bb      	str	r3, [r7, #8]
        while (!(I2C1->ISR & I2C_ISR_RXNE))
 80007c0:	e011      	b.n	80007e6 <i2c_master_read+0x7e>
        {
            if(I2C1->ISR & I2C_ISR_NACKF)
 80007c2:	4b17      	ldr	r3, [pc, #92]	@ (8000820 <i2c_master_read+0xb8>)
 80007c4:	699b      	ldr	r3, [r3, #24]
 80007c6:	f003 0310 	and.w	r3, r3, #16
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d00b      	beq.n	80007e6 <i2c_master_read+0x7e>
            {
            	I2C1->ICR = I2C_ICR_NACKCF;
 80007ce:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <i2c_master_read+0xb8>)
 80007d0:	2210      	movs	r2, #16
 80007d2:	61da      	str	r2, [r3, #28]
            	I2C1->CR2 |= I2C_CR2_STOP;
 80007d4:	4b12      	ldr	r3, [pc, #72]	@ (8000820 <i2c_master_read+0xb8>)
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	4a11      	ldr	r2, [pc, #68]	@ (8000820 <i2c_master_read+0xb8>)
 80007da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007de:	6053      	str	r3, [r2, #4]
            	return -2;
 80007e0:	f06f 0301 	mvn.w	r3, #1
 80007e4:	e016      	b.n	8000814 <i2c_master_read+0xac>
        while (!(I2C1->ISR & I2C_ISR_RXNE))
 80007e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <i2c_master_read+0xb8>)
 80007e8:	699b      	ldr	r3, [r3, #24]
 80007ea:	f003 0304 	and.w	r3, r3, #4
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d0e7      	beq.n	80007c2 <i2c_master_read+0x5a>
//            	return -3;
//            }
        }

        /* Read from RXDR */
        data[i] = (uint8_t)I2C1->RXDR;
 80007f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000820 <i2c_master_read+0xb8>)
 80007f4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80007f6:	8afb      	ldrh	r3, [r7, #22]
 80007f8:	683a      	ldr	r2, [r7, #0]
 80007fa:	4413      	add	r3, r2
 80007fc:	b2ca      	uxtb	r2, r1
 80007fe:	701a      	strb	r2, [r3, #0]
    for(uint16_t i = 0; i < len; ++i)
 8000800:	8afb      	ldrh	r3, [r7, #22]
 8000802:	3301      	adds	r3, #1
 8000804:	82fb      	strh	r3, [r7, #22]
 8000806:	8afa      	ldrh	r2, [r7, #22]
 8000808:	88bb      	ldrh	r3, [r7, #4]
 800080a:	429a      	cmp	r2, r3
 800080c:	d3d6      	bcc.n	80007bc <i2c_master_read+0x54>
//    }

    /* STOP */
//    I2C1->CR2 |= I2C_CR2_STOP;
    {
        uint32_t to = 100000;
 800080e:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <i2c_master_read+0xbc>)
 8000810:	60fb      	str	r3, [r7, #12]
////            if (--to == 0) return -6;
//        }
    }
//    I2C1->ICR = I2C_ICR_STOPCF;

    return 0;
 8000812:	2300      	movs	r3, #0
}
 8000814:	4618      	mov	r0, r3
 8000816:	371c      	adds	r7, #28
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	40005400 	.word	0x40005400
 8000824:	000186a0 	.word	0x000186a0

08000828 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <NMI_Handler+0x4>

08000830 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <HardFault_Handler+0x4>

08000838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800083c:	bf00      	nop
 800083e:	e7fd      	b.n	800083c <MemManage_Handler+0x4>

08000840 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <BusFault_Handler+0x4>

08000848 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800084c:	bf00      	nop
 800084e:	e7fd      	b.n	800084c <UsageFault_Handler+0x4>

08000850 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr

0800085e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000862:	bf00      	nop
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr

0800086c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr

0800087a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800087e:	f000 f83f 	bl	8000900 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800088c:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <SystemInit+0x20>)
 800088e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000892:	4a05      	ldr	r2, [pc, #20]	@ (80008a8 <SystemInit+0x20>)
 8000894:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000898:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008e4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80008b0:	f7ff ffea 	bl	8000888 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008b4:	480c      	ldr	r0, [pc, #48]	@ (80008e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80008b6:	490d      	ldr	r1, [pc, #52]	@ (80008ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80008b8:	4a0d      	ldr	r2, [pc, #52]	@ (80008f0 <LoopForever+0xe>)
  movs r3, #0
 80008ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008bc:	e002      	b.n	80008c4 <LoopCopyDataInit>

080008be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008c2:	3304      	adds	r3, #4

080008c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c8:	d3f9      	bcc.n	80008be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ca:	4a0a      	ldr	r2, [pc, #40]	@ (80008f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008cc:	4c0a      	ldr	r4, [pc, #40]	@ (80008f8 <LoopForever+0x16>)
  movs r3, #0
 80008ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008d0:	e001      	b.n	80008d6 <LoopFillZerobss>

080008d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008d4:	3204      	adds	r2, #4

080008d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d8:	d3fb      	bcc.n	80008d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008da:	f000 f82d 	bl	8000938 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008de:	f7ff fd1d 	bl	800031c <main>

080008e2 <LoopForever>:

LoopForever:
    b LoopForever
 80008e2:	e7fe      	b.n	80008e2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008e4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80008e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008ec:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80008f0:	080009b0 	.word	0x080009b0
  ldr r2, =_sbss
 80008f4:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80008f8:	2000008c 	.word	0x2000008c

080008fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008fc:	e7fe      	b.n	80008fc <ADC1_2_IRQHandler>
	...

08000900 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000904:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <HAL_IncTick+0x20>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	461a      	mov	r2, r3
 800090a:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <HAL_IncTick+0x24>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4413      	add	r3, r2
 8000910:	4a04      	ldr	r2, [pc, #16]	@ (8000924 <HAL_IncTick+0x24>)
 8000912:	6013      	str	r3, [r2, #0]
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	20000000 	.word	0x20000000
 8000924:	20000088 	.word	0x20000088

08000928 <memset>:
 8000928:	4402      	add	r2, r0
 800092a:	4603      	mov	r3, r0
 800092c:	4293      	cmp	r3, r2
 800092e:	d100      	bne.n	8000932 <memset+0xa>
 8000930:	4770      	bx	lr
 8000932:	f803 1b01 	strb.w	r1, [r3], #1
 8000936:	e7f9      	b.n	800092c <memset+0x4>

08000938 <__libc_init_array>:
 8000938:	b570      	push	{r4, r5, r6, lr}
 800093a:	4d0d      	ldr	r5, [pc, #52]	@ (8000970 <__libc_init_array+0x38>)
 800093c:	4c0d      	ldr	r4, [pc, #52]	@ (8000974 <__libc_init_array+0x3c>)
 800093e:	1b64      	subs	r4, r4, r5
 8000940:	10a4      	asrs	r4, r4, #2
 8000942:	2600      	movs	r6, #0
 8000944:	42a6      	cmp	r6, r4
 8000946:	d109      	bne.n	800095c <__libc_init_array+0x24>
 8000948:	4d0b      	ldr	r5, [pc, #44]	@ (8000978 <__libc_init_array+0x40>)
 800094a:	4c0c      	ldr	r4, [pc, #48]	@ (800097c <__libc_init_array+0x44>)
 800094c:	f000 f818 	bl	8000980 <_init>
 8000950:	1b64      	subs	r4, r4, r5
 8000952:	10a4      	asrs	r4, r4, #2
 8000954:	2600      	movs	r6, #0
 8000956:	42a6      	cmp	r6, r4
 8000958:	d105      	bne.n	8000966 <__libc_init_array+0x2e>
 800095a:	bd70      	pop	{r4, r5, r6, pc}
 800095c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000960:	4798      	blx	r3
 8000962:	3601      	adds	r6, #1
 8000964:	e7ee      	b.n	8000944 <__libc_init_array+0xc>
 8000966:	f855 3b04 	ldr.w	r3, [r5], #4
 800096a:	4798      	blx	r3
 800096c:	3601      	adds	r6, #1
 800096e:	e7f2      	b.n	8000956 <__libc_init_array+0x1e>
 8000970:	080009a8 	.word	0x080009a8
 8000974:	080009a8 	.word	0x080009a8
 8000978:	080009a8 	.word	0x080009a8
 800097c:	080009ac 	.word	0x080009ac

08000980 <_init>:
 8000980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000982:	bf00      	nop
 8000984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000986:	bc08      	pop	{r3}
 8000988:	469e      	mov	lr, r3
 800098a:	4770      	bx	lr

0800098c <_fini>:
 800098c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800098e:	bf00      	nop
 8000990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000992:	bc08      	pop	{r3}
 8000994:	469e      	mov	lr, r3
 8000996:	4770      	bx	lr
