Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f8f84a256e44d9e9443fed58434c9c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Student/Downloads/Src_lab1_NEW/Src_lab1/rtl/basys3.v" Line 1. Module basys3_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.model_uart(baud=1000000,name="UA...
Compiling module xil_defaultlib.seq_rf_default
Compiling module xil_defaultlib.seq_add_default
Compiling module xil_defaultlib.seq_mult_default
Compiling module xil_defaultlib.seq_alu_default
Compiling module xil_defaultlib.seq_default
Compiling module xil_defaultlib.uart_fifo
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_top_default
Compiling module xil_defaultlib.basys3_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
