
*** Running vivado
    with args -log Project10_Pong_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Project10_Pong_Top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Project10_Pong_Top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.988 ; gain = 0.000
Command: synth_design -top Project10_Pong_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20400
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Ball_Ctrl with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Ball_Ctrl.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Ball_Ctrl with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Ball_Ctrl.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Paddle_Ctrl with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Paddle_Ctrl.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Top with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pong_Bot with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_bot.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in VGA_Sync_Porch with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/VGA_Sync_Porch.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in VGA_Sync_Porch with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/VGA_Sync_Porch.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in VGA_Sync_Porch with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/VGA_Sync_Porch.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in VGA_Sync_Porch with formal parameter declaration list [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/VGA_Sync_Porch.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Project10_Pong_Top' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Project_Pong_Top.v:7]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/clk.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/clk.v:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Sync_Pulses' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/VGA_Sync_Pulses.v:4]
	Parameter TOTAL_COLS bound to: 800 - type: integer 
	Parameter TOTAL_ROWS bound to: 525 - type: integer 
	Parameter ACTIVE_COLS bound to: 640 - type: integer 
	Parameter ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Sync_Pulses' (2#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/VGA_Sync_Pulses.v:4]
INFO: [Synth 8-6157] synthesizing module 'Pong_Top' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:4]
	Parameter c_TOTAL_COLS bound to: 800 - type: integer 
	Parameter c_TOTAL_ROWS bound to: 525 - type: integer 
	Parameter c_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter c_ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Sync_To_Count' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Sync_To_Count.v:7]
	Parameter TOTAL_COLS bound to: 800 - type: integer 
	Parameter TOTAL_ROWS bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sync_To_Count' (3#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Sync_To_Count.v:7]
INFO: [Synth 8-6157] synthesizing module 'Pong_Paddle_Ctrl' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Paddle_Ctrl.v:4]
	Parameter c_PLAYER_PADDLE_X bound to: 0 - type: integer 
	Parameter c_GAME_HEIGHT bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/receiver.v:23]
INFO: [Synth 8-226] default block is never used [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/receiver.v:76]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (4#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/receiver.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Paddle_Ctrl.v:95]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Paddle_Ctrl.v:98]
INFO: [Synth 8-6155] done synthesizing module 'Pong_Paddle_Ctrl' (5#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Paddle_Ctrl.v:4]
WARNING: [Synth 8-6104] Input port 'enter_i' has an internal driver [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:86]
INFO: [Synth 8-6157] synthesizing module 'Pong_Bot' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_bot.v:3]
	Parameter c_PLAYER_PADDLE_X bound to: 39 - type: integer 
	Parameter c_GAME_HEIGHT bound to: 30 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_bot.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_bot.v:68]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_bot.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Pong_Bot' (6#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_bot.v:3]
INFO: [Synth 8-6157] synthesizing module 'Pong_Ball_Ctrl' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Ball_Ctrl.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Ball_Ctrl.v:48]
INFO: [Synth 8-6155] done synthesizing module 'Pong_Ball_Ctrl' (7#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Ball_Ctrl.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:121]
INFO: [Synth 8-6155] done synthesizing module 'Pong_Top' (8#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Pong_Top.v:4]
WARNING: [Synth 8-689] width (3) of port connection 'o_Red_Video' does not match port width (4) of module 'Pong_Top' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Project_Pong_Top.v:67]
WARNING: [Synth 8-689] width (3) of port connection 'o_Grn_Video' does not match port width (4) of module 'Pong_Top' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Project_Pong_Top.v:68]
WARNING: [Synth 8-689] width (3) of port connection 'o_Blu_Video' does not match port width (4) of module 'Pong_Top' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Project_Pong_Top.v:69]
INFO: [Synth 8-6157] synthesizing module 'VGA_Sync_Porch' [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/VGA_Sync_Porch.v:14]
	Parameter VIDEO_WIDTH bound to: 3 - type: integer 
	Parameter TOTAL_COLS bound to: 800 - type: integer 
	Parameter TOTAL_ROWS bound to: 525 - type: integer 
	Parameter ACTIVE_COLS bound to: 640 - type: integer 
	Parameter ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Sync_Porch' (9#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/VGA_Sync_Porch.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Project10_Pong_Top' (10#1) [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/sources_1/imports/test folder/Project_Pong_Top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1137.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1137.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1137.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1137.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/constrs_1/imports/test folder/Basys3_Master.xdc]
Finished Parsing XDC File [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/constrs_1/imports/test folder/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.srcs/constrs_1/imports/test folder/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Project10_Pong_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Project10_Pong_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1138.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1138.965 ; gain = 0.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1138.965 ; gain = 0.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1138.965 ; gain = 0.977
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Ball_reg' in module 'Pong_Ball_Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'Pong_Top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         game_not_active |                              000 |                             0000
             game_active |                              001 |                             0001
           paddle_middle |                              010 |                             0100
           paddle_edge_2 |                              011 |                             0011
           paddle_edge_1 |                              100 |                             0010
           player_1_goal |                              101 |                             0110
           player_2_goal |                              110 |                             0111
              reset_game |                              111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Ball_reg' using encoding 'sequential' in module 'Pong_Ball_Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 RUNNING |                            00010 |                              001
                     Bot |                            00100 |                              011
                 P1_WINS |                            01000 |                              010
                 CLEANUP |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'one-hot' in module 'Pong_Top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1138.965 ; gain = 0.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 7     
	                6 Bit    Registers := 12    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  29 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1138.965 ; gain = 0.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1138.965 ; gain = 0.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1138.965 ; gain = 0.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1140.016 ; gain = 2.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.117 ; gain = 4.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.117 ; gain = 4.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.117 ; gain = 4.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.117 ; gain = 4.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.117 ; gain = 4.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.117 ; gain = 4.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    56|
|3     |LUT1   |    13|
|4     |LUT2   |    96|
|5     |LUT3   |    45|
|6     |LUT4   |   108|
|7     |LUT5   |    89|
|8     |LUT6   |   128|
|9     |FDRE   |   381|
|10    |FDSE   |     9|
|11    |IBUF   |     2|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.117 ; gain = 4.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1142.117 ; gain = 3.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.117 ; gain = 4.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1154.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bdcb5b8f
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 1157.895 ; gain = 19.906
INFO: [Common 17-1381] The checkpoint 'D:/xilinix vivado/projects/Pong_game_v1.1/Pong_game_v1.1.runs/synth_1/Project10_Pong_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Project10_Pong_Top_utilization_synth.rpt -pb Project10_Pong_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 22:33:51 2021...
