DSPFREQGUAR_SHIFT_CHV	,	V_88
DPLL_CTRL1_LINK_RATE_2700	,	V_114
freq_select	,	V_127
DIV_ROUND_UP	,	F_91
"Sanitizing cdclk programmed by pre-os\n"	,	L_18
intel_max_pixel_rate	,	F_105
I915_WRITE	,	F_38
vlv_cck_write	,	F_47
CCK_FREQUENCY_STATUS	,	V_84
CLKCFG_FSB_800	,	V_197
DPLL_CTRL1_SSC	,	F_62
"Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n"	,	L_6
FUSE_STRAP	,	V_56
CLKCFG_FSB_1333	,	V_200
dev	,	V_156
intel_state	,	V_164
bxt_set_cdclk	,	F_90
SKL_DPLL0	,	V_110
state	,	V_162
vlv_punit_read	,	F_42
ARRAY_SIZE	,	F_24
IS_HASWELL	,	F_117
DPLL_CTRL1_LINK_RATE_1620	,	V_113
expected	,	V_132
IS_I915G	,	F_139
CDCLK_FREQ_SEL_MASK	,	V_119
HAS_PCH_SPLIT	,	F_128
vlv_modeset_calc_cdclk	,	F_111
GMBUSFREQ_VLV	,	V_187
HPLLVCO	,	V_37
IS_I945GM	,	F_136
DPLL_CTRL1_LINK_RATE_2160	,	V_116
DPLL_CTRL1	,	V_109
uint8_t	,	T_2
i915gm_get_cdclk	,	F_10
skl_dpll0_enable	,	F_70
IS_GEMINILAKE	,	F_86
pci_read_config_word	,	F_11
"trying to change cdclk frequency with cdclk not enabled\n"	,	L_9
div_table	,	V_42
IS_CHERRYVIEW	,	F_32
LCPLL_PLL_LOCK	,	V_96
PCI_DEVFN	,	F_9
freq	,	V_53
CDCLK_CTL	,	V_118
hsw_get_cdclk	,	F_29
max_dotclk_freq	,	V_185
mutex_unlock	,	F_45
"Switching back to LCPLL failed\n"	,	L_13
DPLL_CTRL1_LINK_RATE_1080	,	V_115
"Unsupported divider\n"	,	L_19
for_each_new_crtc_in_state	,	F_107
CLKCFG_FSB_1067_ALT	,	V_199
vlv_bunit_read	,	F_48
BXT_DE_PLL_LOCK	,	V_137
wait_for	,	F_44
intel_cdclk_state_compare	,	F_95
drm_crtc	,	V_165
IS_GEN9	,	F_109
intel_init_cdclk_hooks	,	F_130
hw_lock	,	V_75
INTEL_INFO	,	F_116
IS_GEN6	,	F_132
DSPFREQGUAR_MASK	,	V_77
IS_GEN5	,	F_134
fixed_266mhz_get_cdclk	,	F_3
a	,	V_147
bdw_calc_cdclk	,	F_53
b	,	V_148
bxt_de_pll_update	,	F_84
IS_VALLEYVIEW	,	F_122
drm_i915_private	,	V_1
uint32_t	,	T_4
i	,	V_169
"DPLL0 not locked\n"	,	L_15
skl_dpll0_update	,	F_60
logical	,	V_175
"Current CD clock rate: %d kHz, VCO: %d kHz, ref: %d kHz\n"	,	L_28
CCK_DISPLAY_REF_CLOCK_CONTROL	,	V_190
LCPLL_POWER_DOWN_ALLOW	,	V_100
pnv_get_cdclk	,	F_26
vlv_program_pfi_credits	,	F_36
BXT_CDCLK_CD2X_DIV_SEL_MASK	,	V_140
skl_sanitize_cdclk	,	F_76
elk_vco	,	V_31
mutex_lock	,	F_41
bdw_set_cdclk	,	F_55
LCPLL_CLK_FREQ_675_BDW	,	V_103
"Unknown pnv display core clock 0x%04x\n"	,	L_4
DRM_DEBUG_KMS	,	F_22
ratio	,	V_134
intel_wait_for_register	,	F_72
bus	,	V_11
cdclk	,	V_5
gm45_get_cdclk	,	F_28
DPLL_CTRL1_LINK_RATE_810	,	V_111
cdclk_state	,	V_4
vlv_get_cdclk	,	F_33
intel_crtc_state	,	V_151
CCK_FREQUENCY_STATUS_SHIFT	,	V_85
BXT_DE_PLL_CTL	,	V_138
ref	,	V_106
IS_GEN9_BC	,	F_118
HPLLVCO_MOBILE	,	V_36
"PCode CDCLK freq change notify failed (err %d, freq %d)\n"	,	L_22
DPLL_CTRL1_HDMI_MODE	,	F_61
bxt_modeset_calc_cdclk	,	F_114
LCPLL_PLL_ENABLE	,	V_108
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n"	,	L_5
g33_get_cdclk	,	F_23
intel_update_rawclk	,	F_127
div_3200	,	V_38
ret	,	V_94
BXT_DE_PLL_PLL_ENABLE	,	V_136
bdw_modeset_calc_cdclk	,	F_112
actual	,	V_177
GC_CLOCK_133_266	,	V_19
vlv_set_cdclk	,	F_40
IS_I85X	,	F_141
CLKCFG	,	V_192
crtc_state	,	V_152
drm_atomic_state	,	V_161
"Bad HPLL VCO (HPLLVCO=0x%02x)\n"	,	L_1
pixel_rate	,	V_153
SKL_DFSM_CDCLK_LIMIT_450	,	V_184
POSTING_READ	,	F_71
vco_table	,	V_33
WARN	,	F_56
"Changing CDCLK to %d kHz, VCO %d kHz, ref %d kHz\n"	,	L_24
pci_dev	,	V_6
IS_I865G	,	F_140
DRM_ERROR	,	F_21
SKL_PCODE_CDCLK_CONTROL	,	V_129
lane_count	,	V_160
SKL_DFSM	,	V_179
gcfgc	,	V_22
GC_DISPLAY_CLOCK_133_MHZ_PNV	,	V_49
"Unknown platform. Assuming 133 MHz CDCLK\n"	,	L_31
changed	,	V_124
skl_modeset_calc_cdclk	,	F_113
g4x_hrawclk	,	F_126
skl_get_cdclk	,	F_66
has_audio	,	V_158
bxt_de_pll_enable	,	F_88
fixed_333mhz_get_cdclk	,	F_4
CDCLK_FREQ_450_432	,	V_120
SKL_DFSM_CDCLK_LIMIT_540	,	V_183
CLKCFG_FSB_667	,	V_196
vlv_get_cck_clock	,	F_35
"failed to inform pcode about cdclk change\n"	,	L_10
chv_set_cdclk	,	F_51
intel_update_cdclk	,	F_50
CLKCFG_FSB_1333_ALT	,	V_201
divider	,	V_82
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n"	,	L_3
czclk_freq	,	V_67
BXT_CDCLK_CD2X_PIPE_NONE	,	V_145
intel_atomic_state	,	V_163
active_crtcs	,	V_176
LCPLL_CD_SOURCE_FCLK	,	V_55
sandybridge_pcode_write	,	F_57
GC_CLOCK_100_133	,	V_18
SKL_DFSM_CDCLK_LIMIT_675	,	V_182
CDCLK_FREQ_675_617	,	V_123
hpll_freq	,	V_61
vlv_cck_read	,	F_46
HSW_PCODE_DE_WRITE_FREQ_REQ	,	V_104
DPLL_CTRL1_LINK_RATE_MASK	,	F_64
intel_compute_max_dotclk	,	F_115
PFI_CREDIT	,	F_37
bxt_sanitize_cdclk	,	F_92
CDCLK_FREQ_337_308	,	V_121
GC_DISPLAY_CLOCK_MASK	,	V_25
"cdclk"	,	L_7
PFI_CREDIT_RESEND	,	V_71
SKL_CDCLK_READY_FOR_CHANGE	,	V_131
BXT_DE_PLL_ENABLE	,	V_135
skl_cdclk_decimal	,	F_67
BXT_CDCLK_SSA_PRECHARGE_ENABLE	,	V_146
IS_PINEVIEW	,	F_17
DSPFREQSTAT_SHIFT_CHV	,	V_90
port_clock	,	V_159
base	,	V_154
max_cdclk_freq	,	V_173
GC_DISPLAY_CLOCK_267_MHZ_PNV	,	V_45
skl_uninit_cdclk	,	F_79
bdw_adjust_min_pipe_pixel_rate	,	F_99
IS_I830	,	F_143
bxt_de_pll_disable	,	F_87
IS_IVYBRIDGE	,	F_133
MISSING_CASE	,	F_52
SWF_ILK	,	F_77
fixed_200mhz_get_cdclk	,	F_2
modeset_calc_cdclk	,	V_203
vlv_punit_write	,	F_43
sb_lock	,	V_81
IS_I915GM	,	F_138
dev_priv	,	V_2
hw	,	V_66
max_pixclk	,	V_59
vlv_bunit_write	,	F_49
clkcfg	,	V_191
skl_set_preferred_cdclk_vco	,	F_68
skl_init_cdclk	,	F_78
IS_I965G	,	F_135
tmp	,	V_35
"Switching to FCLK failed\n"	,	L_11
min_pixclk	,	V_171
enable	,	V_172
CLKCFG_FSB_400	,	V_194
bxt_get_cdclk	,	F_85
DIV_ROUND_CLOSEST	,	F_25
intel_update_max_cdclk	,	F_69
IS_G33	,	F_18
DRM_DEBUG_DRIVER	,	F_98
val	,	V_72
skl_pcode_request	,	F_75
bdw_get_cdclk	,	F_54
"cdclk requested %d kHz but got %d kHz\n"	,	L_14
BXT_CDCLK_CD2X_DIV_SEL_4	,	V_144
fixed_133mhz_get_cdclk	,	F_1
BXT_CDCLK_CD2X_DIV_SEL_1_5	,	V_142
"HPLL VCO %u kHz\n"	,	L_2
BXT_CDCLK_CD2X_DIV_SEL_1	,	V_141
BXT_CDCLK_CD2X_DIV_SEL_2	,	V_143
i965gm_get_cdclk	,	F_27
rawclk_freq	,	V_202
"Max CD clock rate: %d kHz\n"	,	L_26
crtc	,	V_155
fail	,	V_44
"Failed to inform PCU about cdclk change (%d)\n"	,	L_17
IS_I845G	,	F_142
CLKCFG_FSB_533	,	V_195
PCH_RAWCLK_FREQ	,	V_188
lcpll	,	V_51
"timeout waiting for DE PLL lock\n"	,	L_21
IS_BROXTON	,	F_119
cmd	,	V_73
IS_G45	,	F_15
CLKCFG_FSB_1067	,	V_198
hpllcc	,	V_9
max_pixel_rate	,	V_168
pch_rawclk	,	F_123
"timed out waiting for CDclk change\n"	,	L_8
intel_crtc_has_dp_encoder	,	F_102
i85x_get_cdclk	,	F_7
GC_CLOCK_133_200_2	,	V_15
GC_DISPLAY_CLOCK_333_320_MHZ	,	V_26
LCPLL_CD_CLOCK_DISABLE	,	V_97
I915_READ	,	F_19
vlv_get_cck_clock_hpll	,	F_125
LCPLL_CLK_FREQ_337_5_BDW	,	V_92
DPLL_CTRL1_LINK_RATE_1350	,	V_112
GCFGC	,	V_23
to_intel_crtc_state	,	F_108
gen	,	V_178
LCPLL_CLK_FREQ_450	,	V_58
GC_DISPLAY_CLOCK_200_MHZ_PNV	,	V_48
u16	,	T_1
GC_DISPLAY_CLOCK_444_MHZ_PNV	,	V_47
"Couldn't disable DPLL0\n"	,	L_16
div_4800	,	V_40
CCK_FREQUENCY_VALUES	,	V_83
vco	,	V_34
ips_enabled	,	V_157
max	,	F_103
display	,	V_149
IS_I965GM	,	F_16
"invalid cdclk frequency\n"	,	L_12
LCPLL1_CTL	,	V_107
ctg_vco	,	V_32
GC_CLOCK_CONTROL_MASK	,	V_13
CCK_DISPLAY_CLOCK_CONTROL	,	V_63
to_i915	,	F_100
EINVAL	,	V_174
bxt_calc_cdclk	,	F_80
DSPFREQSTAT_MASK	,	V_79
bxt_uninit_cdclk	,	F_94
cstate	,	V_167
LCPLL_PLL_DISABLE	,	V_95
div_4000	,	V_39
IS_GM45	,	F_14
"hrawclk"	,	L_29
div_5333	,	V_41
IS_HSW_ULT	,	F_30
CDCLK_FREQ_540	,	V_122
sanitize	,	V_133
default_credits	,	V_65
cl_vco	,	V_30
data	,	V_93
IS_MOBILE	,	F_20
LCPLL_CTL	,	V_52
get_cdclk	,	V_186
intel_hpll_vco	,	F_13
BXT_DE_PLL_RATIO	,	F_89
GC_CLOCK_166_266	,	V_21
GC_CLOCK_133_266_2	,	V_20
vlv_calc_cdclk	,	F_31
glk_de_pll_vco	,	F_83
LCPLL_CD2X_CLOCK_DISABLE	,	V_99
HPLLCC	,	V_12
bxt_init_cdclk	,	F_93
pdev	,	V_7
BUNIT_REG_BISOC	,	V_86
DSPFREQSTAT_MASK_CHV	,	V_89
skl_calc_cdclk	,	F_59
IS_BDW_ULT	,	F_121
fixed_450mhz_get_cdclk	,	F_6
PUNIT_REG_DSPFREQ	,	V_76
u32	,	T_5
freq_320	,	V_60
IS_I945G	,	F_137
limit	,	V_62
GC_CLOCK_100_200	,	V_16
max_cdclk	,	V_181
pipe	,	V_170
drm	,	V_8
set_cdclk	,	V_150
for_each_pipe	,	F_110
"timeout waiting for DE PLL unlock\n"	,	L_20
BXT_DE_PLL_RATIO_MASK	,	V_139
IS_BDW_ULX	,	F_120
revision	,	V_10
fixed_400mhz_get_cdclk	,	F_5
GC_CLOCK_166_250	,	V_17
uint16_t	,	T_3
DSPFREQSTAT_SHIFT	,	V_80
DSPFREQGUAR_SHIFT	,	V_78
i945gm_get_cdclk	,	F_12
cdctl	,	V_117
LCPLL_CD_SOURCE_FCLK_DONE	,	V_102
"requested cdclk (%d kHz) exceeds max (%d kHz)\n"	,	L_25
SKL_DFSM_CDCLK_LIMIT_MASK	,	V_180
vlv_hrawclk	,	F_124
pnv_vco	,	V_29
bxt_de_pll_vco	,	F_82
drm_crtc_state	,	V_166
BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ	,	V_101
LCPLL_CLK_FREQ_MASK	,	V_54
glk_calc_cdclk	,	F_81
WARN_ON_ONCE	,	F_97
wait_for_us	,	F_58
to_intel_atomic_state	,	F_106
credits	,	V_64
IS_GEN9_LP	,	F_131
GCI_CONTROL	,	V_69
HSW_CDCLK_LIMIT	,	V_57
IS_G4X	,	F_129
CLKCFG_FSB_MASK	,	V_193
PFI_CREDIT_63	,	V_68
RAWCLK_FREQ_MASK	,	V_189
DSPFREQGUAR_MASK_CHV	,	V_87
skl_preferred_vco_freq	,	V_125
min_cdclk	,	V_126
DPLL_CTRL1_OVERRIDE	,	F_63
GC_CLOCK_133_200	,	V_14
INTEL_GEN	,	F_104
GC_LOW_FREQUENCY_ENABLE	,	V_24
skl_dpll0_disable	,	F_73
skl_set_cdclk	,	F_74
SKL_CDCLK_PREPARE_FOR_CHANGE	,	V_130
GC_DISPLAY_CLOCK_167_MHZ_PNV	,	V_50
WARN_ON	,	F_39
IS_BROADWELL	,	F_101
LCPLL_CLK_FREQ_54O_BDW	,	V_91
DPLL_CTRL1_LINK_RATE	,	F_65
pcu_ack	,	V_128
cdclk_sel	,	V_43
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_27
"PCode CDCLK freq set failed, (err %d, freq %d)\n"	,	L_23
"Max dotclock rate: %d kHz\n"	,	L_27
pci_bus_read_config_word	,	F_8
LCPLL_ROOT_CD_CLOCK_DISABLE	,	V_98
CDCLK_FREQ	,	V_105
rps	,	V_74
GC_DISPLAY_CLOCK_333_MHZ_PNV	,	V_46
vlv_get_hpll_vco	,	F_34
intel_cdclk_state	,	V_3
intel_set_cdclk	,	F_96
blb_vco	,	V_28
"rawclk rate: %d kHz\n"	,	L_30
VGA_FAST_MODE_DISABLE	,	V_70
