#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 14 20:00:03 2018
# Process ID: 3488
# Log file: C:/Users/Administrator/Desktop/shudian2/LAB_3/vivado.log
# Journal file: C:/Users/Administrator/Desktop/shudian2/LAB_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Administrator/Desktop/shudian2/数电实验二/lab3_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_tb_behav xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider(N=75000000)
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.lab3
Compiling module xil_defaultlib.lab3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 20:03:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 20:03:13 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_tb_behav -key {Behavioral:sim_1:Functional:lab3_tb} -tclbatch {lab3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 774.770 ; gain = 0.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_tb_behav xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider(N=75000000)
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.lab3
Compiling module xil_defaultlib.lab3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 20:04:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 20:04:08 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_tb_behav -key {Behavioral:sim_1:Functional:lab3_tb} -tclbatch {lab3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 808.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_tb_behav xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.lab3
Compiling module xil_defaultlib.lab3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 20:05:06 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 20:05:06 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_tb_behav -key {Behavioral:sim_1:Functional:lab3_tb} -tclbatch {lab3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 808.289 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/shudian2/lab3ys.xdc]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/Administrator/Desktop/shudian2/lab3ys.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/shudian2/lab3ys.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/Administrator/Desktop/shudian2/lab3ys.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/shudian2/lab3ys.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Administrator/Desktop/shudian2/lab3ys.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.273 ; gain = 292.984
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1187.758 ; gain = 73.684
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port led on this module [C:/Users/Administrator/Desktop/shudian2/lab3_tb.v:7]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v, line 692. Unsupported named port connection association : .led(led) where formal is alias port.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1457.277 ; gain = 648.988
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port led on this module [C:/Users/Administrator/Desktop/shudian2/lab3_tb.v:7]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v, line 692. Unsupported named port connection association : .led(led) where formal is alias port.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log' file for more information.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_tb_behav xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.lab3
Compiling module xil_defaultlib.lab3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 20:07:49 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 20:07:49 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_tb_behav -key {Behavioral:sim_1:Functional:lab3_tb} -tclbatch {lab3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.652 ; gain = 12.730
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port led on this module [C:/Users/Administrator/Desktop/shudian2/lab3_tb.v:7]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v, line 692. Unsupported named port connection association : .led(led) where formal is alias port.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log' file for more information.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_tb_behav xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.lab3
Compiling module xil_defaultlib.lab3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav/xsim.dir/lab3_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 20:10:47 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 20:10:47 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_tb_behav -key {Behavioral:sim_1:Functional:lab3_tb} -tclbatch {lab3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1490.504 ; gain = 9.109
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port out on this module [C:/Users/Administrator/Desktop/shudian2/lab3_tb.v:7]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v, line 692. Unsupported named port connection association : .out(out) where formal is alias port.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log' file for more information.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 14 20:11:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.runs/synth_1/runme.log
[Thu Jun 14 20:11:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port out on this module [C:/Users/Administrator/Desktop/shudian2/lab3_tb.v:7]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v, line 692. Unsupported named port connection association : .out(out) where formal is alias port.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log' file for more information.
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] lab3 expects 5 arguments [C:/Users/Administrator/Desktop/shudian2/lab3_tb.v:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log' file for more information.
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/lab3_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module pipe3b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44233086faef460c9be8fc275c08c54e --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] lab3 expects 5 arguments [C:/Users/Administrator/Desktop/shudian2/lab3_tb.v:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_3/LAB_3.sim/sim_1/synth/timing/elaborate.log' file for more information.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 20:15:41 2018...
