<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xdevcfg_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xdevcfg_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the hardware interface to the Device Config Interface.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who Date     Changes
 ----- --- -------- ---------------------------------------------
 1.00a hvm 02/07/11 First release
 2.01a nm  08/01/12 Added defines for the PS Version bits,
	             removed the FIFO Flush bits from the
		     Miscellaneous Control Reg
 2.03a nm  04/19/13 Fixed CR# 703728.
		     Updated the register definitions as per the latest TRM
		     version UG585 (v1.4) November 16, 2012.
 2.04a	kpc	10/07/13 Added function prototype.	
 3.00a	kpc	25/02/14 Corrected the XDCFG_BASE_ADDRESS macro value.
 </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Offsets of registers from the start of the device <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#40a985abb92b59e39be4f7ef10e442eb">XDCFG_CTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#207608624a4601433b59e990c2cc1895">XDCFG_LOCK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#b1c87daa5a0a6bfba349ae74608f9649">XDCFG_CFG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#35af4e8ca4929252f72184fd923b84b7">XDCFG_INT_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a8c927d60dfe38b2255aeaaa6c47ac5e">XDCFG_INT_MASK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#3a8743b1e56420ed548070b03f36cfaf">XDCFG_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#cc9a9557f89ac564486d4f66941f0572">XDCFG_DMA_SRC_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#432b5bb7605e08bc55c7b85d7f96df3b">XDCFG_DMA_DEST_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a4de0c14fb1dd9686271dde6440aef58">XDCFG_DMA_SRC_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#0b34213b6cc3a1b4b4c115af9fd08725">XDCFG_DMA_DEST_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#2dea818d3c1789862b5d3036836693c2">XDCFG_ROM_SHADOW_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#9468fc15884a23ec164b5e9a161b5292">XDCFG_MULTIBOOT_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#47eed6f0b888bf639d684fb93ddde29d">XDCFG_SW_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#1a09d280d1acfafefa1396dceb0a5fbd">XDCFG_UNLOCK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#7a183c9c2fc60a4634bfe4a46d6b6abe">XDCFG_MCTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td colspan="2"><br><h2>Control Register Bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#662d3dd48a3e212ed518e317e4bb4c8c">XDCFG_CTRL_FORCE_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#c49f9f2d9418500fe9d2a0158930a190">XDCFG_CTRL_PCFG_PROG_B_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#81030d719b56a7df0f638584cebf92c4">XDCFG_CTRL_PCFG_POR_CNT_4K_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#f109e7cfbb52402a81738545339a8ed8">XDCFG_CTRL_PCAP_PR_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#cff2e10259382eccc1c961cfef065475">XDCFG_CTRL_PCAP_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#22f032d36ad5587da08a67d51e9de261">XDCFG_CTRL_PCAP_RATE_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#5581e11d5826142fb02da34ee5151bac">XDCFG_CTRL_MULTIBOOT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#40bb9e0db07b8f58bee42952b031ef70">XDCFG_CTRL_JTAG_CHAIN_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#9b652a45d4d26e0534fae5c32d5455ff">XDCFG_CTRL_USER_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#68f9999ffb9d27a1e557c31832abc346">XDCFG_CTRL_PCFG_AES_FUSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#e26b7720a13f9e65cd126ab2478240fa">XDCFG_CTRL_PCFG_AES_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000E00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#e3c5596096561b2f93f599dda5e722fb">XDCFG_CTRL_SEU_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#866c7aee016da08614541c3d2a669507">XDCFG_CTRL_SEC_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#d15f1e9e066ca8362c3ae5d58764dcc6">XDCFG_CTRL_SPNIDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#f85cd1bc3f71de924d460ca17e2575ca">XDCFG_CTRL_SPIDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#d77144ef518f9a37a3e8374cbd7f9223">XDCFG_CTRL_NIDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#c399ac939a4c48e4ebe2ce38afbd2df4">XDCFG_CTRL_DBGEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#0b8d5bcd0ef570db315f28fcdad8205b">XDCFG_CTRL_DAP_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td colspan="2"><br><h2>Lock register bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#bf12634725683258e682e4e98d7732ff">XDCFG_LOCK_AES_EFUSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#0a052c190b72daacb8a4855f6e009a5a">XDCFG_LOCK_AES_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#18d48604747527fc7080deb8c51d3d21">XDCFG_LOCK_SEU_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ad9ee846d3eaafe37c4f174a21f04297">XDCFG_LOCK_SEC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#6403ffc7ea83ad5c6aa65ea9ac825125">XDCFG_LOCK_DBG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Config Register Bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#fe21a743c552654dbade4f1b7e1ae0e1">XDCFG_CFG_RFIFO_TH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#7b590dc190f1d9eb92c6a3e0c86a0cf2">XDCFG_CFG_WFIFO_TH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#5205d78cf9a437a79cc36f51df665f31">XDCFG_CFG_RCLK_EDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#17f8495bcd8aa145a96c33956f2bbb07">XDCFG_CFG_WCLK_EDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#5aafd9a456dec2246cee080d04b6c0f6">XDCFG_CFG_DISABLE_SRC_INC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#65a1ba0fe39e791e7c3316327be1ce00">XDCFG_CFG_DISABLE_DST_INC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Status/Mask Register Bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#e8a68fe23faa9da2cbc80a56dbccd171">XDCFG_IXR_PSS_GTS_USR_B_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#8e2db60f46af2c7aa7899a02bed0c069">XDCFG_IXR_PSS_FST_CFG_B_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#c70e16721593bdb6ed9c708879344125">XDCFG_IXR_PSS_GPWRDWN_B_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#798c81b284d2805ec28706e40677bede">XDCFG_IXR_PSS_GTS_CFG_B_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#61ce25e9d818552d4e9793a1bec9d4ab">XDCFG_IXR_PSS_CFG_RESET_B_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#4f91e1fdb42b5dbe994fbece6ded5148">XDCFG_IXR_AXI_WTO_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#2487d43916d960fdf5133ca5058a06e5">XDCFG_IXR_AXI_WERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#de6945f3326e4825d54c255384185288">XDCFG_IXR_AXI_RTO_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#5467735ba3388375c70b497fa4b56a66">XDCFG_IXR_AXI_RERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#6e3b5ed1c74c68bf31c07c8f9f67c295">XDCFG_IXR_RX_FIFO_OV_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#6a94a119abda05f4f96dc3014ae8c3f4">XDCFG_IXR_WR_FIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#0c02857faf56b6588404e5aa92ec2c7d">XDCFG_IXR_RD_FIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#1f39e769b8b0ead373c6b2e43d49b346">XDCFG_IXR_DMA_CMD_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#7d63f5074902d5c17e7215700f738b3d">XDCFG_IXR_DMA_Q_OV_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#9c78f09a852896e439e91c1a25772af9">XDCFG_IXR_DMA_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#4bc8a855c386c07edb8936c175db437c">XDCFG_IXR_D_P_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#d4da82706e91d04f3de7ff62c12eb8e3">XDCFG_IXR_P2D_LEN_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#1bd34b358e31913fc93984639adf40f6">XDCFG_IXR_PCFG_HMAC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#f79eb10f0e5bc4fc7d949debfc77578d">XDCFG_IXR_PCFG_SEU_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#6a5ec6c687a06d6cb4900f416b65f841">XDCFG_IXR_PCFG_POR_B_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#2d752deeef1822d9bc3e707e102a8379">XDCFG_IXR_PCFG_CFG_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#19f14e58bbd5808f770f91f5e9af6ed1">XDCFG_IXR_PCFG_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#02799512f8e15f802feea20703de1c5b">XDCFG_IXR_PCFG_INIT_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#2f670f1bbf81c0c74750cadfdca27895">XDCFG_IXR_PCFG_INIT_NE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Status Register Bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#9bd0d0caa8ab179f061b7750f79a2935">XDCFG_STATUS_DMA_CMD_Q_F_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#b9cec251c7048f5597957c72a0bd1749">XDCFG_STATUS_DMA_CMD_Q_E_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#242b6cbfe4a949f20404e759633a16f8">XDCFG_STATUS_DMA_DONE_CNT_MASK</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#2aa46b4226a39768c5c94227bb71c467">XDCFG_STATUS_RX_FIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x01F000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#f145e190075df61eb4b67de330077459">XDCFG_STATUS_TX_FIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x0007F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#54e8dc09b02a7e4c0becbe1608dd9f34">XDCFG_STATUS_PSS_GTS_USR_B</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a013fa0427239073a1dbece8c3cdee89">XDCFG_STATUS_PSS_FST_CFG_B</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#f5c91757885a61caff637880aa43b249">XDCFG_STATUS_PSS_GPWRDWN_B</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#e786b93022f4acc96f5e03f637ae834c">XDCFG_STATUS_PSS_GTS_CFG_B</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#54c248fb373883690165acb57fca698e">XDCFG_STATUS_SECURE_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#b461f3e75a83d9a2f753d602a850f259">XDCFG_STATUS_ILLEGAL_APB_ACCESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#d445b3ed348b6f1b802309afc6a9182b">XDCFG_STATUS_PSS_CFG_RESET_B</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#21374d0a4ea48a9d3f884dbdf3b6e0c6">XDCFG_STATUS_PCFG_INIT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#18e92d6b4cb6ad41f5e803ab0466ecaf">XDCFG_STATUS_EFUSE_BBRAM_KEY_DISABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#08bd97a382b447c6cce794280ae05af2">XDCFG_STATUS_EFUSE_SEC_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#69f187fcf6fb258c10aff20eaa7f9d61">XDCFG_STATUS_EFUSE_JTAG_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td colspan="2"><br><h2>DMA Source/Destination Transfer Length Register Bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#55524e2bad73967df53b1f216d522665">XDCFG_DMA_LEN_MASK</a>&nbsp;&nbsp;&nbsp;0x7FFFFFF</td></tr>

<tr><td colspan="2"><br><h2>Miscellaneous Control Register Bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#8a2441d9282d6180a0892002c968551b">XDCFG_MCTRL_PCAP_PS_VERSION_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#05dbf0ab5fd1058b38a040e98f914961">XDCFG_MCTRL_PCAP_PS_VERSION_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#f9cc976366f8df28a13a8b80e39e621a">XDCFG_MCTRL_PCAP_LPBK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td colspan="2"><br><h2>FIFO Threshold Bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#b736bfe5e8284252ac2149aa530e3169">XDCFG_CFG_FIFO_QUARTER</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#63c298cd7ce1627de65f5cf7e01abd02">XDCFG_CFG_FIFO_HALF</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#e7110ffb21b135a701dcacb0c224af4e">XDCFG_CFG_FIFO_3QUARTER</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#d0eeb84fc43db467e1c3c1d9427c3a5a">XDCFG_CFG_FIFO_EMPTY</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#af74e21531d64a48be414c5f8be764ed">XDCFG_DMA_INVALID_ADDRESS</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#c61974633ca5b1837b735e7ff35105b8">XDCFG_UNLOCK_DATA</a>&nbsp;&nbsp;&nbsp;0x757BDF0D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#abc1c47cbdb583feed6e82177bca860d">XDCFG_BASE_ADDRESS</a>&nbsp;&nbsp;&nbsp;0xF8007000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#f5e3baf7bf100f5a9c0a8f4eeab960d4">XDCFG_CONFIG_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x508</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#6bb4eb76a4c12a8bdc7f748d7cfdf7cf">XDcfg_ReadReg</a>(BaseAddr, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#854cdeb01190867df4a89483e103472c">XDcfg_WriteReg</a>(BaseAddr, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#b2c7bd3804ee1cc7d2c595bd18800441">XDcfg_ResetHw</a> (u32 BaseAddr)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="abc1c47cbdb583feed6e82177bca860d"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_BASE_ADDRESS" ref="abc1c47cbdb583feed6e82177bca860d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_BASE_ADDRESS&nbsp;&nbsp;&nbsp;0xF8007000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Config base address     </td>
  </tr>
</table>
<a class="anchor" name="65a1ba0fe39e791e7c3316327be1ce00"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_DISABLE_DST_INC_MASK" ref="65a1ba0fe39e791e7c3316327be1ce00" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_DISABLE_DST_INC_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable Destination address increment mask     </td>
  </tr>
</table>
<a class="anchor" name="5aafd9a456dec2246cee080d04b6c0f6"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_DISABLE_SRC_INC_MASK" ref="5aafd9a456dec2246cee080d04b6c0f6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_DISABLE_SRC_INC_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable Source address increment mask     </td>
  </tr>
</table>
<a class="anchor" name="e7110ffb21b135a701dcacb0c224af4e"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_FIFO_3QUARTER" ref="e7110ffb21b135a701dcacb0c224af4e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_FIFO_3QUARTER&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
3/4 empty     </td>
  </tr>
</table>
<a class="anchor" name="d0eeb84fc43db467e1c3c1d9427c3a5a"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_FIFO_EMPTY" ref="d0eeb84fc43db467e1c3c1d9427c3a5a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_FIFO_EMPTY&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Empty     </td>
  </tr>
</table>
<a class="anchor" name="63c298cd7ce1627de65f5cf7e01abd02"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_FIFO_HALF" ref="63c298cd7ce1627de65f5cf7e01abd02" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_FIFO_HALF&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Half empty     </td>
  </tr>
</table>
<a class="anchor" name="b736bfe5e8284252ac2149aa530e3169"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_FIFO_QUARTER" ref="b736bfe5e8284252ac2149aa530e3169" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_FIFO_QUARTER&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Quarter empty     </td>
  </tr>
</table>
<a class="anchor" name="b1c87daa5a0a6bfba349ae74608f9649"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_OFFSET" ref="b1c87daa5a0a6bfba349ae74608f9649" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Configuration Register     </td>
  </tr>
</table>
<a class="anchor" name="5205d78cf9a437a79cc36f51df665f31"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_RCLK_EDGE_MASK" ref="5205d78cf9a437a79cc36f51df665f31" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_RCLK_EDGE_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read data active clock edge     </td>
  </tr>
</table>
<a class="anchor" name="fe21a743c552654dbade4f1b7e1ae0e1"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_RFIFO_TH_MASK" ref="fe21a743c552654dbade4f1b7e1ae0e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_RFIFO_TH_MASK&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read FIFO Threshold Mask     </td>
  </tr>
</table>
<a class="anchor" name="17f8495bcd8aa145a96c33956f2bbb07"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_WCLK_EDGE_MASK" ref="17f8495bcd8aa145a96c33956f2bbb07" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_WCLK_EDGE_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write data active clock edge     </td>
  </tr>
</table>
<a class="anchor" name="7b590dc190f1d9eb92c6a3e0c86a0cf2"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_WFIFO_TH_MASK" ref="7b590dc190f1d9eb92c6a3e0c86a0cf2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CFG_WFIFO_TH_MASK&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write FIFO Threshold Mask     </td>
  </tr>
</table>
<a class="anchor" name="f5e3baf7bf100f5a9c0a8f4eeab960d4"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CONFIG_RESET_VALUE" ref="f5e3baf7bf100f5a9c0a8f4eeab960d4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CONFIG_RESET_VALUE&nbsp;&nbsp;&nbsp;0x508          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Config reg reset value     </td>
  </tr>
</table>
<a class="anchor" name="0b8d5bcd0ef570db315f28fcdad8205b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_DAP_EN_MASK" ref="0b8d5bcd0ef570db315f28fcdad8205b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_DAP_EN_MASK&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DAP Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="c399ac939a4c48e4ebe2ce38afbd2df4"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_DBGEN_MASK" ref="c399ac939a4c48e4ebe2ce38afbd2df4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_DBGEN_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Invasive Debug Enable     </td>
  </tr>
</table>
<a class="anchor" name="662d3dd48a3e212ed518e317e4bb4c8c"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_FORCE_RST_MASK" ref="662d3dd48a3e212ed518e317e4bb4c8c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_FORCE_RST_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Force into Secure Reset     </td>
  </tr>
</table>
<a class="anchor" name="40bb9e0db07b8f58bee42952b031ef70"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_JTAG_CHAIN_DIS_MASK" ref="40bb9e0db07b8f58bee42952b031ef70" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_JTAG_CHAIN_DIS_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
JTAG Chain Disable     </td>
  </tr>
</table>
<a class="anchor" name="5581e11d5826142fb02da34ee5151bac"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_MULTIBOOT_EN_MASK" ref="5581e11d5826142fb02da34ee5151bac" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_MULTIBOOT_EN_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Multiboot Enable     </td>
  </tr>
</table>
<a class="anchor" name="d77144ef518f9a37a3e8374cbd7f9223"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_NIDEN_MASK" ref="d77144ef518f9a37a3e8374cbd7f9223" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_NIDEN_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Non-Invasive Debug Enable     </td>
  </tr>
</table>
<a class="anchor" name="40a985abb92b59e39be4f7ef10e442eb"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_OFFSET" ref="40a985abb92b59e39be4f7ef10e442eb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control Register     </td>
  </tr>
</table>
<a class="anchor" name="cff2e10259382eccc1c961cfef065475"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCAP_MODE_MASK" ref="cff2e10259382eccc1c961cfef065475" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_PCAP_MODE_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable PCAP     </td>
  </tr>
</table>
<a class="anchor" name="f109e7cfbb52402a81738545339a8ed8"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCAP_PR_MASK" ref="f109e7cfbb52402a81738545339a8ed8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_PCAP_PR_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable PCAP for PR     </td>
  </tr>
</table>
<a class="anchor" name="22f032d36ad5587da08a67d51e9de261"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCAP_RATE_EN_MASK" ref="22f032d36ad5587da08a67d51e9de261" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_PCAP_RATE_EN_MASK&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable PCAP send data to FPGA every 4 PCAP cycles     </td>
  </tr>
</table>
<a class="anchor" name="e26b7720a13f9e65cd126ab2478240fa"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCFG_AES_EN_MASK" ref="e26b7720a13f9e65cd126ab2478240fa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_PCFG_AES_EN_MASK&nbsp;&nbsp;&nbsp;0x00000E00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AES Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="68f9999ffb9d27a1e557c31832abc346"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCFG_AES_FUSE_MASK" ref="68f9999ffb9d27a1e557c31832abc346" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_PCFG_AES_FUSE_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AES key source     </td>
  </tr>
</table>
<a class="anchor" name="81030d719b56a7df0f638584cebf92c4"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCFG_POR_CNT_4K_MASK" ref="81030d719b56a7df0f638584cebf92c4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_PCFG_POR_CNT_4K_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control PL POR timer     </td>
  </tr>
</table>
<a class="anchor" name="c49f9f2d9418500fe9d2a0158930a190"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCFG_PROG_B_MASK" ref="c49f9f2d9418500fe9d2a0158930a190" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_PCFG_PROG_B_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Program signal to Reset FPGA     </td>
  </tr>
</table>
<a class="anchor" name="866c7aee016da08614541c3d2a669507"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_SEC_EN_MASK" ref="866c7aee016da08614541c3d2a669507" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_SEC_EN_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Secure/Non Secure Status mask     </td>
  </tr>
</table>
<a class="anchor" name="e3c5596096561b2f93f599dda5e722fb"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_SEU_EN_MASK" ref="e3c5596096561b2f93f599dda5e722fb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_SEU_EN_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SEU Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="f85cd1bc3f71de924d460ca17e2575ca"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_SPIDEN_MASK" ref="f85cd1bc3f71de924d460ca17e2575ca" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_SPIDEN_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Secure Invasive Debug Enable     </td>
  </tr>
</table>
<a class="anchor" name="d15f1e9e066ca8362c3ae5d58764dcc6"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_SPNIDEN_MASK" ref="d15f1e9e066ca8362c3ae5d58764dcc6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_SPNIDEN_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Secure Non Invasive Debug Enable     </td>
  </tr>
</table>
<a class="anchor" name="9b652a45d4d26e0534fae5c32d5455ff"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_USER_MODE_MASK" ref="9b652a45d4d26e0534fae5c32d5455ff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_CTRL_USER_MODE_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User Mode Mask     </td>
  </tr>
</table>
<a class="anchor" name="432b5bb7605e08bc55c7b85d7f96df3b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_DEST_ADDR_OFFSET" ref="432b5bb7605e08bc55c7b85d7f96df3b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_DMA_DEST_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x1C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA Destination Address Reg     </td>
  </tr>
</table>
<a class="anchor" name="0b34213b6cc3a1b4b4c115af9fd08725"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_DEST_LEN_OFFSET" ref="0b34213b6cc3a1b4b4c115af9fd08725" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_DMA_DEST_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA Destination Transfer     </td>
  </tr>
</table>
<a class="anchor" name="af74e21531d64a48be414c5f8be764ed"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_INVALID_ADDRESS" ref="af74e21531d64a48be414c5f8be764ed" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_DMA_INVALID_ADDRESS&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Invalid DMA address     </td>
  </tr>
</table>
<a class="anchor" name="55524e2bad73967df53b1f216d522665"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_LEN_MASK" ref="55524e2bad73967df53b1f216d522665" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_DMA_LEN_MASK&nbsp;&nbsp;&nbsp;0x7FFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Length Mask     </td>
  </tr>
</table>
<a class="anchor" name="cc9a9557f89ac564486d4f66941f0572"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_SRC_ADDR_OFFSET" ref="cc9a9557f89ac564486d4f66941f0572" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_DMA_SRC_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA Source Address Register     </td>
  </tr>
</table>
<a class="anchor" name="a4de0c14fb1dd9686271dde6440aef58"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_SRC_LEN_OFFSET" ref="a4de0c14fb1dd9686271dde6440aef58" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_DMA_SRC_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA Source Transfer Length     </td>
  </tr>
</table>
<a class="anchor" name="a8c927d60dfe38b2255aeaaa6c47ac5e"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_INT_MASK_OFFSET" ref="a8c927d60dfe38b2255aeaaa6c47ac5e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_INT_MASK_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Mask Register     </td>
  </tr>
</table>
<a class="anchor" name="35af4e8ca4929252f72184fd923b84b7"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_INT_STS_OFFSET" ref="35af4e8ca4929252f72184fd923b84b7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_INT_STS_OFFSET&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Status Register     </td>
  </tr>
</table>
<a class="anchor" name="5467735ba3388375c70b497fa4b56a66"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_AXI_RERR_MASK" ref="5467735ba3388375c70b497fa4b56a66" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_AXI_RERR_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXI Read response error     </td>
  </tr>
</table>
<a class="anchor" name="de6945f3326e4825d54c255384185288"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_AXI_RTO_MASK" ref="de6945f3326e4825d54c255384185288" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_AXI_RTO_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXI Read Address or response timeout     </td>
  </tr>
</table>
<a class="anchor" name="2487d43916d960fdf5133ca5058a06e5"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_AXI_WERR_MASK" ref="2487d43916d960fdf5133ca5058a06e5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_AXI_WERR_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXI Write response error     </td>
  </tr>
</table>
<a class="anchor" name="4f91e1fdb42b5dbe994fbece6ded5148"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_AXI_WTO_MASK" ref="4f91e1fdb42b5dbe994fbece6ded5148" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_AXI_WTO_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXI Write Address or Data or response timeout     </td>
  </tr>
</table>
<a class="anchor" name="4bc8a855c386c07edb8936c175db437c"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_D_P_DONE_MASK" ref="4bc8a855c386c07edb8936c175db437c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_D_P_DONE_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA and PCAP transfers Done     </td>
  </tr>
</table>
<a class="anchor" name="1f39e769b8b0ead373c6b2e43d49b346"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_DMA_CMD_ERR_MASK" ref="1f39e769b8b0ead373c6b2e43d49b346" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_DMA_CMD_ERR_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Illegal DMA command     </td>
  </tr>
</table>
<a class="anchor" name="9c78f09a852896e439e91c1a25772af9"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_DMA_DONE_MASK" ref="9c78f09a852896e439e91c1a25772af9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_DMA_DONE_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA Command Done     </td>
  </tr>
</table>
<a class="anchor" name="7d63f5074902d5c17e7215700f738b3d"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_DMA_Q_OV_MASK" ref="7d63f5074902d5c17e7215700f738b3d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_DMA_Q_OV_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA command queue overflow     </td>
  </tr>
</table>
<a class="anchor" name="d4da82706e91d04f3de7ff62c12eb8e3"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_P2D_LEN_ERR_MASK" ref="d4da82706e91d04f3de7ff62c12eb8e3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_P2D_LEN_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCAP to DMA transfer length error     </td>
  </tr>
</table>
<a class="anchor" name="2d752deeef1822d9bc3e707e102a8379"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_CFG_RST_MASK" ref="2d752deeef1822d9bc3e707e102a8379" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PCFG_CFG_RST_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FPGA Reset mask     </td>
  </tr>
</table>
<a class="anchor" name="19f14e58bbd5808f770f91f5e9af6ed1"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_DONE_MASK" ref="19f14e58bbd5808f770f91f5e9af6ed1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PCFG_DONE_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Done Signal Mask     </td>
  </tr>
</table>
<a class="anchor" name="1bd34b358e31913fc93984639adf40f6"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_HMAC_ERR_MASK" ref="1bd34b358e31913fc93984639adf40f6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PCFG_HMAC_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
HMAC error mask     </td>
  </tr>
</table>
<a class="anchor" name="2f670f1bbf81c0c74750cadfdca27895"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_INIT_NE_MASK" ref="2f670f1bbf81c0c74750cadfdca27895" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PCFG_INIT_NE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Detect Negative edge of Init Signal     </td>
  </tr>
</table>
<a class="anchor" name="02799512f8e15f802feea20703de1c5b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_INIT_PE_MASK" ref="02799512f8e15f802feea20703de1c5b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PCFG_INIT_PE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Detect Positive edge of Init Signal     </td>
  </tr>
</table>
<a class="anchor" name="6a5ec6c687a06d6cb4900f416b65f841"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_POR_B_MASK" ref="6a5ec6c687a06d6cb4900f416b65f841" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PCFG_POR_B_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FPGA POR mask     </td>
  </tr>
</table>
<a class="anchor" name="f79eb10f0e5bc4fc7d949debfc77578d"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_SEU_ERR_MASK" ref="f79eb10f0e5bc4fc7d949debfc77578d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PCFG_SEU_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SEU Error mask     </td>
  </tr>
</table>
<a class="anchor" name="61ce25e9d818552d4e9793a1bec9d4ab"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_CFG_RESET_B_MASK" ref="61ce25e9d818552d4e9793a1bec9d4ab" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PSS_CFG_RESET_B_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PL configuration reset     </td>
  </tr>
</table>
<a class="anchor" name="8e2db60f46af2c7aa7899a02bed0c069"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_FST_CFG_B_MASK" ref="8e2db60f46af2c7aa7899a02bed0c069" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PSS_FST_CFG_B_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
First configuration done     </td>
  </tr>
</table>
<a class="anchor" name="c70e16721593bdb6ed9c708879344125"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_GPWRDWN_B_MASK" ref="c70e16721593bdb6ed9c708879344125" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PSS_GPWRDWN_B_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Global power down     </td>
  </tr>
</table>
<a class="anchor" name="798c81b284d2805ec28706e40677bede"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_GTS_CFG_B_MASK" ref="798c81b284d2805ec28706e40677bede" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PSS_GTS_CFG_B_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tri-state IO during configuration     </td>
  </tr>
</table>
<a class="anchor" name="e8a68fe23faa9da2cbc80a56dbccd171"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_GTS_USR_B_MASK" ref="e8a68fe23faa9da2cbc80a56dbccd171" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_PSS_GTS_USR_B_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tri-state IO during HIZ     </td>
  </tr>
</table>
<a class="anchor" name="0c02857faf56b6588404e5aa92ec2c7d"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_RD_FIFO_LVL_MASK" ref="0c02857faf56b6588404e5aa92ec2c7d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_RD_FIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx FIFO greater than threshold     </td>
  </tr>
</table>
<a class="anchor" name="6e3b5ed1c74c68bf31c07c8f9f67c295"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_RX_FIFO_OV_MASK" ref="6e3b5ed1c74c68bf31c07c8f9f67c295" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_RX_FIFO_OV_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx FIFO Overflow     </td>
  </tr>
</table>
<a class="anchor" name="6a94a119abda05f4f96dc3014ae8c3f4"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_WR_FIFO_LVL_MASK" ref="6a94a119abda05f4f96dc3014ae8c3f4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_IXR_WR_FIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx FIFO less than threshold     </td>
  </tr>
</table>
<a class="anchor" name="bf12634725683258e682e4e98d7732ff"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_AES_EFUSE_MASK" ref="bf12634725683258e682e4e98d7732ff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_LOCK_AES_EFUSE_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lock AES Efuse bit     </td>
  </tr>
</table>
<a class="anchor" name="0a052c190b72daacb8a4855f6e009a5a"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_AES_EN_MASK" ref="0a052c190b72daacb8a4855f6e009a5a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_LOCK_AES_EN_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lock AES_EN update     </td>
  </tr>
</table>
<a class="anchor" name="6403ffc7ea83ad5c6aa65ea9ac825125"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_DBG_MASK" ref="6403ffc7ea83ad5c6aa65ea9ac825125" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_LOCK_DBG_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This bit locks security config including: DAP_En, DBGEN,, NIDEN, SPNIEN     </td>
  </tr>
</table>
<a class="anchor" name="207608624a4601433b59e990c2cc1895"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_OFFSET" ref="207608624a4601433b59e990c2cc1895" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_LOCK_OFFSET&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lock Register     </td>
  </tr>
</table>
<a class="anchor" name="ad9ee846d3eaafe37c4f174a21f04297"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_SEC_MASK" ref="ad9ee846d3eaafe37c4f174a21f04297" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_LOCK_SEC_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lock SEC_EN and USER_MODE     </td>
  </tr>
</table>
<a class="anchor" name="18d48604747527fc7080deb8c51d3d21"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_SEU_MASK" ref="18d48604747527fc7080deb8c51d3d21" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_LOCK_SEU_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lock SEU_En update     </td>
  </tr>
</table>
<a class="anchor" name="7a183c9c2fc60a4634bfe4a46d6b6abe"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MCTRL_OFFSET" ref="7a183c9c2fc60a4634bfe4a46d6b6abe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_MCTRL_OFFSET&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Miscellaneous Control Reg     </td>
  </tr>
</table>
<a class="anchor" name="f9cc976366f8df28a13a8b80e39e621a"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MCTRL_PCAP_LPBK_MASK" ref="f9cc976366f8df28a13a8b80e39e621a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_MCTRL_PCAP_LPBK_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCAP loopback mask     </td>
  </tr>
</table>
<a class="anchor" name="8a2441d9282d6180a0892002c968551b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MCTRL_PCAP_PS_VERSION_MASK" ref="8a2441d9282d6180a0892002c968551b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_MCTRL_PCAP_PS_VERSION_MASK&nbsp;&nbsp;&nbsp;0xF0000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PS Version Mask     </td>
  </tr>
</table>
<a class="anchor" name="05dbf0ab5fd1058b38a040e98f914961"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MCTRL_PCAP_PS_VERSION_SHIFT" ref="05dbf0ab5fd1058b38a040e98f914961" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_MCTRL_PCAP_PS_VERSION_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PS Version Shift     </td>
  </tr>
</table>
<a class="anchor" name="9468fc15884a23ec164b5e9a161b5292"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MULTIBOOT_ADDR_OFFSET" ref="9468fc15884a23ec164b5e9a161b5292" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_MULTIBOOT_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x2C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Multi BootAddress Pointer     </td>
  </tr>
</table>
<a class="anchor" name="6bb4eb76a4c12a8bdc7f748d7cfdf7cf"></a><!-- doxytag: member="xdevcfg_hw.h::XDcfg_ReadReg" ref="6bb4eb76a4c12a8bdc7f748d7cfdf7cf" args="(BaseAddr, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDcfg_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddr,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdevcfg__hw_8h.html#6bb4eb76a4c12a8bdc7f748d7cfdf7cf">XDcfg_ReadReg(u32 BaseAddr, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="2dea818d3c1789862b5d3036836693c2"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_ROM_SHADOW_OFFSET" ref="2dea818d3c1789862b5d3036836693c2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_ROM_SHADOW_OFFSET&nbsp;&nbsp;&nbsp;0x28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA ROM Shadow Register     </td>
  </tr>
</table>
<a class="anchor" name="b9cec251c7048f5597957c72a0bd1749"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_DMA_CMD_Q_E_MASK" ref="b9cec251c7048f5597957c72a0bd1749" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_DMA_CMD_Q_E_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA command Queue empty     </td>
  </tr>
</table>
<a class="anchor" name="9bd0d0caa8ab179f061b7750f79a2935"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_DMA_CMD_Q_F_MASK" ref="9bd0d0caa8ab179f061b7750f79a2935" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_DMA_CMD_Q_F_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA command Queue full     </td>
  </tr>
</table>
<a class="anchor" name="242b6cbfe4a949f20404e759633a16f8"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_DMA_DONE_CNT_MASK" ref="242b6cbfe4a949f20404e759633a16f8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_DMA_DONE_CNT_MASK&nbsp;&nbsp;&nbsp;0x30000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of completed DMA transfers     </td>
  </tr>
</table>
<a class="anchor" name="18e92d6b4cb6ad41f5e803ab0466ecaf"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_EFUSE_BBRAM_KEY_DISABLE_MASK" ref="18e92d6b4cb6ad41f5e803ab0466ecaf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_EFUSE_BBRAM_KEY_DISABLE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BBRAM key disable     </td>
  </tr>
</table>
<a class="anchor" name="69f187fcf6fb258c10aff20eaa7f9d61"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_EFUSE_JTAG_DIS_MASK" ref="69f187fcf6fb258c10aff20eaa7f9d61" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_EFUSE_JTAG_DIS_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
EFuse JTAG Disable status     </td>
  </tr>
</table>
<a class="anchor" name="08bd97a382b447c6cce794280ae05af2"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_EFUSE_SEC_EN_MASK" ref="08bd97a382b447c6cce794280ae05af2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_EFUSE_SEC_EN_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Efuse Security Enable Status     </td>
  </tr>
</table>
<a class="anchor" name="b461f3e75a83d9a2f753d602a850f259"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_ILLEGAL_APB_ACCESS_MASK" ref="b461f3e75a83d9a2f753d602a850f259" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_ILLEGAL_APB_ACCESS_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Illegal APB access     </td>
  </tr>
</table>
<a class="anchor" name="3a8743b1e56420ed548070b03f36cfaf"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_OFFSET" ref="3a8743b1e56420ed548070b03f36cfaf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Register     </td>
  </tr>
</table>
<a class="anchor" name="21374d0a4ea48a9d3f884dbdf3b6e0c6"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PCFG_INIT_MASK" ref="21374d0a4ea48a9d3f884dbdf3b6e0c6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_PCFG_INIT_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FPGA Init Status     </td>
  </tr>
</table>
<a class="anchor" name="d445b3ed348b6f1b802309afc6a9182b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_CFG_RESET_B" ref="d445b3ed348b6f1b802309afc6a9182b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_PSS_CFG_RESET_B&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PL config reset status     </td>
  </tr>
</table>
<a class="anchor" name="a013fa0427239073a1dbece8c3cdee89"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_FST_CFG_B" ref="a013fa0427239073a1dbece8c3cdee89" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_PSS_FST_CFG_B&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
First PL config done     </td>
  </tr>
</table>
<a class="anchor" name="f5c91757885a61caff637880aa43b249"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_GPWRDWN_B" ref="f5c91757885a61caff637880aa43b249" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_PSS_GPWRDWN_B&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Global power down     </td>
  </tr>
</table>
<a class="anchor" name="e786b93022f4acc96f5e03f637ae834c"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_GTS_CFG_B" ref="e786b93022f4acc96f5e03f637ae834c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_PSS_GTS_CFG_B&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tri-state IO during config     </td>
  </tr>
</table>
<a class="anchor" name="54e8dc09b02a7e4c0becbe1608dd9f34"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_GTS_USR_B" ref="54e8dc09b02a7e4c0becbe1608dd9f34" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_PSS_GTS_USR_B&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tri-state IO during HIZ     </td>
  </tr>
</table>
<a class="anchor" name="2aa46b4226a39768c5c94227bb71c467"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_RX_FIFO_LVL_MASK" ref="2aa46b4226a39768c5c94227bb71c467" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_RX_FIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x01F000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx FIFO level     </td>
  </tr>
</table>
<a class="anchor" name="54c248fb373883690165acb57fca698e"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_SECURE_RST_MASK" ref="54c248fb373883690165acb57fca698e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_SECURE_RST_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Secure Reset POR Status     </td>
  </tr>
</table>
<a class="anchor" name="f145e190075df61eb4b67de330077459"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_TX_FIFO_LVL_MASK" ref="f145e190075df61eb4b67de330077459" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_STATUS_TX_FIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x0007F000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx FIFO level     </td>
  </tr>
</table>
<a class="anchor" name="47eed6f0b888bf639d684fb93ddde29d"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_SW_ID_OFFSET" ref="47eed6f0b888bf639d684fb93ddde29d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_SW_ID_OFFSET&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Software ID Register     </td>
  </tr>
</table>
<a class="anchor" name="c61974633ca5b1837b735e7ff35105b8"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_UNLOCK_DATA" ref="c61974633ca5b1837b735e7ff35105b8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_UNLOCK_DATA&nbsp;&nbsp;&nbsp;0x757BDF0D          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
First APB access data     </td>
  </tr>
</table>
<a class="anchor" name="1a09d280d1acfafefa1396dceb0a5fbd"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_UNLOCK_OFFSET" ref="1a09d280d1acfafefa1396dceb0a5fbd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDCFG_UNLOCK_OFFSET&nbsp;&nbsp;&nbsp;0x34          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Unlock Register     </td>
  </tr>
</table>
<a class="anchor" name="854cdeb01190867df4a89483e103472c"></a><!-- doxytag: member="xdevcfg_hw.h::XDcfg_WriteReg" ref="854cdeb01190867df4a89483e103472c" args="(BaseAddr, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XDcfg_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddr,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write to the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdevcfg__hw_8h.html#854cdeb01190867df4a89483e103472c">XDcfg_WriteReg(u32 BaseAddr, u32 RegOffset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="b2c7bd3804ee1cc7d2c595bd18800441"></a><!-- doxytag: member="xdevcfg_hw.h::XDcfg_ResetHw" ref="b2c7bd3804ee1cc7d2c595bd18800441" args="(u32 BaseAddr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XDcfg_ResetHw           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>BaseAddr</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function perform the reset sequence to the given devcfg interface by configuring the appropriate control bits in the devcfg specifc registers the devcfg reset squence involves the following steps Disable all the interuupts Clear the status Update relevant config registers with reset values Disbale the looopback mode and pcap rate enable<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>of the interface</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>N/A</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>This function will not modify the slcr registers that are relavant for devcfg controller </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
