Classic Timing Analyzer report for move8
Fri Apr 01 14:04:25 2016
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.066 ns                                       ; IN[6]                    ; control:inst|data_out[6] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.971 ns                                       ; control:inst|data_out[1] ; OUT[1]                   ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.841 ns                                       ; s0                       ; control:inst|data_out[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[2] ; control:inst|data_out[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[2] ; control:inst|data_out[3] ; clk        ; clk      ; None                        ; None                      ; 1.530 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[1] ; control:inst|data_out[2] ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[7] ; control:inst|data_out[0] ; clk        ; clk      ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[3] ; control:inst|data_out[4] ; clk        ; clk      ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[6] ; control:inst|data_out[5] ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[2] ; control:inst|data_out[1] ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[5] ; control:inst|data_out[6] ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[0] ; control:inst|data_out[1] ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[6] ; control:inst|data_out[7] ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[4] ; control:inst|data_out[3] ; clk        ; clk      ; None                        ; None                      ; 1.145 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[3] ; control:inst|data_out[2] ; clk        ; clk      ; None                        ; None                      ; 0.935 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[1] ; control:inst|data_out[0] ; clk        ; clk      ; None                        ; None                      ; 0.932 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[0] ; control:inst|data_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[7] ; control:inst|data_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[5] ; control:inst|data_out[4] ; clk        ; clk      ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|data_out[4] ; control:inst|data_out[5] ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                       ; To Clock ;
+-------+--------------+------------+-------+--------------------------+----------+
; N/A   ; None         ; 4.066 ns   ; IN[6] ; control:inst|data_out[6] ; clk      ;
; N/A   ; None         ; 4.063 ns   ; IN[7] ; control:inst|data_out[7] ; clk      ;
; N/A   ; None         ; 3.984 ns   ; IN[5] ; control:inst|data_out[5] ; clk      ;
; N/A   ; None         ; 3.731 ns   ; IN[1] ; control:inst|data_out[1] ; clk      ;
; N/A   ; None         ; 3.678 ns   ; IN[2] ; control:inst|data_out[2] ; clk      ;
; N/A   ; None         ; 3.666 ns   ; IN[3] ; control:inst|data_out[3] ; clk      ;
; N/A   ; None         ; 3.643 ns   ; IN[4] ; control:inst|data_out[4] ; clk      ;
; N/A   ; None         ; 3.253 ns   ; IN[0] ; control:inst|data_out[0] ; clk      ;
; N/A   ; None         ; 0.922 ns   ; s1    ; control:inst|data_out[7] ; clk      ;
; N/A   ; None         ; 0.922 ns   ; s1    ; control:inst|data_out[0] ; clk      ;
; N/A   ; None         ; 0.922 ns   ; s1    ; control:inst|data_out[6] ; clk      ;
; N/A   ; None         ; 0.922 ns   ; s1    ; control:inst|data_out[1] ; clk      ;
; N/A   ; None         ; 0.922 ns   ; s1    ; control:inst|data_out[2] ; clk      ;
; N/A   ; None         ; 0.922 ns   ; s1    ; control:inst|data_out[5] ; clk      ;
; N/A   ; None         ; 0.922 ns   ; s1    ; control:inst|data_out[3] ; clk      ;
; N/A   ; None         ; 0.922 ns   ; s1    ; control:inst|data_out[4] ; clk      ;
; N/A   ; None         ; 0.513 ns   ; s0    ; control:inst|data_out[7] ; clk      ;
; N/A   ; None         ; 0.513 ns   ; s0    ; control:inst|data_out[0] ; clk      ;
; N/A   ; None         ; 0.513 ns   ; s0    ; control:inst|data_out[6] ; clk      ;
; N/A   ; None         ; 0.513 ns   ; s0    ; control:inst|data_out[1] ; clk      ;
; N/A   ; None         ; 0.513 ns   ; s0    ; control:inst|data_out[2] ; clk      ;
; N/A   ; None         ; 0.513 ns   ; s0    ; control:inst|data_out[5] ; clk      ;
; N/A   ; None         ; 0.513 ns   ; s0    ; control:inst|data_out[3] ; clk      ;
; N/A   ; None         ; 0.513 ns   ; s0    ; control:inst|data_out[4] ; clk      ;
+-------+--------------+------------+-------+--------------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+--------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To     ; From Clock ;
+-------+--------------+------------+--------------------------+--------+------------+
; N/A   ; None         ; 9.971 ns   ; control:inst|data_out[1] ; OUT[1] ; clk        ;
; N/A   ; None         ; 9.627 ns   ; control:inst|data_out[2] ; OUT[2] ; clk        ;
; N/A   ; None         ; 9.618 ns   ; control:inst|data_out[0] ; OUT[0] ; clk        ;
; N/A   ; None         ; 9.367 ns   ; control:inst|data_out[4] ; OUT[4] ; clk        ;
; N/A   ; None         ; 9.250 ns   ; control:inst|data_out[3] ; OUT[3] ; clk        ;
; N/A   ; None         ; 9.230 ns   ; control:inst|data_out[5] ; OUT[5] ; clk        ;
; N/A   ; None         ; 8.517 ns   ; control:inst|data_out[6] ; OUT[6] ; clk        ;
; N/A   ; None         ; 8.504 ns   ; control:inst|data_out[7] ; OUT[7] ; clk        ;
+-------+--------------+------------+--------------------------+--------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                       ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; N/A           ; None        ; 0.841 ns  ; s0    ; control:inst|data_out[2] ; clk      ;
; N/A           ; None        ; 0.830 ns  ; s0    ; control:inst|data_out[7] ; clk      ;
; N/A           ; None        ; 0.830 ns  ; s0    ; control:inst|data_out[0] ; clk      ;
; N/A           ; None        ; 0.829 ns  ; s0    ; control:inst|data_out[4] ; clk      ;
; N/A           ; None        ; 0.828 ns  ; s0    ; control:inst|data_out[1] ; clk      ;
; N/A           ; None        ; 0.827 ns  ; s0    ; control:inst|data_out[6] ; clk      ;
; N/A           ; None        ; 0.827 ns  ; s0    ; control:inst|data_out[3] ; clk      ;
; N/A           ; None        ; 0.438 ns  ; s1    ; control:inst|data_out[7] ; clk      ;
; N/A           ; None        ; 0.438 ns  ; s1    ; control:inst|data_out[0] ; clk      ;
; N/A           ; None        ; 0.438 ns  ; s1    ; control:inst|data_out[6] ; clk      ;
; N/A           ; None        ; 0.438 ns  ; s1    ; control:inst|data_out[1] ; clk      ;
; N/A           ; None        ; 0.438 ns  ; s1    ; control:inst|data_out[2] ; clk      ;
; N/A           ; None        ; 0.438 ns  ; s1    ; control:inst|data_out[5] ; clk      ;
; N/A           ; None        ; 0.438 ns  ; s1    ; control:inst|data_out[3] ; clk      ;
; N/A           ; None        ; 0.438 ns  ; s1    ; control:inst|data_out[4] ; clk      ;
; N/A           ; None        ; 0.367 ns  ; s0    ; control:inst|data_out[5] ; clk      ;
; N/A           ; None        ; -2.987 ns ; IN[0] ; control:inst|data_out[0] ; clk      ;
; N/A           ; None        ; -3.377 ns ; IN[4] ; control:inst|data_out[4] ; clk      ;
; N/A           ; None        ; -3.400 ns ; IN[3] ; control:inst|data_out[3] ; clk      ;
; N/A           ; None        ; -3.412 ns ; IN[2] ; control:inst|data_out[2] ; clk      ;
; N/A           ; None        ; -3.465 ns ; IN[1] ; control:inst|data_out[1] ; clk      ;
; N/A           ; None        ; -3.718 ns ; IN[5] ; control:inst|data_out[5] ; clk      ;
; N/A           ; None        ; -3.797 ns ; IN[7] ; control:inst|data_out[7] ; clk      ;
; N/A           ; None        ; -3.800 ns ; IN[6] ; control:inst|data_out[6] ; clk      ;
+---------------+-------------+-----------+-------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Fri Apr 01 14:04:25 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off move8 -c move8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 360.1 MHz between source register "control:inst|data_out[2]" and destination register "control:inst|data_out[3]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.530 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y13_N3; Fanout = 3; REG Node = 'control:inst|data_out[2]'
            Info: 2: + IC(0.771 ns) + CELL(0.651 ns) = 1.422 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'control:inst|data_out[3]~452'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.530 ns; Loc. = LCFF_X8_Y13_N17; Fanout = 3; REG Node = 'control:inst|data_out[3]'
            Info: Total cell delay = 0.759 ns ( 49.61 % )
            Info: Total interconnect delay = 0.771 ns ( 50.39 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 4.043 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'clk'
                Info: 2: + IC(2.432 ns) + CELL(0.666 ns) = 4.043 ns; Loc. = LCFF_X8_Y13_N17; Fanout = 3; REG Node = 'control:inst|data_out[3]'
                Info: Total cell delay = 1.611 ns ( 39.85 % )
                Info: Total interconnect delay = 2.432 ns ( 60.15 % )
            Info: - Longest clock path from clock "clk" to source register is 4.043 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'clk'
                Info: 2: + IC(2.432 ns) + CELL(0.666 ns) = 4.043 ns; Loc. = LCFF_X8_Y13_N3; Fanout = 3; REG Node = 'control:inst|data_out[2]'
                Info: Total cell delay = 1.611 ns ( 39.85 % )
                Info: Total interconnect delay = 2.432 ns ( 60.15 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "control:inst|data_out[6]" (data pin = "IN[6]", clock pin = "clk") is 4.066 ns
    Info: + Longest pin to register delay is 8.149 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'IN[6]'
        Info: 2: + IC(6.427 ns) + CELL(0.650 ns) = 8.041 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 1; COMB Node = 'control:inst|data_out[6]~449'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.149 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 3; REG Node = 'control:inst|data_out[6]'
        Info: Total cell delay = 1.722 ns ( 21.13 % )
        Info: Total interconnect delay = 6.427 ns ( 78.87 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 4.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(2.432 ns) + CELL(0.666 ns) = 4.043 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 3; REG Node = 'control:inst|data_out[6]'
        Info: Total cell delay = 1.611 ns ( 39.85 % )
        Info: Total interconnect delay = 2.432 ns ( 60.15 % )
Info: tco from clock "clk" to destination pin "OUT[1]" through register "control:inst|data_out[1]" is 9.971 ns
    Info: + Longest clock path from clock "clk" to source register is 4.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(2.432 ns) + CELL(0.666 ns) = 4.043 ns; Loc. = LCFF_X8_Y13_N21; Fanout = 3; REG Node = 'control:inst|data_out[1]'
        Info: Total cell delay = 1.611 ns ( 39.85 % )
        Info: Total interconnect delay = 2.432 ns ( 60.15 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.624 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y13_N21; Fanout = 3; REG Node = 'control:inst|data_out[1]'
        Info: 2: + IC(2.388 ns) + CELL(3.236 ns) = 5.624 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'OUT[1]'
        Info: Total cell delay = 3.236 ns ( 57.54 % )
        Info: Total interconnect delay = 2.388 ns ( 42.46 % )
Info: th for register "control:inst|data_out[2]" (data pin = "s0", clock pin = "clk") is 0.841 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(2.432 ns) + CELL(0.666 ns) = 4.043 ns; Loc. = LCFF_X8_Y13_N3; Fanout = 3; REG Node = 'control:inst|data_out[2]'
        Info: Total cell delay = 1.611 ns ( 39.85 % )
        Info: Total interconnect delay = 2.432 ns ( 60.15 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.508 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 9; PIN Node = 's0'
        Info: 2: + IC(2.084 ns) + CELL(0.206 ns) = 3.400 ns; Loc. = LCCOMB_X8_Y13_N2; Fanout = 1; COMB Node = 'control:inst|data_out[2]~453'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.508 ns; Loc. = LCFF_X8_Y13_N3; Fanout = 3; REG Node = 'control:inst|data_out[2]'
        Info: Total cell delay = 1.424 ns ( 40.59 % )
        Info: Total interconnect delay = 2.084 ns ( 59.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 122 megabytes
    Info: Processing ended: Fri Apr 01 14:04:25 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


