// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_2_proc_HH_
#define _Loop_2_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Loop_2_proc : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<128> > p_mul_stencil_stream_V_value_V_dout;
    sc_in< sc_logic > p_mul_stencil_stream_V_value_V_empty_n;
    sc_out< sc_logic > p_mul_stencil_stream_V_value_V_read;
    sc_out< sc_lv<32> > p_p2_mul1_stencil_stream_V_value_V_din;
    sc_in< sc_logic > p_p2_mul1_stencil_stream_V_value_V_full_n;
    sc_out< sc_logic > p_p2_mul1_stencil_stream_V_value_V_write;


    // Module declarations
    Loop_2_proc(sc_module_name name);
    SC_HAS_PROCESS(Loop_2_proc);

    ~Loop_2_proc();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > real_start_status_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > start_control_reg;
    sc_signal< sc_logic > p_mul_stencil_stream_V_value_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_201;
    sc_signal< sc_logic > p_p2_mul1_stencil_stream_V_value_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_201;
    sc_signal< sc_lv<21> > indvar_flatten_reg_85;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_96_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_201;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_201;
    sc_signal< sc_lv<21> > indvar_flatten_next_fu_102_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<28> > tmp_6_reg_210;
    sc_signal< sc_lv<28> > tmp_3_reg_215;
    sc_signal< sc_lv<28> > ap_reg_pp0_iter2_tmp_3_reg_215;
    sc_signal< sc_lv<28> > tmp_4_reg_220;
    sc_signal< sc_lv<28> > ap_reg_pp0_iter2_tmp_4_reg_220;
    sc_signal< sc_lv<28> > tmp_2_reg_225;
    sc_signal< sc_lv<29> > tmp1_fu_154_p2;
    sc_signal< sc_lv<29> > tmp1_reg_230;
    sc_signal< sc_lv<31> > p_403_fu_191_p2;
    sc_signal< sc_lv<31> > p_403_reg_235;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<29> > p_400_cast_cast_fu_151_p1;
    sc_signal< sc_lv<29> > p_382_cast_cast_fu_148_p1;
    sc_signal< sc_lv<30> > p_390_fu_160_p3;
    sc_signal< sc_lv<29> > p_396_fu_171_p3;
    sc_signal< sc_lv<31> > p_396_cast_cast_fu_178_p1;
    sc_signal< sc_lv<31> > p_390_cast_fu_167_p1;
    sc_signal< sc_lv<31> > tmp_fu_182_p2;
    sc_signal< sc_lv<31> > tmp1_cast_fu_188_p1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<21> ap_const_lv21_1F80E1;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_64;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_96_p2();
    void thread_indvar_flatten_next_fu_102_p2();
    void thread_internal_ap_ready();
    void thread_p_382_cast_cast_fu_148_p1();
    void thread_p_390_cast_fu_167_p1();
    void thread_p_390_fu_160_p3();
    void thread_p_396_cast_cast_fu_178_p1();
    void thread_p_396_fu_171_p3();
    void thread_p_400_cast_cast_fu_151_p1();
    void thread_p_403_fu_191_p2();
    void thread_p_mul_stencil_stream_V_value_V_blk_n();
    void thread_p_mul_stencil_stream_V_value_V_read();
    void thread_p_p2_mul1_stencil_stream_V_value_V_blk_n();
    void thread_p_p2_mul1_stencil_stream_V_value_V_din();
    void thread_p_p2_mul1_stencil_stream_V_value_V_write();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp1_cast_fu_188_p1();
    void thread_tmp1_fu_154_p2();
    void thread_tmp_fu_182_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
