{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 16:08:09 2014 " "Info: Processing started: Sun Aug 17 16:08:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHW -c ProjetoHW " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHW -c ProjetoHW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorpc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorPC-behavioral_arch " "Info: Found design unit 1: RegistradorPC-behavioral_arch" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorPC " "Info: Found entity 1: RegistradorPC" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_iord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_Iord " "Info: Found entity 1: Mux_2Bits_Iord" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_regdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_regdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_RegDST " "Info: Found entity 1: Mux_2Bits_RegDST" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradora.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorA-behavioral_arch " "Info: Found design unit 1: RegistradorA-behavioral_arch" {  } { { "RegistradorA.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorA.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorA " "Info: Found entity 1: RegistradorA" {  } { { "RegistradorA.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorA.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorB-behavioral_arch " "Info: Found design unit 1: RegistradorB-behavioral_arch" {  } { { "RegistradorB.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorB.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorB " "Info: Found entity 1: RegistradorB" {  } { { "RegistradorB.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorB.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bits_alusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_1bits_alusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_1Bits_ALUsrcA " "Info: Found entity 1: Mux_1Bits_ALUsrcA" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_16to32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor_16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_16to32 " "Info: Found entity 1: Extensor_16to32" {  } { { "Extensor_16to32.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Extensor_16to32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left2 " "Info: Found entity 1: Shift_Left2" {  } { { "Shift_Left2.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shift_Left2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_alusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_alusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_ALUsrcB " "Info: Found entity 1: Mux_2Bits_ALUsrcB" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Info: Found entity 1: alucontrol" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2_26to28.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2_26to28.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left2_26to28 " "Info: Found entity 1: Shift_Left2_26to28" {  } { { "Shift_Left2_26to28.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shift_Left2_26to28.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradoralu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradoralu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorALU-behavioral_arch " "Info: Found design unit 1: RegistradorALU-behavioral_arch" {  } { { "RegistradorALU.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorALU.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorALU " "Info: Found entity 1: RegistradorALU" {  } { { "RegistradorALU.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorALU.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3bits_pcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_3bits_pcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3Bits_PCSource " "Info: Found entity 1: Mux_3Bits_PCSource" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorepc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorepc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorEPC-behavioral_arch " "Info: Found design unit 1: RegistradorEPC-behavioral_arch" {  } { { "RegistradorEPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorEPC.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorEPC " "Info: Found entity 1: RegistradorEPC" {  } { { "RegistradorEPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorEPC.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradormdr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradormdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorMDR-behavioral_arch " "Info: Found design unit 1: RegistradorMDR-behavioral_arch" {  } { { "RegistradorMDR.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorMDR.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorMDR " "Info: Found entity 1: RegistradorMDR" {  } { { "RegistradorMDR.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorMDR.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_lui_16to32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor_lui_16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_LUI_16to32 " "Info: Found entity 1: Extensor_LUI_16to32" {  } { { "Extensor_LUI_16to32.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Extensor_LUI_16to32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftbox " "Info: Found entity 1: Shiftbox" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3bits_memtoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_3bits_memtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3Bits_Memtoreg " "Info: Found entity 1: Mux_3Bits_Memtoreg" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendepc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extendepc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendEPC " "Info: Found entity 1: ExtendEPC" {  } { { "ExtendEPC.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ExtendEPC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoadBox " "Info: Found entity 1: LoadBox" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storebox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file storebox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StoreBox " "Info: Found entity 1: StoreBox" {  } { { "StoreBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/StoreBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bits_datasrc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_1bits_datasrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_1Bits_datasrc " "Info: Found entity 1: Mux_1Bits_datasrc" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetohw.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projetohw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoHW " "Info: Found entity 1: ProjetoHW" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoHW " "Info: Elaborating entity \"ProjetoHW\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "ProjetoHW.bdf" "inst" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -480 1040 1256 -64 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(170) " "Info (10264): Verilog HDL Case Statement information at cpu.sv(170): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/cpu.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst4 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst4\"" {  } { { "ProjetoHW.bdf" "inst4" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 512 696 896 640 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst3 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst3\"" {  } { { "ProjetoHW.bdf" "inst3" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 560 416 608 688 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst3\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst3\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 144 0 0 } } { "ProjetoHW.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.sv" 141 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2Bits_Iord Mux_2Bits_Iord:inst2 " "Info: Elaborating entity \"Mux_2Bits_Iord\" for hierarchy \"Mux_2Bits_Iord:inst2\"" {  } { { "ProjetoHW.bdf" "inst2" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 560 136 312 656 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_2Bits_Iord.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_2Bits_Iord.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorALU RegistradorALU:inst22 " "Info: Elaborating entity \"RegistradorALU\" for hierarchy \"RegistradorALU:inst22\"" {  } { { "ProjetoHW.bdf" "inst22" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 392 2768 2952 520 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst20 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst20\"" {  } { { "ProjetoHW.bdf" "inst20" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 440 2472 2632 600 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_1Bits_ALUsrcA Mux_1Bits_ALUsrcA:inst16 " "Info: Elaborating entity \"Mux_1Bits_ALUsrcA\" for hierarchy \"Mux_1Bits_ALUsrcA:inst16\"" {  } { { "ProjetoHW.bdf" "inst16" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 400 2104 2288 496 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_1Bits_ALUsrcA.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_1Bits_ALUsrcA.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorPC RegistradorPC:inst1 " "Info: Elaborating entity \"RegistradorPC\" for hierarchy \"RegistradorPC:inst1\"" {  } { { "ProjetoHW.bdf" "inst1" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 560 -136 48 688 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3Bits_PCSource Mux_3Bits_PCSource:inst5 " "Info: Elaborating entity \"Mux_3Bits_PCSource\" for hierarchy \"Mux_3Bits_PCSource:inst5\"" {  } { { "ProjetoHW.bdf" "inst5" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 272 3464 3680 432 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_3Bits_PCSource.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_3Bits_PCSource.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorEPC RegistradorEPC:inst6 " "Info: Elaborating entity \"RegistradorEPC\" for hierarchy \"RegistradorEPC:inst6\"" {  } { { "ProjetoHW.bdf" "inst6" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 416 3200 3384 544 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left2_26to28 Shift_Left2_26to28:inst33 " "Info: Elaborating entity \"Shift_Left2_26to28\" for hierarchy \"Shift_Left2_26to28:inst33\"" {  } { { "ProjetoHW.bdf" "inst33" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 216 2872 3056 312 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendEPC ExtendEPC:inst10 " "Info: Elaborating entity \"ExtendEPC\" for hierarchy \"ExtendEPC:inst10\"" {  } { { "ProjetoHW.bdf" "inst10" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1040 624 800 1136 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorMDR RegistradorMDR:inst7 " "Info: Elaborating entity \"RegistradorMDR\" for hierarchy \"RegistradorMDR:inst7\"" {  } { { "ProjetoHW.bdf" "inst7" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 736 608 792 864 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorA RegistradorA:inst14 " "Info: Elaborating entity \"RegistradorA\" for hierarchy \"RegistradorA:inst14\"" {  } { { "ProjetoHW.bdf" "inst14" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 416 1816 2000 544 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst12 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst12\"" {  } { { "ProjetoHW.bdf" "inst12" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 464 1464 1688 624 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3Bits_Memtoreg Mux_3Bits_Memtoreg:inst24 " "Info: Elaborating entity \"Mux_3Bits_Memtoreg\" for hierarchy \"Mux_3Bits_Memtoreg:inst24\"" {  } { { "ProjetoHW.bdf" "inst24" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 872 1272 1456 1064 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_3Bits_Memtoreg.sv(5) " "Warning (10240): Verilog HDL Always Construct warning at Mux_3Bits_Memtoreg.sv(5): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorB RegistradorB:inst15 " "Info: Elaborating entity \"RegistradorB\" for hierarchy \"RegistradorB:inst15\"" {  } { { "ProjetoHW.bdf" "inst15" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 552 1816 2000 680 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadBox LoadBox:inst8 " "Info: Elaborating entity \"LoadBox\" for hierarchy \"LoadBox:inst8\"" {  } { { "ProjetoHW.bdf" "inst8" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 912 616 792 1008 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida LoadBox.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at LoadBox.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[0\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[1\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[2\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[3\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[4\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[5\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[6\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[7\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[8\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[9\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[10\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[11\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[12\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[13\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[14\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[15\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[16\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[17\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[18\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[19\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[20\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[21\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[22\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[23\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[24\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[25\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[26\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[27\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[28\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[29\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[30\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[31\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftbox Shiftbox:inst23 " "Info: Elaborating entity \"Shiftbox\" for hierarchy \"Shiftbox:inst23\"" {  } { { "ProjetoHW.bdf" "inst23" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 2312 2496 984 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Shiftbox.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Shiftbox.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[0\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[1\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[2\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[3\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[4\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[5\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[6\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[7\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[8\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[9\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[10\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[11\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[12\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[13\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[14\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[15\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[16\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[17\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[18\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[19\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[20\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[21\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[22\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[23\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[24\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[25\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[26\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[27\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[28\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[29\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[30\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[31\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_LUI_16to32 Extensor_LUI_16to32:inst11 " "Info: Elaborating entity \"Extensor_LUI_16to32\" for hierarchy \"Extensor_LUI_16to32:inst11\"" {  } { { "ProjetoHW.bdf" "inst11" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 904 1672 1872 1000 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2Bits_RegDST Mux_2Bits_RegDST:inst13 " "Info: Elaborating entity \"Mux_2Bits_RegDST\" for hierarchy \"Mux_2Bits_RegDST:inst13\"" {  } { { "ProjetoHW.bdf" "inst13" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 568 1216 1392 664 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_2Bits_RegDST.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_2Bits_RegDST.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2Bits_ALUsrcB Mux_2Bits_ALUsrcB:inst17 " "Info: Elaborating entity \"Mux_2Bits_ALUsrcB\" for hierarchy \"Mux_2Bits_ALUsrcB:inst17\"" {  } { { "ProjetoHW.bdf" "inst17" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 552 2104 2288 680 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_2Bits_ALUsrcB.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_2Bits_ALUsrcB.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_16to32 Extensor_16to32:inst18 " "Info: Elaborating entity \"Extensor_16to32\" for hierarchy \"Extensor_16to32:inst18\"" {  } { { "ProjetoHW.bdf" "inst18" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 728 1472 1672 824 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left2 Shift_Left2:inst19 " "Info: Elaborating entity \"Shift_Left2\" for hierarchy \"Shift_Left2:inst19\"" {  } { { "ProjetoHW.bdf" "inst19" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 728 1784 1968 824 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:inst21 " "Info: Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:inst21\"" {  } { { "ProjetoHW.bdf" "inst21" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 688 2336 2480 784 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opalu alucontrol.sv(5) " "Warning (10235): Verilog HDL Always Construct warning at alucontrol.sv(5): variable \"opalu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 5 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opalu alucontrol.sv(8) " "Warning (10235): Verilog HDL Always Construct warning at alucontrol.sv(8): variable \"opalu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op alucontrol.sv(3) " "Warning (10240): Verilog HDL Always Construct warning at alucontrol.sv(3): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] alucontrol.sv(8) " "Info (10041): Inferred latch for \"op\[0\]\" at alucontrol.sv(8)" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] alucontrol.sv(8) " "Info (10041): Inferred latch for \"op\[1\]\" at alucontrol.sv(8)" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] alucontrol.sv(8) " "Info (10041): Inferred latch for \"op\[2\]\" at alucontrol.sv(8)" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_1Bits_datasrc Mux_1Bits_datasrc:inst26 " "Info: Elaborating entity \"Mux_1Bits_datasrc\" for hierarchy \"Mux_1Bits_datasrc:inst26\"" {  } { { "ProjetoHW.bdf" "inst26" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 696 192 376 792 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_1Bits_datasrc.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_1Bits_datasrc.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreBox StoreBox:inst9 " "Info: Elaborating entity \"StoreBox\" for hierarchy \"StoreBox:inst9\"" {  } { { "ProjetoHW.bdf" "inst9" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 864 208 392 960 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida StoreBox.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at StoreBox.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreBox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/StoreBox.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[0\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[0\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[1\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[1\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[2\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[2\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[3\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[3\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[4\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[4\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[5\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[5\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[6\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[6\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[7\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[7\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[8\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[8\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[9\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[9\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[10\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[10\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[11\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[11\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[12\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[12\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[13\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[13\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[14\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[14\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[15\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[15\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[16\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[16\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[17\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[17\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[18\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[18\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[19\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[19\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[20\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[20\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[21\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[21\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[22\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[22\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[23\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[23\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[24\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[24\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[25\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[25\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[26\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[26\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[27\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[27\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[28\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[28\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[29\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[29\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[30\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[30\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[31\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[31\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[0\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[0\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[1\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[1\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[2\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[2\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[3\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[3\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[4\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[4\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[5\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[5\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[6\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[6\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[7\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[7\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[8\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[8\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[9\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[9\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[10\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[10\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[11\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[11\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[12\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[12\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[13\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[13\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[14\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[14\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[15\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[15\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[16\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[16\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[17\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[17\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[18\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[18\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[19\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[19\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[20\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[20\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[21\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[21\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[22\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[22\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[23\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[23\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[24\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[24\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[25\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[25\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[26\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[26\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[27\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[27\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[28\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[28\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[29\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[29\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[30\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[30\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[31\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[31\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[0\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[0\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[1\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[1\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[2\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[2\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[3\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[3\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[4\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[4\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[5\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[5\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[6\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[6\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[7\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[7\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[8\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[8\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[9\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[9\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[10\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[10\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[11\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[11\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[12\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[12\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[13\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[13\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[14\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[14\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[15\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[15\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[16\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[16\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[17\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[17\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[18\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[18\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[19\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[19\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[20\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[20\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[21\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[21\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[22\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[22\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[23\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[23\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[24\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[24\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[25\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[25\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[26\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[26\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[27\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[27\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[28\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[28\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[29\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[29\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[30\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[30\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_ALUsrcB:inst17\|saida\[31\] " "Warning: LATCH primitive \"Mux_2Bits_ALUsrcB:inst17\|saida\[31\]\" is permanently enabled" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_RegDST:inst13\|saida\[0\] " "Warning: LATCH primitive \"Mux_2Bits_RegDST:inst13\|saida\[0\]\" is permanently enabled" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_RegDST:inst13\|saida\[1\] " "Warning: LATCH primitive \"Mux_2Bits_RegDST:inst13\|saida\[1\]\" is permanently enabled" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_RegDST:inst13\|saida\[2\] " "Warning: LATCH primitive \"Mux_2Bits_RegDST:inst13\|saida\[2\]\" is permanently enabled" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_RegDST:inst13\|saida\[3\] " "Warning: LATCH primitive \"Mux_2Bits_RegDST:inst13\|saida\[3\]\" is permanently enabled" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_RegDST:inst13\|saida\[4\] " "Warning: LATCH primitive \"Mux_2Bits_RegDST:inst13\|saida\[4\]\" is permanently enabled" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_RegDST.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_Iord:inst2\|saida\[0\] " "Warning: LATCH primitive \"Mux_2Bits_Iord:inst2\|saida\[0\]\" is permanently enabled" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_Iord:inst2\|saida\[1\] " "Warning: LATCH primitive \"Mux_2Bits_Iord:inst2\|saida\[1\]\" is permanently enabled" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_Iord:inst2\|saida\[2\] " "Warning: LATCH primitive \"Mux_2Bits_Iord:inst2\|saida\[2\]\" is permanently enabled" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_Iord:inst2\|saida\[3\] " "Warning: LATCH primitive \"Mux_2Bits_Iord:inst2\|saida\[3\]\" is permanently enabled" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_Iord:inst2\|saida\[4\] " "Warning: LATCH primitive \"Mux_2Bits_Iord:inst2\|saida\[4\]\" is permanently enabled" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_Iord:inst2\|saida\[5\] " "Warning: LATCH primitive \"Mux_2Bits_Iord:inst2\|saida\[5\]\" is permanently enabled" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_Iord:inst2\|saida\[6\] " "Warning: LATCH primitive \"Mux_2Bits_Iord:inst2\|saida\[6\]\" is permanently enabled" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_2Bits_Iord:inst2\|saida\[7\] " "Warning: LATCH primitive \"Mux_2Bits_Iord:inst2\|saida\[7\]\" is permanently enabled" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_2Bits_Iord.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[31\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[31\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[30\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[30\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[29\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[29\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[28\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[28\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[27\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[27\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[26\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[26\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[25\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[25\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[24\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[24\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[23\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[23\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[22\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[22\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[21\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[21\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[20\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[20\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[19\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[19\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[18\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[18\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[17\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[17\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[16\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[16\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[15\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[15\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[14\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[14\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[13\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[13\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[12\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[12\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[11\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[11\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[10\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[10\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[9\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[9\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[8\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[8\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[7\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[7\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[6\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[6\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[5\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[5\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[4\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[4\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[3\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[3\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[2\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[2\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[1\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[1\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_Memtoreg:inst24\|saida\[0\] " "Warning: LATCH primitive \"Mux_3Bits_Memtoreg:inst24\|saida\[0\]\" is permanently enabled" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[31\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[31\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[30\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[30\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[29\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[29\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[28\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[28\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[27\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[27\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[26\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[26\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[25\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[25\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[24\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[24\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[23\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[23\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[22\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[22\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[21\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[21\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[20\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[20\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[19\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[19\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[18\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[18\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[17\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[17\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[16\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[16\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[15\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[15\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[14\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[14\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[13\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[13\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[12\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[12\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[11\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[11\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[10\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[10\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[9\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[9\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[8\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[8\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[7\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[7\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[6\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[6\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[5\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[5\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[4\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[4\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[3\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[3\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[2\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[2\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[1\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[1\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3Bits_PCSource:inst5\|saida\[0\] " "Warning: LATCH primitive \"Mux_3Bits_PCSource:inst5\|saida\[0\]\" is permanently enabled" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_3Bits_PCSource.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ALUop\[2\] GND " "Warning (13410): Pin \"ALUop\[2\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -568 1632 1808 -552 "ALUop\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[31\] GND " "Warning (13410): Pin \"Deslocado\[31\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[30\] GND " "Warning (13410): Pin \"Deslocado\[30\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[29\] GND " "Warning (13410): Pin \"Deslocado\[29\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[28\] GND " "Warning (13410): Pin \"Deslocado\[28\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[27\] GND " "Warning (13410): Pin \"Deslocado\[27\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[26\] GND " "Warning (13410): Pin \"Deslocado\[26\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[25\] GND " "Warning (13410): Pin \"Deslocado\[25\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[24\] GND " "Warning (13410): Pin \"Deslocado\[24\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[23\] GND " "Warning (13410): Pin \"Deslocado\[23\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[22\] GND " "Warning (13410): Pin \"Deslocado\[22\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[21\] GND " "Warning (13410): Pin \"Deslocado\[21\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[20\] GND " "Warning (13410): Pin \"Deslocado\[20\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[19\] GND " "Warning (13410): Pin \"Deslocado\[19\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[18\] GND " "Warning (13410): Pin \"Deslocado\[18\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[1\] GND " "Warning (13410): Pin \"Deslocado\[1\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Deslocado\[0\] GND " "Warning (13410): Pin \"Deslocado\[0\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 1024 2008 2186 1040 "Deslocado\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[31\] GND " "Warning (13410): Pin \"Extensor\[31\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[30\] GND " "Warning (13410): Pin \"Extensor\[30\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[29\] GND " "Warning (13410): Pin \"Extensor\[29\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[28\] GND " "Warning (13410): Pin \"Extensor\[28\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[27\] GND " "Warning (13410): Pin \"Extensor\[27\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[26\] GND " "Warning (13410): Pin \"Extensor\[26\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[25\] GND " "Warning (13410): Pin \"Extensor\[25\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[24\] GND " "Warning (13410): Pin \"Extensor\[24\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[23\] GND " "Warning (13410): Pin \"Extensor\[23\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[22\] GND " "Warning (13410): Pin \"Extensor\[22\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[21\] GND " "Warning (13410): Pin \"Extensor\[21\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[20\] GND " "Warning (13410): Pin \"Extensor\[20\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[19\] GND " "Warning (13410): Pin \"Extensor\[19\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[18\] GND " "Warning (13410): Pin \"Extensor\[18\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[17\] GND " "Warning (13410): Pin \"Extensor\[17\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Extensor\[16\] GND " "Warning (13410): Pin \"Extensor\[16\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 856 1680 1856 872 "Extensor\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCSource\[2\] GND " "Warning (13410): Pin \"PCSource\[2\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -152 1864 2040 -136 "PCSource\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Shift\[2\] GND " "Warning (13410): Pin \"Shift\[2\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -272 2568 2744 -256 "Shift\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Shift\[1\] GND " "Warning (13410): Pin \"Shift\[1\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -272 2568 2744 -256 "Shift\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Shift\[0\] GND " "Warning (13410): Pin \"Shift\[0\]\" is stuck at GND" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -272 2568 2744 -256 "Shift\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 44 " "Info: 44 registers lost all their fanouts during netlist optimizations. The first 44 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|state.EsperaII " "Info: Register \"cpu:inst\|state.EsperaII\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|state~2 " "Info: Register \"cpu:inst\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|state~3 " "Info: Register \"cpu:inst\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|state~4 " "Info: Register \"cpu:inst\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|state~5 " "Info: Register \"cpu:inst\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|state~6 " "Info: Register \"cpu:inst\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|state~7 " "Info: Register \"cpu:inst\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|nextstate~34 " "Info: Register \"cpu:inst\|nextstate~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|nextstate~35 " "Info: Register \"cpu:inst\|nextstate~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|nextstate~36 " "Info: Register \"cpu:inst\|nextstate~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|nextstate~37 " "Info: Register \"cpu:inst\|nextstate~37\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:inst\|nextstate~38 " "Info: Register \"cpu:inst\|nextstate~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[7\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[6\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[5\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[4\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[3\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[2\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[1\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[0\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[31\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[30\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[29\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[28\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[27\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[26\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[25\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[24\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[23\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[22\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[21\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[20\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[19\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[18\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[17\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[16\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[15\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[14\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[13\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[12\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[11\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[10\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[9\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegistradorEPC:inst6\|Saida\[8\] " "Info: Register \"RegistradorEPC:inst6\|Saida\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2853 " "Info: Implemented 2853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "328 " "Info: Implemented 328 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2491 " "Info: Implemented 2491 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 16:08:25 2014 " "Info: Processing ended: Sun Aug 17 16:08:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
