
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/lbm_1004B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2504744 heartbeat IPC: 3.99242 cumulative IPC: 3.99242 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2504744 (Simulation time: 0 hr 0 min 24 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 37739033 heartbeat IPC: 0.283814 cumulative IPC: 0.283814 (Simulation time: 0 hr 2 min 38 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 72240577 heartbeat IPC: 0.289842 cumulative IPC: 0.286797 (Simulation time: 0 hr 5 min 7 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 107188806 heartbeat IPC: 0.286138 cumulative IPC: 0.286577 (Simulation time: 0 hr 7 min 34 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 141955732 heartbeat IPC: 0.28763 cumulative IPC: 0.286839 (Simulation time: 0 hr 10 min 3 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 176942358 heartbeat IPC: 0.285823 cumulative IPC: 0.286635 (Simulation time: 0 hr 12 min 36 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 212071212 heartbeat IPC: 0.284666 cumulative IPC: 0.286305 (Simulation time: 0 hr 15 min 8 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 272057552 heartbeat IPC: 0.166705 cumulative IPC: 0.259689 (Simulation time: 0 hr 20 min 9 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 306537823 heartbeat IPC: 0.290021 cumulative IPC: 0.263129 (Simulation time: 0 hr 22 min 41 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 341245099 heartbeat IPC: 0.288124 cumulative IPC: 0.26569 (Simulation time: 0 hr 25 min 13 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 376498968 heartbeat IPC: 0.283657 cumulative IPC: 0.267384 (Simulation time: 0 hr 27 min 47 sec) 
Finished CPU 0 instructions: 100000001 cycles: 373994224 cumulative IPC: 0.267384 (Simulation time: 0 hr 27 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.267384 instructions: 100000001 cycles: 373994224
cpu0_DTLB TOTAL     ACCESS:   13664530  HIT:   13614080  MISS:      50450
cpu0_DTLB LOAD      ACCESS:    6955953  HIT:    6943334  MISS:      12619
cpu0_DTLB RFO       ACCESS:    6708577  HIT:    6670746  MISS:      37831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 366.484 cycles
cpu0_ITLB TOTAL     ACCESS:     118841  HIT:     118840  MISS:          1
cpu0_ITLB LOAD      ACCESS:     118841  HIT:     118840  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 549 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 665.833 cycles
cpu0_STLB TOTAL     ACCESS:      50451  HIT:          5  MISS:      50446
cpu0_STLB LOAD      ACCESS:      12620  HIT:          0  MISS:      12620
cpu0_STLB RFO       ACCESS:      37831  HIT:          5  MISS:      37826
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 357.523 cycles
cpu0_L1D TOTAL     ACCESS:   15130985  HIT:    9810459  MISS:    5320526
cpu0_L1D LOAD      ACCESS:    4356966  HIT:    3550603  MISS:     806363
cpu0_L1D RFO       ACCESS:   10723588  HIT:    6209474  MISS:    4514114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      50431  HIT:      50382  MISS:         49
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 530.775 cycles
cpu0_L2C TOTAL     ACCESS:    9834649  HIT:    6608148  MISS:    3226501
cpu0_L2C LOAD      ACCESS:     806369  HIT:        193  MISS:     806176
cpu0_L2C RFO       ACCESS:    4514114  HIT:    2093931  MISS:    2420183
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4514117  HIT:    4514024  MISS:         93
cpu0_L2C TRANSLATION ACCESS:         49  HIT:          0  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 855.75 cycles
LLC TOTAL     ACCESS:    5646921  HIT:    1100097  MISS:    4546824
LLC LOAD      ACCESS:     806176  HIT:         89  MISS:     806087
LLC RFO       ACCESS:    2420183  HIT:     239332  MISS:    2180851
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2420513  HIT:     860651  MISS:    1559862
LLC TRANSLATION ACCESS:         49  HIT:         25  MISS:         24
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 592.353 cycles
Insertion Distribution: 
	LOAD 0 0 11784 867903 
	RFO 0 0 682051 1695169 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1685549 
	 0 0 30 7 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50125  ROW_BUFFER_MISS:    2936163
 DBUS AVG_CONGESTED_CYCLE:    3.99794
 WQ ROW_BUFFER_HIT:      24469  ROW_BUFFER_MISS:    2157591  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.2476% MPKI: 0.09355 Average ROB Occupancy at Mispredict: 169.793
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09349
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

