#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 13 11:08:14 2022
# Process ID: 5684
# Current directory: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21236 U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.xpr
# Log file: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/vivado.log
# Journal file: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Xilinx/digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'U:/Xilinx/2018_2/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:2.0'. The one found in IP location 'u:/Xilinx/digilent/vivado-library/ip/dvi2rgb' will take precedence over the same IP in location u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0/vivado-library/ip/dvi2rgb
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'u:/Xilinx/digilent/vivado-library/ip/rgb2dvi' will take precedence over the same IP in location u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0/vivado-library/ip/rgb2dvi
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0/vivado-library/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'u:/Xilinx/digilent/vivado-library/if/tmds_v1_0/tmds.xml'
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 878.773 ; gain = 186.945
update_compile_order -fileset sources_1
open_bd_design {U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_out
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_in
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_0
Adding cell -- digilentinc.com:IP:hls_gamma_correction:1.0 - hls_gamma_correction_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.2 - axi_dynclk_0
Adding cell -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_1
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- digilentinc.com:IP:hls_saturation_enhance:1.0 - hls_saturation_enhan_0
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_1/pLocked(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1004.270 ; gain = 101.840
set_property location {5 2008 760} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 770} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 780} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 790} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 800} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 810} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 820} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 830} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 840} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 850} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 860} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 870} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 880} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 890} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 900} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 910} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 920} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 930} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 940} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 950} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 960} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 970} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 980} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 990} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1000} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1010} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1020} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1030} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1040} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1050} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1060} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1070} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 480} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 490} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 500} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 510} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 520} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 530} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 540} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 550} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 560} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 570} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 580} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 590} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 600} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 610} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 620} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 630} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 640} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 650} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 660} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 670} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 680} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 690} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 700} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 710} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 720} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 730} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 740} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 750} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 760} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 770} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 780} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 790} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 800} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 810} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 820} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 830} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 840} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 850} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 860} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 870} [get_bd_cells axi_clock_converter_1]
create_bd_cell -type ip -vlnv digilentinc.com:IP:hls_contrast_stretch:1.0 hls_contrast_stretch_0
delete_bd_objs [get_bd_intf_nets hls_saturation_enhan_0_stream_out]
connect_bd_intf_net [get_bd_intf_pins hls_contrast_stretch_0/stream_out] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins hls_saturation_enhan_0/stream_out] [get_bd_intf_pins hls_contrast_stretch_0/stream_in]
connect_bd_net [get_bd_pins hls_contrast_stretch_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins hls_contrast_stretch_0/ap_rst_n] [get_bd_pins xlconstant_0/dout]
set_property location {5 2008 460} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 470} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 480} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 490} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 500} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 510} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 520} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 530} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 540} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 550} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 560} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 570} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 580} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 590} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 600} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 610} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 620} [get_bd_cells hls_contrast_stretch_0]
copy_bd_objs /  [get_bd_cells {axi_clock_converter_1}]
set_property location {5 1983 261} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 490} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 500} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 510} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 520} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 530} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 540} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 550} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 560} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 570} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 580} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 590} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 600} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 270} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 280} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 290} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 300} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 310} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 320} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 330} [get_bd_cells axi_clock_converter_2]
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_2/M_AXI] [get_bd_intf_pins hls_contrast_stretch_0/s_axi_AXILiteS]
connect_bd_net [get_bd_pins axi_clock_converter_2/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_clock_converter_2/m_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_clock_converter_2/m_axi_aresetn] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins axi_clock_converter_2/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells ps7_0_axi_periph_GP0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph_GP0/M07_AXI] [get_bd_intf_pins axi_clock_converter_2/S_AXI]
connect_bd_net [get_bd_pins ps7_0_axi_periph_GP0/M07_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph_GP0/M07_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
assign_bd_address
</hls_contrast_stretch_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C50000 [ 64K ]>
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '100000000' on disabled parameter 'kRefClkFreqHz' of cell '/axi_dynclk_0' is ignored
INFO: [digilentinc.com:ip:axi_dynclk:1.2-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK2 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_dvi2rgb_1_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.297 ; gain = 21.031
save_bd_design
Wrote  : <U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_133M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph_GP0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clock_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_gamma_correction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_saturation_enhan_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clock_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_contrast_stretch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clock_converter_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph_GP0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/m00_couplers/auto_pc .
Exporting to file U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.082 ; gain = 121.531
catch { config_ip_cache -export [get_ips -all design_1_v_tc_out_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_v_tc_out_0, cache-ID = eef8f62dd1ad704f; cache size = 76.981 MB.
catch { config_ip_cache -export [get_ips -all design_1_v_tc_in_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_v_tc_in_0, cache-ID = f6267186a909ce53; cache size = 76.981 MB.
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = f2e6114764d55df9; cache size = 76.981 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_clock_converter_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_clock_converter_0_0, cache-ID = dcf5b0ffc701e52e; cache size = 76.981 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_clock_converter_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_clock_converter_0_1, cache-ID = dcf5b0ffc701e52e; cache size = 76.981 MB.
catch { config_ip_cache -export [get_ips -all design_1_hls_contrast_stretch_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_clock_converter_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_clock_converter_1_0, cache-ID = dcf5b0ffc701e52e; cache size = 76.981 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 3ad7a96fe26c54e3; cache size = 76.981 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7a7f7fc1e02a9203; cache size = 76.981 MB.
export_ip_user_files -of_objects [get_files U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs  {design_1_xbar_1_synth_1 design_1_hls_contrast_stretch_0_0_synth_1}
[Sun Mar 13 11:19:45 2022] Launched design_1_xbar_1_synth_1, design_1_hls_contrast_stretch_0_0_synth_1...
Run output will be captured here:
design_1_xbar_1_synth_1: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_xbar_1_synth_1/runme.log
design_1_hls_contrast_stretch_0_0_synth_1: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_hls_contrast_stretch_0_0_synth_1/runme.log
export_simulation -of_objects [get_files U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd] -directory U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ip_user_files/sim_scripts -ip_user_files_dir U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ip_user_files -ipstatic_source_dir U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.cache/compile_simlib/modelsim} {questa=U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.cache/compile_simlib/questa} {riviera=U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.cache/compile_simlib/riviera} {activehdl=U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
save_bd_design
Wrote  : <U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs design_1_axi_dynclk_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_dvi2rgb_1_0_synth_1]
set_property needs_refresh false [get_runs design_1_rgb2dvi_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_xbar_1_synth_1]
set_property needs_refresh false [get_runs design_1_hls_saturation_enhan_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_hls_contrast_stretch_0_0_synth_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Mar 13 11:23:28 2022] Launched synth_1...
Run output will be captured here: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/synth_1/runme.log
[Sun Mar 13 11:23:28 2022] Launched impl_1...
Run output will be captured here: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_1/runme.log
file copy -force U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_1/design_1_wrapper.sysdef U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf

launch_sdk -workspace U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk -hwspec U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk -hwspec U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
