#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 29 09:30:04 2024
# Process ID: 23532
# Current directory: D:/Vivado/NCKH/asc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20416 D:\Vivado\NCKH\asc\asc.xpr
# Log file: D:/Vivado/NCKH/asc/vivado.log
# Journal file: D:/Vivado/NCKH/asc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/NCKH/asc/asc.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/NCKH/asc/asc.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1146.633 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv w ]
add_files D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2458] undeclared symbol IV_0, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:42]
INFO: [VRFC 10-2458] undeclared symbol IV_1, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:43]
INFO: [VRFC 10-2458] undeclared symbol IV_2, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:44]
INFO: [VRFC 10-2458] undeclared symbol IV_3, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:45]
INFO: [VRFC 10-2458] undeclared symbol IV_4, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_0' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_1' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_2' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_3' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_4' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/xsim.dir/ascon_update_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 29 14:52:22 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1147.820 ; gain = 1.188
update_compile_order -fileset sources_1
run 10 us
$finish called at time : 9870 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 114
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 30 10:01:19 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1462.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1562.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1681.617 ; gain = 521.453
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named s [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT1.v" Line 27. Module LUT1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT1.v" Line 62. Module x_lut1_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LDCE.v" Line 26. Module LDCE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LDCE.v" Line 183. Module latchsre_ldce has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LDCE.v" Line 26. Module LDCE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LDCE.v" Line 183. Module latchsre_ldce has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/CARRY4.v" Line 32. Module CARRY4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/CARRY4.v" Line 32. Module CARRY4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/CARRY4.v" Line 32. Module CARRY4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LDCE.v" Line 26. Module LDCE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LDCE.v" Line 183. Module latchsre_ldce has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/xsim.dir/ascon_update_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 30 10:06:31 2024...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:12 . Memory (MB): peak = 2186.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '73' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.457 ; gain = 15.801
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:26 . Memory (MB): peak = 2202.457 ; gain = 36.035
run 10 us
$finish called at time : 9790 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 114
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2227.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2458] undeclared symbol IV_0, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:42]
INFO: [VRFC 10-2458] undeclared symbol IV_1, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:43]
INFO: [VRFC 10-2458] undeclared symbol IV_2, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:44]
INFO: [VRFC 10-2458] undeclared symbol IV_3, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:45]
INFO: [VRFC 10-2458] undeclared symbol IV_4, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_0' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_1' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_2' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_3' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_4' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2227.355 ; gain = 0.000
run 10 us
$finish called at time : 9870 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 114
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ascon_update_tb/uut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_0' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_1' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_2' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_3' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_4' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2227.355 ; gain = 0.000
run 10 us
$finish called at time : 9870 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 114
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2458] undeclared symbol IV_0, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:42]
INFO: [VRFC 10-2458] undeclared symbol IV_1, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:43]
INFO: [VRFC 10-2458] undeclared symbol IV_2, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:44]
INFO: [VRFC 10-2458] undeclared symbol IV_3, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:45]
INFO: [VRFC 10-2458] undeclared symbol IV_4, assumed default net type wire [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_0' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_1' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_2' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_3' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_4' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2227.355 ; gain = 0.000
run 10 us
$finish called at time : 9870 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 114
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ascon_update_tb/uut/init_IV}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_0' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_1' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_2' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_3' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IV_4' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2227.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe8c41340e]
[1] (Verific::VeriArrayValue::ToExpression+0x2d8) [0x7ffdb9624818]
[2] (Verific::VeriExpression::StaticEvaluateToExprInternal+0x650) [0x7ffdb96e3870]
[3] (ISIMC::VlogCompiler::transform+0x1e241) [0x7ff6b3e89481]
[4] (Verific::VeriVisitor::TraverseArray+0x43) [0x7ffdb9892373]
[5] (Verific::VeriVisitor::Visit+0x78) [0x7ffdb9895058]
[6] (ISIMC::VlogCompiler::transform+0x262cf) [0x7ff6b3e9150f]
[7] (ISIMC::VlogCompiler::transform+0xb089) [0x7ff6b3e762c9]
[8] (ISIMC::VlogCompiler::transform+0x115) [0x7ff6b3e6b355]
[9]  [0x7ff6b3d66e38]
[10]  [0x7ff6b3d78d11]
[11]  [0x7ff6b3d76d4e]
[12] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff6b597194c]
[13] (BaseThreadInitThunk+0x1d) [0x7ffe8a82257d]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2227.355 ; gain = 0.000
run 10 us
$finish called at time : 9870 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 114
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 30 13:00:20 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2236.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2236.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.406 ; gain = 75.164
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named s [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:45 . Memory (MB): peak = 2337.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '106' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.113 ; gain = 3.316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:55 . Memory (MB): peak = 2341.113 ; gain = 25.902
run 10 us
$finish called at time : 9790 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 114
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named s [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:182]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:02:17 . Memory (MB): peak = 2341.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '137' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:02:17 . Memory (MB): peak = 2341.398 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:02:28 . Memory (MB): peak = 2341.398 ; gain = 0.000
run 10 us
$finish called at time : 9930 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 105
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named s [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:40 . Memory (MB): peak = 2341.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '100' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:40 . Memory (MB): peak = 2341.398 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2341.398 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:54 . Memory (MB): peak = 2341.398 ; gain = 0.000
run 10 us
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[192]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[194]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[195]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[196]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[197]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[198]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[200]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[201]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[202]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[204]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[205]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[206]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[207]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[208]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[209]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[210]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[212]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[213]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[214]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[216]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[217]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[218]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[219]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[220]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[221]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[222]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[223]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[225]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[226]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[227]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[228]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[229]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[230]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[231]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[232]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[233]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[235]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[236]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[237]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[238]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[239]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[240]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[241]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[244]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[245]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[246]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[247]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[248]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[249]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[250]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[251]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[252]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[253]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[254]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /ascon_update_tb/uut/H_reg[255]/TChk166_10053 at time 3155224 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.629 ; gain = 0.113
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/ascon_update_tb}} 
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/ascon_update_tb/uut/permutation_loop}} 
set_property top permutation_loop [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 30 13:46:28 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

set_property top permutation_loop_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property board_part xilinx.com:vc707:part0:1.4 [current_project]
WARNING: [Project 1-153] The current project device 'xc7a35ticsg324-1l' does not match with the device on the 'XILINX.COM:VC707:PART0:1.4' board part. A device change to match the device on 'XILINX.COM:VC707:PART0:1.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\permutation_loop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sim_1\new\ascon_update_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\ascon_update.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\init_IV.sv:]
INFO: [Project 1-152] Project part set to virtex7 (xc7vx485tffg1761-2)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\permutation_loop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sim_1\new\ascon_update_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\ascon_update.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\init_IV.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\permutation_loop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sim_1\new\ascon_update_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\ascon_update.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\NCKH\asc\asc.srcs\sources_1\new\init_IV.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top ascon_update [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu May 30 13:48:15 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
set_property board_part digilentinc.com:arty-a7-35:part0:1.1 [current_project]
WARNING: [Project 1-153] The current project device 'xc7vx485tffg1761-2' does not match with the device on the 'DIGILENTINC.COM:ARTY-A7-35:PART0:1.1' board part. A device change to match the device on 'DIGILENTINC.COM:ARTY-A7-35:PART0:1.1' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to artix7 (xc7a35ticsg324-1l)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'permutation_loop' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot permutation_loop_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot permutation_loop_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/xsim.dir/permutation_loop_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 30 13:55:30 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2774.094 ; gain = 37.508
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2774.094 ; gain = 46.906
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" Line 2. Module permutation_loop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" Line 2. Module Permutation has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" Line 2. Module permutation_loop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" Line 2. Module Permutation has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/xsim.dir/permutation_loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 30 16:49:37 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "permutation_loop_tb_behav -key {Behavioral:sim_1:Functional:permutation_loop_tb} -tclbatch {permutation_loop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source permutation_loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           2
X0: 7371a16ff5fa2d5d
X1: 6a7a192f3379cda7
X2: a8695bb21f80cb3b
X3: 9a177c14ebd223de
X4: 9e3600c75bf353df
En: 0
Round           3
X0: 476a946146dd7355
X1: c85b138c3f586699
X2: e5cdd187a5b8e3ce
X3: 4c063d7c5e05570c
X4: 2445fee59a105e74
En: 0
Round           4
X0: 0cceb09bdfedb1c3
X1: 473ac6b77729bc1a
X2: 64f42332c01cf6de
X3: 07d90bc9aa53df88
X4: 6920779134bb489e
En: 0
Round           5
X0: 54f43d4d0ee67a67
X1: dc202e78eb690582
X2: 08c99ce6db226583
X3: 5a31f380b3edfff4
X4: 32f5cedddbe2648c
En: 0
Round           6
X0: fcb4eb9f6fe1b663
X1: ea63f8d3f8f534e8
X2: c21428a636730a87
X3: 131a5cae69929daf
X4: 9ba4ca1a149a2554
En: 0
Round           7
X0: c82b92ead08b0173
X1: 9c58426411419527
X2: 29c649e15f5cd678
X3: 147d77e5d4268355
X4: 15a2323529f7ebac
En: 0
Round           8
X0: 4c362cf1876ff66c
X1: d5ee62f1ccde3930
X2: d33d818e7e4af19a
X3: e1af7a384215024a
X4: 4bf2f1c1f0ab1aa1
En: 0
Round           9
X0: 8d1a27b5dbefba5f
X1: 263c269fefa180c3
X2: b90f219404d6bcf4
X3: fcc893c302a96e45
X4: 509e146ea76c7a1c
En: 0
Round          10
X0: 74f7e043c285b4e5
X1: 18c858dd36192d7c
X2: 3534e9478bed892b
X3: f321a2e8e946ae6d
X4: e9e12c24186fe9b1
En: 0
Round          11
X0: 16156d6efaffb97f
X1: 55f8a2ed9f5ffe6d
X2: 3cc9ee587e7b9f3a
X3: 06e7b40734a06288
X4: d856135b869f1374
En: 0
Round          12
X0: ee9398aadb67f03d
X1: 8bb21831c60f1002
X2: b48a92db98d5da62
X3: 43189921b8f8e3e8
X4: 348fa5c9d525e140
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.898 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'permutation_loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2823.898 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Thu May 30 16:50:05 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
set_property top permutation_loop [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu May 30 16:50:25 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2823.898 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'permutation_loop' is not ideal for floorplanning, since the cellview 'permutation_loop' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot permutation_loop_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot permutation_loop_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "permutation_loop_tb_time_synth.sdf", for root module "permutation_loop_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "permutation_loop_tb_time_synth.sdf", for root module "permutation_loop_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2(INIT=4'b0110)
Compiling module simprims_ver.LUT6(INIT=64'b010111100000010111...
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 2823.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "permutation_loop_tb_time_synth -key {Post-Synthesis:sim_1:Timing:permutation_loop_tb} -tclbatch {permutation_loop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source permutation_loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           2
X0: 7371a16ff5fa2d5d
X1: 6a7a192f3379cda7
X2: a8695bb21f80cb3b
X3: 9a177c14ebd223de
X4: 9e3600c75bf353df
En: 0
Round           3
X0: 476a946146dd7355
X1: c85b138c3f586699
X2: e5cdd187a5b8e3ce
X3: 4c063d7c5e05570c
X4: 2445fee59a105e74
En: 0
Round           4
X0: 0cceb09bdfedb1c3
X1: 473ac6b77729bc1a
X2: 64f42332c01cf6de
X3: 07d90bc9aa53df88
X4: 6920779134bb489e
En: 0
Round           5
X0: 54f43d4d0ee67a67
X1: dc202e78eb690582
X2: 08c99ce6db226583
X3: 5a31f380b3edfff4
X4: 32f5cedddbe2648c
En: 0
Round           6
X0: fcb4eb9f6fe1b663
X1: ea63f8d3f8f534e8
X2: c21428a636730a87
X3: 131a5cae69929daf
X4: 9ba4ca1a149a2554
En: 0
Round           7
X0: c82b92ead08b0173
X1: 9c58426411419527
X2: 29c649e15f5cd678
X3: 147d77e5d4268355
X4: 15a2323529f7ebac
En: 0
Round           8
X0: 4c362cf1876ff66c
X1: d5ee62f1ccde3930
X2: d33d818e7e4af19a
X3: e1af7a384215024a
X4: 4bf2f1c1f0ab1aa1
En: 0
Round           9
X0: 8d1a27b5dbefba5f
X1: 263c269fefa180c3
X2: b90f219404d6bcf4
X3: fcc893c302a96e45
X4: 509e146ea76c7a1c
En: 0
Round          10
X0: 74f7e043c285b4e5
X1: 18c858dd36192d7c
X2: 3534e9478bed892b
X3: f321a2e8e946ae6d
X4: e9e12c24186fe9b1
En: 0
Round          11
X0: 16156d6efaffb97f
X1: 55f8a2ed9f5ffe6d
X2: 3cc9ee587e7b9f3a
X3: 06e7b40734a06288
X4: d856135b869f1374
En: 0
Round          12
X0: ee9398aadb67f03d
X1: 8bb21831c60f1002
X2: b48a92db98d5da62
X3: 43189921b8f8e3e8
X4: 348fa5c9d525e140
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'permutation_loop_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2823.898 ; gain = 0.000
set_property top ascon_update [current_fileset]
update_compile_order -fileset sources_1
set_property top ascon_update_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/xsim.dir/ascon_update_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 30 17:14:35 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.898 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.898 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.898 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named s [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:46]
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe8c41340e]
[1] (Verific::VeriArrayValue::ToExpression+0x2d8) [0x7ffe38164818]
[2] (Verific::VeriExpression::StaticEvaluateToExprInternal+0x650) [0x7ffe38223870]
[3] (ISIMC::VlogCompiler::transform+0x1e241) [0x7ff6c7069481]
[4] (Verific::VeriVisitor::TraverseArray+0x43) [0x7ffe383d2373]
[5] (Verific::VeriVisitor::Visit+0x78) [0x7ffe383d5058]
[6] (ISIMC::VlogCompiler::transform+0x262cf) [0x7ff6c707150f]
[7] (ISIMC::VlogCompiler::transform+0xb089) [0x7ff6c70562c9]
[8] (ISIMC::VlogCompiler::transform+0x115) [0x7ff6c704b355]
[9]  [0x7ff6c6f46e38]
[10]  [0x7ff6c6f58d11]
[11]  [0x7ff6c6f56d4e]
[12] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff6c8b5194c]
[13] (BaseThreadInitThunk+0x1d) [0x7ffe8a82257d]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.898 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.898 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.898 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/ascon_update_tb/uut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.898 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/ascon_update_tb/uut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2823.898 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.898 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe8c41340e]
[1] (OPENSSL_Applink+0x2073ec) [0x7ff6c749526c]
[2]  [0x7ff6c6f592c1]
[3]  [0x7ff6c6f56d4e]
[4] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff6c8b5194c]
[5] (BaseThreadInitThunk+0x1d) [0x7ffe8a82257d]

Done
Wrote crash dump file "C:\Users\DUCDUN~1\AppData\Local\Temp\xelab.exe-42259b.dmp"
0x00007FF6C749526C (0x000001A7279E4D80 0x00007FF6C8BFC4B8 0x0000000000000000 0x0000003000000000), OPENSSL_Applink() + 0x2073EC bytes(s)
0x00007FF6C6F592C1 (0x000001A724B3BF00 0x000001A724B2457C 0x0000000000000000 0x000001A724B24390)
0x00007FF6C6F56D4E (0x0000000000000000 0x00007FF6C8B519C5 0x00007FFE898407C8 0x0000000000000000)
0x00007FF6C8B5194C (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data() + 0x16846CC bytes(s)
0x00007FFE8A82257D (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), BaseThreadInitThunk() + 0x1D bytes(s)
0x00007FFE8C3CAA58 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x28 bytes(s)
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
WARNING: [VRFC 10-3380] identifier 'Hi' is used before its declaration [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:89]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.898 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3024.773 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3024.773 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3024.773 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3024.773 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3796.578 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3796.578 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3796.578 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3796.578 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3796.578 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3796.578 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
launch_runs synth_1 -jobs 8
[Thu May 30 19:10:09 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.permutation_loop
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 114002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 154002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 194002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 234002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 274002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 3796.578 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.permutation_loop
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '56' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3796.578 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 114002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 154002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 194002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 234002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /ascon_update_tb/uut/load_reg/TChk163_18765 at time 274002 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3796.578 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3796.578 ; gain = 0.000
current_sim simulation_7
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe8c41340e]
[1] (Verific::VeriVisitor::TraverseNode+0x11) [0x7ffe383d2411]
[2] (Verific::VeriVisitor::TraverseArray+0x43) [0x7ffe383d2373]
[3] (Verific::VeriVisitor::Visit+0x48) [0x7ffe383d3068]
[4] (Verific::VeriVisitor::Visit+0x48) [0x7ffe383d6e48]
[5] (Verific::VeriVisitor::TraverseArray+0x43) [0x7ffe383d2373]
[6] (Verific::VeriVisitor::Visit+0x63) [0x7ffe383d37c3]
[7] (Verific::VeriVisitor::TraverseArray+0x43) [0x7ffe383d2373]
[8] (Verific::VeriVisitor::Visit+0x78) [0x7ffe383d5058]
[9] (OPENSSL_Applink+0xc3ff9) [0x7ff6c7351e79]
[10] (ISIMC::VhdlCompiler::saveParserDump+0x6caee) [0x7ff6c722cb4e]
[11]  [0x7ff6c6f4727e]
[12]  [0x7ff6c6f58d11]
[13]  [0x7ff6c6f56d4e]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff6c8b5194c]
[15] (BaseThreadInitThunk+0x1d) [0x7ffe8a82257d]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3796.578 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3796.578 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/ascon_update_tb/uut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3796.578 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: ascon_update
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
Printing stacktrace...

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3796.578 ; gain = 0.000
run 10 us
$finish called at time : 10010 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 106
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3796.578 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 30 19:30:29 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'M1' is out of bounds [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv:183]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:18 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '79' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:27 . Memory (MB): peak = 3796.578 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/ascon_update_tb/uut}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/ascon_update_tb/uut/permutation_loop}} 
set_property top permutation_loop_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top permutation_loop [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 30 19:38:10 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3796.578 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'permutation_loop' is not ideal for floorplanning, since the cellview 'permutation_loop' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3796.578 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim/permutation_loop_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim/permutation_loop_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim/permutation_loop_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot permutation_loop_tb_func_synth xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot permutation_loop_tb_func_synth xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim/permutation_loop_tb_func_synth.v" Line 15. Module permutation_loop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2(INIT=4'b0110)
Compiling module unisims_ver.LUT6(INIT=64'b010111100000010111...
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_func_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim/xsim.dir/permutation_loop_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 30 19:52:14 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3796.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "permutation_loop_tb_func_synth -key {Post-Synthesis:sim_1:Functional:permutation_loop_tb} -tclbatch {permutation_loop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source permutation_loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           2
X0: 007c32180580c1e1
X1: 02406c03c2008ef1
X2: fbffffffffffff6d
X3: 78f09c23060001e1
X4: 0000000000000000
En: 0
Round           3
X0: b32b504aa1703cde
X1: ec2d30be44714cc3
X2: 41795bb22c08cbd3
X3: 72f4bdaddd52b27c
X4: 886731877d357786
En: 0
Round           4
X0: 04280550c82bcee7
X1: 0457852a43c23286
X2: 0c967cdaaaac2f8f
X3: e0aca7fccb0f5d34
X4: c09fd2c02d8837b5
En: 0
Round           5
X0: 6b40c130f64fec2d
X1: a635d65bb47829dc
X2: 0367485097d167a1
X3: 03dca452628600c6
X4: a141f048cb9edf6f
En: 0
Round           6
X0: 2fae65a89ca6368a
X1: f7b8e854ab834dc5
X2: bc1099c58ebc60b1
X3: 4b664fa4b51962a2
X4: e130595681a1e252
En: 0
Round           7
X0: c27ec0c54efd7437
X1: a423e280491de350
X2: aa354f5a4439fa22
X3: efe361c1005237be
X4: 090b271b89d9438d
En: 0
Round           8
X0: f98f9aef0fa796da
X1: aaad9ffd531dfef9
X2: 26d67b703b16bf96
X3: 2eb3256b36293a74
X4: 482f5b0d0d70e438
En: 0
Round           9
X0: 5517e1a8ae8b1035
X1: 29f915f8ead6b2ea
X2: aa8240c80b8cd67b
X3: ce5c5a96c2504914
X4: fbfd6a12b633b841
En: 0
Round          10
X0: 40ff77c417f429a1
X1: 8859be4c6ec6c071
X2: 7283d983836f2648
X3: 5f77ecd36af87630
X4: e892567cf093f00a
En: 0
Round          11
X0: 8875b5456d9b2a58
X1: 251c5500ccb67726
X2: ade1d93ab176033b
X3: 5fcad7d4b65ae561
X4: 1753bb617095abf4
En: 0
Round          12
X0: eb7042f4092f669f
X1: ffd042e6833a7b21
X2: 3946bb7930ed2ba7
X3: 6f95d1d3d91c5442
X4: 9cd3005227c78678
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'permutation_loop_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3796.578 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_property top ascon_update_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3796.578 ; gain = 0.000
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Addition_of_Constants.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addition_of_Constants
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/Addition_of_Constants_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addition_of_Constants_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Linear _Diffusion_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_Diffusion_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/Linear _Diffusion_Layer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_Diffusion_Layer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/Permutation_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Substitution_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Substitution_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/control_tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'msg' redefined [D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/control_tb.sv:11]
INFO: [VRFC 10-311] analyzing module control_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/substitution_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substitution_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.top in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3796.578 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top ascon_update_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'rst_n' on this module [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
