
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 
* DO NOT EDIT.
*
* Copyright (C) 2010-2024 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xv_hscaler.h"

/*
* The configuration table for devices
*/

XV_hscaler_Config XV_hscaler_ConfigTable[XPAR_XV_HSCALER_NUM_INSTANCES] =
{
	{
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_DEVICE_ID,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_S_AXI_CTRL_BASEADDR,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_SAMPLES_PER_CLOCK,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_NUM_VIDEO_COMPONENTS,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_MAX_COLS,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_MAX_ROWS,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_MAX_DATA_WIDTH,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_PHASE_SHIFT,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_SCALE_MODE,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_TAPS,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_ENABLE_422,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_ENABLE_420,
		XPAR_MEMORY_SUBSYSTEM_V_PROC_SS_0_HSC_ENABLE_CSC
	}
};


