{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564181201316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564181201340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 15:46:41 2019 " "Processing started: Fri Jul 26 15:46:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564181201340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181201340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181201340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564181204306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564181204306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_to_bus " "Found entity 1: wire_to_bus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v" { { "Info" "ISGN_ENTITY_NAME" "1 realbustowire " "Found entity 1: realbustowire" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v" { { "Info" "ISGN_ENTITY_NAME" "1 realwiretobus " "Found entity 1: realwiretobus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab7/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab7/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab7/3bcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab7/3bcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab8/pong4.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab8/pong4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong4 " "Found entity 1: pong4" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab8/pong_controller1.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab8/pong_controller1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_controller1 " "Found entity 1: pong_controller1" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216586 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new isolate.v(3) " "Verilog HDL Declaration warning at isolate.v(3): \"new\" is SystemVerilog-2005 keyword" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1564181216606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab8/isolate.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab8/isolate.v" { { "Info" "ISGN_ENTITY_NAME" "1 isolate " "Found entity 1: isolate" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181216627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181216627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab9.bdf 1 1 " "Using design file lab9.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181217216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564181217216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564181217219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181217606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564181217606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst2 " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst2\"" {  } { { "lab9.bdf" "inst2" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf" { { 120 1176 1360 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564181217606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:inst1 " "Elaborating entity \"count\" for hierarchy \"count:inst1\"" {  } { { "lab9.bdf" "inst1" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf" { { 120 1000 1152 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564181217628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count.v(8) " "Verilog HDL assignment warning at count.v(8): truncated value with size 32 to match size of target (4)" {  } { { "count.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/count.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564181217628 "|lab9|count:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "pong_game12.v 1 1 " "Using design file pong_game12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pong_game12 " "Found entity 1: pong_game12" {  } { { "pong_game12.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181218026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564181218026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_game12 pong_game12:inst " "Elaborating entity \"pong_game12\" for hierarchy \"pong_game12:inst\"" {  } { { "lab9.bdf" "inst" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf" { { 160 392 568 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564181218026 ""}
{ "Warning" "WSGN_SEARCH_FILE" "var_clock.v 1 1 " "Using design file var_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 var_clock " "Found entity 1: var_clock" {  } { { "var_clock.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181218806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564181218806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clock pong_game12:inst\|var_clock:vc " "Elaborating entity \"var_clock\" for hierarchy \"pong_game12:inst\|var_clock:vc\"" {  } { { "pong_game12.v" "vc" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564181218806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter27.v 1 1 " "Using design file counter27.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter27 " "Found entity 1: counter27" {  } { { "counter27.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/counter27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181219656 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564181219656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter27 pong_game12:inst\|var_clock:vc\|counter27:c27 " "Elaborating entity \"counter27\" for hierarchy \"pong_game12:inst\|var_clock:vc\|counter27:c27\"" {  } { { "var_clock.v" "c27" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564181219656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 counter27.v(15) " "Verilog HDL assignment warning at counter27.v(15): truncated value with size 32 to match size of target (27)" {  } { { "counter27.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/counter27.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564181219666 "|lab9|pong_game12:inst|var_clock:u0|counter27:u1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong_controller2.v(12) " "Verilog HDL information at pong_controller2.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564181219716 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_controller2.v 1 1 " "Using design file pong_controller2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pong_controller2 " "Found entity 1: pong_controller2" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181219726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_controller2 pong_game12:inst\|pong_controller2:pc2 " "Elaborating entity \"pong_controller2\" for hierarchy \"pong_game12:inst\|pong_controller2:pc2\"" {  } { { "pong_game12.v" "pc2" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pong_controller2.v(12) " "Verilog HDL Case Statement warning at pong_controller2.v(12): incomplete case statement has no default case item" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lct pong_controller2.v(12) " "Verilog HDL Always Construct warning at pong_controller2.v(12): inferring latch(es) for variable \"lct\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rct pong_controller2.v(12) " "Verilog HDL Always Construct warning at pong_controller2.v(12): inferring latch(es) for variable \"rct\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lsi pong_controller2.v(12) " "Verilog HDL Always Construct warning at pong_controller2.v(12): inferring latch(es) for variable \"lsi\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rsi pong_controller2.v(12) " "Verilog HDL Always Construct warning at pong_controller2.v(12): inferring latch(es) for variable \"rsi\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s pong_controller2.v(12) " "Verilog HDL Always Construct warning at pong_controller2.v(12): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextS pong_controller2.v(12) " "Verilog HDL Always Construct warning at pong_controller2.v(12): inferring latch(es) for variable \"nextS\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextS\[0\] pong_controller2.v(12) " "Inferred latch for \"nextS\[0\]\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextS\[1\] pong_controller2.v(12) " "Inferred latch for \"nextS\[1\]\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextS\[2\] pong_controller2.v(12) " "Inferred latch for \"nextS\[2\]\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextS\[3\] pong_controller2.v(12) " "Inferred latch for \"nextS\[3\]\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] pong_controller2.v(12) " "Inferred latch for \"s\[0\]\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] pong_controller2.v(12) " "Inferred latch for \"s\[1\]\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsi pong_controller2.v(12) " "Inferred latch for \"rsi\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsi pong_controller2.v(12) " "Inferred latch for \"lsi\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rct pong_controller2.v(12) " "Inferred latch for \"rct\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lct pong_controller2.v(12) " "Inferred latch for \"lct\" at pong_controller2.v(12)" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181219726 "|lab9|pong_game12:inst|pong_controller2:pc2"}
{ "Warning" "WSGN_SEARCH_FILE" "pong12.v 1 1 " "Using design file pong12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pong12 " "Found entity 1: pong12" {  } { { "pong12.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564181220526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564181220526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong12 pong_game12:inst\|pong12:p12 " "Elaborating entity \"pong12\" for hierarchy \"pong_game12:inst\|pong12:p12\"" {  } { { "pong_game12.v" "p12" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564181220526 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564181223726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|rsi " "Latch pong_game12:inst\|pong_controller2:pc2\|rsi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[3\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[3\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223766 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|lsi " "Latch pong_game12:inst\|pong_controller2:pc2\|lsi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[3\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[3\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223766 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|lct " "Latch pong_game12:inst\|pong_controller2:pc2\|lct has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[3\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[3\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223766 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|rct " "Latch pong_game12:inst\|pong_controller2:pc2\|rct has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[3\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[3\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223766 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|nextS\[3\] " "Latch pong_game12:inst\|pong_controller2:pc2\|nextS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[1\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[1\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223766 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|nextS\[2\] " "Latch pong_game12:inst\|pong_controller2:pc2\|nextS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[3\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[3\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223766 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|nextS\[1\] " "Latch pong_game12:inst\|pong_controller2:pc2\|nextS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[3\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[3\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223766 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|nextS\[0\] " "Latch pong_game12:inst\|pong_controller2:pc2\|nextS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[3\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[3\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223766 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|s\[1\] " "Latch pong_game12:inst\|pong_controller2:pc2\|s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[0\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[0\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223776 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_game12:inst\|pong_controller2:pc2\|s\[0\] " "Latch pong_game12:inst\|pong_controller2:pc2\|s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_game12:inst\|pong_controller2:pc2\|curS\[0\] " "Ports D and ENA on the latch are fed by the same signal pong_game12:inst\|pong_controller2:pc2\|curS\[0\]" {  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1564181223776 ""}  } { { "pong_controller2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1564181223776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564181223930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.map.smsg " "Generated suppressed messages file //samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181225486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564181227246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564181227246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab9.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf" { { 184 104 272 200 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564181229126 "|lab9|SW[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1564181229126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564181229126 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564181229126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564181229126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564181229126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564181230199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 15:47:10 2019 " "Processing ended: Fri Jul 26 15:47:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564181230199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564181230199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564181230199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564181230199 ""}
