/*
 * Component description for PPS
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/*  file generated from device description file (ATDF) version 2025-01-29T18:23:31Z  */
#ifndef _PIC32WM_BZ6_PPS_COMPONENT_H_
#define _PIC32WM_BZ6_PPS_COMPONENT_H_

/* ************************************************************************** */
/*                      SOFTWARE API DEFINITION FOR PPS                       */
/* ************************************************************************** */

/* -------- PPS_EXTINT0R : (PPS Offset: 0x00) (R/W 32)  -------- */
#define PPS_EXTINT0R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_EXTINT0R)   Reset Value */

#define PPS_EXTINT0R_EXTINT0_Pos              _UINT32_(0)                                          /* (PPS_EXTINT0R) EXTINT0 Position */
#define PPS_EXTINT0R_EXTINT0_Msk              (_UINT32_(0x1F) << PPS_EXTINT0R_EXTINT0_Pos)         /* (PPS_EXTINT0R) EXTINT0 Mask */
#define PPS_EXTINT0R_EXTINT0(value)           (PPS_EXTINT0R_EXTINT0_Msk & (_UINT32_(value) << PPS_EXTINT0R_EXTINT0_Pos)) /* Assignment of value for EXTINT0 in the PPS_EXTINT0R register */
#define   PPS_EXTINT0R_EXTINT0_OFF_Val        _UINT32_(0x0)                                        /* (PPS_EXTINT0R) OFF  */
#define   PPS_EXTINT0R_EXTINT0_RPA0_Val       _UINT32_(0x1)                                        /* (PPS_EXTINT0R) RPA0  */
#define   PPS_EXTINT0R_EXTINT0_RPA6_Val       _UINT32_(0x2)                                        /* (PPS_EXTINT0R) RPA6  */
#define   PPS_EXTINT0R_EXTINT0_RPA11_Val      _UINT32_(0x3)                                        /* (PPS_EXTINT0R) RPA11  */
#define   PPS_EXTINT0R_EXTINT0_RPB0_Val       _UINT32_(0x4)                                        /* (PPS_EXTINT0R) RPB0  */
#define   PPS_EXTINT0R_EXTINT0_RPB6_Val       _UINT32_(0x5)                                        /* (PPS_EXTINT0R) RPB6  */
#define   PPS_EXTINT0R_EXTINT0_RPB11_Val      _UINT32_(0x6)                                        /* (PPS_EXTINT0R) RPB11  */
#define   PPS_EXTINT0R_EXTINT0_RPC0_Val       _UINT32_(0x7)                                        /* (PPS_EXTINT0R) RPC0  */
#define   PPS_EXTINT0R_EXTINT0_RPD6_Val       _UINT32_(0x8)                                        /* (PPS_EXTINT0R) RPD6  */
#define   PPS_EXTINT0R_EXTINT0_RPE0_Val       _UINT32_(0x9)                                        /* (PPS_EXTINT0R) RPE0  */
#define   PPS_EXTINT0R_EXTINT0_RPE6_Val       _UINT32_(0xA)                                        /* (PPS_EXTINT0R) RPE6  */
#define   PPS_EXTINT0R_EXTINT0_RPB1_Val       _UINT32_(0xB)                                        /* (PPS_EXTINT0R) RPB1  */
#define   PPS_EXTINT0R_EXTINT0_RPC9_Val       _UINT32_(0xC)                                        /* (PPS_EXTINT0R) RPC9  */
#define   PPS_EXTINT0R_EXTINT0_RPD3_Val       _UINT32_(0xD)                                        /* (PPS_EXTINT0R) RPD3  */
#define   PPS_EXTINT0R_EXTINT0_RPE4_Val       _UINT32_(0xE)                                        /* (PPS_EXTINT0R) RPE4  */
#define   PPS_EXTINT0R_EXTINT0_RPA3_Val       _UINT32_(0xF)                                        /* (PPS_EXTINT0R) RPA3  */
#define   PPS_EXTINT0R_EXTINT0_RPA7_Val       _UINT32_(0x10)                                       /* (PPS_EXTINT0R) RPA7  */
#define   PPS_EXTINT0R_EXTINT0_RPB4_Val       _UINT32_(0x11)                                       /* (PPS_EXTINT0R) RPB4  */
#define   PPS_EXTINT0R_EXTINT0_RPB8_Val       _UINT32_(0x12)                                       /* (PPS_EXTINT0R) RPB8  */
#define   PPS_EXTINT0R_EXTINT0_RPB12_Val      _UINT32_(0x13)                                       /* (PPS_EXTINT0R) RPB12  */
#define   PPS_EXTINT0R_EXTINT0_RPA2_Val       _UINT32_(0x14)                                       /* (PPS_EXTINT0R) RPA2  */
#define   PPS_EXTINT0R_EXTINT0_RPA10_Val      _UINT32_(0x15)                                       /* (PPS_EXTINT0R) RPA10  */
#define   PPS_EXTINT0R_EXTINT0_RPA14_Val      _UINT32_(0x16)                                       /* (PPS_EXTINT0R) RPA14  */
#define   PPS_EXTINT0R_EXTINT0_RPB3_Val       _UINT32_(0x17)                                       /* (PPS_EXTINT0R) RPB3  */
#define   PPS_EXTINT0R_EXTINT0_RPB7_Val       _UINT32_(0x18)                                       /* (PPS_EXTINT0R) RPB7  */
#define   PPS_EXTINT0R_EXTINT0_RPA9_Val       _UINT32_(0x19)                                       /* (PPS_EXTINT0R) RPA9  */
#define PPS_EXTINT0R_EXTINT0_OFF              (PPS_EXTINT0R_EXTINT0_OFF_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) OFF Position */
#define PPS_EXTINT0R_EXTINT0_RPA0             (PPS_EXTINT0R_EXTINT0_RPA0_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA0 Position */
#define PPS_EXTINT0R_EXTINT0_RPA6             (PPS_EXTINT0R_EXTINT0_RPA6_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA6 Position */
#define PPS_EXTINT0R_EXTINT0_RPA11            (PPS_EXTINT0R_EXTINT0_RPA11_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA11 Position */
#define PPS_EXTINT0R_EXTINT0_RPB0             (PPS_EXTINT0R_EXTINT0_RPB0_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB0 Position */
#define PPS_EXTINT0R_EXTINT0_RPB6             (PPS_EXTINT0R_EXTINT0_RPB6_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB6 Position */
#define PPS_EXTINT0R_EXTINT0_RPB11            (PPS_EXTINT0R_EXTINT0_RPB11_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB11 Position */
#define PPS_EXTINT0R_EXTINT0_RPC0             (PPS_EXTINT0R_EXTINT0_RPC0_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPC0 Position */
#define PPS_EXTINT0R_EXTINT0_RPD6             (PPS_EXTINT0R_EXTINT0_RPD6_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPD6 Position */
#define PPS_EXTINT0R_EXTINT0_RPE0             (PPS_EXTINT0R_EXTINT0_RPE0_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPE0 Position */
#define PPS_EXTINT0R_EXTINT0_RPE6             (PPS_EXTINT0R_EXTINT0_RPE6_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPE6 Position */
#define PPS_EXTINT0R_EXTINT0_RPB1             (PPS_EXTINT0R_EXTINT0_RPB1_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB1 Position */
#define PPS_EXTINT0R_EXTINT0_RPC9             (PPS_EXTINT0R_EXTINT0_RPC9_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPC9 Position */
#define PPS_EXTINT0R_EXTINT0_RPD3             (PPS_EXTINT0R_EXTINT0_RPD3_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPD3 Position */
#define PPS_EXTINT0R_EXTINT0_RPE4             (PPS_EXTINT0R_EXTINT0_RPE4_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPE4 Position */
#define PPS_EXTINT0R_EXTINT0_RPA3             (PPS_EXTINT0R_EXTINT0_RPA3_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA3 Position */
#define PPS_EXTINT0R_EXTINT0_RPA7             (PPS_EXTINT0R_EXTINT0_RPA7_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA7 Position */
#define PPS_EXTINT0R_EXTINT0_RPB4             (PPS_EXTINT0R_EXTINT0_RPB4_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB4 Position */
#define PPS_EXTINT0R_EXTINT0_RPB8             (PPS_EXTINT0R_EXTINT0_RPB8_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB8 Position */
#define PPS_EXTINT0R_EXTINT0_RPB12            (PPS_EXTINT0R_EXTINT0_RPB12_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB12 Position */
#define PPS_EXTINT0R_EXTINT0_RPA2             (PPS_EXTINT0R_EXTINT0_RPA2_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA2 Position */
#define PPS_EXTINT0R_EXTINT0_RPA10            (PPS_EXTINT0R_EXTINT0_RPA10_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA10 Position */
#define PPS_EXTINT0R_EXTINT0_RPA14            (PPS_EXTINT0R_EXTINT0_RPA14_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA14 Position */
#define PPS_EXTINT0R_EXTINT0_RPB3             (PPS_EXTINT0R_EXTINT0_RPB3_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB3 Position */
#define PPS_EXTINT0R_EXTINT0_RPB7             (PPS_EXTINT0R_EXTINT0_RPB7_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPB7 Position */
#define PPS_EXTINT0R_EXTINT0_RPA9             (PPS_EXTINT0R_EXTINT0_RPA9_Val << PPS_EXTINT0R_EXTINT0_Pos) /* (PPS_EXTINT0R) RPA9 Position */
#define PPS_EXTINT0R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_EXTINT0R) Register Mask  */


/* -------- PPS_EXTINT1R : (PPS Offset: 0x04) (R/W 32)  -------- */
#define PPS_EXTINT1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_EXTINT1R)   Reset Value */

#define PPS_EXTINT1R_EXTINT1_Pos              _UINT32_(0)                                          /* (PPS_EXTINT1R) EXTINT1 Position */
#define PPS_EXTINT1R_EXTINT1_Msk              (_UINT32_(0x1F) << PPS_EXTINT1R_EXTINT1_Pos)         /* (PPS_EXTINT1R) EXTINT1 Mask */
#define PPS_EXTINT1R_EXTINT1(value)           (PPS_EXTINT1R_EXTINT1_Msk & (_UINT32_(value) << PPS_EXTINT1R_EXTINT1_Pos)) /* Assignment of value for EXTINT1 in the PPS_EXTINT1R register */
#define   PPS_EXTINT1R_EXTINT1_OFF_Val        _UINT32_(0x0)                                        /* (PPS_EXTINT1R) OFF  */
#define   PPS_EXTINT1R_EXTINT1_RPA1_Val       _UINT32_(0x1)                                        /* (PPS_EXTINT1R) RPA1  */
#define   PPS_EXTINT1R_EXTINT1_RPA7_Val       _UINT32_(0x2)                                        /* (PPS_EXTINT1R) RPA7  */
#define   PPS_EXTINT1R_EXTINT1_RPA12_Val      _UINT32_(0x3)                                        /* (PPS_EXTINT1R) RPA12  */
#define   PPS_EXTINT1R_EXTINT1_RPB1_Val       _UINT32_(0x4)                                        /* (PPS_EXTINT1R) RPB1  */
#define   PPS_EXTINT1R_EXTINT1_RPB7_Val       _UINT32_(0x5)                                        /* (PPS_EXTINT1R) RPB7  */
#define   PPS_EXTINT1R_EXTINT1_RPC1_Val       _UINT32_(0x6)                                        /* (PPS_EXTINT1R) RPC1  */
#define   PPS_EXTINT1R_EXTINT1_RPC7_Val       _UINT32_(0x7)                                        /* (PPS_EXTINT1R) RPC7  */
#define   PPS_EXTINT1R_EXTINT1_RPD7_Val       _UINT32_(0x8)                                        /* (PPS_EXTINT1R) RPD7  */
#define   PPS_EXTINT1R_EXTINT1_RPE1_Val       _UINT32_(0x9)                                        /* (PPS_EXTINT1R) RPE1  */
#define   PPS_EXTINT1R_EXTINT1_RPA3_Val       _UINT32_(0xA)                                        /* (PPS_EXTINT1R) RPA3  */
#define   PPS_EXTINT1R_EXTINT1_RPB2_Val       _UINT32_(0xB)                                        /* (PPS_EXTINT1R) RPB2  */
#define   PPS_EXTINT1R_EXTINT1_RPC0_Val       _UINT32_(0xC)                                        /* (PPS_EXTINT1R) RPC0  */
#define   PPS_EXTINT1R_EXTINT1_RPD4_Val       _UINT32_(0xD)                                        /* (PPS_EXTINT1R) RPD4  */
#define   PPS_EXTINT1R_EXTINT1_RPE6_Val       _UINT32_(0xE)                                        /* (PPS_EXTINT1R) RPE6  */
#define   PPS_EXTINT1R_EXTINT1_RPA4_Val       _UINT32_(0xF)                                        /* (PPS_EXTINT1R) RPA4  */
#define   PPS_EXTINT1R_EXTINT1_RPA8_Val       _UINT32_(0x10)                                       /* (PPS_EXTINT1R) RPA8  */
#define   PPS_EXTINT1R_EXTINT1_RPB12_Val      _UINT32_(0x11)                                       /* (PPS_EXTINT1R) RPB12  */
#define   PPS_EXTINT1R_EXTINT1_RPB5_Val       _UINT32_(0x12)                                       /* (PPS_EXTINT1R) RPB5  */
#define   PPS_EXTINT1R_EXTINT1_RPB9_Val       _UINT32_(0x13)                                       /* (PPS_EXTINT1R) RPB9  */
#define   PPS_EXTINT1R_EXTINT1_RPB13_Val      _UINT32_(0x14)                                       /* (PPS_EXTINT1R) RPB13  */
#define   PPS_EXTINT1R_EXTINT1_RPB0_Val       _UINT32_(0x15)                                       /* (PPS_EXTINT1R) RPB0  */
#define   PPS_EXTINT1R_EXTINT1_RPB4_Val       _UINT32_(0x16)                                       /* (PPS_EXTINT1R) RPB4  */
#define   PPS_EXTINT1R_EXTINT1_RPB8_Val       _UINT32_(0x17)                                       /* (PPS_EXTINT1R) RPB8  */
#define   PPS_EXTINT1R_EXTINT1_RPA0_Val       _UINT32_(0x18)                                       /* (PPS_EXTINT1R) RPA0  */
#define   PPS_EXTINT1R_EXTINT1_RPA11_Val      _UINT32_(0x19)                                       /* (PPS_EXTINT1R) RPA11  */
#define PPS_EXTINT1R_EXTINT1_OFF              (PPS_EXTINT1R_EXTINT1_OFF_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) OFF Position */
#define PPS_EXTINT1R_EXTINT1_RPA1             (PPS_EXTINT1R_EXTINT1_RPA1_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPA1 Position */
#define PPS_EXTINT1R_EXTINT1_RPA7             (PPS_EXTINT1R_EXTINT1_RPA7_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPA7 Position */
#define PPS_EXTINT1R_EXTINT1_RPA12            (PPS_EXTINT1R_EXTINT1_RPA12_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPA12 Position */
#define PPS_EXTINT1R_EXTINT1_RPB1             (PPS_EXTINT1R_EXTINT1_RPB1_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB1 Position */
#define PPS_EXTINT1R_EXTINT1_RPB7             (PPS_EXTINT1R_EXTINT1_RPB7_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB7 Position */
#define PPS_EXTINT1R_EXTINT1_RPC1             (PPS_EXTINT1R_EXTINT1_RPC1_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPC1 Position */
#define PPS_EXTINT1R_EXTINT1_RPC7             (PPS_EXTINT1R_EXTINT1_RPC7_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPC7 Position */
#define PPS_EXTINT1R_EXTINT1_RPD7             (PPS_EXTINT1R_EXTINT1_RPD7_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPD7 Position */
#define PPS_EXTINT1R_EXTINT1_RPE1             (PPS_EXTINT1R_EXTINT1_RPE1_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPE1 Position */
#define PPS_EXTINT1R_EXTINT1_RPA3             (PPS_EXTINT1R_EXTINT1_RPA3_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPA3 Position */
#define PPS_EXTINT1R_EXTINT1_RPB2             (PPS_EXTINT1R_EXTINT1_RPB2_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB2 Position */
#define PPS_EXTINT1R_EXTINT1_RPC0             (PPS_EXTINT1R_EXTINT1_RPC0_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPC0 Position */
#define PPS_EXTINT1R_EXTINT1_RPD4             (PPS_EXTINT1R_EXTINT1_RPD4_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPD4 Position */
#define PPS_EXTINT1R_EXTINT1_RPE6             (PPS_EXTINT1R_EXTINT1_RPE6_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPE6 Position */
#define PPS_EXTINT1R_EXTINT1_RPA4             (PPS_EXTINT1R_EXTINT1_RPA4_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPA4 Position */
#define PPS_EXTINT1R_EXTINT1_RPA8             (PPS_EXTINT1R_EXTINT1_RPA8_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPA8 Position */
#define PPS_EXTINT1R_EXTINT1_RPB12            (PPS_EXTINT1R_EXTINT1_RPB12_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB12 Position */
#define PPS_EXTINT1R_EXTINT1_RPB5             (PPS_EXTINT1R_EXTINT1_RPB5_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB5 Position */
#define PPS_EXTINT1R_EXTINT1_RPB9             (PPS_EXTINT1R_EXTINT1_RPB9_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB9 Position */
#define PPS_EXTINT1R_EXTINT1_RPB13            (PPS_EXTINT1R_EXTINT1_RPB13_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB13 Position */
#define PPS_EXTINT1R_EXTINT1_RPB0             (PPS_EXTINT1R_EXTINT1_RPB0_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB0 Position */
#define PPS_EXTINT1R_EXTINT1_RPB4             (PPS_EXTINT1R_EXTINT1_RPB4_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB4 Position */
#define PPS_EXTINT1R_EXTINT1_RPB8             (PPS_EXTINT1R_EXTINT1_RPB8_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPB8 Position */
#define PPS_EXTINT1R_EXTINT1_RPA0             (PPS_EXTINT1R_EXTINT1_RPA0_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPA0 Position */
#define PPS_EXTINT1R_EXTINT1_RPA11            (PPS_EXTINT1R_EXTINT1_RPA11_Val << PPS_EXTINT1R_EXTINT1_Pos) /* (PPS_EXTINT1R) RPA11 Position */
#define PPS_EXTINT1R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_EXTINT1R) Register Mask  */


/* -------- PPS_EXTINT2R : (PPS Offset: 0x08) (R/W 32)  -------- */
#define PPS_EXTINT2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_EXTINT2R)   Reset Value */

#define PPS_EXTINT2R_EXTINT2_Pos              _UINT32_(0)                                          /* (PPS_EXTINT2R) EXTINT2 Position */
#define PPS_EXTINT2R_EXTINT2_Msk              (_UINT32_(0x1F) << PPS_EXTINT2R_EXTINT2_Pos)         /* (PPS_EXTINT2R) EXTINT2 Mask */
#define PPS_EXTINT2R_EXTINT2(value)           (PPS_EXTINT2R_EXTINT2_Msk & (_UINT32_(value) << PPS_EXTINT2R_EXTINT2_Pos)) /* Assignment of value for EXTINT2 in the PPS_EXTINT2R register */
#define   PPS_EXTINT2R_EXTINT2_OFF_Val        _UINT32_(0x0)                                        /* (PPS_EXTINT2R) OFF  */
#define   PPS_EXTINT2R_EXTINT2_RPA2_Val       _UINT32_(0x1)                                        /* (PPS_EXTINT2R) RPA2  */
#define   PPS_EXTINT2R_EXTINT2_RPA8_Val       _UINT32_(0x2)                                        /* (PPS_EXTINT2R) RPA8  */
#define   PPS_EXTINT2R_EXTINT2_RPA13_Val      _UINT32_(0x3)                                        /* (PPS_EXTINT2R) RPA13  */
#define   PPS_EXTINT2R_EXTINT2_RPB2_Val       _UINT32_(0x4)                                        /* (PPS_EXTINT2R) RPB2  */
#define   PPS_EXTINT2R_EXTINT2_RPB8_Val       _UINT32_(0x5)                                        /* (PPS_EXTINT2R) RPB8  */
#define   PPS_EXTINT2R_EXTINT2_RPB13_Val      _UINT32_(0x6)                                        /* (PPS_EXTINT2R) RPB13  */
#define   PPS_EXTINT2R_EXTINT2_RPC8_Val       _UINT32_(0x7)                                        /* (PPS_EXTINT2R) RPC8  */
#define   PPS_EXTINT2R_EXTINT2_RPD2_Val       _UINT32_(0x8)                                        /* (PPS_EXTINT2R) RPD2  */
#define   PPS_EXTINT2R_EXTINT2_RPE2_Val       _UINT32_(0x9)                                        /* (PPS_EXTINT2R) RPE2  */
#define   PPS_EXTINT2R_EXTINT2_RPA4_Val       _UINT32_(0xA)                                        /* (PPS_EXTINT2R) RPA4  */
#define   PPS_EXTINT2R_EXTINT2_RPB3_Val       _UINT32_(0xB)                                        /* (PPS_EXTINT2R) RPB3  */
#define   PPS_EXTINT2R_EXTINT2_RPC1_Val       _UINT32_(0xC)                                        /* (PPS_EXTINT2R) RPC1  */
#define   PPS_EXTINT2R_EXTINT2_RPD6_Val       _UINT32_(0xD)                                        /* (PPS_EXTINT2R) RPD6  */
#define   PPS_EXTINT2R_EXTINT2_RPE0_Val       _UINT32_(0xE)                                        /* (PPS_EXTINT2R) RPE0  */
#define   PPS_EXTINT2R_EXTINT2_RPA5_Val       _UINT32_(0xF)                                        /* (PPS_EXTINT2R) RPA5  */
#define   PPS_EXTINT2R_EXTINT2_RPA9_Val       _UINT32_(0x10)                                       /* (PPS_EXTINT2R) RPA9  */
#define   PPS_EXTINT2R_EXTINT2_RPB6_Val       _UINT32_(0x11)                                       /* (PPS_EXTINT2R) RPB6  */
#define   PPS_EXTINT2R_EXTINT2_RPB10_Val      _UINT32_(0x12)                                       /* (PPS_EXTINT2R) RPB10  */
#define   PPS_EXTINT2R_EXTINT2_RPA0_Val       _UINT32_(0x13)                                       /* (PPS_EXTINT2R) RPA0  */
#define   PPS_EXTINT2R_EXTINT2_RPB1_Val       _UINT32_(0x14)                                       /* (PPS_EXTINT2R) RPB1  */
#define   PPS_EXTINT2R_EXTINT2_RPB5_Val       _UINT32_(0x15)                                       /* (PPS_EXTINT2R) RPB5  */
#define   PPS_EXTINT2R_EXTINT2_RPB9_Val       _UINT32_(0x16)                                       /* (PPS_EXTINT2R) RPB9  */
#define   PPS_EXTINT2R_EXTINT2_RPA1_Val       _UINT32_(0x17)                                       /* (PPS_EXTINT2R) RPA1  */
#define   PPS_EXTINT2R_EXTINT2_RPA12_Val      _UINT32_(0x18)                                       /* (PPS_EXTINT2R) RPA12  */
#define PPS_EXTINT2R_EXTINT2_OFF              (PPS_EXTINT2R_EXTINT2_OFF_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) OFF Position */
#define PPS_EXTINT2R_EXTINT2_RPA2             (PPS_EXTINT2R_EXTINT2_RPA2_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA2 Position */
#define PPS_EXTINT2R_EXTINT2_RPA8             (PPS_EXTINT2R_EXTINT2_RPA8_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA8 Position */
#define PPS_EXTINT2R_EXTINT2_RPA13            (PPS_EXTINT2R_EXTINT2_RPA13_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA13 Position */
#define PPS_EXTINT2R_EXTINT2_RPB2             (PPS_EXTINT2R_EXTINT2_RPB2_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB2 Position */
#define PPS_EXTINT2R_EXTINT2_RPB8             (PPS_EXTINT2R_EXTINT2_RPB8_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB8 Position */
#define PPS_EXTINT2R_EXTINT2_RPB13            (PPS_EXTINT2R_EXTINT2_RPB13_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB13 Position */
#define PPS_EXTINT2R_EXTINT2_RPC8             (PPS_EXTINT2R_EXTINT2_RPC8_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPC8 Position */
#define PPS_EXTINT2R_EXTINT2_RPD2             (PPS_EXTINT2R_EXTINT2_RPD2_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPD2 Position */
#define PPS_EXTINT2R_EXTINT2_RPE2             (PPS_EXTINT2R_EXTINT2_RPE2_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPE2 Position */
#define PPS_EXTINT2R_EXTINT2_RPA4             (PPS_EXTINT2R_EXTINT2_RPA4_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA4 Position */
#define PPS_EXTINT2R_EXTINT2_RPB3             (PPS_EXTINT2R_EXTINT2_RPB3_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB3 Position */
#define PPS_EXTINT2R_EXTINT2_RPC1             (PPS_EXTINT2R_EXTINT2_RPC1_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPC1 Position */
#define PPS_EXTINT2R_EXTINT2_RPD6             (PPS_EXTINT2R_EXTINT2_RPD6_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPD6 Position */
#define PPS_EXTINT2R_EXTINT2_RPE0             (PPS_EXTINT2R_EXTINT2_RPE0_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPE0 Position */
#define PPS_EXTINT2R_EXTINT2_RPA5             (PPS_EXTINT2R_EXTINT2_RPA5_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA5 Position */
#define PPS_EXTINT2R_EXTINT2_RPA9             (PPS_EXTINT2R_EXTINT2_RPA9_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA9 Position */
#define PPS_EXTINT2R_EXTINT2_RPB6             (PPS_EXTINT2R_EXTINT2_RPB6_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB6 Position */
#define PPS_EXTINT2R_EXTINT2_RPB10            (PPS_EXTINT2R_EXTINT2_RPB10_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB10 Position */
#define PPS_EXTINT2R_EXTINT2_RPA0             (PPS_EXTINT2R_EXTINT2_RPA0_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA0 Position */
#define PPS_EXTINT2R_EXTINT2_RPB1             (PPS_EXTINT2R_EXTINT2_RPB1_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB1 Position */
#define PPS_EXTINT2R_EXTINT2_RPB5             (PPS_EXTINT2R_EXTINT2_RPB5_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB5 Position */
#define PPS_EXTINT2R_EXTINT2_RPB9             (PPS_EXTINT2R_EXTINT2_RPB9_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPB9 Position */
#define PPS_EXTINT2R_EXTINT2_RPA1             (PPS_EXTINT2R_EXTINT2_RPA1_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA1 Position */
#define PPS_EXTINT2R_EXTINT2_RPA12            (PPS_EXTINT2R_EXTINT2_RPA12_Val << PPS_EXTINT2R_EXTINT2_Pos) /* (PPS_EXTINT2R) RPA12 Position */
#define PPS_EXTINT2R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_EXTINT2R) Register Mask  */


/* -------- PPS_EXTINT3R : (PPS Offset: 0x0C) (R/W 32)  -------- */
#define PPS_EXTINT3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_EXTINT3R)   Reset Value */

#define PPS_EXTINT3R_EXTINT3_Pos              _UINT32_(0)                                          /* (PPS_EXTINT3R) EXTINT3 Position */
#define PPS_EXTINT3R_EXTINT3_Msk              (_UINT32_(0x1F) << PPS_EXTINT3R_EXTINT3_Pos)         /* (PPS_EXTINT3R) EXTINT3 Mask */
#define PPS_EXTINT3R_EXTINT3(value)           (PPS_EXTINT3R_EXTINT3_Msk & (_UINT32_(value) << PPS_EXTINT3R_EXTINT3_Pos)) /* Assignment of value for EXTINT3 in the PPS_EXTINT3R register */
#define   PPS_EXTINT3R_EXTINT3_OFF_Val        _UINT32_(0x0)                                        /* (PPS_EXTINT3R) OFF  */
#define   PPS_EXTINT3R_EXTINT3_RPA3_Val       _UINT32_(0x1)                                        /* (PPS_EXTINT3R) RPA3  */
#define   PPS_EXTINT3R_EXTINT3_RPA9_Val       _UINT32_(0x2)                                        /* (PPS_EXTINT3R) RPA9  */
#define   PPS_EXTINT3R_EXTINT3_RPA14_Val      _UINT32_(0x3)                                        /* (PPS_EXTINT3R) RPA14  */
#define   PPS_EXTINT3R_EXTINT3_RPB3_Val       _UINT32_(0x4)                                        /* (PPS_EXTINT3R) RPB3  */
#define   PPS_EXTINT3R_EXTINT3_RPC9_Val       _UINT32_(0x5)                                        /* (PPS_EXTINT3R) RPC9  */
#define   PPS_EXTINT3R_EXTINT3_RPD3_Val       _UINT32_(0x6)                                        /* (PPS_EXTINT3R) RPD3  */
#define   PPS_EXTINT3R_EXTINT3_RPE3_Val       _UINT32_(0x7)                                        /* (PPS_EXTINT3R) RPE3  */
#define   PPS_EXTINT3R_EXTINT3_RPA0_Val       _UINT32_(0x8)                                        /* (PPS_EXTINT3R) RPA0  */
#define   PPS_EXTINT3R_EXTINT3_RPB4_Val       _UINT32_(0x9)                                        /* (PPS_EXTINT3R) RPB4  */
#define   PPS_EXTINT3R_EXTINT3_RPC7_Val       _UINT32_(0xA)                                        /* (PPS_EXTINT3R) RPC7  */
#define   PPS_EXTINT3R_EXTINT3_RPD7_Val       _UINT32_(0xB)                                        /* (PPS_EXTINT3R) RPD7  */
#define   PPS_EXTINT3R_EXTINT3_RPE1_Val       _UINT32_(0xC)                                        /* (PPS_EXTINT3R) RPE1  */
#define   PPS_EXTINT3R_EXTINT3_RPA6_Val       _UINT32_(0xD)                                        /* (PPS_EXTINT3R) RPA6  */
#define   PPS_EXTINT3R_EXTINT3_RPA10_Val      _UINT32_(0xE)                                        /* (PPS_EXTINT3R) RPA10  */
#define   PPS_EXTINT3R_EXTINT3_RPB7_Val       _UINT32_(0xF)                                        /* (PPS_EXTINT3R) RPB7  */
#define   PPS_EXTINT3R_EXTINT3_RPB11_Val      _UINT32_(0x10)                                       /* (PPS_EXTINT3R) RPB11  */
#define   PPS_EXTINT3R_EXTINT3_RPA1_Val       _UINT32_(0x11)                                       /* (PPS_EXTINT3R) RPA1  */
#define   PPS_EXTINT3R_EXTINT3_RPA5_Val       _UINT32_(0x12)                                       /* (PPS_EXTINT3R) RPA5  */
#define   PPS_EXTINT3R_EXTINT3_RPA13_Val      _UINT32_(0x13)                                       /* (PPS_EXTINT3R) RPA13  */
#define   PPS_EXTINT3R_EXTINT3_RPB2_Val       _UINT32_(0x14)                                       /* (PPS_EXTINT3R) RPB2  */
#define   PPS_EXTINT3R_EXTINT3_RPB6_Val       _UINT32_(0x15)                                       /* (PPS_EXTINT3R) RPB6  */
#define   PPS_EXTINT3R_EXTINT3_RPB10_Val      _UINT32_(0x16)                                       /* (PPS_EXTINT3R) RPB10  */
#define   PPS_EXTINT3R_EXTINT3_RPA8_Val       _UINT32_(0x17)                                       /* (PPS_EXTINT3R) RPA8  */
#define   PPS_EXTINT3R_EXTINT3_RPA2_Val       _UINT32_(0x18)                                       /* (PPS_EXTINT3R) RPA2  */
#define PPS_EXTINT3R_EXTINT3_OFF              (PPS_EXTINT3R_EXTINT3_OFF_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) OFF Position */
#define PPS_EXTINT3R_EXTINT3_RPA3             (PPS_EXTINT3R_EXTINT3_RPA3_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA3 Position */
#define PPS_EXTINT3R_EXTINT3_RPA9             (PPS_EXTINT3R_EXTINT3_RPA9_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA9 Position */
#define PPS_EXTINT3R_EXTINT3_RPA14            (PPS_EXTINT3R_EXTINT3_RPA14_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA14 Position */
#define PPS_EXTINT3R_EXTINT3_RPB3             (PPS_EXTINT3R_EXTINT3_RPB3_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPB3 Position */
#define PPS_EXTINT3R_EXTINT3_RPC9             (PPS_EXTINT3R_EXTINT3_RPC9_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPC9 Position */
#define PPS_EXTINT3R_EXTINT3_RPD3             (PPS_EXTINT3R_EXTINT3_RPD3_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPD3 Position */
#define PPS_EXTINT3R_EXTINT3_RPE3             (PPS_EXTINT3R_EXTINT3_RPE3_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPE3 Position */
#define PPS_EXTINT3R_EXTINT3_RPA0             (PPS_EXTINT3R_EXTINT3_RPA0_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA0 Position */
#define PPS_EXTINT3R_EXTINT3_RPB4             (PPS_EXTINT3R_EXTINT3_RPB4_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPB4 Position */
#define PPS_EXTINT3R_EXTINT3_RPC7             (PPS_EXTINT3R_EXTINT3_RPC7_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPC7 Position */
#define PPS_EXTINT3R_EXTINT3_RPD7             (PPS_EXTINT3R_EXTINT3_RPD7_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPD7 Position */
#define PPS_EXTINT3R_EXTINT3_RPE1             (PPS_EXTINT3R_EXTINT3_RPE1_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPE1 Position */
#define PPS_EXTINT3R_EXTINT3_RPA6             (PPS_EXTINT3R_EXTINT3_RPA6_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA6 Position */
#define PPS_EXTINT3R_EXTINT3_RPA10            (PPS_EXTINT3R_EXTINT3_RPA10_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA10 Position */
#define PPS_EXTINT3R_EXTINT3_RPB7             (PPS_EXTINT3R_EXTINT3_RPB7_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPB7 Position */
#define PPS_EXTINT3R_EXTINT3_RPB11            (PPS_EXTINT3R_EXTINT3_RPB11_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPB11 Position */
#define PPS_EXTINT3R_EXTINT3_RPA1             (PPS_EXTINT3R_EXTINT3_RPA1_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA1 Position */
#define PPS_EXTINT3R_EXTINT3_RPA5             (PPS_EXTINT3R_EXTINT3_RPA5_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA5 Position */
#define PPS_EXTINT3R_EXTINT3_RPA13            (PPS_EXTINT3R_EXTINT3_RPA13_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA13 Position */
#define PPS_EXTINT3R_EXTINT3_RPB2             (PPS_EXTINT3R_EXTINT3_RPB2_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPB2 Position */
#define PPS_EXTINT3R_EXTINT3_RPB6             (PPS_EXTINT3R_EXTINT3_RPB6_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPB6 Position */
#define PPS_EXTINT3R_EXTINT3_RPB10            (PPS_EXTINT3R_EXTINT3_RPB10_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPB10 Position */
#define PPS_EXTINT3R_EXTINT3_RPA8             (PPS_EXTINT3R_EXTINT3_RPA8_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA8 Position */
#define PPS_EXTINT3R_EXTINT3_RPA2             (PPS_EXTINT3R_EXTINT3_RPA2_Val << PPS_EXTINT3R_EXTINT3_Pos) /* (PPS_EXTINT3R) RPA2 Position */
#define PPS_EXTINT3R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_EXTINT3R) Register Mask  */


/* -------- PPS_NMIR : (PPS Offset: 0x3C) (R/W 32)  -------- */
#define PPS_NMIR_RESETVALUE                   _UINT32_(0x00)                                       /*  (PPS_NMIR)   Reset Value */

#define PPS_NMIR_NMI_Pos                      _UINT32_(0)                                          /* (PPS_NMIR) NMI Position */
#define PPS_NMIR_NMI_Msk                      (_UINT32_(0x1F) << PPS_NMIR_NMI_Pos)                 /* (PPS_NMIR) NMI Mask */
#define PPS_NMIR_NMI(value)                   (PPS_NMIR_NMI_Msk & (_UINT32_(value) << PPS_NMIR_NMI_Pos)) /* Assignment of value for NMI in the PPS_NMIR register */
#define   PPS_NMIR_NMI_OFF_Val                _UINT32_(0x0)                                        /* (PPS_NMIR) OFF  */
#define   PPS_NMIR_NMI_RPA3_Val               _UINT32_(0x1)                                        /* (PPS_NMIR) RPA3  */
#define   PPS_NMIR_NMI_RPA9_Val               _UINT32_(0x2)                                        /* (PPS_NMIR) RPA9  */
#define   PPS_NMIR_NMI_RPA14_Val              _UINT32_(0x3)                                        /* (PPS_NMIR) RPA14  */
#define   PPS_NMIR_NMI_RPB3_Val               _UINT32_(0x4)                                        /* (PPS_NMIR) RPB3  */
#define   PPS_NMIR_NMI_RPC9_Val               _UINT32_(0x5)                                        /* (PPS_NMIR) RPC9  */
#define   PPS_NMIR_NMI_RPD3_Val               _UINT32_(0x6)                                        /* (PPS_NMIR) RPD3  */
#define   PPS_NMIR_NMI_RPE3_Val               _UINT32_(0x7)                                        /* (PPS_NMIR) RPE3  */
#define   PPS_NMIR_NMI_RPA0_Val               _UINT32_(0x8)                                        /* (PPS_NMIR) RPA0  */
#define   PPS_NMIR_NMI_RPB4_Val               _UINT32_(0x9)                                        /* (PPS_NMIR) RPB4  */
#define   PPS_NMIR_NMI_RPC7_Val               _UINT32_(0xA)                                        /* (PPS_NMIR) RPC7  */
#define   PPS_NMIR_NMI_RPD7_Val               _UINT32_(0xB)                                        /* (PPS_NMIR) RPD7  */
#define   PPS_NMIR_NMI_RPE1_Val               _UINT32_(0xC)                                        /* (PPS_NMIR) RPE1  */
#define   PPS_NMIR_NMI_RPA6_Val               _UINT32_(0xD)                                        /* (PPS_NMIR) RPA6  */
#define   PPS_NMIR_NMI_RPA10_Val              _UINT32_(0xE)                                        /* (PPS_NMIR) RPA10  */
#define   PPS_NMIR_NMI_RPB7_Val               _UINT32_(0xF)                                        /* (PPS_NMIR) RPB7  */
#define   PPS_NMIR_NMI_RPB11_Val              _UINT32_(0x10)                                       /* (PPS_NMIR) RPB11  */
#define   PPS_NMIR_NMI_RPA1_Val               _UINT32_(0x11)                                       /* (PPS_NMIR) RPA1  */
#define   PPS_NMIR_NMI_RPA5_Val               _UINT32_(0x12)                                       /* (PPS_NMIR) RPA5  */
#define   PPS_NMIR_NMI_RPA13_Val              _UINT32_(0x13)                                       /* (PPS_NMIR) RPA13  */
#define   PPS_NMIR_NMI_RPB2_Val               _UINT32_(0x14)                                       /* (PPS_NMIR) RPB2  */
#define   PPS_NMIR_NMI_RPB6_Val               _UINT32_(0x15)                                       /* (PPS_NMIR) RPB6  */
#define   PPS_NMIR_NMI_RPB10_Val              _UINT32_(0x16)                                       /* (PPS_NMIR) RPB10  */
#define   PPS_NMIR_NMI_RPA8_Val               _UINT32_(0x17)                                       /* (PPS_NMIR) RPA8  */
#define   PPS_NMIR_NMI_RPA2_Val               _UINT32_(0x18)                                       /* (PPS_NMIR) RPA2  */
#define PPS_NMIR_NMI_OFF                      (PPS_NMIR_NMI_OFF_Val << PPS_NMIR_NMI_Pos)           /* (PPS_NMIR) OFF Position */
#define PPS_NMIR_NMI_RPA3                     (PPS_NMIR_NMI_RPA3_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPA3 Position */
#define PPS_NMIR_NMI_RPA9                     (PPS_NMIR_NMI_RPA9_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPA9 Position */
#define PPS_NMIR_NMI_RPA14                    (PPS_NMIR_NMI_RPA14_Val << PPS_NMIR_NMI_Pos)         /* (PPS_NMIR) RPA14 Position */
#define PPS_NMIR_NMI_RPB3                     (PPS_NMIR_NMI_RPB3_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPB3 Position */
#define PPS_NMIR_NMI_RPC9                     (PPS_NMIR_NMI_RPC9_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPC9 Position */
#define PPS_NMIR_NMI_RPD3                     (PPS_NMIR_NMI_RPD3_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPD3 Position */
#define PPS_NMIR_NMI_RPE3                     (PPS_NMIR_NMI_RPE3_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPE3 Position */
#define PPS_NMIR_NMI_RPA0                     (PPS_NMIR_NMI_RPA0_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPA0 Position */
#define PPS_NMIR_NMI_RPB4                     (PPS_NMIR_NMI_RPB4_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPB4 Position */
#define PPS_NMIR_NMI_RPC7                     (PPS_NMIR_NMI_RPC7_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPC7 Position */
#define PPS_NMIR_NMI_RPD7                     (PPS_NMIR_NMI_RPD7_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPD7 Position */
#define PPS_NMIR_NMI_RPE1                     (PPS_NMIR_NMI_RPE1_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPE1 Position */
#define PPS_NMIR_NMI_RPA6                     (PPS_NMIR_NMI_RPA6_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPA6 Position */
#define PPS_NMIR_NMI_RPA10                    (PPS_NMIR_NMI_RPA10_Val << PPS_NMIR_NMI_Pos)         /* (PPS_NMIR) RPA10 Position */
#define PPS_NMIR_NMI_RPB7                     (PPS_NMIR_NMI_RPB7_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPB7 Position */
#define PPS_NMIR_NMI_RPB11                    (PPS_NMIR_NMI_RPB11_Val << PPS_NMIR_NMI_Pos)         /* (PPS_NMIR) RPB11 Position */
#define PPS_NMIR_NMI_RPA1                     (PPS_NMIR_NMI_RPA1_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPA1 Position */
#define PPS_NMIR_NMI_RPA5                     (PPS_NMIR_NMI_RPA5_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPA5 Position */
#define PPS_NMIR_NMI_RPA13                    (PPS_NMIR_NMI_RPA13_Val << PPS_NMIR_NMI_Pos)         /* (PPS_NMIR) RPA13 Position */
#define PPS_NMIR_NMI_RPB2                     (PPS_NMIR_NMI_RPB2_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPB2 Position */
#define PPS_NMIR_NMI_RPB6                     (PPS_NMIR_NMI_RPB6_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPB6 Position */
#define PPS_NMIR_NMI_RPB10                    (PPS_NMIR_NMI_RPB10_Val << PPS_NMIR_NMI_Pos)         /* (PPS_NMIR) RPB10 Position */
#define PPS_NMIR_NMI_RPA8                     (PPS_NMIR_NMI_RPA8_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPA8 Position */
#define PPS_NMIR_NMI_RPA2                     (PPS_NMIR_NMI_RPA2_Val << PPS_NMIR_NMI_Pos)          /* (PPS_NMIR) RPA2 Position */
#define PPS_NMIR_Msk                          _UINT32_(0x0000001F)                                 /* (PPS_NMIR) Register Mask  */


/* -------- PPS_SCOM0P0R : (PPS Offset: 0x40) (R/W 32)  -------- */
#define PPS_SCOM0P0R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM0P0R)   Reset Value */

#define PPS_SCOM0P0R_SCOM0P0_Pos              _UINT32_(0)                                          /* (PPS_SCOM0P0R) SERCOM0/PAD0 Position */
#define PPS_SCOM0P0R_SCOM0P0_Msk              (_UINT32_(0x1F) << PPS_SCOM0P0R_SCOM0P0_Pos)         /* (PPS_SCOM0P0R) SERCOM0/PAD0 Mask */
#define PPS_SCOM0P0R_SCOM0P0(value)           (PPS_SCOM0P0R_SCOM0P0_Msk & (_UINT32_(value) << PPS_SCOM0P0R_SCOM0P0_Pos)) /* Assignment of value for SCOM0P0 in the PPS_SCOM0P0R register */
#define   PPS_SCOM0P0R_SCOM0P0_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM0P0R) OFF  */
#define   PPS_SCOM0P0R_SCOM0P0_RPA1_Val       _UINT32_(0x1)                                        /* (PPS_SCOM0P0R) RPA1  */
#define   PPS_SCOM0P0R_SCOM0P0_RPA7_Val       _UINT32_(0x2)                                        /* (PPS_SCOM0P0R) RPA7  */
#define   PPS_SCOM0P0R_SCOM0P0_RPA12_Val      _UINT32_(0x3)                                        /* (PPS_SCOM0P0R) RPA12  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB1_Val       _UINT32_(0x4)                                        /* (PPS_SCOM0P0R) RPB1  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB7_Val       _UINT32_(0x5)                                        /* (PPS_SCOM0P0R) RPB7  */
#define   PPS_SCOM0P0R_SCOM0P0_RPC1_Val       _UINT32_(0x6)                                        /* (PPS_SCOM0P0R) RPC1  */
#define   PPS_SCOM0P0R_SCOM0P0_RPC7_Val       _UINT32_(0x7)                                        /* (PPS_SCOM0P0R) RPC7  */
#define   PPS_SCOM0P0R_SCOM0P0_RPD7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM0P0R) RPD7  */
#define   PPS_SCOM0P0R_SCOM0P0_RPE1_Val       _UINT32_(0x9)                                        /* (PPS_SCOM0P0R) RPE1  */
#define   PPS_SCOM0P0R_SCOM0P0_RPA3_Val       _UINT32_(0xA)                                        /* (PPS_SCOM0P0R) RPA3  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB2_Val       _UINT32_(0xB)                                        /* (PPS_SCOM0P0R) RPB2  */
#define   PPS_SCOM0P0R_SCOM0P0_RPC0_Val       _UINT32_(0xC)                                        /* (PPS_SCOM0P0R) RPC0  */
#define   PPS_SCOM0P0R_SCOM0P0_RPD4_Val       _UINT32_(0xD)                                        /* (PPS_SCOM0P0R) RPD4  */
#define   PPS_SCOM0P0R_SCOM0P0_RPE6_Val       _UINT32_(0xE)                                        /* (PPS_SCOM0P0R) RPE6  */
#define   PPS_SCOM0P0R_SCOM0P0_RPA4_Val       _UINT32_(0xF)                                        /* (PPS_SCOM0P0R) RPA4  */
#define   PPS_SCOM0P0R_SCOM0P0_RPA8_Val       _UINT32_(0x10)                                       /* (PPS_SCOM0P0R) RPA8  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB12_Val      _UINT32_(0x11)                                       /* (PPS_SCOM0P0R) RPB12  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM0P0R) RPB5  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB9_Val       _UINT32_(0x13)                                       /* (PPS_SCOM0P0R) RPB9  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB13_Val      _UINT32_(0x14)                                       /* (PPS_SCOM0P0R) RPB13  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB0_Val       _UINT32_(0x15)                                       /* (PPS_SCOM0P0R) RPB0  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB4_Val       _UINT32_(0x16)                                       /* (PPS_SCOM0P0R) RPB4  */
#define   PPS_SCOM0P0R_SCOM0P0_RPB8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM0P0R) RPB8  */
#define   PPS_SCOM0P0R_SCOM0P0_RPA0_Val       _UINT32_(0x18)                                       /* (PPS_SCOM0P0R) RPA0  */
#define   PPS_SCOM0P0R_SCOM0P0_RPA11_Val      _UINT32_(0x19)                                       /* (PPS_SCOM0P0R) RPA11  */
#define PPS_SCOM0P0R_SCOM0P0_OFF              (PPS_SCOM0P0R_SCOM0P0_OFF_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) OFF Position */
#define PPS_SCOM0P0R_SCOM0P0_RPA1             (PPS_SCOM0P0R_SCOM0P0_RPA1_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPA1 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPA7             (PPS_SCOM0P0R_SCOM0P0_RPA7_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPA7 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPA12            (PPS_SCOM0P0R_SCOM0P0_RPA12_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPA12 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB1             (PPS_SCOM0P0R_SCOM0P0_RPB1_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB1 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB7             (PPS_SCOM0P0R_SCOM0P0_RPB7_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB7 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPC1             (PPS_SCOM0P0R_SCOM0P0_RPC1_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPC1 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPC7             (PPS_SCOM0P0R_SCOM0P0_RPC7_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPC7 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPD7             (PPS_SCOM0P0R_SCOM0P0_RPD7_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPD7 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPE1             (PPS_SCOM0P0R_SCOM0P0_RPE1_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPE1 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPA3             (PPS_SCOM0P0R_SCOM0P0_RPA3_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPA3 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB2             (PPS_SCOM0P0R_SCOM0P0_RPB2_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB2 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPC0             (PPS_SCOM0P0R_SCOM0P0_RPC0_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPC0 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPD4             (PPS_SCOM0P0R_SCOM0P0_RPD4_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPD4 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPE6             (PPS_SCOM0P0R_SCOM0P0_RPE6_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPE6 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPA4             (PPS_SCOM0P0R_SCOM0P0_RPA4_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPA4 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPA8             (PPS_SCOM0P0R_SCOM0P0_RPA8_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPA8 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB12            (PPS_SCOM0P0R_SCOM0P0_RPB12_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB12 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB5             (PPS_SCOM0P0R_SCOM0P0_RPB5_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB5 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB9             (PPS_SCOM0P0R_SCOM0P0_RPB9_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB9 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB13            (PPS_SCOM0P0R_SCOM0P0_RPB13_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB13 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB0             (PPS_SCOM0P0R_SCOM0P0_RPB0_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB0 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB4             (PPS_SCOM0P0R_SCOM0P0_RPB4_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB4 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPB8             (PPS_SCOM0P0R_SCOM0P0_RPB8_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPB8 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPA0             (PPS_SCOM0P0R_SCOM0P0_RPA0_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPA0 Position */
#define PPS_SCOM0P0R_SCOM0P0_RPA11            (PPS_SCOM0P0R_SCOM0P0_RPA11_Val << PPS_SCOM0P0R_SCOM0P0_Pos) /* (PPS_SCOM0P0R) RPA11 Position */
#define PPS_SCOM0P0R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM0P0R) Register Mask  */


/* -------- PPS_SCOM0P1R : (PPS Offset: 0x44) (R/W 32)  -------- */
#define PPS_SCOM0P1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM0P1R)   Reset Value */

#define PPS_SCOM0P1R_SCOM0P1_Pos              _UINT32_(0)                                          /* (PPS_SCOM0P1R) SERCOM0/PAD1 Position */
#define PPS_SCOM0P1R_SCOM0P1_Msk              (_UINT32_(0x1F) << PPS_SCOM0P1R_SCOM0P1_Pos)         /* (PPS_SCOM0P1R) SERCOM0/PAD1 Mask */
#define PPS_SCOM0P1R_SCOM0P1(value)           (PPS_SCOM0P1R_SCOM0P1_Msk & (_UINT32_(value) << PPS_SCOM0P1R_SCOM0P1_Pos)) /* Assignment of value for SCOM0P1 in the PPS_SCOM0P1R register */
#define   PPS_SCOM0P1R_SCOM0P1_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM0P1R) OFF  */
#define   PPS_SCOM0P1R_SCOM0P1_RPA5_Val       _UINT32_(0x1)                                        /* (PPS_SCOM0P1R) RPA5  */
#define   PPS_SCOM0P1R_SCOM0P1_RPB5_Val       _UINT32_(0x2)                                        /* (PPS_SCOM0P1R) RPB5  */
#define   PPS_SCOM0P1R_SCOM0P1_RPB9_Val       _UINT32_(0x3)                                        /* (PPS_SCOM0P1R) RPB9  */
#define   PPS_SCOM0P1R_SCOM0P1_RPD5_Val       _UINT32_(0x4)                                        /* (PPS_SCOM0P1R) RPD5  */
#define   PPS_SCOM0P1R_SCOM0P1_RPE5_Val       _UINT32_(0x5)                                        /* (PPS_SCOM0P1R) RPE5  */
#define   PPS_SCOM0P1R_SCOM0P1_RPA3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM0P1R) RPA3  */
#define   PPS_SCOM0P1R_SCOM0P1_RPA6_Val       _UINT32_(0x7)                                        /* (PPS_SCOM0P1R) RPA6  */
#define   PPS_SCOM0P1R_SCOM0P1_RPA7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM0P1R) RPA7  */
#define   PPS_SCOM0P1R_SCOM0P1_RPB6_Val       _UINT32_(0x9)                                        /* (PPS_SCOM0P1R) RPB6  */
#define   PPS_SCOM0P1R_SCOM0P1_RPB8_Val       _UINT32_(0xA)                                        /* (PPS_SCOM0P1R) RPB8  */
#define PPS_SCOM0P1R_SCOM0P1_OFF              (PPS_SCOM0P1R_SCOM0P1_OFF_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) OFF Position */
#define PPS_SCOM0P1R_SCOM0P1_RPA5             (PPS_SCOM0P1R_SCOM0P1_RPA5_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPA5 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPB5             (PPS_SCOM0P1R_SCOM0P1_RPB5_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPB5 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPB9             (PPS_SCOM0P1R_SCOM0P1_RPB9_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPB9 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPD5             (PPS_SCOM0P1R_SCOM0P1_RPD5_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPD5 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPE5             (PPS_SCOM0P1R_SCOM0P1_RPE5_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPE5 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPA3             (PPS_SCOM0P1R_SCOM0P1_RPA3_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPA3 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPA6             (PPS_SCOM0P1R_SCOM0P1_RPA6_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPA6 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPA7             (PPS_SCOM0P1R_SCOM0P1_RPA7_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPA7 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPB6             (PPS_SCOM0P1R_SCOM0P1_RPB6_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPB6 Position */
#define PPS_SCOM0P1R_SCOM0P1_RPB8             (PPS_SCOM0P1R_SCOM0P1_RPB8_Val << PPS_SCOM0P1R_SCOM0P1_Pos) /* (PPS_SCOM0P1R) RPB8 Position */
#define PPS_SCOM0P1R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM0P1R) Register Mask  */


/* -------- PPS_SCOM0P2R : (PPS Offset: 0x48) (R/W 32)  -------- */
#define PPS_SCOM0P2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM0P2R)   Reset Value */

#define PPS_SCOM0P2R_SCOM0P2_Pos              _UINT32_(0)                                          /* (PPS_SCOM0P2R) SERCOM0/PAD2 Position */
#define PPS_SCOM0P2R_SCOM0P2_Msk              (_UINT32_(0x1F) << PPS_SCOM0P2R_SCOM0P2_Pos)         /* (PPS_SCOM0P2R) SERCOM0/PAD2 Mask */
#define PPS_SCOM0P2R_SCOM0P2(value)           (PPS_SCOM0P2R_SCOM0P2_Msk & (_UINT32_(value) << PPS_SCOM0P2R_SCOM0P2_Pos)) /* Assignment of value for SCOM0P2 in the PPS_SCOM0P2R register */
#define   PPS_SCOM0P2R_SCOM0P2_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM0P2R) OFF  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA3_Val       _UINT32_(0x1)                                        /* (PPS_SCOM0P2R) RPA3  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA9_Val       _UINT32_(0x2)                                        /* (PPS_SCOM0P2R) RPA9  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA14_Val      _UINT32_(0x3)                                        /* (PPS_SCOM0P2R) RPA14  */
#define   PPS_SCOM0P2R_SCOM0P2_RPB3_Val       _UINT32_(0x4)                                        /* (PPS_SCOM0P2R) RPB3  */
#define   PPS_SCOM0P2R_SCOM0P2_RPC9_Val       _UINT32_(0x5)                                        /* (PPS_SCOM0P2R) RPC9  */
#define   PPS_SCOM0P2R_SCOM0P2_RPD3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM0P2R) RPD3  */
#define   PPS_SCOM0P2R_SCOM0P2_RPE3_Val       _UINT32_(0x7)                                        /* (PPS_SCOM0P2R) RPE3  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA0_Val       _UINT32_(0x8)                                        /* (PPS_SCOM0P2R) RPA0  */
#define   PPS_SCOM0P2R_SCOM0P2_RPB4_Val       _UINT32_(0x9)                                        /* (PPS_SCOM0P2R) RPB4  */
#define   PPS_SCOM0P2R_SCOM0P2_RPC7_Val       _UINT32_(0xA)                                        /* (PPS_SCOM0P2R) RPC7  */
#define   PPS_SCOM0P2R_SCOM0P2_RPD7_Val       _UINT32_(0xB)                                        /* (PPS_SCOM0P2R) RPD7  */
#define   PPS_SCOM0P2R_SCOM0P2_RPE1_Val       _UINT32_(0xC)                                        /* (PPS_SCOM0P2R) RPE1  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA6_Val       _UINT32_(0xD)                                        /* (PPS_SCOM0P2R) RPA6  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA10_Val      _UINT32_(0xE)                                        /* (PPS_SCOM0P2R) RPA10  */
#define   PPS_SCOM0P2R_SCOM0P2_RPB7_Val       _UINT32_(0xF)                                        /* (PPS_SCOM0P2R) RPB7  */
#define   PPS_SCOM0P2R_SCOM0P2_RPB11_Val      _UINT32_(0x10)                                       /* (PPS_SCOM0P2R) RPB11  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA1_Val       _UINT32_(0x11)                                       /* (PPS_SCOM0P2R) RPA1  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM0P2R) RPA5  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA13_Val      _UINT32_(0x13)                                       /* (PPS_SCOM0P2R) RPA13  */
#define   PPS_SCOM0P2R_SCOM0P2_RPB2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM0P2R) RPB2  */
#define   PPS_SCOM0P2R_SCOM0P2_RPB6_Val       _UINT32_(0x15)                                       /* (PPS_SCOM0P2R) RPB6  */
#define   PPS_SCOM0P2R_SCOM0P2_RPB10_Val      _UINT32_(0x16)                                       /* (PPS_SCOM0P2R) RPB10  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM0P2R) RPA8  */
#define   PPS_SCOM0P2R_SCOM0P2_RPA2_Val       _UINT32_(0x18)                                       /* (PPS_SCOM0P2R) RPA2  */
#define PPS_SCOM0P2R_SCOM0P2_OFF              (PPS_SCOM0P2R_SCOM0P2_OFF_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) OFF Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA3             (PPS_SCOM0P2R_SCOM0P2_RPA3_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA3 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA9             (PPS_SCOM0P2R_SCOM0P2_RPA9_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA9 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA14            (PPS_SCOM0P2R_SCOM0P2_RPA14_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA14 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPB3             (PPS_SCOM0P2R_SCOM0P2_RPB3_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPB3 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPC9             (PPS_SCOM0P2R_SCOM0P2_RPC9_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPC9 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPD3             (PPS_SCOM0P2R_SCOM0P2_RPD3_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPD3 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPE3             (PPS_SCOM0P2R_SCOM0P2_RPE3_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPE3 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA0             (PPS_SCOM0P2R_SCOM0P2_RPA0_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA0 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPB4             (PPS_SCOM0P2R_SCOM0P2_RPB4_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPB4 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPC7             (PPS_SCOM0P2R_SCOM0P2_RPC7_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPC7 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPD7             (PPS_SCOM0P2R_SCOM0P2_RPD7_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPD7 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPE1             (PPS_SCOM0P2R_SCOM0P2_RPE1_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPE1 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA6             (PPS_SCOM0P2R_SCOM0P2_RPA6_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA6 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA10            (PPS_SCOM0P2R_SCOM0P2_RPA10_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA10 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPB7             (PPS_SCOM0P2R_SCOM0P2_RPB7_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPB7 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPB11            (PPS_SCOM0P2R_SCOM0P2_RPB11_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPB11 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA1             (PPS_SCOM0P2R_SCOM0P2_RPA1_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA1 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA5             (PPS_SCOM0P2R_SCOM0P2_RPA5_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA5 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA13            (PPS_SCOM0P2R_SCOM0P2_RPA13_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA13 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPB2             (PPS_SCOM0P2R_SCOM0P2_RPB2_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPB2 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPB6             (PPS_SCOM0P2R_SCOM0P2_RPB6_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPB6 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPB10            (PPS_SCOM0P2R_SCOM0P2_RPB10_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPB10 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA8             (PPS_SCOM0P2R_SCOM0P2_RPA8_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA8 Position */
#define PPS_SCOM0P2R_SCOM0P2_RPA2             (PPS_SCOM0P2R_SCOM0P2_RPA2_Val << PPS_SCOM0P2R_SCOM0P2_Pos) /* (PPS_SCOM0P2R) RPA2 Position */
#define PPS_SCOM0P2R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM0P2R) Register Mask  */


/* -------- PPS_SCOM0P3R : (PPS Offset: 0x4C) (R/W 32)  -------- */
#define PPS_SCOM0P3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM0P3R)   Reset Value */

#define PPS_SCOM0P3R_SCOM0P3_Pos              _UINT32_(0)                                          /* (PPS_SCOM0P3R) SERCOM0/PAD3 Position */
#define PPS_SCOM0P3R_SCOM0P3_Msk              (_UINT32_(0x1F) << PPS_SCOM0P3R_SCOM0P3_Pos)         /* (PPS_SCOM0P3R) SERCOM0/PAD3 Mask */
#define PPS_SCOM0P3R_SCOM0P3(value)           (PPS_SCOM0P3R_SCOM0P3_Msk & (_UINT32_(value) << PPS_SCOM0P3R_SCOM0P3_Pos)) /* Assignment of value for SCOM0P3 in the PPS_SCOM0P3R register */
#define   PPS_SCOM0P3R_SCOM0P3_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM0P3R) OFF  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA0_Val       _UINT32_(0x1)                                        /* (PPS_SCOM0P3R) RPA0  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA6_Val       _UINT32_(0x2)                                        /* (PPS_SCOM0P3R) RPA6  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA11_Val      _UINT32_(0x3)                                        /* (PPS_SCOM0P3R) RPA11  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB0_Val       _UINT32_(0x4)                                        /* (PPS_SCOM0P3R) RPB0  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB6_Val       _UINT32_(0x5)                                        /* (PPS_SCOM0P3R) RPB6  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB11_Val      _UINT32_(0x6)                                        /* (PPS_SCOM0P3R) RPB11  */
#define   PPS_SCOM0P3R_SCOM0P3_RPC0_Val       _UINT32_(0x7)                                        /* (PPS_SCOM0P3R) RPC0  */
#define   PPS_SCOM0P3R_SCOM0P3_RPD6_Val       _UINT32_(0x8)                                        /* (PPS_SCOM0P3R) RPD6  */
#define   PPS_SCOM0P3R_SCOM0P3_RPE0_Val       _UINT32_(0x9)                                        /* (PPS_SCOM0P3R) RPE0  */
#define   PPS_SCOM0P3R_SCOM0P3_RPE6_Val       _UINT32_(0xA)                                        /* (PPS_SCOM0P3R) RPE6  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB1_Val       _UINT32_(0xB)                                        /* (PPS_SCOM0P3R) RPB1  */
#define   PPS_SCOM0P3R_SCOM0P3_RPC9_Val       _UINT32_(0xC)                                        /* (PPS_SCOM0P3R) RPC9  */
#define   PPS_SCOM0P3R_SCOM0P3_RPD3_Val       _UINT32_(0xD)                                        /* (PPS_SCOM0P3R) RPD3  */
#define   PPS_SCOM0P3R_SCOM0P3_RPE4_Val       _UINT32_(0xE)                                        /* (PPS_SCOM0P3R) RPE4  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA3_Val       _UINT32_(0xF)                                        /* (PPS_SCOM0P3R) RPA3  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA7_Val       _UINT32_(0x10)                                       /* (PPS_SCOM0P3R) RPA7  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB4_Val       _UINT32_(0x11)                                       /* (PPS_SCOM0P3R) RPB4  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB8_Val       _UINT32_(0x12)                                       /* (PPS_SCOM0P3R) RPB8  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB12_Val      _UINT32_(0x13)                                       /* (PPS_SCOM0P3R) RPB12  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM0P3R) RPA2  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA10_Val      _UINT32_(0x15)                                       /* (PPS_SCOM0P3R) RPA10  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA14_Val      _UINT32_(0x16)                                       /* (PPS_SCOM0P3R) RPA14  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB3_Val       _UINT32_(0x17)                                       /* (PPS_SCOM0P3R) RPB3  */
#define   PPS_SCOM0P3R_SCOM0P3_RPB7_Val       _UINT32_(0x18)                                       /* (PPS_SCOM0P3R) RPB7  */
#define   PPS_SCOM0P3R_SCOM0P3_RPA9_Val       _UINT32_(0x19)                                       /* (PPS_SCOM0P3R) RPA9  */
#define PPS_SCOM0P3R_SCOM0P3_OFF              (PPS_SCOM0P3R_SCOM0P3_OFF_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) OFF Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA0             (PPS_SCOM0P3R_SCOM0P3_RPA0_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA0 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA6             (PPS_SCOM0P3R_SCOM0P3_RPA6_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA6 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA11            (PPS_SCOM0P3R_SCOM0P3_RPA11_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA11 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB0             (PPS_SCOM0P3R_SCOM0P3_RPB0_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB0 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB6             (PPS_SCOM0P3R_SCOM0P3_RPB6_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB6 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB11            (PPS_SCOM0P3R_SCOM0P3_RPB11_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB11 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPC0             (PPS_SCOM0P3R_SCOM0P3_RPC0_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPC0 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPD6             (PPS_SCOM0P3R_SCOM0P3_RPD6_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPD6 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPE0             (PPS_SCOM0P3R_SCOM0P3_RPE0_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPE0 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPE6             (PPS_SCOM0P3R_SCOM0P3_RPE6_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPE6 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB1             (PPS_SCOM0P3R_SCOM0P3_RPB1_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB1 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPC9             (PPS_SCOM0P3R_SCOM0P3_RPC9_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPC9 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPD3             (PPS_SCOM0P3R_SCOM0P3_RPD3_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPD3 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPE4             (PPS_SCOM0P3R_SCOM0P3_RPE4_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPE4 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA3             (PPS_SCOM0P3R_SCOM0P3_RPA3_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA3 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA7             (PPS_SCOM0P3R_SCOM0P3_RPA7_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA7 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB4             (PPS_SCOM0P3R_SCOM0P3_RPB4_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB4 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB8             (PPS_SCOM0P3R_SCOM0P3_RPB8_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB8 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB12            (PPS_SCOM0P3R_SCOM0P3_RPB12_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB12 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA2             (PPS_SCOM0P3R_SCOM0P3_RPA2_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA2 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA10            (PPS_SCOM0P3R_SCOM0P3_RPA10_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA10 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA14            (PPS_SCOM0P3R_SCOM0P3_RPA14_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA14 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB3             (PPS_SCOM0P3R_SCOM0P3_RPB3_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB3 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPB7             (PPS_SCOM0P3R_SCOM0P3_RPB7_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPB7 Position */
#define PPS_SCOM0P3R_SCOM0P3_RPA9             (PPS_SCOM0P3R_SCOM0P3_RPA9_Val << PPS_SCOM0P3R_SCOM0P3_Pos) /* (PPS_SCOM0P3R) RPA9 Position */
#define PPS_SCOM0P3R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM0P3R) Register Mask  */


/* -------- PPS_SCOM1P0R : (PPS Offset: 0x50) (R/W 32)  -------- */
#define PPS_SCOM1P0R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM1P0R)   Reset Value */

#define PPS_SCOM1P0R_SCOM1P0_Pos              _UINT32_(0)                                          /* (PPS_SCOM1P0R) SERCOM1/PAD0 Position */
#define PPS_SCOM1P0R_SCOM1P0_Msk              (_UINT32_(0x1F) << PPS_SCOM1P0R_SCOM1P0_Pos)         /* (PPS_SCOM1P0R) SERCOM1/PAD0 Mask */
#define PPS_SCOM1P0R_SCOM1P0(value)           (PPS_SCOM1P0R_SCOM1P0_Msk & (_UINT32_(value) << PPS_SCOM1P0R_SCOM1P0_Pos)) /* Assignment of value for SCOM1P0 in the PPS_SCOM1P0R register */
#define   PPS_SCOM1P0R_SCOM1P0_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM1P0R) OFF  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA2_Val       _UINT32_(0x1)                                        /* (PPS_SCOM1P0R) RPA2  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA8_Val       _UINT32_(0x2)                                        /* (PPS_SCOM1P0R) RPA8  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA13_Val      _UINT32_(0x3)                                        /* (PPS_SCOM1P0R) RPA13  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB2_Val       _UINT32_(0x4)                                        /* (PPS_SCOM1P0R) RPB2  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB8_Val       _UINT32_(0x5)                                        /* (PPS_SCOM1P0R) RPB8  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB13_Val      _UINT32_(0x6)                                        /* (PPS_SCOM1P0R) RPB13  */
#define   PPS_SCOM1P0R_SCOM1P0_RPC8_Val       _UINT32_(0x7)                                        /* (PPS_SCOM1P0R) RPC8  */
#define   PPS_SCOM1P0R_SCOM1P0_RPD2_Val       _UINT32_(0x8)                                        /* (PPS_SCOM1P0R) RPD2  */
#define   PPS_SCOM1P0R_SCOM1P0_RPE2_Val       _UINT32_(0x9)                                        /* (PPS_SCOM1P0R) RPE2  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA4_Val       _UINT32_(0xA)                                        /* (PPS_SCOM1P0R) RPA4  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB3_Val       _UINT32_(0xB)                                        /* (PPS_SCOM1P0R) RPB3  */
#define   PPS_SCOM1P0R_SCOM1P0_RPC1_Val       _UINT32_(0xC)                                        /* (PPS_SCOM1P0R) RPC1  */
#define   PPS_SCOM1P0R_SCOM1P0_RPD6_Val       _UINT32_(0xD)                                        /* (PPS_SCOM1P0R) RPD6  */
#define   PPS_SCOM1P0R_SCOM1P0_RPE0_Val       _UINT32_(0xE)                                        /* (PPS_SCOM1P0R) RPE0  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA5_Val       _UINT32_(0xF)                                        /* (PPS_SCOM1P0R) RPA5  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA9_Val       _UINT32_(0x10)                                       /* (PPS_SCOM1P0R) RPA9  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB6_Val       _UINT32_(0x11)                                       /* (PPS_SCOM1P0R) RPB6  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB10_Val      _UINT32_(0x12)                                       /* (PPS_SCOM1P0R) RPB10  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA0_Val       _UINT32_(0x13)                                       /* (PPS_SCOM1P0R) RPA0  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB1_Val       _UINT32_(0x14)                                       /* (PPS_SCOM1P0R) RPB1  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB5_Val       _UINT32_(0x15)                                       /* (PPS_SCOM1P0R) RPB5  */
#define   PPS_SCOM1P0R_SCOM1P0_RPB9_Val       _UINT32_(0x16)                                       /* (PPS_SCOM1P0R) RPB9  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA1_Val       _UINT32_(0x17)                                       /* (PPS_SCOM1P0R) RPA1  */
#define   PPS_SCOM1P0R_SCOM1P0_RPA12_Val      _UINT32_(0x18)                                       /* (PPS_SCOM1P0R) RPA12  */
#define PPS_SCOM1P0R_SCOM1P0_OFF              (PPS_SCOM1P0R_SCOM1P0_OFF_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) OFF Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA2             (PPS_SCOM1P0R_SCOM1P0_RPA2_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA2 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA8             (PPS_SCOM1P0R_SCOM1P0_RPA8_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA8 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA13            (PPS_SCOM1P0R_SCOM1P0_RPA13_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA13 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB2             (PPS_SCOM1P0R_SCOM1P0_RPB2_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB2 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB8             (PPS_SCOM1P0R_SCOM1P0_RPB8_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB8 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB13            (PPS_SCOM1P0R_SCOM1P0_RPB13_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB13 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPC8             (PPS_SCOM1P0R_SCOM1P0_RPC8_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPC8 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPD2             (PPS_SCOM1P0R_SCOM1P0_RPD2_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPD2 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPE2             (PPS_SCOM1P0R_SCOM1P0_RPE2_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPE2 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA4             (PPS_SCOM1P0R_SCOM1P0_RPA4_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA4 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB3             (PPS_SCOM1P0R_SCOM1P0_RPB3_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB3 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPC1             (PPS_SCOM1P0R_SCOM1P0_RPC1_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPC1 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPD6             (PPS_SCOM1P0R_SCOM1P0_RPD6_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPD6 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPE0             (PPS_SCOM1P0R_SCOM1P0_RPE0_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPE0 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA5             (PPS_SCOM1P0R_SCOM1P0_RPA5_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA5 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA9             (PPS_SCOM1P0R_SCOM1P0_RPA9_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA9 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB6             (PPS_SCOM1P0R_SCOM1P0_RPB6_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB6 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB10            (PPS_SCOM1P0R_SCOM1P0_RPB10_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB10 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA0             (PPS_SCOM1P0R_SCOM1P0_RPA0_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA0 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB1             (PPS_SCOM1P0R_SCOM1P0_RPB1_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB1 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB5             (PPS_SCOM1P0R_SCOM1P0_RPB5_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB5 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPB9             (PPS_SCOM1P0R_SCOM1P0_RPB9_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPB9 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA1             (PPS_SCOM1P0R_SCOM1P0_RPA1_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA1 Position */
#define PPS_SCOM1P0R_SCOM1P0_RPA12            (PPS_SCOM1P0R_SCOM1P0_RPA12_Val << PPS_SCOM1P0R_SCOM1P0_Pos) /* (PPS_SCOM1P0R) RPA12 Position */
#define PPS_SCOM1P0R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM1P0R) Register Mask  */


/* -------- PPS_SCOM1P1R : (PPS Offset: 0x54) (R/W 32)  -------- */
#define PPS_SCOM1P1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM1P1R)   Reset Value */

#define PPS_SCOM1P1R_SCOM1P1_Pos              _UINT32_(0)                                          /* (PPS_SCOM1P1R) SERCOM1/PAD1 Position */
#define PPS_SCOM1P1R_SCOM1P1_Msk              (_UINT32_(0x1F) << PPS_SCOM1P1R_SCOM1P1_Pos)         /* (PPS_SCOM1P1R) SERCOM1/PAD1 Mask */
#define PPS_SCOM1P1R_SCOM1P1(value)           (PPS_SCOM1P1R_SCOM1P1_Msk & (_UINT32_(value) << PPS_SCOM1P1R_SCOM1P1_Pos)) /* Assignment of value for SCOM1P1 in the PPS_SCOM1P1R register */
#define   PPS_SCOM1P1R_SCOM1P1_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM1P1R) OFF  */
#define   PPS_SCOM1P1R_SCOM1P1_RPA5_Val       _UINT32_(0x1)                                        /* (PPS_SCOM1P1R) RPA5  */
#define   PPS_SCOM1P1R_SCOM1P1_RPB5_Val       _UINT32_(0x2)                                        /* (PPS_SCOM1P1R) RPB5  */
#define   PPS_SCOM1P1R_SCOM1P1_RPB9_Val       _UINT32_(0x3)                                        /* (PPS_SCOM1P1R) RPB9  */
#define   PPS_SCOM1P1R_SCOM1P1_RPD5_Val       _UINT32_(0x4)                                        /* (PPS_SCOM1P1R) RPD5  */
#define   PPS_SCOM1P1R_SCOM1P1_RPE5_Val       _UINT32_(0x5)                                        /* (PPS_SCOM1P1R) RPE5  */
#define   PPS_SCOM1P1R_SCOM1P1_RPA3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM1P1R) RPA3  */
#define   PPS_SCOM1P1R_SCOM1P1_RPA6_Val       _UINT32_(0x7)                                        /* (PPS_SCOM1P1R) RPA6  */
#define   PPS_SCOM1P1R_SCOM1P1_RPA7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM1P1R) RPA7  */
#define   PPS_SCOM1P1R_SCOM1P1_RPB6_Val       _UINT32_(0x9)                                        /* (PPS_SCOM1P1R) RPB6  */
#define   PPS_SCOM1P1R_SCOM1P1_RPB8_Val       _UINT32_(0xA)                                        /* (PPS_SCOM1P1R) RPB8  */
#define PPS_SCOM1P1R_SCOM1P1_OFF              (PPS_SCOM1P1R_SCOM1P1_OFF_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) OFF Position */
#define PPS_SCOM1P1R_SCOM1P1_RPA5             (PPS_SCOM1P1R_SCOM1P1_RPA5_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPA5 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPB5             (PPS_SCOM1P1R_SCOM1P1_RPB5_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPB5 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPB9             (PPS_SCOM1P1R_SCOM1P1_RPB9_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPB9 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPD5             (PPS_SCOM1P1R_SCOM1P1_RPD5_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPD5 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPE5             (PPS_SCOM1P1R_SCOM1P1_RPE5_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPE5 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPA3             (PPS_SCOM1P1R_SCOM1P1_RPA3_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPA3 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPA6             (PPS_SCOM1P1R_SCOM1P1_RPA6_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPA6 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPA7             (PPS_SCOM1P1R_SCOM1P1_RPA7_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPA7 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPB6             (PPS_SCOM1P1R_SCOM1P1_RPB6_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPB6 Position */
#define PPS_SCOM1P1R_SCOM1P1_RPB8             (PPS_SCOM1P1R_SCOM1P1_RPB8_Val << PPS_SCOM1P1R_SCOM1P1_Pos) /* (PPS_SCOM1P1R) RPB8 Position */
#define PPS_SCOM1P1R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM1P1R) Register Mask  */


/* -------- PPS_SCOM1P2R : (PPS Offset: 0x58) (R/W 32)  -------- */
#define PPS_SCOM1P2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM1P2R)   Reset Value */

#define PPS_SCOM1P2R_SCOM1P2_Pos              _UINT32_(0)                                          /* (PPS_SCOM1P2R) SERCOM1/PAD2 Position */
#define PPS_SCOM1P2R_SCOM1P2_Msk              (_UINT32_(0x1F) << PPS_SCOM1P2R_SCOM1P2_Pos)         /* (PPS_SCOM1P2R) SERCOM1/PAD2 Mask */
#define PPS_SCOM1P2R_SCOM1P2(value)           (PPS_SCOM1P2R_SCOM1P2_Msk & (_UINT32_(value) << PPS_SCOM1P2R_SCOM1P2_Pos)) /* Assignment of value for SCOM1P2 in the PPS_SCOM1P2R register */
#define   PPS_SCOM1P2R_SCOM1P2_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM1P2R) OFF  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA0_Val       _UINT32_(0x1)                                        /* (PPS_SCOM1P2R) RPA0  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA6_Val       _UINT32_(0x2)                                        /* (PPS_SCOM1P2R) RPA6  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA11_Val      _UINT32_(0x3)                                        /* (PPS_SCOM1P2R) RPA11  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB0_Val       _UINT32_(0x4)                                        /* (PPS_SCOM1P2R) RPB0  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB6_Val       _UINT32_(0x5)                                        /* (PPS_SCOM1P2R) RPB6  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB11_Val      _UINT32_(0x6)                                        /* (PPS_SCOM1P2R) RPB11  */
#define   PPS_SCOM1P2R_SCOM1P2_RPC0_Val       _UINT32_(0x7)                                        /* (PPS_SCOM1P2R) RPC0  */
#define   PPS_SCOM1P2R_SCOM1P2_RPD6_Val       _UINT32_(0x8)                                        /* (PPS_SCOM1P2R) RPD6  */
#define   PPS_SCOM1P2R_SCOM1P2_RPE0_Val       _UINT32_(0x9)                                        /* (PPS_SCOM1P2R) RPE0  */
#define   PPS_SCOM1P2R_SCOM1P2_RPE6_Val       _UINT32_(0xA)                                        /* (PPS_SCOM1P2R) RPE6  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB1_Val       _UINT32_(0xB)                                        /* (PPS_SCOM1P2R) RPB1  */
#define   PPS_SCOM1P2R_SCOM1P2_RPC9_Val       _UINT32_(0xC)                                        /* (PPS_SCOM1P2R) RPC9  */
#define   PPS_SCOM1P2R_SCOM1P2_RPD3_Val       _UINT32_(0xD)                                        /* (PPS_SCOM1P2R) RPD3  */
#define   PPS_SCOM1P2R_SCOM1P2_RPE4_Val       _UINT32_(0xE)                                        /* (PPS_SCOM1P2R) RPE4  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA3_Val       _UINT32_(0xF)                                        /* (PPS_SCOM1P2R) RPA3  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA7_Val       _UINT32_(0x10)                                       /* (PPS_SCOM1P2R) RPA7  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB4_Val       _UINT32_(0x11)                                       /* (PPS_SCOM1P2R) RPB4  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB8_Val       _UINT32_(0x12)                                       /* (PPS_SCOM1P2R) RPB8  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB12_Val      _UINT32_(0x13)                                       /* (PPS_SCOM1P2R) RPB12  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM1P2R) RPA2  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA10_Val      _UINT32_(0x15)                                       /* (PPS_SCOM1P2R) RPA10  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA14_Val      _UINT32_(0x16)                                       /* (PPS_SCOM1P2R) RPA14  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB3_Val       _UINT32_(0x17)                                       /* (PPS_SCOM1P2R) RPB3  */
#define   PPS_SCOM1P2R_SCOM1P2_RPB7_Val       _UINT32_(0x18)                                       /* (PPS_SCOM1P2R) RPB7  */
#define   PPS_SCOM1P2R_SCOM1P2_RPA9_Val       _UINT32_(0x19)                                       /* (PPS_SCOM1P2R) RPA9  */
#define PPS_SCOM1P2R_SCOM1P2_OFF              (PPS_SCOM1P2R_SCOM1P2_OFF_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) OFF Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA0             (PPS_SCOM1P2R_SCOM1P2_RPA0_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA0 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA6             (PPS_SCOM1P2R_SCOM1P2_RPA6_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA6 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA11            (PPS_SCOM1P2R_SCOM1P2_RPA11_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA11 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB0             (PPS_SCOM1P2R_SCOM1P2_RPB0_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB0 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB6             (PPS_SCOM1P2R_SCOM1P2_RPB6_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB6 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB11            (PPS_SCOM1P2R_SCOM1P2_RPB11_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB11 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPC0             (PPS_SCOM1P2R_SCOM1P2_RPC0_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPC0 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPD6             (PPS_SCOM1P2R_SCOM1P2_RPD6_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPD6 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPE0             (PPS_SCOM1P2R_SCOM1P2_RPE0_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPE0 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPE6             (PPS_SCOM1P2R_SCOM1P2_RPE6_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPE6 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB1             (PPS_SCOM1P2R_SCOM1P2_RPB1_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB1 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPC9             (PPS_SCOM1P2R_SCOM1P2_RPC9_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPC9 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPD3             (PPS_SCOM1P2R_SCOM1P2_RPD3_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPD3 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPE4             (PPS_SCOM1P2R_SCOM1P2_RPE4_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPE4 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA3             (PPS_SCOM1P2R_SCOM1P2_RPA3_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA3 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA7             (PPS_SCOM1P2R_SCOM1P2_RPA7_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA7 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB4             (PPS_SCOM1P2R_SCOM1P2_RPB4_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB4 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB8             (PPS_SCOM1P2R_SCOM1P2_RPB8_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB8 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB12            (PPS_SCOM1P2R_SCOM1P2_RPB12_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB12 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA2             (PPS_SCOM1P2R_SCOM1P2_RPA2_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA2 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA10            (PPS_SCOM1P2R_SCOM1P2_RPA10_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA10 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA14            (PPS_SCOM1P2R_SCOM1P2_RPA14_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA14 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB3             (PPS_SCOM1P2R_SCOM1P2_RPB3_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB3 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPB7             (PPS_SCOM1P2R_SCOM1P2_RPB7_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPB7 Position */
#define PPS_SCOM1P2R_SCOM1P2_RPA9             (PPS_SCOM1P2R_SCOM1P2_RPA9_Val << PPS_SCOM1P2R_SCOM1P2_Pos) /* (PPS_SCOM1P2R) RPA9 Position */
#define PPS_SCOM1P2R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM1P2R) Register Mask  */


/* -------- PPS_SCOM1P3R : (PPS Offset: 0x5C) (R/W 32)  -------- */
#define PPS_SCOM1P3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM1P3R)   Reset Value */

#define PPS_SCOM1P3R_SCOM1P3_Pos              _UINT32_(0)                                          /* (PPS_SCOM1P3R) SERCOM1/PAD3 Position */
#define PPS_SCOM1P3R_SCOM1P3_Msk              (_UINT32_(0x1F) << PPS_SCOM1P3R_SCOM1P3_Pos)         /* (PPS_SCOM1P3R) SERCOM1/PAD3 Mask */
#define PPS_SCOM1P3R_SCOM1P3(value)           (PPS_SCOM1P3R_SCOM1P3_Msk & (_UINT32_(value) << PPS_SCOM1P3R_SCOM1P3_Pos)) /* Assignment of value for SCOM1P3 in the PPS_SCOM1P3R register */
#define   PPS_SCOM1P3R_SCOM1P3_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM1P3R) OFF  */
#define   PPS_SCOM1P3R_SCOM1P3_RPA1_Val       _UINT32_(0x1)                                        /* (PPS_SCOM1P3R) RPA1  */
#define   PPS_SCOM1P3R_SCOM1P3_RPA7_Val       _UINT32_(0x2)                                        /* (PPS_SCOM1P3R) RPA7  */
#define   PPS_SCOM1P3R_SCOM1P3_RPA12_Val      _UINT32_(0x3)                                        /* (PPS_SCOM1P3R) RPA12  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB1_Val       _UINT32_(0x4)                                        /* (PPS_SCOM1P3R) RPB1  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB7_Val       _UINT32_(0x5)                                        /* (PPS_SCOM1P3R) RPB7  */
#define   PPS_SCOM1P3R_SCOM1P3_RPC1_Val       _UINT32_(0x6)                                        /* (PPS_SCOM1P3R) RPC1  */
#define   PPS_SCOM1P3R_SCOM1P3_RPC7_Val       _UINT32_(0x7)                                        /* (PPS_SCOM1P3R) RPC7  */
#define   PPS_SCOM1P3R_SCOM1P3_RPD7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM1P3R) RPD7  */
#define   PPS_SCOM1P3R_SCOM1P3_RPE1_Val       _UINT32_(0x9)                                        /* (PPS_SCOM1P3R) RPE1  */
#define   PPS_SCOM1P3R_SCOM1P3_RPA3_Val       _UINT32_(0xA)                                        /* (PPS_SCOM1P3R) RPA3  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB2_Val       _UINT32_(0xB)                                        /* (PPS_SCOM1P3R) RPB2  */
#define   PPS_SCOM1P3R_SCOM1P3_RPC0_Val       _UINT32_(0xC)                                        /* (PPS_SCOM1P3R) RPC0  */
#define   PPS_SCOM1P3R_SCOM1P3_RPD4_Val       _UINT32_(0xD)                                        /* (PPS_SCOM1P3R) RPD4  */
#define   PPS_SCOM1P3R_SCOM1P3_RPE6_Val       _UINT32_(0xE)                                        /* (PPS_SCOM1P3R) RPE6  */
#define   PPS_SCOM1P3R_SCOM1P3_RPA4_Val       _UINT32_(0xF)                                        /* (PPS_SCOM1P3R) RPA4  */
#define   PPS_SCOM1P3R_SCOM1P3_RPA8_Val       _UINT32_(0x10)                                       /* (PPS_SCOM1P3R) RPA8  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB12_Val      _UINT32_(0x11)                                       /* (PPS_SCOM1P3R) RPB12  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM1P3R) RPB5  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB9_Val       _UINT32_(0x13)                                       /* (PPS_SCOM1P3R) RPB9  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB13_Val      _UINT32_(0x14)                                       /* (PPS_SCOM1P3R) RPB13  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB0_Val       _UINT32_(0x15)                                       /* (PPS_SCOM1P3R) RPB0  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB4_Val       _UINT32_(0x16)                                       /* (PPS_SCOM1P3R) RPB4  */
#define   PPS_SCOM1P3R_SCOM1P3_RPB8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM1P3R) RPB8  */
#define   PPS_SCOM1P3R_SCOM1P3_RPA0_Val       _UINT32_(0x18)                                       /* (PPS_SCOM1P3R) RPA0  */
#define   PPS_SCOM1P3R_SCOM1P3_RPA11_Val      _UINT32_(0x19)                                       /* (PPS_SCOM1P3R) RPA11  */
#define PPS_SCOM1P3R_SCOM1P3_OFF              (PPS_SCOM1P3R_SCOM1P3_OFF_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) OFF Position */
#define PPS_SCOM1P3R_SCOM1P3_RPA1             (PPS_SCOM1P3R_SCOM1P3_RPA1_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPA1 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPA7             (PPS_SCOM1P3R_SCOM1P3_RPA7_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPA7 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPA12            (PPS_SCOM1P3R_SCOM1P3_RPA12_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPA12 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB1             (PPS_SCOM1P3R_SCOM1P3_RPB1_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB1 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB7             (PPS_SCOM1P3R_SCOM1P3_RPB7_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB7 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPC1             (PPS_SCOM1P3R_SCOM1P3_RPC1_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPC1 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPC7             (PPS_SCOM1P3R_SCOM1P3_RPC7_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPC7 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPD7             (PPS_SCOM1P3R_SCOM1P3_RPD7_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPD7 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPE1             (PPS_SCOM1P3R_SCOM1P3_RPE1_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPE1 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPA3             (PPS_SCOM1P3R_SCOM1P3_RPA3_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPA3 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB2             (PPS_SCOM1P3R_SCOM1P3_RPB2_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB2 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPC0             (PPS_SCOM1P3R_SCOM1P3_RPC0_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPC0 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPD4             (PPS_SCOM1P3R_SCOM1P3_RPD4_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPD4 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPE6             (PPS_SCOM1P3R_SCOM1P3_RPE6_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPE6 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPA4             (PPS_SCOM1P3R_SCOM1P3_RPA4_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPA4 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPA8             (PPS_SCOM1P3R_SCOM1P3_RPA8_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPA8 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB12            (PPS_SCOM1P3R_SCOM1P3_RPB12_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB12 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB5             (PPS_SCOM1P3R_SCOM1P3_RPB5_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB5 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB9             (PPS_SCOM1P3R_SCOM1P3_RPB9_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB9 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB13            (PPS_SCOM1P3R_SCOM1P3_RPB13_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB13 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB0             (PPS_SCOM1P3R_SCOM1P3_RPB0_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB0 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB4             (PPS_SCOM1P3R_SCOM1P3_RPB4_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB4 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPB8             (PPS_SCOM1P3R_SCOM1P3_RPB8_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPB8 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPA0             (PPS_SCOM1P3R_SCOM1P3_RPA0_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPA0 Position */
#define PPS_SCOM1P3R_SCOM1P3_RPA11            (PPS_SCOM1P3R_SCOM1P3_RPA11_Val << PPS_SCOM1P3R_SCOM1P3_Pos) /* (PPS_SCOM1P3R) RPA11 Position */
#define PPS_SCOM1P3R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM1P3R) Register Mask  */


/* -------- PPS_SCOM2P0R : (PPS Offset: 0x60) (R/W 32)  -------- */
#define PPS_SCOM2P0R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM2P0R)   Reset Value */

#define PPS_SCOM2P0R_SCOM2P0_Pos              _UINT32_(0)                                          /* (PPS_SCOM2P0R) SERCOM2/PAD0 Position */
#define PPS_SCOM2P0R_SCOM2P0_Msk              (_UINT32_(0x1F) << PPS_SCOM2P0R_SCOM2P0_Pos)         /* (PPS_SCOM2P0R) SERCOM2/PAD0 Mask */
#define PPS_SCOM2P0R_SCOM2P0(value)           (PPS_SCOM2P0R_SCOM2P0_Msk & (_UINT32_(value) << PPS_SCOM2P0R_SCOM2P0_Pos)) /* Assignment of value for SCOM2P0 in the PPS_SCOM2P0R register */
#define   PPS_SCOM2P0R_SCOM2P0_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM2P0R) OFF  */
#define   PPS_SCOM2P0R_SCOM2P0_RPA1_Val       _UINT32_(0x1)                                        /* (PPS_SCOM2P0R) RPA1  */
#define   PPS_SCOM2P0R_SCOM2P0_RPA7_Val       _UINT32_(0x2)                                        /* (PPS_SCOM2P0R) RPA7  */
#define   PPS_SCOM2P0R_SCOM2P0_RPA12_Val      _UINT32_(0x3)                                        /* (PPS_SCOM2P0R) RPA12  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB1_Val       _UINT32_(0x4)                                        /* (PPS_SCOM2P0R) RPB1  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB7_Val       _UINT32_(0x5)                                        /* (PPS_SCOM2P0R) RPB7  */
#define   PPS_SCOM2P0R_SCOM2P0_RPC1_Val       _UINT32_(0x6)                                        /* (PPS_SCOM2P0R) RPC1  */
#define   PPS_SCOM2P0R_SCOM2P0_RPC7_Val       _UINT32_(0x7)                                        /* (PPS_SCOM2P0R) RPC7  */
#define   PPS_SCOM2P0R_SCOM2P0_RPD7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM2P0R) RPD7  */
#define   PPS_SCOM2P0R_SCOM2P0_RPE1_Val       _UINT32_(0x9)                                        /* (PPS_SCOM2P0R) RPE1  */
#define   PPS_SCOM2P0R_SCOM2P0_RPA3_Val       _UINT32_(0xA)                                        /* (PPS_SCOM2P0R) RPA3  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB2_Val       _UINT32_(0xB)                                        /* (PPS_SCOM2P0R) RPB2  */
#define   PPS_SCOM2P0R_SCOM2P0_RPC0_Val       _UINT32_(0xC)                                        /* (PPS_SCOM2P0R) RPC0  */
#define   PPS_SCOM2P0R_SCOM2P0_RPD4_Val       _UINT32_(0xD)                                        /* (PPS_SCOM2P0R) RPD4  */
#define   PPS_SCOM2P0R_SCOM2P0_RPE6_Val       _UINT32_(0xE)                                        /* (PPS_SCOM2P0R) RPE6  */
#define   PPS_SCOM2P0R_SCOM2P0_RPA4_Val       _UINT32_(0xF)                                        /* (PPS_SCOM2P0R) RPA4  */
#define   PPS_SCOM2P0R_SCOM2P0_RPA8_Val       _UINT32_(0x10)                                       /* (PPS_SCOM2P0R) RPA8  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB12_Val      _UINT32_(0x11)                                       /* (PPS_SCOM2P0R) RPB12  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM2P0R) RPB5  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB9_Val       _UINT32_(0x13)                                       /* (PPS_SCOM2P0R) RPB9  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB13_Val      _UINT32_(0x14)                                       /* (PPS_SCOM2P0R) RPB13  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB0_Val       _UINT32_(0x15)                                       /* (PPS_SCOM2P0R) RPB0  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB4_Val       _UINT32_(0x16)                                       /* (PPS_SCOM2P0R) RPB4  */
#define   PPS_SCOM2P0R_SCOM2P0_RPB8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM2P0R) RPB8  */
#define   PPS_SCOM2P0R_SCOM2P0_RPA0_Val       _UINT32_(0x18)                                       /* (PPS_SCOM2P0R) RPA0  */
#define   PPS_SCOM2P0R_SCOM2P0_RPA11_Val      _UINT32_(0x19)                                       /* (PPS_SCOM2P0R) RPA11  */
#define PPS_SCOM2P0R_SCOM2P0_OFF              (PPS_SCOM2P0R_SCOM2P0_OFF_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) OFF Position */
#define PPS_SCOM2P0R_SCOM2P0_RPA1             (PPS_SCOM2P0R_SCOM2P0_RPA1_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPA1 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPA7             (PPS_SCOM2P0R_SCOM2P0_RPA7_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPA7 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPA12            (PPS_SCOM2P0R_SCOM2P0_RPA12_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPA12 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB1             (PPS_SCOM2P0R_SCOM2P0_RPB1_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB1 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB7             (PPS_SCOM2P0R_SCOM2P0_RPB7_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB7 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPC1             (PPS_SCOM2P0R_SCOM2P0_RPC1_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPC1 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPC7             (PPS_SCOM2P0R_SCOM2P0_RPC7_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPC7 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPD7             (PPS_SCOM2P0R_SCOM2P0_RPD7_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPD7 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPE1             (PPS_SCOM2P0R_SCOM2P0_RPE1_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPE1 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPA3             (PPS_SCOM2P0R_SCOM2P0_RPA3_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPA3 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB2             (PPS_SCOM2P0R_SCOM2P0_RPB2_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB2 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPC0             (PPS_SCOM2P0R_SCOM2P0_RPC0_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPC0 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPD4             (PPS_SCOM2P0R_SCOM2P0_RPD4_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPD4 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPE6             (PPS_SCOM2P0R_SCOM2P0_RPE6_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPE6 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPA4             (PPS_SCOM2P0R_SCOM2P0_RPA4_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPA4 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPA8             (PPS_SCOM2P0R_SCOM2P0_RPA8_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPA8 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB12            (PPS_SCOM2P0R_SCOM2P0_RPB12_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB12 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB5             (PPS_SCOM2P0R_SCOM2P0_RPB5_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB5 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB9             (PPS_SCOM2P0R_SCOM2P0_RPB9_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB9 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB13            (PPS_SCOM2P0R_SCOM2P0_RPB13_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB13 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB0             (PPS_SCOM2P0R_SCOM2P0_RPB0_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB0 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB4             (PPS_SCOM2P0R_SCOM2P0_RPB4_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB4 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPB8             (PPS_SCOM2P0R_SCOM2P0_RPB8_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPB8 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPA0             (PPS_SCOM2P0R_SCOM2P0_RPA0_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPA0 Position */
#define PPS_SCOM2P0R_SCOM2P0_RPA11            (PPS_SCOM2P0R_SCOM2P0_RPA11_Val << PPS_SCOM2P0R_SCOM2P0_Pos) /* (PPS_SCOM2P0R) RPA11 Position */
#define PPS_SCOM2P0R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM2P0R) Register Mask  */


/* -------- PPS_SCOM2P1R : (PPS Offset: 0x64) (R/W 32)  -------- */
#define PPS_SCOM2P1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM2P1R)   Reset Value */

#define PPS_SCOM2P1R_SCOM2P1_Pos              _UINT32_(0)                                          /* (PPS_SCOM2P1R) SERCOM2/PAD1 Position */
#define PPS_SCOM2P1R_SCOM2P1_Msk              (_UINT32_(0x1F) << PPS_SCOM2P1R_SCOM2P1_Pos)         /* (PPS_SCOM2P1R) SERCOM2/PAD1 Mask */
#define PPS_SCOM2P1R_SCOM2P1(value)           (PPS_SCOM2P1R_SCOM2P1_Msk & (_UINT32_(value) << PPS_SCOM2P1R_SCOM2P1_Pos)) /* Assignment of value for SCOM2P1 in the PPS_SCOM2P1R register */
#define   PPS_SCOM2P1R_SCOM2P1_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM2P1R) OFF  */
#define   PPS_SCOM2P1R_SCOM2P1_RPA5_Val       _UINT32_(0x1)                                        /* (PPS_SCOM2P1R) RPA5  */
#define   PPS_SCOM2P1R_SCOM2P1_RPB5_Val       _UINT32_(0x2)                                        /* (PPS_SCOM2P1R) RPB5  */
#define   PPS_SCOM2P1R_SCOM2P1_RPB9_Val       _UINT32_(0x3)                                        /* (PPS_SCOM2P1R) RPB9  */
#define   PPS_SCOM2P1R_SCOM2P1_RPD5_Val       _UINT32_(0x4)                                        /* (PPS_SCOM2P1R) RPD5  */
#define   PPS_SCOM2P1R_SCOM2P1_RPE5_Val       _UINT32_(0x5)                                        /* (PPS_SCOM2P1R) RPE5  */
#define   PPS_SCOM2P1R_SCOM2P1_RPA3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM2P1R) RPA3  */
#define   PPS_SCOM2P1R_SCOM2P1_RPA6_Val       _UINT32_(0x7)                                        /* (PPS_SCOM2P1R) RPA6  */
#define   PPS_SCOM2P1R_SCOM2P1_RPA7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM2P1R) RPA7  */
#define   PPS_SCOM2P1R_SCOM2P1_RPB6_Val       _UINT32_(0x9)                                        /* (PPS_SCOM2P1R) RPB6  */
#define   PPS_SCOM2P1R_SCOM2P1_RPB8_Val       _UINT32_(0xA)                                        /* (PPS_SCOM2P1R) RPB8  */
#define PPS_SCOM2P1R_SCOM2P1_OFF              (PPS_SCOM2P1R_SCOM2P1_OFF_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) OFF Position */
#define PPS_SCOM2P1R_SCOM2P1_RPA5             (PPS_SCOM2P1R_SCOM2P1_RPA5_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPA5 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPB5             (PPS_SCOM2P1R_SCOM2P1_RPB5_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPB5 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPB9             (PPS_SCOM2P1R_SCOM2P1_RPB9_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPB9 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPD5             (PPS_SCOM2P1R_SCOM2P1_RPD5_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPD5 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPE5             (PPS_SCOM2P1R_SCOM2P1_RPE5_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPE5 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPA3             (PPS_SCOM2P1R_SCOM2P1_RPA3_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPA3 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPA6             (PPS_SCOM2P1R_SCOM2P1_RPA6_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPA6 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPA7             (PPS_SCOM2P1R_SCOM2P1_RPA7_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPA7 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPB6             (PPS_SCOM2P1R_SCOM2P1_RPB6_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPB6 Position */
#define PPS_SCOM2P1R_SCOM2P1_RPB8             (PPS_SCOM2P1R_SCOM2P1_RPB8_Val << PPS_SCOM2P1R_SCOM2P1_Pos) /* (PPS_SCOM2P1R) RPB8 Position */
#define PPS_SCOM2P1R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM2P1R) Register Mask  */


/* -------- PPS_SCOM2P2R : (PPS Offset: 0x68) (R/W 32)  -------- */
#define PPS_SCOM2P2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM2P2R)   Reset Value */

#define PPS_SCOM2P2R_SCOM2P2_Pos              _UINT32_(0)                                          /* (PPS_SCOM2P2R) SERCOM2/PAD2 Position */
#define PPS_SCOM2P2R_SCOM2P2_Msk              (_UINT32_(0x1F) << PPS_SCOM2P2R_SCOM2P2_Pos)         /* (PPS_SCOM2P2R) SERCOM2/PAD2 Mask */
#define PPS_SCOM2P2R_SCOM2P2(value)           (PPS_SCOM2P2R_SCOM2P2_Msk & (_UINT32_(value) << PPS_SCOM2P2R_SCOM2P2_Pos)) /* Assignment of value for SCOM2P2 in the PPS_SCOM2P2R register */
#define   PPS_SCOM2P2R_SCOM2P2_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM2P2R) OFF  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA3_Val       _UINT32_(0x1)                                        /* (PPS_SCOM2P2R) RPA3  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA9_Val       _UINT32_(0x2)                                        /* (PPS_SCOM2P2R) RPA9  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA14_Val      _UINT32_(0x3)                                        /* (PPS_SCOM2P2R) RPA14  */
#define   PPS_SCOM2P2R_SCOM2P2_RPB3_Val       _UINT32_(0x4)                                        /* (PPS_SCOM2P2R) RPB3  */
#define   PPS_SCOM2P2R_SCOM2P2_RPC9_Val       _UINT32_(0x5)                                        /* (PPS_SCOM2P2R) RPC9  */
#define   PPS_SCOM2P2R_SCOM2P2_RPD3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM2P2R) RPD3  */
#define   PPS_SCOM2P2R_SCOM2P2_RPE3_Val       _UINT32_(0x7)                                        /* (PPS_SCOM2P2R) RPE3  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA0_Val       _UINT32_(0x8)                                        /* (PPS_SCOM2P2R) RPA0  */
#define   PPS_SCOM2P2R_SCOM2P2_RPB4_Val       _UINT32_(0x9)                                        /* (PPS_SCOM2P2R) RPB4  */
#define   PPS_SCOM2P2R_SCOM2P2_RPC7_Val       _UINT32_(0xA)                                        /* (PPS_SCOM2P2R) RPC7  */
#define   PPS_SCOM2P2R_SCOM2P2_RPD7_Val       _UINT32_(0xB)                                        /* (PPS_SCOM2P2R) RPD7  */
#define   PPS_SCOM2P2R_SCOM2P2_RPE1_Val       _UINT32_(0xC)                                        /* (PPS_SCOM2P2R) RPE1  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA6_Val       _UINT32_(0xD)                                        /* (PPS_SCOM2P2R) RPA6  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA10_Val      _UINT32_(0xE)                                        /* (PPS_SCOM2P2R) RPA10  */
#define   PPS_SCOM2P2R_SCOM2P2_RPB7_Val       _UINT32_(0xF)                                        /* (PPS_SCOM2P2R) RPB7  */
#define   PPS_SCOM2P2R_SCOM2P2_RPB11_Val      _UINT32_(0x10)                                       /* (PPS_SCOM2P2R) RPB11  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA1_Val       _UINT32_(0x11)                                       /* (PPS_SCOM2P2R) RPA1  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM2P2R) RPA5  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA13_Val      _UINT32_(0x13)                                       /* (PPS_SCOM2P2R) RPA13  */
#define   PPS_SCOM2P2R_SCOM2P2_RPB2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM2P2R) RPB2  */
#define   PPS_SCOM2P2R_SCOM2P2_RPB6_Val       _UINT32_(0x15)                                       /* (PPS_SCOM2P2R) RPB6  */
#define   PPS_SCOM2P2R_SCOM2P2_RPB10_Val      _UINT32_(0x16)                                       /* (PPS_SCOM2P2R) RPB10  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM2P2R) RPA8  */
#define   PPS_SCOM2P2R_SCOM2P2_RPA2_Val       _UINT32_(0x18)                                       /* (PPS_SCOM2P2R) RPA2  */
#define PPS_SCOM2P2R_SCOM2P2_OFF              (PPS_SCOM2P2R_SCOM2P2_OFF_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) OFF Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA3             (PPS_SCOM2P2R_SCOM2P2_RPA3_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA3 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA9             (PPS_SCOM2P2R_SCOM2P2_RPA9_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA9 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA14            (PPS_SCOM2P2R_SCOM2P2_RPA14_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA14 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPB3             (PPS_SCOM2P2R_SCOM2P2_RPB3_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPB3 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPC9             (PPS_SCOM2P2R_SCOM2P2_RPC9_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPC9 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPD3             (PPS_SCOM2P2R_SCOM2P2_RPD3_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPD3 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPE3             (PPS_SCOM2P2R_SCOM2P2_RPE3_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPE3 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA0             (PPS_SCOM2P2R_SCOM2P2_RPA0_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA0 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPB4             (PPS_SCOM2P2R_SCOM2P2_RPB4_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPB4 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPC7             (PPS_SCOM2P2R_SCOM2P2_RPC7_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPC7 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPD7             (PPS_SCOM2P2R_SCOM2P2_RPD7_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPD7 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPE1             (PPS_SCOM2P2R_SCOM2P2_RPE1_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPE1 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA6             (PPS_SCOM2P2R_SCOM2P2_RPA6_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA6 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA10            (PPS_SCOM2P2R_SCOM2P2_RPA10_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA10 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPB7             (PPS_SCOM2P2R_SCOM2P2_RPB7_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPB7 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPB11            (PPS_SCOM2P2R_SCOM2P2_RPB11_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPB11 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA1             (PPS_SCOM2P2R_SCOM2P2_RPA1_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA1 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA5             (PPS_SCOM2P2R_SCOM2P2_RPA5_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA5 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA13            (PPS_SCOM2P2R_SCOM2P2_RPA13_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA13 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPB2             (PPS_SCOM2P2R_SCOM2P2_RPB2_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPB2 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPB6             (PPS_SCOM2P2R_SCOM2P2_RPB6_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPB6 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPB10            (PPS_SCOM2P2R_SCOM2P2_RPB10_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPB10 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA8             (PPS_SCOM2P2R_SCOM2P2_RPA8_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA8 Position */
#define PPS_SCOM2P2R_SCOM2P2_RPA2             (PPS_SCOM2P2R_SCOM2P2_RPA2_Val << PPS_SCOM2P2R_SCOM2P2_Pos) /* (PPS_SCOM2P2R) RPA2 Position */
#define PPS_SCOM2P2R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM2P2R) Register Mask  */


/* -------- PPS_SCOM2P3R : (PPS Offset: 0x6C) (R/W 32)  -------- */
#define PPS_SCOM2P3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM2P3R)   Reset Value */

#define PPS_SCOM2P3R_SCOM2P3_Pos              _UINT32_(0)                                          /* (PPS_SCOM2P3R) SERCOM2/PAD3 Position */
#define PPS_SCOM2P3R_SCOM2P3_Msk              (_UINT32_(0x1F) << PPS_SCOM2P3R_SCOM2P3_Pos)         /* (PPS_SCOM2P3R) SERCOM2/PAD3 Mask */
#define PPS_SCOM2P3R_SCOM2P3(value)           (PPS_SCOM2P3R_SCOM2P3_Msk & (_UINT32_(value) << PPS_SCOM2P3R_SCOM2P3_Pos)) /* Assignment of value for SCOM2P3 in the PPS_SCOM2P3R register */
#define   PPS_SCOM2P3R_SCOM2P3_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM2P3R) OFF  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA0_Val       _UINT32_(0x1)                                        /* (PPS_SCOM2P3R) RPA0  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA6_Val       _UINT32_(0x2)                                        /* (PPS_SCOM2P3R) RPA6  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA11_Val      _UINT32_(0x3)                                        /* (PPS_SCOM2P3R) RPA11  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB0_Val       _UINT32_(0x4)                                        /* (PPS_SCOM2P3R) RPB0  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB6_Val       _UINT32_(0x5)                                        /* (PPS_SCOM2P3R) RPB6  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB11_Val      _UINT32_(0x6)                                        /* (PPS_SCOM2P3R) RPB11  */
#define   PPS_SCOM2P3R_SCOM2P3_RPC0_Val       _UINT32_(0x7)                                        /* (PPS_SCOM2P3R) RPC0  */
#define   PPS_SCOM2P3R_SCOM2P3_RPD6_Val       _UINT32_(0x8)                                        /* (PPS_SCOM2P3R) RPD6  */
#define   PPS_SCOM2P3R_SCOM2P3_RPE0_Val       _UINT32_(0x9)                                        /* (PPS_SCOM2P3R) RPE0  */
#define   PPS_SCOM2P3R_SCOM2P3_RPE6_Val       _UINT32_(0xA)                                        /* (PPS_SCOM2P3R) RPE6  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB1_Val       _UINT32_(0xB)                                        /* (PPS_SCOM2P3R) RPB1  */
#define   PPS_SCOM2P3R_SCOM2P3_RPC9_Val       _UINT32_(0xC)                                        /* (PPS_SCOM2P3R) RPC9  */
#define   PPS_SCOM2P3R_SCOM2P3_RPD3_Val       _UINT32_(0xD)                                        /* (PPS_SCOM2P3R) RPD3  */
#define   PPS_SCOM2P3R_SCOM2P3_RPE4_Val       _UINT32_(0xE)                                        /* (PPS_SCOM2P3R) RPE4  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA3_Val       _UINT32_(0xF)                                        /* (PPS_SCOM2P3R) RPA3  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA7_Val       _UINT32_(0x10)                                       /* (PPS_SCOM2P3R) RPA7  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB4_Val       _UINT32_(0x11)                                       /* (PPS_SCOM2P3R) RPB4  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB8_Val       _UINT32_(0x12)                                       /* (PPS_SCOM2P3R) RPB8  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB12_Val      _UINT32_(0x13)                                       /* (PPS_SCOM2P3R) RPB12  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM2P3R) RPA2  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA10_Val      _UINT32_(0x15)                                       /* (PPS_SCOM2P3R) RPA10  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA14_Val      _UINT32_(0x16)                                       /* (PPS_SCOM2P3R) RPA14  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB3_Val       _UINT32_(0x17)                                       /* (PPS_SCOM2P3R) RPB3  */
#define   PPS_SCOM2P3R_SCOM2P3_RPB7_Val       _UINT32_(0x18)                                       /* (PPS_SCOM2P3R) RPB7  */
#define   PPS_SCOM2P3R_SCOM2P3_RPA9_Val       _UINT32_(0x19)                                       /* (PPS_SCOM2P3R) RPA9  */
#define PPS_SCOM2P3R_SCOM2P3_OFF              (PPS_SCOM2P3R_SCOM2P3_OFF_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) OFF Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA0             (PPS_SCOM2P3R_SCOM2P3_RPA0_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA0 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA6             (PPS_SCOM2P3R_SCOM2P3_RPA6_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA6 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA11            (PPS_SCOM2P3R_SCOM2P3_RPA11_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA11 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB0             (PPS_SCOM2P3R_SCOM2P3_RPB0_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB0 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB6             (PPS_SCOM2P3R_SCOM2P3_RPB6_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB6 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB11            (PPS_SCOM2P3R_SCOM2P3_RPB11_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB11 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPC0             (PPS_SCOM2P3R_SCOM2P3_RPC0_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPC0 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPD6             (PPS_SCOM2P3R_SCOM2P3_RPD6_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPD6 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPE0             (PPS_SCOM2P3R_SCOM2P3_RPE0_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPE0 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPE6             (PPS_SCOM2P3R_SCOM2P3_RPE6_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPE6 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB1             (PPS_SCOM2P3R_SCOM2P3_RPB1_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB1 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPC9             (PPS_SCOM2P3R_SCOM2P3_RPC9_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPC9 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPD3             (PPS_SCOM2P3R_SCOM2P3_RPD3_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPD3 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPE4             (PPS_SCOM2P3R_SCOM2P3_RPE4_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPE4 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA3             (PPS_SCOM2P3R_SCOM2P3_RPA3_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA3 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA7             (PPS_SCOM2P3R_SCOM2P3_RPA7_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA7 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB4             (PPS_SCOM2P3R_SCOM2P3_RPB4_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB4 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB8             (PPS_SCOM2P3R_SCOM2P3_RPB8_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB8 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB12            (PPS_SCOM2P3R_SCOM2P3_RPB12_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB12 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA2             (PPS_SCOM2P3R_SCOM2P3_RPA2_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA2 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA10            (PPS_SCOM2P3R_SCOM2P3_RPA10_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA10 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA14            (PPS_SCOM2P3R_SCOM2P3_RPA14_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA14 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB3             (PPS_SCOM2P3R_SCOM2P3_RPB3_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB3 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPB7             (PPS_SCOM2P3R_SCOM2P3_RPB7_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPB7 Position */
#define PPS_SCOM2P3R_SCOM2P3_RPA9             (PPS_SCOM2P3R_SCOM2P3_RPA9_Val << PPS_SCOM2P3R_SCOM2P3_Pos) /* (PPS_SCOM2P3R) RPA9 Position */
#define PPS_SCOM2P3R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM2P3R) Register Mask  */


/* -------- PPS_SCOM3P0R : (PPS Offset: 0x70) (R/W 32)  -------- */
#define PPS_SCOM3P0R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM3P0R)   Reset Value */

#define PPS_SCOM3P0R_SCOM3P0_Pos              _UINT32_(0)                                          /* (PPS_SCOM3P0R) SERCOM3/PAD0 Position */
#define PPS_SCOM3P0R_SCOM3P0_Msk              (_UINT32_(0x1F) << PPS_SCOM3P0R_SCOM3P0_Pos)         /* (PPS_SCOM3P0R) SERCOM3/PAD0 Mask */
#define PPS_SCOM3P0R_SCOM3P0(value)           (PPS_SCOM3P0R_SCOM3P0_Msk & (_UINT32_(value) << PPS_SCOM3P0R_SCOM3P0_Pos)) /* Assignment of value for SCOM3P0 in the PPS_SCOM3P0R register */
#define   PPS_SCOM3P0R_SCOM3P0_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM3P0R) OFF  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA2_Val       _UINT32_(0x1)                                        /* (PPS_SCOM3P0R) RPA2  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA8_Val       _UINT32_(0x2)                                        /* (PPS_SCOM3P0R) RPA8  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA13_Val      _UINT32_(0x3)                                        /* (PPS_SCOM3P0R) RPA13  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB2_Val       _UINT32_(0x4)                                        /* (PPS_SCOM3P0R) RPB2  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB8_Val       _UINT32_(0x5)                                        /* (PPS_SCOM3P0R) RPB8  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB13_Val      _UINT32_(0x6)                                        /* (PPS_SCOM3P0R) RPB13  */
#define   PPS_SCOM3P0R_SCOM3P0_RPC8_Val       _UINT32_(0x7)                                        /* (PPS_SCOM3P0R) RPC8  */
#define   PPS_SCOM3P0R_SCOM3P0_RPD2_Val       _UINT32_(0x8)                                        /* (PPS_SCOM3P0R) RPD2  */
#define   PPS_SCOM3P0R_SCOM3P0_RPE2_Val       _UINT32_(0x9)                                        /* (PPS_SCOM3P0R) RPE2  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA4_Val       _UINT32_(0xA)                                        /* (PPS_SCOM3P0R) RPA4  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB3_Val       _UINT32_(0xB)                                        /* (PPS_SCOM3P0R) RPB3  */
#define   PPS_SCOM3P0R_SCOM3P0_RPC1_Val       _UINT32_(0xC)                                        /* (PPS_SCOM3P0R) RPC1  */
#define   PPS_SCOM3P0R_SCOM3P0_RPD6_Val       _UINT32_(0xD)                                        /* (PPS_SCOM3P0R) RPD6  */
#define   PPS_SCOM3P0R_SCOM3P0_RPE0_Val       _UINT32_(0xE)                                        /* (PPS_SCOM3P0R) RPE0  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA5_Val       _UINT32_(0xF)                                        /* (PPS_SCOM3P0R) RPA5  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA9_Val       _UINT32_(0x10)                                       /* (PPS_SCOM3P0R) RPA9  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB6_Val       _UINT32_(0x11)                                       /* (PPS_SCOM3P0R) RPB6  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB10_Val      _UINT32_(0x12)                                       /* (PPS_SCOM3P0R) RPB10  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA0_Val       _UINT32_(0x13)                                       /* (PPS_SCOM3P0R) RPA0  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB1_Val       _UINT32_(0x14)                                       /* (PPS_SCOM3P0R) RPB1  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB5_Val       _UINT32_(0x15)                                       /* (PPS_SCOM3P0R) RPB5  */
#define   PPS_SCOM3P0R_SCOM3P0_RPB9_Val       _UINT32_(0x16)                                       /* (PPS_SCOM3P0R) RPB9  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA1_Val       _UINT32_(0x17)                                       /* (PPS_SCOM3P0R) RPA1  */
#define   PPS_SCOM3P0R_SCOM3P0_RPA12_Val      _UINT32_(0x18)                                       /* (PPS_SCOM3P0R) RPA12  */
#define PPS_SCOM3P0R_SCOM3P0_OFF              (PPS_SCOM3P0R_SCOM3P0_OFF_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) OFF Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA2             (PPS_SCOM3P0R_SCOM3P0_RPA2_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA2 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA8             (PPS_SCOM3P0R_SCOM3P0_RPA8_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA8 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA13            (PPS_SCOM3P0R_SCOM3P0_RPA13_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA13 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB2             (PPS_SCOM3P0R_SCOM3P0_RPB2_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB2 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB8             (PPS_SCOM3P0R_SCOM3P0_RPB8_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB8 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB13            (PPS_SCOM3P0R_SCOM3P0_RPB13_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB13 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPC8             (PPS_SCOM3P0R_SCOM3P0_RPC8_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPC8 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPD2             (PPS_SCOM3P0R_SCOM3P0_RPD2_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPD2 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPE2             (PPS_SCOM3P0R_SCOM3P0_RPE2_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPE2 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA4             (PPS_SCOM3P0R_SCOM3P0_RPA4_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA4 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB3             (PPS_SCOM3P0R_SCOM3P0_RPB3_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB3 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPC1             (PPS_SCOM3P0R_SCOM3P0_RPC1_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPC1 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPD6             (PPS_SCOM3P0R_SCOM3P0_RPD6_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPD6 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPE0             (PPS_SCOM3P0R_SCOM3P0_RPE0_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPE0 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA5             (PPS_SCOM3P0R_SCOM3P0_RPA5_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA5 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA9             (PPS_SCOM3P0R_SCOM3P0_RPA9_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA9 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB6             (PPS_SCOM3P0R_SCOM3P0_RPB6_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB6 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB10            (PPS_SCOM3P0R_SCOM3P0_RPB10_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB10 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA0             (PPS_SCOM3P0R_SCOM3P0_RPA0_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA0 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB1             (PPS_SCOM3P0R_SCOM3P0_RPB1_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB1 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB5             (PPS_SCOM3P0R_SCOM3P0_RPB5_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB5 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPB9             (PPS_SCOM3P0R_SCOM3P0_RPB9_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPB9 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA1             (PPS_SCOM3P0R_SCOM3P0_RPA1_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA1 Position */
#define PPS_SCOM3P0R_SCOM3P0_RPA12            (PPS_SCOM3P0R_SCOM3P0_RPA12_Val << PPS_SCOM3P0R_SCOM3P0_Pos) /* (PPS_SCOM3P0R) RPA12 Position */
#define PPS_SCOM3P0R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM3P0R) Register Mask  */


/* -------- PPS_SCOM3P1R : (PPS Offset: 0x74) (R/W 32)  -------- */
#define PPS_SCOM3P1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM3P1R)   Reset Value */

#define PPS_SCOM3P1R_SCOM3P1_Pos              _UINT32_(0)                                          /* (PPS_SCOM3P1R) SERCOM3/PAD1 Position */
#define PPS_SCOM3P1R_SCOM3P1_Msk              (_UINT32_(0x1F) << PPS_SCOM3P1R_SCOM3P1_Pos)         /* (PPS_SCOM3P1R) SERCOM3/PAD1 Mask */
#define PPS_SCOM3P1R_SCOM3P1(value)           (PPS_SCOM3P1R_SCOM3P1_Msk & (_UINT32_(value) << PPS_SCOM3P1R_SCOM3P1_Pos)) /* Assignment of value for SCOM3P1 in the PPS_SCOM3P1R register */
#define   PPS_SCOM3P1R_SCOM3P1_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM3P1R) OFF  */
#define   PPS_SCOM3P1R_SCOM3P1_RPA5_Val       _UINT32_(0x1)                                        /* (PPS_SCOM3P1R) RPA5  */
#define   PPS_SCOM3P1R_SCOM3P1_RPB5_Val       _UINT32_(0x2)                                        /* (PPS_SCOM3P1R) RPB5  */
#define   PPS_SCOM3P1R_SCOM3P1_RPB9_Val       _UINT32_(0x3)                                        /* (PPS_SCOM3P1R) RPB9  */
#define   PPS_SCOM3P1R_SCOM3P1_RPD5_Val       _UINT32_(0x4)                                        /* (PPS_SCOM3P1R) RPD5  */
#define   PPS_SCOM3P1R_SCOM3P1_RPE5_Val       _UINT32_(0x5)                                        /* (PPS_SCOM3P1R) RPE5  */
#define   PPS_SCOM3P1R_SCOM3P1_RPA3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM3P1R) RPA3  */
#define   PPS_SCOM3P1R_SCOM3P1_RPA6_Val       _UINT32_(0x7)                                        /* (PPS_SCOM3P1R) RPA6  */
#define   PPS_SCOM3P1R_SCOM3P1_RPA7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM3P1R) RPA7  */
#define   PPS_SCOM3P1R_SCOM3P1_RPB6_Val       _UINT32_(0x9)                                        /* (PPS_SCOM3P1R) RPB6  */
#define   PPS_SCOM3P1R_SCOM3P1_RPB8_Val       _UINT32_(0xA)                                        /* (PPS_SCOM3P1R) RPB8  */
#define PPS_SCOM3P1R_SCOM3P1_OFF              (PPS_SCOM3P1R_SCOM3P1_OFF_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) OFF Position */
#define PPS_SCOM3P1R_SCOM3P1_RPA5             (PPS_SCOM3P1R_SCOM3P1_RPA5_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPA5 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPB5             (PPS_SCOM3P1R_SCOM3P1_RPB5_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPB5 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPB9             (PPS_SCOM3P1R_SCOM3P1_RPB9_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPB9 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPD5             (PPS_SCOM3P1R_SCOM3P1_RPD5_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPD5 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPE5             (PPS_SCOM3P1R_SCOM3P1_RPE5_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPE5 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPA3             (PPS_SCOM3P1R_SCOM3P1_RPA3_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPA3 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPA6             (PPS_SCOM3P1R_SCOM3P1_RPA6_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPA6 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPA7             (PPS_SCOM3P1R_SCOM3P1_RPA7_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPA7 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPB6             (PPS_SCOM3P1R_SCOM3P1_RPB6_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPB6 Position */
#define PPS_SCOM3P1R_SCOM3P1_RPB8             (PPS_SCOM3P1R_SCOM3P1_RPB8_Val << PPS_SCOM3P1R_SCOM3P1_Pos) /* (PPS_SCOM3P1R) RPB8 Position */
#define PPS_SCOM3P1R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM3P1R) Register Mask  */


/* -------- PPS_SCOM3P2R : (PPS Offset: 0x78) (R/W 32)  -------- */
#define PPS_SCOM3P2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM3P2R)   Reset Value */

#define PPS_SCOM3P2R_SCOM3P2_Pos              _UINT32_(0)                                          /* (PPS_SCOM3P2R) SERCOM3/PAD2 Position */
#define PPS_SCOM3P2R_SCOM3P2_Msk              (_UINT32_(0x1F) << PPS_SCOM3P2R_SCOM3P2_Pos)         /* (PPS_SCOM3P2R) SERCOM3/PAD2 Mask */
#define PPS_SCOM3P2R_SCOM3P2(value)           (PPS_SCOM3P2R_SCOM3P2_Msk & (_UINT32_(value) << PPS_SCOM3P2R_SCOM3P2_Pos)) /* Assignment of value for SCOM3P2 in the PPS_SCOM3P2R register */
#define   PPS_SCOM3P2R_SCOM3P2_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM3P2R) OFF  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA0_Val       _UINT32_(0x1)                                        /* (PPS_SCOM3P2R) RPA0  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA6_Val       _UINT32_(0x2)                                        /* (PPS_SCOM3P2R) RPA6  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA11_Val      _UINT32_(0x3)                                        /* (PPS_SCOM3P2R) RPA11  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB0_Val       _UINT32_(0x4)                                        /* (PPS_SCOM3P2R) RPB0  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB6_Val       _UINT32_(0x5)                                        /* (PPS_SCOM3P2R) RPB6  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB11_Val      _UINT32_(0x6)                                        /* (PPS_SCOM3P2R) RPB11  */
#define   PPS_SCOM3P2R_SCOM3P2_RPC0_Val       _UINT32_(0x7)                                        /* (PPS_SCOM3P2R) RPC0  */
#define   PPS_SCOM3P2R_SCOM3P2_RPD6_Val       _UINT32_(0x8)                                        /* (PPS_SCOM3P2R) RPD6  */
#define   PPS_SCOM3P2R_SCOM3P2_RPE0_Val       _UINT32_(0x9)                                        /* (PPS_SCOM3P2R) RPE0  */
#define   PPS_SCOM3P2R_SCOM3P2_RPE6_Val       _UINT32_(0xA)                                        /* (PPS_SCOM3P2R) RPE6  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB1_Val       _UINT32_(0xB)                                        /* (PPS_SCOM3P2R) RPB1  */
#define   PPS_SCOM3P2R_SCOM3P2_RPC9_Val       _UINT32_(0xC)                                        /* (PPS_SCOM3P2R) RPC9  */
#define   PPS_SCOM3P2R_SCOM3P2_RPD3_Val       _UINT32_(0xD)                                        /* (PPS_SCOM3P2R) RPD3  */
#define   PPS_SCOM3P2R_SCOM3P2_RPE4_Val       _UINT32_(0xE)                                        /* (PPS_SCOM3P2R) RPE4  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA3_Val       _UINT32_(0xF)                                        /* (PPS_SCOM3P2R) RPA3  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA7_Val       _UINT32_(0x10)                                       /* (PPS_SCOM3P2R) RPA7  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB4_Val       _UINT32_(0x11)                                       /* (PPS_SCOM3P2R) RPB4  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB8_Val       _UINT32_(0x12)                                       /* (PPS_SCOM3P2R) RPB8  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB12_Val      _UINT32_(0x13)                                       /* (PPS_SCOM3P2R) RPB12  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM3P2R) RPA2  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA10_Val      _UINT32_(0x15)                                       /* (PPS_SCOM3P2R) RPA10  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA14_Val      _UINT32_(0x16)                                       /* (PPS_SCOM3P2R) RPA14  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB3_Val       _UINT32_(0x17)                                       /* (PPS_SCOM3P2R) RPB3  */
#define   PPS_SCOM3P2R_SCOM3P2_RPB7_Val       _UINT32_(0x18)                                       /* (PPS_SCOM3P2R) RPB7  */
#define   PPS_SCOM3P2R_SCOM3P2_RPA9_Val       _UINT32_(0x19)                                       /* (PPS_SCOM3P2R) RPA9  */
#define PPS_SCOM3P2R_SCOM3P2_OFF              (PPS_SCOM3P2R_SCOM3P2_OFF_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) OFF Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA0             (PPS_SCOM3P2R_SCOM3P2_RPA0_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA0 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA6             (PPS_SCOM3P2R_SCOM3P2_RPA6_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA6 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA11            (PPS_SCOM3P2R_SCOM3P2_RPA11_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA11 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB0             (PPS_SCOM3P2R_SCOM3P2_RPB0_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB0 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB6             (PPS_SCOM3P2R_SCOM3P2_RPB6_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB6 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB11            (PPS_SCOM3P2R_SCOM3P2_RPB11_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB11 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPC0             (PPS_SCOM3P2R_SCOM3P2_RPC0_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPC0 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPD6             (PPS_SCOM3P2R_SCOM3P2_RPD6_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPD6 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPE0             (PPS_SCOM3P2R_SCOM3P2_RPE0_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPE0 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPE6             (PPS_SCOM3P2R_SCOM3P2_RPE6_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPE6 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB1             (PPS_SCOM3P2R_SCOM3P2_RPB1_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB1 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPC9             (PPS_SCOM3P2R_SCOM3P2_RPC9_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPC9 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPD3             (PPS_SCOM3P2R_SCOM3P2_RPD3_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPD3 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPE4             (PPS_SCOM3P2R_SCOM3P2_RPE4_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPE4 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA3             (PPS_SCOM3P2R_SCOM3P2_RPA3_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA3 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA7             (PPS_SCOM3P2R_SCOM3P2_RPA7_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA7 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB4             (PPS_SCOM3P2R_SCOM3P2_RPB4_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB4 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB8             (PPS_SCOM3P2R_SCOM3P2_RPB8_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB8 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB12            (PPS_SCOM3P2R_SCOM3P2_RPB12_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB12 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA2             (PPS_SCOM3P2R_SCOM3P2_RPA2_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA2 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA10            (PPS_SCOM3P2R_SCOM3P2_RPA10_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA10 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA14            (PPS_SCOM3P2R_SCOM3P2_RPA14_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA14 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB3             (PPS_SCOM3P2R_SCOM3P2_RPB3_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB3 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPB7             (PPS_SCOM3P2R_SCOM3P2_RPB7_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPB7 Position */
#define PPS_SCOM3P2R_SCOM3P2_RPA9             (PPS_SCOM3P2R_SCOM3P2_RPA9_Val << PPS_SCOM3P2R_SCOM3P2_Pos) /* (PPS_SCOM3P2R) RPA9 Position */
#define PPS_SCOM3P2R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM3P2R) Register Mask  */


/* -------- PPS_SCOM3P3R : (PPS Offset: 0x7C) (R/W 32)  -------- */
#define PPS_SCOM3P3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM3P3R)   Reset Value */

#define PPS_SCOM3P3R_SCOM3P3_Pos              _UINT32_(0)                                          /* (PPS_SCOM3P3R) SERCOM3/PAD3 Position */
#define PPS_SCOM3P3R_SCOM3P3_Msk              (_UINT32_(0x1F) << PPS_SCOM3P3R_SCOM3P3_Pos)         /* (PPS_SCOM3P3R) SERCOM3/PAD3 Mask */
#define PPS_SCOM3P3R_SCOM3P3(value)           (PPS_SCOM3P3R_SCOM3P3_Msk & (_UINT32_(value) << PPS_SCOM3P3R_SCOM3P3_Pos)) /* Assignment of value for SCOM3P3 in the PPS_SCOM3P3R register */
#define   PPS_SCOM3P3R_SCOM3P3_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM3P3R) OFF  */
#define   PPS_SCOM3P3R_SCOM3P3_RPA1_Val       _UINT32_(0x1)                                        /* (PPS_SCOM3P3R) RPA1  */
#define   PPS_SCOM3P3R_SCOM3P3_RPA7_Val       _UINT32_(0x2)                                        /* (PPS_SCOM3P3R) RPA7  */
#define   PPS_SCOM3P3R_SCOM3P3_RPA12_Val      _UINT32_(0x3)                                        /* (PPS_SCOM3P3R) RPA12  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB1_Val       _UINT32_(0x4)                                        /* (PPS_SCOM3P3R) RPB1  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB7_Val       _UINT32_(0x5)                                        /* (PPS_SCOM3P3R) RPB7  */
#define   PPS_SCOM3P3R_SCOM3P3_RPC1_Val       _UINT32_(0x6)                                        /* (PPS_SCOM3P3R) RPC1  */
#define   PPS_SCOM3P3R_SCOM3P3_RPC7_Val       _UINT32_(0x7)                                        /* (PPS_SCOM3P3R) RPC7  */
#define   PPS_SCOM3P3R_SCOM3P3_RPD7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM3P3R) RPD7  */
#define   PPS_SCOM3P3R_SCOM3P3_RPE1_Val       _UINT32_(0x9)                                        /* (PPS_SCOM3P3R) RPE1  */
#define   PPS_SCOM3P3R_SCOM3P3_RPA3_Val       _UINT32_(0xA)                                        /* (PPS_SCOM3P3R) RPA3  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB2_Val       _UINT32_(0xB)                                        /* (PPS_SCOM3P3R) RPB2  */
#define   PPS_SCOM3P3R_SCOM3P3_RPC0_Val       _UINT32_(0xC)                                        /* (PPS_SCOM3P3R) RPC0  */
#define   PPS_SCOM3P3R_SCOM3P3_RPD4_Val       _UINT32_(0xD)                                        /* (PPS_SCOM3P3R) RPD4  */
#define   PPS_SCOM3P3R_SCOM3P3_RPE6_Val       _UINT32_(0xE)                                        /* (PPS_SCOM3P3R) RPE6  */
#define   PPS_SCOM3P3R_SCOM3P3_RPA4_Val       _UINT32_(0xF)                                        /* (PPS_SCOM3P3R) RPA4  */
#define   PPS_SCOM3P3R_SCOM3P3_RPA8_Val       _UINT32_(0x10)                                       /* (PPS_SCOM3P3R) RPA8  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB12_Val      _UINT32_(0x11)                                       /* (PPS_SCOM3P3R) RPB12  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM3P3R) RPB5  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB9_Val       _UINT32_(0x13)                                       /* (PPS_SCOM3P3R) RPB9  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB13_Val      _UINT32_(0x14)                                       /* (PPS_SCOM3P3R) RPB13  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB0_Val       _UINT32_(0x15)                                       /* (PPS_SCOM3P3R) RPB0  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB4_Val       _UINT32_(0x16)                                       /* (PPS_SCOM3P3R) RPB4  */
#define   PPS_SCOM3P3R_SCOM3P3_RPB8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM3P3R) RPB8  */
#define   PPS_SCOM3P3R_SCOM3P3_RPA0_Val       _UINT32_(0x18)                                       /* (PPS_SCOM3P3R) RPA0  */
#define   PPS_SCOM3P3R_SCOM3P3_RPA11_Val      _UINT32_(0x19)                                       /* (PPS_SCOM3P3R) RPA11  */
#define PPS_SCOM3P3R_SCOM3P3_OFF              (PPS_SCOM3P3R_SCOM3P3_OFF_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) OFF Position */
#define PPS_SCOM3P3R_SCOM3P3_RPA1             (PPS_SCOM3P3R_SCOM3P3_RPA1_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPA1 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPA7             (PPS_SCOM3P3R_SCOM3P3_RPA7_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPA7 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPA12            (PPS_SCOM3P3R_SCOM3P3_RPA12_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPA12 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB1             (PPS_SCOM3P3R_SCOM3P3_RPB1_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB1 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB7             (PPS_SCOM3P3R_SCOM3P3_RPB7_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB7 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPC1             (PPS_SCOM3P3R_SCOM3P3_RPC1_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPC1 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPC7             (PPS_SCOM3P3R_SCOM3P3_RPC7_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPC7 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPD7             (PPS_SCOM3P3R_SCOM3P3_RPD7_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPD7 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPE1             (PPS_SCOM3P3R_SCOM3P3_RPE1_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPE1 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPA3             (PPS_SCOM3P3R_SCOM3P3_RPA3_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPA3 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB2             (PPS_SCOM3P3R_SCOM3P3_RPB2_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB2 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPC0             (PPS_SCOM3P3R_SCOM3P3_RPC0_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPC0 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPD4             (PPS_SCOM3P3R_SCOM3P3_RPD4_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPD4 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPE6             (PPS_SCOM3P3R_SCOM3P3_RPE6_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPE6 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPA4             (PPS_SCOM3P3R_SCOM3P3_RPA4_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPA4 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPA8             (PPS_SCOM3P3R_SCOM3P3_RPA8_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPA8 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB12            (PPS_SCOM3P3R_SCOM3P3_RPB12_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB12 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB5             (PPS_SCOM3P3R_SCOM3P3_RPB5_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB5 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB9             (PPS_SCOM3P3R_SCOM3P3_RPB9_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB9 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB13            (PPS_SCOM3P3R_SCOM3P3_RPB13_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB13 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB0             (PPS_SCOM3P3R_SCOM3P3_RPB0_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB0 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB4             (PPS_SCOM3P3R_SCOM3P3_RPB4_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB4 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPB8             (PPS_SCOM3P3R_SCOM3P3_RPB8_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPB8 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPA0             (PPS_SCOM3P3R_SCOM3P3_RPA0_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPA0 Position */
#define PPS_SCOM3P3R_SCOM3P3_RPA11            (PPS_SCOM3P3R_SCOM3P3_RPA11_Val << PPS_SCOM3P3R_SCOM3P3_Pos) /* (PPS_SCOM3P3R) RPA11 Position */
#define PPS_SCOM3P3R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM3P3R) Register Mask  */


/* -------- PPS_SCOM4P0R : (PPS Offset: 0x80) (R/W 32)  -------- */
#define PPS_SCOM4P0R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM4P0R)   Reset Value */

#define PPS_SCOM4P0R_SCOM4P0_Pos              _UINT32_(0)                                          /* (PPS_SCOM4P0R) SERCOM4/PAD0 Position */
#define PPS_SCOM4P0R_SCOM4P0_Msk              (_UINT32_(0x1F) << PPS_SCOM4P0R_SCOM4P0_Pos)         /* (PPS_SCOM4P0R) SERCOM4/PAD0 Mask */
#define PPS_SCOM4P0R_SCOM4P0(value)           (PPS_SCOM4P0R_SCOM4P0_Msk & (_UINT32_(value) << PPS_SCOM4P0R_SCOM4P0_Pos)) /* Assignment of value for SCOM4P0 in the PPS_SCOM4P0R register */
#define   PPS_SCOM4P0R_SCOM4P0_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM4P0R) OFF  */
#define   PPS_SCOM4P0R_SCOM4P0_RPA1_Val       _UINT32_(0x1)                                        /* (PPS_SCOM4P0R) RPA1  */
#define   PPS_SCOM4P0R_SCOM4P0_RPA7_Val       _UINT32_(0x2)                                        /* (PPS_SCOM4P0R) RPA7  */
#define   PPS_SCOM4P0R_SCOM4P0_RPA12_Val      _UINT32_(0x3)                                        /* (PPS_SCOM4P0R) RPA12  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB1_Val       _UINT32_(0x4)                                        /* (PPS_SCOM4P0R) RPB1  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB7_Val       _UINT32_(0x5)                                        /* (PPS_SCOM4P0R) RPB7  */
#define   PPS_SCOM4P0R_SCOM4P0_RPC1_Val       _UINT32_(0x6)                                        /* (PPS_SCOM4P0R) RPC1  */
#define   PPS_SCOM4P0R_SCOM4P0_RPC7_Val       _UINT32_(0x7)                                        /* (PPS_SCOM4P0R) RPC7  */
#define   PPS_SCOM4P0R_SCOM4P0_RPD7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM4P0R) RPD7  */
#define   PPS_SCOM4P0R_SCOM4P0_RPE1_Val       _UINT32_(0x9)                                        /* (PPS_SCOM4P0R) RPE1  */
#define   PPS_SCOM4P0R_SCOM4P0_RPA3_Val       _UINT32_(0xA)                                        /* (PPS_SCOM4P0R) RPA3  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB2_Val       _UINT32_(0xB)                                        /* (PPS_SCOM4P0R) RPB2  */
#define   PPS_SCOM4P0R_SCOM4P0_RPC0_Val       _UINT32_(0xC)                                        /* (PPS_SCOM4P0R) RPC0  */
#define   PPS_SCOM4P0R_SCOM4P0_RPD4_Val       _UINT32_(0xD)                                        /* (PPS_SCOM4P0R) RPD4  */
#define   PPS_SCOM4P0R_SCOM4P0_RPE6_Val       _UINT32_(0xE)                                        /* (PPS_SCOM4P0R) RPE6  */
#define   PPS_SCOM4P0R_SCOM4P0_RPA4_Val       _UINT32_(0xF)                                        /* (PPS_SCOM4P0R) RPA4  */
#define   PPS_SCOM4P0R_SCOM4P0_RPA8_Val       _UINT32_(0x10)                                       /* (PPS_SCOM4P0R) RPA8  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB12_Val      _UINT32_(0x11)                                       /* (PPS_SCOM4P0R) RPB12  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM4P0R) RPB5  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB9_Val       _UINT32_(0x13)                                       /* (PPS_SCOM4P0R) RPB9  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB13_Val      _UINT32_(0x14)                                       /* (PPS_SCOM4P0R) RPB13  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB0_Val       _UINT32_(0x15)                                       /* (PPS_SCOM4P0R) RPB0  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB4_Val       _UINT32_(0x16)                                       /* (PPS_SCOM4P0R) RPB4  */
#define   PPS_SCOM4P0R_SCOM4P0_RPB8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM4P0R) RPB8  */
#define   PPS_SCOM4P0R_SCOM4P0_RPA0_Val       _UINT32_(0x18)                                       /* (PPS_SCOM4P0R) RPA0  */
#define   PPS_SCOM4P0R_SCOM4P0_RPA11_Val      _UINT32_(0x19)                                       /* (PPS_SCOM4P0R) RPA11  */
#define PPS_SCOM4P0R_SCOM4P0_OFF              (PPS_SCOM4P0R_SCOM4P0_OFF_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) OFF Position */
#define PPS_SCOM4P0R_SCOM4P0_RPA1             (PPS_SCOM4P0R_SCOM4P0_RPA1_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPA1 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPA7             (PPS_SCOM4P0R_SCOM4P0_RPA7_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPA7 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPA12            (PPS_SCOM4P0R_SCOM4P0_RPA12_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPA12 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB1             (PPS_SCOM4P0R_SCOM4P0_RPB1_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB1 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB7             (PPS_SCOM4P0R_SCOM4P0_RPB7_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB7 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPC1             (PPS_SCOM4P0R_SCOM4P0_RPC1_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPC1 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPC7             (PPS_SCOM4P0R_SCOM4P0_RPC7_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPC7 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPD7             (PPS_SCOM4P0R_SCOM4P0_RPD7_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPD7 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPE1             (PPS_SCOM4P0R_SCOM4P0_RPE1_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPE1 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPA3             (PPS_SCOM4P0R_SCOM4P0_RPA3_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPA3 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB2             (PPS_SCOM4P0R_SCOM4P0_RPB2_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB2 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPC0             (PPS_SCOM4P0R_SCOM4P0_RPC0_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPC0 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPD4             (PPS_SCOM4P0R_SCOM4P0_RPD4_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPD4 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPE6             (PPS_SCOM4P0R_SCOM4P0_RPE6_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPE6 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPA4             (PPS_SCOM4P0R_SCOM4P0_RPA4_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPA4 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPA8             (PPS_SCOM4P0R_SCOM4P0_RPA8_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPA8 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB12            (PPS_SCOM4P0R_SCOM4P0_RPB12_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB12 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB5             (PPS_SCOM4P0R_SCOM4P0_RPB5_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB5 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB9             (PPS_SCOM4P0R_SCOM4P0_RPB9_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB9 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB13            (PPS_SCOM4P0R_SCOM4P0_RPB13_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB13 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB0             (PPS_SCOM4P0R_SCOM4P0_RPB0_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB0 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB4             (PPS_SCOM4P0R_SCOM4P0_RPB4_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB4 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPB8             (PPS_SCOM4P0R_SCOM4P0_RPB8_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPB8 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPA0             (PPS_SCOM4P0R_SCOM4P0_RPA0_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPA0 Position */
#define PPS_SCOM4P0R_SCOM4P0_RPA11            (PPS_SCOM4P0R_SCOM4P0_RPA11_Val << PPS_SCOM4P0R_SCOM4P0_Pos) /* (PPS_SCOM4P0R) RPA11 Position */
#define PPS_SCOM4P0R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM4P0R) Register Mask  */


/* -------- PPS_SCOM4P1R : (PPS Offset: 0x84) (R/W 32)  -------- */
#define PPS_SCOM4P1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM4P1R)   Reset Value */

#define PPS_SCOM4P1R_SCOM4P1_Pos              _UINT32_(0)                                          /* (PPS_SCOM4P1R) SERCOM4/PAD1 Position */
#define PPS_SCOM4P1R_SCOM4P1_Msk              (_UINT32_(0x1F) << PPS_SCOM4P1R_SCOM4P1_Pos)         /* (PPS_SCOM4P1R) SERCOM4/PAD1 Mask */
#define PPS_SCOM4P1R_SCOM4P1(value)           (PPS_SCOM4P1R_SCOM4P1_Msk & (_UINT32_(value) << PPS_SCOM4P1R_SCOM4P1_Pos)) /* Assignment of value for SCOM4P1 in the PPS_SCOM4P1R register */
#define   PPS_SCOM4P1R_SCOM4P1_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM4P1R) OFF  */
#define   PPS_SCOM4P1R_SCOM4P1_RPA5_Val       _UINT32_(0x1)                                        /* (PPS_SCOM4P1R) RPA5  */
#define   PPS_SCOM4P1R_SCOM4P1_RPB5_Val       _UINT32_(0x2)                                        /* (PPS_SCOM4P1R) RPB5  */
#define   PPS_SCOM4P1R_SCOM4P1_RPB9_Val       _UINT32_(0x3)                                        /* (PPS_SCOM4P1R) RPB9  */
#define   PPS_SCOM4P1R_SCOM4P1_RPD5_Val       _UINT32_(0x4)                                        /* (PPS_SCOM4P1R) RPD5  */
#define   PPS_SCOM4P1R_SCOM4P1_RPE5_Val       _UINT32_(0x5)                                        /* (PPS_SCOM4P1R) RPE5  */
#define   PPS_SCOM4P1R_SCOM4P1_RPA3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM4P1R) RPA3  */
#define   PPS_SCOM4P1R_SCOM4P1_RPA6_Val       _UINT32_(0x7)                                        /* (PPS_SCOM4P1R) RPA6  */
#define   PPS_SCOM4P1R_SCOM4P1_RPA7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM4P1R) RPA7  */
#define   PPS_SCOM4P1R_SCOM4P1_RPB6_Val       _UINT32_(0x9)                                        /* (PPS_SCOM4P1R) RPB6  */
#define   PPS_SCOM4P1R_SCOM4P1_RPB8_Val       _UINT32_(0xA)                                        /* (PPS_SCOM4P1R) RPB8  */
#define PPS_SCOM4P1R_SCOM4P1_OFF              (PPS_SCOM4P1R_SCOM4P1_OFF_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) OFF Position */
#define PPS_SCOM4P1R_SCOM4P1_RPA5             (PPS_SCOM4P1R_SCOM4P1_RPA5_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPA5 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPB5             (PPS_SCOM4P1R_SCOM4P1_RPB5_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPB5 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPB9             (PPS_SCOM4P1R_SCOM4P1_RPB9_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPB9 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPD5             (PPS_SCOM4P1R_SCOM4P1_RPD5_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPD5 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPE5             (PPS_SCOM4P1R_SCOM4P1_RPE5_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPE5 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPA3             (PPS_SCOM4P1R_SCOM4P1_RPA3_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPA3 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPA6             (PPS_SCOM4P1R_SCOM4P1_RPA6_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPA6 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPA7             (PPS_SCOM4P1R_SCOM4P1_RPA7_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPA7 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPB6             (PPS_SCOM4P1R_SCOM4P1_RPB6_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPB6 Position */
#define PPS_SCOM4P1R_SCOM4P1_RPB8             (PPS_SCOM4P1R_SCOM4P1_RPB8_Val << PPS_SCOM4P1R_SCOM4P1_Pos) /* (PPS_SCOM4P1R) RPB8 Position */
#define PPS_SCOM4P1R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM4P1R) Register Mask  */


/* -------- PPS_SCOM4P2R : (PPS Offset: 0x88) (R/W 32)  -------- */
#define PPS_SCOM4P2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM4P2R)   Reset Value */

#define PPS_SCOM4P2R_SCOM4P2_Pos              _UINT32_(0)                                          /* (PPS_SCOM4P2R) SERCOM4/PAD2 Position */
#define PPS_SCOM4P2R_SCOM4P2_Msk              (_UINT32_(0x1F) << PPS_SCOM4P2R_SCOM4P2_Pos)         /* (PPS_SCOM4P2R) SERCOM4/PAD2 Mask */
#define PPS_SCOM4P2R_SCOM4P2(value)           (PPS_SCOM4P2R_SCOM4P2_Msk & (_UINT32_(value) << PPS_SCOM4P2R_SCOM4P2_Pos)) /* Assignment of value for SCOM4P2 in the PPS_SCOM4P2R register */
#define   PPS_SCOM4P2R_SCOM4P2_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM4P2R) OFF  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA3_Val       _UINT32_(0x1)                                        /* (PPS_SCOM4P2R) RPA3  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA9_Val       _UINT32_(0x2)                                        /* (PPS_SCOM4P2R) RPA9  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA14_Val      _UINT32_(0x3)                                        /* (PPS_SCOM4P2R) RPA14  */
#define   PPS_SCOM4P2R_SCOM4P2_RPB3_Val       _UINT32_(0x4)                                        /* (PPS_SCOM4P2R) RPB3  */
#define   PPS_SCOM4P2R_SCOM4P2_RPC9_Val       _UINT32_(0x5)                                        /* (PPS_SCOM4P2R) RPC9  */
#define   PPS_SCOM4P2R_SCOM4P2_RPD3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM4P2R) RPD3  */
#define   PPS_SCOM4P2R_SCOM4P2_RPE3_Val       _UINT32_(0x7)                                        /* (PPS_SCOM4P2R) RPE3  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA0_Val       _UINT32_(0x8)                                        /* (PPS_SCOM4P2R) RPA0  */
#define   PPS_SCOM4P2R_SCOM4P2_RPB4_Val       _UINT32_(0x9)                                        /* (PPS_SCOM4P2R) RPB4  */
#define   PPS_SCOM4P2R_SCOM4P2_RPC7_Val       _UINT32_(0xA)                                        /* (PPS_SCOM4P2R) RPC7  */
#define   PPS_SCOM4P2R_SCOM4P2_RPD7_Val       _UINT32_(0xB)                                        /* (PPS_SCOM4P2R) RPD7  */
#define   PPS_SCOM4P2R_SCOM4P2_RPE1_Val       _UINT32_(0xC)                                        /* (PPS_SCOM4P2R) RPE1  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA6_Val       _UINT32_(0xD)                                        /* (PPS_SCOM4P2R) RPA6  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA10_Val      _UINT32_(0xE)                                        /* (PPS_SCOM4P2R) RPA10  */
#define   PPS_SCOM4P2R_SCOM4P2_RPB7_Val       _UINT32_(0xF)                                        /* (PPS_SCOM4P2R) RPB7  */
#define   PPS_SCOM4P2R_SCOM4P2_RPB11_Val      _UINT32_(0x10)                                       /* (PPS_SCOM4P2R) RPB11  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA1_Val       _UINT32_(0x11)                                       /* (PPS_SCOM4P2R) RPA1  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM4P2R) RPA5  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA13_Val      _UINT32_(0x13)                                       /* (PPS_SCOM4P2R) RPA13  */
#define   PPS_SCOM4P2R_SCOM4P2_RPB2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM4P2R) RPB2  */
#define   PPS_SCOM4P2R_SCOM4P2_RPB6_Val       _UINT32_(0x15)                                       /* (PPS_SCOM4P2R) RPB6  */
#define   PPS_SCOM4P2R_SCOM4P2_RPB10_Val      _UINT32_(0x16)                                       /* (PPS_SCOM4P2R) RPB10  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM4P2R) RPA8  */
#define   PPS_SCOM4P2R_SCOM4P2_RPA2_Val       _UINT32_(0x18)                                       /* (PPS_SCOM4P2R) RPA2  */
#define PPS_SCOM4P2R_SCOM4P2_OFF              (PPS_SCOM4P2R_SCOM4P2_OFF_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) OFF Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA3             (PPS_SCOM4P2R_SCOM4P2_RPA3_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA3 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA9             (PPS_SCOM4P2R_SCOM4P2_RPA9_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA9 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA14            (PPS_SCOM4P2R_SCOM4P2_RPA14_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA14 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPB3             (PPS_SCOM4P2R_SCOM4P2_RPB3_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPB3 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPC9             (PPS_SCOM4P2R_SCOM4P2_RPC9_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPC9 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPD3             (PPS_SCOM4P2R_SCOM4P2_RPD3_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPD3 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPE3             (PPS_SCOM4P2R_SCOM4P2_RPE3_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPE3 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA0             (PPS_SCOM4P2R_SCOM4P2_RPA0_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA0 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPB4             (PPS_SCOM4P2R_SCOM4P2_RPB4_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPB4 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPC7             (PPS_SCOM4P2R_SCOM4P2_RPC7_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPC7 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPD7             (PPS_SCOM4P2R_SCOM4P2_RPD7_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPD7 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPE1             (PPS_SCOM4P2R_SCOM4P2_RPE1_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPE1 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA6             (PPS_SCOM4P2R_SCOM4P2_RPA6_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA6 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA10            (PPS_SCOM4P2R_SCOM4P2_RPA10_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA10 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPB7             (PPS_SCOM4P2R_SCOM4P2_RPB7_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPB7 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPB11            (PPS_SCOM4P2R_SCOM4P2_RPB11_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPB11 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA1             (PPS_SCOM4P2R_SCOM4P2_RPA1_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA1 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA5             (PPS_SCOM4P2R_SCOM4P2_RPA5_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA5 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA13            (PPS_SCOM4P2R_SCOM4P2_RPA13_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA13 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPB2             (PPS_SCOM4P2R_SCOM4P2_RPB2_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPB2 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPB6             (PPS_SCOM4P2R_SCOM4P2_RPB6_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPB6 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPB10            (PPS_SCOM4P2R_SCOM4P2_RPB10_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPB10 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA8             (PPS_SCOM4P2R_SCOM4P2_RPA8_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA8 Position */
#define PPS_SCOM4P2R_SCOM4P2_RPA2             (PPS_SCOM4P2R_SCOM4P2_RPA2_Val << PPS_SCOM4P2R_SCOM4P2_Pos) /* (PPS_SCOM4P2R) RPA2 Position */
#define PPS_SCOM4P2R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM4P2R) Register Mask  */


/* -------- PPS_SCOM4P3R : (PPS Offset: 0x8C) (R/W 32)  -------- */
#define PPS_SCOM4P3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM4P3R)   Reset Value */

#define PPS_SCOM4P3R_SCOM4P3_Pos              _UINT32_(0)                                          /* (PPS_SCOM4P3R) SERCOM4/PAD3 Position */
#define PPS_SCOM4P3R_SCOM4P3_Msk              (_UINT32_(0x1F) << PPS_SCOM4P3R_SCOM4P3_Pos)         /* (PPS_SCOM4P3R) SERCOM4/PAD3 Mask */
#define PPS_SCOM4P3R_SCOM4P3(value)           (PPS_SCOM4P3R_SCOM4P3_Msk & (_UINT32_(value) << PPS_SCOM4P3R_SCOM4P3_Pos)) /* Assignment of value for SCOM4P3 in the PPS_SCOM4P3R register */
#define   PPS_SCOM4P3R_SCOM4P3_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM4P3R) OFF  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA0_Val       _UINT32_(0x1)                                        /* (PPS_SCOM4P3R) RPA0  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA6_Val       _UINT32_(0x2)                                        /* (PPS_SCOM4P3R) RPA6  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA11_Val      _UINT32_(0x3)                                        /* (PPS_SCOM4P3R) RPA11  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB0_Val       _UINT32_(0x4)                                        /* (PPS_SCOM4P3R) RPB0  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB6_Val       _UINT32_(0x5)                                        /* (PPS_SCOM4P3R) RPB6  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB11_Val      _UINT32_(0x6)                                        /* (PPS_SCOM4P3R) RPB11  */
#define   PPS_SCOM4P3R_SCOM4P3_RPC0_Val       _UINT32_(0x7)                                        /* (PPS_SCOM4P3R) RPC0  */
#define   PPS_SCOM4P3R_SCOM4P3_RPD6_Val       _UINT32_(0x8)                                        /* (PPS_SCOM4P3R) RPD6  */
#define   PPS_SCOM4P3R_SCOM4P3_RPE0_Val       _UINT32_(0x9)                                        /* (PPS_SCOM4P3R) RPE0  */
#define   PPS_SCOM4P3R_SCOM4P3_RPE6_Val       _UINT32_(0xA)                                        /* (PPS_SCOM4P3R) RPE6  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB1_Val       _UINT32_(0xB)                                        /* (PPS_SCOM4P3R) RPB1  */
#define   PPS_SCOM4P3R_SCOM4P3_RPC9_Val       _UINT32_(0xC)                                        /* (PPS_SCOM4P3R) RPC9  */
#define   PPS_SCOM4P3R_SCOM4P3_RPD3_Val       _UINT32_(0xD)                                        /* (PPS_SCOM4P3R) RPD3  */
#define   PPS_SCOM4P3R_SCOM4P3_RPE4_Val       _UINT32_(0xE)                                        /* (PPS_SCOM4P3R) RPE4  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA3_Val       _UINT32_(0xF)                                        /* (PPS_SCOM4P3R) RPA3  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA7_Val       _UINT32_(0x10)                                       /* (PPS_SCOM4P3R) RPA7  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB4_Val       _UINT32_(0x11)                                       /* (PPS_SCOM4P3R) RPB4  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB8_Val       _UINT32_(0x12)                                       /* (PPS_SCOM4P3R) RPB8  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB12_Val      _UINT32_(0x13)                                       /* (PPS_SCOM4P3R) RPB12  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM4P3R) RPA2  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA10_Val      _UINT32_(0x15)                                       /* (PPS_SCOM4P3R) RPA10  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA14_Val      _UINT32_(0x16)                                       /* (PPS_SCOM4P3R) RPA14  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB3_Val       _UINT32_(0x17)                                       /* (PPS_SCOM4P3R) RPB3  */
#define   PPS_SCOM4P3R_SCOM4P3_RPB7_Val       _UINT32_(0x18)                                       /* (PPS_SCOM4P3R) RPB7  */
#define   PPS_SCOM4P3R_SCOM4P3_RPA9_Val       _UINT32_(0x19)                                       /* (PPS_SCOM4P3R) RPA9  */
#define PPS_SCOM4P3R_SCOM4P3_OFF              (PPS_SCOM4P3R_SCOM4P3_OFF_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) OFF Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA0             (PPS_SCOM4P3R_SCOM4P3_RPA0_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA0 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA6             (PPS_SCOM4P3R_SCOM4P3_RPA6_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA6 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA11            (PPS_SCOM4P3R_SCOM4P3_RPA11_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA11 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB0             (PPS_SCOM4P3R_SCOM4P3_RPB0_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB0 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB6             (PPS_SCOM4P3R_SCOM4P3_RPB6_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB6 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB11            (PPS_SCOM4P3R_SCOM4P3_RPB11_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB11 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPC0             (PPS_SCOM4P3R_SCOM4P3_RPC0_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPC0 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPD6             (PPS_SCOM4P3R_SCOM4P3_RPD6_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPD6 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPE0             (PPS_SCOM4P3R_SCOM4P3_RPE0_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPE0 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPE6             (PPS_SCOM4P3R_SCOM4P3_RPE6_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPE6 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB1             (PPS_SCOM4P3R_SCOM4P3_RPB1_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB1 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPC9             (PPS_SCOM4P3R_SCOM4P3_RPC9_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPC9 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPD3             (PPS_SCOM4P3R_SCOM4P3_RPD3_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPD3 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPE4             (PPS_SCOM4P3R_SCOM4P3_RPE4_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPE4 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA3             (PPS_SCOM4P3R_SCOM4P3_RPA3_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA3 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA7             (PPS_SCOM4P3R_SCOM4P3_RPA7_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA7 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB4             (PPS_SCOM4P3R_SCOM4P3_RPB4_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB4 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB8             (PPS_SCOM4P3R_SCOM4P3_RPB8_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB8 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB12            (PPS_SCOM4P3R_SCOM4P3_RPB12_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB12 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA2             (PPS_SCOM4P3R_SCOM4P3_RPA2_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA2 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA10            (PPS_SCOM4P3R_SCOM4P3_RPA10_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA10 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA14            (PPS_SCOM4P3R_SCOM4P3_RPA14_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA14 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB3             (PPS_SCOM4P3R_SCOM4P3_RPB3_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB3 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPB7             (PPS_SCOM4P3R_SCOM4P3_RPB7_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPB7 Position */
#define PPS_SCOM4P3R_SCOM4P3_RPA9             (PPS_SCOM4P3R_SCOM4P3_RPA9_Val << PPS_SCOM4P3R_SCOM4P3_Pos) /* (PPS_SCOM4P3R) RPA9 Position */
#define PPS_SCOM4P3R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM4P3R) Register Mask  */


/* -------- PPS_SCOM5P0R : (PPS Offset: 0x90) (R/W 32)  -------- */
#define PPS_SCOM5P0R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM5P0R)   Reset Value */

#define PPS_SCOM5P0R_SCOM5P0_Pos              _UINT32_(0)                                          /* (PPS_SCOM5P0R) SERCOM5/PAD0 Position */
#define PPS_SCOM5P0R_SCOM5P0_Msk              (_UINT32_(0x1F) << PPS_SCOM5P0R_SCOM5P0_Pos)         /* (PPS_SCOM5P0R) SERCOM5/PAD0 Mask */
#define PPS_SCOM5P0R_SCOM5P0(value)           (PPS_SCOM5P0R_SCOM5P0_Msk & (_UINT32_(value) << PPS_SCOM5P0R_SCOM5P0_Pos)) /* Assignment of value for SCOM5P0 in the PPS_SCOM5P0R register */
#define   PPS_SCOM5P0R_SCOM5P0_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM5P0R) OFF  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA2_Val       _UINT32_(0x1)                                        /* (PPS_SCOM5P0R) RPA2  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA8_Val       _UINT32_(0x2)                                        /* (PPS_SCOM5P0R) RPA8  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA13_Val      _UINT32_(0x3)                                        /* (PPS_SCOM5P0R) RPA13  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB2_Val       _UINT32_(0x4)                                        /* (PPS_SCOM5P0R) RPB2  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB8_Val       _UINT32_(0x5)                                        /* (PPS_SCOM5P0R) RPB8  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB13_Val      _UINT32_(0x6)                                        /* (PPS_SCOM5P0R) RPB13  */
#define   PPS_SCOM5P0R_SCOM5P0_RPC8_Val       _UINT32_(0x7)                                        /* (PPS_SCOM5P0R) RPC8  */
#define   PPS_SCOM5P0R_SCOM5P0_RPD2_Val       _UINT32_(0x8)                                        /* (PPS_SCOM5P0R) RPD2  */
#define   PPS_SCOM5P0R_SCOM5P0_RPE2_Val       _UINT32_(0x9)                                        /* (PPS_SCOM5P0R) RPE2  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA4_Val       _UINT32_(0xA)                                        /* (PPS_SCOM5P0R) RPA4  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB3_Val       _UINT32_(0xB)                                        /* (PPS_SCOM5P0R) RPB3  */
#define   PPS_SCOM5P0R_SCOM5P0_RPC1_Val       _UINT32_(0xC)                                        /* (PPS_SCOM5P0R) RPC1  */
#define   PPS_SCOM5P0R_SCOM5P0_RPD6_Val       _UINT32_(0xD)                                        /* (PPS_SCOM5P0R) RPD6  */
#define   PPS_SCOM5P0R_SCOM5P0_RPE0_Val       _UINT32_(0xE)                                        /* (PPS_SCOM5P0R) RPE0  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA5_Val       _UINT32_(0xF)                                        /* (PPS_SCOM5P0R) RPA5  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA9_Val       _UINT32_(0x10)                                       /* (PPS_SCOM5P0R) RPA9  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB6_Val       _UINT32_(0x11)                                       /* (PPS_SCOM5P0R) RPB6  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB10_Val      _UINT32_(0x12)                                       /* (PPS_SCOM5P0R) RPB10  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA0_Val       _UINT32_(0x13)                                       /* (PPS_SCOM5P0R) RPA0  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB1_Val       _UINT32_(0x14)                                       /* (PPS_SCOM5P0R) RPB1  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB5_Val       _UINT32_(0x15)                                       /* (PPS_SCOM5P0R) RPB5  */
#define   PPS_SCOM5P0R_SCOM5P0_RPB9_Val       _UINT32_(0x16)                                       /* (PPS_SCOM5P0R) RPB9  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA1_Val       _UINT32_(0x17)                                       /* (PPS_SCOM5P0R) RPA1  */
#define   PPS_SCOM5P0R_SCOM5P0_RPA12_Val      _UINT32_(0x18)                                       /* (PPS_SCOM5P0R) RPA12  */
#define PPS_SCOM5P0R_SCOM5P0_OFF              (PPS_SCOM5P0R_SCOM5P0_OFF_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) OFF Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA2             (PPS_SCOM5P0R_SCOM5P0_RPA2_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA2 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA8             (PPS_SCOM5P0R_SCOM5P0_RPA8_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA8 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA13            (PPS_SCOM5P0R_SCOM5P0_RPA13_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA13 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB2             (PPS_SCOM5P0R_SCOM5P0_RPB2_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB2 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB8             (PPS_SCOM5P0R_SCOM5P0_RPB8_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB8 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB13            (PPS_SCOM5P0R_SCOM5P0_RPB13_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB13 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPC8             (PPS_SCOM5P0R_SCOM5P0_RPC8_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPC8 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPD2             (PPS_SCOM5P0R_SCOM5P0_RPD2_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPD2 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPE2             (PPS_SCOM5P0R_SCOM5P0_RPE2_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPE2 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA4             (PPS_SCOM5P0R_SCOM5P0_RPA4_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA4 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB3             (PPS_SCOM5P0R_SCOM5P0_RPB3_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB3 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPC1             (PPS_SCOM5P0R_SCOM5P0_RPC1_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPC1 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPD6             (PPS_SCOM5P0R_SCOM5P0_RPD6_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPD6 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPE0             (PPS_SCOM5P0R_SCOM5P0_RPE0_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPE0 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA5             (PPS_SCOM5P0R_SCOM5P0_RPA5_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA5 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA9             (PPS_SCOM5P0R_SCOM5P0_RPA9_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA9 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB6             (PPS_SCOM5P0R_SCOM5P0_RPB6_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB6 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB10            (PPS_SCOM5P0R_SCOM5P0_RPB10_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB10 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA0             (PPS_SCOM5P0R_SCOM5P0_RPA0_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA0 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB1             (PPS_SCOM5P0R_SCOM5P0_RPB1_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB1 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB5             (PPS_SCOM5P0R_SCOM5P0_RPB5_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB5 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPB9             (PPS_SCOM5P0R_SCOM5P0_RPB9_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPB9 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA1             (PPS_SCOM5P0R_SCOM5P0_RPA1_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA1 Position */
#define PPS_SCOM5P0R_SCOM5P0_RPA12            (PPS_SCOM5P0R_SCOM5P0_RPA12_Val << PPS_SCOM5P0R_SCOM5P0_Pos) /* (PPS_SCOM5P0R) RPA12 Position */
#define PPS_SCOM5P0R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM5P0R) Register Mask  */


/* -------- PPS_SCOM5P1R : (PPS Offset: 0x94) (R/W 32)  -------- */
#define PPS_SCOM5P1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM5P1R)   Reset Value */

#define PPS_SCOM5P1R_SCOM5P1_Pos              _UINT32_(0)                                          /* (PPS_SCOM5P1R) SERCOM5/PAD1 Position */
#define PPS_SCOM5P1R_SCOM5P1_Msk              (_UINT32_(0x1F) << PPS_SCOM5P1R_SCOM5P1_Pos)         /* (PPS_SCOM5P1R) SERCOM5/PAD1 Mask */
#define PPS_SCOM5P1R_SCOM5P1(value)           (PPS_SCOM5P1R_SCOM5P1_Msk & (_UINT32_(value) << PPS_SCOM5P1R_SCOM5P1_Pos)) /* Assignment of value for SCOM5P1 in the PPS_SCOM5P1R register */
#define   PPS_SCOM5P1R_SCOM5P1_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM5P1R) OFF  */
#define   PPS_SCOM5P1R_SCOM5P1_RPA5_Val       _UINT32_(0x1)                                        /* (PPS_SCOM5P1R) RPA5  */
#define   PPS_SCOM5P1R_SCOM5P1_RPB5_Val       _UINT32_(0x2)                                        /* (PPS_SCOM5P1R) RPB5  */
#define   PPS_SCOM5P1R_SCOM5P1_RPB9_Val       _UINT32_(0x3)                                        /* (PPS_SCOM5P1R) RPB9  */
#define   PPS_SCOM5P1R_SCOM5P1_RPD5_Val       _UINT32_(0x4)                                        /* (PPS_SCOM5P1R) RPD5  */
#define   PPS_SCOM5P1R_SCOM5P1_RPE5_Val       _UINT32_(0x5)                                        /* (PPS_SCOM5P1R) RPE5  */
#define   PPS_SCOM5P1R_SCOM5P1_RPA3_Val       _UINT32_(0x6)                                        /* (PPS_SCOM5P1R) RPA3  */
#define   PPS_SCOM5P1R_SCOM5P1_RPA6_Val       _UINT32_(0x7)                                        /* (PPS_SCOM5P1R) RPA6  */
#define   PPS_SCOM5P1R_SCOM5P1_RPA7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM5P1R) RPA7  */
#define   PPS_SCOM5P1R_SCOM5P1_RPB6_Val       _UINT32_(0x9)                                        /* (PPS_SCOM5P1R) RPB6  */
#define   PPS_SCOM5P1R_SCOM5P1_RPB8_Val       _UINT32_(0xA)                                        /* (PPS_SCOM5P1R) RPB8  */
#define PPS_SCOM5P1R_SCOM5P1_OFF              (PPS_SCOM5P1R_SCOM5P1_OFF_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) OFF Position */
#define PPS_SCOM5P1R_SCOM5P1_RPA5             (PPS_SCOM5P1R_SCOM5P1_RPA5_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPA5 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPB5             (PPS_SCOM5P1R_SCOM5P1_RPB5_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPB5 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPB9             (PPS_SCOM5P1R_SCOM5P1_RPB9_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPB9 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPD5             (PPS_SCOM5P1R_SCOM5P1_RPD5_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPD5 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPE5             (PPS_SCOM5P1R_SCOM5P1_RPE5_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPE5 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPA3             (PPS_SCOM5P1R_SCOM5P1_RPA3_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPA3 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPA6             (PPS_SCOM5P1R_SCOM5P1_RPA6_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPA6 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPA7             (PPS_SCOM5P1R_SCOM5P1_RPA7_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPA7 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPB6             (PPS_SCOM5P1R_SCOM5P1_RPB6_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPB6 Position */
#define PPS_SCOM5P1R_SCOM5P1_RPB8             (PPS_SCOM5P1R_SCOM5P1_RPB8_Val << PPS_SCOM5P1R_SCOM5P1_Pos) /* (PPS_SCOM5P1R) RPB8 Position */
#define PPS_SCOM5P1R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM5P1R) Register Mask  */


/* -------- PPS_SCOM5P2R : (PPS Offset: 0x98) (R/W 32)  -------- */
#define PPS_SCOM5P2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM5P2R)   Reset Value */

#define PPS_SCOM5P2R_SCOM5P2_Pos              _UINT32_(0)                                          /* (PPS_SCOM5P2R) SERCOM5/PAD2 Position */
#define PPS_SCOM5P2R_SCOM5P2_Msk              (_UINT32_(0x1F) << PPS_SCOM5P2R_SCOM5P2_Pos)         /* (PPS_SCOM5P2R) SERCOM5/PAD2 Mask */
#define PPS_SCOM5P2R_SCOM5P2(value)           (PPS_SCOM5P2R_SCOM5P2_Msk & (_UINT32_(value) << PPS_SCOM5P2R_SCOM5P2_Pos)) /* Assignment of value for SCOM5P2 in the PPS_SCOM5P2R register */
#define   PPS_SCOM5P2R_SCOM5P2_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM5P2R) OFF  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA0_Val       _UINT32_(0x1)                                        /* (PPS_SCOM5P2R) RPA0  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA6_Val       _UINT32_(0x2)                                        /* (PPS_SCOM5P2R) RPA6  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA11_Val      _UINT32_(0x3)                                        /* (PPS_SCOM5P2R) RPA11  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB0_Val       _UINT32_(0x4)                                        /* (PPS_SCOM5P2R) RPB0  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB6_Val       _UINT32_(0x5)                                        /* (PPS_SCOM5P2R) RPB6  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB11_Val      _UINT32_(0x6)                                        /* (PPS_SCOM5P2R) RPB11  */
#define   PPS_SCOM5P2R_SCOM5P2_RPC0_Val       _UINT32_(0x7)                                        /* (PPS_SCOM5P2R) RPC0  */
#define   PPS_SCOM5P2R_SCOM5P2_RPD6_Val       _UINT32_(0x8)                                        /* (PPS_SCOM5P2R) RPD6  */
#define   PPS_SCOM5P2R_SCOM5P2_RPE0_Val       _UINT32_(0x9)                                        /* (PPS_SCOM5P2R) RPE0  */
#define   PPS_SCOM5P2R_SCOM5P2_RPE6_Val       _UINT32_(0xA)                                        /* (PPS_SCOM5P2R) RPE6  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB1_Val       _UINT32_(0xB)                                        /* (PPS_SCOM5P2R) RPB1  */
#define   PPS_SCOM5P2R_SCOM5P2_RPC9_Val       _UINT32_(0xC)                                        /* (PPS_SCOM5P2R) RPC9  */
#define   PPS_SCOM5P2R_SCOM5P2_RPD3_Val       _UINT32_(0xD)                                        /* (PPS_SCOM5P2R) RPD3  */
#define   PPS_SCOM5P2R_SCOM5P2_RPE4_Val       _UINT32_(0xE)                                        /* (PPS_SCOM5P2R) RPE4  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA3_Val       _UINT32_(0xF)                                        /* (PPS_SCOM5P2R) RPA3  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA7_Val       _UINT32_(0x10)                                       /* (PPS_SCOM5P2R) RPA7  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB4_Val       _UINT32_(0x11)                                       /* (PPS_SCOM5P2R) RPB4  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB8_Val       _UINT32_(0x12)                                       /* (PPS_SCOM5P2R) RPB8  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB12_Val      _UINT32_(0x13)                                       /* (PPS_SCOM5P2R) RPB12  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA2_Val       _UINT32_(0x14)                                       /* (PPS_SCOM5P2R) RPA2  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA10_Val      _UINT32_(0x15)                                       /* (PPS_SCOM5P2R) RPA10  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA14_Val      _UINT32_(0x16)                                       /* (PPS_SCOM5P2R) RPA14  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB3_Val       _UINT32_(0x17)                                       /* (PPS_SCOM5P2R) RPB3  */
#define   PPS_SCOM5P2R_SCOM5P2_RPB7_Val       _UINT32_(0x18)                                       /* (PPS_SCOM5P2R) RPB7  */
#define   PPS_SCOM5P2R_SCOM5P2_RPA9_Val       _UINT32_(0x19)                                       /* (PPS_SCOM5P2R) RPA9  */
#define PPS_SCOM5P2R_SCOM5P2_OFF              (PPS_SCOM5P2R_SCOM5P2_OFF_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) OFF Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA0             (PPS_SCOM5P2R_SCOM5P2_RPA0_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA0 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA6             (PPS_SCOM5P2R_SCOM5P2_RPA6_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA6 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA11            (PPS_SCOM5P2R_SCOM5P2_RPA11_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA11 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB0             (PPS_SCOM5P2R_SCOM5P2_RPB0_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB0 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB6             (PPS_SCOM5P2R_SCOM5P2_RPB6_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB6 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB11            (PPS_SCOM5P2R_SCOM5P2_RPB11_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB11 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPC0             (PPS_SCOM5P2R_SCOM5P2_RPC0_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPC0 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPD6             (PPS_SCOM5P2R_SCOM5P2_RPD6_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPD6 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPE0             (PPS_SCOM5P2R_SCOM5P2_RPE0_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPE0 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPE6             (PPS_SCOM5P2R_SCOM5P2_RPE6_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPE6 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB1             (PPS_SCOM5P2R_SCOM5P2_RPB1_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB1 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPC9             (PPS_SCOM5P2R_SCOM5P2_RPC9_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPC9 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPD3             (PPS_SCOM5P2R_SCOM5P2_RPD3_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPD3 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPE4             (PPS_SCOM5P2R_SCOM5P2_RPE4_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPE4 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA3             (PPS_SCOM5P2R_SCOM5P2_RPA3_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA3 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA7             (PPS_SCOM5P2R_SCOM5P2_RPA7_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA7 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB4             (PPS_SCOM5P2R_SCOM5P2_RPB4_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB4 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB8             (PPS_SCOM5P2R_SCOM5P2_RPB8_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB8 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB12            (PPS_SCOM5P2R_SCOM5P2_RPB12_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB12 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA2             (PPS_SCOM5P2R_SCOM5P2_RPA2_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA2 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA10            (PPS_SCOM5P2R_SCOM5P2_RPA10_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA10 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA14            (PPS_SCOM5P2R_SCOM5P2_RPA14_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA14 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB3             (PPS_SCOM5P2R_SCOM5P2_RPB3_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB3 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPB7             (PPS_SCOM5P2R_SCOM5P2_RPB7_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPB7 Position */
#define PPS_SCOM5P2R_SCOM5P2_RPA9             (PPS_SCOM5P2R_SCOM5P2_RPA9_Val << PPS_SCOM5P2R_SCOM5P2_Pos) /* (PPS_SCOM5P2R) RPA9 Position */
#define PPS_SCOM5P2R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM5P2R) Register Mask  */


/* -------- PPS_SCOM5P3R : (PPS Offset: 0x9C) (R/W 32)  -------- */
#define PPS_SCOM5P3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_SCOM5P3R)   Reset Value */

#define PPS_SCOM5P3R_SCOM5P3_Pos              _UINT32_(0)                                          /* (PPS_SCOM5P3R) SERCOM5/PAD3 Position */
#define PPS_SCOM5P3R_SCOM5P3_Msk              (_UINT32_(0x1F) << PPS_SCOM5P3R_SCOM5P3_Pos)         /* (PPS_SCOM5P3R) SERCOM5/PAD3 Mask */
#define PPS_SCOM5P3R_SCOM5P3(value)           (PPS_SCOM5P3R_SCOM5P3_Msk & (_UINT32_(value) << PPS_SCOM5P3R_SCOM5P3_Pos)) /* Assignment of value for SCOM5P3 in the PPS_SCOM5P3R register */
#define   PPS_SCOM5P3R_SCOM5P3_OFF_Val        _UINT32_(0x0)                                        /* (PPS_SCOM5P3R) OFF  */
#define   PPS_SCOM5P3R_SCOM5P3_RPA1_Val       _UINT32_(0x1)                                        /* (PPS_SCOM5P3R) RPA1  */
#define   PPS_SCOM5P3R_SCOM5P3_RPA7_Val       _UINT32_(0x2)                                        /* (PPS_SCOM5P3R) RPA7  */
#define   PPS_SCOM5P3R_SCOM5P3_RPA12_Val      _UINT32_(0x3)                                        /* (PPS_SCOM5P3R) RPA12  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB1_Val       _UINT32_(0x4)                                        /* (PPS_SCOM5P3R) RPB1  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB7_Val       _UINT32_(0x5)                                        /* (PPS_SCOM5P3R) RPB7  */
#define   PPS_SCOM5P3R_SCOM5P3_RPC1_Val       _UINT32_(0x6)                                        /* (PPS_SCOM5P3R) RPC1  */
#define   PPS_SCOM5P3R_SCOM5P3_RPC7_Val       _UINT32_(0x7)                                        /* (PPS_SCOM5P3R) RPC7  */
#define   PPS_SCOM5P3R_SCOM5P3_RPD7_Val       _UINT32_(0x8)                                        /* (PPS_SCOM5P3R) RPD7  */
#define   PPS_SCOM5P3R_SCOM5P3_RPE1_Val       _UINT32_(0x9)                                        /* (PPS_SCOM5P3R) RPE1  */
#define   PPS_SCOM5P3R_SCOM5P3_RPA3_Val       _UINT32_(0xA)                                        /* (PPS_SCOM5P3R) RPA3  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB2_Val       _UINT32_(0xB)                                        /* (PPS_SCOM5P3R) RPB2  */
#define   PPS_SCOM5P3R_SCOM5P3_RPC0_Val       _UINT32_(0xC)                                        /* (PPS_SCOM5P3R) RPC0  */
#define   PPS_SCOM5P3R_SCOM5P3_RPD4_Val       _UINT32_(0xD)                                        /* (PPS_SCOM5P3R) RPD4  */
#define   PPS_SCOM5P3R_SCOM5P3_RPE6_Val       _UINT32_(0xE)                                        /* (PPS_SCOM5P3R) RPE6  */
#define   PPS_SCOM5P3R_SCOM5P3_RPA4_Val       _UINT32_(0xF)                                        /* (PPS_SCOM5P3R) RPA4  */
#define   PPS_SCOM5P3R_SCOM5P3_RPA8_Val       _UINT32_(0x10)                                       /* (PPS_SCOM5P3R) RPA8  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB12_Val      _UINT32_(0x11)                                       /* (PPS_SCOM5P3R) RPB12  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB5_Val       _UINT32_(0x12)                                       /* (PPS_SCOM5P3R) RPB5  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB9_Val       _UINT32_(0x13)                                       /* (PPS_SCOM5P3R) RPB9  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB13_Val      _UINT32_(0x14)                                       /* (PPS_SCOM5P3R) RPB13  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB0_Val       _UINT32_(0x15)                                       /* (PPS_SCOM5P3R) RPB0  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB4_Val       _UINT32_(0x16)                                       /* (PPS_SCOM5P3R) RPB4  */
#define   PPS_SCOM5P3R_SCOM5P3_RPB8_Val       _UINT32_(0x17)                                       /* (PPS_SCOM5P3R) RPB8  */
#define   PPS_SCOM5P3R_SCOM5P3_RPA0_Val       _UINT32_(0x18)                                       /* (PPS_SCOM5P3R) RPA0  */
#define   PPS_SCOM5P3R_SCOM5P3_RPA11_Val      _UINT32_(0x19)                                       /* (PPS_SCOM5P3R) RPA11  */
#define PPS_SCOM5P3R_SCOM5P3_OFF              (PPS_SCOM5P3R_SCOM5P3_OFF_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) OFF Position */
#define PPS_SCOM5P3R_SCOM5P3_RPA1             (PPS_SCOM5P3R_SCOM5P3_RPA1_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPA1 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPA7             (PPS_SCOM5P3R_SCOM5P3_RPA7_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPA7 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPA12            (PPS_SCOM5P3R_SCOM5P3_RPA12_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPA12 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB1             (PPS_SCOM5P3R_SCOM5P3_RPB1_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB1 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB7             (PPS_SCOM5P3R_SCOM5P3_RPB7_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB7 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPC1             (PPS_SCOM5P3R_SCOM5P3_RPC1_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPC1 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPC7             (PPS_SCOM5P3R_SCOM5P3_RPC7_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPC7 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPD7             (PPS_SCOM5P3R_SCOM5P3_RPD7_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPD7 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPE1             (PPS_SCOM5P3R_SCOM5P3_RPE1_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPE1 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPA3             (PPS_SCOM5P3R_SCOM5P3_RPA3_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPA3 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB2             (PPS_SCOM5P3R_SCOM5P3_RPB2_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB2 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPC0             (PPS_SCOM5P3R_SCOM5P3_RPC0_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPC0 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPD4             (PPS_SCOM5P3R_SCOM5P3_RPD4_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPD4 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPE6             (PPS_SCOM5P3R_SCOM5P3_RPE6_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPE6 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPA4             (PPS_SCOM5P3R_SCOM5P3_RPA4_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPA4 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPA8             (PPS_SCOM5P3R_SCOM5P3_RPA8_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPA8 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB12            (PPS_SCOM5P3R_SCOM5P3_RPB12_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB12 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB5             (PPS_SCOM5P3R_SCOM5P3_RPB5_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB5 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB9             (PPS_SCOM5P3R_SCOM5P3_RPB9_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB9 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB13            (PPS_SCOM5P3R_SCOM5P3_RPB13_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB13 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB0             (PPS_SCOM5P3R_SCOM5P3_RPB0_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB0 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB4             (PPS_SCOM5P3R_SCOM5P3_RPB4_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB4 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPB8             (PPS_SCOM5P3R_SCOM5P3_RPB8_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPB8 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPA0             (PPS_SCOM5P3R_SCOM5P3_RPA0_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPA0 Position */
#define PPS_SCOM5P3R_SCOM5P3_RPA11            (PPS_SCOM5P3R_SCOM5P3_RPA11_Val << PPS_SCOM5P3R_SCOM5P3_Pos) /* (PPS_SCOM5P3R) RPA11 Position */
#define PPS_SCOM5P3R_Msk                      _UINT32_(0x0000001F)                                 /* (PPS_SCOM5P3R) Register Mask  */


/* -------- PPS_QD0R : (PPS Offset: 0xA0) (R/W 32)  -------- */
#define PPS_QD0R_RESETVALUE                   _UINT32_(0x00)                                       /*  (PPS_QD0R)   Reset Value */

#define PPS_QD0R_QD0_Pos                      _UINT32_(0)                                          /* (PPS_QD0R) QD0 Position */
#define PPS_QD0R_QD0_Msk                      (_UINT32_(0x1F) << PPS_QD0R_QD0_Pos)                 /* (PPS_QD0R) QD0 Mask */
#define PPS_QD0R_QD0(value)                   (PPS_QD0R_QD0_Msk & (_UINT32_(value) << PPS_QD0R_QD0_Pos)) /* Assignment of value for QD0 in the PPS_QD0R register */
#define   PPS_QD0R_QD0_OFF_Val                _UINT32_(0x0)                                        /* (PPS_QD0R) OFF  */
#define   PPS_QD0R_QD0_RPA3_Val               _UINT32_(0x1)                                        /* (PPS_QD0R) RPA3  */
#define   PPS_QD0R_QD0_RPA9_Val               _UINT32_(0x2)                                        /* (PPS_QD0R) RPA9  */
#define   PPS_QD0R_QD0_RPA14_Val              _UINT32_(0x3)                                        /* (PPS_QD0R) RPA14  */
#define   PPS_QD0R_QD0_RPB3_Val               _UINT32_(0x4)                                        /* (PPS_QD0R) RPB3  */
#define   PPS_QD0R_QD0_RPC9_Val               _UINT32_(0x5)                                        /* (PPS_QD0R) RPC9  */
#define   PPS_QD0R_QD0_RPD3_Val               _UINT32_(0x6)                                        /* (PPS_QD0R) RPD3  */
#define   PPS_QD0R_QD0_RPE3_Val               _UINT32_(0x7)                                        /* (PPS_QD0R) RPE3  */
#define   PPS_QD0R_QD0_RPA0_Val               _UINT32_(0x8)                                        /* (PPS_QD0R) RPA0  */
#define   PPS_QD0R_QD0_RPB4_Val               _UINT32_(0x9)                                        /* (PPS_QD0R) RPB4  */
#define   PPS_QD0R_QD0_RPC7_Val               _UINT32_(0xA)                                        /* (PPS_QD0R) RPC7  */
#define   PPS_QD0R_QD0_RPD7_Val               _UINT32_(0xB)                                        /* (PPS_QD0R) RPD7  */
#define   PPS_QD0R_QD0_RPE1_Val               _UINT32_(0xC)                                        /* (PPS_QD0R) RPE1  */
#define   PPS_QD0R_QD0_RPA6_Val               _UINT32_(0xD)                                        /* (PPS_QD0R) RPA6  */
#define   PPS_QD0R_QD0_RPA10_Val              _UINT32_(0xE)                                        /* (PPS_QD0R) RPA10  */
#define   PPS_QD0R_QD0_RPB7_Val               _UINT32_(0xF)                                        /* (PPS_QD0R) RPB7  */
#define   PPS_QD0R_QD0_RPB11_Val              _UINT32_(0x10)                                       /* (PPS_QD0R) RPB11  */
#define   PPS_QD0R_QD0_RPA1_Val               _UINT32_(0x11)                                       /* (PPS_QD0R) RPA1  */
#define   PPS_QD0R_QD0_RPA5_Val               _UINT32_(0x12)                                       /* (PPS_QD0R) RPA5  */
#define   PPS_QD0R_QD0_RPA13_Val              _UINT32_(0x13)                                       /* (PPS_QD0R) RPA13  */
#define   PPS_QD0R_QD0_RPB2_Val               _UINT32_(0x14)                                       /* (PPS_QD0R) RPB2  */
#define   PPS_QD0R_QD0_RPB6_Val               _UINT32_(0x15)                                       /* (PPS_QD0R) RPB6  */
#define   PPS_QD0R_QD0_RPB10_Val              _UINT32_(0x16)                                       /* (PPS_QD0R) RPB10  */
#define   PPS_QD0R_QD0_RPA8_Val               _UINT32_(0x17)                                       /* (PPS_QD0R) RPA8  */
#define   PPS_QD0R_QD0_RPA2_Val               _UINT32_(0x18)                                       /* (PPS_QD0R) RPA2  */
#define PPS_QD0R_QD0_OFF                      (PPS_QD0R_QD0_OFF_Val << PPS_QD0R_QD0_Pos)           /* (PPS_QD0R) OFF Position */
#define PPS_QD0R_QD0_RPA3                     (PPS_QD0R_QD0_RPA3_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPA3 Position */
#define PPS_QD0R_QD0_RPA9                     (PPS_QD0R_QD0_RPA9_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPA9 Position */
#define PPS_QD0R_QD0_RPA14                    (PPS_QD0R_QD0_RPA14_Val << PPS_QD0R_QD0_Pos)         /* (PPS_QD0R) RPA14 Position */
#define PPS_QD0R_QD0_RPB3                     (PPS_QD0R_QD0_RPB3_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPB3 Position */
#define PPS_QD0R_QD0_RPC9                     (PPS_QD0R_QD0_RPC9_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPC9 Position */
#define PPS_QD0R_QD0_RPD3                     (PPS_QD0R_QD0_RPD3_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPD3 Position */
#define PPS_QD0R_QD0_RPE3                     (PPS_QD0R_QD0_RPE3_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPE3 Position */
#define PPS_QD0R_QD0_RPA0                     (PPS_QD0R_QD0_RPA0_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPA0 Position */
#define PPS_QD0R_QD0_RPB4                     (PPS_QD0R_QD0_RPB4_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPB4 Position */
#define PPS_QD0R_QD0_RPC7                     (PPS_QD0R_QD0_RPC7_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPC7 Position */
#define PPS_QD0R_QD0_RPD7                     (PPS_QD0R_QD0_RPD7_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPD7 Position */
#define PPS_QD0R_QD0_RPE1                     (PPS_QD0R_QD0_RPE1_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPE1 Position */
#define PPS_QD0R_QD0_RPA6                     (PPS_QD0R_QD0_RPA6_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPA6 Position */
#define PPS_QD0R_QD0_RPA10                    (PPS_QD0R_QD0_RPA10_Val << PPS_QD0R_QD0_Pos)         /* (PPS_QD0R) RPA10 Position */
#define PPS_QD0R_QD0_RPB7                     (PPS_QD0R_QD0_RPB7_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPB7 Position */
#define PPS_QD0R_QD0_RPB11                    (PPS_QD0R_QD0_RPB11_Val << PPS_QD0R_QD0_Pos)         /* (PPS_QD0R) RPB11 Position */
#define PPS_QD0R_QD0_RPA1                     (PPS_QD0R_QD0_RPA1_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPA1 Position */
#define PPS_QD0R_QD0_RPA5                     (PPS_QD0R_QD0_RPA5_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPA5 Position */
#define PPS_QD0R_QD0_RPA13                    (PPS_QD0R_QD0_RPA13_Val << PPS_QD0R_QD0_Pos)         /* (PPS_QD0R) RPA13 Position */
#define PPS_QD0R_QD0_RPB2                     (PPS_QD0R_QD0_RPB2_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPB2 Position */
#define PPS_QD0R_QD0_RPB6                     (PPS_QD0R_QD0_RPB6_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPB6 Position */
#define PPS_QD0R_QD0_RPB10                    (PPS_QD0R_QD0_RPB10_Val << PPS_QD0R_QD0_Pos)         /* (PPS_QD0R) RPB10 Position */
#define PPS_QD0R_QD0_RPA8                     (PPS_QD0R_QD0_RPA8_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPA8 Position */
#define PPS_QD0R_QD0_RPA2                     (PPS_QD0R_QD0_RPA2_Val << PPS_QD0R_QD0_Pos)          /* (PPS_QD0R) RPA2 Position */
#define PPS_QD0R_Msk                          _UINT32_(0x0000001F)                                 /* (PPS_QD0R) Register Mask  */


/* -------- PPS_QD1R : (PPS Offset: 0xA4) (R/W 32)  -------- */
#define PPS_QD1R_RESETVALUE                   _UINT32_(0x00)                                       /*  (PPS_QD1R)   Reset Value */

#define PPS_QD1R_QD1_Pos                      _UINT32_(0)                                          /* (PPS_QD1R) QD1 Position */
#define PPS_QD1R_QD1_Msk                      (_UINT32_(0x1F) << PPS_QD1R_QD1_Pos)                 /* (PPS_QD1R) QD1 Mask */
#define PPS_QD1R_QD1(value)                   (PPS_QD1R_QD1_Msk & (_UINT32_(value) << PPS_QD1R_QD1_Pos)) /* Assignment of value for QD1 in the PPS_QD1R register */
#define   PPS_QD1R_QD1_OFF_Val                _UINT32_(0x0)                                        /* (PPS_QD1R) OFF  */
#define   PPS_QD1R_QD1_RPA0_Val               _UINT32_(0x1)                                        /* (PPS_QD1R) RPA0  */
#define   PPS_QD1R_QD1_RPA6_Val               _UINT32_(0x2)                                        /* (PPS_QD1R) RPA6  */
#define   PPS_QD1R_QD1_RPA11_Val              _UINT32_(0x3)                                        /* (PPS_QD1R) RPA11  */
#define   PPS_QD1R_QD1_RPB0_Val               _UINT32_(0x4)                                        /* (PPS_QD1R) RPB0  */
#define   PPS_QD1R_QD1_RPB6_Val               _UINT32_(0x5)                                        /* (PPS_QD1R) RPB6  */
#define   PPS_QD1R_QD1_RPB11_Val              _UINT32_(0x6)                                        /* (PPS_QD1R) RPB11  */
#define   PPS_QD1R_QD1_RPC0_Val               _UINT32_(0x7)                                        /* (PPS_QD1R) RPC0  */
#define   PPS_QD1R_QD1_RPD6_Val               _UINT32_(0x8)                                        /* (PPS_QD1R) RPD6  */
#define   PPS_QD1R_QD1_RPE0_Val               _UINT32_(0x9)                                        /* (PPS_QD1R) RPE0  */
#define   PPS_QD1R_QD1_RPE6_Val               _UINT32_(0xA)                                        /* (PPS_QD1R) RPE6  */
#define   PPS_QD1R_QD1_RPB1_Val               _UINT32_(0xB)                                        /* (PPS_QD1R) RPB1  */
#define   PPS_QD1R_QD1_RPC9_Val               _UINT32_(0xC)                                        /* (PPS_QD1R) RPC9  */
#define   PPS_QD1R_QD1_RPD3_Val               _UINT32_(0xD)                                        /* (PPS_QD1R) RPD3  */
#define   PPS_QD1R_QD1_RPE4_Val               _UINT32_(0xE)                                        /* (PPS_QD1R) RPE4  */
#define   PPS_QD1R_QD1_RPA3_Val               _UINT32_(0xF)                                        /* (PPS_QD1R) RPA3  */
#define   PPS_QD1R_QD1_RPA7_Val               _UINT32_(0x10)                                       /* (PPS_QD1R) RPA7  */
#define   PPS_QD1R_QD1_RPB4_Val               _UINT32_(0x11)                                       /* (PPS_QD1R) RPB4  */
#define   PPS_QD1R_QD1_RPB8_Val               _UINT32_(0x12)                                       /* (PPS_QD1R) RPB8  */
#define   PPS_QD1R_QD1_RPB12_Val              _UINT32_(0x13)                                       /* (PPS_QD1R) RPB12  */
#define   PPS_QD1R_QD1_RPA2_Val               _UINT32_(0x14)                                       /* (PPS_QD1R) RPA2  */
#define   PPS_QD1R_QD1_RPA10_Val              _UINT32_(0x15)                                       /* (PPS_QD1R) RPA10  */
#define   PPS_QD1R_QD1_RPA14_Val              _UINT32_(0x16)                                       /* (PPS_QD1R) RPA14  */
#define   PPS_QD1R_QD1_RPB3_Val               _UINT32_(0x17)                                       /* (PPS_QD1R) RPB3  */
#define   PPS_QD1R_QD1_RPB7_Val               _UINT32_(0x18)                                       /* (PPS_QD1R) RPB7  */
#define   PPS_QD1R_QD1_RPA9_Val               _UINT32_(0x19)                                       /* (PPS_QD1R) RPA9  */
#define PPS_QD1R_QD1_OFF                      (PPS_QD1R_QD1_OFF_Val << PPS_QD1R_QD1_Pos)           /* (PPS_QD1R) OFF Position */
#define PPS_QD1R_QD1_RPA0                     (PPS_QD1R_QD1_RPA0_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPA0 Position */
#define PPS_QD1R_QD1_RPA6                     (PPS_QD1R_QD1_RPA6_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPA6 Position */
#define PPS_QD1R_QD1_RPA11                    (PPS_QD1R_QD1_RPA11_Val << PPS_QD1R_QD1_Pos)         /* (PPS_QD1R) RPA11 Position */
#define PPS_QD1R_QD1_RPB0                     (PPS_QD1R_QD1_RPB0_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPB0 Position */
#define PPS_QD1R_QD1_RPB6                     (PPS_QD1R_QD1_RPB6_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPB6 Position */
#define PPS_QD1R_QD1_RPB11                    (PPS_QD1R_QD1_RPB11_Val << PPS_QD1R_QD1_Pos)         /* (PPS_QD1R) RPB11 Position */
#define PPS_QD1R_QD1_RPC0                     (PPS_QD1R_QD1_RPC0_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPC0 Position */
#define PPS_QD1R_QD1_RPD6                     (PPS_QD1R_QD1_RPD6_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPD6 Position */
#define PPS_QD1R_QD1_RPE0                     (PPS_QD1R_QD1_RPE0_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPE0 Position */
#define PPS_QD1R_QD1_RPE6                     (PPS_QD1R_QD1_RPE6_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPE6 Position */
#define PPS_QD1R_QD1_RPB1                     (PPS_QD1R_QD1_RPB1_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPB1 Position */
#define PPS_QD1R_QD1_RPC9                     (PPS_QD1R_QD1_RPC9_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPC9 Position */
#define PPS_QD1R_QD1_RPD3                     (PPS_QD1R_QD1_RPD3_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPD3 Position */
#define PPS_QD1R_QD1_RPE4                     (PPS_QD1R_QD1_RPE4_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPE4 Position */
#define PPS_QD1R_QD1_RPA3                     (PPS_QD1R_QD1_RPA3_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPA3 Position */
#define PPS_QD1R_QD1_RPA7                     (PPS_QD1R_QD1_RPA7_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPA7 Position */
#define PPS_QD1R_QD1_RPB4                     (PPS_QD1R_QD1_RPB4_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPB4 Position */
#define PPS_QD1R_QD1_RPB8                     (PPS_QD1R_QD1_RPB8_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPB8 Position */
#define PPS_QD1R_QD1_RPB12                    (PPS_QD1R_QD1_RPB12_Val << PPS_QD1R_QD1_Pos)         /* (PPS_QD1R) RPB12 Position */
#define PPS_QD1R_QD1_RPA2                     (PPS_QD1R_QD1_RPA2_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPA2 Position */
#define PPS_QD1R_QD1_RPA10                    (PPS_QD1R_QD1_RPA10_Val << PPS_QD1R_QD1_Pos)         /* (PPS_QD1R) RPA10 Position */
#define PPS_QD1R_QD1_RPA14                    (PPS_QD1R_QD1_RPA14_Val << PPS_QD1R_QD1_Pos)         /* (PPS_QD1R) RPA14 Position */
#define PPS_QD1R_QD1_RPB3                     (PPS_QD1R_QD1_RPB3_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPB3 Position */
#define PPS_QD1R_QD1_RPB7                     (PPS_QD1R_QD1_RPB7_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPB7 Position */
#define PPS_QD1R_QD1_RPA9                     (PPS_QD1R_QD1_RPA9_Val << PPS_QD1R_QD1_Pos)          /* (PPS_QD1R) RPA9 Position */
#define PPS_QD1R_Msk                          _UINT32_(0x0000001F)                                 /* (PPS_QD1R) Register Mask  */


/* -------- PPS_QD2R : (PPS Offset: 0xA8) (R/W 32)  -------- */
#define PPS_QD2R_RESETVALUE                   _UINT32_(0x00)                                       /*  (PPS_QD2R)   Reset Value */

#define PPS_QD2R_QD2_Pos                      _UINT32_(0)                                          /* (PPS_QD2R) QD2 Position */
#define PPS_QD2R_QD2_Msk                      (_UINT32_(0x1F) << PPS_QD2R_QD2_Pos)                 /* (PPS_QD2R) QD2 Mask */
#define PPS_QD2R_QD2(value)                   (PPS_QD2R_QD2_Msk & (_UINT32_(value) << PPS_QD2R_QD2_Pos)) /* Assignment of value for QD2 in the PPS_QD2R register */
#define   PPS_QD2R_QD2_OFF_Val                _UINT32_(0x0)                                        /* (PPS_QD2R) OFF  */
#define   PPS_QD2R_QD2_RPA1_Val               _UINT32_(0x1)                                        /* (PPS_QD2R) RPA1  */
#define   PPS_QD2R_QD2_RPA7_Val               _UINT32_(0x2)                                        /* (PPS_QD2R) RPA7  */
#define   PPS_QD2R_QD2_RPA12_Val              _UINT32_(0x3)                                        /* (PPS_QD2R) RPA12  */
#define   PPS_QD2R_QD2_RPB1_Val               _UINT32_(0x4)                                        /* (PPS_QD2R) RPB1  */
#define   PPS_QD2R_QD2_RPB7_Val               _UINT32_(0x5)                                        /* (PPS_QD2R) RPB7  */
#define   PPS_QD2R_QD2_RPC1_Val               _UINT32_(0x6)                                        /* (PPS_QD2R) RPC1  */
#define   PPS_QD2R_QD2_RPC7_Val               _UINT32_(0x7)                                        /* (PPS_QD2R) RPC7  */
#define   PPS_QD2R_QD2_RPD7_Val               _UINT32_(0x8)                                        /* (PPS_QD2R) RPD7  */
#define   PPS_QD2R_QD2_RPE1_Val               _UINT32_(0x9)                                        /* (PPS_QD2R) RPE1  */
#define   PPS_QD2R_QD2_RPA3_Val               _UINT32_(0xA)                                        /* (PPS_QD2R) RPA3  */
#define   PPS_QD2R_QD2_RPB2_Val               _UINT32_(0xB)                                        /* (PPS_QD2R) RPB2  */
#define   PPS_QD2R_QD2_RPC0_Val               _UINT32_(0xC)                                        /* (PPS_QD2R) RPC0  */
#define   PPS_QD2R_QD2_RPD4_Val               _UINT32_(0xD)                                        /* (PPS_QD2R) RPD4  */
#define   PPS_QD2R_QD2_RPE6_Val               _UINT32_(0xE)                                        /* (PPS_QD2R) RPE6  */
#define   PPS_QD2R_QD2_RPA4_Val               _UINT32_(0xF)                                        /* (PPS_QD2R) RPA4  */
#define   PPS_QD2R_QD2_RPA8_Val               _UINT32_(0x10)                                       /* (PPS_QD2R) RPA8  */
#define   PPS_QD2R_QD2_RPB12_Val              _UINT32_(0x11)                                       /* (PPS_QD2R) RPB12  */
#define   PPS_QD2R_QD2_RPB5_Val               _UINT32_(0x12)                                       /* (PPS_QD2R) RPB5  */
#define   PPS_QD2R_QD2_RPB9_Val               _UINT32_(0x13)                                       /* (PPS_QD2R) RPB9  */
#define   PPS_QD2R_QD2_RPB13_Val              _UINT32_(0x14)                                       /* (PPS_QD2R) RPB13  */
#define   PPS_QD2R_QD2_RPB0_Val               _UINT32_(0x15)                                       /* (PPS_QD2R) RPB0  */
#define   PPS_QD2R_QD2_RPB4_Val               _UINT32_(0x16)                                       /* (PPS_QD2R) RPB4  */
#define   PPS_QD2R_QD2_RPB8_Val               _UINT32_(0x17)                                       /* (PPS_QD2R) RPB8  */
#define   PPS_QD2R_QD2_RPA0_Val               _UINT32_(0x18)                                       /* (PPS_QD2R) RPA0  */
#define   PPS_QD2R_QD2_RPA11_Val              _UINT32_(0x19)                                       /* (PPS_QD2R) RPA11  */
#define PPS_QD2R_QD2_OFF                      (PPS_QD2R_QD2_OFF_Val << PPS_QD2R_QD2_Pos)           /* (PPS_QD2R) OFF Position */
#define PPS_QD2R_QD2_RPA1                     (PPS_QD2R_QD2_RPA1_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPA1 Position */
#define PPS_QD2R_QD2_RPA7                     (PPS_QD2R_QD2_RPA7_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPA7 Position */
#define PPS_QD2R_QD2_RPA12                    (PPS_QD2R_QD2_RPA12_Val << PPS_QD2R_QD2_Pos)         /* (PPS_QD2R) RPA12 Position */
#define PPS_QD2R_QD2_RPB1                     (PPS_QD2R_QD2_RPB1_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPB1 Position */
#define PPS_QD2R_QD2_RPB7                     (PPS_QD2R_QD2_RPB7_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPB7 Position */
#define PPS_QD2R_QD2_RPC1                     (PPS_QD2R_QD2_RPC1_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPC1 Position */
#define PPS_QD2R_QD2_RPC7                     (PPS_QD2R_QD2_RPC7_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPC7 Position */
#define PPS_QD2R_QD2_RPD7                     (PPS_QD2R_QD2_RPD7_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPD7 Position */
#define PPS_QD2R_QD2_RPE1                     (PPS_QD2R_QD2_RPE1_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPE1 Position */
#define PPS_QD2R_QD2_RPA3                     (PPS_QD2R_QD2_RPA3_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPA3 Position */
#define PPS_QD2R_QD2_RPB2                     (PPS_QD2R_QD2_RPB2_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPB2 Position */
#define PPS_QD2R_QD2_RPC0                     (PPS_QD2R_QD2_RPC0_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPC0 Position */
#define PPS_QD2R_QD2_RPD4                     (PPS_QD2R_QD2_RPD4_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPD4 Position */
#define PPS_QD2R_QD2_RPE6                     (PPS_QD2R_QD2_RPE6_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPE6 Position */
#define PPS_QD2R_QD2_RPA4                     (PPS_QD2R_QD2_RPA4_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPA4 Position */
#define PPS_QD2R_QD2_RPA8                     (PPS_QD2R_QD2_RPA8_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPA8 Position */
#define PPS_QD2R_QD2_RPB12                    (PPS_QD2R_QD2_RPB12_Val << PPS_QD2R_QD2_Pos)         /* (PPS_QD2R) RPB12 Position */
#define PPS_QD2R_QD2_RPB5                     (PPS_QD2R_QD2_RPB5_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPB5 Position */
#define PPS_QD2R_QD2_RPB9                     (PPS_QD2R_QD2_RPB9_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPB9 Position */
#define PPS_QD2R_QD2_RPB13                    (PPS_QD2R_QD2_RPB13_Val << PPS_QD2R_QD2_Pos)         /* (PPS_QD2R) RPB13 Position */
#define PPS_QD2R_QD2_RPB0                     (PPS_QD2R_QD2_RPB0_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPB0 Position */
#define PPS_QD2R_QD2_RPB4                     (PPS_QD2R_QD2_RPB4_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPB4 Position */
#define PPS_QD2R_QD2_RPB8                     (PPS_QD2R_QD2_RPB8_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPB8 Position */
#define PPS_QD2R_QD2_RPA0                     (PPS_QD2R_QD2_RPA0_Val << PPS_QD2R_QD2_Pos)          /* (PPS_QD2R) RPA0 Position */
#define PPS_QD2R_QD2_RPA11                    (PPS_QD2R_QD2_RPA11_Val << PPS_QD2R_QD2_Pos)         /* (PPS_QD2R) RPA11 Position */
#define PPS_QD2R_Msk                          _UINT32_(0x0000001F)                                 /* (PPS_QD2R) Register Mask  */


/* -------- PPS_QD3R : (PPS Offset: 0xAC) (R/W 32)  -------- */
#define PPS_QD3R_RESETVALUE                   _UINT32_(0x00)                                       /*  (PPS_QD3R)   Reset Value */

#define PPS_QD3R_QD3_Pos                      _UINT32_(0)                                          /* (PPS_QD3R) QD3 Position */
#define PPS_QD3R_QD3_Msk                      (_UINT32_(0x1F) << PPS_QD3R_QD3_Pos)                 /* (PPS_QD3R) QD3 Mask */
#define PPS_QD3R_QD3(value)                   (PPS_QD3R_QD3_Msk & (_UINT32_(value) << PPS_QD3R_QD3_Pos)) /* Assignment of value for QD3 in the PPS_QD3R register */
#define   PPS_QD3R_QD3_OFF_Val                _UINT32_(0x0)                                        /* (PPS_QD3R) OFF  */
#define   PPS_QD3R_QD3_RPA2_Val               _UINT32_(0x1)                                        /* (PPS_QD3R) RPA2  */
#define   PPS_QD3R_QD3_RPA8_Val               _UINT32_(0x2)                                        /* (PPS_QD3R) RPA8  */
#define   PPS_QD3R_QD3_RPA13_Val              _UINT32_(0x3)                                        /* (PPS_QD3R) RPA13  */
#define   PPS_QD3R_QD3_RPB2_Val               _UINT32_(0x4)                                        /* (PPS_QD3R) RPB2  */
#define   PPS_QD3R_QD3_RPB8_Val               _UINT32_(0x5)                                        /* (PPS_QD3R) RPB8  */
#define   PPS_QD3R_QD3_RPB13_Val              _UINT32_(0x6)                                        /* (PPS_QD3R) RPB13  */
#define   PPS_QD3R_QD3_RPC8_Val               _UINT32_(0x7)                                        /* (PPS_QD3R) RPC8  */
#define   PPS_QD3R_QD3_RPD2_Val               _UINT32_(0x8)                                        /* (PPS_QD3R) RPD2  */
#define   PPS_QD3R_QD3_RPE2_Val               _UINT32_(0x9)                                        /* (PPS_QD3R) RPE2  */
#define   PPS_QD3R_QD3_RPA4_Val               _UINT32_(0xA)                                        /* (PPS_QD3R) RPA4  */
#define   PPS_QD3R_QD3_RPB3_Val               _UINT32_(0xB)                                        /* (PPS_QD3R) RPB3  */
#define   PPS_QD3R_QD3_RPC1_Val               _UINT32_(0xC)                                        /* (PPS_QD3R) RPC1  */
#define   PPS_QD3R_QD3_RPD6_Val               _UINT32_(0xD)                                        /* (PPS_QD3R) RPD6  */
#define   PPS_QD3R_QD3_RPE0_Val               _UINT32_(0xE)                                        /* (PPS_QD3R) RPE0  */
#define   PPS_QD3R_QD3_RPA5_Val               _UINT32_(0xF)                                        /* (PPS_QD3R) RPA5  */
#define   PPS_QD3R_QD3_RPA9_Val               _UINT32_(0x10)                                       /* (PPS_QD3R) RPA9  */
#define   PPS_QD3R_QD3_RPB6_Val               _UINT32_(0x11)                                       /* (PPS_QD3R) RPB6  */
#define   PPS_QD3R_QD3_RPB10_Val              _UINT32_(0x12)                                       /* (PPS_QD3R) RPB10  */
#define   PPS_QD3R_QD3_RPA0_Val               _UINT32_(0x13)                                       /* (PPS_QD3R) RPA0  */
#define   PPS_QD3R_QD3_RPB1_Val               _UINT32_(0x14)                                       /* (PPS_QD3R) RPB1  */
#define   PPS_QD3R_QD3_RPB5_Val               _UINT32_(0x15)                                       /* (PPS_QD3R) RPB5  */
#define   PPS_QD3R_QD3_RPB9_Val               _UINT32_(0x16)                                       /* (PPS_QD3R) RPB9  */
#define   PPS_QD3R_QD3_RPA1_Val               _UINT32_(0x17)                                       /* (PPS_QD3R) RPA1  */
#define   PPS_QD3R_QD3_RPA12_Val              _UINT32_(0x18)                                       /* (PPS_QD3R) RPA12  */
#define PPS_QD3R_QD3_OFF                      (PPS_QD3R_QD3_OFF_Val << PPS_QD3R_QD3_Pos)           /* (PPS_QD3R) OFF Position */
#define PPS_QD3R_QD3_RPA2                     (PPS_QD3R_QD3_RPA2_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPA2 Position */
#define PPS_QD3R_QD3_RPA8                     (PPS_QD3R_QD3_RPA8_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPA8 Position */
#define PPS_QD3R_QD3_RPA13                    (PPS_QD3R_QD3_RPA13_Val << PPS_QD3R_QD3_Pos)         /* (PPS_QD3R) RPA13 Position */
#define PPS_QD3R_QD3_RPB2                     (PPS_QD3R_QD3_RPB2_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPB2 Position */
#define PPS_QD3R_QD3_RPB8                     (PPS_QD3R_QD3_RPB8_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPB8 Position */
#define PPS_QD3R_QD3_RPB13                    (PPS_QD3R_QD3_RPB13_Val << PPS_QD3R_QD3_Pos)         /* (PPS_QD3R) RPB13 Position */
#define PPS_QD3R_QD3_RPC8                     (PPS_QD3R_QD3_RPC8_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPC8 Position */
#define PPS_QD3R_QD3_RPD2                     (PPS_QD3R_QD3_RPD2_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPD2 Position */
#define PPS_QD3R_QD3_RPE2                     (PPS_QD3R_QD3_RPE2_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPE2 Position */
#define PPS_QD3R_QD3_RPA4                     (PPS_QD3R_QD3_RPA4_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPA4 Position */
#define PPS_QD3R_QD3_RPB3                     (PPS_QD3R_QD3_RPB3_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPB3 Position */
#define PPS_QD3R_QD3_RPC1                     (PPS_QD3R_QD3_RPC1_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPC1 Position */
#define PPS_QD3R_QD3_RPD6                     (PPS_QD3R_QD3_RPD6_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPD6 Position */
#define PPS_QD3R_QD3_RPE0                     (PPS_QD3R_QD3_RPE0_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPE0 Position */
#define PPS_QD3R_QD3_RPA5                     (PPS_QD3R_QD3_RPA5_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPA5 Position */
#define PPS_QD3R_QD3_RPA9                     (PPS_QD3R_QD3_RPA9_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPA9 Position */
#define PPS_QD3R_QD3_RPB6                     (PPS_QD3R_QD3_RPB6_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPB6 Position */
#define PPS_QD3R_QD3_RPB10                    (PPS_QD3R_QD3_RPB10_Val << PPS_QD3R_QD3_Pos)         /* (PPS_QD3R) RPB10 Position */
#define PPS_QD3R_QD3_RPA0                     (PPS_QD3R_QD3_RPA0_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPA0 Position */
#define PPS_QD3R_QD3_RPB1                     (PPS_QD3R_QD3_RPB1_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPB1 Position */
#define PPS_QD3R_QD3_RPB5                     (PPS_QD3R_QD3_RPB5_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPB5 Position */
#define PPS_QD3R_QD3_RPB9                     (PPS_QD3R_QD3_RPB9_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPB9 Position */
#define PPS_QD3R_QD3_RPA1                     (PPS_QD3R_QD3_RPA1_Val << PPS_QD3R_QD3_Pos)          /* (PPS_QD3R) RPA1 Position */
#define PPS_QD3R_QD3_RPA12                    (PPS_QD3R_QD3_RPA12_Val << PPS_QD3R_QD3_Pos)         /* (PPS_QD3R) RPA12 Position */
#define PPS_QD3R_Msk                          _UINT32_(0x0000001F)                                 /* (PPS_QD3R) Register Mask  */


/* -------- PPS_REFIR : (PPS Offset: 0xB0) (R/W 32)  -------- */
#define PPS_REFIR_RESETVALUE                  _UINT32_(0x00)                                       /*  (PPS_REFIR)   Reset Value */

#define PPS_REFIR_REFI_Pos                    _UINT32_(0)                                          /* (PPS_REFIR) REFI Position */
#define PPS_REFIR_REFI_Msk                    (_UINT32_(0x1F) << PPS_REFIR_REFI_Pos)               /* (PPS_REFIR) REFI Mask */
#define PPS_REFIR_REFI(value)                 (PPS_REFIR_REFI_Msk & (_UINT32_(value) << PPS_REFIR_REFI_Pos)) /* Assignment of value for REFI in the PPS_REFIR register */
#define   PPS_REFIR_REFI_OFF_Val              _UINT32_(0x0)                                        /* (PPS_REFIR) OFF  */
#define   PPS_REFIR_REFI_RPA5_Val             _UINT32_(0x1)                                        /* (PPS_REFIR) RPA5  */
#define   PPS_REFIR_REFI_RPB5_Val             _UINT32_(0x2)                                        /* (PPS_REFIR) RPB5  */
#define   PPS_REFIR_REFI_RPB9_Val             _UINT32_(0x3)                                        /* (PPS_REFIR) RPB9  */
#define   PPS_REFIR_REFI_RPD5_Val             _UINT32_(0x4)                                        /* (PPS_REFIR) RPD5  */
#define   PPS_REFIR_REFI_RPE5_Val             _UINT32_(0x5)                                        /* (PPS_REFIR) RPE5  */
#define   PPS_REFIR_REFI_RPA3_Val             _UINT32_(0x6)                                        /* (PPS_REFIR) RPA3  */
#define   PPS_REFIR_REFI_RPA6_Val             _UINT32_(0x7)                                        /* (PPS_REFIR) RPA6  */
#define   PPS_REFIR_REFI_RPA7_Val             _UINT32_(0x8)                                        /* (PPS_REFIR) RPA7  */
#define   PPS_REFIR_REFI_RPB6_Val             _UINT32_(0x9)                                        /* (PPS_REFIR) RPB6  */
#define   PPS_REFIR_REFI_RPB8_Val             _UINT32_(0xA)                                        /* (PPS_REFIR) RPB8  */
#define PPS_REFIR_REFI_OFF                    (PPS_REFIR_REFI_OFF_Val << PPS_REFIR_REFI_Pos)       /* (PPS_REFIR) OFF Position */
#define PPS_REFIR_REFI_RPA5                   (PPS_REFIR_REFI_RPA5_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPA5 Position */
#define PPS_REFIR_REFI_RPB5                   (PPS_REFIR_REFI_RPB5_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPB5 Position */
#define PPS_REFIR_REFI_RPB9                   (PPS_REFIR_REFI_RPB9_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPB9 Position */
#define PPS_REFIR_REFI_RPD5                   (PPS_REFIR_REFI_RPD5_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPD5 Position */
#define PPS_REFIR_REFI_RPE5                   (PPS_REFIR_REFI_RPE5_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPE5 Position */
#define PPS_REFIR_REFI_RPA3                   (PPS_REFIR_REFI_RPA3_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPA3 Position */
#define PPS_REFIR_REFI_RPA6                   (PPS_REFIR_REFI_RPA6_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPA6 Position */
#define PPS_REFIR_REFI_RPA7                   (PPS_REFIR_REFI_RPA7_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPA7 Position */
#define PPS_REFIR_REFI_RPB6                   (PPS_REFIR_REFI_RPB6_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPB6 Position */
#define PPS_REFIR_REFI_RPB8                   (PPS_REFIR_REFI_RPB8_Val << PPS_REFIR_REFI_Pos)      /* (PPS_REFIR) RPB8 Position */
#define PPS_REFIR_Msk                         _UINT32_(0x0000001F)                                 /* (PPS_REFIR) Register Mask  */


/* -------- PPS_CCLIN0R : (PPS Offset: 0xB4) (R/W 32)  -------- */
#define PPS_CCLIN0R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_CCLIN0R)   Reset Value */

#define PPS_CCLIN0R_CCLIN0_Pos                _UINT32_(0)                                          /* (PPS_CCLIN0R) CCL/IN0 Position */
#define PPS_CCLIN0R_CCLIN0_Msk                (_UINT32_(0x1F) << PPS_CCLIN0R_CCLIN0_Pos)           /* (PPS_CCLIN0R) CCL/IN0 Mask */
#define PPS_CCLIN0R_CCLIN0(value)             (PPS_CCLIN0R_CCLIN0_Msk & (_UINT32_(value) << PPS_CCLIN0R_CCLIN0_Pos)) /* Assignment of value for CCLIN0 in the PPS_CCLIN0R register */
#define   PPS_CCLIN0R_CCLIN0_OFF_Val          _UINT32_(0x0)                                        /* (PPS_CCLIN0R) OFF  */
#define   PPS_CCLIN0R_CCLIN0_RPA0_Val         _UINT32_(0x1)                                        /* (PPS_CCLIN0R) RPA0  */
#define   PPS_CCLIN0R_CCLIN0_RPA6_Val         _UINT32_(0x2)                                        /* (PPS_CCLIN0R) RPA6  */
#define   PPS_CCLIN0R_CCLIN0_RPA11_Val        _UINT32_(0x3)                                        /* (PPS_CCLIN0R) RPA11  */
#define   PPS_CCLIN0R_CCLIN0_RPB0_Val         _UINT32_(0x4)                                        /* (PPS_CCLIN0R) RPB0  */
#define   PPS_CCLIN0R_CCLIN0_RPB6_Val         _UINT32_(0x5)                                        /* (PPS_CCLIN0R) RPB6  */
#define   PPS_CCLIN0R_CCLIN0_RPB11_Val        _UINT32_(0x6)                                        /* (PPS_CCLIN0R) RPB11  */
#define   PPS_CCLIN0R_CCLIN0_RPC0_Val         _UINT32_(0x7)                                        /* (PPS_CCLIN0R) RPC0  */
#define   PPS_CCLIN0R_CCLIN0_RPD6_Val         _UINT32_(0x8)                                        /* (PPS_CCLIN0R) RPD6  */
#define   PPS_CCLIN0R_CCLIN0_RPE0_Val         _UINT32_(0x9)                                        /* (PPS_CCLIN0R) RPE0  */
#define   PPS_CCLIN0R_CCLIN0_RPE6_Val         _UINT32_(0xA)                                        /* (PPS_CCLIN0R) RPE6  */
#define   PPS_CCLIN0R_CCLIN0_RPB1_Val         _UINT32_(0xB)                                        /* (PPS_CCLIN0R) RPB1  */
#define   PPS_CCLIN0R_CCLIN0_RPC9_Val         _UINT32_(0xC)                                        /* (PPS_CCLIN0R) RPC9  */
#define   PPS_CCLIN0R_CCLIN0_RPD3_Val         _UINT32_(0xD)                                        /* (PPS_CCLIN0R) RPD3  */
#define   PPS_CCLIN0R_CCLIN0_RPE4_Val         _UINT32_(0xE)                                        /* (PPS_CCLIN0R) RPE4  */
#define   PPS_CCLIN0R_CCLIN0_RPA3_Val         _UINT32_(0xF)                                        /* (PPS_CCLIN0R) RPA3  */
#define   PPS_CCLIN0R_CCLIN0_RPA7_Val         _UINT32_(0x10)                                       /* (PPS_CCLIN0R) RPA7  */
#define   PPS_CCLIN0R_CCLIN0_RPB4_Val         _UINT32_(0x11)                                       /* (PPS_CCLIN0R) RPB4  */
#define   PPS_CCLIN0R_CCLIN0_RPB8_Val         _UINT32_(0x12)                                       /* (PPS_CCLIN0R) RPB8  */
#define   PPS_CCLIN0R_CCLIN0_RPB12_Val        _UINT32_(0x13)                                       /* (PPS_CCLIN0R) RPB12  */
#define   PPS_CCLIN0R_CCLIN0_RPA2_Val         _UINT32_(0x14)                                       /* (PPS_CCLIN0R) RPA2  */
#define   PPS_CCLIN0R_CCLIN0_RPA10_Val        _UINT32_(0x15)                                       /* (PPS_CCLIN0R) RPA10  */
#define   PPS_CCLIN0R_CCLIN0_RPA14_Val        _UINT32_(0x16)                                       /* (PPS_CCLIN0R) RPA14  */
#define   PPS_CCLIN0R_CCLIN0_RPB3_Val         _UINT32_(0x17)                                       /* (PPS_CCLIN0R) RPB3  */
#define   PPS_CCLIN0R_CCLIN0_RPB7_Val         _UINT32_(0x18)                                       /* (PPS_CCLIN0R) RPB7  */
#define   PPS_CCLIN0R_CCLIN0_RPA9_Val         _UINT32_(0x19)                                       /* (PPS_CCLIN0R) RPA9  */
#define PPS_CCLIN0R_CCLIN0_OFF                (PPS_CCLIN0R_CCLIN0_OFF_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) OFF Position */
#define PPS_CCLIN0R_CCLIN0_RPA0               (PPS_CCLIN0R_CCLIN0_RPA0_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA0 Position */
#define PPS_CCLIN0R_CCLIN0_RPA6               (PPS_CCLIN0R_CCLIN0_RPA6_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA6 Position */
#define PPS_CCLIN0R_CCLIN0_RPA11              (PPS_CCLIN0R_CCLIN0_RPA11_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA11 Position */
#define PPS_CCLIN0R_CCLIN0_RPB0               (PPS_CCLIN0R_CCLIN0_RPB0_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB0 Position */
#define PPS_CCLIN0R_CCLIN0_RPB6               (PPS_CCLIN0R_CCLIN0_RPB6_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB6 Position */
#define PPS_CCLIN0R_CCLIN0_RPB11              (PPS_CCLIN0R_CCLIN0_RPB11_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB11 Position */
#define PPS_CCLIN0R_CCLIN0_RPC0               (PPS_CCLIN0R_CCLIN0_RPC0_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPC0 Position */
#define PPS_CCLIN0R_CCLIN0_RPD6               (PPS_CCLIN0R_CCLIN0_RPD6_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPD6 Position */
#define PPS_CCLIN0R_CCLIN0_RPE0               (PPS_CCLIN0R_CCLIN0_RPE0_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPE0 Position */
#define PPS_CCLIN0R_CCLIN0_RPE6               (PPS_CCLIN0R_CCLIN0_RPE6_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPE6 Position */
#define PPS_CCLIN0R_CCLIN0_RPB1               (PPS_CCLIN0R_CCLIN0_RPB1_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB1 Position */
#define PPS_CCLIN0R_CCLIN0_RPC9               (PPS_CCLIN0R_CCLIN0_RPC9_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPC9 Position */
#define PPS_CCLIN0R_CCLIN0_RPD3               (PPS_CCLIN0R_CCLIN0_RPD3_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPD3 Position */
#define PPS_CCLIN0R_CCLIN0_RPE4               (PPS_CCLIN0R_CCLIN0_RPE4_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPE4 Position */
#define PPS_CCLIN0R_CCLIN0_RPA3               (PPS_CCLIN0R_CCLIN0_RPA3_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA3 Position */
#define PPS_CCLIN0R_CCLIN0_RPA7               (PPS_CCLIN0R_CCLIN0_RPA7_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA7 Position */
#define PPS_CCLIN0R_CCLIN0_RPB4               (PPS_CCLIN0R_CCLIN0_RPB4_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB4 Position */
#define PPS_CCLIN0R_CCLIN0_RPB8               (PPS_CCLIN0R_CCLIN0_RPB8_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB8 Position */
#define PPS_CCLIN0R_CCLIN0_RPB12              (PPS_CCLIN0R_CCLIN0_RPB12_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB12 Position */
#define PPS_CCLIN0R_CCLIN0_RPA2               (PPS_CCLIN0R_CCLIN0_RPA2_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA2 Position */
#define PPS_CCLIN0R_CCLIN0_RPA10              (PPS_CCLIN0R_CCLIN0_RPA10_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA10 Position */
#define PPS_CCLIN0R_CCLIN0_RPA14              (PPS_CCLIN0R_CCLIN0_RPA14_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA14 Position */
#define PPS_CCLIN0R_CCLIN0_RPB3               (PPS_CCLIN0R_CCLIN0_RPB3_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB3 Position */
#define PPS_CCLIN0R_CCLIN0_RPB7               (PPS_CCLIN0R_CCLIN0_RPB7_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPB7 Position */
#define PPS_CCLIN0R_CCLIN0_RPA9               (PPS_CCLIN0R_CCLIN0_RPA9_Val << PPS_CCLIN0R_CCLIN0_Pos) /* (PPS_CCLIN0R) RPA9 Position */
#define PPS_CCLIN0R_Msk                       _UINT32_(0x0000001F)                                 /* (PPS_CCLIN0R) Register Mask  */


/* -------- PPS_CCLIN1R : (PPS Offset: 0xB8) (R/W 32)  -------- */
#define PPS_CCLIN1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_CCLIN1R)   Reset Value */

#define PPS_CCLIN1R_CCLIN1_Pos                _UINT32_(0)                                          /* (PPS_CCLIN1R) CCL/IN1 Position */
#define PPS_CCLIN1R_CCLIN1_Msk                (_UINT32_(0x1F) << PPS_CCLIN1R_CCLIN1_Pos)           /* (PPS_CCLIN1R) CCL/IN1 Mask */
#define PPS_CCLIN1R_CCLIN1(value)             (PPS_CCLIN1R_CCLIN1_Msk & (_UINT32_(value) << PPS_CCLIN1R_CCLIN1_Pos)) /* Assignment of value for CCLIN1 in the PPS_CCLIN1R register */
#define   PPS_CCLIN1R_CCLIN1_OFF_Val          _UINT32_(0x0)                                        /* (PPS_CCLIN1R) OFF  */
#define   PPS_CCLIN1R_CCLIN1_RPA1_Val         _UINT32_(0x1)                                        /* (PPS_CCLIN1R) RPA1  */
#define   PPS_CCLIN1R_CCLIN1_RPA7_Val         _UINT32_(0x2)                                        /* (PPS_CCLIN1R) RPA7  */
#define   PPS_CCLIN1R_CCLIN1_RPA12_Val        _UINT32_(0x3)                                        /* (PPS_CCLIN1R) RPA12  */
#define   PPS_CCLIN1R_CCLIN1_RPB1_Val         _UINT32_(0x4)                                        /* (PPS_CCLIN1R) RPB1  */
#define   PPS_CCLIN1R_CCLIN1_RPB7_Val         _UINT32_(0x5)                                        /* (PPS_CCLIN1R) RPB7  */
#define   PPS_CCLIN1R_CCLIN1_RPC1_Val         _UINT32_(0x6)                                        /* (PPS_CCLIN1R) RPC1  */
#define   PPS_CCLIN1R_CCLIN1_RPC7_Val         _UINT32_(0x7)                                        /* (PPS_CCLIN1R) RPC7  */
#define   PPS_CCLIN1R_CCLIN1_RPD7_Val         _UINT32_(0x8)                                        /* (PPS_CCLIN1R) RPD7  */
#define   PPS_CCLIN1R_CCLIN1_RPE1_Val         _UINT32_(0x9)                                        /* (PPS_CCLIN1R) RPE1  */
#define   PPS_CCLIN1R_CCLIN1_RPA3_Val         _UINT32_(0xA)                                        /* (PPS_CCLIN1R) RPA3  */
#define   PPS_CCLIN1R_CCLIN1_RPB2_Val         _UINT32_(0xB)                                        /* (PPS_CCLIN1R) RPB2  */
#define   PPS_CCLIN1R_CCLIN1_RPC0_Val         _UINT32_(0xC)                                        /* (PPS_CCLIN1R) RPC0  */
#define   PPS_CCLIN1R_CCLIN1_RPD4_Val         _UINT32_(0xD)                                        /* (PPS_CCLIN1R) RPD4  */
#define   PPS_CCLIN1R_CCLIN1_RPE6_Val         _UINT32_(0xE)                                        /* (PPS_CCLIN1R) RPE6  */
#define   PPS_CCLIN1R_CCLIN1_RPA4_Val         _UINT32_(0xF)                                        /* (PPS_CCLIN1R) RPA4  */
#define   PPS_CCLIN1R_CCLIN1_RPA8_Val         _UINT32_(0x10)                                       /* (PPS_CCLIN1R) RPA8  */
#define   PPS_CCLIN1R_CCLIN1_RPB12_Val        _UINT32_(0x11)                                       /* (PPS_CCLIN1R) RPB12  */
#define   PPS_CCLIN1R_CCLIN1_RPB5_Val         _UINT32_(0x12)                                       /* (PPS_CCLIN1R) RPB5  */
#define   PPS_CCLIN1R_CCLIN1_RPB9_Val         _UINT32_(0x13)                                       /* (PPS_CCLIN1R) RPB9  */
#define   PPS_CCLIN1R_CCLIN1_RPB13_Val        _UINT32_(0x14)                                       /* (PPS_CCLIN1R) RPB13  */
#define   PPS_CCLIN1R_CCLIN1_RPB0_Val         _UINT32_(0x15)                                       /* (PPS_CCLIN1R) RPB0  */
#define   PPS_CCLIN1R_CCLIN1_RPB4_Val         _UINT32_(0x16)                                       /* (PPS_CCLIN1R) RPB4  */
#define   PPS_CCLIN1R_CCLIN1_RPB8_Val         _UINT32_(0x17)                                       /* (PPS_CCLIN1R) RPB8  */
#define   PPS_CCLIN1R_CCLIN1_RPA0_Val         _UINT32_(0x18)                                       /* (PPS_CCLIN1R) RPA0  */
#define   PPS_CCLIN1R_CCLIN1_RPA11_Val        _UINT32_(0x19)                                       /* (PPS_CCLIN1R) RPA11  */
#define PPS_CCLIN1R_CCLIN1_OFF                (PPS_CCLIN1R_CCLIN1_OFF_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) OFF Position */
#define PPS_CCLIN1R_CCLIN1_RPA1               (PPS_CCLIN1R_CCLIN1_RPA1_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPA1 Position */
#define PPS_CCLIN1R_CCLIN1_RPA7               (PPS_CCLIN1R_CCLIN1_RPA7_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPA7 Position */
#define PPS_CCLIN1R_CCLIN1_RPA12              (PPS_CCLIN1R_CCLIN1_RPA12_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPA12 Position */
#define PPS_CCLIN1R_CCLIN1_RPB1               (PPS_CCLIN1R_CCLIN1_RPB1_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB1 Position */
#define PPS_CCLIN1R_CCLIN1_RPB7               (PPS_CCLIN1R_CCLIN1_RPB7_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB7 Position */
#define PPS_CCLIN1R_CCLIN1_RPC1               (PPS_CCLIN1R_CCLIN1_RPC1_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPC1 Position */
#define PPS_CCLIN1R_CCLIN1_RPC7               (PPS_CCLIN1R_CCLIN1_RPC7_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPC7 Position */
#define PPS_CCLIN1R_CCLIN1_RPD7               (PPS_CCLIN1R_CCLIN1_RPD7_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPD7 Position */
#define PPS_CCLIN1R_CCLIN1_RPE1               (PPS_CCLIN1R_CCLIN1_RPE1_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPE1 Position */
#define PPS_CCLIN1R_CCLIN1_RPA3               (PPS_CCLIN1R_CCLIN1_RPA3_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPA3 Position */
#define PPS_CCLIN1R_CCLIN1_RPB2               (PPS_CCLIN1R_CCLIN1_RPB2_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB2 Position */
#define PPS_CCLIN1R_CCLIN1_RPC0               (PPS_CCLIN1R_CCLIN1_RPC0_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPC0 Position */
#define PPS_CCLIN1R_CCLIN1_RPD4               (PPS_CCLIN1R_CCLIN1_RPD4_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPD4 Position */
#define PPS_CCLIN1R_CCLIN1_RPE6               (PPS_CCLIN1R_CCLIN1_RPE6_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPE6 Position */
#define PPS_CCLIN1R_CCLIN1_RPA4               (PPS_CCLIN1R_CCLIN1_RPA4_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPA4 Position */
#define PPS_CCLIN1R_CCLIN1_RPA8               (PPS_CCLIN1R_CCLIN1_RPA8_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPA8 Position */
#define PPS_CCLIN1R_CCLIN1_RPB12              (PPS_CCLIN1R_CCLIN1_RPB12_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB12 Position */
#define PPS_CCLIN1R_CCLIN1_RPB5               (PPS_CCLIN1R_CCLIN1_RPB5_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB5 Position */
#define PPS_CCLIN1R_CCLIN1_RPB9               (PPS_CCLIN1R_CCLIN1_RPB9_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB9 Position */
#define PPS_CCLIN1R_CCLIN1_RPB13              (PPS_CCLIN1R_CCLIN1_RPB13_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB13 Position */
#define PPS_CCLIN1R_CCLIN1_RPB0               (PPS_CCLIN1R_CCLIN1_RPB0_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB0 Position */
#define PPS_CCLIN1R_CCLIN1_RPB4               (PPS_CCLIN1R_CCLIN1_RPB4_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB4 Position */
#define PPS_CCLIN1R_CCLIN1_RPB8               (PPS_CCLIN1R_CCLIN1_RPB8_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPB8 Position */
#define PPS_CCLIN1R_CCLIN1_RPA0               (PPS_CCLIN1R_CCLIN1_RPA0_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPA0 Position */
#define PPS_CCLIN1R_CCLIN1_RPA11              (PPS_CCLIN1R_CCLIN1_RPA11_Val << PPS_CCLIN1R_CCLIN1_Pos) /* (PPS_CCLIN1R) RPA11 Position */
#define PPS_CCLIN1R_Msk                       _UINT32_(0x0000001F)                                 /* (PPS_CCLIN1R) Register Mask  */


/* -------- PPS_CCLIN2R : (PPS Offset: 0xBC) (R/W 32)  -------- */
#define PPS_CCLIN2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_CCLIN2R)   Reset Value */

#define PPS_CCLIN2R_CCLIN2_Pos                _UINT32_(0)                                          /* (PPS_CCLIN2R) CCL/IN2 Position */
#define PPS_CCLIN2R_CCLIN2_Msk                (_UINT32_(0x1F) << PPS_CCLIN2R_CCLIN2_Pos)           /* (PPS_CCLIN2R) CCL/IN2 Mask */
#define PPS_CCLIN2R_CCLIN2(value)             (PPS_CCLIN2R_CCLIN2_Msk & (_UINT32_(value) << PPS_CCLIN2R_CCLIN2_Pos)) /* Assignment of value for CCLIN2 in the PPS_CCLIN2R register */
#define   PPS_CCLIN2R_CCLIN2_OFF_Val          _UINT32_(0x0)                                        /* (PPS_CCLIN2R) OFF  */
#define   PPS_CCLIN2R_CCLIN2_RPA2_Val         _UINT32_(0x1)                                        /* (PPS_CCLIN2R) RPA2  */
#define   PPS_CCLIN2R_CCLIN2_RPA8_Val         _UINT32_(0x2)                                        /* (PPS_CCLIN2R) RPA8  */
#define   PPS_CCLIN2R_CCLIN2_RPA13_Val        _UINT32_(0x3)                                        /* (PPS_CCLIN2R) RPA13  */
#define   PPS_CCLIN2R_CCLIN2_RPB2_Val         _UINT32_(0x4)                                        /* (PPS_CCLIN2R) RPB2  */
#define   PPS_CCLIN2R_CCLIN2_RPB8_Val         _UINT32_(0x5)                                        /* (PPS_CCLIN2R) RPB8  */
#define   PPS_CCLIN2R_CCLIN2_RPB13_Val        _UINT32_(0x6)                                        /* (PPS_CCLIN2R) RPB13  */
#define   PPS_CCLIN2R_CCLIN2_RPC8_Val         _UINT32_(0x7)                                        /* (PPS_CCLIN2R) RPC8  */
#define   PPS_CCLIN2R_CCLIN2_RPD2_Val         _UINT32_(0x8)                                        /* (PPS_CCLIN2R) RPD2  */
#define   PPS_CCLIN2R_CCLIN2_RPE2_Val         _UINT32_(0x9)                                        /* (PPS_CCLIN2R) RPE2  */
#define   PPS_CCLIN2R_CCLIN2_RPA4_Val         _UINT32_(0xA)                                        /* (PPS_CCLIN2R) RPA4  */
#define   PPS_CCLIN2R_CCLIN2_RPB3_Val         _UINT32_(0xB)                                        /* (PPS_CCLIN2R) RPB3  */
#define   PPS_CCLIN2R_CCLIN2_RPC1_Val         _UINT32_(0xC)                                        /* (PPS_CCLIN2R) RPC1  */
#define   PPS_CCLIN2R_CCLIN2_RPD6_Val         _UINT32_(0xD)                                        /* (PPS_CCLIN2R) RPD6  */
#define   PPS_CCLIN2R_CCLIN2_RPE0_Val         _UINT32_(0xE)                                        /* (PPS_CCLIN2R) RPE0  */
#define   PPS_CCLIN2R_CCLIN2_RPA5_Val         _UINT32_(0xF)                                        /* (PPS_CCLIN2R) RPA5  */
#define   PPS_CCLIN2R_CCLIN2_RPA9_Val         _UINT32_(0x10)                                       /* (PPS_CCLIN2R) RPA9  */
#define   PPS_CCLIN2R_CCLIN2_RPB6_Val         _UINT32_(0x11)                                       /* (PPS_CCLIN2R) RPB6  */
#define   PPS_CCLIN2R_CCLIN2_RPB10_Val        _UINT32_(0x12)                                       /* (PPS_CCLIN2R) RPB10  */
#define   PPS_CCLIN2R_CCLIN2_RPA0_Val         _UINT32_(0x13)                                       /* (PPS_CCLIN2R) RPA0  */
#define   PPS_CCLIN2R_CCLIN2_RPB1_Val         _UINT32_(0x14)                                       /* (PPS_CCLIN2R) RPB1  */
#define   PPS_CCLIN2R_CCLIN2_RPB5_Val         _UINT32_(0x15)                                       /* (PPS_CCLIN2R) RPB5  */
#define   PPS_CCLIN2R_CCLIN2_RPB9_Val         _UINT32_(0x16)                                       /* (PPS_CCLIN2R) RPB9  */
#define   PPS_CCLIN2R_CCLIN2_RPA1_Val         _UINT32_(0x17)                                       /* (PPS_CCLIN2R) RPA1  */
#define   PPS_CCLIN2R_CCLIN2_RPA12_Val        _UINT32_(0x18)                                       /* (PPS_CCLIN2R) RPA12  */
#define PPS_CCLIN2R_CCLIN2_OFF                (PPS_CCLIN2R_CCLIN2_OFF_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) OFF Position */
#define PPS_CCLIN2R_CCLIN2_RPA2               (PPS_CCLIN2R_CCLIN2_RPA2_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA2 Position */
#define PPS_CCLIN2R_CCLIN2_RPA8               (PPS_CCLIN2R_CCLIN2_RPA8_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA8 Position */
#define PPS_CCLIN2R_CCLIN2_RPA13              (PPS_CCLIN2R_CCLIN2_RPA13_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA13 Position */
#define PPS_CCLIN2R_CCLIN2_RPB2               (PPS_CCLIN2R_CCLIN2_RPB2_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB2 Position */
#define PPS_CCLIN2R_CCLIN2_RPB8               (PPS_CCLIN2R_CCLIN2_RPB8_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB8 Position */
#define PPS_CCLIN2R_CCLIN2_RPB13              (PPS_CCLIN2R_CCLIN2_RPB13_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB13 Position */
#define PPS_CCLIN2R_CCLIN2_RPC8               (PPS_CCLIN2R_CCLIN2_RPC8_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPC8 Position */
#define PPS_CCLIN2R_CCLIN2_RPD2               (PPS_CCLIN2R_CCLIN2_RPD2_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPD2 Position */
#define PPS_CCLIN2R_CCLIN2_RPE2               (PPS_CCLIN2R_CCLIN2_RPE2_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPE2 Position */
#define PPS_CCLIN2R_CCLIN2_RPA4               (PPS_CCLIN2R_CCLIN2_RPA4_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA4 Position */
#define PPS_CCLIN2R_CCLIN2_RPB3               (PPS_CCLIN2R_CCLIN2_RPB3_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB3 Position */
#define PPS_CCLIN2R_CCLIN2_RPC1               (PPS_CCLIN2R_CCLIN2_RPC1_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPC1 Position */
#define PPS_CCLIN2R_CCLIN2_RPD6               (PPS_CCLIN2R_CCLIN2_RPD6_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPD6 Position */
#define PPS_CCLIN2R_CCLIN2_RPE0               (PPS_CCLIN2R_CCLIN2_RPE0_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPE0 Position */
#define PPS_CCLIN2R_CCLIN2_RPA5               (PPS_CCLIN2R_CCLIN2_RPA5_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA5 Position */
#define PPS_CCLIN2R_CCLIN2_RPA9               (PPS_CCLIN2R_CCLIN2_RPA9_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA9 Position */
#define PPS_CCLIN2R_CCLIN2_RPB6               (PPS_CCLIN2R_CCLIN2_RPB6_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB6 Position */
#define PPS_CCLIN2R_CCLIN2_RPB10              (PPS_CCLIN2R_CCLIN2_RPB10_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB10 Position */
#define PPS_CCLIN2R_CCLIN2_RPA0               (PPS_CCLIN2R_CCLIN2_RPA0_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA0 Position */
#define PPS_CCLIN2R_CCLIN2_RPB1               (PPS_CCLIN2R_CCLIN2_RPB1_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB1 Position */
#define PPS_CCLIN2R_CCLIN2_RPB5               (PPS_CCLIN2R_CCLIN2_RPB5_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB5 Position */
#define PPS_CCLIN2R_CCLIN2_RPB9               (PPS_CCLIN2R_CCLIN2_RPB9_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPB9 Position */
#define PPS_CCLIN2R_CCLIN2_RPA1               (PPS_CCLIN2R_CCLIN2_RPA1_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA1 Position */
#define PPS_CCLIN2R_CCLIN2_RPA12              (PPS_CCLIN2R_CCLIN2_RPA12_Val << PPS_CCLIN2R_CCLIN2_Pos) /* (PPS_CCLIN2R) RPA12 Position */
#define PPS_CCLIN2R_Msk                       _UINT32_(0x0000001F)                                 /* (PPS_CCLIN2R) Register Mask  */


/* -------- PPS_CCLIN3R : (PPS Offset: 0xC0) (R/W 32)  -------- */
#define PPS_CCLIN3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_CCLIN3R)   Reset Value */

#define PPS_CCLIN3R_CCLIN3_Pos                _UINT32_(0)                                          /* (PPS_CCLIN3R) CCL/IN3 Position */
#define PPS_CCLIN3R_CCLIN3_Msk                (_UINT32_(0x1F) << PPS_CCLIN3R_CCLIN3_Pos)           /* (PPS_CCLIN3R) CCL/IN3 Mask */
#define PPS_CCLIN3R_CCLIN3(value)             (PPS_CCLIN3R_CCLIN3_Msk & (_UINT32_(value) << PPS_CCLIN3R_CCLIN3_Pos)) /* Assignment of value for CCLIN3 in the PPS_CCLIN3R register */
#define   PPS_CCLIN3R_CCLIN3_OFF_Val          _UINT32_(0x0)                                        /* (PPS_CCLIN3R) OFF  */
#define   PPS_CCLIN3R_CCLIN3_RPA0_Val         _UINT32_(0x1)                                        /* (PPS_CCLIN3R) RPA0  */
#define   PPS_CCLIN3R_CCLIN3_RPA6_Val         _UINT32_(0x2)                                        /* (PPS_CCLIN3R) RPA6  */
#define   PPS_CCLIN3R_CCLIN3_RPA11_Val        _UINT32_(0x3)                                        /* (PPS_CCLIN3R) RPA11  */
#define   PPS_CCLIN3R_CCLIN3_RPB0_Val         _UINT32_(0x4)                                        /* (PPS_CCLIN3R) RPB0  */
#define   PPS_CCLIN3R_CCLIN3_RPB6_Val         _UINT32_(0x5)                                        /* (PPS_CCLIN3R) RPB6  */
#define   PPS_CCLIN3R_CCLIN3_RPB11_Val        _UINT32_(0x6)                                        /* (PPS_CCLIN3R) RPB11  */
#define   PPS_CCLIN3R_CCLIN3_RPC0_Val         _UINT32_(0x7)                                        /* (PPS_CCLIN3R) RPC0  */
#define   PPS_CCLIN3R_CCLIN3_RPD6_Val         _UINT32_(0x8)                                        /* (PPS_CCLIN3R) RPD6  */
#define   PPS_CCLIN3R_CCLIN3_RPE0_Val         _UINT32_(0x9)                                        /* (PPS_CCLIN3R) RPE0  */
#define   PPS_CCLIN3R_CCLIN3_RPE6_Val         _UINT32_(0xA)                                        /* (PPS_CCLIN3R) RPE6  */
#define   PPS_CCLIN3R_CCLIN3_RPB1_Val         _UINT32_(0xB)                                        /* (PPS_CCLIN3R) RPB1  */
#define   PPS_CCLIN3R_CCLIN3_RPC9_Val         _UINT32_(0xC)                                        /* (PPS_CCLIN3R) RPC9  */
#define   PPS_CCLIN3R_CCLIN3_RPD3_Val         _UINT32_(0xD)                                        /* (PPS_CCLIN3R) RPD3  */
#define   PPS_CCLIN3R_CCLIN3_RPE4_Val         _UINT32_(0xE)                                        /* (PPS_CCLIN3R) RPE4  */
#define   PPS_CCLIN3R_CCLIN3_RPA3_Val         _UINT32_(0xF)                                        /* (PPS_CCLIN3R) RPA3  */
#define   PPS_CCLIN3R_CCLIN3_RPA7_Val         _UINT32_(0x10)                                       /* (PPS_CCLIN3R) RPA7  */
#define   PPS_CCLIN3R_CCLIN3_RPB4_Val         _UINT32_(0x11)                                       /* (PPS_CCLIN3R) RPB4  */
#define   PPS_CCLIN3R_CCLIN3_RPB8_Val         _UINT32_(0x12)                                       /* (PPS_CCLIN3R) RPB8  */
#define   PPS_CCLIN3R_CCLIN3_RPB12_Val        _UINT32_(0x13)                                       /* (PPS_CCLIN3R) RPB12  */
#define   PPS_CCLIN3R_CCLIN3_RPA2_Val         _UINT32_(0x14)                                       /* (PPS_CCLIN3R) RPA2  */
#define   PPS_CCLIN3R_CCLIN3_RPA10_Val        _UINT32_(0x15)                                       /* (PPS_CCLIN3R) RPA10  */
#define   PPS_CCLIN3R_CCLIN3_RPA14_Val        _UINT32_(0x16)                                       /* (PPS_CCLIN3R) RPA14  */
#define   PPS_CCLIN3R_CCLIN3_RPB3_Val         _UINT32_(0x17)                                       /* (PPS_CCLIN3R) RPB3  */
#define   PPS_CCLIN3R_CCLIN3_RPB7_Val         _UINT32_(0x18)                                       /* (PPS_CCLIN3R) RPB7  */
#define   PPS_CCLIN3R_CCLIN3_RPA9_Val         _UINT32_(0x19)                                       /* (PPS_CCLIN3R) RPA9  */
#define PPS_CCLIN3R_CCLIN3_OFF                (PPS_CCLIN3R_CCLIN3_OFF_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) OFF Position */
#define PPS_CCLIN3R_CCLIN3_RPA0               (PPS_CCLIN3R_CCLIN3_RPA0_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA0 Position */
#define PPS_CCLIN3R_CCLIN3_RPA6               (PPS_CCLIN3R_CCLIN3_RPA6_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA6 Position */
#define PPS_CCLIN3R_CCLIN3_RPA11              (PPS_CCLIN3R_CCLIN3_RPA11_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA11 Position */
#define PPS_CCLIN3R_CCLIN3_RPB0               (PPS_CCLIN3R_CCLIN3_RPB0_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB0 Position */
#define PPS_CCLIN3R_CCLIN3_RPB6               (PPS_CCLIN3R_CCLIN3_RPB6_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB6 Position */
#define PPS_CCLIN3R_CCLIN3_RPB11              (PPS_CCLIN3R_CCLIN3_RPB11_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB11 Position */
#define PPS_CCLIN3R_CCLIN3_RPC0               (PPS_CCLIN3R_CCLIN3_RPC0_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPC0 Position */
#define PPS_CCLIN3R_CCLIN3_RPD6               (PPS_CCLIN3R_CCLIN3_RPD6_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPD6 Position */
#define PPS_CCLIN3R_CCLIN3_RPE0               (PPS_CCLIN3R_CCLIN3_RPE0_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPE0 Position */
#define PPS_CCLIN3R_CCLIN3_RPE6               (PPS_CCLIN3R_CCLIN3_RPE6_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPE6 Position */
#define PPS_CCLIN3R_CCLIN3_RPB1               (PPS_CCLIN3R_CCLIN3_RPB1_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB1 Position */
#define PPS_CCLIN3R_CCLIN3_RPC9               (PPS_CCLIN3R_CCLIN3_RPC9_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPC9 Position */
#define PPS_CCLIN3R_CCLIN3_RPD3               (PPS_CCLIN3R_CCLIN3_RPD3_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPD3 Position */
#define PPS_CCLIN3R_CCLIN3_RPE4               (PPS_CCLIN3R_CCLIN3_RPE4_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPE4 Position */
#define PPS_CCLIN3R_CCLIN3_RPA3               (PPS_CCLIN3R_CCLIN3_RPA3_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA3 Position */
#define PPS_CCLIN3R_CCLIN3_RPA7               (PPS_CCLIN3R_CCLIN3_RPA7_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA7 Position */
#define PPS_CCLIN3R_CCLIN3_RPB4               (PPS_CCLIN3R_CCLIN3_RPB4_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB4 Position */
#define PPS_CCLIN3R_CCLIN3_RPB8               (PPS_CCLIN3R_CCLIN3_RPB8_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB8 Position */
#define PPS_CCLIN3R_CCLIN3_RPB12              (PPS_CCLIN3R_CCLIN3_RPB12_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB12 Position */
#define PPS_CCLIN3R_CCLIN3_RPA2               (PPS_CCLIN3R_CCLIN3_RPA2_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA2 Position */
#define PPS_CCLIN3R_CCLIN3_RPA10              (PPS_CCLIN3R_CCLIN3_RPA10_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA10 Position */
#define PPS_CCLIN3R_CCLIN3_RPA14              (PPS_CCLIN3R_CCLIN3_RPA14_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA14 Position */
#define PPS_CCLIN3R_CCLIN3_RPB3               (PPS_CCLIN3R_CCLIN3_RPB3_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB3 Position */
#define PPS_CCLIN3R_CCLIN3_RPB7               (PPS_CCLIN3R_CCLIN3_RPB7_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPB7 Position */
#define PPS_CCLIN3R_CCLIN3_RPA9               (PPS_CCLIN3R_CCLIN3_RPA9_Val << PPS_CCLIN3R_CCLIN3_Pos) /* (PPS_CCLIN3R) RPA9 Position */
#define PPS_CCLIN3R_Msk                       _UINT32_(0x0000001F)                                 /* (PPS_CCLIN3R) Register Mask  */


/* -------- PPS_CCLIN4R : (PPS Offset: 0xC4) (R/W 32)  -------- */
#define PPS_CCLIN4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_CCLIN4R)   Reset Value */

#define PPS_CCLIN4R_CCLIN4_Pos                _UINT32_(0)                                          /* (PPS_CCLIN4R) CCL/IN4 Position */
#define PPS_CCLIN4R_CCLIN4_Msk                (_UINT32_(0x1F) << PPS_CCLIN4R_CCLIN4_Pos)           /* (PPS_CCLIN4R) CCL/IN4 Mask */
#define PPS_CCLIN4R_CCLIN4(value)             (PPS_CCLIN4R_CCLIN4_Msk & (_UINT32_(value) << PPS_CCLIN4R_CCLIN4_Pos)) /* Assignment of value for CCLIN4 in the PPS_CCLIN4R register */
#define   PPS_CCLIN4R_CCLIN4_OFF_Val          _UINT32_(0x0)                                        /* (PPS_CCLIN4R) OFF  */
#define   PPS_CCLIN4R_CCLIN4_RPA1_Val         _UINT32_(0x1)                                        /* (PPS_CCLIN4R) RPA1  */
#define   PPS_CCLIN4R_CCLIN4_RPA7_Val         _UINT32_(0x2)                                        /* (PPS_CCLIN4R) RPA7  */
#define   PPS_CCLIN4R_CCLIN4_RPA12_Val        _UINT32_(0x3)                                        /* (PPS_CCLIN4R) RPA12  */
#define   PPS_CCLIN4R_CCLIN4_RPB1_Val         _UINT32_(0x4)                                        /* (PPS_CCLIN4R) RPB1  */
#define   PPS_CCLIN4R_CCLIN4_RPB7_Val         _UINT32_(0x5)                                        /* (PPS_CCLIN4R) RPB7  */
#define   PPS_CCLIN4R_CCLIN4_RPC1_Val         _UINT32_(0x6)                                        /* (PPS_CCLIN4R) RPC1  */
#define   PPS_CCLIN4R_CCLIN4_RPC7_Val         _UINT32_(0x7)                                        /* (PPS_CCLIN4R) RPC7  */
#define   PPS_CCLIN4R_CCLIN4_RPD7_Val         _UINT32_(0x8)                                        /* (PPS_CCLIN4R) RPD7  */
#define   PPS_CCLIN4R_CCLIN4_RPE1_Val         _UINT32_(0x9)                                        /* (PPS_CCLIN4R) RPE1  */
#define   PPS_CCLIN4R_CCLIN4_RPA3_Val         _UINT32_(0xA)                                        /* (PPS_CCLIN4R) RPA3  */
#define   PPS_CCLIN4R_CCLIN4_RPB2_Val         _UINT32_(0xB)                                        /* (PPS_CCLIN4R) RPB2  */
#define   PPS_CCLIN4R_CCLIN4_RPC0_Val         _UINT32_(0xC)                                        /* (PPS_CCLIN4R) RPC0  */
#define   PPS_CCLIN4R_CCLIN4_RPD4_Val         _UINT32_(0xD)                                        /* (PPS_CCLIN4R) RPD4  */
#define   PPS_CCLIN4R_CCLIN4_RPE6_Val         _UINT32_(0xE)                                        /* (PPS_CCLIN4R) RPE6  */
#define   PPS_CCLIN4R_CCLIN4_RPA4_Val         _UINT32_(0xF)                                        /* (PPS_CCLIN4R) RPA4  */
#define   PPS_CCLIN4R_CCLIN4_RPA8_Val         _UINT32_(0x10)                                       /* (PPS_CCLIN4R) RPA8  */
#define   PPS_CCLIN4R_CCLIN4_RPB12_Val        _UINT32_(0x11)                                       /* (PPS_CCLIN4R) RPB12  */
#define   PPS_CCLIN4R_CCLIN4_RPB5_Val         _UINT32_(0x12)                                       /* (PPS_CCLIN4R) RPB5  */
#define   PPS_CCLIN4R_CCLIN4_RPB9_Val         _UINT32_(0x13)                                       /* (PPS_CCLIN4R) RPB9  */
#define   PPS_CCLIN4R_CCLIN4_RPB13_Val        _UINT32_(0x14)                                       /* (PPS_CCLIN4R) RPB13  */
#define   PPS_CCLIN4R_CCLIN4_RPB0_Val         _UINT32_(0x15)                                       /* (PPS_CCLIN4R) RPB0  */
#define   PPS_CCLIN4R_CCLIN4_RPB4_Val         _UINT32_(0x16)                                       /* (PPS_CCLIN4R) RPB4  */
#define   PPS_CCLIN4R_CCLIN4_RPB8_Val         _UINT32_(0x17)                                       /* (PPS_CCLIN4R) RPB8  */
#define   PPS_CCLIN4R_CCLIN4_RPA0_Val         _UINT32_(0x18)                                       /* (PPS_CCLIN4R) RPA0  */
#define   PPS_CCLIN4R_CCLIN4_RPA11_Val        _UINT32_(0x19)                                       /* (PPS_CCLIN4R) RPA11  */
#define PPS_CCLIN4R_CCLIN4_OFF                (PPS_CCLIN4R_CCLIN4_OFF_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) OFF Position */
#define PPS_CCLIN4R_CCLIN4_RPA1               (PPS_CCLIN4R_CCLIN4_RPA1_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPA1 Position */
#define PPS_CCLIN4R_CCLIN4_RPA7               (PPS_CCLIN4R_CCLIN4_RPA7_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPA7 Position */
#define PPS_CCLIN4R_CCLIN4_RPA12              (PPS_CCLIN4R_CCLIN4_RPA12_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPA12 Position */
#define PPS_CCLIN4R_CCLIN4_RPB1               (PPS_CCLIN4R_CCLIN4_RPB1_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB1 Position */
#define PPS_CCLIN4R_CCLIN4_RPB7               (PPS_CCLIN4R_CCLIN4_RPB7_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB7 Position */
#define PPS_CCLIN4R_CCLIN4_RPC1               (PPS_CCLIN4R_CCLIN4_RPC1_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPC1 Position */
#define PPS_CCLIN4R_CCLIN4_RPC7               (PPS_CCLIN4R_CCLIN4_RPC7_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPC7 Position */
#define PPS_CCLIN4R_CCLIN4_RPD7               (PPS_CCLIN4R_CCLIN4_RPD7_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPD7 Position */
#define PPS_CCLIN4R_CCLIN4_RPE1               (PPS_CCLIN4R_CCLIN4_RPE1_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPE1 Position */
#define PPS_CCLIN4R_CCLIN4_RPA3               (PPS_CCLIN4R_CCLIN4_RPA3_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPA3 Position */
#define PPS_CCLIN4R_CCLIN4_RPB2               (PPS_CCLIN4R_CCLIN4_RPB2_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB2 Position */
#define PPS_CCLIN4R_CCLIN4_RPC0               (PPS_CCLIN4R_CCLIN4_RPC0_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPC0 Position */
#define PPS_CCLIN4R_CCLIN4_RPD4               (PPS_CCLIN4R_CCLIN4_RPD4_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPD4 Position */
#define PPS_CCLIN4R_CCLIN4_RPE6               (PPS_CCLIN4R_CCLIN4_RPE6_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPE6 Position */
#define PPS_CCLIN4R_CCLIN4_RPA4               (PPS_CCLIN4R_CCLIN4_RPA4_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPA4 Position */
#define PPS_CCLIN4R_CCLIN4_RPA8               (PPS_CCLIN4R_CCLIN4_RPA8_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPA8 Position */
#define PPS_CCLIN4R_CCLIN4_RPB12              (PPS_CCLIN4R_CCLIN4_RPB12_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB12 Position */
#define PPS_CCLIN4R_CCLIN4_RPB5               (PPS_CCLIN4R_CCLIN4_RPB5_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB5 Position */
#define PPS_CCLIN4R_CCLIN4_RPB9               (PPS_CCLIN4R_CCLIN4_RPB9_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB9 Position */
#define PPS_CCLIN4R_CCLIN4_RPB13              (PPS_CCLIN4R_CCLIN4_RPB13_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB13 Position */
#define PPS_CCLIN4R_CCLIN4_RPB0               (PPS_CCLIN4R_CCLIN4_RPB0_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB0 Position */
#define PPS_CCLIN4R_CCLIN4_RPB4               (PPS_CCLIN4R_CCLIN4_RPB4_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB4 Position */
#define PPS_CCLIN4R_CCLIN4_RPB8               (PPS_CCLIN4R_CCLIN4_RPB8_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPB8 Position */
#define PPS_CCLIN4R_CCLIN4_RPA0               (PPS_CCLIN4R_CCLIN4_RPA0_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPA0 Position */
#define PPS_CCLIN4R_CCLIN4_RPA11              (PPS_CCLIN4R_CCLIN4_RPA11_Val << PPS_CCLIN4R_CCLIN4_Pos) /* (PPS_CCLIN4R) RPA11 Position */
#define PPS_CCLIN4R_Msk                       _UINT32_(0x0000001F)                                 /* (PPS_CCLIN4R) Register Mask  */


/* -------- PPS_CCLIN5R : (PPS Offset: 0xC8) (R/W 32)  -------- */
#define PPS_CCLIN5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_CCLIN5R)   Reset Value */

#define PPS_CCLIN5R_CCLIN5_Pos                _UINT32_(0)                                          /* (PPS_CCLIN5R) CCL/IN5 Position */
#define PPS_CCLIN5R_CCLIN5_Msk                (_UINT32_(0x1F) << PPS_CCLIN5R_CCLIN5_Pos)           /* (PPS_CCLIN5R) CCL/IN5 Mask */
#define PPS_CCLIN5R_CCLIN5(value)             (PPS_CCLIN5R_CCLIN5_Msk & (_UINT32_(value) << PPS_CCLIN5R_CCLIN5_Pos)) /* Assignment of value for CCLIN5 in the PPS_CCLIN5R register */
#define   PPS_CCLIN5R_CCLIN5_OFF_Val          _UINT32_(0x0)                                        /* (PPS_CCLIN5R) OFF  */
#define   PPS_CCLIN5R_CCLIN5_RPA2_Val         _UINT32_(0x1)                                        /* (PPS_CCLIN5R) RPA2  */
#define   PPS_CCLIN5R_CCLIN5_RPA8_Val         _UINT32_(0x2)                                        /* (PPS_CCLIN5R) RPA8  */
#define   PPS_CCLIN5R_CCLIN5_RPA13_Val        _UINT32_(0x3)                                        /* (PPS_CCLIN5R) RPA13  */
#define   PPS_CCLIN5R_CCLIN5_RPB2_Val         _UINT32_(0x4)                                        /* (PPS_CCLIN5R) RPB2  */
#define   PPS_CCLIN5R_CCLIN5_RPB8_Val         _UINT32_(0x5)                                        /* (PPS_CCLIN5R) RPB8  */
#define   PPS_CCLIN5R_CCLIN5_RPB13_Val        _UINT32_(0x6)                                        /* (PPS_CCLIN5R) RPB13  */
#define   PPS_CCLIN5R_CCLIN5_RPC8_Val         _UINT32_(0x7)                                        /* (PPS_CCLIN5R) RPC8  */
#define   PPS_CCLIN5R_CCLIN5_RPD2_Val         _UINT32_(0x8)                                        /* (PPS_CCLIN5R) RPD2  */
#define   PPS_CCLIN5R_CCLIN5_RPE2_Val         _UINT32_(0x9)                                        /* (PPS_CCLIN5R) RPE2  */
#define   PPS_CCLIN5R_CCLIN5_RPA4_Val         _UINT32_(0xA)                                        /* (PPS_CCLIN5R) RPA4  */
#define   PPS_CCLIN5R_CCLIN5_RPB3_Val         _UINT32_(0xB)                                        /* (PPS_CCLIN5R) RPB3  */
#define   PPS_CCLIN5R_CCLIN5_RPC1_Val         _UINT32_(0xC)                                        /* (PPS_CCLIN5R) RPC1  */
#define   PPS_CCLIN5R_CCLIN5_RPD6_Val         _UINT32_(0xD)                                        /* (PPS_CCLIN5R) RPD6  */
#define   PPS_CCLIN5R_CCLIN5_RPE0_Val         _UINT32_(0xE)                                        /* (PPS_CCLIN5R) RPE0  */
#define   PPS_CCLIN5R_CCLIN5_RPA5_Val         _UINT32_(0xF)                                        /* (PPS_CCLIN5R) RPA5  */
#define   PPS_CCLIN5R_CCLIN5_RPA9_Val         _UINT32_(0x10)                                       /* (PPS_CCLIN5R) RPA9  */
#define   PPS_CCLIN5R_CCLIN5_RPB6_Val         _UINT32_(0x11)                                       /* (PPS_CCLIN5R) RPB6  */
#define   PPS_CCLIN5R_CCLIN5_RPB10_Val        _UINT32_(0x12)                                       /* (PPS_CCLIN5R) RPB10  */
#define   PPS_CCLIN5R_CCLIN5_RPA0_Val         _UINT32_(0x13)                                       /* (PPS_CCLIN5R) RPA0  */
#define   PPS_CCLIN5R_CCLIN5_RPB1_Val         _UINT32_(0x14)                                       /* (PPS_CCLIN5R) RPB1  */
#define   PPS_CCLIN5R_CCLIN5_RPB5_Val         _UINT32_(0x15)                                       /* (PPS_CCLIN5R) RPB5  */
#define   PPS_CCLIN5R_CCLIN5_RPB9_Val         _UINT32_(0x16)                                       /* (PPS_CCLIN5R) RPB9  */
#define   PPS_CCLIN5R_CCLIN5_RPA1_Val         _UINT32_(0x17)                                       /* (PPS_CCLIN5R) RPA1  */
#define   PPS_CCLIN5R_CCLIN5_RPA12_Val        _UINT32_(0x18)                                       /* (PPS_CCLIN5R) RPA12  */
#define PPS_CCLIN5R_CCLIN5_OFF                (PPS_CCLIN5R_CCLIN5_OFF_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) OFF Position */
#define PPS_CCLIN5R_CCLIN5_RPA2               (PPS_CCLIN5R_CCLIN5_RPA2_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA2 Position */
#define PPS_CCLIN5R_CCLIN5_RPA8               (PPS_CCLIN5R_CCLIN5_RPA8_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA8 Position */
#define PPS_CCLIN5R_CCLIN5_RPA13              (PPS_CCLIN5R_CCLIN5_RPA13_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA13 Position */
#define PPS_CCLIN5R_CCLIN5_RPB2               (PPS_CCLIN5R_CCLIN5_RPB2_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB2 Position */
#define PPS_CCLIN5R_CCLIN5_RPB8               (PPS_CCLIN5R_CCLIN5_RPB8_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB8 Position */
#define PPS_CCLIN5R_CCLIN5_RPB13              (PPS_CCLIN5R_CCLIN5_RPB13_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB13 Position */
#define PPS_CCLIN5R_CCLIN5_RPC8               (PPS_CCLIN5R_CCLIN5_RPC8_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPC8 Position */
#define PPS_CCLIN5R_CCLIN5_RPD2               (PPS_CCLIN5R_CCLIN5_RPD2_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPD2 Position */
#define PPS_CCLIN5R_CCLIN5_RPE2               (PPS_CCLIN5R_CCLIN5_RPE2_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPE2 Position */
#define PPS_CCLIN5R_CCLIN5_RPA4               (PPS_CCLIN5R_CCLIN5_RPA4_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA4 Position */
#define PPS_CCLIN5R_CCLIN5_RPB3               (PPS_CCLIN5R_CCLIN5_RPB3_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB3 Position */
#define PPS_CCLIN5R_CCLIN5_RPC1               (PPS_CCLIN5R_CCLIN5_RPC1_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPC1 Position */
#define PPS_CCLIN5R_CCLIN5_RPD6               (PPS_CCLIN5R_CCLIN5_RPD6_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPD6 Position */
#define PPS_CCLIN5R_CCLIN5_RPE0               (PPS_CCLIN5R_CCLIN5_RPE0_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPE0 Position */
#define PPS_CCLIN5R_CCLIN5_RPA5               (PPS_CCLIN5R_CCLIN5_RPA5_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA5 Position */
#define PPS_CCLIN5R_CCLIN5_RPA9               (PPS_CCLIN5R_CCLIN5_RPA9_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA9 Position */
#define PPS_CCLIN5R_CCLIN5_RPB6               (PPS_CCLIN5R_CCLIN5_RPB6_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB6 Position */
#define PPS_CCLIN5R_CCLIN5_RPB10              (PPS_CCLIN5R_CCLIN5_RPB10_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB10 Position */
#define PPS_CCLIN5R_CCLIN5_RPA0               (PPS_CCLIN5R_CCLIN5_RPA0_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA0 Position */
#define PPS_CCLIN5R_CCLIN5_RPB1               (PPS_CCLIN5R_CCLIN5_RPB1_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB1 Position */
#define PPS_CCLIN5R_CCLIN5_RPB5               (PPS_CCLIN5R_CCLIN5_RPB5_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB5 Position */
#define PPS_CCLIN5R_CCLIN5_RPB9               (PPS_CCLIN5R_CCLIN5_RPB9_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPB9 Position */
#define PPS_CCLIN5R_CCLIN5_RPA1               (PPS_CCLIN5R_CCLIN5_RPA1_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA1 Position */
#define PPS_CCLIN5R_CCLIN5_RPA12              (PPS_CCLIN5R_CCLIN5_RPA12_Val << PPS_CCLIN5R_CCLIN5_Pos) /* (PPS_CCLIN5R) RPA12 Position */
#define PPS_CCLIN5R_Msk                       _UINT32_(0x0000001F)                                 /* (PPS_CCLIN5R) Register Mask  */


/* -------- PPS_TC0WO0G1R : (PPS Offset: 0xCC) (R/W 32)  -------- */
#define PPS_TC0WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC0WO0G1R)   Reset Value */

#define PPS_TC0WO0G1R_TC0WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC0WO0G1R) TC0/WO0G1 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC0WO0G1R_TC0WO0G1_Pos)       /* (PPS_TC0WO0G1R) TC0/WO0G1 Mask */
#define PPS_TC0WO0G1R_TC0WO0G1(value)         (PPS_TC0WO0G1R_TC0WO0G1_Msk & (_UINT32_(value) << PPS_TC0WO0G1R_TC0WO0G1_Pos)) /* Assignment of value for TC0WO0G1 in the PPS_TC0WO0G1R register */
#define   PPS_TC0WO0G1R_TC0WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC0WO0G1R) OFF  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC0WO0G1R) RPA0  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC0WO0G1R) RPA6  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC0WO0G1R) RPA11  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC0WO0G1R) RPB0  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC0WO0G1R) RPB6  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC0WO0G1R) RPB11  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC0WO0G1R) RPC0  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC0WO0G1R) RPD6  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC0WO0G1R) RPE0  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC0WO0G1R) RPE6  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC0WO0G1R) RPB1  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC0WO0G1R) RPC9  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC0WO0G1R) RPD3  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC0WO0G1R) RPE4  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC0WO0G1R) RPA3  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC0WO0G1R) RPA7  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC0WO0G1R) RPB4  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC0WO0G1R) RPB8  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC0WO0G1R) RPB12  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC0WO0G1R) RPA2  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC0WO0G1R) RPA10  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC0WO0G1R) RPA14  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC0WO0G1R) RPB3  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC0WO0G1R) RPB7  */
#define   PPS_TC0WO0G1R_TC0WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC0WO0G1R) RPA9  */
#define PPS_TC0WO0G1R_TC0WO0G1_OFF            (PPS_TC0WO0G1R_TC0WO0G1_OFF_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) OFF Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA0           (PPS_TC0WO0G1R_TC0WO0G1_RPA0_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA0 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA6           (PPS_TC0WO0G1R_TC0WO0G1_RPA6_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA6 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA11          (PPS_TC0WO0G1R_TC0WO0G1_RPA11_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA11 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB0           (PPS_TC0WO0G1R_TC0WO0G1_RPB0_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB0 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB6           (PPS_TC0WO0G1R_TC0WO0G1_RPB6_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB6 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB11          (PPS_TC0WO0G1R_TC0WO0G1_RPB11_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB11 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPC0           (PPS_TC0WO0G1R_TC0WO0G1_RPC0_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPC0 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPD6           (PPS_TC0WO0G1R_TC0WO0G1_RPD6_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPD6 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPE0           (PPS_TC0WO0G1R_TC0WO0G1_RPE0_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPE0 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPE6           (PPS_TC0WO0G1R_TC0WO0G1_RPE6_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPE6 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB1           (PPS_TC0WO0G1R_TC0WO0G1_RPB1_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB1 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPC9           (PPS_TC0WO0G1R_TC0WO0G1_RPC9_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPC9 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPD3           (PPS_TC0WO0G1R_TC0WO0G1_RPD3_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPD3 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPE4           (PPS_TC0WO0G1R_TC0WO0G1_RPE4_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPE4 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA3           (PPS_TC0WO0G1R_TC0WO0G1_RPA3_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA3 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA7           (PPS_TC0WO0G1R_TC0WO0G1_RPA7_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA7 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB4           (PPS_TC0WO0G1R_TC0WO0G1_RPB4_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB4 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB8           (PPS_TC0WO0G1R_TC0WO0G1_RPB8_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB8 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB12          (PPS_TC0WO0G1R_TC0WO0G1_RPB12_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB12 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA2           (PPS_TC0WO0G1R_TC0WO0G1_RPA2_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA2 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA10          (PPS_TC0WO0G1R_TC0WO0G1_RPA10_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA10 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA14          (PPS_TC0WO0G1R_TC0WO0G1_RPA14_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA14 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB3           (PPS_TC0WO0G1R_TC0WO0G1_RPB3_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB3 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPB7           (PPS_TC0WO0G1R_TC0WO0G1_RPB7_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPB7 Position */
#define PPS_TC0WO0G1R_TC0WO0G1_RPA9           (PPS_TC0WO0G1R_TC0WO0G1_RPA9_Val << PPS_TC0WO0G1R_TC0WO0G1_Pos) /* (PPS_TC0WO0G1R) RPA9 Position */
#define PPS_TC0WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC0WO0G1R) Register Mask  */


/* -------- PPS_TC0WO0G2R : (PPS Offset: 0xD0) (R/W 32)  -------- */
#define PPS_TC0WO0G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC0WO0G2R)   Reset Value */

#define PPS_TC0WO0G2R_TC0WO0G2_Pos            _UINT32_(0)                                          /* (PPS_TC0WO0G2R) TC0/WO0G2 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_Msk            (_UINT32_(0x1F) << PPS_TC0WO0G2R_TC0WO0G2_Pos)       /* (PPS_TC0WO0G2R) TC0/WO0G2 Mask */
#define PPS_TC0WO0G2R_TC0WO0G2(value)         (PPS_TC0WO0G2R_TC0WO0G2_Msk & (_UINT32_(value) << PPS_TC0WO0G2R_TC0WO0G2_Pos)) /* Assignment of value for TC0WO0G2 in the PPS_TC0WO0G2R register */
#define   PPS_TC0WO0G2R_TC0WO0G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC0WO0G2R) OFF  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC0WO0G2R) RPA1  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC0WO0G2R) RPA7  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC0WO0G2R) RPA12  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC0WO0G2R) RPB1  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC0WO0G2R) RPB7  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC0WO0G2R) RPC1  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC0WO0G2R) RPC7  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC0WO0G2R) RPD7  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC0WO0G2R) RPE1  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC0WO0G2R) RPA3  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC0WO0G2R) RPB2  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC0WO0G2R) RPC0  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC0WO0G2R) RPD4  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC0WO0G2R) RPE6  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC0WO0G2R) RPA4  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC0WO0G2R) RPA8  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC0WO0G2R) RPB12  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC0WO0G2R) RPB5  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC0WO0G2R) RPB9  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC0WO0G2R) RPB13  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC0WO0G2R) RPB0  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC0WO0G2R) RPB4  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC0WO0G2R) RPB8  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC0WO0G2R) RPA0  */
#define   PPS_TC0WO0G2R_TC0WO0G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC0WO0G2R) RPA11  */
#define PPS_TC0WO0G2R_TC0WO0G2_OFF            (PPS_TC0WO0G2R_TC0WO0G2_OFF_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) OFF Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPA1           (PPS_TC0WO0G2R_TC0WO0G2_RPA1_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPA1 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPA7           (PPS_TC0WO0G2R_TC0WO0G2_RPA7_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPA7 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPA12          (PPS_TC0WO0G2R_TC0WO0G2_RPA12_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPA12 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB1           (PPS_TC0WO0G2R_TC0WO0G2_RPB1_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB1 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB7           (PPS_TC0WO0G2R_TC0WO0G2_RPB7_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB7 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPC1           (PPS_TC0WO0G2R_TC0WO0G2_RPC1_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPC1 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPC7           (PPS_TC0WO0G2R_TC0WO0G2_RPC7_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPC7 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPD7           (PPS_TC0WO0G2R_TC0WO0G2_RPD7_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPD7 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPE1           (PPS_TC0WO0G2R_TC0WO0G2_RPE1_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPE1 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPA3           (PPS_TC0WO0G2R_TC0WO0G2_RPA3_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPA3 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB2           (PPS_TC0WO0G2R_TC0WO0G2_RPB2_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB2 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPC0           (PPS_TC0WO0G2R_TC0WO0G2_RPC0_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPC0 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPD4           (PPS_TC0WO0G2R_TC0WO0G2_RPD4_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPD4 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPE6           (PPS_TC0WO0G2R_TC0WO0G2_RPE6_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPE6 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPA4           (PPS_TC0WO0G2R_TC0WO0G2_RPA4_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPA4 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPA8           (PPS_TC0WO0G2R_TC0WO0G2_RPA8_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPA8 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB12          (PPS_TC0WO0G2R_TC0WO0G2_RPB12_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB12 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB5           (PPS_TC0WO0G2R_TC0WO0G2_RPB5_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB5 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB9           (PPS_TC0WO0G2R_TC0WO0G2_RPB9_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB9 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB13          (PPS_TC0WO0G2R_TC0WO0G2_RPB13_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB13 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB0           (PPS_TC0WO0G2R_TC0WO0G2_RPB0_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB0 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB4           (PPS_TC0WO0G2R_TC0WO0G2_RPB4_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB4 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPB8           (PPS_TC0WO0G2R_TC0WO0G2_RPB8_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPB8 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPA0           (PPS_TC0WO0G2R_TC0WO0G2_RPA0_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPA0 Position */
#define PPS_TC0WO0G2R_TC0WO0G2_RPA11          (PPS_TC0WO0G2R_TC0WO0G2_RPA11_Val << PPS_TC0WO0G2R_TC0WO0G2_Pos) /* (PPS_TC0WO0G2R) RPA11 Position */
#define PPS_TC0WO0G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC0WO0G2R) Register Mask  */


/* -------- PPS_TC0WO1G3R : (PPS Offset: 0xD4) (R/W 32)  -------- */
#define PPS_TC0WO1G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC0WO1G3R)   Reset Value */

#define PPS_TC0WO1G3R_TC0WO1G3_Pos            _UINT32_(0)                                          /* (PPS_TC0WO1G3R) TC0/WO1G3 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_Msk            (_UINT32_(0x1F) << PPS_TC0WO1G3R_TC0WO1G3_Pos)       /* (PPS_TC0WO1G3R) TC0/WO1G3 Mask */
#define PPS_TC0WO1G3R_TC0WO1G3(value)         (PPS_TC0WO1G3R_TC0WO1G3_Msk & (_UINT32_(value) << PPS_TC0WO1G3R_TC0WO1G3_Pos)) /* Assignment of value for TC0WO1G3 in the PPS_TC0WO1G3R register */
#define   PPS_TC0WO1G3R_TC0WO1G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC0WO1G3R) OFF  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC0WO1G3R) RPA2  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC0WO1G3R) RPA8  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC0WO1G3R) RPA13  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC0WO1G3R) RPB2  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC0WO1G3R) RPB8  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC0WO1G3R) RPB13  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC0WO1G3R) RPC8  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC0WO1G3R) RPD2  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC0WO1G3R) RPE2  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC0WO1G3R) RPA4  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC0WO1G3R) RPB3  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC0WO1G3R) RPC1  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC0WO1G3R) RPD6  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC0WO1G3R) RPE0  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC0WO1G3R) RPA5  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC0WO1G3R) RPA9  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC0WO1G3R) RPB6  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC0WO1G3R) RPB10  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC0WO1G3R) RPA0  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC0WO1G3R) RPB1  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC0WO1G3R) RPB5  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC0WO1G3R) RPB9  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC0WO1G3R) RPA1  */
#define   PPS_TC0WO1G3R_TC0WO1G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC0WO1G3R) RPA12  */
#define PPS_TC0WO1G3R_TC0WO1G3_OFF            (PPS_TC0WO1G3R_TC0WO1G3_OFF_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) OFF Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA2           (PPS_TC0WO1G3R_TC0WO1G3_RPA2_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA2 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA8           (PPS_TC0WO1G3R_TC0WO1G3_RPA8_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA8 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA13          (PPS_TC0WO1G3R_TC0WO1G3_RPA13_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA13 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB2           (PPS_TC0WO1G3R_TC0WO1G3_RPB2_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB2 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB8           (PPS_TC0WO1G3R_TC0WO1G3_RPB8_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB8 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB13          (PPS_TC0WO1G3R_TC0WO1G3_RPB13_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB13 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPC8           (PPS_TC0WO1G3R_TC0WO1G3_RPC8_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPC8 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPD2           (PPS_TC0WO1G3R_TC0WO1G3_RPD2_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPD2 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPE2           (PPS_TC0WO1G3R_TC0WO1G3_RPE2_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPE2 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA4           (PPS_TC0WO1G3R_TC0WO1G3_RPA4_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA4 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB3           (PPS_TC0WO1G3R_TC0WO1G3_RPB3_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB3 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPC1           (PPS_TC0WO1G3R_TC0WO1G3_RPC1_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPC1 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPD6           (PPS_TC0WO1G3R_TC0WO1G3_RPD6_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPD6 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPE0           (PPS_TC0WO1G3R_TC0WO1G3_RPE0_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPE0 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA5           (PPS_TC0WO1G3R_TC0WO1G3_RPA5_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA5 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA9           (PPS_TC0WO1G3R_TC0WO1G3_RPA9_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA9 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB6           (PPS_TC0WO1G3R_TC0WO1G3_RPB6_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB6 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB10          (PPS_TC0WO1G3R_TC0WO1G3_RPB10_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB10 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA0           (PPS_TC0WO1G3R_TC0WO1G3_RPA0_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA0 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB1           (PPS_TC0WO1G3R_TC0WO1G3_RPB1_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB1 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB5           (PPS_TC0WO1G3R_TC0WO1G3_RPB5_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB5 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPB9           (PPS_TC0WO1G3R_TC0WO1G3_RPB9_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPB9 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA1           (PPS_TC0WO1G3R_TC0WO1G3_RPA1_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA1 Position */
#define PPS_TC0WO1G3R_TC0WO1G3_RPA12          (PPS_TC0WO1G3R_TC0WO1G3_RPA12_Val << PPS_TC0WO1G3R_TC0WO1G3_Pos) /* (PPS_TC0WO1G3R) RPA12 Position */
#define PPS_TC0WO1G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC0WO1G3R) Register Mask  */


/* -------- PPS_TC0WO1G4R : (PPS Offset: 0xD8) (R/W 32)  -------- */
#define PPS_TC0WO1G4R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC0WO1G4R)   Reset Value */

#define PPS_TC0WO1G4R_TC0WO1G4_Pos            _UINT32_(0)                                          /* (PPS_TC0WO1G4R) TC0/WO1G4 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_Msk            (_UINT32_(0x1F) << PPS_TC0WO1G4R_TC0WO1G4_Pos)       /* (PPS_TC0WO1G4R) TC0/WO1G4 Mask */
#define PPS_TC0WO1G4R_TC0WO1G4(value)         (PPS_TC0WO1G4R_TC0WO1G4_Msk & (_UINT32_(value) << PPS_TC0WO1G4R_TC0WO1G4_Pos)) /* Assignment of value for TC0WO1G4 in the PPS_TC0WO1G4R register */
#define   PPS_TC0WO1G4R_TC0WO1G4_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC0WO1G4R) OFF  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA3_Val     _UINT32_(0x1)                                        /* (PPS_TC0WO1G4R) RPA3  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA9_Val     _UINT32_(0x2)                                        /* (PPS_TC0WO1G4R) RPA9  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA14_Val    _UINT32_(0x3)                                        /* (PPS_TC0WO1G4R) RPA14  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPB3_Val     _UINT32_(0x4)                                        /* (PPS_TC0WO1G4R) RPB3  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPC9_Val     _UINT32_(0x5)                                        /* (PPS_TC0WO1G4R) RPC9  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPD3_Val     _UINT32_(0x6)                                        /* (PPS_TC0WO1G4R) RPD3  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPE3_Val     _UINT32_(0x7)                                        /* (PPS_TC0WO1G4R) RPE3  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA0_Val     _UINT32_(0x8)                                        /* (PPS_TC0WO1G4R) RPA0  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPB4_Val     _UINT32_(0x9)                                        /* (PPS_TC0WO1G4R) RPB4  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPC7_Val     _UINT32_(0xA)                                        /* (PPS_TC0WO1G4R) RPC7  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPD7_Val     _UINT32_(0xB)                                        /* (PPS_TC0WO1G4R) RPD7  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPE1_Val     _UINT32_(0xC)                                        /* (PPS_TC0WO1G4R) RPE1  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA6_Val     _UINT32_(0xD)                                        /* (PPS_TC0WO1G4R) RPA6  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA10_Val    _UINT32_(0xE)                                        /* (PPS_TC0WO1G4R) RPA10  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPB7_Val     _UINT32_(0xF)                                        /* (PPS_TC0WO1G4R) RPB7  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPB11_Val    _UINT32_(0x10)                                       /* (PPS_TC0WO1G4R) RPB11  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA1_Val     _UINT32_(0x11)                                       /* (PPS_TC0WO1G4R) RPA1  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA5_Val     _UINT32_(0x12)                                       /* (PPS_TC0WO1G4R) RPA5  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA13_Val    _UINT32_(0x13)                                       /* (PPS_TC0WO1G4R) RPA13  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPB2_Val     _UINT32_(0x14)                                       /* (PPS_TC0WO1G4R) RPB2  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPB6_Val     _UINT32_(0x15)                                       /* (PPS_TC0WO1G4R) RPB6  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPB10_Val    _UINT32_(0x16)                                       /* (PPS_TC0WO1G4R) RPB10  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA8_Val     _UINT32_(0x17)                                       /* (PPS_TC0WO1G4R) RPA8  */
#define   PPS_TC0WO1G4R_TC0WO1G4_RPA2_Val     _UINT32_(0x18)                                       /* (PPS_TC0WO1G4R) RPA2  */
#define PPS_TC0WO1G4R_TC0WO1G4_OFF            (PPS_TC0WO1G4R_TC0WO1G4_OFF_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) OFF Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA3           (PPS_TC0WO1G4R_TC0WO1G4_RPA3_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA3 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA9           (PPS_TC0WO1G4R_TC0WO1G4_RPA9_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA9 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA14          (PPS_TC0WO1G4R_TC0WO1G4_RPA14_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA14 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPB3           (PPS_TC0WO1G4R_TC0WO1G4_RPB3_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPB3 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPC9           (PPS_TC0WO1G4R_TC0WO1G4_RPC9_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPC9 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPD3           (PPS_TC0WO1G4R_TC0WO1G4_RPD3_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPD3 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPE3           (PPS_TC0WO1G4R_TC0WO1G4_RPE3_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPE3 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA0           (PPS_TC0WO1G4R_TC0WO1G4_RPA0_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA0 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPB4           (PPS_TC0WO1G4R_TC0WO1G4_RPB4_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPB4 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPC7           (PPS_TC0WO1G4R_TC0WO1G4_RPC7_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPC7 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPD7           (PPS_TC0WO1G4R_TC0WO1G4_RPD7_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPD7 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPE1           (PPS_TC0WO1G4R_TC0WO1G4_RPE1_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPE1 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA6           (PPS_TC0WO1G4R_TC0WO1G4_RPA6_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA6 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA10          (PPS_TC0WO1G4R_TC0WO1G4_RPA10_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA10 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPB7           (PPS_TC0WO1G4R_TC0WO1G4_RPB7_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPB7 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPB11          (PPS_TC0WO1G4R_TC0WO1G4_RPB11_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPB11 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA1           (PPS_TC0WO1G4R_TC0WO1G4_RPA1_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA1 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA5           (PPS_TC0WO1G4R_TC0WO1G4_RPA5_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA5 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA13          (PPS_TC0WO1G4R_TC0WO1G4_RPA13_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA13 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPB2           (PPS_TC0WO1G4R_TC0WO1G4_RPB2_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPB2 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPB6           (PPS_TC0WO1G4R_TC0WO1G4_RPB6_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPB6 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPB10          (PPS_TC0WO1G4R_TC0WO1G4_RPB10_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPB10 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA8           (PPS_TC0WO1G4R_TC0WO1G4_RPA8_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA8 Position */
#define PPS_TC0WO1G4R_TC0WO1G4_RPA2           (PPS_TC0WO1G4R_TC0WO1G4_RPA2_Val << PPS_TC0WO1G4R_TC0WO1G4_Pos) /* (PPS_TC0WO1G4R) RPA2 Position */
#define PPS_TC0WO1G4R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC0WO1G4R) Register Mask  */


/* -------- PPS_TC1WO0G1R : (PPS Offset: 0xDC) (R/W 32)  -------- */
#define PPS_TC1WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC1WO0G1R)   Reset Value */

#define PPS_TC1WO0G1R_TC1WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC1WO0G1R) TC1/WO0G1 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC1WO0G1R_TC1WO0G1_Pos)       /* (PPS_TC1WO0G1R) TC1/WO0G1 Mask */
#define PPS_TC1WO0G1R_TC1WO0G1(value)         (PPS_TC1WO0G1R_TC1WO0G1_Msk & (_UINT32_(value) << PPS_TC1WO0G1R_TC1WO0G1_Pos)) /* Assignment of value for TC1WO0G1 in the PPS_TC1WO0G1R register */
#define   PPS_TC1WO0G1R_TC1WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC1WO0G1R) OFF  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC1WO0G1R) RPA0  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC1WO0G1R) RPA6  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC1WO0G1R) RPA11  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC1WO0G1R) RPB0  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC1WO0G1R) RPB6  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC1WO0G1R) RPB11  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC1WO0G1R) RPC0  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC1WO0G1R) RPD6  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC1WO0G1R) RPE0  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC1WO0G1R) RPE6  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC1WO0G1R) RPB1  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC1WO0G1R) RPC9  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC1WO0G1R) RPD3  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC1WO0G1R) RPE4  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC1WO0G1R) RPA3  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC1WO0G1R) RPA7  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC1WO0G1R) RPB4  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC1WO0G1R) RPB8  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC1WO0G1R) RPB12  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC1WO0G1R) RPA2  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC1WO0G1R) RPA10  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC1WO0G1R) RPA14  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC1WO0G1R) RPB3  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC1WO0G1R) RPB7  */
#define   PPS_TC1WO0G1R_TC1WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC1WO0G1R) RPA9  */
#define PPS_TC1WO0G1R_TC1WO0G1_OFF            (PPS_TC1WO0G1R_TC1WO0G1_OFF_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) OFF Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA0           (PPS_TC1WO0G1R_TC1WO0G1_RPA0_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA0 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA6           (PPS_TC1WO0G1R_TC1WO0G1_RPA6_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA6 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA11          (PPS_TC1WO0G1R_TC1WO0G1_RPA11_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA11 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB0           (PPS_TC1WO0G1R_TC1WO0G1_RPB0_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB0 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB6           (PPS_TC1WO0G1R_TC1WO0G1_RPB6_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB6 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB11          (PPS_TC1WO0G1R_TC1WO0G1_RPB11_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB11 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPC0           (PPS_TC1WO0G1R_TC1WO0G1_RPC0_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPC0 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPD6           (PPS_TC1WO0G1R_TC1WO0G1_RPD6_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPD6 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPE0           (PPS_TC1WO0G1R_TC1WO0G1_RPE0_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPE0 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPE6           (PPS_TC1WO0G1R_TC1WO0G1_RPE6_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPE6 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB1           (PPS_TC1WO0G1R_TC1WO0G1_RPB1_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB1 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPC9           (PPS_TC1WO0G1R_TC1WO0G1_RPC9_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPC9 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPD3           (PPS_TC1WO0G1R_TC1WO0G1_RPD3_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPD3 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPE4           (PPS_TC1WO0G1R_TC1WO0G1_RPE4_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPE4 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA3           (PPS_TC1WO0G1R_TC1WO0G1_RPA3_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA3 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA7           (PPS_TC1WO0G1R_TC1WO0G1_RPA7_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA7 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB4           (PPS_TC1WO0G1R_TC1WO0G1_RPB4_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB4 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB8           (PPS_TC1WO0G1R_TC1WO0G1_RPB8_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB8 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB12          (PPS_TC1WO0G1R_TC1WO0G1_RPB12_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB12 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA2           (PPS_TC1WO0G1R_TC1WO0G1_RPA2_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA2 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA10          (PPS_TC1WO0G1R_TC1WO0G1_RPA10_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA10 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA14          (PPS_TC1WO0G1R_TC1WO0G1_RPA14_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA14 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB3           (PPS_TC1WO0G1R_TC1WO0G1_RPB3_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB3 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPB7           (PPS_TC1WO0G1R_TC1WO0G1_RPB7_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPB7 Position */
#define PPS_TC1WO0G1R_TC1WO0G1_RPA9           (PPS_TC1WO0G1R_TC1WO0G1_RPA9_Val << PPS_TC1WO0G1R_TC1WO0G1_Pos) /* (PPS_TC1WO0G1R) RPA9 Position */
#define PPS_TC1WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC1WO0G1R) Register Mask  */


/* -------- PPS_TC1WO1G2R : (PPS Offset: 0xE4) (R/W 32)  -------- */
#define PPS_TC1WO1G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC1WO1G2R)   Reset Value */

#define PPS_TC1WO1G2R_TC1WO1G2_Pos            _UINT32_(0)                                          /* (PPS_TC1WO1G2R) TC1/WO1G2 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_Msk            (_UINT32_(0x1F) << PPS_TC1WO1G2R_TC1WO1G2_Pos)       /* (PPS_TC1WO1G2R) TC1/WO1G2 Mask */
#define PPS_TC1WO1G2R_TC1WO1G2(value)         (PPS_TC1WO1G2R_TC1WO1G2_Msk & (_UINT32_(value) << PPS_TC1WO1G2R_TC1WO1G2_Pos)) /* Assignment of value for TC1WO1G2 in the PPS_TC1WO1G2R register */
#define   PPS_TC1WO1G2R_TC1WO1G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC1WO1G2R) OFF  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC1WO1G2R) RPA1  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC1WO1G2R) RPA7  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC1WO1G2R) RPA12  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC1WO1G2R) RPB1  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC1WO1G2R) RPB7  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC1WO1G2R) RPC1  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC1WO1G2R) RPC7  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC1WO1G2R) RPD7  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC1WO1G2R) RPE1  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC1WO1G2R) RPA3  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC1WO1G2R) RPB2  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC1WO1G2R) RPC0  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC1WO1G2R) RPD4  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC1WO1G2R) RPE6  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC1WO1G2R) RPA4  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC1WO1G2R) RPA8  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC1WO1G2R) RPB12  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC1WO1G2R) RPB5  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC1WO1G2R) RPB9  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC1WO1G2R) RPB13  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC1WO1G2R) RPB0  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC1WO1G2R) RPB4  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC1WO1G2R) RPB8  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC1WO1G2R) RPA0  */
#define   PPS_TC1WO1G2R_TC1WO1G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC1WO1G2R) RPA11  */
#define PPS_TC1WO1G2R_TC1WO1G2_OFF            (PPS_TC1WO1G2R_TC1WO1G2_OFF_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) OFF Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPA1           (PPS_TC1WO1G2R_TC1WO1G2_RPA1_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPA1 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPA7           (PPS_TC1WO1G2R_TC1WO1G2_RPA7_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPA7 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPA12          (PPS_TC1WO1G2R_TC1WO1G2_RPA12_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPA12 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB1           (PPS_TC1WO1G2R_TC1WO1G2_RPB1_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB1 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB7           (PPS_TC1WO1G2R_TC1WO1G2_RPB7_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB7 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPC1           (PPS_TC1WO1G2R_TC1WO1G2_RPC1_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPC1 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPC7           (PPS_TC1WO1G2R_TC1WO1G2_RPC7_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPC7 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPD7           (PPS_TC1WO1G2R_TC1WO1G2_RPD7_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPD7 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPE1           (PPS_TC1WO1G2R_TC1WO1G2_RPE1_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPE1 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPA3           (PPS_TC1WO1G2R_TC1WO1G2_RPA3_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPA3 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB2           (PPS_TC1WO1G2R_TC1WO1G2_RPB2_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB2 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPC0           (PPS_TC1WO1G2R_TC1WO1G2_RPC0_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPC0 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPD4           (PPS_TC1WO1G2R_TC1WO1G2_RPD4_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPD4 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPE6           (PPS_TC1WO1G2R_TC1WO1G2_RPE6_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPE6 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPA4           (PPS_TC1WO1G2R_TC1WO1G2_RPA4_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPA4 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPA8           (PPS_TC1WO1G2R_TC1WO1G2_RPA8_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPA8 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB12          (PPS_TC1WO1G2R_TC1WO1G2_RPB12_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB12 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB5           (PPS_TC1WO1G2R_TC1WO1G2_RPB5_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB5 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB9           (PPS_TC1WO1G2R_TC1WO1G2_RPB9_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB9 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB13          (PPS_TC1WO1G2R_TC1WO1G2_RPB13_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB13 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB0           (PPS_TC1WO1G2R_TC1WO1G2_RPB0_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB0 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB4           (PPS_TC1WO1G2R_TC1WO1G2_RPB4_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB4 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPB8           (PPS_TC1WO1G2R_TC1WO1G2_RPB8_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPB8 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPA0           (PPS_TC1WO1G2R_TC1WO1G2_RPA0_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPA0 Position */
#define PPS_TC1WO1G2R_TC1WO1G2_RPA11          (PPS_TC1WO1G2R_TC1WO1G2_RPA11_Val << PPS_TC1WO1G2R_TC1WO1G2_Pos) /* (PPS_TC1WO1G2R) RPA11 Position */
#define PPS_TC1WO1G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC1WO1G2R) Register Mask  */


/* -------- PPS_TC2WO0G1R : (PPS Offset: 0xEC) (R/W 32)  -------- */
#define PPS_TC2WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC2WO0G1R)   Reset Value */

#define PPS_TC2WO0G1R_TC2WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC2WO0G1R) TC2/WO0G1 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC2WO0G1R_TC2WO0G1_Pos)       /* (PPS_TC2WO0G1R) TC2/WO0G1 Mask */
#define PPS_TC2WO0G1R_TC2WO0G1(value)         (PPS_TC2WO0G1R_TC2WO0G1_Msk & (_UINT32_(value) << PPS_TC2WO0G1R_TC2WO0G1_Pos)) /* Assignment of value for TC2WO0G1 in the PPS_TC2WO0G1R register */
#define   PPS_TC2WO0G1R_TC2WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC2WO0G1R) OFF  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC2WO0G1R) RPA0  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC2WO0G1R) RPA6  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC2WO0G1R) RPA11  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC2WO0G1R) RPB0  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC2WO0G1R) RPB6  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC2WO0G1R) RPB11  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC2WO0G1R) RPC0  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC2WO0G1R) RPD6  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC2WO0G1R) RPE0  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC2WO0G1R) RPE6  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC2WO0G1R) RPB1  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC2WO0G1R) RPC9  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC2WO0G1R) RPD3  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC2WO0G1R) RPE4  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC2WO0G1R) RPA3  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC2WO0G1R) RPA7  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC2WO0G1R) RPB4  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC2WO0G1R) RPB8  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC2WO0G1R) RPB12  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC2WO0G1R) RPA2  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC2WO0G1R) RPA10  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC2WO0G1R) RPA14  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC2WO0G1R) RPB3  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC2WO0G1R) RPB7  */
#define   PPS_TC2WO0G1R_TC2WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC2WO0G1R) RPA9  */
#define PPS_TC2WO0G1R_TC2WO0G1_OFF            (PPS_TC2WO0G1R_TC2WO0G1_OFF_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) OFF Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA0           (PPS_TC2WO0G1R_TC2WO0G1_RPA0_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA0 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA6           (PPS_TC2WO0G1R_TC2WO0G1_RPA6_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA6 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA11          (PPS_TC2WO0G1R_TC2WO0G1_RPA11_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA11 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB0           (PPS_TC2WO0G1R_TC2WO0G1_RPB0_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB0 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB6           (PPS_TC2WO0G1R_TC2WO0G1_RPB6_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB6 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB11          (PPS_TC2WO0G1R_TC2WO0G1_RPB11_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB11 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPC0           (PPS_TC2WO0G1R_TC2WO0G1_RPC0_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPC0 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPD6           (PPS_TC2WO0G1R_TC2WO0G1_RPD6_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPD6 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPE0           (PPS_TC2WO0G1R_TC2WO0G1_RPE0_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPE0 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPE6           (PPS_TC2WO0G1R_TC2WO0G1_RPE6_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPE6 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB1           (PPS_TC2WO0G1R_TC2WO0G1_RPB1_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB1 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPC9           (PPS_TC2WO0G1R_TC2WO0G1_RPC9_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPC9 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPD3           (PPS_TC2WO0G1R_TC2WO0G1_RPD3_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPD3 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPE4           (PPS_TC2WO0G1R_TC2WO0G1_RPE4_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPE4 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA3           (PPS_TC2WO0G1R_TC2WO0G1_RPA3_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA3 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA7           (PPS_TC2WO0G1R_TC2WO0G1_RPA7_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA7 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB4           (PPS_TC2WO0G1R_TC2WO0G1_RPB4_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB4 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB8           (PPS_TC2WO0G1R_TC2WO0G1_RPB8_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB8 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB12          (PPS_TC2WO0G1R_TC2WO0G1_RPB12_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB12 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA2           (PPS_TC2WO0G1R_TC2WO0G1_RPA2_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA2 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA10          (PPS_TC2WO0G1R_TC2WO0G1_RPA10_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA10 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA14          (PPS_TC2WO0G1R_TC2WO0G1_RPA14_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA14 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB3           (PPS_TC2WO0G1R_TC2WO0G1_RPB3_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB3 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPB7           (PPS_TC2WO0G1R_TC2WO0G1_RPB7_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPB7 Position */
#define PPS_TC2WO0G1R_TC2WO0G1_RPA9           (PPS_TC2WO0G1R_TC2WO0G1_RPA9_Val << PPS_TC2WO0G1R_TC2WO0G1_Pos) /* (PPS_TC2WO0G1R) RPA9 Position */
#define PPS_TC2WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC2WO0G1R) Register Mask  */


/* -------- PPS_TC2WO0G3R : (PPS Offset: 0xF0) (R/W 32)  -------- */
#define PPS_TC2WO0G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC2WO0G3R)   Reset Value */

#define PPS_TC2WO0G3R_TC2WO0G3_Pos            _UINT32_(0)                                          /* (PPS_TC2WO0G3R) TC2/WO0G3 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_Msk            (_UINT32_(0x1F) << PPS_TC2WO0G3R_TC2WO0G3_Pos)       /* (PPS_TC2WO0G3R) TC2/WO0G3 Mask */
#define PPS_TC2WO0G3R_TC2WO0G3(value)         (PPS_TC2WO0G3R_TC2WO0G3_Msk & (_UINT32_(value) << PPS_TC2WO0G3R_TC2WO0G3_Pos)) /* Assignment of value for TC2WO0G3 in the PPS_TC2WO0G3R register */
#define   PPS_TC2WO0G3R_TC2WO0G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC2WO0G3R) OFF  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC2WO0G3R) RPA2  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC2WO0G3R) RPA8  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC2WO0G3R) RPA13  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC2WO0G3R) RPB2  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC2WO0G3R) RPB8  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC2WO0G3R) RPB13  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC2WO0G3R) RPC8  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC2WO0G3R) RPD2  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC2WO0G3R) RPE2  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC2WO0G3R) RPA4  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC2WO0G3R) RPB3  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC2WO0G3R) RPC1  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC2WO0G3R) RPD6  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC2WO0G3R) RPE0  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC2WO0G3R) RPA5  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC2WO0G3R) RPA9  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC2WO0G3R) RPB6  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC2WO0G3R) RPB10  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC2WO0G3R) RPA0  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC2WO0G3R) RPB1  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC2WO0G3R) RPB5  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC2WO0G3R) RPB9  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC2WO0G3R) RPA1  */
#define   PPS_TC2WO0G3R_TC2WO0G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC2WO0G3R) RPA12  */
#define PPS_TC2WO0G3R_TC2WO0G3_OFF            (PPS_TC2WO0G3R_TC2WO0G3_OFF_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) OFF Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA2           (PPS_TC2WO0G3R_TC2WO0G3_RPA2_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA2 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA8           (PPS_TC2WO0G3R_TC2WO0G3_RPA8_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA8 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA13          (PPS_TC2WO0G3R_TC2WO0G3_RPA13_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA13 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB2           (PPS_TC2WO0G3R_TC2WO0G3_RPB2_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB2 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB8           (PPS_TC2WO0G3R_TC2WO0G3_RPB8_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB8 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB13          (PPS_TC2WO0G3R_TC2WO0G3_RPB13_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB13 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPC8           (PPS_TC2WO0G3R_TC2WO0G3_RPC8_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPC8 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPD2           (PPS_TC2WO0G3R_TC2WO0G3_RPD2_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPD2 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPE2           (PPS_TC2WO0G3R_TC2WO0G3_RPE2_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPE2 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA4           (PPS_TC2WO0G3R_TC2WO0G3_RPA4_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA4 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB3           (PPS_TC2WO0G3R_TC2WO0G3_RPB3_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB3 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPC1           (PPS_TC2WO0G3R_TC2WO0G3_RPC1_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPC1 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPD6           (PPS_TC2WO0G3R_TC2WO0G3_RPD6_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPD6 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPE0           (PPS_TC2WO0G3R_TC2WO0G3_RPE0_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPE0 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA5           (PPS_TC2WO0G3R_TC2WO0G3_RPA5_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA5 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA9           (PPS_TC2WO0G3R_TC2WO0G3_RPA9_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA9 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB6           (PPS_TC2WO0G3R_TC2WO0G3_RPB6_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB6 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB10          (PPS_TC2WO0G3R_TC2WO0G3_RPB10_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB10 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA0           (PPS_TC2WO0G3R_TC2WO0G3_RPA0_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA0 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB1           (PPS_TC2WO0G3R_TC2WO0G3_RPB1_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB1 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB5           (PPS_TC2WO0G3R_TC2WO0G3_RPB5_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB5 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPB9           (PPS_TC2WO0G3R_TC2WO0G3_RPB9_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPB9 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA1           (PPS_TC2WO0G3R_TC2WO0G3_RPA1_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA1 Position */
#define PPS_TC2WO0G3R_TC2WO0G3_RPA12          (PPS_TC2WO0G3R_TC2WO0G3_RPA12_Val << PPS_TC2WO0G3R_TC2WO0G3_Pos) /* (PPS_TC2WO0G3R) RPA12 Position */
#define PPS_TC2WO0G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC2WO0G3R) Register Mask  */


/* -------- PPS_TC2WO1G2R : (PPS Offset: 0xF4) (R/W 32)  -------- */
#define PPS_TC2WO1G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC2WO1G2R)   Reset Value */

#define PPS_TC2WO1G2R_TC2WO1G2_Pos            _UINT32_(0)                                          /* (PPS_TC2WO1G2R) TC2/WO1G2 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_Msk            (_UINT32_(0x1F) << PPS_TC2WO1G2R_TC2WO1G2_Pos)       /* (PPS_TC2WO1G2R) TC2/WO1G2 Mask */
#define PPS_TC2WO1G2R_TC2WO1G2(value)         (PPS_TC2WO1G2R_TC2WO1G2_Msk & (_UINT32_(value) << PPS_TC2WO1G2R_TC2WO1G2_Pos)) /* Assignment of value for TC2WO1G2 in the PPS_TC2WO1G2R register */
#define   PPS_TC2WO1G2R_TC2WO1G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC2WO1G2R) OFF  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC2WO1G2R) RPA1  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC2WO1G2R) RPA7  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC2WO1G2R) RPA12  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC2WO1G2R) RPB1  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC2WO1G2R) RPB7  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC2WO1G2R) RPC1  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC2WO1G2R) RPC7  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC2WO1G2R) RPD7  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC2WO1G2R) RPE1  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC2WO1G2R) RPA3  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC2WO1G2R) RPB2  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC2WO1G2R) RPC0  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC2WO1G2R) RPD4  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC2WO1G2R) RPE6  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC2WO1G2R) RPA4  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC2WO1G2R) RPA8  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC2WO1G2R) RPB12  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC2WO1G2R) RPB5  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC2WO1G2R) RPB9  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC2WO1G2R) RPB13  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC2WO1G2R) RPB0  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC2WO1G2R) RPB4  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC2WO1G2R) RPB8  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC2WO1G2R) RPA0  */
#define   PPS_TC2WO1G2R_TC2WO1G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC2WO1G2R) RPA11  */
#define PPS_TC2WO1G2R_TC2WO1G2_OFF            (PPS_TC2WO1G2R_TC2WO1G2_OFF_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) OFF Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPA1           (PPS_TC2WO1G2R_TC2WO1G2_RPA1_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPA1 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPA7           (PPS_TC2WO1G2R_TC2WO1G2_RPA7_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPA7 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPA12          (PPS_TC2WO1G2R_TC2WO1G2_RPA12_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPA12 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB1           (PPS_TC2WO1G2R_TC2WO1G2_RPB1_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB1 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB7           (PPS_TC2WO1G2R_TC2WO1G2_RPB7_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB7 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPC1           (PPS_TC2WO1G2R_TC2WO1G2_RPC1_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPC1 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPC7           (PPS_TC2WO1G2R_TC2WO1G2_RPC7_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPC7 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPD7           (PPS_TC2WO1G2R_TC2WO1G2_RPD7_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPD7 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPE1           (PPS_TC2WO1G2R_TC2WO1G2_RPE1_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPE1 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPA3           (PPS_TC2WO1G2R_TC2WO1G2_RPA3_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPA3 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB2           (PPS_TC2WO1G2R_TC2WO1G2_RPB2_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB2 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPC0           (PPS_TC2WO1G2R_TC2WO1G2_RPC0_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPC0 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPD4           (PPS_TC2WO1G2R_TC2WO1G2_RPD4_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPD4 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPE6           (PPS_TC2WO1G2R_TC2WO1G2_RPE6_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPE6 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPA4           (PPS_TC2WO1G2R_TC2WO1G2_RPA4_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPA4 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPA8           (PPS_TC2WO1G2R_TC2WO1G2_RPA8_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPA8 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB12          (PPS_TC2WO1G2R_TC2WO1G2_RPB12_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB12 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB5           (PPS_TC2WO1G2R_TC2WO1G2_RPB5_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB5 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB9           (PPS_TC2WO1G2R_TC2WO1G2_RPB9_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB9 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB13          (PPS_TC2WO1G2R_TC2WO1G2_RPB13_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB13 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB0           (PPS_TC2WO1G2R_TC2WO1G2_RPB0_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB0 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB4           (PPS_TC2WO1G2R_TC2WO1G2_RPB4_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB4 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPB8           (PPS_TC2WO1G2R_TC2WO1G2_RPB8_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPB8 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPA0           (PPS_TC2WO1G2R_TC2WO1G2_RPA0_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPA0 Position */
#define PPS_TC2WO1G2R_TC2WO1G2_RPA11          (PPS_TC2WO1G2R_TC2WO1G2_RPA11_Val << PPS_TC2WO1G2R_TC2WO1G2_Pos) /* (PPS_TC2WO1G2R) RPA11 Position */
#define PPS_TC2WO1G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC2WO1G2R) Register Mask  */


/* -------- PPS_TC2WO1G4R : (PPS Offset: 0xF8) (R/W 32)  -------- */
#define PPS_TC2WO1G4R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC2WO1G4R)   Reset Value */

#define PPS_TC2WO1G4R_TC2WO1G4_Pos            _UINT32_(0)                                          /* (PPS_TC2WO1G4R) TC2/WO1G4 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_Msk            (_UINT32_(0x1F) << PPS_TC2WO1G4R_TC2WO1G4_Pos)       /* (PPS_TC2WO1G4R) TC2/WO1G4 Mask */
#define PPS_TC2WO1G4R_TC2WO1G4(value)         (PPS_TC2WO1G4R_TC2WO1G4_Msk & (_UINT32_(value) << PPS_TC2WO1G4R_TC2WO1G4_Pos)) /* Assignment of value for TC2WO1G4 in the PPS_TC2WO1G4R register */
#define   PPS_TC2WO1G4R_TC2WO1G4_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC2WO1G4R) OFF  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA3_Val     _UINT32_(0x1)                                        /* (PPS_TC2WO1G4R) RPA3  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA9_Val     _UINT32_(0x2)                                        /* (PPS_TC2WO1G4R) RPA9  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA14_Val    _UINT32_(0x3)                                        /* (PPS_TC2WO1G4R) RPA14  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPB3_Val     _UINT32_(0x4)                                        /* (PPS_TC2WO1G4R) RPB3  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPC9_Val     _UINT32_(0x5)                                        /* (PPS_TC2WO1G4R) RPC9  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPD3_Val     _UINT32_(0x6)                                        /* (PPS_TC2WO1G4R) RPD3  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPE3_Val     _UINT32_(0x7)                                        /* (PPS_TC2WO1G4R) RPE3  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA0_Val     _UINT32_(0x8)                                        /* (PPS_TC2WO1G4R) RPA0  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPB4_Val     _UINT32_(0x9)                                        /* (PPS_TC2WO1G4R) RPB4  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPC7_Val     _UINT32_(0xA)                                        /* (PPS_TC2WO1G4R) RPC7  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPD7_Val     _UINT32_(0xB)                                        /* (PPS_TC2WO1G4R) RPD7  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPE1_Val     _UINT32_(0xC)                                        /* (PPS_TC2WO1G4R) RPE1  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA6_Val     _UINT32_(0xD)                                        /* (PPS_TC2WO1G4R) RPA6  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA10_Val    _UINT32_(0xE)                                        /* (PPS_TC2WO1G4R) RPA10  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPB7_Val     _UINT32_(0xF)                                        /* (PPS_TC2WO1G4R) RPB7  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPB11_Val    _UINT32_(0x10)                                       /* (PPS_TC2WO1G4R) RPB11  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA1_Val     _UINT32_(0x11)                                       /* (PPS_TC2WO1G4R) RPA1  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA5_Val     _UINT32_(0x12)                                       /* (PPS_TC2WO1G4R) RPA5  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA13_Val    _UINT32_(0x13)                                       /* (PPS_TC2WO1G4R) RPA13  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPB2_Val     _UINT32_(0x14)                                       /* (PPS_TC2WO1G4R) RPB2  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPB6_Val     _UINT32_(0x15)                                       /* (PPS_TC2WO1G4R) RPB6  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPB10_Val    _UINT32_(0x16)                                       /* (PPS_TC2WO1G4R) RPB10  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA8_Val     _UINT32_(0x17)                                       /* (PPS_TC2WO1G4R) RPA8  */
#define   PPS_TC2WO1G4R_TC2WO1G4_RPA2_Val     _UINT32_(0x18)                                       /* (PPS_TC2WO1G4R) RPA2  */
#define PPS_TC2WO1G4R_TC2WO1G4_OFF            (PPS_TC2WO1G4R_TC2WO1G4_OFF_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) OFF Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA3           (PPS_TC2WO1G4R_TC2WO1G4_RPA3_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA3 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA9           (PPS_TC2WO1G4R_TC2WO1G4_RPA9_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA9 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA14          (PPS_TC2WO1G4R_TC2WO1G4_RPA14_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA14 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPB3           (PPS_TC2WO1G4R_TC2WO1G4_RPB3_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPB3 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPC9           (PPS_TC2WO1G4R_TC2WO1G4_RPC9_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPC9 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPD3           (PPS_TC2WO1G4R_TC2WO1G4_RPD3_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPD3 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPE3           (PPS_TC2WO1G4R_TC2WO1G4_RPE3_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPE3 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA0           (PPS_TC2WO1G4R_TC2WO1G4_RPA0_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA0 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPB4           (PPS_TC2WO1G4R_TC2WO1G4_RPB4_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPB4 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPC7           (PPS_TC2WO1G4R_TC2WO1G4_RPC7_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPC7 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPD7           (PPS_TC2WO1G4R_TC2WO1G4_RPD7_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPD7 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPE1           (PPS_TC2WO1G4R_TC2WO1G4_RPE1_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPE1 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA6           (PPS_TC2WO1G4R_TC2WO1G4_RPA6_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA6 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA10          (PPS_TC2WO1G4R_TC2WO1G4_RPA10_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA10 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPB7           (PPS_TC2WO1G4R_TC2WO1G4_RPB7_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPB7 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPB11          (PPS_TC2WO1G4R_TC2WO1G4_RPB11_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPB11 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA1           (PPS_TC2WO1G4R_TC2WO1G4_RPA1_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA1 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA5           (PPS_TC2WO1G4R_TC2WO1G4_RPA5_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA5 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA13          (PPS_TC2WO1G4R_TC2WO1G4_RPA13_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA13 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPB2           (PPS_TC2WO1G4R_TC2WO1G4_RPB2_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPB2 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPB6           (PPS_TC2WO1G4R_TC2WO1G4_RPB6_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPB6 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPB10          (PPS_TC2WO1G4R_TC2WO1G4_RPB10_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPB10 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA8           (PPS_TC2WO1G4R_TC2WO1G4_RPA8_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA8 Position */
#define PPS_TC2WO1G4R_TC2WO1G4_RPA2           (PPS_TC2WO1G4R_TC2WO1G4_RPA2_Val << PPS_TC2WO1G4R_TC2WO1G4_Pos) /* (PPS_TC2WO1G4R) RPA2 Position */
#define PPS_TC2WO1G4R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC2WO1G4R) Register Mask  */


/* -------- PPS_TC3WO0G1R : (PPS Offset: 0xFC) (R/W 32)  -------- */
#define PPS_TC3WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC3WO0G1R)   Reset Value */

#define PPS_TC3WO0G1R_TC3WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC3WO0G1R) TC3/WO0G1 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC3WO0G1R_TC3WO0G1_Pos)       /* (PPS_TC3WO0G1R) TC3/WO0G1 Mask */
#define PPS_TC3WO0G1R_TC3WO0G1(value)         (PPS_TC3WO0G1R_TC3WO0G1_Msk & (_UINT32_(value) << PPS_TC3WO0G1R_TC3WO0G1_Pos)) /* Assignment of value for TC3WO0G1 in the PPS_TC3WO0G1R register */
#define   PPS_TC3WO0G1R_TC3WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC3WO0G1R) OFF  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC3WO0G1R) RPA0  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC3WO0G1R) RPA6  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC3WO0G1R) RPA11  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC3WO0G1R) RPB0  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC3WO0G1R) RPB6  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC3WO0G1R) RPB11  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC3WO0G1R) RPC0  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC3WO0G1R) RPD6  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC3WO0G1R) RPE0  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC3WO0G1R) RPE6  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC3WO0G1R) RPB1  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC3WO0G1R) RPC9  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC3WO0G1R) RPD3  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC3WO0G1R) RPE4  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC3WO0G1R) RPA3  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC3WO0G1R) RPA7  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC3WO0G1R) RPB4  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC3WO0G1R) RPB8  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC3WO0G1R) RPB12  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC3WO0G1R) RPA2  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC3WO0G1R) RPA10  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC3WO0G1R) RPA14  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC3WO0G1R) RPB3  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC3WO0G1R) RPB7  */
#define   PPS_TC3WO0G1R_TC3WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC3WO0G1R) RPA9  */
#define PPS_TC3WO0G1R_TC3WO0G1_OFF            (PPS_TC3WO0G1R_TC3WO0G1_OFF_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) OFF Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA0           (PPS_TC3WO0G1R_TC3WO0G1_RPA0_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA0 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA6           (PPS_TC3WO0G1R_TC3WO0G1_RPA6_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA6 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA11          (PPS_TC3WO0G1R_TC3WO0G1_RPA11_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA11 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB0           (PPS_TC3WO0G1R_TC3WO0G1_RPB0_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB0 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB6           (PPS_TC3WO0G1R_TC3WO0G1_RPB6_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB6 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB11          (PPS_TC3WO0G1R_TC3WO0G1_RPB11_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB11 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPC0           (PPS_TC3WO0G1R_TC3WO0G1_RPC0_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPC0 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPD6           (PPS_TC3WO0G1R_TC3WO0G1_RPD6_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPD6 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPE0           (PPS_TC3WO0G1R_TC3WO0G1_RPE0_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPE0 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPE6           (PPS_TC3WO0G1R_TC3WO0G1_RPE6_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPE6 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB1           (PPS_TC3WO0G1R_TC3WO0G1_RPB1_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB1 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPC9           (PPS_TC3WO0G1R_TC3WO0G1_RPC9_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPC9 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPD3           (PPS_TC3WO0G1R_TC3WO0G1_RPD3_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPD3 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPE4           (PPS_TC3WO0G1R_TC3WO0G1_RPE4_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPE4 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA3           (PPS_TC3WO0G1R_TC3WO0G1_RPA3_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA3 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA7           (PPS_TC3WO0G1R_TC3WO0G1_RPA7_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA7 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB4           (PPS_TC3WO0G1R_TC3WO0G1_RPB4_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB4 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB8           (PPS_TC3WO0G1R_TC3WO0G1_RPB8_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB8 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB12          (PPS_TC3WO0G1R_TC3WO0G1_RPB12_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB12 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA2           (PPS_TC3WO0G1R_TC3WO0G1_RPA2_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA2 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA10          (PPS_TC3WO0G1R_TC3WO0G1_RPA10_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA10 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA14          (PPS_TC3WO0G1R_TC3WO0G1_RPA14_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA14 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB3           (PPS_TC3WO0G1R_TC3WO0G1_RPB3_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB3 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPB7           (PPS_TC3WO0G1R_TC3WO0G1_RPB7_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPB7 Position */
#define PPS_TC3WO0G1R_TC3WO0G1_RPA9           (PPS_TC3WO0G1R_TC3WO0G1_RPA9_Val << PPS_TC3WO0G1R_TC3WO0G1_Pos) /* (PPS_TC3WO0G1R) RPA9 Position */
#define PPS_TC3WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC3WO0G1R) Register Mask  */


/* -------- PPS_TC3WO0G3R : (PPS Offset: 0x100) (R/W 32)  -------- */
#define PPS_TC3WO0G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC3WO0G3R)   Reset Value */

#define PPS_TC3WO0G3R_TC3WO0G3_Pos            _UINT32_(0)                                          /* (PPS_TC3WO0G3R) TC3/WO0G3 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_Msk            (_UINT32_(0x1F) << PPS_TC3WO0G3R_TC3WO0G3_Pos)       /* (PPS_TC3WO0G3R) TC3/WO0G3 Mask */
#define PPS_TC3WO0G3R_TC3WO0G3(value)         (PPS_TC3WO0G3R_TC3WO0G3_Msk & (_UINT32_(value) << PPS_TC3WO0G3R_TC3WO0G3_Pos)) /* Assignment of value for TC3WO0G3 in the PPS_TC3WO0G3R register */
#define   PPS_TC3WO0G3R_TC3WO0G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC3WO0G3R) OFF  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC3WO0G3R) RPA2  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC3WO0G3R) RPA8  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC3WO0G3R) RPA13  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC3WO0G3R) RPB2  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC3WO0G3R) RPB8  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC3WO0G3R) RPB13  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC3WO0G3R) RPC8  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC3WO0G3R) RPD2  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC3WO0G3R) RPE2  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC3WO0G3R) RPA4  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC3WO0G3R) RPB3  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC3WO0G3R) RPC1  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC3WO0G3R) RPD6  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC3WO0G3R) RPE0  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC3WO0G3R) RPA5  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC3WO0G3R) RPA9  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC3WO0G3R) RPB6  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC3WO0G3R) RPB10  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC3WO0G3R) RPA0  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC3WO0G3R) RPB1  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC3WO0G3R) RPB5  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC3WO0G3R) RPB9  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC3WO0G3R) RPA1  */
#define   PPS_TC3WO0G3R_TC3WO0G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC3WO0G3R) RPA12  */
#define PPS_TC3WO0G3R_TC3WO0G3_OFF            (PPS_TC3WO0G3R_TC3WO0G3_OFF_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) OFF Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA2           (PPS_TC3WO0G3R_TC3WO0G3_RPA2_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA2 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA8           (PPS_TC3WO0G3R_TC3WO0G3_RPA8_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA8 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA13          (PPS_TC3WO0G3R_TC3WO0G3_RPA13_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA13 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB2           (PPS_TC3WO0G3R_TC3WO0G3_RPB2_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB2 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB8           (PPS_TC3WO0G3R_TC3WO0G3_RPB8_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB8 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB13          (PPS_TC3WO0G3R_TC3WO0G3_RPB13_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB13 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPC8           (PPS_TC3WO0G3R_TC3WO0G3_RPC8_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPC8 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPD2           (PPS_TC3WO0G3R_TC3WO0G3_RPD2_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPD2 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPE2           (PPS_TC3WO0G3R_TC3WO0G3_RPE2_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPE2 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA4           (PPS_TC3WO0G3R_TC3WO0G3_RPA4_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA4 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB3           (PPS_TC3WO0G3R_TC3WO0G3_RPB3_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB3 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPC1           (PPS_TC3WO0G3R_TC3WO0G3_RPC1_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPC1 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPD6           (PPS_TC3WO0G3R_TC3WO0G3_RPD6_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPD6 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPE0           (PPS_TC3WO0G3R_TC3WO0G3_RPE0_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPE0 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA5           (PPS_TC3WO0G3R_TC3WO0G3_RPA5_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA5 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA9           (PPS_TC3WO0G3R_TC3WO0G3_RPA9_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA9 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB6           (PPS_TC3WO0G3R_TC3WO0G3_RPB6_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB6 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB10          (PPS_TC3WO0G3R_TC3WO0G3_RPB10_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB10 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA0           (PPS_TC3WO0G3R_TC3WO0G3_RPA0_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA0 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB1           (PPS_TC3WO0G3R_TC3WO0G3_RPB1_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB1 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB5           (PPS_TC3WO0G3R_TC3WO0G3_RPB5_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB5 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPB9           (PPS_TC3WO0G3R_TC3WO0G3_RPB9_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPB9 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA1           (PPS_TC3WO0G3R_TC3WO0G3_RPA1_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA1 Position */
#define PPS_TC3WO0G3R_TC3WO0G3_RPA12          (PPS_TC3WO0G3R_TC3WO0G3_RPA12_Val << PPS_TC3WO0G3R_TC3WO0G3_Pos) /* (PPS_TC3WO0G3R) RPA12 Position */
#define PPS_TC3WO0G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC3WO0G3R) Register Mask  */


/* -------- PPS_TC3WO1G2R : (PPS Offset: 0x104) (R/W 32)  -------- */
#define PPS_TC3WO1G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC3WO1G2R)   Reset Value */

#define PPS_TC3WO1G2R_TC3WO1G2_Pos            _UINT32_(0)                                          /* (PPS_TC3WO1G2R) TC3/WO1G2 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_Msk            (_UINT32_(0x1F) << PPS_TC3WO1G2R_TC3WO1G2_Pos)       /* (PPS_TC3WO1G2R) TC3/WO1G2 Mask */
#define PPS_TC3WO1G2R_TC3WO1G2(value)         (PPS_TC3WO1G2R_TC3WO1G2_Msk & (_UINT32_(value) << PPS_TC3WO1G2R_TC3WO1G2_Pos)) /* Assignment of value for TC3WO1G2 in the PPS_TC3WO1G2R register */
#define   PPS_TC3WO1G2R_TC3WO1G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC3WO1G2R) OFF  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC3WO1G2R) RPA1  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC3WO1G2R) RPA7  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC3WO1G2R) RPA12  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC3WO1G2R) RPB1  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC3WO1G2R) RPB7  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC3WO1G2R) RPC1  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC3WO1G2R) RPC7  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC3WO1G2R) RPD7  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC3WO1G2R) RPE1  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC3WO1G2R) RPA3  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC3WO1G2R) RPB2  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC3WO1G2R) RPC0  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC3WO1G2R) RPD4  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC3WO1G2R) RPE6  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC3WO1G2R) RPA4  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC3WO1G2R) RPA8  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC3WO1G2R) RPB12  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC3WO1G2R) RPB5  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC3WO1G2R) RPB9  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC3WO1G2R) RPB13  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC3WO1G2R) RPB0  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC3WO1G2R) RPB4  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC3WO1G2R) RPB8  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC3WO1G2R) RPA0  */
#define   PPS_TC3WO1G2R_TC3WO1G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC3WO1G2R) RPA11  */
#define PPS_TC3WO1G2R_TC3WO1G2_OFF            (PPS_TC3WO1G2R_TC3WO1G2_OFF_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) OFF Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPA1           (PPS_TC3WO1G2R_TC3WO1G2_RPA1_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPA1 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPA7           (PPS_TC3WO1G2R_TC3WO1G2_RPA7_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPA7 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPA12          (PPS_TC3WO1G2R_TC3WO1G2_RPA12_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPA12 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB1           (PPS_TC3WO1G2R_TC3WO1G2_RPB1_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB1 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB7           (PPS_TC3WO1G2R_TC3WO1G2_RPB7_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB7 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPC1           (PPS_TC3WO1G2R_TC3WO1G2_RPC1_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPC1 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPC7           (PPS_TC3WO1G2R_TC3WO1G2_RPC7_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPC7 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPD7           (PPS_TC3WO1G2R_TC3WO1G2_RPD7_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPD7 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPE1           (PPS_TC3WO1G2R_TC3WO1G2_RPE1_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPE1 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPA3           (PPS_TC3WO1G2R_TC3WO1G2_RPA3_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPA3 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB2           (PPS_TC3WO1G2R_TC3WO1G2_RPB2_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB2 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPC0           (PPS_TC3WO1G2R_TC3WO1G2_RPC0_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPC0 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPD4           (PPS_TC3WO1G2R_TC3WO1G2_RPD4_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPD4 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPE6           (PPS_TC3WO1G2R_TC3WO1G2_RPE6_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPE6 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPA4           (PPS_TC3WO1G2R_TC3WO1G2_RPA4_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPA4 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPA8           (PPS_TC3WO1G2R_TC3WO1G2_RPA8_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPA8 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB12          (PPS_TC3WO1G2R_TC3WO1G2_RPB12_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB12 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB5           (PPS_TC3WO1G2R_TC3WO1G2_RPB5_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB5 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB9           (PPS_TC3WO1G2R_TC3WO1G2_RPB9_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB9 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB13          (PPS_TC3WO1G2R_TC3WO1G2_RPB13_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB13 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB0           (PPS_TC3WO1G2R_TC3WO1G2_RPB0_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB0 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB4           (PPS_TC3WO1G2R_TC3WO1G2_RPB4_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB4 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPB8           (PPS_TC3WO1G2R_TC3WO1G2_RPB8_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPB8 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPA0           (PPS_TC3WO1G2R_TC3WO1G2_RPA0_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPA0 Position */
#define PPS_TC3WO1G2R_TC3WO1G2_RPA11          (PPS_TC3WO1G2R_TC3WO1G2_RPA11_Val << PPS_TC3WO1G2R_TC3WO1G2_Pos) /* (PPS_TC3WO1G2R) RPA11 Position */
#define PPS_TC3WO1G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC3WO1G2R) Register Mask  */


/* -------- PPS_TC3WO1G4R : (PPS Offset: 0x108) (R/W 32)  -------- */
#define PPS_TC3WO1G4R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC3WO1G4R)   Reset Value */

#define PPS_TC3WO1G4R_TC3WO1G4_Pos            _UINT32_(0)                                          /* (PPS_TC3WO1G4R) TC3/WO1G4 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_Msk            (_UINT32_(0x1F) << PPS_TC3WO1G4R_TC3WO1G4_Pos)       /* (PPS_TC3WO1G4R) TC3/WO1G4 Mask */
#define PPS_TC3WO1G4R_TC3WO1G4(value)         (PPS_TC3WO1G4R_TC3WO1G4_Msk & (_UINT32_(value) << PPS_TC3WO1G4R_TC3WO1G4_Pos)) /* Assignment of value for TC3WO1G4 in the PPS_TC3WO1G4R register */
#define   PPS_TC3WO1G4R_TC3WO1G4_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC3WO1G4R) OFF  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA3_Val     _UINT32_(0x1)                                        /* (PPS_TC3WO1G4R) RPA3  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA9_Val     _UINT32_(0x2)                                        /* (PPS_TC3WO1G4R) RPA9  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA14_Val    _UINT32_(0x3)                                        /* (PPS_TC3WO1G4R) RPA14  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPB3_Val     _UINT32_(0x4)                                        /* (PPS_TC3WO1G4R) RPB3  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPC9_Val     _UINT32_(0x5)                                        /* (PPS_TC3WO1G4R) RPC9  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPD3_Val     _UINT32_(0x6)                                        /* (PPS_TC3WO1G4R) RPD3  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPE3_Val     _UINT32_(0x7)                                        /* (PPS_TC3WO1G4R) RPE3  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA0_Val     _UINT32_(0x8)                                        /* (PPS_TC3WO1G4R) RPA0  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPB4_Val     _UINT32_(0x9)                                        /* (PPS_TC3WO1G4R) RPB4  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPC7_Val     _UINT32_(0xA)                                        /* (PPS_TC3WO1G4R) RPC7  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPD7_Val     _UINT32_(0xB)                                        /* (PPS_TC3WO1G4R) RPD7  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPE1_Val     _UINT32_(0xC)                                        /* (PPS_TC3WO1G4R) RPE1  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA6_Val     _UINT32_(0xD)                                        /* (PPS_TC3WO1G4R) RPA6  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA10_Val    _UINT32_(0xE)                                        /* (PPS_TC3WO1G4R) RPA10  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPB7_Val     _UINT32_(0xF)                                        /* (PPS_TC3WO1G4R) RPB7  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPB11_Val    _UINT32_(0x10)                                       /* (PPS_TC3WO1G4R) RPB11  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA1_Val     _UINT32_(0x11)                                       /* (PPS_TC3WO1G4R) RPA1  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA5_Val     _UINT32_(0x12)                                       /* (PPS_TC3WO1G4R) RPA5  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA13_Val    _UINT32_(0x13)                                       /* (PPS_TC3WO1G4R) RPA13  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPB2_Val     _UINT32_(0x14)                                       /* (PPS_TC3WO1G4R) RPB2  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPB6_Val     _UINT32_(0x15)                                       /* (PPS_TC3WO1G4R) RPB6  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPB10_Val    _UINT32_(0x16)                                       /* (PPS_TC3WO1G4R) RPB10  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA8_Val     _UINT32_(0x17)                                       /* (PPS_TC3WO1G4R) RPA8  */
#define   PPS_TC3WO1G4R_TC3WO1G4_RPA2_Val     _UINT32_(0x18)                                       /* (PPS_TC3WO1G4R) RPA2  */
#define PPS_TC3WO1G4R_TC3WO1G4_OFF            (PPS_TC3WO1G4R_TC3WO1G4_OFF_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) OFF Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA3           (PPS_TC3WO1G4R_TC3WO1G4_RPA3_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA3 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA9           (PPS_TC3WO1G4R_TC3WO1G4_RPA9_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA9 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA14          (PPS_TC3WO1G4R_TC3WO1G4_RPA14_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA14 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPB3           (PPS_TC3WO1G4R_TC3WO1G4_RPB3_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPB3 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPC9           (PPS_TC3WO1G4R_TC3WO1G4_RPC9_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPC9 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPD3           (PPS_TC3WO1G4R_TC3WO1G4_RPD3_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPD3 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPE3           (PPS_TC3WO1G4R_TC3WO1G4_RPE3_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPE3 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA0           (PPS_TC3WO1G4R_TC3WO1G4_RPA0_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA0 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPB4           (PPS_TC3WO1G4R_TC3WO1G4_RPB4_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPB4 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPC7           (PPS_TC3WO1G4R_TC3WO1G4_RPC7_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPC7 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPD7           (PPS_TC3WO1G4R_TC3WO1G4_RPD7_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPD7 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPE1           (PPS_TC3WO1G4R_TC3WO1G4_RPE1_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPE1 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA6           (PPS_TC3WO1G4R_TC3WO1G4_RPA6_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA6 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA10          (PPS_TC3WO1G4R_TC3WO1G4_RPA10_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA10 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPB7           (PPS_TC3WO1G4R_TC3WO1G4_RPB7_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPB7 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPB11          (PPS_TC3WO1G4R_TC3WO1G4_RPB11_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPB11 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA1           (PPS_TC3WO1G4R_TC3WO1G4_RPA1_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA1 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA5           (PPS_TC3WO1G4R_TC3WO1G4_RPA5_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA5 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA13          (PPS_TC3WO1G4R_TC3WO1G4_RPA13_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA13 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPB2           (PPS_TC3WO1G4R_TC3WO1G4_RPB2_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPB2 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPB6           (PPS_TC3WO1G4R_TC3WO1G4_RPB6_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPB6 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPB10          (PPS_TC3WO1G4R_TC3WO1G4_RPB10_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPB10 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA8           (PPS_TC3WO1G4R_TC3WO1G4_RPA8_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA8 Position */
#define PPS_TC3WO1G4R_TC3WO1G4_RPA2           (PPS_TC3WO1G4R_TC3WO1G4_RPA2_Val << PPS_TC3WO1G4R_TC3WO1G4_Pos) /* (PPS_TC3WO1G4R) RPA2 Position */
#define PPS_TC3WO1G4R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC3WO1G4R) Register Mask  */


/* -------- PPS_TC4WO0G1R : (PPS Offset: 0x10C) (R/W 32)  -------- */
#define PPS_TC4WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC4WO0G1R)   Reset Value */

#define PPS_TC4WO0G1R_TC4WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC4WO0G1R) TC4/WO0G1 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC4WO0G1R_TC4WO0G1_Pos)       /* (PPS_TC4WO0G1R) TC4/WO0G1 Mask */
#define PPS_TC4WO0G1R_TC4WO0G1(value)         (PPS_TC4WO0G1R_TC4WO0G1_Msk & (_UINT32_(value) << PPS_TC4WO0G1R_TC4WO0G1_Pos)) /* Assignment of value for TC4WO0G1 in the PPS_TC4WO0G1R register */
#define   PPS_TC4WO0G1R_TC4WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC4WO0G1R) OFF  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC4WO0G1R) RPA0  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC4WO0G1R) RPA6  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC4WO0G1R) RPA11  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC4WO0G1R) RPB0  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC4WO0G1R) RPB6  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC4WO0G1R) RPB11  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC4WO0G1R) RPC0  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC4WO0G1R) RPD6  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC4WO0G1R) RPE0  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC4WO0G1R) RPE6  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC4WO0G1R) RPB1  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC4WO0G1R) RPC9  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC4WO0G1R) RPD3  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC4WO0G1R) RPE4  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC4WO0G1R) RPA3  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC4WO0G1R) RPA7  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC4WO0G1R) RPB4  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC4WO0G1R) RPB8  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC4WO0G1R) RPB12  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC4WO0G1R) RPA2  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC4WO0G1R) RPA10  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC4WO0G1R) RPA14  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC4WO0G1R) RPB3  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC4WO0G1R) RPB7  */
#define   PPS_TC4WO0G1R_TC4WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC4WO0G1R) RPA9  */
#define PPS_TC4WO0G1R_TC4WO0G1_OFF            (PPS_TC4WO0G1R_TC4WO0G1_OFF_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) OFF Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA0           (PPS_TC4WO0G1R_TC4WO0G1_RPA0_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA0 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA6           (PPS_TC4WO0G1R_TC4WO0G1_RPA6_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA6 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA11          (PPS_TC4WO0G1R_TC4WO0G1_RPA11_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA11 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB0           (PPS_TC4WO0G1R_TC4WO0G1_RPB0_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB0 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB6           (PPS_TC4WO0G1R_TC4WO0G1_RPB6_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB6 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB11          (PPS_TC4WO0G1R_TC4WO0G1_RPB11_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB11 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPC0           (PPS_TC4WO0G1R_TC4WO0G1_RPC0_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPC0 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPD6           (PPS_TC4WO0G1R_TC4WO0G1_RPD6_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPD6 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPE0           (PPS_TC4WO0G1R_TC4WO0G1_RPE0_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPE0 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPE6           (PPS_TC4WO0G1R_TC4WO0G1_RPE6_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPE6 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB1           (PPS_TC4WO0G1R_TC4WO0G1_RPB1_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB1 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPC9           (PPS_TC4WO0G1R_TC4WO0G1_RPC9_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPC9 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPD3           (PPS_TC4WO0G1R_TC4WO0G1_RPD3_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPD3 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPE4           (PPS_TC4WO0G1R_TC4WO0G1_RPE4_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPE4 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA3           (PPS_TC4WO0G1R_TC4WO0G1_RPA3_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA3 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA7           (PPS_TC4WO0G1R_TC4WO0G1_RPA7_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA7 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB4           (PPS_TC4WO0G1R_TC4WO0G1_RPB4_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB4 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB8           (PPS_TC4WO0G1R_TC4WO0G1_RPB8_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB8 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB12          (PPS_TC4WO0G1R_TC4WO0G1_RPB12_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB12 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA2           (PPS_TC4WO0G1R_TC4WO0G1_RPA2_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA2 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA10          (PPS_TC4WO0G1R_TC4WO0G1_RPA10_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA10 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA14          (PPS_TC4WO0G1R_TC4WO0G1_RPA14_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA14 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB3           (PPS_TC4WO0G1R_TC4WO0G1_RPB3_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB3 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPB7           (PPS_TC4WO0G1R_TC4WO0G1_RPB7_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPB7 Position */
#define PPS_TC4WO0G1R_TC4WO0G1_RPA9           (PPS_TC4WO0G1R_TC4WO0G1_RPA9_Val << PPS_TC4WO0G1R_TC4WO0G1_Pos) /* (PPS_TC4WO0G1R) RPA9 Position */
#define PPS_TC4WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC4WO0G1R) Register Mask  */


/* -------- PPS_TC4WO0G3R : (PPS Offset: 0x110) (R/W 32)  -------- */
#define PPS_TC4WO0G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC4WO0G3R)   Reset Value */

#define PPS_TC4WO0G3R_TC4WO0G3_Pos            _UINT32_(0)                                          /* (PPS_TC4WO0G3R) TC4/WO0G3 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_Msk            (_UINT32_(0x1F) << PPS_TC4WO0G3R_TC4WO0G3_Pos)       /* (PPS_TC4WO0G3R) TC4/WO0G3 Mask */
#define PPS_TC4WO0G3R_TC4WO0G3(value)         (PPS_TC4WO0G3R_TC4WO0G3_Msk & (_UINT32_(value) << PPS_TC4WO0G3R_TC4WO0G3_Pos)) /* Assignment of value for TC4WO0G3 in the PPS_TC4WO0G3R register */
#define   PPS_TC4WO0G3R_TC4WO0G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC4WO0G3R) OFF  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC4WO0G3R) RPA2  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC4WO0G3R) RPA8  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC4WO0G3R) RPA13  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC4WO0G3R) RPB2  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC4WO0G3R) RPB8  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC4WO0G3R) RPB13  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC4WO0G3R) RPC8  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC4WO0G3R) RPD2  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC4WO0G3R) RPE2  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC4WO0G3R) RPA4  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC4WO0G3R) RPB3  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC4WO0G3R) RPC1  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC4WO0G3R) RPD6  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC4WO0G3R) RPE0  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC4WO0G3R) RPA5  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC4WO0G3R) RPA9  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC4WO0G3R) RPB6  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC4WO0G3R) RPB10  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC4WO0G3R) RPA0  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC4WO0G3R) RPB1  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC4WO0G3R) RPB5  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC4WO0G3R) RPB9  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC4WO0G3R) RPA1  */
#define   PPS_TC4WO0G3R_TC4WO0G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC4WO0G3R) RPA12  */
#define PPS_TC4WO0G3R_TC4WO0G3_OFF            (PPS_TC4WO0G3R_TC4WO0G3_OFF_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) OFF Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA2           (PPS_TC4WO0G3R_TC4WO0G3_RPA2_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA2 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA8           (PPS_TC4WO0G3R_TC4WO0G3_RPA8_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA8 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA13          (PPS_TC4WO0G3R_TC4WO0G3_RPA13_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA13 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB2           (PPS_TC4WO0G3R_TC4WO0G3_RPB2_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB2 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB8           (PPS_TC4WO0G3R_TC4WO0G3_RPB8_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB8 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB13          (PPS_TC4WO0G3R_TC4WO0G3_RPB13_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB13 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPC8           (PPS_TC4WO0G3R_TC4WO0G3_RPC8_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPC8 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPD2           (PPS_TC4WO0G3R_TC4WO0G3_RPD2_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPD2 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPE2           (PPS_TC4WO0G3R_TC4WO0G3_RPE2_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPE2 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA4           (PPS_TC4WO0G3R_TC4WO0G3_RPA4_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA4 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB3           (PPS_TC4WO0G3R_TC4WO0G3_RPB3_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB3 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPC1           (PPS_TC4WO0G3R_TC4WO0G3_RPC1_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPC1 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPD6           (PPS_TC4WO0G3R_TC4WO0G3_RPD6_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPD6 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPE0           (PPS_TC4WO0G3R_TC4WO0G3_RPE0_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPE0 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA5           (PPS_TC4WO0G3R_TC4WO0G3_RPA5_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA5 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA9           (PPS_TC4WO0G3R_TC4WO0G3_RPA9_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA9 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB6           (PPS_TC4WO0G3R_TC4WO0G3_RPB6_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB6 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB10          (PPS_TC4WO0G3R_TC4WO0G3_RPB10_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB10 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA0           (PPS_TC4WO0G3R_TC4WO0G3_RPA0_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA0 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB1           (PPS_TC4WO0G3R_TC4WO0G3_RPB1_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB1 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB5           (PPS_TC4WO0G3R_TC4WO0G3_RPB5_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB5 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPB9           (PPS_TC4WO0G3R_TC4WO0G3_RPB9_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPB9 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA1           (PPS_TC4WO0G3R_TC4WO0G3_RPA1_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA1 Position */
#define PPS_TC4WO0G3R_TC4WO0G3_RPA12          (PPS_TC4WO0G3R_TC4WO0G3_RPA12_Val << PPS_TC4WO0G3R_TC4WO0G3_Pos) /* (PPS_TC4WO0G3R) RPA12 Position */
#define PPS_TC4WO0G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC4WO0G3R) Register Mask  */


/* -------- PPS_TC4WO1G2R : (PPS Offset: 0x114) (R/W 32)  -------- */
#define PPS_TC4WO1G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC4WO1G2R)   Reset Value */

#define PPS_TC4WO1G2R_TC4WO1G2_Pos            _UINT32_(0)                                          /* (PPS_TC4WO1G2R) TC4/WO1G2 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_Msk            (_UINT32_(0x1F) << PPS_TC4WO1G2R_TC4WO1G2_Pos)       /* (PPS_TC4WO1G2R) TC4/WO1G2 Mask */
#define PPS_TC4WO1G2R_TC4WO1G2(value)         (PPS_TC4WO1G2R_TC4WO1G2_Msk & (_UINT32_(value) << PPS_TC4WO1G2R_TC4WO1G2_Pos)) /* Assignment of value for TC4WO1G2 in the PPS_TC4WO1G2R register */
#define   PPS_TC4WO1G2R_TC4WO1G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC4WO1G2R) OFF  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC4WO1G2R) RPA1  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC4WO1G2R) RPA7  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC4WO1G2R) RPA12  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC4WO1G2R) RPB1  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC4WO1G2R) RPB7  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC4WO1G2R) RPC1  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC4WO1G2R) RPC7  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC4WO1G2R) RPD7  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC4WO1G2R) RPE1  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC4WO1G2R) RPA3  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC4WO1G2R) RPB2  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC4WO1G2R) RPC0  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC4WO1G2R) RPD4  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC4WO1G2R) RPE6  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC4WO1G2R) RPA4  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC4WO1G2R) RPA8  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC4WO1G2R) RPB12  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC4WO1G2R) RPB5  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC4WO1G2R) RPB9  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC4WO1G2R) RPB13  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC4WO1G2R) RPB0  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC4WO1G2R) RPB4  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC4WO1G2R) RPB8  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC4WO1G2R) RPA0  */
#define   PPS_TC4WO1G2R_TC4WO1G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC4WO1G2R) RPA11  */
#define PPS_TC4WO1G2R_TC4WO1G2_OFF            (PPS_TC4WO1G2R_TC4WO1G2_OFF_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) OFF Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPA1           (PPS_TC4WO1G2R_TC4WO1G2_RPA1_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPA1 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPA7           (PPS_TC4WO1G2R_TC4WO1G2_RPA7_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPA7 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPA12          (PPS_TC4WO1G2R_TC4WO1G2_RPA12_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPA12 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB1           (PPS_TC4WO1G2R_TC4WO1G2_RPB1_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB1 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB7           (PPS_TC4WO1G2R_TC4WO1G2_RPB7_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB7 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPC1           (PPS_TC4WO1G2R_TC4WO1G2_RPC1_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPC1 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPC7           (PPS_TC4WO1G2R_TC4WO1G2_RPC7_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPC7 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPD7           (PPS_TC4WO1G2R_TC4WO1G2_RPD7_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPD7 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPE1           (PPS_TC4WO1G2R_TC4WO1G2_RPE1_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPE1 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPA3           (PPS_TC4WO1G2R_TC4WO1G2_RPA3_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPA3 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB2           (PPS_TC4WO1G2R_TC4WO1G2_RPB2_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB2 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPC0           (PPS_TC4WO1G2R_TC4WO1G2_RPC0_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPC0 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPD4           (PPS_TC4WO1G2R_TC4WO1G2_RPD4_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPD4 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPE6           (PPS_TC4WO1G2R_TC4WO1G2_RPE6_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPE6 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPA4           (PPS_TC4WO1G2R_TC4WO1G2_RPA4_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPA4 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPA8           (PPS_TC4WO1G2R_TC4WO1G2_RPA8_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPA8 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB12          (PPS_TC4WO1G2R_TC4WO1G2_RPB12_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB12 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB5           (PPS_TC4WO1G2R_TC4WO1G2_RPB5_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB5 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB9           (PPS_TC4WO1G2R_TC4WO1G2_RPB9_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB9 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB13          (PPS_TC4WO1G2R_TC4WO1G2_RPB13_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB13 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB0           (PPS_TC4WO1G2R_TC4WO1G2_RPB0_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB0 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB4           (PPS_TC4WO1G2R_TC4WO1G2_RPB4_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB4 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPB8           (PPS_TC4WO1G2R_TC4WO1G2_RPB8_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPB8 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPA0           (PPS_TC4WO1G2R_TC4WO1G2_RPA0_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPA0 Position */
#define PPS_TC4WO1G2R_TC4WO1G2_RPA11          (PPS_TC4WO1G2R_TC4WO1G2_RPA11_Val << PPS_TC4WO1G2R_TC4WO1G2_Pos) /* (PPS_TC4WO1G2R) RPA11 Position */
#define PPS_TC4WO1G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC4WO1G2R) Register Mask  */


/* -------- PPS_TC4WO1G4R : (PPS Offset: 0x118) (R/W 32)  -------- */
#define PPS_TC4WO1G4R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC4WO1G4R)   Reset Value */

#define PPS_TC4WO1G4R_TC4WO1G4_Pos            _UINT32_(0)                                          /* (PPS_TC4WO1G4R) TC4/WO1G4 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_Msk            (_UINT32_(0x1F) << PPS_TC4WO1G4R_TC4WO1G4_Pos)       /* (PPS_TC4WO1G4R) TC4/WO1G4 Mask */
#define PPS_TC4WO1G4R_TC4WO1G4(value)         (PPS_TC4WO1G4R_TC4WO1G4_Msk & (_UINT32_(value) << PPS_TC4WO1G4R_TC4WO1G4_Pos)) /* Assignment of value for TC4WO1G4 in the PPS_TC4WO1G4R register */
#define   PPS_TC4WO1G4R_TC4WO1G4_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC4WO1G4R) OFF  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA3_Val     _UINT32_(0x1)                                        /* (PPS_TC4WO1G4R) RPA3  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA9_Val     _UINT32_(0x2)                                        /* (PPS_TC4WO1G4R) RPA9  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA14_Val    _UINT32_(0x3)                                        /* (PPS_TC4WO1G4R) RPA14  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPB3_Val     _UINT32_(0x4)                                        /* (PPS_TC4WO1G4R) RPB3  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPC9_Val     _UINT32_(0x5)                                        /* (PPS_TC4WO1G4R) RPC9  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPD3_Val     _UINT32_(0x6)                                        /* (PPS_TC4WO1G4R) RPD3  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPE3_Val     _UINT32_(0x7)                                        /* (PPS_TC4WO1G4R) RPE3  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA0_Val     _UINT32_(0x8)                                        /* (PPS_TC4WO1G4R) RPA0  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPB4_Val     _UINT32_(0x9)                                        /* (PPS_TC4WO1G4R) RPB4  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPC7_Val     _UINT32_(0xA)                                        /* (PPS_TC4WO1G4R) RPC7  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPD7_Val     _UINT32_(0xB)                                        /* (PPS_TC4WO1G4R) RPD7  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPE1_Val     _UINT32_(0xC)                                        /* (PPS_TC4WO1G4R) RPE1  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA6_Val     _UINT32_(0xD)                                        /* (PPS_TC4WO1G4R) RPA6  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA10_Val    _UINT32_(0xE)                                        /* (PPS_TC4WO1G4R) RPA10  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPB7_Val     _UINT32_(0xF)                                        /* (PPS_TC4WO1G4R) RPB7  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPB11_Val    _UINT32_(0x10)                                       /* (PPS_TC4WO1G4R) RPB11  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA1_Val     _UINT32_(0x11)                                       /* (PPS_TC4WO1G4R) RPA1  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA5_Val     _UINT32_(0x12)                                       /* (PPS_TC4WO1G4R) RPA5  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA13_Val    _UINT32_(0x13)                                       /* (PPS_TC4WO1G4R) RPA13  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPB2_Val     _UINT32_(0x14)                                       /* (PPS_TC4WO1G4R) RPB2  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPB6_Val     _UINT32_(0x15)                                       /* (PPS_TC4WO1G4R) RPB6  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPB10_Val    _UINT32_(0x16)                                       /* (PPS_TC4WO1G4R) RPB10  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA8_Val     _UINT32_(0x17)                                       /* (PPS_TC4WO1G4R) RPA8  */
#define   PPS_TC4WO1G4R_TC4WO1G4_RPA2_Val     _UINT32_(0x18)                                       /* (PPS_TC4WO1G4R) RPA2  */
#define PPS_TC4WO1G4R_TC4WO1G4_OFF            (PPS_TC4WO1G4R_TC4WO1G4_OFF_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) OFF Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA3           (PPS_TC4WO1G4R_TC4WO1G4_RPA3_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA3 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA9           (PPS_TC4WO1G4R_TC4WO1G4_RPA9_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA9 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA14          (PPS_TC4WO1G4R_TC4WO1G4_RPA14_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA14 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPB3           (PPS_TC4WO1G4R_TC4WO1G4_RPB3_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPB3 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPC9           (PPS_TC4WO1G4R_TC4WO1G4_RPC9_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPC9 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPD3           (PPS_TC4WO1G4R_TC4WO1G4_RPD3_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPD3 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPE3           (PPS_TC4WO1G4R_TC4WO1G4_RPE3_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPE3 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA0           (PPS_TC4WO1G4R_TC4WO1G4_RPA0_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA0 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPB4           (PPS_TC4WO1G4R_TC4WO1G4_RPB4_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPB4 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPC7           (PPS_TC4WO1G4R_TC4WO1G4_RPC7_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPC7 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPD7           (PPS_TC4WO1G4R_TC4WO1G4_RPD7_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPD7 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPE1           (PPS_TC4WO1G4R_TC4WO1G4_RPE1_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPE1 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA6           (PPS_TC4WO1G4R_TC4WO1G4_RPA6_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA6 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA10          (PPS_TC4WO1G4R_TC4WO1G4_RPA10_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA10 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPB7           (PPS_TC4WO1G4R_TC4WO1G4_RPB7_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPB7 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPB11          (PPS_TC4WO1G4R_TC4WO1G4_RPB11_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPB11 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA1           (PPS_TC4WO1G4R_TC4WO1G4_RPA1_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA1 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA5           (PPS_TC4WO1G4R_TC4WO1G4_RPA5_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA5 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA13          (PPS_TC4WO1G4R_TC4WO1G4_RPA13_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA13 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPB2           (PPS_TC4WO1G4R_TC4WO1G4_RPB2_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPB2 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPB6           (PPS_TC4WO1G4R_TC4WO1G4_RPB6_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPB6 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPB10          (PPS_TC4WO1G4R_TC4WO1G4_RPB10_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPB10 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA8           (PPS_TC4WO1G4R_TC4WO1G4_RPA8_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA8 Position */
#define PPS_TC4WO1G4R_TC4WO1G4_RPA2           (PPS_TC4WO1G4R_TC4WO1G4_RPA2_Val << PPS_TC4WO1G4R_TC4WO1G4_Pos) /* (PPS_TC4WO1G4R) RPA2 Position */
#define PPS_TC4WO1G4R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC4WO1G4R) Register Mask  */


/* -------- PPS_TC5WO0G1R : (PPS Offset: 0x11C) (R/W 32)  -------- */
#define PPS_TC5WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC5WO0G1R)   Reset Value */

#define PPS_TC5WO0G1R_TC5WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC5WO0G1R) TC5/WO0G1 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC5WO0G1R_TC5WO0G1_Pos)       /* (PPS_TC5WO0G1R) TC5/WO0G1 Mask */
#define PPS_TC5WO0G1R_TC5WO0G1(value)         (PPS_TC5WO0G1R_TC5WO0G1_Msk & (_UINT32_(value) << PPS_TC5WO0G1R_TC5WO0G1_Pos)) /* Assignment of value for TC5WO0G1 in the PPS_TC5WO0G1R register */
#define   PPS_TC5WO0G1R_TC5WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC5WO0G1R) OFF  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC5WO0G1R) RPA0  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC5WO0G1R) RPA6  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC5WO0G1R) RPA11  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC5WO0G1R) RPB0  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC5WO0G1R) RPB6  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC5WO0G1R) RPB11  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC5WO0G1R) RPC0  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC5WO0G1R) RPD6  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC5WO0G1R) RPE0  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC5WO0G1R) RPE6  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC5WO0G1R) RPB1  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC5WO0G1R) RPC9  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC5WO0G1R) RPD3  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC5WO0G1R) RPE4  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC5WO0G1R) RPA3  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC5WO0G1R) RPA7  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC5WO0G1R) RPB4  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC5WO0G1R) RPB8  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC5WO0G1R) RPB12  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC5WO0G1R) RPA2  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC5WO0G1R) RPA10  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC5WO0G1R) RPA14  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC5WO0G1R) RPB3  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC5WO0G1R) RPB7  */
#define   PPS_TC5WO0G1R_TC5WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC5WO0G1R) RPA9  */
#define PPS_TC5WO0G1R_TC5WO0G1_OFF            (PPS_TC5WO0G1R_TC5WO0G1_OFF_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) OFF Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA0           (PPS_TC5WO0G1R_TC5WO0G1_RPA0_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA0 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA6           (PPS_TC5WO0G1R_TC5WO0G1_RPA6_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA6 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA11          (PPS_TC5WO0G1R_TC5WO0G1_RPA11_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA11 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB0           (PPS_TC5WO0G1R_TC5WO0G1_RPB0_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB0 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB6           (PPS_TC5WO0G1R_TC5WO0G1_RPB6_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB6 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB11          (PPS_TC5WO0G1R_TC5WO0G1_RPB11_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB11 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPC0           (PPS_TC5WO0G1R_TC5WO0G1_RPC0_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPC0 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPD6           (PPS_TC5WO0G1R_TC5WO0G1_RPD6_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPD6 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPE0           (PPS_TC5WO0G1R_TC5WO0G1_RPE0_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPE0 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPE6           (PPS_TC5WO0G1R_TC5WO0G1_RPE6_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPE6 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB1           (PPS_TC5WO0G1R_TC5WO0G1_RPB1_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB1 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPC9           (PPS_TC5WO0G1R_TC5WO0G1_RPC9_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPC9 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPD3           (PPS_TC5WO0G1R_TC5WO0G1_RPD3_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPD3 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPE4           (PPS_TC5WO0G1R_TC5WO0G1_RPE4_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPE4 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA3           (PPS_TC5WO0G1R_TC5WO0G1_RPA3_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA3 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA7           (PPS_TC5WO0G1R_TC5WO0G1_RPA7_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA7 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB4           (PPS_TC5WO0G1R_TC5WO0G1_RPB4_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB4 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB8           (PPS_TC5WO0G1R_TC5WO0G1_RPB8_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB8 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB12          (PPS_TC5WO0G1R_TC5WO0G1_RPB12_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB12 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA2           (PPS_TC5WO0G1R_TC5WO0G1_RPA2_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA2 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA10          (PPS_TC5WO0G1R_TC5WO0G1_RPA10_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA10 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA14          (PPS_TC5WO0G1R_TC5WO0G1_RPA14_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA14 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB3           (PPS_TC5WO0G1R_TC5WO0G1_RPB3_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB3 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPB7           (PPS_TC5WO0G1R_TC5WO0G1_RPB7_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPB7 Position */
#define PPS_TC5WO0G1R_TC5WO0G1_RPA9           (PPS_TC5WO0G1R_TC5WO0G1_RPA9_Val << PPS_TC5WO0G1R_TC5WO0G1_Pos) /* (PPS_TC5WO0G1R) RPA9 Position */
#define PPS_TC5WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC5WO0G1R) Register Mask  */


/* -------- PPS_TC5WO0G3R : (PPS Offset: 0x120) (R/W 32)  -------- */
#define PPS_TC5WO0G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC5WO0G3R)   Reset Value */

#define PPS_TC5WO0G3R_TC5WO0G3_Pos            _UINT32_(0)                                          /* (PPS_TC5WO0G3R) TC5/WO0G3 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_Msk            (_UINT32_(0x1F) << PPS_TC5WO0G3R_TC5WO0G3_Pos)       /* (PPS_TC5WO0G3R) TC5/WO0G3 Mask */
#define PPS_TC5WO0G3R_TC5WO0G3(value)         (PPS_TC5WO0G3R_TC5WO0G3_Msk & (_UINT32_(value) << PPS_TC5WO0G3R_TC5WO0G3_Pos)) /* Assignment of value for TC5WO0G3 in the PPS_TC5WO0G3R register */
#define   PPS_TC5WO0G3R_TC5WO0G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC5WO0G3R) OFF  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC5WO0G3R) RPA2  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC5WO0G3R) RPA8  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC5WO0G3R) RPA13  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC5WO0G3R) RPB2  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC5WO0G3R) RPB8  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC5WO0G3R) RPB13  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC5WO0G3R) RPC8  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC5WO0G3R) RPD2  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC5WO0G3R) RPE2  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC5WO0G3R) RPA4  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC5WO0G3R) RPB3  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC5WO0G3R) RPC1  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC5WO0G3R) RPD6  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC5WO0G3R) RPE0  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC5WO0G3R) RPA5  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC5WO0G3R) RPA9  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC5WO0G3R) RPB6  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC5WO0G3R) RPB10  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC5WO0G3R) RPA0  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC5WO0G3R) RPB1  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC5WO0G3R) RPB5  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC5WO0G3R) RPB9  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC5WO0G3R) RPA1  */
#define   PPS_TC5WO0G3R_TC5WO0G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC5WO0G3R) RPA12  */
#define PPS_TC5WO0G3R_TC5WO0G3_OFF            (PPS_TC5WO0G3R_TC5WO0G3_OFF_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) OFF Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA2           (PPS_TC5WO0G3R_TC5WO0G3_RPA2_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA2 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA8           (PPS_TC5WO0G3R_TC5WO0G3_RPA8_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA8 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA13          (PPS_TC5WO0G3R_TC5WO0G3_RPA13_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA13 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB2           (PPS_TC5WO0G3R_TC5WO0G3_RPB2_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB2 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB8           (PPS_TC5WO0G3R_TC5WO0G3_RPB8_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB8 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB13          (PPS_TC5WO0G3R_TC5WO0G3_RPB13_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB13 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPC8           (PPS_TC5WO0G3R_TC5WO0G3_RPC8_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPC8 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPD2           (PPS_TC5WO0G3R_TC5WO0G3_RPD2_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPD2 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPE2           (PPS_TC5WO0G3R_TC5WO0G3_RPE2_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPE2 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA4           (PPS_TC5WO0G3R_TC5WO0G3_RPA4_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA4 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB3           (PPS_TC5WO0G3R_TC5WO0G3_RPB3_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB3 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPC1           (PPS_TC5WO0G3R_TC5WO0G3_RPC1_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPC1 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPD6           (PPS_TC5WO0G3R_TC5WO0G3_RPD6_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPD6 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPE0           (PPS_TC5WO0G3R_TC5WO0G3_RPE0_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPE0 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA5           (PPS_TC5WO0G3R_TC5WO0G3_RPA5_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA5 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA9           (PPS_TC5WO0G3R_TC5WO0G3_RPA9_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA9 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB6           (PPS_TC5WO0G3R_TC5WO0G3_RPB6_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB6 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB10          (PPS_TC5WO0G3R_TC5WO0G3_RPB10_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB10 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA0           (PPS_TC5WO0G3R_TC5WO0G3_RPA0_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA0 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB1           (PPS_TC5WO0G3R_TC5WO0G3_RPB1_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB1 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB5           (PPS_TC5WO0G3R_TC5WO0G3_RPB5_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB5 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPB9           (PPS_TC5WO0G3R_TC5WO0G3_RPB9_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPB9 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA1           (PPS_TC5WO0G3R_TC5WO0G3_RPA1_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA1 Position */
#define PPS_TC5WO0G3R_TC5WO0G3_RPA12          (PPS_TC5WO0G3R_TC5WO0G3_RPA12_Val << PPS_TC5WO0G3R_TC5WO0G3_Pos) /* (PPS_TC5WO0G3R) RPA12 Position */
#define PPS_TC5WO0G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC5WO0G3R) Register Mask  */


/* -------- PPS_TC5WO1G2R : (PPS Offset: 0x124) (R/W 32)  -------- */
#define PPS_TC5WO1G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC5WO1G2R)   Reset Value */

#define PPS_TC5WO1G2R_TC5WO1G2_Pos            _UINT32_(0)                                          /* (PPS_TC5WO1G2R) TC5/WO1G2 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_Msk            (_UINT32_(0x1F) << PPS_TC5WO1G2R_TC5WO1G2_Pos)       /* (PPS_TC5WO1G2R) TC5/WO1G2 Mask */
#define PPS_TC5WO1G2R_TC5WO1G2(value)         (PPS_TC5WO1G2R_TC5WO1G2_Msk & (_UINT32_(value) << PPS_TC5WO1G2R_TC5WO1G2_Pos)) /* Assignment of value for TC5WO1G2 in the PPS_TC5WO1G2R register */
#define   PPS_TC5WO1G2R_TC5WO1G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC5WO1G2R) OFF  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC5WO1G2R) RPA1  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC5WO1G2R) RPA7  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC5WO1G2R) RPA12  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC5WO1G2R) RPB1  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC5WO1G2R) RPB7  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC5WO1G2R) RPC1  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC5WO1G2R) RPC7  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC5WO1G2R) RPD7  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC5WO1G2R) RPE1  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC5WO1G2R) RPA3  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC5WO1G2R) RPB2  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC5WO1G2R) RPC0  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC5WO1G2R) RPD4  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC5WO1G2R) RPE6  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC5WO1G2R) RPA4  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC5WO1G2R) RPA8  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC5WO1G2R) RPB12  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC5WO1G2R) RPB5  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC5WO1G2R) RPB9  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC5WO1G2R) RPB13  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC5WO1G2R) RPB0  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC5WO1G2R) RPB4  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC5WO1G2R) RPB8  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC5WO1G2R) RPA0  */
#define   PPS_TC5WO1G2R_TC5WO1G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC5WO1G2R) RPA11  */
#define PPS_TC5WO1G2R_TC5WO1G2_OFF            (PPS_TC5WO1G2R_TC5WO1G2_OFF_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) OFF Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPA1           (PPS_TC5WO1G2R_TC5WO1G2_RPA1_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPA1 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPA7           (PPS_TC5WO1G2R_TC5WO1G2_RPA7_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPA7 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPA12          (PPS_TC5WO1G2R_TC5WO1G2_RPA12_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPA12 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB1           (PPS_TC5WO1G2R_TC5WO1G2_RPB1_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB1 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB7           (PPS_TC5WO1G2R_TC5WO1G2_RPB7_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB7 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPC1           (PPS_TC5WO1G2R_TC5WO1G2_RPC1_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPC1 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPC7           (PPS_TC5WO1G2R_TC5WO1G2_RPC7_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPC7 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPD7           (PPS_TC5WO1G2R_TC5WO1G2_RPD7_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPD7 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPE1           (PPS_TC5WO1G2R_TC5WO1G2_RPE1_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPE1 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPA3           (PPS_TC5WO1G2R_TC5WO1G2_RPA3_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPA3 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB2           (PPS_TC5WO1G2R_TC5WO1G2_RPB2_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB2 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPC0           (PPS_TC5WO1G2R_TC5WO1G2_RPC0_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPC0 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPD4           (PPS_TC5WO1G2R_TC5WO1G2_RPD4_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPD4 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPE6           (PPS_TC5WO1G2R_TC5WO1G2_RPE6_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPE6 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPA4           (PPS_TC5WO1G2R_TC5WO1G2_RPA4_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPA4 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPA8           (PPS_TC5WO1G2R_TC5WO1G2_RPA8_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPA8 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB12          (PPS_TC5WO1G2R_TC5WO1G2_RPB12_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB12 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB5           (PPS_TC5WO1G2R_TC5WO1G2_RPB5_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB5 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB9           (PPS_TC5WO1G2R_TC5WO1G2_RPB9_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB9 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB13          (PPS_TC5WO1G2R_TC5WO1G2_RPB13_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB13 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB0           (PPS_TC5WO1G2R_TC5WO1G2_RPB0_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB0 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB4           (PPS_TC5WO1G2R_TC5WO1G2_RPB4_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB4 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPB8           (PPS_TC5WO1G2R_TC5WO1G2_RPB8_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPB8 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPA0           (PPS_TC5WO1G2R_TC5WO1G2_RPA0_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPA0 Position */
#define PPS_TC5WO1G2R_TC5WO1G2_RPA11          (PPS_TC5WO1G2R_TC5WO1G2_RPA11_Val << PPS_TC5WO1G2R_TC5WO1G2_Pos) /* (PPS_TC5WO1G2R) RPA11 Position */
#define PPS_TC5WO1G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC5WO1G2R) Register Mask  */


/* -------- PPS_TC5WO1G4R : (PPS Offset: 0x128) (R/W 32)  -------- */
#define PPS_TC5WO1G4R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC5WO1G4R)   Reset Value */

#define PPS_TC5WO1G4R_TC5WO1G4_Pos            _UINT32_(0)                                          /* (PPS_TC5WO1G4R) TC5/WO1G4 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_Msk            (_UINT32_(0x1F) << PPS_TC5WO1G4R_TC5WO1G4_Pos)       /* (PPS_TC5WO1G4R) TC5/WO1G4 Mask */
#define PPS_TC5WO1G4R_TC5WO1G4(value)         (PPS_TC5WO1G4R_TC5WO1G4_Msk & (_UINT32_(value) << PPS_TC5WO1G4R_TC5WO1G4_Pos)) /* Assignment of value for TC5WO1G4 in the PPS_TC5WO1G4R register */
#define   PPS_TC5WO1G4R_TC5WO1G4_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC5WO1G4R) OFF  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA3_Val     _UINT32_(0x1)                                        /* (PPS_TC5WO1G4R) RPA3  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA9_Val     _UINT32_(0x2)                                        /* (PPS_TC5WO1G4R) RPA9  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA14_Val    _UINT32_(0x3)                                        /* (PPS_TC5WO1G4R) RPA14  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPB3_Val     _UINT32_(0x4)                                        /* (PPS_TC5WO1G4R) RPB3  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPC9_Val     _UINT32_(0x5)                                        /* (PPS_TC5WO1G4R) RPC9  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPD3_Val     _UINT32_(0x6)                                        /* (PPS_TC5WO1G4R) RPD3  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPE3_Val     _UINT32_(0x7)                                        /* (PPS_TC5WO1G4R) RPE3  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA0_Val     _UINT32_(0x8)                                        /* (PPS_TC5WO1G4R) RPA0  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPB4_Val     _UINT32_(0x9)                                        /* (PPS_TC5WO1G4R) RPB4  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPC7_Val     _UINT32_(0xA)                                        /* (PPS_TC5WO1G4R) RPC7  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPD7_Val     _UINT32_(0xB)                                        /* (PPS_TC5WO1G4R) RPD7  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPE1_Val     _UINT32_(0xC)                                        /* (PPS_TC5WO1G4R) RPE1  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA6_Val     _UINT32_(0xD)                                        /* (PPS_TC5WO1G4R) RPA6  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA10_Val    _UINT32_(0xE)                                        /* (PPS_TC5WO1G4R) RPA10  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPB7_Val     _UINT32_(0xF)                                        /* (PPS_TC5WO1G4R) RPB7  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPB11_Val    _UINT32_(0x10)                                       /* (PPS_TC5WO1G4R) RPB11  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA1_Val     _UINT32_(0x11)                                       /* (PPS_TC5WO1G4R) RPA1  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA5_Val     _UINT32_(0x12)                                       /* (PPS_TC5WO1G4R) RPA5  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA13_Val    _UINT32_(0x13)                                       /* (PPS_TC5WO1G4R) RPA13  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPB2_Val     _UINT32_(0x14)                                       /* (PPS_TC5WO1G4R) RPB2  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPB6_Val     _UINT32_(0x15)                                       /* (PPS_TC5WO1G4R) RPB6  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPB10_Val    _UINT32_(0x16)                                       /* (PPS_TC5WO1G4R) RPB10  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA8_Val     _UINT32_(0x17)                                       /* (PPS_TC5WO1G4R) RPA8  */
#define   PPS_TC5WO1G4R_TC5WO1G4_RPA2_Val     _UINT32_(0x18)                                       /* (PPS_TC5WO1G4R) RPA2  */
#define PPS_TC5WO1G4R_TC5WO1G4_OFF            (PPS_TC5WO1G4R_TC5WO1G4_OFF_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) OFF Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA3           (PPS_TC5WO1G4R_TC5WO1G4_RPA3_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA3 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA9           (PPS_TC5WO1G4R_TC5WO1G4_RPA9_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA9 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA14          (PPS_TC5WO1G4R_TC5WO1G4_RPA14_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA14 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPB3           (PPS_TC5WO1G4R_TC5WO1G4_RPB3_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPB3 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPC9           (PPS_TC5WO1G4R_TC5WO1G4_RPC9_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPC9 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPD3           (PPS_TC5WO1G4R_TC5WO1G4_RPD3_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPD3 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPE3           (PPS_TC5WO1G4R_TC5WO1G4_RPE3_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPE3 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA0           (PPS_TC5WO1G4R_TC5WO1G4_RPA0_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA0 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPB4           (PPS_TC5WO1G4R_TC5WO1G4_RPB4_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPB4 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPC7           (PPS_TC5WO1G4R_TC5WO1G4_RPC7_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPC7 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPD7           (PPS_TC5WO1G4R_TC5WO1G4_RPD7_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPD7 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPE1           (PPS_TC5WO1G4R_TC5WO1G4_RPE1_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPE1 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA6           (PPS_TC5WO1G4R_TC5WO1G4_RPA6_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA6 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA10          (PPS_TC5WO1G4R_TC5WO1G4_RPA10_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA10 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPB7           (PPS_TC5WO1G4R_TC5WO1G4_RPB7_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPB7 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPB11          (PPS_TC5WO1G4R_TC5WO1G4_RPB11_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPB11 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA1           (PPS_TC5WO1G4R_TC5WO1G4_RPA1_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA1 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA5           (PPS_TC5WO1G4R_TC5WO1G4_RPA5_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA5 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA13          (PPS_TC5WO1G4R_TC5WO1G4_RPA13_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA13 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPB2           (PPS_TC5WO1G4R_TC5WO1G4_RPB2_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPB2 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPB6           (PPS_TC5WO1G4R_TC5WO1G4_RPB6_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPB6 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPB10          (PPS_TC5WO1G4R_TC5WO1G4_RPB10_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPB10 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA8           (PPS_TC5WO1G4R_TC5WO1G4_RPA8_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA8 Position */
#define PPS_TC5WO1G4R_TC5WO1G4_RPA2           (PPS_TC5WO1G4R_TC5WO1G4_RPA2_Val << PPS_TC5WO1G4R_TC5WO1G4_Pos) /* (PPS_TC5WO1G4R) RPA2 Position */
#define PPS_TC5WO1G4R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC5WO1G4R) Register Mask  */


/* -------- PPS_TC6WO0G1R : (PPS Offset: 0x12C) (R/W 32)  -------- */
#define PPS_TC6WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC6WO0G1R)   Reset Value */

#define PPS_TC6WO0G1R_TC6WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC6WO0G1R) TC6/WO0G1 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC6WO0G1R_TC6WO0G1_Pos)       /* (PPS_TC6WO0G1R) TC6/WO0G1 Mask */
#define PPS_TC6WO0G1R_TC6WO0G1(value)         (PPS_TC6WO0G1R_TC6WO0G1_Msk & (_UINT32_(value) << PPS_TC6WO0G1R_TC6WO0G1_Pos)) /* Assignment of value for TC6WO0G1 in the PPS_TC6WO0G1R register */
#define   PPS_TC6WO0G1R_TC6WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC6WO0G1R) OFF  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC6WO0G1R) RPA0  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC6WO0G1R) RPA6  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC6WO0G1R) RPA11  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC6WO0G1R) RPB0  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC6WO0G1R) RPB6  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC6WO0G1R) RPB11  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC6WO0G1R) RPC0  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC6WO0G1R) RPD6  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC6WO0G1R) RPE0  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC6WO0G1R) RPE6  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC6WO0G1R) RPB1  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC6WO0G1R) RPC9  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC6WO0G1R) RPD3  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC6WO0G1R) RPE4  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC6WO0G1R) RPA3  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC6WO0G1R) RPA7  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC6WO0G1R) RPB4  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC6WO0G1R) RPB8  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC6WO0G1R) RPB12  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC6WO0G1R) RPA2  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC6WO0G1R) RPA10  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC6WO0G1R) RPA14  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC6WO0G1R) RPB3  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC6WO0G1R) RPB7  */
#define   PPS_TC6WO0G1R_TC6WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC6WO0G1R) RPA9  */
#define PPS_TC6WO0G1R_TC6WO0G1_OFF            (PPS_TC6WO0G1R_TC6WO0G1_OFF_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) OFF Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA0           (PPS_TC6WO0G1R_TC6WO0G1_RPA0_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA0 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA6           (PPS_TC6WO0G1R_TC6WO0G1_RPA6_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA6 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA11          (PPS_TC6WO0G1R_TC6WO0G1_RPA11_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA11 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB0           (PPS_TC6WO0G1R_TC6WO0G1_RPB0_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB0 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB6           (PPS_TC6WO0G1R_TC6WO0G1_RPB6_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB6 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB11          (PPS_TC6WO0G1R_TC6WO0G1_RPB11_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB11 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPC0           (PPS_TC6WO0G1R_TC6WO0G1_RPC0_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPC0 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPD6           (PPS_TC6WO0G1R_TC6WO0G1_RPD6_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPD6 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPE0           (PPS_TC6WO0G1R_TC6WO0G1_RPE0_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPE0 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPE6           (PPS_TC6WO0G1R_TC6WO0G1_RPE6_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPE6 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB1           (PPS_TC6WO0G1R_TC6WO0G1_RPB1_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB1 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPC9           (PPS_TC6WO0G1R_TC6WO0G1_RPC9_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPC9 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPD3           (PPS_TC6WO0G1R_TC6WO0G1_RPD3_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPD3 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPE4           (PPS_TC6WO0G1R_TC6WO0G1_RPE4_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPE4 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA3           (PPS_TC6WO0G1R_TC6WO0G1_RPA3_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA3 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA7           (PPS_TC6WO0G1R_TC6WO0G1_RPA7_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA7 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB4           (PPS_TC6WO0G1R_TC6WO0G1_RPB4_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB4 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB8           (PPS_TC6WO0G1R_TC6WO0G1_RPB8_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB8 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB12          (PPS_TC6WO0G1R_TC6WO0G1_RPB12_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB12 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA2           (PPS_TC6WO0G1R_TC6WO0G1_RPA2_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA2 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA10          (PPS_TC6WO0G1R_TC6WO0G1_RPA10_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA10 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA14          (PPS_TC6WO0G1R_TC6WO0G1_RPA14_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA14 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB3           (PPS_TC6WO0G1R_TC6WO0G1_RPB3_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB3 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPB7           (PPS_TC6WO0G1R_TC6WO0G1_RPB7_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPB7 Position */
#define PPS_TC6WO0G1R_TC6WO0G1_RPA9           (PPS_TC6WO0G1R_TC6WO0G1_RPA9_Val << PPS_TC6WO0G1R_TC6WO0G1_Pos) /* (PPS_TC6WO0G1R) RPA9 Position */
#define PPS_TC6WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC6WO0G1R) Register Mask  */


/* -------- PPS_TC6WO0G3R : (PPS Offset: 0x130) (R/W 32)  -------- */
#define PPS_TC6WO0G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC6WO0G3R)   Reset Value */

#define PPS_TC6WO0G3R_TC6WO0G3_Pos            _UINT32_(0)                                          /* (PPS_TC6WO0G3R) TC6/WO0G3 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_Msk            (_UINT32_(0x1F) << PPS_TC6WO0G3R_TC6WO0G3_Pos)       /* (PPS_TC6WO0G3R) TC6/WO0G3 Mask */
#define PPS_TC6WO0G3R_TC6WO0G3(value)         (PPS_TC6WO0G3R_TC6WO0G3_Msk & (_UINT32_(value) << PPS_TC6WO0G3R_TC6WO0G3_Pos)) /* Assignment of value for TC6WO0G3 in the PPS_TC6WO0G3R register */
#define   PPS_TC6WO0G3R_TC6WO0G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC6WO0G3R) OFF  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC6WO0G3R) RPA2  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC6WO0G3R) RPA8  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC6WO0G3R) RPA13  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC6WO0G3R) RPB2  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC6WO0G3R) RPB8  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC6WO0G3R) RPB13  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC6WO0G3R) RPC8  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC6WO0G3R) RPD2  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC6WO0G3R) RPE2  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC6WO0G3R) RPA4  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC6WO0G3R) RPB3  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC6WO0G3R) RPC1  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC6WO0G3R) RPD6  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC6WO0G3R) RPE0  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC6WO0G3R) RPA5  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC6WO0G3R) RPA9  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC6WO0G3R) RPB6  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC6WO0G3R) RPB10  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC6WO0G3R) RPA0  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC6WO0G3R) RPB1  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC6WO0G3R) RPB5  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC6WO0G3R) RPB9  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC6WO0G3R) RPA1  */
#define   PPS_TC6WO0G3R_TC6WO0G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC6WO0G3R) RPA12  */
#define PPS_TC6WO0G3R_TC6WO0G3_OFF            (PPS_TC6WO0G3R_TC6WO0G3_OFF_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) OFF Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA2           (PPS_TC6WO0G3R_TC6WO0G3_RPA2_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA2 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA8           (PPS_TC6WO0G3R_TC6WO0G3_RPA8_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA8 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA13          (PPS_TC6WO0G3R_TC6WO0G3_RPA13_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA13 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB2           (PPS_TC6WO0G3R_TC6WO0G3_RPB2_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB2 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB8           (PPS_TC6WO0G3R_TC6WO0G3_RPB8_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB8 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB13          (PPS_TC6WO0G3R_TC6WO0G3_RPB13_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB13 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPC8           (PPS_TC6WO0G3R_TC6WO0G3_RPC8_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPC8 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPD2           (PPS_TC6WO0G3R_TC6WO0G3_RPD2_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPD2 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPE2           (PPS_TC6WO0G3R_TC6WO0G3_RPE2_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPE2 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA4           (PPS_TC6WO0G3R_TC6WO0G3_RPA4_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA4 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB3           (PPS_TC6WO0G3R_TC6WO0G3_RPB3_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB3 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPC1           (PPS_TC6WO0G3R_TC6WO0G3_RPC1_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPC1 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPD6           (PPS_TC6WO0G3R_TC6WO0G3_RPD6_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPD6 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPE0           (PPS_TC6WO0G3R_TC6WO0G3_RPE0_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPE0 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA5           (PPS_TC6WO0G3R_TC6WO0G3_RPA5_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA5 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA9           (PPS_TC6WO0G3R_TC6WO0G3_RPA9_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA9 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB6           (PPS_TC6WO0G3R_TC6WO0G3_RPB6_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB6 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB10          (PPS_TC6WO0G3R_TC6WO0G3_RPB10_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB10 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA0           (PPS_TC6WO0G3R_TC6WO0G3_RPA0_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA0 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB1           (PPS_TC6WO0G3R_TC6WO0G3_RPB1_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB1 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB5           (PPS_TC6WO0G3R_TC6WO0G3_RPB5_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB5 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPB9           (PPS_TC6WO0G3R_TC6WO0G3_RPB9_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPB9 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA1           (PPS_TC6WO0G3R_TC6WO0G3_RPA1_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA1 Position */
#define PPS_TC6WO0G3R_TC6WO0G3_RPA12          (PPS_TC6WO0G3R_TC6WO0G3_RPA12_Val << PPS_TC6WO0G3R_TC6WO0G3_Pos) /* (PPS_TC6WO0G3R) RPA12 Position */
#define PPS_TC6WO0G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC6WO0G3R) Register Mask  */


/* -------- PPS_TC6WO1G2R : (PPS Offset: 0x134) (R/W 32)  -------- */
#define PPS_TC6WO1G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC6WO1G2R)   Reset Value */

#define PPS_TC6WO1G2R_TC6WO1G2_Pos            _UINT32_(0)                                          /* (PPS_TC6WO1G2R) TC6/WO1G2 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_Msk            (_UINT32_(0x1F) << PPS_TC6WO1G2R_TC6WO1G2_Pos)       /* (PPS_TC6WO1G2R) TC6/WO1G2 Mask */
#define PPS_TC6WO1G2R_TC6WO1G2(value)         (PPS_TC6WO1G2R_TC6WO1G2_Msk & (_UINT32_(value) << PPS_TC6WO1G2R_TC6WO1G2_Pos)) /* Assignment of value for TC6WO1G2 in the PPS_TC6WO1G2R register */
#define   PPS_TC6WO1G2R_TC6WO1G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC6WO1G2R) OFF  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC6WO1G2R) RPA1  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC6WO1G2R) RPA7  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC6WO1G2R) RPA12  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC6WO1G2R) RPB1  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC6WO1G2R) RPB7  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC6WO1G2R) RPC1  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC6WO1G2R) RPC7  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC6WO1G2R) RPD7  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC6WO1G2R) RPE1  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC6WO1G2R) RPA3  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC6WO1G2R) RPB2  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC6WO1G2R) RPC0  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC6WO1G2R) RPD4  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC6WO1G2R) RPE6  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC6WO1G2R) RPA4  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC6WO1G2R) RPA8  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC6WO1G2R) RPB12  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC6WO1G2R) RPB5  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC6WO1G2R) RPB9  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC6WO1G2R) RPB13  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC6WO1G2R) RPB0  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC6WO1G2R) RPB4  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC6WO1G2R) RPB8  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC6WO1G2R) RPA0  */
#define   PPS_TC6WO1G2R_TC6WO1G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC6WO1G2R) RPA11  */
#define PPS_TC6WO1G2R_TC6WO1G2_OFF            (PPS_TC6WO1G2R_TC6WO1G2_OFF_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) OFF Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPA1           (PPS_TC6WO1G2R_TC6WO1G2_RPA1_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPA1 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPA7           (PPS_TC6WO1G2R_TC6WO1G2_RPA7_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPA7 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPA12          (PPS_TC6WO1G2R_TC6WO1G2_RPA12_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPA12 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB1           (PPS_TC6WO1G2R_TC6WO1G2_RPB1_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB1 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB7           (PPS_TC6WO1G2R_TC6WO1G2_RPB7_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB7 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPC1           (PPS_TC6WO1G2R_TC6WO1G2_RPC1_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPC1 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPC7           (PPS_TC6WO1G2R_TC6WO1G2_RPC7_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPC7 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPD7           (PPS_TC6WO1G2R_TC6WO1G2_RPD7_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPD7 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPE1           (PPS_TC6WO1G2R_TC6WO1G2_RPE1_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPE1 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPA3           (PPS_TC6WO1G2R_TC6WO1G2_RPA3_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPA3 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB2           (PPS_TC6WO1G2R_TC6WO1G2_RPB2_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB2 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPC0           (PPS_TC6WO1G2R_TC6WO1G2_RPC0_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPC0 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPD4           (PPS_TC6WO1G2R_TC6WO1G2_RPD4_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPD4 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPE6           (PPS_TC6WO1G2R_TC6WO1G2_RPE6_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPE6 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPA4           (PPS_TC6WO1G2R_TC6WO1G2_RPA4_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPA4 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPA8           (PPS_TC6WO1G2R_TC6WO1G2_RPA8_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPA8 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB12          (PPS_TC6WO1G2R_TC6WO1G2_RPB12_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB12 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB5           (PPS_TC6WO1G2R_TC6WO1G2_RPB5_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB5 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB9           (PPS_TC6WO1G2R_TC6WO1G2_RPB9_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB9 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB13          (PPS_TC6WO1G2R_TC6WO1G2_RPB13_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB13 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB0           (PPS_TC6WO1G2R_TC6WO1G2_RPB0_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB0 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB4           (PPS_TC6WO1G2R_TC6WO1G2_RPB4_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB4 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPB8           (PPS_TC6WO1G2R_TC6WO1G2_RPB8_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPB8 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPA0           (PPS_TC6WO1G2R_TC6WO1G2_RPA0_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPA0 Position */
#define PPS_TC6WO1G2R_TC6WO1G2_RPA11          (PPS_TC6WO1G2R_TC6WO1G2_RPA11_Val << PPS_TC6WO1G2R_TC6WO1G2_Pos) /* (PPS_TC6WO1G2R) RPA11 Position */
#define PPS_TC6WO1G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC6WO1G2R) Register Mask  */


/* -------- PPS_TC6WO1G4R : (PPS Offset: 0x138) (R/W 32)  -------- */
#define PPS_TC6WO1G4R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC6WO1G4R)   Reset Value */

#define PPS_TC6WO1G4R_TC6WO1G4_Pos            _UINT32_(0)                                          /* (PPS_TC6WO1G4R) TC6/WO1G4 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_Msk            (_UINT32_(0x1F) << PPS_TC6WO1G4R_TC6WO1G4_Pos)       /* (PPS_TC6WO1G4R) TC6/WO1G4 Mask */
#define PPS_TC6WO1G4R_TC6WO1G4(value)         (PPS_TC6WO1G4R_TC6WO1G4_Msk & (_UINT32_(value) << PPS_TC6WO1G4R_TC6WO1G4_Pos)) /* Assignment of value for TC6WO1G4 in the PPS_TC6WO1G4R register */
#define   PPS_TC6WO1G4R_TC6WO1G4_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC6WO1G4R) OFF  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA3_Val     _UINT32_(0x1)                                        /* (PPS_TC6WO1G4R) RPA3  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA9_Val     _UINT32_(0x2)                                        /* (PPS_TC6WO1G4R) RPA9  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA14_Val    _UINT32_(0x3)                                        /* (PPS_TC6WO1G4R) RPA14  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPB3_Val     _UINT32_(0x4)                                        /* (PPS_TC6WO1G4R) RPB3  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPC9_Val     _UINT32_(0x5)                                        /* (PPS_TC6WO1G4R) RPC9  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPD3_Val     _UINT32_(0x6)                                        /* (PPS_TC6WO1G4R) RPD3  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPE3_Val     _UINT32_(0x7)                                        /* (PPS_TC6WO1G4R) RPE3  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA0_Val     _UINT32_(0x8)                                        /* (PPS_TC6WO1G4R) RPA0  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPB4_Val     _UINT32_(0x9)                                        /* (PPS_TC6WO1G4R) RPB4  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPC7_Val     _UINT32_(0xA)                                        /* (PPS_TC6WO1G4R) RPC7  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPD7_Val     _UINT32_(0xB)                                        /* (PPS_TC6WO1G4R) RPD7  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPE1_Val     _UINT32_(0xC)                                        /* (PPS_TC6WO1G4R) RPE1  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA6_Val     _UINT32_(0xD)                                        /* (PPS_TC6WO1G4R) RPA6  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA10_Val    _UINT32_(0xE)                                        /* (PPS_TC6WO1G4R) RPA10  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPB7_Val     _UINT32_(0xF)                                        /* (PPS_TC6WO1G4R) RPB7  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPB11_Val    _UINT32_(0x10)                                       /* (PPS_TC6WO1G4R) RPB11  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA1_Val     _UINT32_(0x11)                                       /* (PPS_TC6WO1G4R) RPA1  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA5_Val     _UINT32_(0x12)                                       /* (PPS_TC6WO1G4R) RPA5  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA13_Val    _UINT32_(0x13)                                       /* (PPS_TC6WO1G4R) RPA13  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPB2_Val     _UINT32_(0x14)                                       /* (PPS_TC6WO1G4R) RPB2  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPB6_Val     _UINT32_(0x15)                                       /* (PPS_TC6WO1G4R) RPB6  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPB10_Val    _UINT32_(0x16)                                       /* (PPS_TC6WO1G4R) RPB10  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA8_Val     _UINT32_(0x17)                                       /* (PPS_TC6WO1G4R) RPA8  */
#define   PPS_TC6WO1G4R_TC6WO1G4_RPA2_Val     _UINT32_(0x18)                                       /* (PPS_TC6WO1G4R) RPA2  */
#define PPS_TC6WO1G4R_TC6WO1G4_OFF            (PPS_TC6WO1G4R_TC6WO1G4_OFF_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) OFF Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA3           (PPS_TC6WO1G4R_TC6WO1G4_RPA3_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA3 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA9           (PPS_TC6WO1G4R_TC6WO1G4_RPA9_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA9 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA14          (PPS_TC6WO1G4R_TC6WO1G4_RPA14_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA14 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPB3           (PPS_TC6WO1G4R_TC6WO1G4_RPB3_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPB3 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPC9           (PPS_TC6WO1G4R_TC6WO1G4_RPC9_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPC9 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPD3           (PPS_TC6WO1G4R_TC6WO1G4_RPD3_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPD3 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPE3           (PPS_TC6WO1G4R_TC6WO1G4_RPE3_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPE3 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA0           (PPS_TC6WO1G4R_TC6WO1G4_RPA0_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA0 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPB4           (PPS_TC6WO1G4R_TC6WO1G4_RPB4_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPB4 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPC7           (PPS_TC6WO1G4R_TC6WO1G4_RPC7_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPC7 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPD7           (PPS_TC6WO1G4R_TC6WO1G4_RPD7_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPD7 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPE1           (PPS_TC6WO1G4R_TC6WO1G4_RPE1_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPE1 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA6           (PPS_TC6WO1G4R_TC6WO1G4_RPA6_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA6 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA10          (PPS_TC6WO1G4R_TC6WO1G4_RPA10_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA10 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPB7           (PPS_TC6WO1G4R_TC6WO1G4_RPB7_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPB7 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPB11          (PPS_TC6WO1G4R_TC6WO1G4_RPB11_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPB11 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA1           (PPS_TC6WO1G4R_TC6WO1G4_RPA1_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA1 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA5           (PPS_TC6WO1G4R_TC6WO1G4_RPA5_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA5 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA13          (PPS_TC6WO1G4R_TC6WO1G4_RPA13_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA13 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPB2           (PPS_TC6WO1G4R_TC6WO1G4_RPB2_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPB2 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPB6           (PPS_TC6WO1G4R_TC6WO1G4_RPB6_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPB6 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPB10          (PPS_TC6WO1G4R_TC6WO1G4_RPB10_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPB10 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA8           (PPS_TC6WO1G4R_TC6WO1G4_RPA8_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA8 Position */
#define PPS_TC6WO1G4R_TC6WO1G4_RPA2           (PPS_TC6WO1G4R_TC6WO1G4_RPA2_Val << PPS_TC6WO1G4R_TC6WO1G4_Pos) /* (PPS_TC6WO1G4R) RPA2 Position */
#define PPS_TC6WO1G4R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC6WO1G4R) Register Mask  */


/* -------- PPS_TC7WO0G1R : (PPS Offset: 0x13C) (R/W 32)  -------- */
#define PPS_TC7WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC7WO0G1R)   Reset Value */

#define PPS_TC7WO0G1R_TC7WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC7WO0G1R) TC7/WO0G1 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC7WO0G1R_TC7WO0G1_Pos)       /* (PPS_TC7WO0G1R) TC7/WO0G1 Mask */
#define PPS_TC7WO0G1R_TC7WO0G1(value)         (PPS_TC7WO0G1R_TC7WO0G1_Msk & (_UINT32_(value) << PPS_TC7WO0G1R_TC7WO0G1_Pos)) /* Assignment of value for TC7WO0G1 in the PPS_TC7WO0G1R register */
#define   PPS_TC7WO0G1R_TC7WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC7WO0G1R) OFF  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC7WO0G1R) RPA0  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC7WO0G1R) RPA6  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC7WO0G1R) RPA11  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC7WO0G1R) RPB0  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC7WO0G1R) RPB6  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC7WO0G1R) RPB11  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC7WO0G1R) RPC0  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC7WO0G1R) RPD6  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC7WO0G1R) RPE0  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC7WO0G1R) RPE6  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC7WO0G1R) RPB1  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC7WO0G1R) RPC9  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC7WO0G1R) RPD3  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC7WO0G1R) RPE4  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC7WO0G1R) RPA3  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC7WO0G1R) RPA7  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC7WO0G1R) RPB4  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC7WO0G1R) RPB8  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC7WO0G1R) RPB12  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC7WO0G1R) RPA2  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC7WO0G1R) RPA10  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC7WO0G1R) RPA14  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC7WO0G1R) RPB3  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC7WO0G1R) RPB7  */
#define   PPS_TC7WO0G1R_TC7WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC7WO0G1R) RPA9  */
#define PPS_TC7WO0G1R_TC7WO0G1_OFF            (PPS_TC7WO0G1R_TC7WO0G1_OFF_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) OFF Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA0           (PPS_TC7WO0G1R_TC7WO0G1_RPA0_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA0 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA6           (PPS_TC7WO0G1R_TC7WO0G1_RPA6_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA6 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA11          (PPS_TC7WO0G1R_TC7WO0G1_RPA11_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA11 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB0           (PPS_TC7WO0G1R_TC7WO0G1_RPB0_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB0 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB6           (PPS_TC7WO0G1R_TC7WO0G1_RPB6_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB6 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB11          (PPS_TC7WO0G1R_TC7WO0G1_RPB11_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB11 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPC0           (PPS_TC7WO0G1R_TC7WO0G1_RPC0_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPC0 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPD6           (PPS_TC7WO0G1R_TC7WO0G1_RPD6_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPD6 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPE0           (PPS_TC7WO0G1R_TC7WO0G1_RPE0_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPE0 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPE6           (PPS_TC7WO0G1R_TC7WO0G1_RPE6_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPE6 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB1           (PPS_TC7WO0G1R_TC7WO0G1_RPB1_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB1 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPC9           (PPS_TC7WO0G1R_TC7WO0G1_RPC9_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPC9 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPD3           (PPS_TC7WO0G1R_TC7WO0G1_RPD3_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPD3 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPE4           (PPS_TC7WO0G1R_TC7WO0G1_RPE4_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPE4 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA3           (PPS_TC7WO0G1R_TC7WO0G1_RPA3_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA3 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA7           (PPS_TC7WO0G1R_TC7WO0G1_RPA7_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA7 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB4           (PPS_TC7WO0G1R_TC7WO0G1_RPB4_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB4 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB8           (PPS_TC7WO0G1R_TC7WO0G1_RPB8_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB8 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB12          (PPS_TC7WO0G1R_TC7WO0G1_RPB12_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB12 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA2           (PPS_TC7WO0G1R_TC7WO0G1_RPA2_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA2 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA10          (PPS_TC7WO0G1R_TC7WO0G1_RPA10_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA10 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA14          (PPS_TC7WO0G1R_TC7WO0G1_RPA14_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA14 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB3           (PPS_TC7WO0G1R_TC7WO0G1_RPB3_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB3 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPB7           (PPS_TC7WO0G1R_TC7WO0G1_RPB7_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPB7 Position */
#define PPS_TC7WO0G1R_TC7WO0G1_RPA9           (PPS_TC7WO0G1R_TC7WO0G1_RPA9_Val << PPS_TC7WO0G1R_TC7WO0G1_Pos) /* (PPS_TC7WO0G1R) RPA9 Position */
#define PPS_TC7WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC7WO0G1R) Register Mask  */


/* -------- PPS_TC7WO0G3R : (PPS Offset: 0x140) (R/W 32)  -------- */
#define PPS_TC7WO0G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC7WO0G3R)   Reset Value */

#define PPS_TC7WO0G3R_TC7WO0G3_Pos            _UINT32_(0)                                          /* (PPS_TC7WO0G3R) TC7/WO0G3 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_Msk            (_UINT32_(0x1F) << PPS_TC7WO0G3R_TC7WO0G3_Pos)       /* (PPS_TC7WO0G3R) TC7/WO0G3 Mask */
#define PPS_TC7WO0G3R_TC7WO0G3(value)         (PPS_TC7WO0G3R_TC7WO0G3_Msk & (_UINT32_(value) << PPS_TC7WO0G3R_TC7WO0G3_Pos)) /* Assignment of value for TC7WO0G3 in the PPS_TC7WO0G3R register */
#define   PPS_TC7WO0G3R_TC7WO0G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC7WO0G3R) OFF  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC7WO0G3R) RPA2  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC7WO0G3R) RPA8  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC7WO0G3R) RPA13  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC7WO0G3R) RPB2  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC7WO0G3R) RPB8  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC7WO0G3R) RPB13  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC7WO0G3R) RPC8  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC7WO0G3R) RPD2  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC7WO0G3R) RPE2  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC7WO0G3R) RPA4  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC7WO0G3R) RPB3  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC7WO0G3R) RPC1  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC7WO0G3R) RPD6  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC7WO0G3R) RPE0  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC7WO0G3R) RPA5  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC7WO0G3R) RPA9  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC7WO0G3R) RPB6  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC7WO0G3R) RPB10  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC7WO0G3R) RPA0  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC7WO0G3R) RPB1  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC7WO0G3R) RPB5  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC7WO0G3R) RPB9  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC7WO0G3R) RPA1  */
#define   PPS_TC7WO0G3R_TC7WO0G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC7WO0G3R) RPA12  */
#define PPS_TC7WO0G3R_TC7WO0G3_OFF            (PPS_TC7WO0G3R_TC7WO0G3_OFF_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) OFF Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA2           (PPS_TC7WO0G3R_TC7WO0G3_RPA2_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA2 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA8           (PPS_TC7WO0G3R_TC7WO0G3_RPA8_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA8 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA13          (PPS_TC7WO0G3R_TC7WO0G3_RPA13_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA13 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB2           (PPS_TC7WO0G3R_TC7WO0G3_RPB2_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB2 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB8           (PPS_TC7WO0G3R_TC7WO0G3_RPB8_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB8 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB13          (PPS_TC7WO0G3R_TC7WO0G3_RPB13_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB13 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPC8           (PPS_TC7WO0G3R_TC7WO0G3_RPC8_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPC8 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPD2           (PPS_TC7WO0G3R_TC7WO0G3_RPD2_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPD2 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPE2           (PPS_TC7WO0G3R_TC7WO0G3_RPE2_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPE2 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA4           (PPS_TC7WO0G3R_TC7WO0G3_RPA4_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA4 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB3           (PPS_TC7WO0G3R_TC7WO0G3_RPB3_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB3 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPC1           (PPS_TC7WO0G3R_TC7WO0G3_RPC1_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPC1 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPD6           (PPS_TC7WO0G3R_TC7WO0G3_RPD6_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPD6 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPE0           (PPS_TC7WO0G3R_TC7WO0G3_RPE0_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPE0 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA5           (PPS_TC7WO0G3R_TC7WO0G3_RPA5_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA5 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA9           (PPS_TC7WO0G3R_TC7WO0G3_RPA9_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA9 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB6           (PPS_TC7WO0G3R_TC7WO0G3_RPB6_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB6 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB10          (PPS_TC7WO0G3R_TC7WO0G3_RPB10_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB10 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA0           (PPS_TC7WO0G3R_TC7WO0G3_RPA0_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA0 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB1           (PPS_TC7WO0G3R_TC7WO0G3_RPB1_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB1 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB5           (PPS_TC7WO0G3R_TC7WO0G3_RPB5_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB5 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPB9           (PPS_TC7WO0G3R_TC7WO0G3_RPB9_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPB9 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA1           (PPS_TC7WO0G3R_TC7WO0G3_RPA1_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA1 Position */
#define PPS_TC7WO0G3R_TC7WO0G3_RPA12          (PPS_TC7WO0G3R_TC7WO0G3_RPA12_Val << PPS_TC7WO0G3R_TC7WO0G3_Pos) /* (PPS_TC7WO0G3R) RPA12 Position */
#define PPS_TC7WO0G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC7WO0G3R) Register Mask  */


/* -------- PPS_TC7WO1G2R : (PPS Offset: 0x144) (R/W 32)  -------- */
#define PPS_TC7WO1G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC7WO1G2R)   Reset Value */

#define PPS_TC7WO1G2R_TC7WO1G2_Pos            _UINT32_(0)                                          /* (PPS_TC7WO1G2R) TC7/WO1G2 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_Msk            (_UINT32_(0x1F) << PPS_TC7WO1G2R_TC7WO1G2_Pos)       /* (PPS_TC7WO1G2R) TC7/WO1G2 Mask */
#define PPS_TC7WO1G2R_TC7WO1G2(value)         (PPS_TC7WO1G2R_TC7WO1G2_Msk & (_UINT32_(value) << PPS_TC7WO1G2R_TC7WO1G2_Pos)) /* Assignment of value for TC7WO1G2 in the PPS_TC7WO1G2R register */
#define   PPS_TC7WO1G2R_TC7WO1G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC7WO1G2R) OFF  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC7WO1G2R) RPA1  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC7WO1G2R) RPA7  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC7WO1G2R) RPA12  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC7WO1G2R) RPB1  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC7WO1G2R) RPB7  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC7WO1G2R) RPC1  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC7WO1G2R) RPC7  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC7WO1G2R) RPD7  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC7WO1G2R) RPE1  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC7WO1G2R) RPA3  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC7WO1G2R) RPB2  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC7WO1G2R) RPC0  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC7WO1G2R) RPD4  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC7WO1G2R) RPE6  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC7WO1G2R) RPA4  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC7WO1G2R) RPA8  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC7WO1G2R) RPB12  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC7WO1G2R) RPB5  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC7WO1G2R) RPB9  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC7WO1G2R) RPB13  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC7WO1G2R) RPB0  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC7WO1G2R) RPB4  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC7WO1G2R) RPB8  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC7WO1G2R) RPA0  */
#define   PPS_TC7WO1G2R_TC7WO1G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC7WO1G2R) RPA11  */
#define PPS_TC7WO1G2R_TC7WO1G2_OFF            (PPS_TC7WO1G2R_TC7WO1G2_OFF_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) OFF Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPA1           (PPS_TC7WO1G2R_TC7WO1G2_RPA1_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPA1 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPA7           (PPS_TC7WO1G2R_TC7WO1G2_RPA7_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPA7 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPA12          (PPS_TC7WO1G2R_TC7WO1G2_RPA12_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPA12 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB1           (PPS_TC7WO1G2R_TC7WO1G2_RPB1_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB1 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB7           (PPS_TC7WO1G2R_TC7WO1G2_RPB7_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB7 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPC1           (PPS_TC7WO1G2R_TC7WO1G2_RPC1_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPC1 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPC7           (PPS_TC7WO1G2R_TC7WO1G2_RPC7_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPC7 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPD7           (PPS_TC7WO1G2R_TC7WO1G2_RPD7_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPD7 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPE1           (PPS_TC7WO1G2R_TC7WO1G2_RPE1_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPE1 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPA3           (PPS_TC7WO1G2R_TC7WO1G2_RPA3_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPA3 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB2           (PPS_TC7WO1G2R_TC7WO1G2_RPB2_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB2 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPC0           (PPS_TC7WO1G2R_TC7WO1G2_RPC0_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPC0 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPD4           (PPS_TC7WO1G2R_TC7WO1G2_RPD4_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPD4 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPE6           (PPS_TC7WO1G2R_TC7WO1G2_RPE6_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPE6 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPA4           (PPS_TC7WO1G2R_TC7WO1G2_RPA4_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPA4 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPA8           (PPS_TC7WO1G2R_TC7WO1G2_RPA8_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPA8 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB12          (PPS_TC7WO1G2R_TC7WO1G2_RPB12_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB12 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB5           (PPS_TC7WO1G2R_TC7WO1G2_RPB5_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB5 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB9           (PPS_TC7WO1G2R_TC7WO1G2_RPB9_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB9 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB13          (PPS_TC7WO1G2R_TC7WO1G2_RPB13_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB13 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB0           (PPS_TC7WO1G2R_TC7WO1G2_RPB0_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB0 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB4           (PPS_TC7WO1G2R_TC7WO1G2_RPB4_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB4 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPB8           (PPS_TC7WO1G2R_TC7WO1G2_RPB8_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPB8 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPA0           (PPS_TC7WO1G2R_TC7WO1G2_RPA0_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPA0 Position */
#define PPS_TC7WO1G2R_TC7WO1G2_RPA11          (PPS_TC7WO1G2R_TC7WO1G2_RPA11_Val << PPS_TC7WO1G2R_TC7WO1G2_Pos) /* (PPS_TC7WO1G2R) RPA11 Position */
#define PPS_TC7WO1G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC7WO1G2R) Register Mask  */


/* -------- PPS_TC7WO1G4R : (PPS Offset: 0x148) (R/W 32)  -------- */
#define PPS_TC7WO1G4R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC7WO1G4R)   Reset Value */

#define PPS_TC7WO1G4R_TC7WO1G4_Pos            _UINT32_(0)                                          /* (PPS_TC7WO1G4R) TC7/WO1G4 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_Msk            (_UINT32_(0x1F) << PPS_TC7WO1G4R_TC7WO1G4_Pos)       /* (PPS_TC7WO1G4R) TC7/WO1G4 Mask */
#define PPS_TC7WO1G4R_TC7WO1G4(value)         (PPS_TC7WO1G4R_TC7WO1G4_Msk & (_UINT32_(value) << PPS_TC7WO1G4R_TC7WO1G4_Pos)) /* Assignment of value for TC7WO1G4 in the PPS_TC7WO1G4R register */
#define   PPS_TC7WO1G4R_TC7WO1G4_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC7WO1G4R) OFF  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA3_Val     _UINT32_(0x1)                                        /* (PPS_TC7WO1G4R) RPA3  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA9_Val     _UINT32_(0x2)                                        /* (PPS_TC7WO1G4R) RPA9  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA14_Val    _UINT32_(0x3)                                        /* (PPS_TC7WO1G4R) RPA14  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPB3_Val     _UINT32_(0x4)                                        /* (PPS_TC7WO1G4R) RPB3  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPC9_Val     _UINT32_(0x5)                                        /* (PPS_TC7WO1G4R) RPC9  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPD3_Val     _UINT32_(0x6)                                        /* (PPS_TC7WO1G4R) RPD3  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPE3_Val     _UINT32_(0x7)                                        /* (PPS_TC7WO1G4R) RPE3  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA0_Val     _UINT32_(0x8)                                        /* (PPS_TC7WO1G4R) RPA0  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPB4_Val     _UINT32_(0x9)                                        /* (PPS_TC7WO1G4R) RPB4  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPC7_Val     _UINT32_(0xA)                                        /* (PPS_TC7WO1G4R) RPC7  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPD7_Val     _UINT32_(0xB)                                        /* (PPS_TC7WO1G4R) RPD7  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPE1_Val     _UINT32_(0xC)                                        /* (PPS_TC7WO1G4R) RPE1  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA6_Val     _UINT32_(0xD)                                        /* (PPS_TC7WO1G4R) RPA6  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA10_Val    _UINT32_(0xE)                                        /* (PPS_TC7WO1G4R) RPA10  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPB7_Val     _UINT32_(0xF)                                        /* (PPS_TC7WO1G4R) RPB7  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPB11_Val    _UINT32_(0x10)                                       /* (PPS_TC7WO1G4R) RPB11  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA1_Val     _UINT32_(0x11)                                       /* (PPS_TC7WO1G4R) RPA1  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA5_Val     _UINT32_(0x12)                                       /* (PPS_TC7WO1G4R) RPA5  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA13_Val    _UINT32_(0x13)                                       /* (PPS_TC7WO1G4R) RPA13  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPB2_Val     _UINT32_(0x14)                                       /* (PPS_TC7WO1G4R) RPB2  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPB6_Val     _UINT32_(0x15)                                       /* (PPS_TC7WO1G4R) RPB6  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPB10_Val    _UINT32_(0x16)                                       /* (PPS_TC7WO1G4R) RPB10  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA8_Val     _UINT32_(0x17)                                       /* (PPS_TC7WO1G4R) RPA8  */
#define   PPS_TC7WO1G4R_TC7WO1G4_RPA2_Val     _UINT32_(0x18)                                       /* (PPS_TC7WO1G4R) RPA2  */
#define PPS_TC7WO1G4R_TC7WO1G4_OFF            (PPS_TC7WO1G4R_TC7WO1G4_OFF_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) OFF Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA3           (PPS_TC7WO1G4R_TC7WO1G4_RPA3_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA3 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA9           (PPS_TC7WO1G4R_TC7WO1G4_RPA9_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA9 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA14          (PPS_TC7WO1G4R_TC7WO1G4_RPA14_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA14 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPB3           (PPS_TC7WO1G4R_TC7WO1G4_RPB3_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPB3 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPC9           (PPS_TC7WO1G4R_TC7WO1G4_RPC9_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPC9 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPD3           (PPS_TC7WO1G4R_TC7WO1G4_RPD3_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPD3 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPE3           (PPS_TC7WO1G4R_TC7WO1G4_RPE3_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPE3 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA0           (PPS_TC7WO1G4R_TC7WO1G4_RPA0_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA0 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPB4           (PPS_TC7WO1G4R_TC7WO1G4_RPB4_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPB4 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPC7           (PPS_TC7WO1G4R_TC7WO1G4_RPC7_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPC7 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPD7           (PPS_TC7WO1G4R_TC7WO1G4_RPD7_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPD7 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPE1           (PPS_TC7WO1G4R_TC7WO1G4_RPE1_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPE1 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA6           (PPS_TC7WO1G4R_TC7WO1G4_RPA6_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA6 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA10          (PPS_TC7WO1G4R_TC7WO1G4_RPA10_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA10 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPB7           (PPS_TC7WO1G4R_TC7WO1G4_RPB7_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPB7 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPB11          (PPS_TC7WO1G4R_TC7WO1G4_RPB11_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPB11 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA1           (PPS_TC7WO1G4R_TC7WO1G4_RPA1_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA1 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA5           (PPS_TC7WO1G4R_TC7WO1G4_RPA5_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA5 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA13          (PPS_TC7WO1G4R_TC7WO1G4_RPA13_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA13 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPB2           (PPS_TC7WO1G4R_TC7WO1G4_RPB2_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPB2 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPB6           (PPS_TC7WO1G4R_TC7WO1G4_RPB6_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPB6 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPB10          (PPS_TC7WO1G4R_TC7WO1G4_RPB10_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPB10 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA8           (PPS_TC7WO1G4R_TC7WO1G4_RPA8_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA8 Position */
#define PPS_TC7WO1G4R_TC7WO1G4_RPA2           (PPS_TC7WO1G4R_TC7WO1G4_RPA2_Val << PPS_TC7WO1G4R_TC7WO1G4_Pos) /* (PPS_TC7WO1G4R) RPA2 Position */
#define PPS_TC7WO1G4R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC7WO1G4R) Register Mask  */


/* -------- PPS_TC8WO0G1R : (PPS Offset: 0x14C) (R/W 32)  -------- */
#define PPS_TC8WO0G1R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC8WO0G1R)   Reset Value */

#define PPS_TC8WO0G1R_TC8WO0G1_Pos            _UINT32_(0)                                          /* (PPS_TC8WO0G1R) TC8/WO0G1 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_Msk            (_UINT32_(0x1F) << PPS_TC8WO0G1R_TC8WO0G1_Pos)       /* (PPS_TC8WO0G1R) TC8/WO0G1 Mask */
#define PPS_TC8WO0G1R_TC8WO0G1(value)         (PPS_TC8WO0G1R_TC8WO0G1_Msk & (_UINT32_(value) << PPS_TC8WO0G1R_TC8WO0G1_Pos)) /* Assignment of value for TC8WO0G1 in the PPS_TC8WO0G1R register */
#define   PPS_TC8WO0G1R_TC8WO0G1_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC8WO0G1R) OFF  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_TC8WO0G1R) RPA0  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_TC8WO0G1R) RPA6  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_TC8WO0G1R) RPA11  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_TC8WO0G1R) RPB0  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_TC8WO0G1R) RPB6  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_TC8WO0G1R) RPB11  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_TC8WO0G1R) RPC0  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_TC8WO0G1R) RPD6  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_TC8WO0G1R) RPE0  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_TC8WO0G1R) RPE6  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_TC8WO0G1R) RPB1  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_TC8WO0G1R) RPC9  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_TC8WO0G1R) RPD3  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_TC8WO0G1R) RPE4  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_TC8WO0G1R) RPA3  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_TC8WO0G1R) RPA7  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_TC8WO0G1R) RPB4  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_TC8WO0G1R) RPB8  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_TC8WO0G1R) RPB12  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_TC8WO0G1R) RPA2  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_TC8WO0G1R) RPA10  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_TC8WO0G1R) RPA14  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_TC8WO0G1R) RPB3  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_TC8WO0G1R) RPB7  */
#define   PPS_TC8WO0G1R_TC8WO0G1_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_TC8WO0G1R) RPA9  */
#define PPS_TC8WO0G1R_TC8WO0G1_OFF            (PPS_TC8WO0G1R_TC8WO0G1_OFF_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) OFF Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA0           (PPS_TC8WO0G1R_TC8WO0G1_RPA0_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA0 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA6           (PPS_TC8WO0G1R_TC8WO0G1_RPA6_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA6 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA11          (PPS_TC8WO0G1R_TC8WO0G1_RPA11_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA11 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB0           (PPS_TC8WO0G1R_TC8WO0G1_RPB0_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB0 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB6           (PPS_TC8WO0G1R_TC8WO0G1_RPB6_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB6 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB11          (PPS_TC8WO0G1R_TC8WO0G1_RPB11_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB11 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPC0           (PPS_TC8WO0G1R_TC8WO0G1_RPC0_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPC0 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPD6           (PPS_TC8WO0G1R_TC8WO0G1_RPD6_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPD6 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPE0           (PPS_TC8WO0G1R_TC8WO0G1_RPE0_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPE0 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPE6           (PPS_TC8WO0G1R_TC8WO0G1_RPE6_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPE6 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB1           (PPS_TC8WO0G1R_TC8WO0G1_RPB1_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB1 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPC9           (PPS_TC8WO0G1R_TC8WO0G1_RPC9_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPC9 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPD3           (PPS_TC8WO0G1R_TC8WO0G1_RPD3_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPD3 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPE4           (PPS_TC8WO0G1R_TC8WO0G1_RPE4_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPE4 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA3           (PPS_TC8WO0G1R_TC8WO0G1_RPA3_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA3 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA7           (PPS_TC8WO0G1R_TC8WO0G1_RPA7_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA7 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB4           (PPS_TC8WO0G1R_TC8WO0G1_RPB4_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB4 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB8           (PPS_TC8WO0G1R_TC8WO0G1_RPB8_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB8 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB12          (PPS_TC8WO0G1R_TC8WO0G1_RPB12_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB12 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA2           (PPS_TC8WO0G1R_TC8WO0G1_RPA2_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA2 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA10          (PPS_TC8WO0G1R_TC8WO0G1_RPA10_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA10 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA14          (PPS_TC8WO0G1R_TC8WO0G1_RPA14_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA14 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB3           (PPS_TC8WO0G1R_TC8WO0G1_RPB3_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB3 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPB7           (PPS_TC8WO0G1R_TC8WO0G1_RPB7_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPB7 Position */
#define PPS_TC8WO0G1R_TC8WO0G1_RPA9           (PPS_TC8WO0G1R_TC8WO0G1_RPA9_Val << PPS_TC8WO0G1R_TC8WO0G1_Pos) /* (PPS_TC8WO0G1R) RPA9 Position */
#define PPS_TC8WO0G1R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC8WO0G1R) Register Mask  */


/* -------- PPS_TC8WO0G3R : (PPS Offset: 0x150) (R/W 32)  -------- */
#define PPS_TC8WO0G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC8WO0G3R)   Reset Value */

#define PPS_TC8WO0G3R_TC8WO0G3_Pos            _UINT32_(0)                                          /* (PPS_TC8WO0G3R) TC8/WO0G3 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_Msk            (_UINT32_(0x1F) << PPS_TC8WO0G3R_TC8WO0G3_Pos)       /* (PPS_TC8WO0G3R) TC8/WO0G3 Mask */
#define PPS_TC8WO0G3R_TC8WO0G3(value)         (PPS_TC8WO0G3R_TC8WO0G3_Msk & (_UINT32_(value) << PPS_TC8WO0G3R_TC8WO0G3_Pos)) /* Assignment of value for TC8WO0G3 in the PPS_TC8WO0G3R register */
#define   PPS_TC8WO0G3R_TC8WO0G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC8WO0G3R) OFF  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC8WO0G3R) RPA2  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC8WO0G3R) RPA8  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC8WO0G3R) RPA13  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC8WO0G3R) RPB2  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC8WO0G3R) RPB8  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC8WO0G3R) RPB13  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC8WO0G3R) RPC8  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC8WO0G3R) RPD2  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC8WO0G3R) RPE2  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC8WO0G3R) RPA4  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC8WO0G3R) RPB3  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC8WO0G3R) RPC1  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC8WO0G3R) RPD6  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC8WO0G3R) RPE0  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC8WO0G3R) RPA5  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC8WO0G3R) RPA9  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC8WO0G3R) RPB6  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC8WO0G3R) RPB10  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC8WO0G3R) RPA0  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC8WO0G3R) RPB1  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC8WO0G3R) RPB5  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC8WO0G3R) RPB9  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC8WO0G3R) RPA1  */
#define   PPS_TC8WO0G3R_TC8WO0G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC8WO0G3R) RPA12  */
#define PPS_TC8WO0G3R_TC8WO0G3_OFF            (PPS_TC8WO0G3R_TC8WO0G3_OFF_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) OFF Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA2           (PPS_TC8WO0G3R_TC8WO0G3_RPA2_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA2 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA8           (PPS_TC8WO0G3R_TC8WO0G3_RPA8_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA8 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA13          (PPS_TC8WO0G3R_TC8WO0G3_RPA13_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA13 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB2           (PPS_TC8WO0G3R_TC8WO0G3_RPB2_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB2 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB8           (PPS_TC8WO0G3R_TC8WO0G3_RPB8_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB8 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB13          (PPS_TC8WO0G3R_TC8WO0G3_RPB13_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB13 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPC8           (PPS_TC8WO0G3R_TC8WO0G3_RPC8_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPC8 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPD2           (PPS_TC8WO0G3R_TC8WO0G3_RPD2_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPD2 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPE2           (PPS_TC8WO0G3R_TC8WO0G3_RPE2_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPE2 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA4           (PPS_TC8WO0G3R_TC8WO0G3_RPA4_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA4 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB3           (PPS_TC8WO0G3R_TC8WO0G3_RPB3_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB3 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPC1           (PPS_TC8WO0G3R_TC8WO0G3_RPC1_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPC1 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPD6           (PPS_TC8WO0G3R_TC8WO0G3_RPD6_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPD6 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPE0           (PPS_TC8WO0G3R_TC8WO0G3_RPE0_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPE0 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA5           (PPS_TC8WO0G3R_TC8WO0G3_RPA5_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA5 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA9           (PPS_TC8WO0G3R_TC8WO0G3_RPA9_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA9 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB6           (PPS_TC8WO0G3R_TC8WO0G3_RPB6_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB6 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB10          (PPS_TC8WO0G3R_TC8WO0G3_RPB10_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB10 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA0           (PPS_TC8WO0G3R_TC8WO0G3_RPA0_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA0 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB1           (PPS_TC8WO0G3R_TC8WO0G3_RPB1_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB1 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB5           (PPS_TC8WO0G3R_TC8WO0G3_RPB5_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB5 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPB9           (PPS_TC8WO0G3R_TC8WO0G3_RPB9_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPB9 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA1           (PPS_TC8WO0G3R_TC8WO0G3_RPA1_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA1 Position */
#define PPS_TC8WO0G3R_TC8WO0G3_RPA12          (PPS_TC8WO0G3R_TC8WO0G3_RPA12_Val << PPS_TC8WO0G3R_TC8WO0G3_Pos) /* (PPS_TC8WO0G3R) RPA12 Position */
#define PPS_TC8WO0G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC8WO0G3R) Register Mask  */


/* -------- PPS_TC8WO1G2R : (PPS Offset: 0x154) (R/W 32)  -------- */
#define PPS_TC8WO1G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC8WO1G2R)   Reset Value */

#define PPS_TC8WO1G2R_TC8WO1G2_Pos            _UINT32_(0)                                          /* (PPS_TC8WO1G2R) TC8/WO1G2 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_Msk            (_UINT32_(0x1F) << PPS_TC8WO1G2R_TC8WO1G2_Pos)       /* (PPS_TC8WO1G2R) TC8/WO1G2 Mask */
#define PPS_TC8WO1G2R_TC8WO1G2(value)         (PPS_TC8WO1G2R_TC8WO1G2_Msk & (_UINT32_(value) << PPS_TC8WO1G2R_TC8WO1G2_Pos)) /* Assignment of value for TC8WO1G2 in the PPS_TC8WO1G2R register */
#define   PPS_TC8WO1G2R_TC8WO1G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC8WO1G2R) OFF  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC8WO1G2R) RPA1  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC8WO1G2R) RPA7  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC8WO1G2R) RPA12  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC8WO1G2R) RPB1  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC8WO1G2R) RPB7  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC8WO1G2R) RPC1  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC8WO1G2R) RPC7  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC8WO1G2R) RPD7  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC8WO1G2R) RPE1  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC8WO1G2R) RPA3  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC8WO1G2R) RPB2  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC8WO1G2R) RPC0  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC8WO1G2R) RPD4  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC8WO1G2R) RPE6  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC8WO1G2R) RPA4  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC8WO1G2R) RPA8  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC8WO1G2R) RPB12  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC8WO1G2R) RPB5  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC8WO1G2R) RPB9  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC8WO1G2R) RPB13  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC8WO1G2R) RPB0  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC8WO1G2R) RPB4  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC8WO1G2R) RPB8  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC8WO1G2R) RPA0  */
#define   PPS_TC8WO1G2R_TC8WO1G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC8WO1G2R) RPA11  */
#define PPS_TC8WO1G2R_TC8WO1G2_OFF            (PPS_TC8WO1G2R_TC8WO1G2_OFF_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) OFF Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPA1           (PPS_TC8WO1G2R_TC8WO1G2_RPA1_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPA1 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPA7           (PPS_TC8WO1G2R_TC8WO1G2_RPA7_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPA7 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPA12          (PPS_TC8WO1G2R_TC8WO1G2_RPA12_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPA12 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB1           (PPS_TC8WO1G2R_TC8WO1G2_RPB1_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB1 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB7           (PPS_TC8WO1G2R_TC8WO1G2_RPB7_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB7 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPC1           (PPS_TC8WO1G2R_TC8WO1G2_RPC1_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPC1 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPC7           (PPS_TC8WO1G2R_TC8WO1G2_RPC7_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPC7 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPD7           (PPS_TC8WO1G2R_TC8WO1G2_RPD7_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPD7 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPE1           (PPS_TC8WO1G2R_TC8WO1G2_RPE1_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPE1 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPA3           (PPS_TC8WO1G2R_TC8WO1G2_RPA3_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPA3 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB2           (PPS_TC8WO1G2R_TC8WO1G2_RPB2_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB2 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPC0           (PPS_TC8WO1G2R_TC8WO1G2_RPC0_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPC0 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPD4           (PPS_TC8WO1G2R_TC8WO1G2_RPD4_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPD4 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPE6           (PPS_TC8WO1G2R_TC8WO1G2_RPE6_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPE6 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPA4           (PPS_TC8WO1G2R_TC8WO1G2_RPA4_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPA4 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPA8           (PPS_TC8WO1G2R_TC8WO1G2_RPA8_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPA8 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB12          (PPS_TC8WO1G2R_TC8WO1G2_RPB12_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB12 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB5           (PPS_TC8WO1G2R_TC8WO1G2_RPB5_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB5 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB9           (PPS_TC8WO1G2R_TC8WO1G2_RPB9_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB9 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB13          (PPS_TC8WO1G2R_TC8WO1G2_RPB13_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB13 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB0           (PPS_TC8WO1G2R_TC8WO1G2_RPB0_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB0 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB4           (PPS_TC8WO1G2R_TC8WO1G2_RPB4_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB4 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPB8           (PPS_TC8WO1G2R_TC8WO1G2_RPB8_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPB8 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPA0           (PPS_TC8WO1G2R_TC8WO1G2_RPA0_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPA0 Position */
#define PPS_TC8WO1G2R_TC8WO1G2_RPA11          (PPS_TC8WO1G2R_TC8WO1G2_RPA11_Val << PPS_TC8WO1G2R_TC8WO1G2_Pos) /* (PPS_TC8WO1G2R) RPA11 Position */
#define PPS_TC8WO1G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC8WO1G2R) Register Mask  */


/* -------- PPS_TC8WO1G5R : (PPS Offset: 0x158) (R/W 32)  -------- */
#define PPS_TC8WO1G5R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC8WO1G5R)   Reset Value */

#define PPS_TC8WO1G5R_TC8WO1G5_Pos            _UINT32_(0)                                          /* (PPS_TC8WO1G5R) TC8/WO1G5 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_Msk            (_UINT32_(0x1F) << PPS_TC8WO1G5R_TC8WO1G5_Pos)       /* (PPS_TC8WO1G5R) TC8/WO1G5 Mask */
#define PPS_TC8WO1G5R_TC8WO1G5(value)         (PPS_TC8WO1G5R_TC8WO1G5_Msk & (_UINT32_(value) << PPS_TC8WO1G5R_TC8WO1G5_Pos)) /* Assignment of value for TC8WO1G5 in the PPS_TC8WO1G5R register */
#define   PPS_TC8WO1G5R_TC8WO1G5_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC8WO1G5R) OFF  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPA4_Val     _UINT32_(0x1)                                        /* (PPS_TC8WO1G5R) RPA4  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPA10_Val    _UINT32_(0x2)                                        /* (PPS_TC8WO1G5R) RPA10  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPB4_Val     _UINT32_(0x3)                                        /* (PPS_TC8WO1G5R) RPB4  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPB10_Val    _UINT32_(0x4)                                        /* (PPS_TC8WO1G5R) RPB10  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPD4_Val     _UINT32_(0x5)                                        /* (PPS_TC8WO1G5R) RPD4  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPE4_Val     _UINT32_(0x6)                                        /* (PPS_TC8WO1G5R) RPE4  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPA1_Val     _UINT32_(0x7)                                        /* (PPS_TC8WO1G5R) RPA1  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPB0_Val     _UINT32_(0x8)                                        /* (PPS_TC8WO1G5R) RPB0  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPC8_Val     _UINT32_(0x9)                                        /* (PPS_TC8WO1G5R) RPC8  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPD2_Val     _UINT32_(0xA)                                        /* (PPS_TC8WO1G5R) RPD2  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPE2_Val     _UINT32_(0xB)                                        /* (PPS_TC8WO1G5R) RPE2  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPC10_Val    _UINT32_(0xC)                                        /* (PPS_TC8WO1G5R) RPC10  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPC11_Val    _UINT32_(0xD)                                        /* (PPS_TC8WO1G5R) RPC11  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPA15_Val    _UINT32_(0xE)                                        /* (PPS_TC8WO1G5R) RPA15  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPB14_Val    _UINT32_(0xF)                                        /* (PPS_TC8WO1G5R) RPB14  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPB15_Val    _UINT32_(0x10)                                       /* (PPS_TC8WO1G5R) RPB15  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPD0_Val     _UINT32_(0x11)                                       /* (PPS_TC8WO1G5R) RPD0  */
#define   PPS_TC8WO1G5R_TC8WO1G5_RPD1_Val     _UINT32_(0x12)                                       /* (PPS_TC8WO1G5R) RPD1  */
#define PPS_TC8WO1G5R_TC8WO1G5_OFF            (PPS_TC8WO1G5R_TC8WO1G5_OFF_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) OFF Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPA4           (PPS_TC8WO1G5R_TC8WO1G5_RPA4_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPA4 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPA10          (PPS_TC8WO1G5R_TC8WO1G5_RPA10_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPA10 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPB4           (PPS_TC8WO1G5R_TC8WO1G5_RPB4_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPB4 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPB10          (PPS_TC8WO1G5R_TC8WO1G5_RPB10_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPB10 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPD4           (PPS_TC8WO1G5R_TC8WO1G5_RPD4_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPD4 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPE4           (PPS_TC8WO1G5R_TC8WO1G5_RPE4_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPE4 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPA1           (PPS_TC8WO1G5R_TC8WO1G5_RPA1_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPA1 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPB0           (PPS_TC8WO1G5R_TC8WO1G5_RPB0_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPB0 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPC8           (PPS_TC8WO1G5R_TC8WO1G5_RPC8_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPC8 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPD2           (PPS_TC8WO1G5R_TC8WO1G5_RPD2_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPD2 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPE2           (PPS_TC8WO1G5R_TC8WO1G5_RPE2_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPE2 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPC10          (PPS_TC8WO1G5R_TC8WO1G5_RPC10_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPC10 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPC11          (PPS_TC8WO1G5R_TC8WO1G5_RPC11_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPC11 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPA15          (PPS_TC8WO1G5R_TC8WO1G5_RPA15_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPA15 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPB14          (PPS_TC8WO1G5R_TC8WO1G5_RPB14_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPB14 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPB15          (PPS_TC8WO1G5R_TC8WO1G5_RPB15_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPB15 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPD0           (PPS_TC8WO1G5R_TC8WO1G5_RPD0_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPD0 Position */
#define PPS_TC8WO1G5R_TC8WO1G5_RPD1           (PPS_TC8WO1G5R_TC8WO1G5_RPD1_Val << PPS_TC8WO1G5R_TC8WO1G5_Pos) /* (PPS_TC8WO1G5R) RPD1 Position */
#define PPS_TC8WO1G5R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC8WO1G5R) Register Mask  */


/* -------- PPS_TC9WO0G2R : (PPS Offset: 0x15C) (R/W 32)  -------- */
#define PPS_TC9WO0G2R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC9WO0G2R)   Reset Value */

#define PPS_TC9WO0G2R_TC9WO0G2_Pos            _UINT32_(0)                                          /* (PPS_TC9WO0G2R) TC9/WO0G2 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_Msk            (_UINT32_(0x1F) << PPS_TC9WO0G2R_TC9WO0G2_Pos)       /* (PPS_TC9WO0G2R) TC9/WO0G2 Mask */
#define PPS_TC9WO0G2R_TC9WO0G2(value)         (PPS_TC9WO0G2R_TC9WO0G2_Msk & (_UINT32_(value) << PPS_TC9WO0G2R_TC9WO0G2_Pos)) /* Assignment of value for TC9WO0G2 in the PPS_TC9WO0G2R register */
#define   PPS_TC9WO0G2R_TC9WO0G2_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC9WO0G2R) OFF  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPA1_Val     _UINT32_(0x1)                                        /* (PPS_TC9WO0G2R) RPA1  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPA7_Val     _UINT32_(0x2)                                        /* (PPS_TC9WO0G2R) RPA7  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPA12_Val    _UINT32_(0x3)                                        /* (PPS_TC9WO0G2R) RPA12  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB1_Val     _UINT32_(0x4)                                        /* (PPS_TC9WO0G2R) RPB1  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB7_Val     _UINT32_(0x5)                                        /* (PPS_TC9WO0G2R) RPB7  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPC1_Val     _UINT32_(0x6)                                        /* (PPS_TC9WO0G2R) RPC1  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPC7_Val     _UINT32_(0x7)                                        /* (PPS_TC9WO0G2R) RPC7  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPD7_Val     _UINT32_(0x8)                                        /* (PPS_TC9WO0G2R) RPD7  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPE1_Val     _UINT32_(0x9)                                        /* (PPS_TC9WO0G2R) RPE1  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPA3_Val     _UINT32_(0xA)                                        /* (PPS_TC9WO0G2R) RPA3  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB2_Val     _UINT32_(0xB)                                        /* (PPS_TC9WO0G2R) RPB2  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPC0_Val     _UINT32_(0xC)                                        /* (PPS_TC9WO0G2R) RPC0  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPD4_Val     _UINT32_(0xD)                                        /* (PPS_TC9WO0G2R) RPD4  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPE6_Val     _UINT32_(0xE)                                        /* (PPS_TC9WO0G2R) RPE6  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPA4_Val     _UINT32_(0xF)                                        /* (PPS_TC9WO0G2R) RPA4  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPA8_Val     _UINT32_(0x10)                                       /* (PPS_TC9WO0G2R) RPA8  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB12_Val    _UINT32_(0x11)                                       /* (PPS_TC9WO0G2R) RPB12  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB5_Val     _UINT32_(0x12)                                       /* (PPS_TC9WO0G2R) RPB5  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB9_Val     _UINT32_(0x13)                                       /* (PPS_TC9WO0G2R) RPB9  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB13_Val    _UINT32_(0x14)                                       /* (PPS_TC9WO0G2R) RPB13  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB0_Val     _UINT32_(0x15)                                       /* (PPS_TC9WO0G2R) RPB0  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB4_Val     _UINT32_(0x16)                                       /* (PPS_TC9WO0G2R) RPB4  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPB8_Val     _UINT32_(0x17)                                       /* (PPS_TC9WO0G2R) RPB8  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPA0_Val     _UINT32_(0x18)                                       /* (PPS_TC9WO0G2R) RPA0  */
#define   PPS_TC9WO0G2R_TC9WO0G2_RPA11_Val    _UINT32_(0x19)                                       /* (PPS_TC9WO0G2R) RPA11  */
#define PPS_TC9WO0G2R_TC9WO0G2_OFF            (PPS_TC9WO0G2R_TC9WO0G2_OFF_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) OFF Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPA1           (PPS_TC9WO0G2R_TC9WO0G2_RPA1_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPA1 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPA7           (PPS_TC9WO0G2R_TC9WO0G2_RPA7_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPA7 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPA12          (PPS_TC9WO0G2R_TC9WO0G2_RPA12_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPA12 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB1           (PPS_TC9WO0G2R_TC9WO0G2_RPB1_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB1 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB7           (PPS_TC9WO0G2R_TC9WO0G2_RPB7_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB7 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPC1           (PPS_TC9WO0G2R_TC9WO0G2_RPC1_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPC1 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPC7           (PPS_TC9WO0G2R_TC9WO0G2_RPC7_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPC7 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPD7           (PPS_TC9WO0G2R_TC9WO0G2_RPD7_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPD7 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPE1           (PPS_TC9WO0G2R_TC9WO0G2_RPE1_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPE1 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPA3           (PPS_TC9WO0G2R_TC9WO0G2_RPA3_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPA3 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB2           (PPS_TC9WO0G2R_TC9WO0G2_RPB2_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB2 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPC0           (PPS_TC9WO0G2R_TC9WO0G2_RPC0_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPC0 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPD4           (PPS_TC9WO0G2R_TC9WO0G2_RPD4_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPD4 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPE6           (PPS_TC9WO0G2R_TC9WO0G2_RPE6_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPE6 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPA4           (PPS_TC9WO0G2R_TC9WO0G2_RPA4_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPA4 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPA8           (PPS_TC9WO0G2R_TC9WO0G2_RPA8_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPA8 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB12          (PPS_TC9WO0G2R_TC9WO0G2_RPB12_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB12 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB5           (PPS_TC9WO0G2R_TC9WO0G2_RPB5_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB5 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB9           (PPS_TC9WO0G2R_TC9WO0G2_RPB9_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB9 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB13          (PPS_TC9WO0G2R_TC9WO0G2_RPB13_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB13 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB0           (PPS_TC9WO0G2R_TC9WO0G2_RPB0_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB0 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB4           (PPS_TC9WO0G2R_TC9WO0G2_RPB4_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB4 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPB8           (PPS_TC9WO0G2R_TC9WO0G2_RPB8_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPB8 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPA0           (PPS_TC9WO0G2R_TC9WO0G2_RPA0_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPA0 Position */
#define PPS_TC9WO0G2R_TC9WO0G2_RPA11          (PPS_TC9WO0G2R_TC9WO0G2_RPA11_Val << PPS_TC9WO0G2R_TC9WO0G2_Pos) /* (PPS_TC9WO0G2R) RPA11 Position */
#define PPS_TC9WO0G2R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC9WO0G2R) Register Mask  */


/* -------- PPS_TC9WO0G4R : (PPS Offset: 0x160) (R/W 32)  -------- */
#define PPS_TC9WO0G4R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC9WO0G4R)   Reset Value */

#define PPS_TC9WO0G4R_TC9WO0G4_Pos            _UINT32_(0)                                          /* (PPS_TC9WO0G4R) TC9/WO0G4 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_Msk            (_UINT32_(0x1F) << PPS_TC9WO0G4R_TC9WO0G4_Pos)       /* (PPS_TC9WO0G4R) TC9/WO0G4 Mask */
#define PPS_TC9WO0G4R_TC9WO0G4(value)         (PPS_TC9WO0G4R_TC9WO0G4_Msk & (_UINT32_(value) << PPS_TC9WO0G4R_TC9WO0G4_Pos)) /* Assignment of value for TC9WO0G4 in the PPS_TC9WO0G4R register */
#define   PPS_TC9WO0G4R_TC9WO0G4_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC9WO0G4R) OFF  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA3_Val     _UINT32_(0x1)                                        /* (PPS_TC9WO0G4R) RPA3  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA9_Val     _UINT32_(0x2)                                        /* (PPS_TC9WO0G4R) RPA9  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA14_Val    _UINT32_(0x3)                                        /* (PPS_TC9WO0G4R) RPA14  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPB3_Val     _UINT32_(0x4)                                        /* (PPS_TC9WO0G4R) RPB3  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPC9_Val     _UINT32_(0x5)                                        /* (PPS_TC9WO0G4R) RPC9  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPD3_Val     _UINT32_(0x6)                                        /* (PPS_TC9WO0G4R) RPD3  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPE3_Val     _UINT32_(0x7)                                        /* (PPS_TC9WO0G4R) RPE3  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA0_Val     _UINT32_(0x8)                                        /* (PPS_TC9WO0G4R) RPA0  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPB4_Val     _UINT32_(0x9)                                        /* (PPS_TC9WO0G4R) RPB4  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPC7_Val     _UINT32_(0xA)                                        /* (PPS_TC9WO0G4R) RPC7  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPD7_Val     _UINT32_(0xB)                                        /* (PPS_TC9WO0G4R) RPD7  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPE1_Val     _UINT32_(0xC)                                        /* (PPS_TC9WO0G4R) RPE1  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA6_Val     _UINT32_(0xD)                                        /* (PPS_TC9WO0G4R) RPA6  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA10_Val    _UINT32_(0xE)                                        /* (PPS_TC9WO0G4R) RPA10  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPB7_Val     _UINT32_(0xF)                                        /* (PPS_TC9WO0G4R) RPB7  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPB11_Val    _UINT32_(0x10)                                       /* (PPS_TC9WO0G4R) RPB11  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA1_Val     _UINT32_(0x11)                                       /* (PPS_TC9WO0G4R) RPA1  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA5_Val     _UINT32_(0x12)                                       /* (PPS_TC9WO0G4R) RPA5  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA13_Val    _UINT32_(0x13)                                       /* (PPS_TC9WO0G4R) RPA13  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPB2_Val     _UINT32_(0x14)                                       /* (PPS_TC9WO0G4R) RPB2  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPB6_Val     _UINT32_(0x15)                                       /* (PPS_TC9WO0G4R) RPB6  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPB10_Val    _UINT32_(0x16)                                       /* (PPS_TC9WO0G4R) RPB10  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA8_Val     _UINT32_(0x17)                                       /* (PPS_TC9WO0G4R) RPA8  */
#define   PPS_TC9WO0G4R_TC9WO0G4_RPA2_Val     _UINT32_(0x18)                                       /* (PPS_TC9WO0G4R) RPA2  */
#define PPS_TC9WO0G4R_TC9WO0G4_OFF            (PPS_TC9WO0G4R_TC9WO0G4_OFF_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) OFF Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA3           (PPS_TC9WO0G4R_TC9WO0G4_RPA3_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA3 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA9           (PPS_TC9WO0G4R_TC9WO0G4_RPA9_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA9 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA14          (PPS_TC9WO0G4R_TC9WO0G4_RPA14_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA14 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPB3           (PPS_TC9WO0G4R_TC9WO0G4_RPB3_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPB3 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPC9           (PPS_TC9WO0G4R_TC9WO0G4_RPC9_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPC9 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPD3           (PPS_TC9WO0G4R_TC9WO0G4_RPD3_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPD3 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPE3           (PPS_TC9WO0G4R_TC9WO0G4_RPE3_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPE3 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA0           (PPS_TC9WO0G4R_TC9WO0G4_RPA0_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA0 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPB4           (PPS_TC9WO0G4R_TC9WO0G4_RPB4_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPB4 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPC7           (PPS_TC9WO0G4R_TC9WO0G4_RPC7_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPC7 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPD7           (PPS_TC9WO0G4R_TC9WO0G4_RPD7_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPD7 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPE1           (PPS_TC9WO0G4R_TC9WO0G4_RPE1_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPE1 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA6           (PPS_TC9WO0G4R_TC9WO0G4_RPA6_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA6 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA10          (PPS_TC9WO0G4R_TC9WO0G4_RPA10_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA10 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPB7           (PPS_TC9WO0G4R_TC9WO0G4_RPB7_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPB7 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPB11          (PPS_TC9WO0G4R_TC9WO0G4_RPB11_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPB11 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA1           (PPS_TC9WO0G4R_TC9WO0G4_RPA1_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA1 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA5           (PPS_TC9WO0G4R_TC9WO0G4_RPA5_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA5 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA13          (PPS_TC9WO0G4R_TC9WO0G4_RPA13_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA13 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPB2           (PPS_TC9WO0G4R_TC9WO0G4_RPB2_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPB2 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPB6           (PPS_TC9WO0G4R_TC9WO0G4_RPB6_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPB6 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPB10          (PPS_TC9WO0G4R_TC9WO0G4_RPB10_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPB10 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA8           (PPS_TC9WO0G4R_TC9WO0G4_RPA8_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA8 Position */
#define PPS_TC9WO0G4R_TC9WO0G4_RPA2           (PPS_TC9WO0G4R_TC9WO0G4_RPA2_Val << PPS_TC9WO0G4R_TC9WO0G4_Pos) /* (PPS_TC9WO0G4R) RPA2 Position */
#define PPS_TC9WO0G4R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC9WO0G4R) Register Mask  */


/* -------- PPS_TC9WO1G3R : (PPS Offset: 0x164) (R/W 32)  -------- */
#define PPS_TC9WO1G3R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC9WO1G3R)   Reset Value */

#define PPS_TC9WO1G3R_TC9WO1G3_Pos            _UINT32_(0)                                          /* (PPS_TC9WO1G3R) TC9/WO1G3 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_Msk            (_UINT32_(0x1F) << PPS_TC9WO1G3R_TC9WO1G3_Pos)       /* (PPS_TC9WO1G3R) TC9/WO1G3 Mask */
#define PPS_TC9WO1G3R_TC9WO1G3(value)         (PPS_TC9WO1G3R_TC9WO1G3_Msk & (_UINT32_(value) << PPS_TC9WO1G3R_TC9WO1G3_Pos)) /* Assignment of value for TC9WO1G3 in the PPS_TC9WO1G3R register */
#define   PPS_TC9WO1G3R_TC9WO1G3_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC9WO1G3R) OFF  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA2_Val     _UINT32_(0x1)                                        /* (PPS_TC9WO1G3R) RPA2  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA8_Val     _UINT32_(0x2)                                        /* (PPS_TC9WO1G3R) RPA8  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA13_Val    _UINT32_(0x3)                                        /* (PPS_TC9WO1G3R) RPA13  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB2_Val     _UINT32_(0x4)                                        /* (PPS_TC9WO1G3R) RPB2  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB8_Val     _UINT32_(0x5)                                        /* (PPS_TC9WO1G3R) RPB8  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB13_Val    _UINT32_(0x6)                                        /* (PPS_TC9WO1G3R) RPB13  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPC8_Val     _UINT32_(0x7)                                        /* (PPS_TC9WO1G3R) RPC8  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPD2_Val     _UINT32_(0x8)                                        /* (PPS_TC9WO1G3R) RPD2  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPE2_Val     _UINT32_(0x9)                                        /* (PPS_TC9WO1G3R) RPE2  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA4_Val     _UINT32_(0xA)                                        /* (PPS_TC9WO1G3R) RPA4  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB3_Val     _UINT32_(0xB)                                        /* (PPS_TC9WO1G3R) RPB3  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPC1_Val     _UINT32_(0xC)                                        /* (PPS_TC9WO1G3R) RPC1  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPD6_Val     _UINT32_(0xD)                                        /* (PPS_TC9WO1G3R) RPD6  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPE0_Val     _UINT32_(0xE)                                        /* (PPS_TC9WO1G3R) RPE0  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA5_Val     _UINT32_(0xF)                                        /* (PPS_TC9WO1G3R) RPA5  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA9_Val     _UINT32_(0x10)                                       /* (PPS_TC9WO1G3R) RPA9  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB6_Val     _UINT32_(0x11)                                       /* (PPS_TC9WO1G3R) RPB6  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB10_Val    _UINT32_(0x12)                                       /* (PPS_TC9WO1G3R) RPB10  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA0_Val     _UINT32_(0x13)                                       /* (PPS_TC9WO1G3R) RPA0  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB1_Val     _UINT32_(0x14)                                       /* (PPS_TC9WO1G3R) RPB1  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB5_Val     _UINT32_(0x15)                                       /* (PPS_TC9WO1G3R) RPB5  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPB9_Val     _UINT32_(0x16)                                       /* (PPS_TC9WO1G3R) RPB9  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA1_Val     _UINT32_(0x17)                                       /* (PPS_TC9WO1G3R) RPA1  */
#define   PPS_TC9WO1G3R_TC9WO1G3_RPA12_Val    _UINT32_(0x18)                                       /* (PPS_TC9WO1G3R) RPA12  */
#define PPS_TC9WO1G3R_TC9WO1G3_OFF            (PPS_TC9WO1G3R_TC9WO1G3_OFF_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) OFF Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA2           (PPS_TC9WO1G3R_TC9WO1G3_RPA2_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA2 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA8           (PPS_TC9WO1G3R_TC9WO1G3_RPA8_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA8 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA13          (PPS_TC9WO1G3R_TC9WO1G3_RPA13_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA13 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB2           (PPS_TC9WO1G3R_TC9WO1G3_RPB2_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB2 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB8           (PPS_TC9WO1G3R_TC9WO1G3_RPB8_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB8 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB13          (PPS_TC9WO1G3R_TC9WO1G3_RPB13_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB13 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPC8           (PPS_TC9WO1G3R_TC9WO1G3_RPC8_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPC8 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPD2           (PPS_TC9WO1G3R_TC9WO1G3_RPD2_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPD2 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPE2           (PPS_TC9WO1G3R_TC9WO1G3_RPE2_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPE2 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA4           (PPS_TC9WO1G3R_TC9WO1G3_RPA4_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA4 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB3           (PPS_TC9WO1G3R_TC9WO1G3_RPB3_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB3 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPC1           (PPS_TC9WO1G3R_TC9WO1G3_RPC1_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPC1 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPD6           (PPS_TC9WO1G3R_TC9WO1G3_RPD6_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPD6 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPE0           (PPS_TC9WO1G3R_TC9WO1G3_RPE0_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPE0 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA5           (PPS_TC9WO1G3R_TC9WO1G3_RPA5_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA5 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA9           (PPS_TC9WO1G3R_TC9WO1G3_RPA9_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA9 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB6           (PPS_TC9WO1G3R_TC9WO1G3_RPB6_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB6 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB10          (PPS_TC9WO1G3R_TC9WO1G3_RPB10_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB10 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA0           (PPS_TC9WO1G3R_TC9WO1G3_RPA0_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA0 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB1           (PPS_TC9WO1G3R_TC9WO1G3_RPB1_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB1 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB5           (PPS_TC9WO1G3R_TC9WO1G3_RPB5_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB5 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPB9           (PPS_TC9WO1G3R_TC9WO1G3_RPB9_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPB9 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA1           (PPS_TC9WO1G3R_TC9WO1G3_RPA1_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA1 Position */
#define PPS_TC9WO1G3R_TC9WO1G3_RPA12          (PPS_TC9WO1G3R_TC9WO1G3_RPA12_Val << PPS_TC9WO1G3R_TC9WO1G3_Pos) /* (PPS_TC9WO1G3R) RPA12 Position */
#define PPS_TC9WO1G3R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC9WO1G3R) Register Mask  */


/* -------- PPS_TC9WO1G5R : (PPS Offset: 0x168) (R/W 32)  -------- */
#define PPS_TC9WO1G5R_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_TC9WO1G5R)   Reset Value */

#define PPS_TC9WO1G5R_TC9WO1G5_Pos            _UINT32_(0)                                          /* (PPS_TC9WO1G5R) TC9/WO1G5 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_Msk            (_UINT32_(0x1F) << PPS_TC9WO1G5R_TC9WO1G5_Pos)       /* (PPS_TC9WO1G5R) TC9/WO1G5 Mask */
#define PPS_TC9WO1G5R_TC9WO1G5(value)         (PPS_TC9WO1G5R_TC9WO1G5_Msk & (_UINT32_(value) << PPS_TC9WO1G5R_TC9WO1G5_Pos)) /* Assignment of value for TC9WO1G5 in the PPS_TC9WO1G5R register */
#define   PPS_TC9WO1G5R_TC9WO1G5_OFF_Val      _UINT32_(0x0)                                        /* (PPS_TC9WO1G5R) OFF  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPA4_Val     _UINT32_(0x1)                                        /* (PPS_TC9WO1G5R) RPA4  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPA10_Val    _UINT32_(0x2)                                        /* (PPS_TC9WO1G5R) RPA10  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPB4_Val     _UINT32_(0x3)                                        /* (PPS_TC9WO1G5R) RPB4  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPB10_Val    _UINT32_(0x4)                                        /* (PPS_TC9WO1G5R) RPB10  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPD4_Val     _UINT32_(0x5)                                        /* (PPS_TC9WO1G5R) RPD4  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPE4_Val     _UINT32_(0x6)                                        /* (PPS_TC9WO1G5R) RPE4  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPA1_Val     _UINT32_(0x7)                                        /* (PPS_TC9WO1G5R) RPA1  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPB0_Val     _UINT32_(0x8)                                        /* (PPS_TC9WO1G5R) RPB0  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPC8_Val     _UINT32_(0x9)                                        /* (PPS_TC9WO1G5R) RPC8  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPD2_Val     _UINT32_(0xA)                                        /* (PPS_TC9WO1G5R) RPD2  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPE2_Val     _UINT32_(0xB)                                        /* (PPS_TC9WO1G5R) RPE2  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPC10_Val    _UINT32_(0xC)                                        /* (PPS_TC9WO1G5R) RPC10  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPC11_Val    _UINT32_(0xD)                                        /* (PPS_TC9WO1G5R) RPC11  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPA15_Val    _UINT32_(0xE)                                        /* (PPS_TC9WO1G5R) RPA15  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPB14_Val    _UINT32_(0xF)                                        /* (PPS_TC9WO1G5R) RPB14  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPB15_Val    _UINT32_(0x10)                                       /* (PPS_TC9WO1G5R) RPB15  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPD0_Val     _UINT32_(0x11)                                       /* (PPS_TC9WO1G5R) RPD0  */
#define   PPS_TC9WO1G5R_TC9WO1G5_RPD1_Val     _UINT32_(0x12)                                       /* (PPS_TC9WO1G5R) RPD1  */
#define PPS_TC9WO1G5R_TC9WO1G5_OFF            (PPS_TC9WO1G5R_TC9WO1G5_OFF_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) OFF Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPA4           (PPS_TC9WO1G5R_TC9WO1G5_RPA4_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPA4 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPA10          (PPS_TC9WO1G5R_TC9WO1G5_RPA10_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPA10 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPB4           (PPS_TC9WO1G5R_TC9WO1G5_RPB4_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPB4 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPB10          (PPS_TC9WO1G5R_TC9WO1G5_RPB10_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPB10 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPD4           (PPS_TC9WO1G5R_TC9WO1G5_RPD4_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPD4 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPE4           (PPS_TC9WO1G5R_TC9WO1G5_RPE4_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPE4 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPA1           (PPS_TC9WO1G5R_TC9WO1G5_RPA1_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPA1 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPB0           (PPS_TC9WO1G5R_TC9WO1G5_RPB0_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPB0 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPC8           (PPS_TC9WO1G5R_TC9WO1G5_RPC8_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPC8 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPD2           (PPS_TC9WO1G5R_TC9WO1G5_RPD2_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPD2 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPE2           (PPS_TC9WO1G5R_TC9WO1G5_RPE2_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPE2 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPC10          (PPS_TC9WO1G5R_TC9WO1G5_RPC10_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPC10 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPC11          (PPS_TC9WO1G5R_TC9WO1G5_RPC11_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPC11 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPA15          (PPS_TC9WO1G5R_TC9WO1G5_RPA15_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPA15 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPB14          (PPS_TC9WO1G5R_TC9WO1G5_RPB14_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPB14 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPB15          (PPS_TC9WO1G5R_TC9WO1G5_RPB15_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPB15 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPD0           (PPS_TC9WO1G5R_TC9WO1G5_RPD0_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPD0 Position */
#define PPS_TC9WO1G5R_TC9WO1G5_RPD1           (PPS_TC9WO1G5R_TC9WO1G5_RPD1_Val << PPS_TC9WO1G5R_TC9WO1G5_Pos) /* (PPS_TC9WO1G5R) RPD1 Position */
#define PPS_TC9WO1G5R_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_TC9WO1G5R) Register Mask  */


/* -------- PPS_QEIHOME0G1R : (PPS Offset: 0x16C) (R/W 32)  -------- */
#define PPS_QEIHOME0G1R_RESETVALUE            _UINT32_(0x00)                                       /*  (PPS_QEIHOME0G1R)   Reset Value */

#define PPS_QEIHOME0G1R_QEIHOME0G1_Pos        _UINT32_(0)                                          /* (PPS_QEIHOME0G1R) QEI/HOME0G1 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_Msk        (_UINT32_(0x1F) << PPS_QEIHOME0G1R_QEIHOME0G1_Pos)   /* (PPS_QEIHOME0G1R) QEI/HOME0G1 Mask */
#define PPS_QEIHOME0G1R_QEIHOME0G1(value)     (PPS_QEIHOME0G1R_QEIHOME0G1_Msk & (_UINT32_(value) << PPS_QEIHOME0G1R_QEIHOME0G1_Pos)) /* Assignment of value for QEIHOME0G1 in the PPS_QEIHOME0G1R register */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_OFF_Val  _UINT32_(0x0)                                        /* (PPS_QEIHOME0G1R) OFF  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA0_Val _UINT32_(0x1)                                        /* (PPS_QEIHOME0G1R) RPA0  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA6_Val _UINT32_(0x2)                                        /* (PPS_QEIHOME0G1R) RPA6  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA11_Val _UINT32_(0x3)                                        /* (PPS_QEIHOME0G1R) RPA11  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB0_Val _UINT32_(0x4)                                        /* (PPS_QEIHOME0G1R) RPB0  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB6_Val _UINT32_(0x5)                                        /* (PPS_QEIHOME0G1R) RPB6  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB11_Val _UINT32_(0x6)                                        /* (PPS_QEIHOME0G1R) RPB11  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPC0_Val _UINT32_(0x7)                                        /* (PPS_QEIHOME0G1R) RPC0  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPD6_Val _UINT32_(0x8)                                        /* (PPS_QEIHOME0G1R) RPD6  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPE0_Val _UINT32_(0x9)                                        /* (PPS_QEIHOME0G1R) RPE0  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPE6_Val _UINT32_(0xA)                                        /* (PPS_QEIHOME0G1R) RPE6  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB1_Val _UINT32_(0xB)                                        /* (PPS_QEIHOME0G1R) RPB1  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPC9_Val _UINT32_(0xC)                                        /* (PPS_QEIHOME0G1R) RPC9  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPD3_Val _UINT32_(0xD)                                        /* (PPS_QEIHOME0G1R) RPD3  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPE4_Val _UINT32_(0xE)                                        /* (PPS_QEIHOME0G1R) RPE4  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA3_Val _UINT32_(0xF)                                        /* (PPS_QEIHOME0G1R) RPA3  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA7_Val _UINT32_(0x10)                                       /* (PPS_QEIHOME0G1R) RPA7  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB4_Val _UINT32_(0x11)                                       /* (PPS_QEIHOME0G1R) RPB4  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB8_Val _UINT32_(0x12)                                       /* (PPS_QEIHOME0G1R) RPB8  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB12_Val _UINT32_(0x13)                                       /* (PPS_QEIHOME0G1R) RPB12  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA2_Val _UINT32_(0x14)                                       /* (PPS_QEIHOME0G1R) RPA2  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA10_Val _UINT32_(0x15)                                       /* (PPS_QEIHOME0G1R) RPA10  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA14_Val _UINT32_(0x16)                                       /* (PPS_QEIHOME0G1R) RPA14  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB3_Val _UINT32_(0x17)                                       /* (PPS_QEIHOME0G1R) RPB3  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPB7_Val _UINT32_(0x18)                                       /* (PPS_QEIHOME0G1R) RPB7  */
#define   PPS_QEIHOME0G1R_QEIHOME0G1_RPA9_Val _UINT32_(0x19)                                       /* (PPS_QEIHOME0G1R) RPA9  */
#define PPS_QEIHOME0G1R_QEIHOME0G1_OFF        (PPS_QEIHOME0G1R_QEIHOME0G1_OFF_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) OFF Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA0       (PPS_QEIHOME0G1R_QEIHOME0G1_RPA0_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA0 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA6       (PPS_QEIHOME0G1R_QEIHOME0G1_RPA6_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA6 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA11      (PPS_QEIHOME0G1R_QEIHOME0G1_RPA11_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA11 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB0       (PPS_QEIHOME0G1R_QEIHOME0G1_RPB0_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB0 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB6       (PPS_QEIHOME0G1R_QEIHOME0G1_RPB6_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB6 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB11      (PPS_QEIHOME0G1R_QEIHOME0G1_RPB11_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB11 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPC0       (PPS_QEIHOME0G1R_QEIHOME0G1_RPC0_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPC0 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPD6       (PPS_QEIHOME0G1R_QEIHOME0G1_RPD6_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPD6 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPE0       (PPS_QEIHOME0G1R_QEIHOME0G1_RPE0_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPE0 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPE6       (PPS_QEIHOME0G1R_QEIHOME0G1_RPE6_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPE6 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB1       (PPS_QEIHOME0G1R_QEIHOME0G1_RPB1_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB1 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPC9       (PPS_QEIHOME0G1R_QEIHOME0G1_RPC9_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPC9 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPD3       (PPS_QEIHOME0G1R_QEIHOME0G1_RPD3_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPD3 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPE4       (PPS_QEIHOME0G1R_QEIHOME0G1_RPE4_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPE4 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA3       (PPS_QEIHOME0G1R_QEIHOME0G1_RPA3_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA3 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA7       (PPS_QEIHOME0G1R_QEIHOME0G1_RPA7_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA7 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB4       (PPS_QEIHOME0G1R_QEIHOME0G1_RPB4_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB4 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB8       (PPS_QEIHOME0G1R_QEIHOME0G1_RPB8_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB8 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB12      (PPS_QEIHOME0G1R_QEIHOME0G1_RPB12_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB12 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA2       (PPS_QEIHOME0G1R_QEIHOME0G1_RPA2_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA2 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA10      (PPS_QEIHOME0G1R_QEIHOME0G1_RPA10_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA10 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA14      (PPS_QEIHOME0G1R_QEIHOME0G1_RPA14_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA14 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB3       (PPS_QEIHOME0G1R_QEIHOME0G1_RPB3_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB3 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPB7       (PPS_QEIHOME0G1R_QEIHOME0G1_RPB7_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPB7 Position */
#define PPS_QEIHOME0G1R_QEIHOME0G1_RPA9       (PPS_QEIHOME0G1R_QEIHOME0G1_RPA9_Val << PPS_QEIHOME0G1R_QEIHOME0G1_Pos) /* (PPS_QEIHOME0G1R) RPA9 Position */
#define PPS_QEIHOME0G1R_Msk                   _UINT32_(0x0000001F)                                 /* (PPS_QEIHOME0G1R) Register Mask  */


/* -------- PPS_QEIHOME0G2R : (PPS Offset: 0x170) (R/W 32)  -------- */
#define PPS_QEIHOME0G2R_RESETVALUE            _UINT32_(0x00)                                       /*  (PPS_QEIHOME0G2R)   Reset Value */

#define PPS_QEIHOME0G2R_QEIHOME0G2_Pos        _UINT32_(0)                                          /* (PPS_QEIHOME0G2R) QEI/HOME0G2 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_Msk        (_UINT32_(0x1F) << PPS_QEIHOME0G2R_QEIHOME0G2_Pos)   /* (PPS_QEIHOME0G2R) QEI/HOME0G2 Mask */
#define PPS_QEIHOME0G2R_QEIHOME0G2(value)     (PPS_QEIHOME0G2R_QEIHOME0G2_Msk & (_UINT32_(value) << PPS_QEIHOME0G2R_QEIHOME0G2_Pos)) /* Assignment of value for QEIHOME0G2 in the PPS_QEIHOME0G2R register */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_OFF_Val  _UINT32_(0x0)                                        /* (PPS_QEIHOME0G2R) OFF  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPA1_Val _UINT32_(0x1)                                        /* (PPS_QEIHOME0G2R) RPA1  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPA7_Val _UINT32_(0x2)                                        /* (PPS_QEIHOME0G2R) RPA7  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPA12_Val _UINT32_(0x3)                                        /* (PPS_QEIHOME0G2R) RPA12  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB1_Val _UINT32_(0x4)                                        /* (PPS_QEIHOME0G2R) RPB1  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB7_Val _UINT32_(0x5)                                        /* (PPS_QEIHOME0G2R) RPB7  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPC1_Val _UINT32_(0x6)                                        /* (PPS_QEIHOME0G2R) RPC1  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPC7_Val _UINT32_(0x7)                                        /* (PPS_QEIHOME0G2R) RPC7  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPD7_Val _UINT32_(0x8)                                        /* (PPS_QEIHOME0G2R) RPD7  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPE1_Val _UINT32_(0x9)                                        /* (PPS_QEIHOME0G2R) RPE1  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPA3_Val _UINT32_(0xA)                                        /* (PPS_QEIHOME0G2R) RPA3  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB2_Val _UINT32_(0xB)                                        /* (PPS_QEIHOME0G2R) RPB2  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPC0_Val _UINT32_(0xC)                                        /* (PPS_QEIHOME0G2R) RPC0  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPD4_Val _UINT32_(0xD)                                        /* (PPS_QEIHOME0G2R) RPD4  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPE6_Val _UINT32_(0xE)                                        /* (PPS_QEIHOME0G2R) RPE6  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPA4_Val _UINT32_(0xF)                                        /* (PPS_QEIHOME0G2R) RPA4  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPA8_Val _UINT32_(0x10)                                       /* (PPS_QEIHOME0G2R) RPA8  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB12_Val _UINT32_(0x11)                                       /* (PPS_QEIHOME0G2R) RPB12  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB5_Val _UINT32_(0x12)                                       /* (PPS_QEIHOME0G2R) RPB5  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB9_Val _UINT32_(0x13)                                       /* (PPS_QEIHOME0G2R) RPB9  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB13_Val _UINT32_(0x14)                                       /* (PPS_QEIHOME0G2R) RPB13  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB0_Val _UINT32_(0x15)                                       /* (PPS_QEIHOME0G2R) RPB0  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB4_Val _UINT32_(0x16)                                       /* (PPS_QEIHOME0G2R) RPB4  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPB8_Val _UINT32_(0x17)                                       /* (PPS_QEIHOME0G2R) RPB8  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPA0_Val _UINT32_(0x18)                                       /* (PPS_QEIHOME0G2R) RPA0  */
#define   PPS_QEIHOME0G2R_QEIHOME0G2_RPA11_Val _UINT32_(0x19)                                       /* (PPS_QEIHOME0G2R) RPA11  */
#define PPS_QEIHOME0G2R_QEIHOME0G2_OFF        (PPS_QEIHOME0G2R_QEIHOME0G2_OFF_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) OFF Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPA1       (PPS_QEIHOME0G2R_QEIHOME0G2_RPA1_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPA1 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPA7       (PPS_QEIHOME0G2R_QEIHOME0G2_RPA7_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPA7 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPA12      (PPS_QEIHOME0G2R_QEIHOME0G2_RPA12_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPA12 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB1       (PPS_QEIHOME0G2R_QEIHOME0G2_RPB1_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB1 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB7       (PPS_QEIHOME0G2R_QEIHOME0G2_RPB7_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB7 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPC1       (PPS_QEIHOME0G2R_QEIHOME0G2_RPC1_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPC1 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPC7       (PPS_QEIHOME0G2R_QEIHOME0G2_RPC7_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPC7 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPD7       (PPS_QEIHOME0G2R_QEIHOME0G2_RPD7_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPD7 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPE1       (PPS_QEIHOME0G2R_QEIHOME0G2_RPE1_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPE1 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPA3       (PPS_QEIHOME0G2R_QEIHOME0G2_RPA3_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPA3 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB2       (PPS_QEIHOME0G2R_QEIHOME0G2_RPB2_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB2 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPC0       (PPS_QEIHOME0G2R_QEIHOME0G2_RPC0_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPC0 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPD4       (PPS_QEIHOME0G2R_QEIHOME0G2_RPD4_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPD4 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPE6       (PPS_QEIHOME0G2R_QEIHOME0G2_RPE6_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPE6 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPA4       (PPS_QEIHOME0G2R_QEIHOME0G2_RPA4_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPA4 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPA8       (PPS_QEIHOME0G2R_QEIHOME0G2_RPA8_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPA8 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB12      (PPS_QEIHOME0G2R_QEIHOME0G2_RPB12_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB12 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB5       (PPS_QEIHOME0G2R_QEIHOME0G2_RPB5_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB5 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB9       (PPS_QEIHOME0G2R_QEIHOME0G2_RPB9_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB9 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB13      (PPS_QEIHOME0G2R_QEIHOME0G2_RPB13_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB13 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB0       (PPS_QEIHOME0G2R_QEIHOME0G2_RPB0_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB0 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB4       (PPS_QEIHOME0G2R_QEIHOME0G2_RPB4_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB4 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPB8       (PPS_QEIHOME0G2R_QEIHOME0G2_RPB8_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPB8 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPA0       (PPS_QEIHOME0G2R_QEIHOME0G2_RPA0_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPA0 Position */
#define PPS_QEIHOME0G2R_QEIHOME0G2_RPA11      (PPS_QEIHOME0G2R_QEIHOME0G2_RPA11_Val << PPS_QEIHOME0G2R_QEIHOME0G2_Pos) /* (PPS_QEIHOME0G2R) RPA11 Position */
#define PPS_QEIHOME0G2R_Msk                   _UINT32_(0x0000001F)                                 /* (PPS_QEIHOME0G2R) Register Mask  */


/* -------- PPS_QEIINDX0G2R : (PPS Offset: 0x174) (R/W 32)  -------- */
#define PPS_QEIINDX0G2R_RESETVALUE            _UINT32_(0x00)                                       /*  (PPS_QEIINDX0G2R)   Reset Value */

#define PPS_QEIINDX0G2R_QEIINDX0G2_Pos        _UINT32_(0)                                          /* (PPS_QEIINDX0G2R) QEI/INDX0G2 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_Msk        (_UINT32_(0x1F) << PPS_QEIINDX0G2R_QEIINDX0G2_Pos)   /* (PPS_QEIINDX0G2R) QEI/INDX0G2 Mask */
#define PPS_QEIINDX0G2R_QEIINDX0G2(value)     (PPS_QEIINDX0G2R_QEIINDX0G2_Msk & (_UINT32_(value) << PPS_QEIINDX0G2R_QEIINDX0G2_Pos)) /* Assignment of value for QEIINDX0G2 in the PPS_QEIINDX0G2R register */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_OFF_Val  _UINT32_(0x0)                                        /* (PPS_QEIINDX0G2R) OFF  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPA1_Val _UINT32_(0x1)                                        /* (PPS_QEIINDX0G2R) RPA1  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPA7_Val _UINT32_(0x2)                                        /* (PPS_QEIINDX0G2R) RPA7  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPA12_Val _UINT32_(0x3)                                        /* (PPS_QEIINDX0G2R) RPA12  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB1_Val _UINT32_(0x4)                                        /* (PPS_QEIINDX0G2R) RPB1  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB7_Val _UINT32_(0x5)                                        /* (PPS_QEIINDX0G2R) RPB7  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPC1_Val _UINT32_(0x6)                                        /* (PPS_QEIINDX0G2R) RPC1  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPC7_Val _UINT32_(0x7)                                        /* (PPS_QEIINDX0G2R) RPC7  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPD7_Val _UINT32_(0x8)                                        /* (PPS_QEIINDX0G2R) RPD7  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPE1_Val _UINT32_(0x9)                                        /* (PPS_QEIINDX0G2R) RPE1  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPA3_Val _UINT32_(0xA)                                        /* (PPS_QEIINDX0G2R) RPA3  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB2_Val _UINT32_(0xB)                                        /* (PPS_QEIINDX0G2R) RPB2  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPC0_Val _UINT32_(0xC)                                        /* (PPS_QEIINDX0G2R) RPC0  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPD4_Val _UINT32_(0xD)                                        /* (PPS_QEIINDX0G2R) RPD4  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPE6_Val _UINT32_(0xE)                                        /* (PPS_QEIINDX0G2R) RPE6  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPA4_Val _UINT32_(0xF)                                        /* (PPS_QEIINDX0G2R) RPA4  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPA8_Val _UINT32_(0x10)                                       /* (PPS_QEIINDX0G2R) RPA8  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB12_Val _UINT32_(0x11)                                       /* (PPS_QEIINDX0G2R) RPB12  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB5_Val _UINT32_(0x12)                                       /* (PPS_QEIINDX0G2R) RPB5  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB9_Val _UINT32_(0x13)                                       /* (PPS_QEIINDX0G2R) RPB9  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB13_Val _UINT32_(0x14)                                       /* (PPS_QEIINDX0G2R) RPB13  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB0_Val _UINT32_(0x15)                                       /* (PPS_QEIINDX0G2R) RPB0  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB4_Val _UINT32_(0x16)                                       /* (PPS_QEIINDX0G2R) RPB4  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPB8_Val _UINT32_(0x17)                                       /* (PPS_QEIINDX0G2R) RPB8  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPA0_Val _UINT32_(0x18)                                       /* (PPS_QEIINDX0G2R) RPA0  */
#define   PPS_QEIINDX0G2R_QEIINDX0G2_RPA11_Val _UINT32_(0x19)                                       /* (PPS_QEIINDX0G2R) RPA11  */
#define PPS_QEIINDX0G2R_QEIINDX0G2_OFF        (PPS_QEIINDX0G2R_QEIINDX0G2_OFF_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) OFF Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPA1       (PPS_QEIINDX0G2R_QEIINDX0G2_RPA1_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPA1 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPA7       (PPS_QEIINDX0G2R_QEIINDX0G2_RPA7_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPA7 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPA12      (PPS_QEIINDX0G2R_QEIINDX0G2_RPA12_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPA12 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB1       (PPS_QEIINDX0G2R_QEIINDX0G2_RPB1_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB1 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB7       (PPS_QEIINDX0G2R_QEIINDX0G2_RPB7_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB7 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPC1       (PPS_QEIINDX0G2R_QEIINDX0G2_RPC1_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPC1 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPC7       (PPS_QEIINDX0G2R_QEIINDX0G2_RPC7_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPC7 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPD7       (PPS_QEIINDX0G2R_QEIINDX0G2_RPD7_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPD7 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPE1       (PPS_QEIINDX0G2R_QEIINDX0G2_RPE1_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPE1 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPA3       (PPS_QEIINDX0G2R_QEIINDX0G2_RPA3_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPA3 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB2       (PPS_QEIINDX0G2R_QEIINDX0G2_RPB2_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB2 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPC0       (PPS_QEIINDX0G2R_QEIINDX0G2_RPC0_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPC0 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPD4       (PPS_QEIINDX0G2R_QEIINDX0G2_RPD4_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPD4 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPE6       (PPS_QEIINDX0G2R_QEIINDX0G2_RPE6_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPE6 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPA4       (PPS_QEIINDX0G2R_QEIINDX0G2_RPA4_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPA4 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPA8       (PPS_QEIINDX0G2R_QEIINDX0G2_RPA8_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPA8 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB12      (PPS_QEIINDX0G2R_QEIINDX0G2_RPB12_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB12 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB5       (PPS_QEIINDX0G2R_QEIINDX0G2_RPB5_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB5 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB9       (PPS_QEIINDX0G2R_QEIINDX0G2_RPB9_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB9 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB13      (PPS_QEIINDX0G2R_QEIINDX0G2_RPB13_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB13 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB0       (PPS_QEIINDX0G2R_QEIINDX0G2_RPB0_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB0 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB4       (PPS_QEIINDX0G2R_QEIINDX0G2_RPB4_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB4 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPB8       (PPS_QEIINDX0G2R_QEIINDX0G2_RPB8_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPB8 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPA0       (PPS_QEIINDX0G2R_QEIINDX0G2_RPA0_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPA0 Position */
#define PPS_QEIINDX0G2R_QEIINDX0G2_RPA11      (PPS_QEIINDX0G2R_QEIINDX0G2_RPA11_Val << PPS_QEIINDX0G2R_QEIINDX0G2_Pos) /* (PPS_QEIINDX0G2R) RPA11 Position */
#define PPS_QEIINDX0G2R_Msk                   _UINT32_(0x0000001F)                                 /* (PPS_QEIINDX0G2R) Register Mask  */


/* -------- PPS_QEIINDX0G3R : (PPS Offset: 0x178) (R/W 32)  -------- */
#define PPS_QEIINDX0G3R_RESETVALUE            _UINT32_(0x00)                                       /*  (PPS_QEIINDX0G3R)   Reset Value */

#define PPS_QEIINDX0G3R_QEIINDX0G3_Pos        _UINT32_(0)                                          /* (PPS_QEIINDX0G3R) QEI/INDX0G3 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_Msk        (_UINT32_(0x1F) << PPS_QEIINDX0G3R_QEIINDX0G3_Pos)   /* (PPS_QEIINDX0G3R) QEI/INDX0G3 Mask */
#define PPS_QEIINDX0G3R_QEIINDX0G3(value)     (PPS_QEIINDX0G3R_QEIINDX0G3_Msk & (_UINT32_(value) << PPS_QEIINDX0G3R_QEIINDX0G3_Pos)) /* Assignment of value for QEIINDX0G3 in the PPS_QEIINDX0G3R register */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_OFF_Val  _UINT32_(0x0)                                        /* (PPS_QEIINDX0G3R) OFF  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA2_Val _UINT32_(0x1)                                        /* (PPS_QEIINDX0G3R) RPA2  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA8_Val _UINT32_(0x2)                                        /* (PPS_QEIINDX0G3R) RPA8  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA13_Val _UINT32_(0x3)                                        /* (PPS_QEIINDX0G3R) RPA13  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB2_Val _UINT32_(0x4)                                        /* (PPS_QEIINDX0G3R) RPB2  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB8_Val _UINT32_(0x5)                                        /* (PPS_QEIINDX0G3R) RPB8  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB13_Val _UINT32_(0x6)                                        /* (PPS_QEIINDX0G3R) RPB13  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPC8_Val _UINT32_(0x7)                                        /* (PPS_QEIINDX0G3R) RPC8  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPD2_Val _UINT32_(0x8)                                        /* (PPS_QEIINDX0G3R) RPD2  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPE2_Val _UINT32_(0x9)                                        /* (PPS_QEIINDX0G3R) RPE2  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA4_Val _UINT32_(0xA)                                        /* (PPS_QEIINDX0G3R) RPA4  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB3_Val _UINT32_(0xB)                                        /* (PPS_QEIINDX0G3R) RPB3  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPC1_Val _UINT32_(0xC)                                        /* (PPS_QEIINDX0G3R) RPC1  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPD6_Val _UINT32_(0xD)                                        /* (PPS_QEIINDX0G3R) RPD6  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPE0_Val _UINT32_(0xE)                                        /* (PPS_QEIINDX0G3R) RPE0  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA5_Val _UINT32_(0xF)                                        /* (PPS_QEIINDX0G3R) RPA5  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA9_Val _UINT32_(0x10)                                       /* (PPS_QEIINDX0G3R) RPA9  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB6_Val _UINT32_(0x11)                                       /* (PPS_QEIINDX0G3R) RPB6  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB10_Val _UINT32_(0x12)                                       /* (PPS_QEIINDX0G3R) RPB10  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA0_Val _UINT32_(0x13)                                       /* (PPS_QEIINDX0G3R) RPA0  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB1_Val _UINT32_(0x14)                                       /* (PPS_QEIINDX0G3R) RPB1  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB5_Val _UINT32_(0x15)                                       /* (PPS_QEIINDX0G3R) RPB5  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPB9_Val _UINT32_(0x16)                                       /* (PPS_QEIINDX0G3R) RPB9  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA1_Val _UINT32_(0x17)                                       /* (PPS_QEIINDX0G3R) RPA1  */
#define   PPS_QEIINDX0G3R_QEIINDX0G3_RPA12_Val _UINT32_(0x18)                                       /* (PPS_QEIINDX0G3R) RPA12  */
#define PPS_QEIINDX0G3R_QEIINDX0G3_OFF        (PPS_QEIINDX0G3R_QEIINDX0G3_OFF_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) OFF Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA2       (PPS_QEIINDX0G3R_QEIINDX0G3_RPA2_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA2 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA8       (PPS_QEIINDX0G3R_QEIINDX0G3_RPA8_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA8 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA13      (PPS_QEIINDX0G3R_QEIINDX0G3_RPA13_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA13 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB2       (PPS_QEIINDX0G3R_QEIINDX0G3_RPB2_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB2 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB8       (PPS_QEIINDX0G3R_QEIINDX0G3_RPB8_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB8 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB13      (PPS_QEIINDX0G3R_QEIINDX0G3_RPB13_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB13 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPC8       (PPS_QEIINDX0G3R_QEIINDX0G3_RPC8_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPC8 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPD2       (PPS_QEIINDX0G3R_QEIINDX0G3_RPD2_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPD2 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPE2       (PPS_QEIINDX0G3R_QEIINDX0G3_RPE2_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPE2 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA4       (PPS_QEIINDX0G3R_QEIINDX0G3_RPA4_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA4 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB3       (PPS_QEIINDX0G3R_QEIINDX0G3_RPB3_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB3 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPC1       (PPS_QEIINDX0G3R_QEIINDX0G3_RPC1_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPC1 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPD6       (PPS_QEIINDX0G3R_QEIINDX0G3_RPD6_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPD6 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPE0       (PPS_QEIINDX0G3R_QEIINDX0G3_RPE0_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPE0 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA5       (PPS_QEIINDX0G3R_QEIINDX0G3_RPA5_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA5 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA9       (PPS_QEIINDX0G3R_QEIINDX0G3_RPA9_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA9 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB6       (PPS_QEIINDX0G3R_QEIINDX0G3_RPB6_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB6 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB10      (PPS_QEIINDX0G3R_QEIINDX0G3_RPB10_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB10 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA0       (PPS_QEIINDX0G3R_QEIINDX0G3_RPA0_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA0 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB1       (PPS_QEIINDX0G3R_QEIINDX0G3_RPB1_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB1 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB5       (PPS_QEIINDX0G3R_QEIINDX0G3_RPB5_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB5 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPB9       (PPS_QEIINDX0G3R_QEIINDX0G3_RPB9_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPB9 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA1       (PPS_QEIINDX0G3R_QEIINDX0G3_RPA1_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA1 Position */
#define PPS_QEIINDX0G3R_QEIINDX0G3_RPA12      (PPS_QEIINDX0G3R_QEIINDX0G3_RPA12_Val << PPS_QEIINDX0G3R_QEIINDX0G3_Pos) /* (PPS_QEIINDX0G3R) RPA12 Position */
#define PPS_QEIINDX0G3R_Msk                   _UINT32_(0x0000001F)                                 /* (PPS_QEIINDX0G3R) Register Mask  */


/* -------- PPS_QEIQEA0G3R : (PPS Offset: 0x17C) (R/W 32)  -------- */
#define PPS_QEIQEA0G3R_RESETVALUE             _UINT32_(0x00)                                       /*  (PPS_QEIQEA0G3R)   Reset Value */

#define PPS_QEIQEA0G3R_QEIQEA0G3_Pos          _UINT32_(0)                                          /* (PPS_QEIQEA0G3R) QEI/QEA0G3 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_Msk          (_UINT32_(0x1F) << PPS_QEIQEA0G3R_QEIQEA0G3_Pos)     /* (PPS_QEIQEA0G3R) QEI/QEA0G3 Mask */
#define PPS_QEIQEA0G3R_QEIQEA0G3(value)       (PPS_QEIQEA0G3R_QEIQEA0G3_Msk & (_UINT32_(value) << PPS_QEIQEA0G3R_QEIQEA0G3_Pos)) /* Assignment of value for QEIQEA0G3 in the PPS_QEIQEA0G3R register */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_OFF_Val    _UINT32_(0x0)                                        /* (PPS_QEIQEA0G3R) OFF  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA2_Val   _UINT32_(0x1)                                        /* (PPS_QEIQEA0G3R) RPA2  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA8_Val   _UINT32_(0x2)                                        /* (PPS_QEIQEA0G3R) RPA8  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA13_Val  _UINT32_(0x3)                                        /* (PPS_QEIQEA0G3R) RPA13  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB2_Val   _UINT32_(0x4)                                        /* (PPS_QEIQEA0G3R) RPB2  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB8_Val   _UINT32_(0x5)                                        /* (PPS_QEIQEA0G3R) RPB8  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB13_Val  _UINT32_(0x6)                                        /* (PPS_QEIQEA0G3R) RPB13  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPC8_Val   _UINT32_(0x7)                                        /* (PPS_QEIQEA0G3R) RPC8  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPD2_Val   _UINT32_(0x8)                                        /* (PPS_QEIQEA0G3R) RPD2  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPE2_Val   _UINT32_(0x9)                                        /* (PPS_QEIQEA0G3R) RPE2  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA4_Val   _UINT32_(0xA)                                        /* (PPS_QEIQEA0G3R) RPA4  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB3_Val   _UINT32_(0xB)                                        /* (PPS_QEIQEA0G3R) RPB3  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPC1_Val   _UINT32_(0xC)                                        /* (PPS_QEIQEA0G3R) RPC1  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPD6_Val   _UINT32_(0xD)                                        /* (PPS_QEIQEA0G3R) RPD6  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPE0_Val   _UINT32_(0xE)                                        /* (PPS_QEIQEA0G3R) RPE0  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA5_Val   _UINT32_(0xF)                                        /* (PPS_QEIQEA0G3R) RPA5  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA9_Val   _UINT32_(0x10)                                       /* (PPS_QEIQEA0G3R) RPA9  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB6_Val   _UINT32_(0x11)                                       /* (PPS_QEIQEA0G3R) RPB6  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB10_Val  _UINT32_(0x12)                                       /* (PPS_QEIQEA0G3R) RPB10  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA0_Val   _UINT32_(0x13)                                       /* (PPS_QEIQEA0G3R) RPA0  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB1_Val   _UINT32_(0x14)                                       /* (PPS_QEIQEA0G3R) RPB1  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB5_Val   _UINT32_(0x15)                                       /* (PPS_QEIQEA0G3R) RPB5  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPB9_Val   _UINT32_(0x16)                                       /* (PPS_QEIQEA0G3R) RPB9  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA1_Val   _UINT32_(0x17)                                       /* (PPS_QEIQEA0G3R) RPA1  */
#define   PPS_QEIQEA0G3R_QEIQEA0G3_RPA12_Val  _UINT32_(0x18)                                       /* (PPS_QEIQEA0G3R) RPA12  */
#define PPS_QEIQEA0G3R_QEIQEA0G3_OFF          (PPS_QEIQEA0G3R_QEIQEA0G3_OFF_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) OFF Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA2         (PPS_QEIQEA0G3R_QEIQEA0G3_RPA2_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA2 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA8         (PPS_QEIQEA0G3R_QEIQEA0G3_RPA8_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA8 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA13        (PPS_QEIQEA0G3R_QEIQEA0G3_RPA13_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA13 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB2         (PPS_QEIQEA0G3R_QEIQEA0G3_RPB2_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB2 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB8         (PPS_QEIQEA0G3R_QEIQEA0G3_RPB8_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB8 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB13        (PPS_QEIQEA0G3R_QEIQEA0G3_RPB13_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB13 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPC8         (PPS_QEIQEA0G3R_QEIQEA0G3_RPC8_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPC8 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPD2         (PPS_QEIQEA0G3R_QEIQEA0G3_RPD2_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPD2 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPE2         (PPS_QEIQEA0G3R_QEIQEA0G3_RPE2_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPE2 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA4         (PPS_QEIQEA0G3R_QEIQEA0G3_RPA4_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA4 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB3         (PPS_QEIQEA0G3R_QEIQEA0G3_RPB3_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB3 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPC1         (PPS_QEIQEA0G3R_QEIQEA0G3_RPC1_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPC1 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPD6         (PPS_QEIQEA0G3R_QEIQEA0G3_RPD6_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPD6 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPE0         (PPS_QEIQEA0G3R_QEIQEA0G3_RPE0_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPE0 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA5         (PPS_QEIQEA0G3R_QEIQEA0G3_RPA5_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA5 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA9         (PPS_QEIQEA0G3R_QEIQEA0G3_RPA9_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA9 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB6         (PPS_QEIQEA0G3R_QEIQEA0G3_RPB6_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB6 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB10        (PPS_QEIQEA0G3R_QEIQEA0G3_RPB10_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB10 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA0         (PPS_QEIQEA0G3R_QEIQEA0G3_RPA0_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA0 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB1         (PPS_QEIQEA0G3R_QEIQEA0G3_RPB1_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB1 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB5         (PPS_QEIQEA0G3R_QEIQEA0G3_RPB5_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB5 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPB9         (PPS_QEIQEA0G3R_QEIQEA0G3_RPB9_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPB9 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA1         (PPS_QEIQEA0G3R_QEIQEA0G3_RPA1_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA1 Position */
#define PPS_QEIQEA0G3R_QEIQEA0G3_RPA12        (PPS_QEIQEA0G3R_QEIQEA0G3_RPA12_Val << PPS_QEIQEA0G3R_QEIQEA0G3_Pos) /* (PPS_QEIQEA0G3R) RPA12 Position */
#define PPS_QEIQEA0G3R_Msk                    _UINT32_(0x0000001F)                                 /* (PPS_QEIQEA0G3R) Register Mask  */


/* -------- PPS_QEIQEA0G4R : (PPS Offset: 0x180) (R/W 32)  -------- */
#define PPS_QEIQEA0G4R_RESETVALUE             _UINT32_(0x00)                                       /*  (PPS_QEIQEA0G4R)   Reset Value */

#define PPS_QEIQEA0G4R_QEIQEA0G4_Pos          _UINT32_(0)                                          /* (PPS_QEIQEA0G4R) QEI/QEA0G4 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_Msk          (_UINT32_(0x1F) << PPS_QEIQEA0G4R_QEIQEA0G4_Pos)     /* (PPS_QEIQEA0G4R) QEI/QEA0G4 Mask */
#define PPS_QEIQEA0G4R_QEIQEA0G4(value)       (PPS_QEIQEA0G4R_QEIQEA0G4_Msk & (_UINT32_(value) << PPS_QEIQEA0G4R_QEIQEA0G4_Pos)) /* Assignment of value for QEIQEA0G4 in the PPS_QEIQEA0G4R register */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_OFF_Val    _UINT32_(0x0)                                        /* (PPS_QEIQEA0G4R) OFF  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA3_Val   _UINT32_(0x1)                                        /* (PPS_QEIQEA0G4R) RPA3  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA9_Val   _UINT32_(0x2)                                        /* (PPS_QEIQEA0G4R) RPA9  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA14_Val  _UINT32_(0x3)                                        /* (PPS_QEIQEA0G4R) RPA14  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPB3_Val   _UINT32_(0x4)                                        /* (PPS_QEIQEA0G4R) RPB3  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPC9_Val   _UINT32_(0x5)                                        /* (PPS_QEIQEA0G4R) RPC9  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPD3_Val   _UINT32_(0x6)                                        /* (PPS_QEIQEA0G4R) RPD3  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPE3_Val   _UINT32_(0x7)                                        /* (PPS_QEIQEA0G4R) RPE3  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA0_Val   _UINT32_(0x8)                                        /* (PPS_QEIQEA0G4R) RPA0  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPB4_Val   _UINT32_(0x9)                                        /* (PPS_QEIQEA0G4R) RPB4  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPC7_Val   _UINT32_(0xA)                                        /* (PPS_QEIQEA0G4R) RPC7  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPD7_Val   _UINT32_(0xB)                                        /* (PPS_QEIQEA0G4R) RPD7  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPE1_Val   _UINT32_(0xC)                                        /* (PPS_QEIQEA0G4R) RPE1  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA6_Val   _UINT32_(0xD)                                        /* (PPS_QEIQEA0G4R) RPA6  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA10_Val  _UINT32_(0xE)                                        /* (PPS_QEIQEA0G4R) RPA10  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPB7_Val   _UINT32_(0xF)                                        /* (PPS_QEIQEA0G4R) RPB7  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPB11_Val  _UINT32_(0x10)                                       /* (PPS_QEIQEA0G4R) RPB11  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA1_Val   _UINT32_(0x11)                                       /* (PPS_QEIQEA0G4R) RPA1  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA5_Val   _UINT32_(0x12)                                       /* (PPS_QEIQEA0G4R) RPA5  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA13_Val  _UINT32_(0x13)                                       /* (PPS_QEIQEA0G4R) RPA13  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPB2_Val   _UINT32_(0x14)                                       /* (PPS_QEIQEA0G4R) RPB2  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPB6_Val   _UINT32_(0x15)                                       /* (PPS_QEIQEA0G4R) RPB6  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPB10_Val  _UINT32_(0x16)                                       /* (PPS_QEIQEA0G4R) RPB10  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA8_Val   _UINT32_(0x17)                                       /* (PPS_QEIQEA0G4R) RPA8  */
#define   PPS_QEIQEA0G4R_QEIQEA0G4_RPA2_Val   _UINT32_(0x18)                                       /* (PPS_QEIQEA0G4R) RPA2  */
#define PPS_QEIQEA0G4R_QEIQEA0G4_OFF          (PPS_QEIQEA0G4R_QEIQEA0G4_OFF_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) OFF Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA3         (PPS_QEIQEA0G4R_QEIQEA0G4_RPA3_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA3 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA9         (PPS_QEIQEA0G4R_QEIQEA0G4_RPA9_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA9 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA14        (PPS_QEIQEA0G4R_QEIQEA0G4_RPA14_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA14 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPB3         (PPS_QEIQEA0G4R_QEIQEA0G4_RPB3_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPB3 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPC9         (PPS_QEIQEA0G4R_QEIQEA0G4_RPC9_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPC9 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPD3         (PPS_QEIQEA0G4R_QEIQEA0G4_RPD3_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPD3 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPE3         (PPS_QEIQEA0G4R_QEIQEA0G4_RPE3_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPE3 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA0         (PPS_QEIQEA0G4R_QEIQEA0G4_RPA0_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA0 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPB4         (PPS_QEIQEA0G4R_QEIQEA0G4_RPB4_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPB4 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPC7         (PPS_QEIQEA0G4R_QEIQEA0G4_RPC7_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPC7 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPD7         (PPS_QEIQEA0G4R_QEIQEA0G4_RPD7_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPD7 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPE1         (PPS_QEIQEA0G4R_QEIQEA0G4_RPE1_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPE1 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA6         (PPS_QEIQEA0G4R_QEIQEA0G4_RPA6_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA6 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA10        (PPS_QEIQEA0G4R_QEIQEA0G4_RPA10_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA10 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPB7         (PPS_QEIQEA0G4R_QEIQEA0G4_RPB7_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPB7 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPB11        (PPS_QEIQEA0G4R_QEIQEA0G4_RPB11_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPB11 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA1         (PPS_QEIQEA0G4R_QEIQEA0G4_RPA1_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA1 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA5         (PPS_QEIQEA0G4R_QEIQEA0G4_RPA5_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA5 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA13        (PPS_QEIQEA0G4R_QEIQEA0G4_RPA13_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA13 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPB2         (PPS_QEIQEA0G4R_QEIQEA0G4_RPB2_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPB2 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPB6         (PPS_QEIQEA0G4R_QEIQEA0G4_RPB6_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPB6 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPB10        (PPS_QEIQEA0G4R_QEIQEA0G4_RPB10_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPB10 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA8         (PPS_QEIQEA0G4R_QEIQEA0G4_RPA8_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA8 Position */
#define PPS_QEIQEA0G4R_QEIQEA0G4_RPA2         (PPS_QEIQEA0G4R_QEIQEA0G4_RPA2_Val << PPS_QEIQEA0G4R_QEIQEA0G4_Pos) /* (PPS_QEIQEA0G4R) RPA2 Position */
#define PPS_QEIQEA0G4R_Msk                    _UINT32_(0x0000001F)                                 /* (PPS_QEIQEA0G4R) Register Mask  */


/* -------- PPS_QEIQEB0G4R : (PPS Offset: 0x184) (R/W 32)  -------- */
#define PPS_QEIQEB0G4R_RESETVALUE             _UINT32_(0x00)                                       /*  (PPS_QEIQEB0G4R)   Reset Value */

#define PPS_QEIQEB0G4R_QEIQEB0G4_Pos          _UINT32_(0)                                          /* (PPS_QEIQEB0G4R) QEI/QEB0G4 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_Msk          (_UINT32_(0x1F) << PPS_QEIQEB0G4R_QEIQEB0G4_Pos)     /* (PPS_QEIQEB0G4R) QEI/QEB0G4 Mask */
#define PPS_QEIQEB0G4R_QEIQEB0G4(value)       (PPS_QEIQEB0G4R_QEIQEB0G4_Msk & (_UINT32_(value) << PPS_QEIQEB0G4R_QEIQEB0G4_Pos)) /* Assignment of value for QEIQEB0G4 in the PPS_QEIQEB0G4R register */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_OFF_Val    _UINT32_(0x0)                                        /* (PPS_QEIQEB0G4R) OFF  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA3_Val   _UINT32_(0x1)                                        /* (PPS_QEIQEB0G4R) RPA3  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA9_Val   _UINT32_(0x2)                                        /* (PPS_QEIQEB0G4R) RPA9  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA14_Val  _UINT32_(0x3)                                        /* (PPS_QEIQEB0G4R) RPA14  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPB3_Val   _UINT32_(0x4)                                        /* (PPS_QEIQEB0G4R) RPB3  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPC9_Val   _UINT32_(0x5)                                        /* (PPS_QEIQEB0G4R) RPC9  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPD3_Val   _UINT32_(0x6)                                        /* (PPS_QEIQEB0G4R) RPD3  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPE3_Val   _UINT32_(0x7)                                        /* (PPS_QEIQEB0G4R) RPE3  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA0_Val   _UINT32_(0x8)                                        /* (PPS_QEIQEB0G4R) RPA0  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPB4_Val   _UINT32_(0x9)                                        /* (PPS_QEIQEB0G4R) RPB4  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPC7_Val   _UINT32_(0xA)                                        /* (PPS_QEIQEB0G4R) RPC7  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPD7_Val   _UINT32_(0xB)                                        /* (PPS_QEIQEB0G4R) RPD7  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPE1_Val   _UINT32_(0xC)                                        /* (PPS_QEIQEB0G4R) RPE1  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA6_Val   _UINT32_(0xD)                                        /* (PPS_QEIQEB0G4R) RPA6  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA10_Val  _UINT32_(0xE)                                        /* (PPS_QEIQEB0G4R) RPA10  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPB7_Val   _UINT32_(0xF)                                        /* (PPS_QEIQEB0G4R) RPB7  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPB11_Val  _UINT32_(0x10)                                       /* (PPS_QEIQEB0G4R) RPB11  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA1_Val   _UINT32_(0x11)                                       /* (PPS_QEIQEB0G4R) RPA1  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA5_Val   _UINT32_(0x12)                                       /* (PPS_QEIQEB0G4R) RPA5  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA13_Val  _UINT32_(0x13)                                       /* (PPS_QEIQEB0G4R) RPA13  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPB2_Val   _UINT32_(0x14)                                       /* (PPS_QEIQEB0G4R) RPB2  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPB6_Val   _UINT32_(0x15)                                       /* (PPS_QEIQEB0G4R) RPB6  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPB10_Val  _UINT32_(0x16)                                       /* (PPS_QEIQEB0G4R) RPB10  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA8_Val   _UINT32_(0x17)                                       /* (PPS_QEIQEB0G4R) RPA8  */
#define   PPS_QEIQEB0G4R_QEIQEB0G4_RPA2_Val   _UINT32_(0x18)                                       /* (PPS_QEIQEB0G4R) RPA2  */
#define PPS_QEIQEB0G4R_QEIQEB0G4_OFF          (PPS_QEIQEB0G4R_QEIQEB0G4_OFF_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) OFF Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA3         (PPS_QEIQEB0G4R_QEIQEB0G4_RPA3_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA3 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA9         (PPS_QEIQEB0G4R_QEIQEB0G4_RPA9_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA9 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA14        (PPS_QEIQEB0G4R_QEIQEB0G4_RPA14_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA14 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPB3         (PPS_QEIQEB0G4R_QEIQEB0G4_RPB3_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPB3 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPC9         (PPS_QEIQEB0G4R_QEIQEB0G4_RPC9_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPC9 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPD3         (PPS_QEIQEB0G4R_QEIQEB0G4_RPD3_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPD3 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPE3         (PPS_QEIQEB0G4R_QEIQEB0G4_RPE3_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPE3 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA0         (PPS_QEIQEB0G4R_QEIQEB0G4_RPA0_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA0 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPB4         (PPS_QEIQEB0G4R_QEIQEB0G4_RPB4_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPB4 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPC7         (PPS_QEIQEB0G4R_QEIQEB0G4_RPC7_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPC7 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPD7         (PPS_QEIQEB0G4R_QEIQEB0G4_RPD7_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPD7 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPE1         (PPS_QEIQEB0G4R_QEIQEB0G4_RPE1_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPE1 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA6         (PPS_QEIQEB0G4R_QEIQEB0G4_RPA6_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA6 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA10        (PPS_QEIQEB0G4R_QEIQEB0G4_RPA10_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA10 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPB7         (PPS_QEIQEB0G4R_QEIQEB0G4_RPB7_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPB7 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPB11        (PPS_QEIQEB0G4R_QEIQEB0G4_RPB11_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPB11 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA1         (PPS_QEIQEB0G4R_QEIQEB0G4_RPA1_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA1 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA5         (PPS_QEIQEB0G4R_QEIQEB0G4_RPA5_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA5 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA13        (PPS_QEIQEB0G4R_QEIQEB0G4_RPA13_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA13 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPB2         (PPS_QEIQEB0G4R_QEIQEB0G4_RPB2_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPB2 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPB6         (PPS_QEIQEB0G4R_QEIQEB0G4_RPB6_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPB6 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPB10        (PPS_QEIQEB0G4R_QEIQEB0G4_RPB10_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPB10 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA8         (PPS_QEIQEB0G4R_QEIQEB0G4_RPA8_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA8 Position */
#define PPS_QEIQEB0G4R_QEIQEB0G4_RPA2         (PPS_QEIQEB0G4R_QEIQEB0G4_RPA2_Val << PPS_QEIQEB0G4R_QEIQEB0G4_Pos) /* (PPS_QEIQEB0G4R) RPA2 Position */
#define PPS_QEIQEB0G4R_Msk                    _UINT32_(0x0000001F)                                 /* (PPS_QEIQEB0G4R) Register Mask  */


/* -------- PPS_QEIQEB0G5R : (PPS Offset: 0x188) (R/W 32)  -------- */
#define PPS_QEIQEB0G5R_RESETVALUE             _UINT32_(0x00)                                       /*  (PPS_QEIQEB0G5R)   Reset Value */

#define PPS_QEIQEB0G5R_QEIQEB0G5_Pos          _UINT32_(0)                                          /* (PPS_QEIQEB0G5R) QEI/QEB0G5 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_Msk          (_UINT32_(0x1F) << PPS_QEIQEB0G5R_QEIQEB0G5_Pos)     /* (PPS_QEIQEB0G5R) QEI/QEB0G5 Mask */
#define PPS_QEIQEB0G5R_QEIQEB0G5(value)       (PPS_QEIQEB0G5R_QEIQEB0G5_Msk & (_UINT32_(value) << PPS_QEIQEB0G5R_QEIQEB0G5_Pos)) /* Assignment of value for QEIQEB0G5 in the PPS_QEIQEB0G5R register */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_OFF_Val    _UINT32_(0x0)                                        /* (PPS_QEIQEB0G5R) OFF  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPA4_Val   _UINT32_(0x1)                                        /* (PPS_QEIQEB0G5R) RPA4  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPA10_Val  _UINT32_(0x2)                                        /* (PPS_QEIQEB0G5R) RPA10  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPB4_Val   _UINT32_(0x3)                                        /* (PPS_QEIQEB0G5R) RPB4  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPB10_Val  _UINT32_(0x4)                                        /* (PPS_QEIQEB0G5R) RPB10  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPD4_Val   _UINT32_(0x5)                                        /* (PPS_QEIQEB0G5R) RPD4  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPE4_Val   _UINT32_(0x6)                                        /* (PPS_QEIQEB0G5R) RPE4  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPA1_Val   _UINT32_(0x7)                                        /* (PPS_QEIQEB0G5R) RPA1  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPB0_Val   _UINT32_(0x8)                                        /* (PPS_QEIQEB0G5R) RPB0  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPC8_Val   _UINT32_(0x9)                                        /* (PPS_QEIQEB0G5R) RPC8  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPD2_Val   _UINT32_(0xA)                                        /* (PPS_QEIQEB0G5R) RPD2  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPE2_Val   _UINT32_(0xB)                                        /* (PPS_QEIQEB0G5R) RPE2  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPC10_Val  _UINT32_(0xC)                                        /* (PPS_QEIQEB0G5R) RPC10  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPC11_Val  _UINT32_(0xD)                                        /* (PPS_QEIQEB0G5R) RPC11  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPA15_Val  _UINT32_(0xE)                                        /* (PPS_QEIQEB0G5R) RPA15  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPB14_Val  _UINT32_(0xF)                                        /* (PPS_QEIQEB0G5R) RPB14  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPB15_Val  _UINT32_(0x10)                                       /* (PPS_QEIQEB0G5R) RPB15  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPD0_Val   _UINT32_(0x11)                                       /* (PPS_QEIQEB0G5R) RPD0  */
#define   PPS_QEIQEB0G5R_QEIQEB0G5_RPD1_Val   _UINT32_(0x12)                                       /* (PPS_QEIQEB0G5R) RPD1  */
#define PPS_QEIQEB0G5R_QEIQEB0G5_OFF          (PPS_QEIQEB0G5R_QEIQEB0G5_OFF_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) OFF Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPA4         (PPS_QEIQEB0G5R_QEIQEB0G5_RPA4_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPA4 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPA10        (PPS_QEIQEB0G5R_QEIQEB0G5_RPA10_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPA10 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPB4         (PPS_QEIQEB0G5R_QEIQEB0G5_RPB4_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPB4 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPB10        (PPS_QEIQEB0G5R_QEIQEB0G5_RPB10_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPB10 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPD4         (PPS_QEIQEB0G5R_QEIQEB0G5_RPD4_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPD4 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPE4         (PPS_QEIQEB0G5R_QEIQEB0G5_RPE4_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPE4 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPA1         (PPS_QEIQEB0G5R_QEIQEB0G5_RPA1_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPA1 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPB0         (PPS_QEIQEB0G5R_QEIQEB0G5_RPB0_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPB0 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPC8         (PPS_QEIQEB0G5R_QEIQEB0G5_RPC8_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPC8 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPD2         (PPS_QEIQEB0G5R_QEIQEB0G5_RPD2_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPD2 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPE2         (PPS_QEIQEB0G5R_QEIQEB0G5_RPE2_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPE2 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPC10        (PPS_QEIQEB0G5R_QEIQEB0G5_RPC10_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPC10 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPC11        (PPS_QEIQEB0G5R_QEIQEB0G5_RPC11_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPC11 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPA15        (PPS_QEIQEB0G5R_QEIQEB0G5_RPA15_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPA15 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPB14        (PPS_QEIQEB0G5R_QEIQEB0G5_RPB14_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPB14 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPB15        (PPS_QEIQEB0G5R_QEIQEB0G5_RPB15_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPB15 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPD0         (PPS_QEIQEB0G5R_QEIQEB0G5_RPD0_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPD0 Position */
#define PPS_QEIQEB0G5R_QEIQEB0G5_RPD1         (PPS_QEIQEB0G5R_QEIQEB0G5_RPD1_Val << PPS_QEIQEB0G5R_QEIQEB0G5_Pos) /* (PPS_QEIQEB0G5R) RPD1 Position */
#define PPS_QEIQEB0G5R_Msk                    _UINT32_(0x0000001F)                                 /* (PPS_QEIQEB0G5R) Register Mask  */


/* -------- PPS_ACCMPTENR : (PPS Offset: 0x18C) (R/W 32)  -------- */
#define PPS_ACCMPTENR_RESETVALUE              _UINT32_(0x00)                                       /*  (PPS_ACCMPTENR)   Reset Value */

#define PPS_ACCMPTENR_ACCMPTEN_Pos            _UINT32_(0)                                          /* (PPS_ACCMPTENR) AC/CMPTEN Position */
#define PPS_ACCMPTENR_ACCMPTEN_Msk            (_UINT32_(0x1F) << PPS_ACCMPTENR_ACCMPTEN_Pos)       /* (PPS_ACCMPTENR) AC/CMPTEN Mask */
#define PPS_ACCMPTENR_ACCMPTEN(value)         (PPS_ACCMPTENR_ACCMPTEN_Msk & (_UINT32_(value) << PPS_ACCMPTENR_ACCMPTEN_Pos)) /* Assignment of value for ACCMPTEN in the PPS_ACCMPTENR register */
#define   PPS_ACCMPTENR_ACCMPTEN_OFF_Val      _UINT32_(0x0)                                        /* (PPS_ACCMPTENR) OFF  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA0_Val     _UINT32_(0x1)                                        /* (PPS_ACCMPTENR) RPA0  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA6_Val     _UINT32_(0x2)                                        /* (PPS_ACCMPTENR) RPA6  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA11_Val    _UINT32_(0x3)                                        /* (PPS_ACCMPTENR) RPA11  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB0_Val     _UINT32_(0x4)                                        /* (PPS_ACCMPTENR) RPB0  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB6_Val     _UINT32_(0x5)                                        /* (PPS_ACCMPTENR) RPB6  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB11_Val    _UINT32_(0x6)                                        /* (PPS_ACCMPTENR) RPB11  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPC0_Val     _UINT32_(0x7)                                        /* (PPS_ACCMPTENR) RPC0  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPD6_Val     _UINT32_(0x8)                                        /* (PPS_ACCMPTENR) RPD6  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPE0_Val     _UINT32_(0x9)                                        /* (PPS_ACCMPTENR) RPE0  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPE6_Val     _UINT32_(0xA)                                        /* (PPS_ACCMPTENR) RPE6  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB1_Val     _UINT32_(0xB)                                        /* (PPS_ACCMPTENR) RPB1  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPC9_Val     _UINT32_(0xC)                                        /* (PPS_ACCMPTENR) RPC9  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPD3_Val     _UINT32_(0xD)                                        /* (PPS_ACCMPTENR) RPD3  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPE4_Val     _UINT32_(0xE)                                        /* (PPS_ACCMPTENR) RPE4  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA3_Val     _UINT32_(0xF)                                        /* (PPS_ACCMPTENR) RPA3  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA7_Val     _UINT32_(0x10)                                       /* (PPS_ACCMPTENR) RPA7  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB4_Val     _UINT32_(0x11)                                       /* (PPS_ACCMPTENR) RPB4  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB8_Val     _UINT32_(0x12)                                       /* (PPS_ACCMPTENR) RPB8  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB12_Val    _UINT32_(0x13)                                       /* (PPS_ACCMPTENR) RPB12  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA2_Val     _UINT32_(0x14)                                       /* (PPS_ACCMPTENR) RPA2  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA10_Val    _UINT32_(0x15)                                       /* (PPS_ACCMPTENR) RPA10  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA14_Val    _UINT32_(0x16)                                       /* (PPS_ACCMPTENR) RPA14  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB3_Val     _UINT32_(0x17)                                       /* (PPS_ACCMPTENR) RPB3  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPB7_Val     _UINT32_(0x18)                                       /* (PPS_ACCMPTENR) RPB7  */
#define   PPS_ACCMPTENR_ACCMPTEN_RPA9_Val     _UINT32_(0x19)                                       /* (PPS_ACCMPTENR) RPA9  */
#define PPS_ACCMPTENR_ACCMPTEN_OFF            (PPS_ACCMPTENR_ACCMPTEN_OFF_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) OFF Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA0           (PPS_ACCMPTENR_ACCMPTEN_RPA0_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA0 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA6           (PPS_ACCMPTENR_ACCMPTEN_RPA6_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA6 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA11          (PPS_ACCMPTENR_ACCMPTEN_RPA11_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA11 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB0           (PPS_ACCMPTENR_ACCMPTEN_RPB0_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB0 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB6           (PPS_ACCMPTENR_ACCMPTEN_RPB6_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB6 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB11          (PPS_ACCMPTENR_ACCMPTEN_RPB11_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB11 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPC0           (PPS_ACCMPTENR_ACCMPTEN_RPC0_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPC0 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPD6           (PPS_ACCMPTENR_ACCMPTEN_RPD6_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPD6 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPE0           (PPS_ACCMPTENR_ACCMPTEN_RPE0_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPE0 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPE6           (PPS_ACCMPTENR_ACCMPTEN_RPE6_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPE6 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB1           (PPS_ACCMPTENR_ACCMPTEN_RPB1_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB1 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPC9           (PPS_ACCMPTENR_ACCMPTEN_RPC9_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPC9 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPD3           (PPS_ACCMPTENR_ACCMPTEN_RPD3_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPD3 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPE4           (PPS_ACCMPTENR_ACCMPTEN_RPE4_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPE4 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA3           (PPS_ACCMPTENR_ACCMPTEN_RPA3_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA3 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA7           (PPS_ACCMPTENR_ACCMPTEN_RPA7_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA7 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB4           (PPS_ACCMPTENR_ACCMPTEN_RPB4_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB4 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB8           (PPS_ACCMPTENR_ACCMPTEN_RPB8_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB8 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB12          (PPS_ACCMPTENR_ACCMPTEN_RPB12_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB12 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA2           (PPS_ACCMPTENR_ACCMPTEN_RPA2_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA2 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA10          (PPS_ACCMPTENR_ACCMPTEN_RPA10_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA10 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA14          (PPS_ACCMPTENR_ACCMPTEN_RPA14_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA14 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB3           (PPS_ACCMPTENR_ACCMPTEN_RPB3_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB3 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPB7           (PPS_ACCMPTENR_ACCMPTEN_RPB7_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPB7 Position */
#define PPS_ACCMPTENR_ACCMPTEN_RPA9           (PPS_ACCMPTENR_ACCMPTEN_RPA9_Val << PPS_ACCMPTENR_ACCMPTEN_Pos) /* (PPS_ACCMPTENR) RPA9 Position */
#define PPS_ACCMPTENR_Msk                     _UINT32_(0x0000001F)                                 /* (PPS_ACCMPTENR) Register Mask  */


/* -------- PPS_CAN1RXR : (PPS Offset: 0x190) (R/W 32)  -------- */
#define PPS_CAN1RXR_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_CAN1RXR)   Reset Value */

#define PPS_CAN1RXR_CAN1RX_Pos                _UINT32_(0)                                          /* (PPS_CAN1RXR) CAN1/RX Position */
#define PPS_CAN1RXR_CAN1RX_Msk                (_UINT32_(0x1F) << PPS_CAN1RXR_CAN1RX_Pos)           /* (PPS_CAN1RXR) CAN1/RX Mask */
#define PPS_CAN1RXR_CAN1RX(value)             (PPS_CAN1RXR_CAN1RX_Msk & (_UINT32_(value) << PPS_CAN1RXR_CAN1RX_Pos)) /* Assignment of value for CAN1RX in the PPS_CAN1RXR register */
#define   PPS_CAN1RXR_CAN1RX_OFF_Val          _UINT32_(0x0)                                        /* (PPS_CAN1RXR) OFF  */
#define   PPS_CAN1RXR_CAN1RX_RPA2_Val         _UINT32_(0x1)                                        /* (PPS_CAN1RXR) RPA2  */
#define   PPS_CAN1RXR_CAN1RX_RPA8_Val         _UINT32_(0x2)                                        /* (PPS_CAN1RXR) RPA8  */
#define   PPS_CAN1RXR_CAN1RX_RPA13_Val        _UINT32_(0x3)                                        /* (PPS_CAN1RXR) RPA13  */
#define   PPS_CAN1RXR_CAN1RX_RPB2_Val         _UINT32_(0x4)                                        /* (PPS_CAN1RXR) RPB2  */
#define   PPS_CAN1RXR_CAN1RX_RPB8_Val         _UINT32_(0x5)                                        /* (PPS_CAN1RXR) RPB8  */
#define   PPS_CAN1RXR_CAN1RX_RPB13_Val        _UINT32_(0x6)                                        /* (PPS_CAN1RXR) RPB13  */
#define   PPS_CAN1RXR_CAN1RX_RPC8_Val         _UINT32_(0x7)                                        /* (PPS_CAN1RXR) RPC8  */
#define   PPS_CAN1RXR_CAN1RX_RPD2_Val         _UINT32_(0x8)                                        /* (PPS_CAN1RXR) RPD2  */
#define   PPS_CAN1RXR_CAN1RX_RPE2_Val         _UINT32_(0x9)                                        /* (PPS_CAN1RXR) RPE2  */
#define   PPS_CAN1RXR_CAN1RX_RPA4_Val         _UINT32_(0xA)                                        /* (PPS_CAN1RXR) RPA4  */
#define   PPS_CAN1RXR_CAN1RX_RPB3_Val         _UINT32_(0xB)                                        /* (PPS_CAN1RXR) RPB3  */
#define   PPS_CAN1RXR_CAN1RX_RPC1_Val         _UINT32_(0xC)                                        /* (PPS_CAN1RXR) RPC1  */
#define   PPS_CAN1RXR_CAN1RX_RPD6_Val         _UINT32_(0xD)                                        /* (PPS_CAN1RXR) RPD6  */
#define   PPS_CAN1RXR_CAN1RX_RPE0_Val         _UINT32_(0xE)                                        /* (PPS_CAN1RXR) RPE0  */
#define   PPS_CAN1RXR_CAN1RX_RPA5_Val         _UINT32_(0xF)                                        /* (PPS_CAN1RXR) RPA5  */
#define   PPS_CAN1RXR_CAN1RX_RPA9_Val         _UINT32_(0x10)                                       /* (PPS_CAN1RXR) RPA9  */
#define   PPS_CAN1RXR_CAN1RX_RPB6_Val         _UINT32_(0x11)                                       /* (PPS_CAN1RXR) RPB6  */
#define   PPS_CAN1RXR_CAN1RX_RPB10_Val        _UINT32_(0x12)                                       /* (PPS_CAN1RXR) RPB10  */
#define   PPS_CAN1RXR_CAN1RX_RPA0_Val         _UINT32_(0x13)                                       /* (PPS_CAN1RXR) RPA0  */
#define   PPS_CAN1RXR_CAN1RX_RPB1_Val         _UINT32_(0x14)                                       /* (PPS_CAN1RXR) RPB1  */
#define   PPS_CAN1RXR_CAN1RX_RPB5_Val         _UINT32_(0x15)                                       /* (PPS_CAN1RXR) RPB5  */
#define   PPS_CAN1RXR_CAN1RX_RPB9_Val         _UINT32_(0x16)                                       /* (PPS_CAN1RXR) RPB9  */
#define   PPS_CAN1RXR_CAN1RX_RPA1_Val         _UINT32_(0x17)                                       /* (PPS_CAN1RXR) RPA1  */
#define   PPS_CAN1RXR_CAN1RX_RPA12_Val        _UINT32_(0x18)                                       /* (PPS_CAN1RXR) RPA12  */
#define PPS_CAN1RXR_CAN1RX_OFF                (PPS_CAN1RXR_CAN1RX_OFF_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) OFF Position */
#define PPS_CAN1RXR_CAN1RX_RPA2               (PPS_CAN1RXR_CAN1RX_RPA2_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA2 Position */
#define PPS_CAN1RXR_CAN1RX_RPA8               (PPS_CAN1RXR_CAN1RX_RPA8_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA8 Position */
#define PPS_CAN1RXR_CAN1RX_RPA13              (PPS_CAN1RXR_CAN1RX_RPA13_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA13 Position */
#define PPS_CAN1RXR_CAN1RX_RPB2               (PPS_CAN1RXR_CAN1RX_RPB2_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB2 Position */
#define PPS_CAN1RXR_CAN1RX_RPB8               (PPS_CAN1RXR_CAN1RX_RPB8_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB8 Position */
#define PPS_CAN1RXR_CAN1RX_RPB13              (PPS_CAN1RXR_CAN1RX_RPB13_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB13 Position */
#define PPS_CAN1RXR_CAN1RX_RPC8               (PPS_CAN1RXR_CAN1RX_RPC8_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPC8 Position */
#define PPS_CAN1RXR_CAN1RX_RPD2               (PPS_CAN1RXR_CAN1RX_RPD2_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPD2 Position */
#define PPS_CAN1RXR_CAN1RX_RPE2               (PPS_CAN1RXR_CAN1RX_RPE2_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPE2 Position */
#define PPS_CAN1RXR_CAN1RX_RPA4               (PPS_CAN1RXR_CAN1RX_RPA4_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA4 Position */
#define PPS_CAN1RXR_CAN1RX_RPB3               (PPS_CAN1RXR_CAN1RX_RPB3_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB3 Position */
#define PPS_CAN1RXR_CAN1RX_RPC1               (PPS_CAN1RXR_CAN1RX_RPC1_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPC1 Position */
#define PPS_CAN1RXR_CAN1RX_RPD6               (PPS_CAN1RXR_CAN1RX_RPD6_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPD6 Position */
#define PPS_CAN1RXR_CAN1RX_RPE0               (PPS_CAN1RXR_CAN1RX_RPE0_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPE0 Position */
#define PPS_CAN1RXR_CAN1RX_RPA5               (PPS_CAN1RXR_CAN1RX_RPA5_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA5 Position */
#define PPS_CAN1RXR_CAN1RX_RPA9               (PPS_CAN1RXR_CAN1RX_RPA9_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA9 Position */
#define PPS_CAN1RXR_CAN1RX_RPB6               (PPS_CAN1RXR_CAN1RX_RPB6_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB6 Position */
#define PPS_CAN1RXR_CAN1RX_RPB10              (PPS_CAN1RXR_CAN1RX_RPB10_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB10 Position */
#define PPS_CAN1RXR_CAN1RX_RPA0               (PPS_CAN1RXR_CAN1RX_RPA0_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA0 Position */
#define PPS_CAN1RXR_CAN1RX_RPB1               (PPS_CAN1RXR_CAN1RX_RPB1_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB1 Position */
#define PPS_CAN1RXR_CAN1RX_RPB5               (PPS_CAN1RXR_CAN1RX_RPB5_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB5 Position */
#define PPS_CAN1RXR_CAN1RX_RPB9               (PPS_CAN1RXR_CAN1RX_RPB9_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPB9 Position */
#define PPS_CAN1RXR_CAN1RX_RPA1               (PPS_CAN1RXR_CAN1RX_RPA1_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA1 Position */
#define PPS_CAN1RXR_CAN1RX_RPA12              (PPS_CAN1RXR_CAN1RX_RPA12_Val << PPS_CAN1RXR_CAN1RX_Pos) /* (PPS_CAN1RXR) RPA12 Position */
#define PPS_CAN1RXR_Msk                       _UINT32_(0x0000001F)                                 /* (PPS_CAN1RXR) Register Mask  */


/* -------- PPS_COEXWLANACTR : (PPS Offset: 0x194) (R/W 32)  -------- */
#define PPS_COEXWLANACTR_RESETVALUE           _UINT32_(0x00)                                       /*  (PPS_COEXWLANACTR)   Reset Value */

#define PPS_COEXWLANACTR_COEXWLANACT_Pos      _UINT32_(0)                                          /* (PPS_COEXWLANACTR) COEX/WLAN_ACT Position */
#define PPS_COEXWLANACTR_COEXWLANACT_Msk      (_UINT32_(0x1F) << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) COEX/WLAN_ACT Mask */
#define PPS_COEXWLANACTR_COEXWLANACT(value)   (PPS_COEXWLANACTR_COEXWLANACT_Msk & (_UINT32_(value) << PPS_COEXWLANACTR_COEXWLANACT_Pos)) /* Assignment of value for COEXWLANACT in the PPS_COEXWLANACTR register */
#define   PPS_COEXWLANACTR_COEXWLANACT_OFF_Val _UINT32_(0x0)                                        /* (PPS_COEXWLANACTR) OFF  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA3_Val _UINT32_(0x1)                                        /* (PPS_COEXWLANACTR) RPA3  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA9_Val _UINT32_(0x2)                                        /* (PPS_COEXWLANACTR) RPA9  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA14_Val _UINT32_(0x3)                                        /* (PPS_COEXWLANACTR) RPA14  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPB3_Val _UINT32_(0x4)                                        /* (PPS_COEXWLANACTR) RPB3  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPC9_Val _UINT32_(0x5)                                        /* (PPS_COEXWLANACTR) RPC9  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPD3_Val _UINT32_(0x6)                                        /* (PPS_COEXWLANACTR) RPD3  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPE3_Val _UINT32_(0x7)                                        /* (PPS_COEXWLANACTR) RPE3  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA0_Val _UINT32_(0x8)                                        /* (PPS_COEXWLANACTR) RPA0  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPB4_Val _UINT32_(0x9)                                        /* (PPS_COEXWLANACTR) RPB4  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPC7_Val _UINT32_(0xA)                                        /* (PPS_COEXWLANACTR) RPC7  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPD7_Val _UINT32_(0xB)                                        /* (PPS_COEXWLANACTR) RPD7  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPE1_Val _UINT32_(0xC)                                        /* (PPS_COEXWLANACTR) RPE1  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA6_Val _UINT32_(0xD)                                        /* (PPS_COEXWLANACTR) RPA6  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA10_Val _UINT32_(0xE)                                        /* (PPS_COEXWLANACTR) RPA10  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPB7_Val _UINT32_(0xF)                                        /* (PPS_COEXWLANACTR) RPB7  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPB11_Val _UINT32_(0x10)                                       /* (PPS_COEXWLANACTR) RPB11  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA1_Val _UINT32_(0x11)                                       /* (PPS_COEXWLANACTR) RPA1  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA5_Val _UINT32_(0x12)                                       /* (PPS_COEXWLANACTR) RPA5  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA13_Val _UINT32_(0x13)                                       /* (PPS_COEXWLANACTR) RPA13  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPB2_Val _UINT32_(0x14)                                       /* (PPS_COEXWLANACTR) RPB2  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPB6_Val _UINT32_(0x15)                                       /* (PPS_COEXWLANACTR) RPB6  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPB10_Val _UINT32_(0x16)                                       /* (PPS_COEXWLANACTR) RPB10  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA8_Val _UINT32_(0x17)                                       /* (PPS_COEXWLANACTR) RPA8  */
#define   PPS_COEXWLANACTR_COEXWLANACT_RPA2_Val _UINT32_(0x18)                                       /* (PPS_COEXWLANACTR) RPA2  */
#define PPS_COEXWLANACTR_COEXWLANACT_OFF      (PPS_COEXWLANACTR_COEXWLANACT_OFF_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) OFF Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA3     (PPS_COEXWLANACTR_COEXWLANACT_RPA3_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA3 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA9     (PPS_COEXWLANACTR_COEXWLANACT_RPA9_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA9 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA14    (PPS_COEXWLANACTR_COEXWLANACT_RPA14_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA14 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPB3     (PPS_COEXWLANACTR_COEXWLANACT_RPB3_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPB3 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPC9     (PPS_COEXWLANACTR_COEXWLANACT_RPC9_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPC9 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPD3     (PPS_COEXWLANACTR_COEXWLANACT_RPD3_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPD3 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPE3     (PPS_COEXWLANACTR_COEXWLANACT_RPE3_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPE3 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA0     (PPS_COEXWLANACTR_COEXWLANACT_RPA0_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA0 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPB4     (PPS_COEXWLANACTR_COEXWLANACT_RPB4_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPB4 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPC7     (PPS_COEXWLANACTR_COEXWLANACT_RPC7_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPC7 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPD7     (PPS_COEXWLANACTR_COEXWLANACT_RPD7_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPD7 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPE1     (PPS_COEXWLANACTR_COEXWLANACT_RPE1_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPE1 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA6     (PPS_COEXWLANACTR_COEXWLANACT_RPA6_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA6 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA10    (PPS_COEXWLANACTR_COEXWLANACT_RPA10_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA10 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPB7     (PPS_COEXWLANACTR_COEXWLANACT_RPB7_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPB7 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPB11    (PPS_COEXWLANACTR_COEXWLANACT_RPB11_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPB11 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA1     (PPS_COEXWLANACTR_COEXWLANACT_RPA1_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA1 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA5     (PPS_COEXWLANACTR_COEXWLANACT_RPA5_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA5 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA13    (PPS_COEXWLANACTR_COEXWLANACT_RPA13_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA13 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPB2     (PPS_COEXWLANACTR_COEXWLANACT_RPB2_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPB2 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPB6     (PPS_COEXWLANACTR_COEXWLANACT_RPB6_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPB6 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPB10    (PPS_COEXWLANACTR_COEXWLANACT_RPB10_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPB10 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA8     (PPS_COEXWLANACTR_COEXWLANACT_RPA8_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA8 Position */
#define PPS_COEXWLANACTR_COEXWLANACT_RPA2     (PPS_COEXWLANACTR_COEXWLANACT_RPA2_Val << PPS_COEXWLANACTR_COEXWLANACT_Pos) /* (PPS_COEXWLANACTR) RPA2 Position */
#define PPS_COEXWLANACTR_Msk                  _UINT32_(0x0000001F)                                 /* (PPS_COEXWLANACTR) Register Mask  */


/* -------- PPS_RPA0G1R : (PPS Offset: 0x200) (R/W 32)  -------- */
#define PPS_RPA0G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA0G1R)   Reset Value */

#define PPS_RPA0G1R_RPA0G1R_Pos               _UINT32_(0)                                          /* (PPS_RPA0G1R) RPA0/G1 Position */
#define PPS_RPA0G1R_RPA0G1R_Msk               (_UINT32_(0x3F) << PPS_RPA0G1R_RPA0G1R_Pos)          /* (PPS_RPA0G1R) RPA0/G1 Mask */
#define PPS_RPA0G1R_RPA0G1R(value)            (PPS_RPA0G1R_RPA0G1R_Msk & (_UINT32_(value) << PPS_RPA0G1R_RPA0G1R_Pos)) /* Assignment of value for RPA0G1R in the PPS_RPA0G1R register */
#define   PPS_RPA0G1R_RPA0G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA0G1R) OFF  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPA0G1R) SERCOM0/PAD3  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA0G1R) SERCOM0/PAD2  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA0G1R) SERCOM1/PAD0  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA0G1R) SERCOM1/PAD2  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA0G1R) SERCOM2/PAD3  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA0G1R) SERCOM2/PAD2  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA0G1R) SERCOM3/PAD0  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPA0G1R) SERCOM3/PAD2  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPA0G1R) SERCOM4/PAD3  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA0G1R) SERCOM4/PAD2  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA0G1R) SERCOM5/PAD0  */
#define   PPS_RPA0G1R_RPA0G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPA0G1R) SERCOM5/PAD2  */
#define   PPS_RPA0G1R_RPA0G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPA0G1R) TCC0/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPA0G1R) TCC0/WO4  */
#define   PPS_RPA0G1R_RPA0G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPA0G1R) TCC1/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPA0G1R) TCC1/WO4  */
#define   PPS_RPA0G1R_RPA0G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPA0G1R) TCC2/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPA0G1R) TC0/WO1  */
#define   PPS_RPA0G1R_RPA0G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPA0G1R) TC1/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPA0G1R) TC2/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA0G1R) TC3/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPA0G1R) TC4/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPA0G1R) TC5/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA0G1R) TC6/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA0G1R) TC7/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA0G1R) TC8/WO0  */
#define   PPS_RPA0G1R_RPA0G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPA0G1R) QSPI/CS  */
#define   PPS_RPA0G1R_RPA0G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPA0G1R) QSPI/DATA3  */
#define   PPS_RPA0G1R_RPA0G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPA0G1R) QSPI/DATA2  */
#define   PPS_RPA0G1R_RPA0G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPA0G1R) QSPI/DATA1  */
#define   PPS_RPA0G1R_RPA0G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPA0G1R) QEI/CCMP0  */
#define   PPS_RPA0G1R_RPA0G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPA0G1R) TSTBUS0  */
#define   PPS_RPA0G1R_RPA0G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPA0G1R) TSTBUS4  */
#define   PPS_RPA0G1R_RPA0G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPA0G1R) TSTBUS8  */
#define   PPS_RPA0G1R_RPA0G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPA0G1R) FECTRL1  */
#define   PPS_RPA0G1R_RPA0G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPA0G1R) FECTRL2  */
#define   PPS_RPA0G1R_RPA0G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPA0G1R) COEX/BT/STATE  */
#define PPS_RPA0G1R_RPA0G1R_OFF               (PPS_RPA0G1R_RPA0G1R_OFF_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) OFF Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM0P3           (PPS_RPA0G1R_RPA0G1R_SCOM0P3_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM0/PAD3 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM0P2           (PPS_RPA0G1R_RPA0G1R_SCOM0P2_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM0/PAD2 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM1P0           (PPS_RPA0G1R_RPA0G1R_SCOM1P0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM1/PAD0 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM1P2           (PPS_RPA0G1R_RPA0G1R_SCOM1P2_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM1/PAD2 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM2P3           (PPS_RPA0G1R_RPA0G1R_SCOM2P3_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM2/PAD3 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM2P2           (PPS_RPA0G1R_RPA0G1R_SCOM2P2_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM2/PAD2 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM3P0           (PPS_RPA0G1R_RPA0G1R_SCOM3P0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM3/PAD0 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM3P2           (PPS_RPA0G1R_RPA0G1R_SCOM3P2_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM3/PAD2 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM4P3           (PPS_RPA0G1R_RPA0G1R_SCOM4P3_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM4/PAD3 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM4P2           (PPS_RPA0G1R_RPA0G1R_SCOM4P2_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM4/PAD2 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM5P0           (PPS_RPA0G1R_RPA0G1R_SCOM5P0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM5/PAD0 Position */
#define PPS_RPA0G1R_RPA0G1R_SCOM5P2           (PPS_RPA0G1R_RPA0G1R_SCOM5P2_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) SERCOM5/PAD2 Position */
#define PPS_RPA0G1R_RPA0G1R_TCC0WO0           (PPS_RPA0G1R_RPA0G1R_TCC0WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TCC0/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TCC0WO4           (PPS_RPA0G1R_RPA0G1R_TCC0WO4_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TCC0/WO4 Position */
#define PPS_RPA0G1R_RPA0G1R_TCC1WO0           (PPS_RPA0G1R_RPA0G1R_TCC1WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TCC1/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TCC1WO4           (PPS_RPA0G1R_RPA0G1R_TCC1WO4_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TCC1/WO4 Position */
#define PPS_RPA0G1R_RPA0G1R_TCC2WO0           (PPS_RPA0G1R_RPA0G1R_TCC2WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TCC2/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TC0WO1            (PPS_RPA0G1R_RPA0G1R_TC0WO1_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC0/WO1 Position */
#define PPS_RPA0G1R_RPA0G1R_TC1WO0            (PPS_RPA0G1R_RPA0G1R_TC1WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC1/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TC2WO0            (PPS_RPA0G1R_RPA0G1R_TC2WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC2/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TC3WO0            (PPS_RPA0G1R_RPA0G1R_TC3WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC3/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TC4WO0            (PPS_RPA0G1R_RPA0G1R_TC4WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC4/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TC5WO0            (PPS_RPA0G1R_RPA0G1R_TC5WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC5/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TC6WO0            (PPS_RPA0G1R_RPA0G1R_TC6WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC6/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TC7WO0            (PPS_RPA0G1R_RPA0G1R_TC7WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC7/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_TC8WO0            (PPS_RPA0G1R_RPA0G1R_TC8WO0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TC8/WO0 Position */
#define PPS_RPA0G1R_RPA0G1R_QSPICS            (PPS_RPA0G1R_RPA0G1R_QSPICS_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) QSPI/CS Position */
#define PPS_RPA0G1R_RPA0G1R_QD3               (PPS_RPA0G1R_RPA0G1R_QD3_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) QSPI/DATA3 Position */
#define PPS_RPA0G1R_RPA0G1R_QD2               (PPS_RPA0G1R_RPA0G1R_QD2_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) QSPI/DATA2 Position */
#define PPS_RPA0G1R_RPA0G1R_QD1               (PPS_RPA0G1R_RPA0G1R_QD1_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) QSPI/DATA1 Position */
#define PPS_RPA0G1R_RPA0G1R_QEICCMP0          (PPS_RPA0G1R_RPA0G1R_QEICCMP0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) QEI/CCMP0 Position */
#define PPS_RPA0G1R_RPA0G1R_TSTBUS0           (PPS_RPA0G1R_RPA0G1R_TSTBUS0_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TSTBUS0 Position */
#define PPS_RPA0G1R_RPA0G1R_TSTBUS4           (PPS_RPA0G1R_RPA0G1R_TSTBUS4_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TSTBUS4 Position */
#define PPS_RPA0G1R_RPA0G1R_TSTBUS8           (PPS_RPA0G1R_RPA0G1R_TSTBUS8_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) TSTBUS8 Position */
#define PPS_RPA0G1R_RPA0G1R_FECTRL1           (PPS_RPA0G1R_RPA0G1R_FECTRL1_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) FECTRL1 Position */
#define PPS_RPA0G1R_RPA0G1R_FECTRL2           (PPS_RPA0G1R_RPA0G1R_FECTRL2_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) FECTRL2 Position */
#define PPS_RPA0G1R_RPA0G1R_COEX_BT_STATE     (PPS_RPA0G1R_RPA0G1R_COEX_BT_STATE_Val << PPS_RPA0G1R_RPA0G1R_Pos) /* (PPS_RPA0G1R) COEX/BT/STATE Position */
#define PPS_RPA0G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA0G1R) Register Mask  */


/* -------- PPS_RPA0G2R : (PPS Offset: 0x204) (R/W 32)  -------- */
#define PPS_RPA0G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA0G2R)   Reset Value */

#define PPS_RPA0G2R_RPA0G2R_Pos               _UINT32_(0)                                          /* (PPS_RPA0G2R) RPA0/G2 Position */
#define PPS_RPA0G2R_RPA0G2R_Msk               (_UINT32_(0x3F) << PPS_RPA0G2R_RPA0G2R_Pos)          /* (PPS_RPA0G2R) RPA0/G2 Mask */
#define PPS_RPA0G2R_RPA0G2R(value)            (PPS_RPA0G2R_RPA0G2R_Msk & (_UINT32_(value) << PPS_RPA0G2R_RPA0G2R_Pos)) /* Assignment of value for RPA0G2R in the PPS_RPA0G2R register */
#define   PPS_RPA0G2R_RPA0G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA0G2R) OFF  */
#define   PPS_RPA0G2R_RPA0G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA0G2R) CCL/OUT1  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA0G2R) SERCOM0/PAD0  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA0G2R) SERCOM0/PAD3  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA0G2R) SERCOM0/PAD2  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA0G2R) SERCOM1/PAD3  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA0G2R) SERCOM1/PAD2  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA0G2R) SERCOM2/PAD0  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA0G2R) SERCOM2/PAD3  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA0G2R) SERCOM2/PAD2  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPA0G2R) SERCOM3/PAD3  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPA0G2R) SERCOM3/PAD2  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA0G2R) SERCOM4/PAD0  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA0G2R) SERCOM4/PAD3  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA0G2R) SERCOM4/PAD2  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPA0G2R) SERCOM5/PAD3  */
#define   PPS_RPA0G2R_RPA0G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPA0G2R) SERCOM5/PAD2  */
#define   PPS_RPA0G2R_RPA0G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPA0G2R) TCC0/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPA0G2R) TCC0/WO5  */
#define   PPS_RPA0G2R_RPA0G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPA0G2R) TCC0/WO3  */
#define   PPS_RPA0G2R_RPA0G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA0G2R) TCC1/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPA0G2R) TCC1/WO5  */
#define   PPS_RPA0G2R_RPA0G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPA0G2R) TCC1/WO3  */
#define   PPS_RPA0G2R_RPA0G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPA0G2R) TCC2/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA0G2R) TC0/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA0G2R) TC1/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA0G2R) TC2/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA0G2R) TC3/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA0G2R) TC4/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPA0G2R) TC5/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPA0G2R) TC6/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPA0G2R) TC7/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPA0G2R) TC8/WO1  */
#define   PPS_RPA0G2R_RPA0G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPA0G2R) TC9/WO0  */
#define   PPS_RPA0G2R_RPA0G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA0G2R) QSPI/CS  */
#define   PPS_RPA0G2R_RPA0G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPA0G2R) QSPI/DATA0  */
#define   PPS_RPA0G2R_RPA0G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPA0G2R) QSPI/DATA3  */
#define   PPS_RPA0G2R_RPA0G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPA0G2R) QSPI/DATA2  */
#define   PPS_RPA0G2R_RPA0G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPA0G2R) TSTBUS5  */
#define   PPS_RPA0G2R_RPA0G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPA0G2R) TSTBUS9  */
#define   PPS_RPA0G2R_RPA0G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPA0G2R) FECTRL0  */
#define   PPS_RPA0G2R_RPA0G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPA0G2R) COEX/RF/ACT  */
#define PPS_RPA0G2R_RPA0G2R_OFF               (PPS_RPA0G2R_RPA0G2R_OFF_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) OFF Position */
#define PPS_RPA0G2R_RPA0G2R_CCLO1             (PPS_RPA0G2R_RPA0G2R_CCLO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) CCL/OUT1 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM0P0           (PPS_RPA0G2R_RPA0G2R_SCOM0P0_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM0/PAD0 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM0P3           (PPS_RPA0G2R_RPA0G2R_SCOM0P3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM0/PAD3 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM0P2           (PPS_RPA0G2R_RPA0G2R_SCOM0P2_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM0/PAD2 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM1P3           (PPS_RPA0G2R_RPA0G2R_SCOM1P3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM1/PAD3 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM1P2           (PPS_RPA0G2R_RPA0G2R_SCOM1P2_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM1/PAD2 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM2P0           (PPS_RPA0G2R_RPA0G2R_SCOM2P0_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM2/PAD0 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM2P3           (PPS_RPA0G2R_RPA0G2R_SCOM2P3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM2/PAD3 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM2P2           (PPS_RPA0G2R_RPA0G2R_SCOM2P2_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM2/PAD2 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM3P3           (PPS_RPA0G2R_RPA0G2R_SCOM3P3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM3/PAD3 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM3P2           (PPS_RPA0G2R_RPA0G2R_SCOM3P2_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM3/PAD2 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM4P0           (PPS_RPA0G2R_RPA0G2R_SCOM4P0_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM4/PAD0 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM4P3           (PPS_RPA0G2R_RPA0G2R_SCOM4P3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM4/PAD3 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM4P2           (PPS_RPA0G2R_RPA0G2R_SCOM4P2_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM4/PAD2 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM5P3           (PPS_RPA0G2R_RPA0G2R_SCOM5P3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM5/PAD3 Position */
#define PPS_RPA0G2R_RPA0G2R_SCOM5P2           (PPS_RPA0G2R_RPA0G2R_SCOM5P2_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) SERCOM5/PAD2 Position */
#define PPS_RPA0G2R_RPA0G2R_TCC0WO1           (PPS_RPA0G2R_RPA0G2R_TCC0WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TCC0/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TCC0WO5           (PPS_RPA0G2R_RPA0G2R_TCC0WO5_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TCC0/WO5 Position */
#define PPS_RPA0G2R_RPA0G2R_TCC0WO3           (PPS_RPA0G2R_RPA0G2R_TCC0WO3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TCC0/WO3 Position */
#define PPS_RPA0G2R_RPA0G2R_TCC1WO1           (PPS_RPA0G2R_RPA0G2R_TCC1WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TCC1/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TCC1WO5           (PPS_RPA0G2R_RPA0G2R_TCC1WO5_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TCC1/WO5 Position */
#define PPS_RPA0G2R_RPA0G2R_TCC1WO3           (PPS_RPA0G2R_RPA0G2R_TCC1WO3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TCC1/WO3 Position */
#define PPS_RPA0G2R_RPA0G2R_TCC2WO1           (PPS_RPA0G2R_RPA0G2R_TCC2WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TCC2/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC0WO1            (PPS_RPA0G2R_RPA0G2R_TC0WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC0/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC1WO1            (PPS_RPA0G2R_RPA0G2R_TC1WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC1/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC2WO1            (PPS_RPA0G2R_RPA0G2R_TC2WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC2/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC3WO1            (PPS_RPA0G2R_RPA0G2R_TC3WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC3/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC4WO1            (PPS_RPA0G2R_RPA0G2R_TC4WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC4/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC5WO1            (PPS_RPA0G2R_RPA0G2R_TC5WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC5/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC6WO1            (PPS_RPA0G2R_RPA0G2R_TC6WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC6/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC7WO1            (PPS_RPA0G2R_RPA0G2R_TC7WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC7/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC8WO1            (PPS_RPA0G2R_RPA0G2R_TC8WO1_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC8/WO1 Position */
#define PPS_RPA0G2R_RPA0G2R_TC9WO0            (PPS_RPA0G2R_RPA0G2R_TC9WO0_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TC9/WO0 Position */
#define PPS_RPA0G2R_RPA0G2R_QSPICS            (PPS_RPA0G2R_RPA0G2R_QSPICS_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) QSPI/CS Position */
#define PPS_RPA0G2R_RPA0G2R_QD0               (PPS_RPA0G2R_RPA0G2R_QD0_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) QSPI/DATA0 Position */
#define PPS_RPA0G2R_RPA0G2R_QD3               (PPS_RPA0G2R_RPA0G2R_QD3_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) QSPI/DATA3 Position */
#define PPS_RPA0G2R_RPA0G2R_QD2               (PPS_RPA0G2R_RPA0G2R_QD2_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) QSPI/DATA2 Position */
#define PPS_RPA0G2R_RPA0G2R_TSTBUS5           (PPS_RPA0G2R_RPA0G2R_TSTBUS5_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TSTBUS5 Position */
#define PPS_RPA0G2R_RPA0G2R_TSTBUS9           (PPS_RPA0G2R_RPA0G2R_TSTBUS9_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) TSTBUS9 Position */
#define PPS_RPA0G2R_RPA0G2R_FECTRL0           (PPS_RPA0G2R_RPA0G2R_FECTRL0_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) FECTRL0 Position */
#define PPS_RPA0G2R_RPA0G2R_COEX_RF_ACT       (PPS_RPA0G2R_RPA0G2R_COEX_RF_ACT_Val << PPS_RPA0G2R_RPA0G2R_Pos) /* (PPS_RPA0G2R) COEX/RF/ACT Position */
#define PPS_RPA0G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA0G2R) Register Mask  */


/* -------- PPS_RPA0G3R : (PPS Offset: 0x208) (R/W 32)  -------- */
#define PPS_RPA0G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA0G3R)   Reset Value */

#define PPS_RPA0G3R_RPA0G3R_Pos               _UINT32_(0)                                          /* (PPS_RPA0G3R) RPA0/G3 Position */
#define PPS_RPA0G3R_RPA0G3R_Msk               (_UINT32_(0x3F) << PPS_RPA0G3R_RPA0G3R_Pos)          /* (PPS_RPA0G3R) RPA0/G3 Mask */
#define PPS_RPA0G3R_RPA0G3R(value)            (PPS_RPA0G3R_RPA0G3R_Msk & (_UINT32_(value) << PPS_RPA0G3R_RPA0G3R_Pos)) /* Assignment of value for RPA0G3R in the PPS_RPA0G3R register */
#define   PPS_RPA0G3R_RPA0G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA0G3R) OFF  */
#define   PPS_RPA0G3R_RPA0G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA0G3R) CCL/OUT0  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA0G3R) SERCOM0/PAD0  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA0G3R) SERCOM0/PAD3  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA0G3R) SERCOM1/PAD2  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA0G3R) SERCOM1/PAD0  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPA0G3R) SERCOM1/PAD3  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA0G3R) SERCOM2/PAD0  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA0G3R) SERCOM2/PAD3  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA0G3R) SERCOM3/PAD2  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPA0G3R) SERCOM3/PAD0  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPA0G3R) SERCOM3/PAD3  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA0G3R) SERCOM4/PAD0  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA0G3R) SERCOM4/PAD3  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA0G3R) SERCOM5/PAD2  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPA0G3R) SERCOM5/PAD0  */
#define   PPS_RPA0G3R_RPA0G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPA0G3R) SERCOM5/PAD3  */
#define   PPS_RPA0G3R_RPA0G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPA0G3R) TCC0/WO2  */
#define   PPS_RPA0G3R_RPA0G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPA0G3R) TCC0/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPA0G3R) TCC0/WO4  */
#define   PPS_RPA0G3R_RPA0G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPA0G3R) TCC1/WO2  */
#define   PPS_RPA0G3R_RPA0G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPA0G3R) TCC1/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPA0G3R) TCC1/WO4  */
#define   PPS_RPA0G3R_RPA0G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPA0G3R) TCC2/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA0G3R) TC0/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA0G3R) TC1/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA0G3R) TC2/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPA0G3R) TC3/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPA0G3R) TC4/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA0G3R) TC5/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPA0G3R) TC6/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPA0G3R) TC7/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPA0G3R) TC8/WO0  */
#define   PPS_RPA0G3R_RPA0G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPA0G3R) TC9/WO1  */
#define   PPS_RPA0G3R_RPA0G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA0G3R) QSPI/CS  */
#define   PPS_RPA0G3R_RPA0G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPA0G3R) QSPI/DATA1  */
#define   PPS_RPA0G3R_RPA0G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPA0G3R) QSPI/DATA0  */
#define   PPS_RPA0G3R_RPA0G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPA0G3R) QSPI/DATA3  */
#define   PPS_RPA0G3R_RPA0G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPA0G3R) TSTBUS1  */
#define   PPS_RPA0G3R_RPA0G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPA0G3R) TSTBUS10  */
#define   PPS_RPA0G3R_RPA0G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPA0G3R) AC/CMP0  */
#define   PPS_RPA0G3R_RPA0G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPA0G3R) AC/CMPTRDY  */
#define   PPS_RPA0G3R_RPA0G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPA0G3R) FECTRL4  */
#define PPS_RPA0G3R_RPA0G3R_OFF               (PPS_RPA0G3R_RPA0G3R_OFF_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) OFF Position */
#define PPS_RPA0G3R_RPA0G3R_CCLO0             (PPS_RPA0G3R_RPA0G3R_CCLO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) CCL/OUT0 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM0P0           (PPS_RPA0G3R_RPA0G3R_SCOM0P0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM0/PAD0 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM0P3           (PPS_RPA0G3R_RPA0G3R_SCOM0P3_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM0/PAD3 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM1P2           (PPS_RPA0G3R_RPA0G3R_SCOM1P2_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM1/PAD2 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM1P0           (PPS_RPA0G3R_RPA0G3R_SCOM1P0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM1/PAD0 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM1P3           (PPS_RPA0G3R_RPA0G3R_SCOM1P3_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM1/PAD3 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM2P0           (PPS_RPA0G3R_RPA0G3R_SCOM2P0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM2/PAD0 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM2P3           (PPS_RPA0G3R_RPA0G3R_SCOM2P3_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM2/PAD3 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM3P2           (PPS_RPA0G3R_RPA0G3R_SCOM3P2_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM3/PAD2 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM3P0           (PPS_RPA0G3R_RPA0G3R_SCOM3P0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM3/PAD0 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM3P3           (PPS_RPA0G3R_RPA0G3R_SCOM3P3_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM3/PAD3 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM4P0           (PPS_RPA0G3R_RPA0G3R_SCOM4P0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM4/PAD0 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM4P3           (PPS_RPA0G3R_RPA0G3R_SCOM4P3_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM4/PAD3 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM5P2           (PPS_RPA0G3R_RPA0G3R_SCOM5P2_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM5/PAD2 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM5P0           (PPS_RPA0G3R_RPA0G3R_SCOM5P0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM5/PAD0 Position */
#define PPS_RPA0G3R_RPA0G3R_SCOM5P3           (PPS_RPA0G3R_RPA0G3R_SCOM5P3_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) SERCOM5/PAD3 Position */
#define PPS_RPA0G3R_RPA0G3R_TCC0WO2           (PPS_RPA0G3R_RPA0G3R_TCC0WO2_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TCC0/WO2 Position */
#define PPS_RPA0G3R_RPA0G3R_TCC0WO0           (PPS_RPA0G3R_RPA0G3R_TCC0WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TCC0/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TCC0WO4           (PPS_RPA0G3R_RPA0G3R_TCC0WO4_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TCC0/WO4 Position */
#define PPS_RPA0G3R_RPA0G3R_TCC1WO2           (PPS_RPA0G3R_RPA0G3R_TCC1WO2_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TCC1/WO2 Position */
#define PPS_RPA0G3R_RPA0G3R_TCC1WO0           (PPS_RPA0G3R_RPA0G3R_TCC1WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TCC1/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TCC1WO4           (PPS_RPA0G3R_RPA0G3R_TCC1WO4_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TCC1/WO4 Position */
#define PPS_RPA0G3R_RPA0G3R_TCC2WO0           (PPS_RPA0G3R_RPA0G3R_TCC2WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TCC2/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC0WO0            (PPS_RPA0G3R_RPA0G3R_TC0WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC0/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC1WO0            (PPS_RPA0G3R_RPA0G3R_TC1WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC1/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC2WO0            (PPS_RPA0G3R_RPA0G3R_TC2WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC2/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC3WO0            (PPS_RPA0G3R_RPA0G3R_TC3WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC3/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC4WO0            (PPS_RPA0G3R_RPA0G3R_TC4WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC4/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC5WO0            (PPS_RPA0G3R_RPA0G3R_TC5WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC5/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC6WO0            (PPS_RPA0G3R_RPA0G3R_TC6WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC6/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC7WO0            (PPS_RPA0G3R_RPA0G3R_TC7WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC7/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC8WO0            (PPS_RPA0G3R_RPA0G3R_TC8WO0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC8/WO0 Position */
#define PPS_RPA0G3R_RPA0G3R_TC9WO1            (PPS_RPA0G3R_RPA0G3R_TC9WO1_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TC9/WO1 Position */
#define PPS_RPA0G3R_RPA0G3R_QSPICS            (PPS_RPA0G3R_RPA0G3R_QSPICS_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) QSPI/CS Position */
#define PPS_RPA0G3R_RPA0G3R_QD1               (PPS_RPA0G3R_RPA0G3R_QD1_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) QSPI/DATA1 Position */
#define PPS_RPA0G3R_RPA0G3R_QD0               (PPS_RPA0G3R_RPA0G3R_QD0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) QSPI/DATA0 Position */
#define PPS_RPA0G3R_RPA0G3R_QD3               (PPS_RPA0G3R_RPA0G3R_QD3_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) QSPI/DATA3 Position */
#define PPS_RPA0G3R_RPA0G3R_TSTBUS1           (PPS_RPA0G3R_RPA0G3R_TSTBUS1_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TSTBUS1 Position */
#define PPS_RPA0G3R_RPA0G3R_TSTBUS10          (PPS_RPA0G3R_RPA0G3R_TSTBUS10_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) TSTBUS10 Position */
#define PPS_RPA0G3R_RPA0G3R_AC_CMP0           (PPS_RPA0G3R_RPA0G3R_AC_CMP0_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) AC/CMP0 Position */
#define PPS_RPA0G3R_RPA0G3R_AC_CMPTRDY        (PPS_RPA0G3R_RPA0G3R_AC_CMPTRDY_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) AC/CMPTRDY Position */
#define PPS_RPA0G3R_RPA0G3R_FECTRL4           (PPS_RPA0G3R_RPA0G3R_FECTRL4_Val << PPS_RPA0G3R_RPA0G3R_Pos) /* (PPS_RPA0G3R) FECTRL4 Position */
#define PPS_RPA0G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA0G3R) Register Mask  */


/* -------- PPS_RPA0G4R : (PPS Offset: 0x20C) (R/W 32)  -------- */
#define PPS_RPA0G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA0G4R)   Reset Value */

#define PPS_RPA0G4R_RPA0G4R_Pos               _UINT32_(0)                                          /* (PPS_RPA0G4R) RPA0/G4 Position */
#define PPS_RPA0G4R_RPA0G4R_Msk               (_UINT32_(0x3F) << PPS_RPA0G4R_RPA0G4R_Pos)          /* (PPS_RPA0G4R) RPA0/G4 Mask */
#define PPS_RPA0G4R_RPA0G4R(value)            (PPS_RPA0G4R_RPA0G4R_Msk & (_UINT32_(value) << PPS_RPA0G4R_RPA0G4R_Pos)) /* Assignment of value for RPA0G4R in the PPS_RPA0G4R register */
#define   PPS_RPA0G4R_RPA0G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA0G4R) OFF  */
#define   PPS_RPA0G4R_RPA0G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA0G4R) CCL/OUT1  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA0G4R) SERCOM0/PAD2  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA0G4R) SERCOM0/PAD0  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPA0G4R) SERCOM1/PAD3  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA0G4R) SERCOM1/PAD0  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA0G4R) SERCOM2/PAD2  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA0G4R) SERCOM2/PAD0  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA0G4R) SERCOM3/PAD3  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPA0G4R) SERCOM3/PAD0  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA0G4R) SERCOM4/PAD2  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA0G4R) SERCOM4/PAD0  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPA0G4R) SERCOM5/PAD3  */
#define   PPS_RPA0G4R_RPA0G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPA0G4R) SERCOM5/PAD0  */
#define   PPS_RPA0G4R_RPA0G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPA0G4R) TCC0/WO3  */
#define   PPS_RPA0G4R_RPA0G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPA0G4R) TCC0/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPA0G4R) TCC0/WO5  */
#define   PPS_RPA0G4R_RPA0G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPA0G4R) TCC1/WO3  */
#define   PPS_RPA0G4R_RPA0G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPA0G4R) TCC1/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPA0G4R) TCC1/WO5  */
#define   PPS_RPA0G4R_RPA0G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA0G4R) TCC2/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA0G4R) TC0/WO0  */
#define   PPS_RPA0G4R_RPA0G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPA0G4R) TC1/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPA0G4R) TC2/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA0G4R) TC3/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA0G4R) TC4/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA0G4R) TC5/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA0G4R) TC6/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA0G4R) TC7/WO1  */
#define   PPS_RPA0G4R_RPA0G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA0G4R) TC9/WO0  */
#define   PPS_RPA0G4R_RPA0G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPA0G4R) QSPI/CS  */
#define   PPS_RPA0G4R_RPA0G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPA0G4R) QSPI/DATA2  */
#define   PPS_RPA0G4R_RPA0G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPA0G4R) QSPI/DATA1  */
#define   PPS_RPA0G4R_RPA0G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPA0G4R) QSPI/DATA0  */
#define   PPS_RPA0G4R_RPA0G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPA0G4R) TSTBUS2  */
#define   PPS_RPA0G4R_RPA0G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPA0G4R) TSTBUS6  */
#define   PPS_RPA0G4R_RPA0G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPA0G4R) AC/CMP1  */
#define   PPS_RPA0G4R_RPA0G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPA0G4R) AC/CMPTOUT  */
#define   PPS_RPA0G4R_RPA0G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPA0G4R) CAN1/TX  */
#define   PPS_RPA0G4R_RPA0G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPA0G4R) FECTRL3  */
#define   PPS_RPA0G4R_RPA0G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPA0G4R) FECTRL5  */
#define PPS_RPA0G4R_RPA0G4R_OFF               (PPS_RPA0G4R_RPA0G4R_OFF_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) OFF Position */
#define PPS_RPA0G4R_RPA0G4R_CCLO1             (PPS_RPA0G4R_RPA0G4R_CCLO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) CCL/OUT1 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM0P2           (PPS_RPA0G4R_RPA0G4R_SCOM0P2_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM0/PAD2 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM0P0           (PPS_RPA0G4R_RPA0G4R_SCOM0P0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM0/PAD0 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM1P3           (PPS_RPA0G4R_RPA0G4R_SCOM1P3_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM1/PAD3 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM1P0           (PPS_RPA0G4R_RPA0G4R_SCOM1P0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM1/PAD0 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM2P2           (PPS_RPA0G4R_RPA0G4R_SCOM2P2_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM2/PAD2 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM2P0           (PPS_RPA0G4R_RPA0G4R_SCOM2P0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM2/PAD0 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM3P3           (PPS_RPA0G4R_RPA0G4R_SCOM3P3_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM3/PAD3 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM3P0           (PPS_RPA0G4R_RPA0G4R_SCOM3P0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM3/PAD0 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM4P2           (PPS_RPA0G4R_RPA0G4R_SCOM4P2_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM4/PAD2 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM4P0           (PPS_RPA0G4R_RPA0G4R_SCOM4P0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM4/PAD0 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM5P3           (PPS_RPA0G4R_RPA0G4R_SCOM5P3_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM5/PAD3 Position */
#define PPS_RPA0G4R_RPA0G4R_SCOM5P0           (PPS_RPA0G4R_RPA0G4R_SCOM5P0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) SERCOM5/PAD0 Position */
#define PPS_RPA0G4R_RPA0G4R_TCC0WO3           (PPS_RPA0G4R_RPA0G4R_TCC0WO3_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TCC0/WO3 Position */
#define PPS_RPA0G4R_RPA0G4R_TCC0WO1           (PPS_RPA0G4R_RPA0G4R_TCC0WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TCC0/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TCC0WO5           (PPS_RPA0G4R_RPA0G4R_TCC0WO5_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TCC0/WO5 Position */
#define PPS_RPA0G4R_RPA0G4R_TCC1WO3           (PPS_RPA0G4R_RPA0G4R_TCC1WO3_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TCC1/WO3 Position */
#define PPS_RPA0G4R_RPA0G4R_TCC1WO1           (PPS_RPA0G4R_RPA0G4R_TCC1WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TCC1/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TCC1WO5           (PPS_RPA0G4R_RPA0G4R_TCC1WO5_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TCC1/WO5 Position */
#define PPS_RPA0G4R_RPA0G4R_TCC2WO1           (PPS_RPA0G4R_RPA0G4R_TCC2WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TCC2/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TC0WO0            (PPS_RPA0G4R_RPA0G4R_TC0WO0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC0/WO0 Position */
#define PPS_RPA0G4R_RPA0G4R_TC1WO1            (PPS_RPA0G4R_RPA0G4R_TC1WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC1/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TC2WO1            (PPS_RPA0G4R_RPA0G4R_TC2WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC2/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TC3WO1            (PPS_RPA0G4R_RPA0G4R_TC3WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC3/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TC4WO1            (PPS_RPA0G4R_RPA0G4R_TC4WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC4/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TC5WO1            (PPS_RPA0G4R_RPA0G4R_TC5WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC5/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TC6WO1            (PPS_RPA0G4R_RPA0G4R_TC6WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC6/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TC7WO1            (PPS_RPA0G4R_RPA0G4R_TC7WO1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC7/WO1 Position */
#define PPS_RPA0G4R_RPA0G4R_TC9WO0            (PPS_RPA0G4R_RPA0G4R_TC9WO0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TC9/WO0 Position */
#define PPS_RPA0G4R_RPA0G4R_QSPICS            (PPS_RPA0G4R_RPA0G4R_QSPICS_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) QSPI/CS Position */
#define PPS_RPA0G4R_RPA0G4R_QD2               (PPS_RPA0G4R_RPA0G4R_QD2_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) QSPI/DATA2 Position */
#define PPS_RPA0G4R_RPA0G4R_QD1               (PPS_RPA0G4R_RPA0G4R_QD1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) QSPI/DATA1 Position */
#define PPS_RPA0G4R_RPA0G4R_QD0               (PPS_RPA0G4R_RPA0G4R_QD0_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) QSPI/DATA0 Position */
#define PPS_RPA0G4R_RPA0G4R_TSTBUS2           (PPS_RPA0G4R_RPA0G4R_TSTBUS2_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TSTBUS2 Position */
#define PPS_RPA0G4R_RPA0G4R_TSTBUS6           (PPS_RPA0G4R_RPA0G4R_TSTBUS6_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) TSTBUS6 Position */
#define PPS_RPA0G4R_RPA0G4R_AC_CMP1           (PPS_RPA0G4R_RPA0G4R_AC_CMP1_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) AC/CMP1 Position */
#define PPS_RPA0G4R_RPA0G4R_AC_CMPTOUT        (PPS_RPA0G4R_RPA0G4R_AC_CMPTOUT_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) AC/CMPTOUT Position */
#define PPS_RPA0G4R_RPA0G4R_CAN1_TX           (PPS_RPA0G4R_RPA0G4R_CAN1_TX_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) CAN1/TX Position */
#define PPS_RPA0G4R_RPA0G4R_FECTRL3           (PPS_RPA0G4R_RPA0G4R_FECTRL3_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) FECTRL3 Position */
#define PPS_RPA0G4R_RPA0G4R_FECTRL5           (PPS_RPA0G4R_RPA0G4R_FECTRL5_Val << PPS_RPA0G4R_RPA0G4R_Pos) /* (PPS_RPA0G4R) FECTRL5 Position */
#define PPS_RPA0G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA0G4R) Register Mask  */


/* -------- PPS_RPA1G2R : (PPS Offset: 0x210) (R/W 32)  -------- */
#define PPS_RPA1G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA1G2R)   Reset Value */

#define PPS_RPA1G2R_RPA1G2R_Pos               _UINT32_(0)                                          /* (PPS_RPA1G2R) RPA1/G2 Position */
#define PPS_RPA1G2R_RPA1G2R_Msk               (_UINT32_(0x3F) << PPS_RPA1G2R_RPA1G2R_Pos)          /* (PPS_RPA1G2R) RPA1/G2 Mask */
#define PPS_RPA1G2R_RPA1G2R(value)            (PPS_RPA1G2R_RPA1G2R_Msk & (_UINT32_(value) << PPS_RPA1G2R_RPA1G2R_Pos)) /* Assignment of value for RPA1G2R in the PPS_RPA1G2R register */
#define   PPS_RPA1G2R_RPA1G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA1G2R) OFF  */
#define   PPS_RPA1G2R_RPA1G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA1G2R) CCL/OUT1  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA1G2R) SERCOM0/PAD0  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA1G2R) SERCOM0/PAD3  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA1G2R) SERCOM0/PAD2  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA1G2R) SERCOM1/PAD3  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA1G2R) SERCOM1/PAD2  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA1G2R) SERCOM2/PAD0  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA1G2R) SERCOM2/PAD3  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA1G2R) SERCOM2/PAD2  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPA1G2R) SERCOM3/PAD3  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPA1G2R) SERCOM3/PAD2  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA1G2R) SERCOM4/PAD0  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA1G2R) SERCOM4/PAD3  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA1G2R) SERCOM4/PAD2  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPA1G2R) SERCOM5/PAD3  */
#define   PPS_RPA1G2R_RPA1G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPA1G2R) SERCOM5/PAD2  */
#define   PPS_RPA1G2R_RPA1G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPA1G2R) TCC0/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPA1G2R) TCC0/WO5  */
#define   PPS_RPA1G2R_RPA1G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPA1G2R) TCC0/WO3  */
#define   PPS_RPA1G2R_RPA1G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA1G2R) TCC1/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPA1G2R) TCC1/WO5  */
#define   PPS_RPA1G2R_RPA1G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPA1G2R) TCC1/WO3  */
#define   PPS_RPA1G2R_RPA1G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPA1G2R) TCC2/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA1G2R) TC0/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA1G2R) TC1/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA1G2R) TC2/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA1G2R) TC3/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA1G2R) TC4/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPA1G2R) TC5/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPA1G2R) TC6/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPA1G2R) TC7/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPA1G2R) TC8/WO1  */
#define   PPS_RPA1G2R_RPA1G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPA1G2R) TC9/WO0  */
#define   PPS_RPA1G2R_RPA1G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA1G2R) QSPI/CS  */
#define   PPS_RPA1G2R_RPA1G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPA1G2R) QSPI/DATA0  */
#define   PPS_RPA1G2R_RPA1G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPA1G2R) QSPI/DATA3  */
#define   PPS_RPA1G2R_RPA1G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPA1G2R) QSPI/DATA2  */
#define   PPS_RPA1G2R_RPA1G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPA1G2R) TSTBUS5  */
#define   PPS_RPA1G2R_RPA1G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPA1G2R) TSTBUS9  */
#define   PPS_RPA1G2R_RPA1G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPA1G2R) FECTRL0  */
#define   PPS_RPA1G2R_RPA1G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPA1G2R) COEX/RF/ACT  */
#define PPS_RPA1G2R_RPA1G2R_OFF               (PPS_RPA1G2R_RPA1G2R_OFF_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) OFF Position */
#define PPS_RPA1G2R_RPA1G2R_CCLO1             (PPS_RPA1G2R_RPA1G2R_CCLO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) CCL/OUT1 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM0P0           (PPS_RPA1G2R_RPA1G2R_SCOM0P0_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM0/PAD0 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM0P3           (PPS_RPA1G2R_RPA1G2R_SCOM0P3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM0/PAD3 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM0P2           (PPS_RPA1G2R_RPA1G2R_SCOM0P2_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM0/PAD2 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM1P3           (PPS_RPA1G2R_RPA1G2R_SCOM1P3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM1/PAD3 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM1P2           (PPS_RPA1G2R_RPA1G2R_SCOM1P2_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM1/PAD2 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM2P0           (PPS_RPA1G2R_RPA1G2R_SCOM2P0_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM2/PAD0 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM2P3           (PPS_RPA1G2R_RPA1G2R_SCOM2P3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM2/PAD3 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM2P2           (PPS_RPA1G2R_RPA1G2R_SCOM2P2_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM2/PAD2 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM3P3           (PPS_RPA1G2R_RPA1G2R_SCOM3P3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM3/PAD3 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM3P2           (PPS_RPA1G2R_RPA1G2R_SCOM3P2_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM3/PAD2 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM4P0           (PPS_RPA1G2R_RPA1G2R_SCOM4P0_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM4/PAD0 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM4P3           (PPS_RPA1G2R_RPA1G2R_SCOM4P3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM4/PAD3 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM4P2           (PPS_RPA1G2R_RPA1G2R_SCOM4P2_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM4/PAD2 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM5P3           (PPS_RPA1G2R_RPA1G2R_SCOM5P3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM5/PAD3 Position */
#define PPS_RPA1G2R_RPA1G2R_SCOM5P2           (PPS_RPA1G2R_RPA1G2R_SCOM5P2_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) SERCOM5/PAD2 Position */
#define PPS_RPA1G2R_RPA1G2R_TCC0WO1           (PPS_RPA1G2R_RPA1G2R_TCC0WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TCC0/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TCC0WO5           (PPS_RPA1G2R_RPA1G2R_TCC0WO5_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TCC0/WO5 Position */
#define PPS_RPA1G2R_RPA1G2R_TCC0WO3           (PPS_RPA1G2R_RPA1G2R_TCC0WO3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TCC0/WO3 Position */
#define PPS_RPA1G2R_RPA1G2R_TCC1WO1           (PPS_RPA1G2R_RPA1G2R_TCC1WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TCC1/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TCC1WO5           (PPS_RPA1G2R_RPA1G2R_TCC1WO5_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TCC1/WO5 Position */
#define PPS_RPA1G2R_RPA1G2R_TCC1WO3           (PPS_RPA1G2R_RPA1G2R_TCC1WO3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TCC1/WO3 Position */
#define PPS_RPA1G2R_RPA1G2R_TCC2WO1           (PPS_RPA1G2R_RPA1G2R_TCC2WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TCC2/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC0WO1            (PPS_RPA1G2R_RPA1G2R_TC0WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC0/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC1WO1            (PPS_RPA1G2R_RPA1G2R_TC1WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC1/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC2WO1            (PPS_RPA1G2R_RPA1G2R_TC2WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC2/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC3WO1            (PPS_RPA1G2R_RPA1G2R_TC3WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC3/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC4WO1            (PPS_RPA1G2R_RPA1G2R_TC4WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC4/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC5WO1            (PPS_RPA1G2R_RPA1G2R_TC5WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC5/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC6WO1            (PPS_RPA1G2R_RPA1G2R_TC6WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC6/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC7WO1            (PPS_RPA1G2R_RPA1G2R_TC7WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC7/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC8WO1            (PPS_RPA1G2R_RPA1G2R_TC8WO1_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC8/WO1 Position */
#define PPS_RPA1G2R_RPA1G2R_TC9WO0            (PPS_RPA1G2R_RPA1G2R_TC9WO0_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TC9/WO0 Position */
#define PPS_RPA1G2R_RPA1G2R_QSPICS            (PPS_RPA1G2R_RPA1G2R_QSPICS_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) QSPI/CS Position */
#define PPS_RPA1G2R_RPA1G2R_QD0               (PPS_RPA1G2R_RPA1G2R_QD0_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) QSPI/DATA0 Position */
#define PPS_RPA1G2R_RPA1G2R_QD3               (PPS_RPA1G2R_RPA1G2R_QD3_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) QSPI/DATA3 Position */
#define PPS_RPA1G2R_RPA1G2R_QD2               (PPS_RPA1G2R_RPA1G2R_QD2_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) QSPI/DATA2 Position */
#define PPS_RPA1G2R_RPA1G2R_TSTBUS5           (PPS_RPA1G2R_RPA1G2R_TSTBUS5_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TSTBUS5 Position */
#define PPS_RPA1G2R_RPA1G2R_TSTBUS9           (PPS_RPA1G2R_RPA1G2R_TSTBUS9_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) TSTBUS9 Position */
#define PPS_RPA1G2R_RPA1G2R_FECTRL0           (PPS_RPA1G2R_RPA1G2R_FECTRL0_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) FECTRL0 Position */
#define PPS_RPA1G2R_RPA1G2R_COEX_RF_ACT       (PPS_RPA1G2R_RPA1G2R_COEX_RF_ACT_Val << PPS_RPA1G2R_RPA1G2R_Pos) /* (PPS_RPA1G2R) COEX/RF/ACT Position */
#define PPS_RPA1G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA1G2R) Register Mask  */


/* -------- PPS_RPA1G3R : (PPS Offset: 0x214) (R/W 32)  -------- */
#define PPS_RPA1G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA1G3R)   Reset Value */

#define PPS_RPA1G3R_RPA1G3R_Pos               _UINT32_(0)                                          /* (PPS_RPA1G3R) RPA1/G3 Position */
#define PPS_RPA1G3R_RPA1G3R_Msk               (_UINT32_(0x3F) << PPS_RPA1G3R_RPA1G3R_Pos)          /* (PPS_RPA1G3R) RPA1/G3 Mask */
#define PPS_RPA1G3R_RPA1G3R(value)            (PPS_RPA1G3R_RPA1G3R_Msk & (_UINT32_(value) << PPS_RPA1G3R_RPA1G3R_Pos)) /* Assignment of value for RPA1G3R in the PPS_RPA1G3R register */
#define   PPS_RPA1G3R_RPA1G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA1G3R) OFF  */
#define   PPS_RPA1G3R_RPA1G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA1G3R) CCL/OUT0  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA1G3R) SERCOM0/PAD0  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA1G3R) SERCOM0/PAD3  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA1G3R) SERCOM1/PAD2  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA1G3R) SERCOM1/PAD0  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPA1G3R) SERCOM1/PAD3  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA1G3R) SERCOM2/PAD0  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA1G3R) SERCOM2/PAD3  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA1G3R) SERCOM3/PAD2  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPA1G3R) SERCOM3/PAD0  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPA1G3R) SERCOM3/PAD3  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA1G3R) SERCOM4/PAD0  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA1G3R) SERCOM4/PAD3  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA1G3R) SERCOM5/PAD2  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPA1G3R) SERCOM5/PAD0  */
#define   PPS_RPA1G3R_RPA1G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPA1G3R) SERCOM5/PAD3  */
#define   PPS_RPA1G3R_RPA1G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPA1G3R) TCC0/WO2  */
#define   PPS_RPA1G3R_RPA1G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPA1G3R) TCC0/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPA1G3R) TCC0/WO4  */
#define   PPS_RPA1G3R_RPA1G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPA1G3R) TCC1/WO2  */
#define   PPS_RPA1G3R_RPA1G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPA1G3R) TCC1/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPA1G3R) TCC1/WO4  */
#define   PPS_RPA1G3R_RPA1G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPA1G3R) TCC2/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA1G3R) TC0/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA1G3R) TC1/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA1G3R) TC2/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPA1G3R) TC3/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPA1G3R) TC4/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA1G3R) TC5/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPA1G3R) TC6/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPA1G3R) TC7/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPA1G3R) TC8/WO0  */
#define   PPS_RPA1G3R_RPA1G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPA1G3R) TC9/WO1  */
#define   PPS_RPA1G3R_RPA1G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA1G3R) QSPI/CS  */
#define   PPS_RPA1G3R_RPA1G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPA1G3R) QSPI/DATA1  */
#define   PPS_RPA1G3R_RPA1G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPA1G3R) QSPI/DATA0  */
#define   PPS_RPA1G3R_RPA1G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPA1G3R) QSPI/DATA3  */
#define   PPS_RPA1G3R_RPA1G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPA1G3R) TSTBUS1  */
#define   PPS_RPA1G3R_RPA1G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPA1G3R) TSTBUS10  */
#define   PPS_RPA1G3R_RPA1G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPA1G3R) AC/CMP0  */
#define   PPS_RPA1G3R_RPA1G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPA1G3R) AC/CMPTRDY  */
#define   PPS_RPA1G3R_RPA1G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPA1G3R) FECTRL4  */
#define PPS_RPA1G3R_RPA1G3R_OFF               (PPS_RPA1G3R_RPA1G3R_OFF_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) OFF Position */
#define PPS_RPA1G3R_RPA1G3R_CCLO0             (PPS_RPA1G3R_RPA1G3R_CCLO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) CCL/OUT0 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM0P0           (PPS_RPA1G3R_RPA1G3R_SCOM0P0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM0/PAD0 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM0P3           (PPS_RPA1G3R_RPA1G3R_SCOM0P3_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM0/PAD3 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM1P2           (PPS_RPA1G3R_RPA1G3R_SCOM1P2_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM1/PAD2 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM1P0           (PPS_RPA1G3R_RPA1G3R_SCOM1P0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM1/PAD0 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM1P3           (PPS_RPA1G3R_RPA1G3R_SCOM1P3_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM1/PAD3 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM2P0           (PPS_RPA1G3R_RPA1G3R_SCOM2P0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM2/PAD0 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM2P3           (PPS_RPA1G3R_RPA1G3R_SCOM2P3_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM2/PAD3 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM3P2           (PPS_RPA1G3R_RPA1G3R_SCOM3P2_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM3/PAD2 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM3P0           (PPS_RPA1G3R_RPA1G3R_SCOM3P0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM3/PAD0 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM3P3           (PPS_RPA1G3R_RPA1G3R_SCOM3P3_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM3/PAD3 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM4P0           (PPS_RPA1G3R_RPA1G3R_SCOM4P0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM4/PAD0 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM4P3           (PPS_RPA1G3R_RPA1G3R_SCOM4P3_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM4/PAD3 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM5P2           (PPS_RPA1G3R_RPA1G3R_SCOM5P2_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM5/PAD2 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM5P0           (PPS_RPA1G3R_RPA1G3R_SCOM5P0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM5/PAD0 Position */
#define PPS_RPA1G3R_RPA1G3R_SCOM5P3           (PPS_RPA1G3R_RPA1G3R_SCOM5P3_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) SERCOM5/PAD3 Position */
#define PPS_RPA1G3R_RPA1G3R_TCC0WO2           (PPS_RPA1G3R_RPA1G3R_TCC0WO2_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TCC0/WO2 Position */
#define PPS_RPA1G3R_RPA1G3R_TCC0WO0           (PPS_RPA1G3R_RPA1G3R_TCC0WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TCC0/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TCC0WO4           (PPS_RPA1G3R_RPA1G3R_TCC0WO4_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TCC0/WO4 Position */
#define PPS_RPA1G3R_RPA1G3R_TCC1WO2           (PPS_RPA1G3R_RPA1G3R_TCC1WO2_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TCC1/WO2 Position */
#define PPS_RPA1G3R_RPA1G3R_TCC1WO0           (PPS_RPA1G3R_RPA1G3R_TCC1WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TCC1/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TCC1WO4           (PPS_RPA1G3R_RPA1G3R_TCC1WO4_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TCC1/WO4 Position */
#define PPS_RPA1G3R_RPA1G3R_TCC2WO0           (PPS_RPA1G3R_RPA1G3R_TCC2WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TCC2/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC0WO0            (PPS_RPA1G3R_RPA1G3R_TC0WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC0/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC1WO0            (PPS_RPA1G3R_RPA1G3R_TC1WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC1/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC2WO0            (PPS_RPA1G3R_RPA1G3R_TC2WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC2/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC3WO0            (PPS_RPA1G3R_RPA1G3R_TC3WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC3/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC4WO0            (PPS_RPA1G3R_RPA1G3R_TC4WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC4/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC5WO0            (PPS_RPA1G3R_RPA1G3R_TC5WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC5/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC6WO0            (PPS_RPA1G3R_RPA1G3R_TC6WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC6/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC7WO0            (PPS_RPA1G3R_RPA1G3R_TC7WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC7/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC8WO0            (PPS_RPA1G3R_RPA1G3R_TC8WO0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC8/WO0 Position */
#define PPS_RPA1G3R_RPA1G3R_TC9WO1            (PPS_RPA1G3R_RPA1G3R_TC9WO1_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TC9/WO1 Position */
#define PPS_RPA1G3R_RPA1G3R_QSPICS            (PPS_RPA1G3R_RPA1G3R_QSPICS_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) QSPI/CS Position */
#define PPS_RPA1G3R_RPA1G3R_QD1               (PPS_RPA1G3R_RPA1G3R_QD1_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) QSPI/DATA1 Position */
#define PPS_RPA1G3R_RPA1G3R_QD0               (PPS_RPA1G3R_RPA1G3R_QD0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) QSPI/DATA0 Position */
#define PPS_RPA1G3R_RPA1G3R_QD3               (PPS_RPA1G3R_RPA1G3R_QD3_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) QSPI/DATA3 Position */
#define PPS_RPA1G3R_RPA1G3R_TSTBUS1           (PPS_RPA1G3R_RPA1G3R_TSTBUS1_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TSTBUS1 Position */
#define PPS_RPA1G3R_RPA1G3R_TSTBUS10          (PPS_RPA1G3R_RPA1G3R_TSTBUS10_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) TSTBUS10 Position */
#define PPS_RPA1G3R_RPA1G3R_AC_CMP0           (PPS_RPA1G3R_RPA1G3R_AC_CMP0_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) AC/CMP0 Position */
#define PPS_RPA1G3R_RPA1G3R_AC_CMPTRDY        (PPS_RPA1G3R_RPA1G3R_AC_CMPTRDY_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) AC/CMPTRDY Position */
#define PPS_RPA1G3R_RPA1G3R_FECTRL4           (PPS_RPA1G3R_RPA1G3R_FECTRL4_Val << PPS_RPA1G3R_RPA1G3R_Pos) /* (PPS_RPA1G3R) FECTRL4 Position */
#define PPS_RPA1G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA1G3R) Register Mask  */


/* -------- PPS_RPA1G4R : (PPS Offset: 0x218) (R/W 32)  -------- */
#define PPS_RPA1G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA1G4R)   Reset Value */

#define PPS_RPA1G4R_RPA1G4R_Pos               _UINT32_(0)                                          /* (PPS_RPA1G4R) RPA1/G4 Position */
#define PPS_RPA1G4R_RPA1G4R_Msk               (_UINT32_(0x3F) << PPS_RPA1G4R_RPA1G4R_Pos)          /* (PPS_RPA1G4R) RPA1/G4 Mask */
#define PPS_RPA1G4R_RPA1G4R(value)            (PPS_RPA1G4R_RPA1G4R_Msk & (_UINT32_(value) << PPS_RPA1G4R_RPA1G4R_Pos)) /* Assignment of value for RPA1G4R in the PPS_RPA1G4R register */
#define   PPS_RPA1G4R_RPA1G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA1G4R) OFF  */
#define   PPS_RPA1G4R_RPA1G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA1G4R) CCL/OUT1  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA1G4R) SERCOM0/PAD2  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA1G4R) SERCOM0/PAD0  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPA1G4R) SERCOM1/PAD3  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA1G4R) SERCOM1/PAD0  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA1G4R) SERCOM2/PAD2  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA1G4R) SERCOM2/PAD0  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA1G4R) SERCOM3/PAD3  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPA1G4R) SERCOM3/PAD0  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA1G4R) SERCOM4/PAD2  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA1G4R) SERCOM4/PAD0  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPA1G4R) SERCOM5/PAD3  */
#define   PPS_RPA1G4R_RPA1G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPA1G4R) SERCOM5/PAD0  */
#define   PPS_RPA1G4R_RPA1G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPA1G4R) TCC0/WO3  */
#define   PPS_RPA1G4R_RPA1G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPA1G4R) TCC0/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPA1G4R) TCC0/WO5  */
#define   PPS_RPA1G4R_RPA1G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPA1G4R) TCC1/WO3  */
#define   PPS_RPA1G4R_RPA1G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPA1G4R) TCC1/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPA1G4R) TCC1/WO5  */
#define   PPS_RPA1G4R_RPA1G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA1G4R) TCC2/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA1G4R) TC0/WO0  */
#define   PPS_RPA1G4R_RPA1G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPA1G4R) TC1/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPA1G4R) TC2/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA1G4R) TC3/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA1G4R) TC4/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA1G4R) TC5/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA1G4R) TC6/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA1G4R) TC7/WO1  */
#define   PPS_RPA1G4R_RPA1G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA1G4R) TC9/WO0  */
#define   PPS_RPA1G4R_RPA1G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPA1G4R) QSPI/CS  */
#define   PPS_RPA1G4R_RPA1G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPA1G4R) QSPI/DATA2  */
#define   PPS_RPA1G4R_RPA1G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPA1G4R) QSPI/DATA1  */
#define   PPS_RPA1G4R_RPA1G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPA1G4R) QSPI/DATA0  */
#define   PPS_RPA1G4R_RPA1G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPA1G4R) TSTBUS2  */
#define   PPS_RPA1G4R_RPA1G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPA1G4R) TSTBUS6  */
#define   PPS_RPA1G4R_RPA1G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPA1G4R) AC/CMP1  */
#define   PPS_RPA1G4R_RPA1G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPA1G4R) AC/CMPTOUT  */
#define   PPS_RPA1G4R_RPA1G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPA1G4R) CAN1/TX  */
#define   PPS_RPA1G4R_RPA1G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPA1G4R) FECTRL3  */
#define   PPS_RPA1G4R_RPA1G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPA1G4R) FECTRL5  */
#define PPS_RPA1G4R_RPA1G4R_OFF               (PPS_RPA1G4R_RPA1G4R_OFF_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) OFF Position */
#define PPS_RPA1G4R_RPA1G4R_CCLO1             (PPS_RPA1G4R_RPA1G4R_CCLO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) CCL/OUT1 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM0P2           (PPS_RPA1G4R_RPA1G4R_SCOM0P2_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM0/PAD2 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM0P0           (PPS_RPA1G4R_RPA1G4R_SCOM0P0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM0/PAD0 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM1P3           (PPS_RPA1G4R_RPA1G4R_SCOM1P3_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM1/PAD3 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM1P0           (PPS_RPA1G4R_RPA1G4R_SCOM1P0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM1/PAD0 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM2P2           (PPS_RPA1G4R_RPA1G4R_SCOM2P2_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM2/PAD2 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM2P0           (PPS_RPA1G4R_RPA1G4R_SCOM2P0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM2/PAD0 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM3P3           (PPS_RPA1G4R_RPA1G4R_SCOM3P3_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM3/PAD3 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM3P0           (PPS_RPA1G4R_RPA1G4R_SCOM3P0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM3/PAD0 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM4P2           (PPS_RPA1G4R_RPA1G4R_SCOM4P2_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM4/PAD2 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM4P0           (PPS_RPA1G4R_RPA1G4R_SCOM4P0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM4/PAD0 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM5P3           (PPS_RPA1G4R_RPA1G4R_SCOM5P3_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM5/PAD3 Position */
#define PPS_RPA1G4R_RPA1G4R_SCOM5P0           (PPS_RPA1G4R_RPA1G4R_SCOM5P0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) SERCOM5/PAD0 Position */
#define PPS_RPA1G4R_RPA1G4R_TCC0WO3           (PPS_RPA1G4R_RPA1G4R_TCC0WO3_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TCC0/WO3 Position */
#define PPS_RPA1G4R_RPA1G4R_TCC0WO1           (PPS_RPA1G4R_RPA1G4R_TCC0WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TCC0/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TCC0WO5           (PPS_RPA1G4R_RPA1G4R_TCC0WO5_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TCC0/WO5 Position */
#define PPS_RPA1G4R_RPA1G4R_TCC1WO3           (PPS_RPA1G4R_RPA1G4R_TCC1WO3_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TCC1/WO3 Position */
#define PPS_RPA1G4R_RPA1G4R_TCC1WO1           (PPS_RPA1G4R_RPA1G4R_TCC1WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TCC1/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TCC1WO5           (PPS_RPA1G4R_RPA1G4R_TCC1WO5_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TCC1/WO5 Position */
#define PPS_RPA1G4R_RPA1G4R_TCC2WO1           (PPS_RPA1G4R_RPA1G4R_TCC2WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TCC2/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TC0WO0            (PPS_RPA1G4R_RPA1G4R_TC0WO0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC0/WO0 Position */
#define PPS_RPA1G4R_RPA1G4R_TC1WO1            (PPS_RPA1G4R_RPA1G4R_TC1WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC1/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TC2WO1            (PPS_RPA1G4R_RPA1G4R_TC2WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC2/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TC3WO1            (PPS_RPA1G4R_RPA1G4R_TC3WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC3/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TC4WO1            (PPS_RPA1G4R_RPA1G4R_TC4WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC4/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TC5WO1            (PPS_RPA1G4R_RPA1G4R_TC5WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC5/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TC6WO1            (PPS_RPA1G4R_RPA1G4R_TC6WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC6/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TC7WO1            (PPS_RPA1G4R_RPA1G4R_TC7WO1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC7/WO1 Position */
#define PPS_RPA1G4R_RPA1G4R_TC9WO0            (PPS_RPA1G4R_RPA1G4R_TC9WO0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TC9/WO0 Position */
#define PPS_RPA1G4R_RPA1G4R_QSPICS            (PPS_RPA1G4R_RPA1G4R_QSPICS_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) QSPI/CS Position */
#define PPS_RPA1G4R_RPA1G4R_QD2               (PPS_RPA1G4R_RPA1G4R_QD2_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) QSPI/DATA2 Position */
#define PPS_RPA1G4R_RPA1G4R_QD1               (PPS_RPA1G4R_RPA1G4R_QD1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) QSPI/DATA1 Position */
#define PPS_RPA1G4R_RPA1G4R_QD0               (PPS_RPA1G4R_RPA1G4R_QD0_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) QSPI/DATA0 Position */
#define PPS_RPA1G4R_RPA1G4R_TSTBUS2           (PPS_RPA1G4R_RPA1G4R_TSTBUS2_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TSTBUS2 Position */
#define PPS_RPA1G4R_RPA1G4R_TSTBUS6           (PPS_RPA1G4R_RPA1G4R_TSTBUS6_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) TSTBUS6 Position */
#define PPS_RPA1G4R_RPA1G4R_AC_CMP1           (PPS_RPA1G4R_RPA1G4R_AC_CMP1_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) AC/CMP1 Position */
#define PPS_RPA1G4R_RPA1G4R_AC_CMPTOUT        (PPS_RPA1G4R_RPA1G4R_AC_CMPTOUT_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) AC/CMPTOUT Position */
#define PPS_RPA1G4R_RPA1G4R_CAN1_TX           (PPS_RPA1G4R_RPA1G4R_CAN1_TX_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) CAN1/TX Position */
#define PPS_RPA1G4R_RPA1G4R_FECTRL3           (PPS_RPA1G4R_RPA1G4R_FECTRL3_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) FECTRL3 Position */
#define PPS_RPA1G4R_RPA1G4R_FECTRL5           (PPS_RPA1G4R_RPA1G4R_FECTRL5_Val << PPS_RPA1G4R_RPA1G4R_Pos) /* (PPS_RPA1G4R) FECTRL5 Position */
#define PPS_RPA1G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA1G4R) Register Mask  */


/* -------- PPS_RPA1G5R : (PPS Offset: 0x21C) (R/W 32)  -------- */
#define PPS_RPA1G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA1G5R)   Reset Value */

#define PPS_RPA1G5R_RPA1G5R_Pos               _UINT32_(0)                                          /* (PPS_RPA1G5R) RPA1/G5 Position */
#define PPS_RPA1G5R_RPA1G5R_Msk               (_UINT32_(0x3F) << PPS_RPA1G5R_RPA1G5R_Pos)          /* (PPS_RPA1G5R) RPA1/G5 Mask */
#define PPS_RPA1G5R_RPA1G5R(value)            (PPS_RPA1G5R_RPA1G5R_Msk & (_UINT32_(value) << PPS_RPA1G5R_RPA1G5R_Pos)) /* Assignment of value for RPA1G5R in the PPS_RPA1G5R register */
#define   PPS_RPA1G5R_RPA1G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA1G5R) OFF  */
#define   PPS_RPA1G5R_RPA1G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA1G5R) CCL/OUT0  */
#define   PPS_RPA1G5R_RPA1G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPA1G5R) SERCOM1/PAD3  */
#define   PPS_RPA1G5R_RPA1G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA1G5R) SERCOM2/PAD0  */
#define   PPS_RPA1G5R_RPA1G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPA1G5R) TCC0/WO4  */
#define   PPS_RPA1G5R_RPA1G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPA1G5R) TCC0/WO2  */
#define   PPS_RPA1G5R_RPA1G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPA1G5R) TCC0/WO1  */
#define   PPS_RPA1G5R_RPA1G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPA1G5R) TCC1/WO4  */
#define   PPS_RPA1G5R_RPA1G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPA1G5R) TCC1/WO2  */
#define   PPS_RPA1G5R_RPA1G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPA1G5R) TCC1/WO1  */
#define   PPS_RPA1G5R_RPA1G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPA1G5R) TC8/WO1  */
#define   PPS_RPA1G5R_RPA1G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPA1G5R) TC9/WO1  */
#define   PPS_RPA1G5R_RPA1G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPA1G5R) QSPI/CS  */
#define   PPS_RPA1G5R_RPA1G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPA1G5R) QEI/CCMP0  */
#define   PPS_RPA1G5R_RPA1G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPA1G5R) ETH/TSUCOMP  */
#define   PPS_RPA1G5R_RPA1G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPA1G5R) TSTBUS3  */
#define   PPS_RPA1G5R_RPA1G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPA1G5R) TSTBUS7  */
#define   PPS_RPA1G5R_RPA1G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPA1G5R) TSTBUS11  */
#define PPS_RPA1G5R_RPA1G5R_OFF               (PPS_RPA1G5R_RPA1G5R_OFF_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) OFF Position */
#define PPS_RPA1G5R_RPA1G5R_CCLO0             (PPS_RPA1G5R_RPA1G5R_CCLO0_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) CCL/OUT0 Position */
#define PPS_RPA1G5R_RPA1G5R_SCOM1P3           (PPS_RPA1G5R_RPA1G5R_SCOM1P3_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) SERCOM1/PAD3 Position */
#define PPS_RPA1G5R_RPA1G5R_SCOM2P0           (PPS_RPA1G5R_RPA1G5R_SCOM2P0_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) SERCOM2/PAD0 Position */
#define PPS_RPA1G5R_RPA1G5R_TCC0WO4           (PPS_RPA1G5R_RPA1G5R_TCC0WO4_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TCC0/WO4 Position */
#define PPS_RPA1G5R_RPA1G5R_TCC0WO2           (PPS_RPA1G5R_RPA1G5R_TCC0WO2_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TCC0/WO2 Position */
#define PPS_RPA1G5R_RPA1G5R_TCC0WO1           (PPS_RPA1G5R_RPA1G5R_TCC0WO1_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TCC0/WO1 Position */
#define PPS_RPA1G5R_RPA1G5R_TCC1WO4           (PPS_RPA1G5R_RPA1G5R_TCC1WO4_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TCC1/WO4 Position */
#define PPS_RPA1G5R_RPA1G5R_TCC1WO2           (PPS_RPA1G5R_RPA1G5R_TCC1WO2_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TCC1/WO2 Position */
#define PPS_RPA1G5R_RPA1G5R_TCC1WO1           (PPS_RPA1G5R_RPA1G5R_TCC1WO1_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TCC1/WO1 Position */
#define PPS_RPA1G5R_RPA1G5R_TC8WO1            (PPS_RPA1G5R_RPA1G5R_TC8WO1_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TC8/WO1 Position */
#define PPS_RPA1G5R_RPA1G5R_TC9WO1            (PPS_RPA1G5R_RPA1G5R_TC9WO1_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TC9/WO1 Position */
#define PPS_RPA1G5R_RPA1G5R_QSPICS            (PPS_RPA1G5R_RPA1G5R_QSPICS_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) QSPI/CS Position */
#define PPS_RPA1G5R_RPA1G5R_QEICCMP0          (PPS_RPA1G5R_RPA1G5R_QEICCMP0_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) QEI/CCMP0 Position */
#define PPS_RPA1G5R_RPA1G5R_GMAC_TSUCOMP      (PPS_RPA1G5R_RPA1G5R_GMAC_TSUCOMP_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) ETH/TSUCOMP Position */
#define PPS_RPA1G5R_RPA1G5R_TSTBUS3           (PPS_RPA1G5R_RPA1G5R_TSTBUS3_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TSTBUS3 Position */
#define PPS_RPA1G5R_RPA1G5R_TSTBUS7           (PPS_RPA1G5R_RPA1G5R_TSTBUS7_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TSTBUS7 Position */
#define PPS_RPA1G5R_RPA1G5R_TSTBUS11          (PPS_RPA1G5R_RPA1G5R_TSTBUS11_Val << PPS_RPA1G5R_RPA1G5R_Pos) /* (PPS_RPA1G5R) TSTBUS11 Position */
#define PPS_RPA1G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA1G5R) Register Mask  */


/* -------- PPS_RPA2G1R : (PPS Offset: 0x220) (R/W 32)  -------- */
#define PPS_RPA2G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA2G1R)   Reset Value */

#define PPS_RPA2G1R_RPA2G1R_Pos               _UINT32_(0)                                          /* (PPS_RPA2G1R) RPA2/G1 Position */
#define PPS_RPA2G1R_RPA2G1R_Msk               (_UINT32_(0x3F) << PPS_RPA2G1R_RPA2G1R_Pos)          /* (PPS_RPA2G1R) RPA2/G1 Mask */
#define PPS_RPA2G1R_RPA2G1R(value)            (PPS_RPA2G1R_RPA2G1R_Msk & (_UINT32_(value) << PPS_RPA2G1R_RPA2G1R_Pos)) /* Assignment of value for RPA2G1R in the PPS_RPA2G1R register */
#define   PPS_RPA2G1R_RPA2G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA2G1R) OFF  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPA2G1R) SERCOM0/PAD3  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA2G1R) SERCOM0/PAD2  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA2G1R) SERCOM1/PAD0  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA2G1R) SERCOM1/PAD2  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA2G1R) SERCOM2/PAD3  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA2G1R) SERCOM2/PAD2  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA2G1R) SERCOM3/PAD0  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPA2G1R) SERCOM3/PAD2  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPA2G1R) SERCOM4/PAD3  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA2G1R) SERCOM4/PAD2  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA2G1R) SERCOM5/PAD0  */
#define   PPS_RPA2G1R_RPA2G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPA2G1R) SERCOM5/PAD2  */
#define   PPS_RPA2G1R_RPA2G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPA2G1R) TCC0/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPA2G1R) TCC0/WO4  */
#define   PPS_RPA2G1R_RPA2G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPA2G1R) TCC1/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPA2G1R) TCC1/WO4  */
#define   PPS_RPA2G1R_RPA2G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPA2G1R) TCC2/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPA2G1R) TC0/WO1  */
#define   PPS_RPA2G1R_RPA2G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPA2G1R) TC1/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPA2G1R) TC2/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA2G1R) TC3/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPA2G1R) TC4/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPA2G1R) TC5/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA2G1R) TC6/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA2G1R) TC7/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA2G1R) TC8/WO0  */
#define   PPS_RPA2G1R_RPA2G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPA2G1R) QSPI/CS  */
#define   PPS_RPA2G1R_RPA2G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPA2G1R) QSPI/DATA3  */
#define   PPS_RPA2G1R_RPA2G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPA2G1R) QSPI/DATA2  */
#define   PPS_RPA2G1R_RPA2G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPA2G1R) QSPI/DATA1  */
#define   PPS_RPA2G1R_RPA2G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPA2G1R) QEI/CCMP0  */
#define   PPS_RPA2G1R_RPA2G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPA2G1R) TSTBUS0  */
#define   PPS_RPA2G1R_RPA2G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPA2G1R) TSTBUS4  */
#define   PPS_RPA2G1R_RPA2G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPA2G1R) TSTBUS8  */
#define   PPS_RPA2G1R_RPA2G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPA2G1R) FECTRL1  */
#define   PPS_RPA2G1R_RPA2G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPA2G1R) FECTRL2  */
#define   PPS_RPA2G1R_RPA2G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPA2G1R) COEX/BT/STATE  */
#define PPS_RPA2G1R_RPA2G1R_OFF               (PPS_RPA2G1R_RPA2G1R_OFF_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) OFF Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM0P3           (PPS_RPA2G1R_RPA2G1R_SCOM0P3_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM0/PAD3 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM0P2           (PPS_RPA2G1R_RPA2G1R_SCOM0P2_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM0/PAD2 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM1P0           (PPS_RPA2G1R_RPA2G1R_SCOM1P0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM1/PAD0 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM1P2           (PPS_RPA2G1R_RPA2G1R_SCOM1P2_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM1/PAD2 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM2P3           (PPS_RPA2G1R_RPA2G1R_SCOM2P3_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM2/PAD3 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM2P2           (PPS_RPA2G1R_RPA2G1R_SCOM2P2_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM2/PAD2 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM3P0           (PPS_RPA2G1R_RPA2G1R_SCOM3P0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM3/PAD0 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM3P2           (PPS_RPA2G1R_RPA2G1R_SCOM3P2_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM3/PAD2 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM4P3           (PPS_RPA2G1R_RPA2G1R_SCOM4P3_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM4/PAD3 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM4P2           (PPS_RPA2G1R_RPA2G1R_SCOM4P2_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM4/PAD2 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM5P0           (PPS_RPA2G1R_RPA2G1R_SCOM5P0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM5/PAD0 Position */
#define PPS_RPA2G1R_RPA2G1R_SCOM5P2           (PPS_RPA2G1R_RPA2G1R_SCOM5P2_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) SERCOM5/PAD2 Position */
#define PPS_RPA2G1R_RPA2G1R_TCC0WO0           (PPS_RPA2G1R_RPA2G1R_TCC0WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TCC0/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TCC0WO4           (PPS_RPA2G1R_RPA2G1R_TCC0WO4_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TCC0/WO4 Position */
#define PPS_RPA2G1R_RPA2G1R_TCC1WO0           (PPS_RPA2G1R_RPA2G1R_TCC1WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TCC1/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TCC1WO4           (PPS_RPA2G1R_RPA2G1R_TCC1WO4_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TCC1/WO4 Position */
#define PPS_RPA2G1R_RPA2G1R_TCC2WO0           (PPS_RPA2G1R_RPA2G1R_TCC2WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TCC2/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TC0WO1            (PPS_RPA2G1R_RPA2G1R_TC0WO1_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC0/WO1 Position */
#define PPS_RPA2G1R_RPA2G1R_TC1WO0            (PPS_RPA2G1R_RPA2G1R_TC1WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC1/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TC2WO0            (PPS_RPA2G1R_RPA2G1R_TC2WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC2/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TC3WO0            (PPS_RPA2G1R_RPA2G1R_TC3WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC3/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TC4WO0            (PPS_RPA2G1R_RPA2G1R_TC4WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC4/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TC5WO0            (PPS_RPA2G1R_RPA2G1R_TC5WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC5/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TC6WO0            (PPS_RPA2G1R_RPA2G1R_TC6WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC6/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TC7WO0            (PPS_RPA2G1R_RPA2G1R_TC7WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC7/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_TC8WO0            (PPS_RPA2G1R_RPA2G1R_TC8WO0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TC8/WO0 Position */
#define PPS_RPA2G1R_RPA2G1R_QSPICS            (PPS_RPA2G1R_RPA2G1R_QSPICS_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) QSPI/CS Position */
#define PPS_RPA2G1R_RPA2G1R_QD3               (PPS_RPA2G1R_RPA2G1R_QD3_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) QSPI/DATA3 Position */
#define PPS_RPA2G1R_RPA2G1R_QD2               (PPS_RPA2G1R_RPA2G1R_QD2_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) QSPI/DATA2 Position */
#define PPS_RPA2G1R_RPA2G1R_QD1               (PPS_RPA2G1R_RPA2G1R_QD1_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) QSPI/DATA1 Position */
#define PPS_RPA2G1R_RPA2G1R_QEICCMP0          (PPS_RPA2G1R_RPA2G1R_QEICCMP0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) QEI/CCMP0 Position */
#define PPS_RPA2G1R_RPA2G1R_TSTBUS0           (PPS_RPA2G1R_RPA2G1R_TSTBUS0_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TSTBUS0 Position */
#define PPS_RPA2G1R_RPA2G1R_TSTBUS4           (PPS_RPA2G1R_RPA2G1R_TSTBUS4_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TSTBUS4 Position */
#define PPS_RPA2G1R_RPA2G1R_TSTBUS8           (PPS_RPA2G1R_RPA2G1R_TSTBUS8_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) TSTBUS8 Position */
#define PPS_RPA2G1R_RPA2G1R_FECTRL1           (PPS_RPA2G1R_RPA2G1R_FECTRL1_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) FECTRL1 Position */
#define PPS_RPA2G1R_RPA2G1R_FECTRL2           (PPS_RPA2G1R_RPA2G1R_FECTRL2_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) FECTRL2 Position */
#define PPS_RPA2G1R_RPA2G1R_COEX_BT_STATE     (PPS_RPA2G1R_RPA2G1R_COEX_BT_STATE_Val << PPS_RPA2G1R_RPA2G1R_Pos) /* (PPS_RPA2G1R) COEX/BT/STATE Position */
#define PPS_RPA2G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA2G1R) Register Mask  */


/* -------- PPS_RPA2G3R : (PPS Offset: 0x224) (R/W 32)  -------- */
#define PPS_RPA2G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA2G3R)   Reset Value */

#define PPS_RPA2G3R_RPA2G3R_Pos               _UINT32_(0)                                          /* (PPS_RPA2G3R) RPA2/G3 Position */
#define PPS_RPA2G3R_RPA2G3R_Msk               (_UINT32_(0x3F) << PPS_RPA2G3R_RPA2G3R_Pos)          /* (PPS_RPA2G3R) RPA2/G3 Mask */
#define PPS_RPA2G3R_RPA2G3R(value)            (PPS_RPA2G3R_RPA2G3R_Msk & (_UINT32_(value) << PPS_RPA2G3R_RPA2G3R_Pos)) /* Assignment of value for RPA2G3R in the PPS_RPA2G3R register */
#define   PPS_RPA2G3R_RPA2G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA2G3R) OFF  */
#define   PPS_RPA2G3R_RPA2G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA2G3R) CCL/OUT0  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA2G3R) SERCOM0/PAD0  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA2G3R) SERCOM0/PAD3  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA2G3R) SERCOM1/PAD2  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA2G3R) SERCOM1/PAD0  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPA2G3R) SERCOM1/PAD3  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA2G3R) SERCOM2/PAD0  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA2G3R) SERCOM2/PAD3  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA2G3R) SERCOM3/PAD2  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPA2G3R) SERCOM3/PAD0  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPA2G3R) SERCOM3/PAD3  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA2G3R) SERCOM4/PAD0  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA2G3R) SERCOM4/PAD3  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA2G3R) SERCOM5/PAD2  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPA2G3R) SERCOM5/PAD0  */
#define   PPS_RPA2G3R_RPA2G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPA2G3R) SERCOM5/PAD3  */
#define   PPS_RPA2G3R_RPA2G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPA2G3R) TCC0/WO2  */
#define   PPS_RPA2G3R_RPA2G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPA2G3R) TCC0/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPA2G3R) TCC0/WO4  */
#define   PPS_RPA2G3R_RPA2G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPA2G3R) TCC1/WO2  */
#define   PPS_RPA2G3R_RPA2G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPA2G3R) TCC1/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPA2G3R) TCC1/WO4  */
#define   PPS_RPA2G3R_RPA2G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPA2G3R) TCC2/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA2G3R) TC0/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA2G3R) TC1/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA2G3R) TC2/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPA2G3R) TC3/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPA2G3R) TC4/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA2G3R) TC5/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPA2G3R) TC6/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPA2G3R) TC7/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPA2G3R) TC8/WO0  */
#define   PPS_RPA2G3R_RPA2G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPA2G3R) TC9/WO1  */
#define   PPS_RPA2G3R_RPA2G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA2G3R) QSPI/CS  */
#define   PPS_RPA2G3R_RPA2G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPA2G3R) QSPI/DATA1  */
#define   PPS_RPA2G3R_RPA2G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPA2G3R) QSPI/DATA0  */
#define   PPS_RPA2G3R_RPA2G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPA2G3R) QSPI/DATA3  */
#define   PPS_RPA2G3R_RPA2G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPA2G3R) TSTBUS1  */
#define   PPS_RPA2G3R_RPA2G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPA2G3R) TSTBUS10  */
#define   PPS_RPA2G3R_RPA2G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPA2G3R) AC/CMP0  */
#define   PPS_RPA2G3R_RPA2G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPA2G3R) AC/CMPTRDY  */
#define   PPS_RPA2G3R_RPA2G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPA2G3R) FECTRL4  */
#define PPS_RPA2G3R_RPA2G3R_OFF               (PPS_RPA2G3R_RPA2G3R_OFF_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) OFF Position */
#define PPS_RPA2G3R_RPA2G3R_CCLO0             (PPS_RPA2G3R_RPA2G3R_CCLO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) CCL/OUT0 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM0P0           (PPS_RPA2G3R_RPA2G3R_SCOM0P0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM0/PAD0 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM0P3           (PPS_RPA2G3R_RPA2G3R_SCOM0P3_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM0/PAD3 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM1P2           (PPS_RPA2G3R_RPA2G3R_SCOM1P2_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM1/PAD2 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM1P0           (PPS_RPA2G3R_RPA2G3R_SCOM1P0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM1/PAD0 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM1P3           (PPS_RPA2G3R_RPA2G3R_SCOM1P3_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM1/PAD3 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM2P0           (PPS_RPA2G3R_RPA2G3R_SCOM2P0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM2/PAD0 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM2P3           (PPS_RPA2G3R_RPA2G3R_SCOM2P3_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM2/PAD3 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM3P2           (PPS_RPA2G3R_RPA2G3R_SCOM3P2_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM3/PAD2 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM3P0           (PPS_RPA2G3R_RPA2G3R_SCOM3P0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM3/PAD0 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM3P3           (PPS_RPA2G3R_RPA2G3R_SCOM3P3_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM3/PAD3 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM4P0           (PPS_RPA2G3R_RPA2G3R_SCOM4P0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM4/PAD0 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM4P3           (PPS_RPA2G3R_RPA2G3R_SCOM4P3_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM4/PAD3 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM5P2           (PPS_RPA2G3R_RPA2G3R_SCOM5P2_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM5/PAD2 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM5P0           (PPS_RPA2G3R_RPA2G3R_SCOM5P0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM5/PAD0 Position */
#define PPS_RPA2G3R_RPA2G3R_SCOM5P3           (PPS_RPA2G3R_RPA2G3R_SCOM5P3_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) SERCOM5/PAD3 Position */
#define PPS_RPA2G3R_RPA2G3R_TCC0WO2           (PPS_RPA2G3R_RPA2G3R_TCC0WO2_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TCC0/WO2 Position */
#define PPS_RPA2G3R_RPA2G3R_TCC0WO0           (PPS_RPA2G3R_RPA2G3R_TCC0WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TCC0/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TCC0WO4           (PPS_RPA2G3R_RPA2G3R_TCC0WO4_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TCC0/WO4 Position */
#define PPS_RPA2G3R_RPA2G3R_TCC1WO2           (PPS_RPA2G3R_RPA2G3R_TCC1WO2_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TCC1/WO2 Position */
#define PPS_RPA2G3R_RPA2G3R_TCC1WO0           (PPS_RPA2G3R_RPA2G3R_TCC1WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TCC1/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TCC1WO4           (PPS_RPA2G3R_RPA2G3R_TCC1WO4_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TCC1/WO4 Position */
#define PPS_RPA2G3R_RPA2G3R_TCC2WO0           (PPS_RPA2G3R_RPA2G3R_TCC2WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TCC2/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC0WO0            (PPS_RPA2G3R_RPA2G3R_TC0WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC0/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC1WO0            (PPS_RPA2G3R_RPA2G3R_TC1WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC1/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC2WO0            (PPS_RPA2G3R_RPA2G3R_TC2WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC2/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC3WO0            (PPS_RPA2G3R_RPA2G3R_TC3WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC3/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC4WO0            (PPS_RPA2G3R_RPA2G3R_TC4WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC4/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC5WO0            (PPS_RPA2G3R_RPA2G3R_TC5WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC5/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC6WO0            (PPS_RPA2G3R_RPA2G3R_TC6WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC6/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC7WO0            (PPS_RPA2G3R_RPA2G3R_TC7WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC7/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC8WO0            (PPS_RPA2G3R_RPA2G3R_TC8WO0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC8/WO0 Position */
#define PPS_RPA2G3R_RPA2G3R_TC9WO1            (PPS_RPA2G3R_RPA2G3R_TC9WO1_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TC9/WO1 Position */
#define PPS_RPA2G3R_RPA2G3R_QSPICS            (PPS_RPA2G3R_RPA2G3R_QSPICS_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) QSPI/CS Position */
#define PPS_RPA2G3R_RPA2G3R_QD1               (PPS_RPA2G3R_RPA2G3R_QD1_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) QSPI/DATA1 Position */
#define PPS_RPA2G3R_RPA2G3R_QD0               (PPS_RPA2G3R_RPA2G3R_QD0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) QSPI/DATA0 Position */
#define PPS_RPA2G3R_RPA2G3R_QD3               (PPS_RPA2G3R_RPA2G3R_QD3_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) QSPI/DATA3 Position */
#define PPS_RPA2G3R_RPA2G3R_TSTBUS1           (PPS_RPA2G3R_RPA2G3R_TSTBUS1_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TSTBUS1 Position */
#define PPS_RPA2G3R_RPA2G3R_TSTBUS10          (PPS_RPA2G3R_RPA2G3R_TSTBUS10_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) TSTBUS10 Position */
#define PPS_RPA2G3R_RPA2G3R_AC_CMP0           (PPS_RPA2G3R_RPA2G3R_AC_CMP0_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) AC/CMP0 Position */
#define PPS_RPA2G3R_RPA2G3R_AC_CMPTRDY        (PPS_RPA2G3R_RPA2G3R_AC_CMPTRDY_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) AC/CMPTRDY Position */
#define PPS_RPA2G3R_RPA2G3R_FECTRL4           (PPS_RPA2G3R_RPA2G3R_FECTRL4_Val << PPS_RPA2G3R_RPA2G3R_Pos) /* (PPS_RPA2G3R) FECTRL4 Position */
#define PPS_RPA2G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA2G3R) Register Mask  */


/* -------- PPS_RPA2G4R : (PPS Offset: 0x228) (R/W 32)  -------- */
#define PPS_RPA2G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA2G4R)   Reset Value */

#define PPS_RPA2G4R_RPA2G4R_Pos               _UINT32_(0)                                          /* (PPS_RPA2G4R) RPA2/G4 Position */
#define PPS_RPA2G4R_RPA2G4R_Msk               (_UINT32_(0x3F) << PPS_RPA2G4R_RPA2G4R_Pos)          /* (PPS_RPA2G4R) RPA2/G4 Mask */
#define PPS_RPA2G4R_RPA2G4R(value)            (PPS_RPA2G4R_RPA2G4R_Msk & (_UINT32_(value) << PPS_RPA2G4R_RPA2G4R_Pos)) /* Assignment of value for RPA2G4R in the PPS_RPA2G4R register */
#define   PPS_RPA2G4R_RPA2G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA2G4R) OFF  */
#define   PPS_RPA2G4R_RPA2G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA2G4R) CCL/OUT1  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA2G4R) SERCOM0/PAD2  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA2G4R) SERCOM0/PAD0  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPA2G4R) SERCOM1/PAD3  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA2G4R) SERCOM1/PAD0  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA2G4R) SERCOM2/PAD2  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA2G4R) SERCOM2/PAD0  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA2G4R) SERCOM3/PAD3  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPA2G4R) SERCOM3/PAD0  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA2G4R) SERCOM4/PAD2  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA2G4R) SERCOM4/PAD0  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPA2G4R) SERCOM5/PAD3  */
#define   PPS_RPA2G4R_RPA2G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPA2G4R) SERCOM5/PAD0  */
#define   PPS_RPA2G4R_RPA2G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPA2G4R) TCC0/WO3  */
#define   PPS_RPA2G4R_RPA2G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPA2G4R) TCC0/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPA2G4R) TCC0/WO5  */
#define   PPS_RPA2G4R_RPA2G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPA2G4R) TCC1/WO3  */
#define   PPS_RPA2G4R_RPA2G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPA2G4R) TCC1/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPA2G4R) TCC1/WO5  */
#define   PPS_RPA2G4R_RPA2G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA2G4R) TCC2/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA2G4R) TC0/WO0  */
#define   PPS_RPA2G4R_RPA2G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPA2G4R) TC1/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPA2G4R) TC2/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA2G4R) TC3/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA2G4R) TC4/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA2G4R) TC5/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA2G4R) TC6/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA2G4R) TC7/WO1  */
#define   PPS_RPA2G4R_RPA2G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA2G4R) TC9/WO0  */
#define   PPS_RPA2G4R_RPA2G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPA2G4R) QSPI/CS  */
#define   PPS_RPA2G4R_RPA2G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPA2G4R) QSPI/DATA2  */
#define   PPS_RPA2G4R_RPA2G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPA2G4R) QSPI/DATA1  */
#define   PPS_RPA2G4R_RPA2G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPA2G4R) QSPI/DATA0  */
#define   PPS_RPA2G4R_RPA2G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPA2G4R) TSTBUS2  */
#define   PPS_RPA2G4R_RPA2G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPA2G4R) TSTBUS6  */
#define   PPS_RPA2G4R_RPA2G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPA2G4R) AC/CMP1  */
#define   PPS_RPA2G4R_RPA2G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPA2G4R) AC/CMPTOUT  */
#define   PPS_RPA2G4R_RPA2G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPA2G4R) CAN1/TX  */
#define   PPS_RPA2G4R_RPA2G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPA2G4R) FECTRL3  */
#define   PPS_RPA2G4R_RPA2G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPA2G4R) FECTRL5  */
#define PPS_RPA2G4R_RPA2G4R_OFF               (PPS_RPA2G4R_RPA2G4R_OFF_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) OFF Position */
#define PPS_RPA2G4R_RPA2G4R_CCLO1             (PPS_RPA2G4R_RPA2G4R_CCLO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) CCL/OUT1 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM0P2           (PPS_RPA2G4R_RPA2G4R_SCOM0P2_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM0/PAD2 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM0P0           (PPS_RPA2G4R_RPA2G4R_SCOM0P0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM0/PAD0 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM1P3           (PPS_RPA2G4R_RPA2G4R_SCOM1P3_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM1/PAD3 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM1P0           (PPS_RPA2G4R_RPA2G4R_SCOM1P0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM1/PAD0 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM2P2           (PPS_RPA2G4R_RPA2G4R_SCOM2P2_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM2/PAD2 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM2P0           (PPS_RPA2G4R_RPA2G4R_SCOM2P0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM2/PAD0 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM3P3           (PPS_RPA2G4R_RPA2G4R_SCOM3P3_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM3/PAD3 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM3P0           (PPS_RPA2G4R_RPA2G4R_SCOM3P0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM3/PAD0 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM4P2           (PPS_RPA2G4R_RPA2G4R_SCOM4P2_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM4/PAD2 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM4P0           (PPS_RPA2G4R_RPA2G4R_SCOM4P0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM4/PAD0 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM5P3           (PPS_RPA2G4R_RPA2G4R_SCOM5P3_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM5/PAD3 Position */
#define PPS_RPA2G4R_RPA2G4R_SCOM5P0           (PPS_RPA2G4R_RPA2G4R_SCOM5P0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) SERCOM5/PAD0 Position */
#define PPS_RPA2G4R_RPA2G4R_TCC0WO3           (PPS_RPA2G4R_RPA2G4R_TCC0WO3_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TCC0/WO3 Position */
#define PPS_RPA2G4R_RPA2G4R_TCC0WO1           (PPS_RPA2G4R_RPA2G4R_TCC0WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TCC0/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TCC0WO5           (PPS_RPA2G4R_RPA2G4R_TCC0WO5_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TCC0/WO5 Position */
#define PPS_RPA2G4R_RPA2G4R_TCC1WO3           (PPS_RPA2G4R_RPA2G4R_TCC1WO3_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TCC1/WO3 Position */
#define PPS_RPA2G4R_RPA2G4R_TCC1WO1           (PPS_RPA2G4R_RPA2G4R_TCC1WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TCC1/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TCC1WO5           (PPS_RPA2G4R_RPA2G4R_TCC1WO5_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TCC1/WO5 Position */
#define PPS_RPA2G4R_RPA2G4R_TCC2WO1           (PPS_RPA2G4R_RPA2G4R_TCC2WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TCC2/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TC0WO0            (PPS_RPA2G4R_RPA2G4R_TC0WO0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC0/WO0 Position */
#define PPS_RPA2G4R_RPA2G4R_TC1WO1            (PPS_RPA2G4R_RPA2G4R_TC1WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC1/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TC2WO1            (PPS_RPA2G4R_RPA2G4R_TC2WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC2/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TC3WO1            (PPS_RPA2G4R_RPA2G4R_TC3WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC3/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TC4WO1            (PPS_RPA2G4R_RPA2G4R_TC4WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC4/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TC5WO1            (PPS_RPA2G4R_RPA2G4R_TC5WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC5/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TC6WO1            (PPS_RPA2G4R_RPA2G4R_TC6WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC6/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TC7WO1            (PPS_RPA2G4R_RPA2G4R_TC7WO1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC7/WO1 Position */
#define PPS_RPA2G4R_RPA2G4R_TC9WO0            (PPS_RPA2G4R_RPA2G4R_TC9WO0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TC9/WO0 Position */
#define PPS_RPA2G4R_RPA2G4R_QSPICS            (PPS_RPA2G4R_RPA2G4R_QSPICS_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) QSPI/CS Position */
#define PPS_RPA2G4R_RPA2G4R_QD2               (PPS_RPA2G4R_RPA2G4R_QD2_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) QSPI/DATA2 Position */
#define PPS_RPA2G4R_RPA2G4R_QD1               (PPS_RPA2G4R_RPA2G4R_QD1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) QSPI/DATA1 Position */
#define PPS_RPA2G4R_RPA2G4R_QD0               (PPS_RPA2G4R_RPA2G4R_QD0_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) QSPI/DATA0 Position */
#define PPS_RPA2G4R_RPA2G4R_TSTBUS2           (PPS_RPA2G4R_RPA2G4R_TSTBUS2_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TSTBUS2 Position */
#define PPS_RPA2G4R_RPA2G4R_TSTBUS6           (PPS_RPA2G4R_RPA2G4R_TSTBUS6_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) TSTBUS6 Position */
#define PPS_RPA2G4R_RPA2G4R_AC_CMP1           (PPS_RPA2G4R_RPA2G4R_AC_CMP1_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) AC/CMP1 Position */
#define PPS_RPA2G4R_RPA2G4R_AC_CMPTOUT        (PPS_RPA2G4R_RPA2G4R_AC_CMPTOUT_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) AC/CMPTOUT Position */
#define PPS_RPA2G4R_RPA2G4R_CAN1_TX           (PPS_RPA2G4R_RPA2G4R_CAN1_TX_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) CAN1/TX Position */
#define PPS_RPA2G4R_RPA2G4R_FECTRL3           (PPS_RPA2G4R_RPA2G4R_FECTRL3_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) FECTRL3 Position */
#define PPS_RPA2G4R_RPA2G4R_FECTRL5           (PPS_RPA2G4R_RPA2G4R_FECTRL5_Val << PPS_RPA2G4R_RPA2G4R_Pos) /* (PPS_RPA2G4R) FECTRL5 Position */
#define PPS_RPA2G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA2G4R) Register Mask  */


/* -------- PPS_RPA3G1R : (PPS Offset: 0x22C) (R/W 32)  -------- */
#define PPS_RPA3G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA3G1R)   Reset Value */

#define PPS_RPA3G1R_RPA3G1R_Pos               _UINT32_(0)                                          /* (PPS_RPA3G1R) RPA3/G1 Position */
#define PPS_RPA3G1R_RPA3G1R_Msk               (_UINT32_(0x3F) << PPS_RPA3G1R_RPA3G1R_Pos)          /* (PPS_RPA3G1R) RPA3/G1 Mask */
#define PPS_RPA3G1R_RPA3G1R(value)            (PPS_RPA3G1R_RPA3G1R_Msk & (_UINT32_(value) << PPS_RPA3G1R_RPA3G1R_Pos)) /* Assignment of value for RPA3G1R in the PPS_RPA3G1R register */
#define   PPS_RPA3G1R_RPA3G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA3G1R) OFF  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPA3G1R) SERCOM0/PAD3  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA3G1R) SERCOM0/PAD2  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA3G1R) SERCOM1/PAD0  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA3G1R) SERCOM1/PAD2  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA3G1R) SERCOM2/PAD3  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA3G1R) SERCOM2/PAD2  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA3G1R) SERCOM3/PAD0  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPA3G1R) SERCOM3/PAD2  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPA3G1R) SERCOM4/PAD3  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA3G1R) SERCOM4/PAD2  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA3G1R) SERCOM5/PAD0  */
#define   PPS_RPA3G1R_RPA3G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPA3G1R) SERCOM5/PAD2  */
#define   PPS_RPA3G1R_RPA3G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPA3G1R) TCC0/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPA3G1R) TCC0/WO4  */
#define   PPS_RPA3G1R_RPA3G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPA3G1R) TCC1/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPA3G1R) TCC1/WO4  */
#define   PPS_RPA3G1R_RPA3G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPA3G1R) TCC2/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPA3G1R) TC0/WO1  */
#define   PPS_RPA3G1R_RPA3G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPA3G1R) TC1/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPA3G1R) TC2/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA3G1R) TC3/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPA3G1R) TC4/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPA3G1R) TC5/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA3G1R) TC6/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA3G1R) TC7/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA3G1R) TC8/WO0  */
#define   PPS_RPA3G1R_RPA3G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPA3G1R) QSPI/CS  */
#define   PPS_RPA3G1R_RPA3G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPA3G1R) QSPI/DATA3  */
#define   PPS_RPA3G1R_RPA3G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPA3G1R) QSPI/DATA2  */
#define   PPS_RPA3G1R_RPA3G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPA3G1R) QSPI/DATA1  */
#define   PPS_RPA3G1R_RPA3G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPA3G1R) QEI/CCMP0  */
#define   PPS_RPA3G1R_RPA3G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPA3G1R) TSTBUS0  */
#define   PPS_RPA3G1R_RPA3G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPA3G1R) TSTBUS4  */
#define   PPS_RPA3G1R_RPA3G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPA3G1R) TSTBUS8  */
#define   PPS_RPA3G1R_RPA3G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPA3G1R) FECTRL1  */
#define   PPS_RPA3G1R_RPA3G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPA3G1R) FECTRL2  */
#define   PPS_RPA3G1R_RPA3G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPA3G1R) COEX/BT/STATE  */
#define PPS_RPA3G1R_RPA3G1R_OFF               (PPS_RPA3G1R_RPA3G1R_OFF_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) OFF Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM0P3           (PPS_RPA3G1R_RPA3G1R_SCOM0P3_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM0/PAD3 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM0P2           (PPS_RPA3G1R_RPA3G1R_SCOM0P2_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM0/PAD2 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM1P0           (PPS_RPA3G1R_RPA3G1R_SCOM1P0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM1/PAD0 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM1P2           (PPS_RPA3G1R_RPA3G1R_SCOM1P2_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM1/PAD2 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM2P3           (PPS_RPA3G1R_RPA3G1R_SCOM2P3_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM2/PAD3 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM2P2           (PPS_RPA3G1R_RPA3G1R_SCOM2P2_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM2/PAD2 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM3P0           (PPS_RPA3G1R_RPA3G1R_SCOM3P0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM3/PAD0 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM3P2           (PPS_RPA3G1R_RPA3G1R_SCOM3P2_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM3/PAD2 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM4P3           (PPS_RPA3G1R_RPA3G1R_SCOM4P3_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM4/PAD3 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM4P2           (PPS_RPA3G1R_RPA3G1R_SCOM4P2_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM4/PAD2 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM5P0           (PPS_RPA3G1R_RPA3G1R_SCOM5P0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM5/PAD0 Position */
#define PPS_RPA3G1R_RPA3G1R_SCOM5P2           (PPS_RPA3G1R_RPA3G1R_SCOM5P2_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) SERCOM5/PAD2 Position */
#define PPS_RPA3G1R_RPA3G1R_TCC0WO0           (PPS_RPA3G1R_RPA3G1R_TCC0WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TCC0/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TCC0WO4           (PPS_RPA3G1R_RPA3G1R_TCC0WO4_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TCC0/WO4 Position */
#define PPS_RPA3G1R_RPA3G1R_TCC1WO0           (PPS_RPA3G1R_RPA3G1R_TCC1WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TCC1/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TCC1WO4           (PPS_RPA3G1R_RPA3G1R_TCC1WO4_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TCC1/WO4 Position */
#define PPS_RPA3G1R_RPA3G1R_TCC2WO0           (PPS_RPA3G1R_RPA3G1R_TCC2WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TCC2/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TC0WO1            (PPS_RPA3G1R_RPA3G1R_TC0WO1_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC0/WO1 Position */
#define PPS_RPA3G1R_RPA3G1R_TC1WO0            (PPS_RPA3G1R_RPA3G1R_TC1WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC1/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TC2WO0            (PPS_RPA3G1R_RPA3G1R_TC2WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC2/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TC3WO0            (PPS_RPA3G1R_RPA3G1R_TC3WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC3/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TC4WO0            (PPS_RPA3G1R_RPA3G1R_TC4WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC4/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TC5WO0            (PPS_RPA3G1R_RPA3G1R_TC5WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC5/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TC6WO0            (PPS_RPA3G1R_RPA3G1R_TC6WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC6/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TC7WO0            (PPS_RPA3G1R_RPA3G1R_TC7WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC7/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_TC8WO0            (PPS_RPA3G1R_RPA3G1R_TC8WO0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TC8/WO0 Position */
#define PPS_RPA3G1R_RPA3G1R_QSPICS            (PPS_RPA3G1R_RPA3G1R_QSPICS_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) QSPI/CS Position */
#define PPS_RPA3G1R_RPA3G1R_QD3               (PPS_RPA3G1R_RPA3G1R_QD3_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) QSPI/DATA3 Position */
#define PPS_RPA3G1R_RPA3G1R_QD2               (PPS_RPA3G1R_RPA3G1R_QD2_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) QSPI/DATA2 Position */
#define PPS_RPA3G1R_RPA3G1R_QD1               (PPS_RPA3G1R_RPA3G1R_QD1_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) QSPI/DATA1 Position */
#define PPS_RPA3G1R_RPA3G1R_QEICCMP0          (PPS_RPA3G1R_RPA3G1R_QEICCMP0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) QEI/CCMP0 Position */
#define PPS_RPA3G1R_RPA3G1R_TSTBUS0           (PPS_RPA3G1R_RPA3G1R_TSTBUS0_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TSTBUS0 Position */
#define PPS_RPA3G1R_RPA3G1R_TSTBUS4           (PPS_RPA3G1R_RPA3G1R_TSTBUS4_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TSTBUS4 Position */
#define PPS_RPA3G1R_RPA3G1R_TSTBUS8           (PPS_RPA3G1R_RPA3G1R_TSTBUS8_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) TSTBUS8 Position */
#define PPS_RPA3G1R_RPA3G1R_FECTRL1           (PPS_RPA3G1R_RPA3G1R_FECTRL1_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) FECTRL1 Position */
#define PPS_RPA3G1R_RPA3G1R_FECTRL2           (PPS_RPA3G1R_RPA3G1R_FECTRL2_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) FECTRL2 Position */
#define PPS_RPA3G1R_RPA3G1R_COEX_BT_STATE     (PPS_RPA3G1R_RPA3G1R_COEX_BT_STATE_Val << PPS_RPA3G1R_RPA3G1R_Pos) /* (PPS_RPA3G1R) COEX/BT/STATE Position */
#define PPS_RPA3G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA3G1R) Register Mask  */


/* -------- PPS_RPA3G2R : (PPS Offset: 0x230) (R/W 32)  -------- */
#define PPS_RPA3G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA3G2R)   Reset Value */

#define PPS_RPA3G2R_RPA3G2R_Pos               _UINT32_(0)                                          /* (PPS_RPA3G2R) RPA3/G2 Position */
#define PPS_RPA3G2R_RPA3G2R_Msk               (_UINT32_(0x3F) << PPS_RPA3G2R_RPA3G2R_Pos)          /* (PPS_RPA3G2R) RPA3/G2 Mask */
#define PPS_RPA3G2R_RPA3G2R(value)            (PPS_RPA3G2R_RPA3G2R_Msk & (_UINT32_(value) << PPS_RPA3G2R_RPA3G2R_Pos)) /* Assignment of value for RPA3G2R in the PPS_RPA3G2R register */
#define   PPS_RPA3G2R_RPA3G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA3G2R) OFF  */
#define   PPS_RPA3G2R_RPA3G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA3G2R) CCL/OUT1  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA3G2R) SERCOM0/PAD0  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA3G2R) SERCOM0/PAD3  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA3G2R) SERCOM0/PAD2  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA3G2R) SERCOM1/PAD3  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA3G2R) SERCOM1/PAD2  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA3G2R) SERCOM2/PAD0  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA3G2R) SERCOM2/PAD3  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA3G2R) SERCOM2/PAD2  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPA3G2R) SERCOM3/PAD3  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPA3G2R) SERCOM3/PAD2  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA3G2R) SERCOM4/PAD0  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA3G2R) SERCOM4/PAD3  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA3G2R) SERCOM4/PAD2  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPA3G2R) SERCOM5/PAD3  */
#define   PPS_RPA3G2R_RPA3G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPA3G2R) SERCOM5/PAD2  */
#define   PPS_RPA3G2R_RPA3G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPA3G2R) TCC0/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPA3G2R) TCC0/WO5  */
#define   PPS_RPA3G2R_RPA3G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPA3G2R) TCC0/WO3  */
#define   PPS_RPA3G2R_RPA3G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA3G2R) TCC1/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPA3G2R) TCC1/WO5  */
#define   PPS_RPA3G2R_RPA3G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPA3G2R) TCC1/WO3  */
#define   PPS_RPA3G2R_RPA3G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPA3G2R) TCC2/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA3G2R) TC0/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA3G2R) TC1/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA3G2R) TC2/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA3G2R) TC3/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA3G2R) TC4/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPA3G2R) TC5/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPA3G2R) TC6/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPA3G2R) TC7/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPA3G2R) TC8/WO1  */
#define   PPS_RPA3G2R_RPA3G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPA3G2R) TC9/WO0  */
#define   PPS_RPA3G2R_RPA3G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA3G2R) QSPI/CS  */
#define   PPS_RPA3G2R_RPA3G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPA3G2R) QSPI/DATA0  */
#define   PPS_RPA3G2R_RPA3G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPA3G2R) QSPI/DATA3  */
#define   PPS_RPA3G2R_RPA3G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPA3G2R) QSPI/DATA2  */
#define   PPS_RPA3G2R_RPA3G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPA3G2R) TSTBUS5  */
#define   PPS_RPA3G2R_RPA3G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPA3G2R) TSTBUS9  */
#define   PPS_RPA3G2R_RPA3G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPA3G2R) FECTRL0  */
#define   PPS_RPA3G2R_RPA3G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPA3G2R) COEX/RF/ACT  */
#define PPS_RPA3G2R_RPA3G2R_OFF               (PPS_RPA3G2R_RPA3G2R_OFF_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) OFF Position */
#define PPS_RPA3G2R_RPA3G2R_CCLO1             (PPS_RPA3G2R_RPA3G2R_CCLO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) CCL/OUT1 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM0P0           (PPS_RPA3G2R_RPA3G2R_SCOM0P0_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM0/PAD0 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM0P3           (PPS_RPA3G2R_RPA3G2R_SCOM0P3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM0/PAD3 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM0P2           (PPS_RPA3G2R_RPA3G2R_SCOM0P2_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM0/PAD2 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM1P3           (PPS_RPA3G2R_RPA3G2R_SCOM1P3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM1/PAD3 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM1P2           (PPS_RPA3G2R_RPA3G2R_SCOM1P2_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM1/PAD2 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM2P0           (PPS_RPA3G2R_RPA3G2R_SCOM2P0_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM2/PAD0 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM2P3           (PPS_RPA3G2R_RPA3G2R_SCOM2P3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM2/PAD3 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM2P2           (PPS_RPA3G2R_RPA3G2R_SCOM2P2_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM2/PAD2 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM3P3           (PPS_RPA3G2R_RPA3G2R_SCOM3P3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM3/PAD3 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM3P2           (PPS_RPA3G2R_RPA3G2R_SCOM3P2_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM3/PAD2 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM4P0           (PPS_RPA3G2R_RPA3G2R_SCOM4P0_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM4/PAD0 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM4P3           (PPS_RPA3G2R_RPA3G2R_SCOM4P3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM4/PAD3 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM4P2           (PPS_RPA3G2R_RPA3G2R_SCOM4P2_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM4/PAD2 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM5P3           (PPS_RPA3G2R_RPA3G2R_SCOM5P3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM5/PAD3 Position */
#define PPS_RPA3G2R_RPA3G2R_SCOM5P2           (PPS_RPA3G2R_RPA3G2R_SCOM5P2_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) SERCOM5/PAD2 Position */
#define PPS_RPA3G2R_RPA3G2R_TCC0WO1           (PPS_RPA3G2R_RPA3G2R_TCC0WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TCC0/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TCC0WO5           (PPS_RPA3G2R_RPA3G2R_TCC0WO5_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TCC0/WO5 Position */
#define PPS_RPA3G2R_RPA3G2R_TCC0WO3           (PPS_RPA3G2R_RPA3G2R_TCC0WO3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TCC0/WO3 Position */
#define PPS_RPA3G2R_RPA3G2R_TCC1WO1           (PPS_RPA3G2R_RPA3G2R_TCC1WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TCC1/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TCC1WO5           (PPS_RPA3G2R_RPA3G2R_TCC1WO5_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TCC1/WO5 Position */
#define PPS_RPA3G2R_RPA3G2R_TCC1WO3           (PPS_RPA3G2R_RPA3G2R_TCC1WO3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TCC1/WO3 Position */
#define PPS_RPA3G2R_RPA3G2R_TCC2WO1           (PPS_RPA3G2R_RPA3G2R_TCC2WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TCC2/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC0WO1            (PPS_RPA3G2R_RPA3G2R_TC0WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC0/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC1WO1            (PPS_RPA3G2R_RPA3G2R_TC1WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC1/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC2WO1            (PPS_RPA3G2R_RPA3G2R_TC2WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC2/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC3WO1            (PPS_RPA3G2R_RPA3G2R_TC3WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC3/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC4WO1            (PPS_RPA3G2R_RPA3G2R_TC4WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC4/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC5WO1            (PPS_RPA3G2R_RPA3G2R_TC5WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC5/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC6WO1            (PPS_RPA3G2R_RPA3G2R_TC6WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC6/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC7WO1            (PPS_RPA3G2R_RPA3G2R_TC7WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC7/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC8WO1            (PPS_RPA3G2R_RPA3G2R_TC8WO1_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC8/WO1 Position */
#define PPS_RPA3G2R_RPA3G2R_TC9WO0            (PPS_RPA3G2R_RPA3G2R_TC9WO0_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TC9/WO0 Position */
#define PPS_RPA3G2R_RPA3G2R_QSPICS            (PPS_RPA3G2R_RPA3G2R_QSPICS_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) QSPI/CS Position */
#define PPS_RPA3G2R_RPA3G2R_QD0               (PPS_RPA3G2R_RPA3G2R_QD0_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) QSPI/DATA0 Position */
#define PPS_RPA3G2R_RPA3G2R_QD3               (PPS_RPA3G2R_RPA3G2R_QD3_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) QSPI/DATA3 Position */
#define PPS_RPA3G2R_RPA3G2R_QD2               (PPS_RPA3G2R_RPA3G2R_QD2_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) QSPI/DATA2 Position */
#define PPS_RPA3G2R_RPA3G2R_TSTBUS5           (PPS_RPA3G2R_RPA3G2R_TSTBUS5_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TSTBUS5 Position */
#define PPS_RPA3G2R_RPA3G2R_TSTBUS9           (PPS_RPA3G2R_RPA3G2R_TSTBUS9_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) TSTBUS9 Position */
#define PPS_RPA3G2R_RPA3G2R_FECTRL0           (PPS_RPA3G2R_RPA3G2R_FECTRL0_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) FECTRL0 Position */
#define PPS_RPA3G2R_RPA3G2R_COEX_RF_ACT       (PPS_RPA3G2R_RPA3G2R_COEX_RF_ACT_Val << PPS_RPA3G2R_RPA3G2R_Pos) /* (PPS_RPA3G2R) COEX/RF/ACT Position */
#define PPS_RPA3G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA3G2R) Register Mask  */


/* -------- PPS_RPA3G4R : (PPS Offset: 0x234) (R/W 32)  -------- */
#define PPS_RPA3G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA3G4R)   Reset Value */

#define PPS_RPA3G4R_RPA3G4R_Pos               _UINT32_(0)                                          /* (PPS_RPA3G4R) RPA3/G4 Position */
#define PPS_RPA3G4R_RPA3G4R_Msk               (_UINT32_(0x3F) << PPS_RPA3G4R_RPA3G4R_Pos)          /* (PPS_RPA3G4R) RPA3/G4 Mask */
#define PPS_RPA3G4R_RPA3G4R(value)            (PPS_RPA3G4R_RPA3G4R_Msk & (_UINT32_(value) << PPS_RPA3G4R_RPA3G4R_Pos)) /* Assignment of value for RPA3G4R in the PPS_RPA3G4R register */
#define   PPS_RPA3G4R_RPA3G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA3G4R) OFF  */
#define   PPS_RPA3G4R_RPA3G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA3G4R) CCL/OUT1  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA3G4R) SERCOM0/PAD2  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA3G4R) SERCOM0/PAD0  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPA3G4R) SERCOM1/PAD3  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA3G4R) SERCOM1/PAD0  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA3G4R) SERCOM2/PAD2  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA3G4R) SERCOM2/PAD0  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA3G4R) SERCOM3/PAD3  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPA3G4R) SERCOM3/PAD0  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA3G4R) SERCOM4/PAD2  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA3G4R) SERCOM4/PAD0  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPA3G4R) SERCOM5/PAD3  */
#define   PPS_RPA3G4R_RPA3G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPA3G4R) SERCOM5/PAD0  */
#define   PPS_RPA3G4R_RPA3G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPA3G4R) TCC0/WO3  */
#define   PPS_RPA3G4R_RPA3G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPA3G4R) TCC0/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPA3G4R) TCC0/WO5  */
#define   PPS_RPA3G4R_RPA3G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPA3G4R) TCC1/WO3  */
#define   PPS_RPA3G4R_RPA3G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPA3G4R) TCC1/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPA3G4R) TCC1/WO5  */
#define   PPS_RPA3G4R_RPA3G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA3G4R) TCC2/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA3G4R) TC0/WO0  */
#define   PPS_RPA3G4R_RPA3G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPA3G4R) TC1/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPA3G4R) TC2/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA3G4R) TC3/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA3G4R) TC4/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA3G4R) TC5/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA3G4R) TC6/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA3G4R) TC7/WO1  */
#define   PPS_RPA3G4R_RPA3G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA3G4R) TC9/WO0  */
#define   PPS_RPA3G4R_RPA3G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPA3G4R) QSPI/CS  */
#define   PPS_RPA3G4R_RPA3G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPA3G4R) QSPI/DATA2  */
#define   PPS_RPA3G4R_RPA3G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPA3G4R) QSPI/DATA1  */
#define   PPS_RPA3G4R_RPA3G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPA3G4R) QSPI/DATA0  */
#define   PPS_RPA3G4R_RPA3G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPA3G4R) TSTBUS2  */
#define   PPS_RPA3G4R_RPA3G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPA3G4R) TSTBUS6  */
#define   PPS_RPA3G4R_RPA3G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPA3G4R) AC/CMP1  */
#define   PPS_RPA3G4R_RPA3G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPA3G4R) AC/CMPTOUT  */
#define   PPS_RPA3G4R_RPA3G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPA3G4R) CAN1/TX  */
#define   PPS_RPA3G4R_RPA3G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPA3G4R) FECTRL3  */
#define   PPS_RPA3G4R_RPA3G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPA3G4R) FECTRL5  */
#define PPS_RPA3G4R_RPA3G4R_OFF               (PPS_RPA3G4R_RPA3G4R_OFF_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) OFF Position */
#define PPS_RPA3G4R_RPA3G4R_CCLO1             (PPS_RPA3G4R_RPA3G4R_CCLO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) CCL/OUT1 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM0P2           (PPS_RPA3G4R_RPA3G4R_SCOM0P2_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM0/PAD2 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM0P0           (PPS_RPA3G4R_RPA3G4R_SCOM0P0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM0/PAD0 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM1P3           (PPS_RPA3G4R_RPA3G4R_SCOM1P3_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM1/PAD3 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM1P0           (PPS_RPA3G4R_RPA3G4R_SCOM1P0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM1/PAD0 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM2P2           (PPS_RPA3G4R_RPA3G4R_SCOM2P2_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM2/PAD2 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM2P0           (PPS_RPA3G4R_RPA3G4R_SCOM2P0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM2/PAD0 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM3P3           (PPS_RPA3G4R_RPA3G4R_SCOM3P3_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM3/PAD3 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM3P0           (PPS_RPA3G4R_RPA3G4R_SCOM3P0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM3/PAD0 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM4P2           (PPS_RPA3G4R_RPA3G4R_SCOM4P2_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM4/PAD2 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM4P0           (PPS_RPA3G4R_RPA3G4R_SCOM4P0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM4/PAD0 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM5P3           (PPS_RPA3G4R_RPA3G4R_SCOM5P3_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM5/PAD3 Position */
#define PPS_RPA3G4R_RPA3G4R_SCOM5P0           (PPS_RPA3G4R_RPA3G4R_SCOM5P0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) SERCOM5/PAD0 Position */
#define PPS_RPA3G4R_RPA3G4R_TCC0WO3           (PPS_RPA3G4R_RPA3G4R_TCC0WO3_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TCC0/WO3 Position */
#define PPS_RPA3G4R_RPA3G4R_TCC0WO1           (PPS_RPA3G4R_RPA3G4R_TCC0WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TCC0/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TCC0WO5           (PPS_RPA3G4R_RPA3G4R_TCC0WO5_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TCC0/WO5 Position */
#define PPS_RPA3G4R_RPA3G4R_TCC1WO3           (PPS_RPA3G4R_RPA3G4R_TCC1WO3_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TCC1/WO3 Position */
#define PPS_RPA3G4R_RPA3G4R_TCC1WO1           (PPS_RPA3G4R_RPA3G4R_TCC1WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TCC1/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TCC1WO5           (PPS_RPA3G4R_RPA3G4R_TCC1WO5_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TCC1/WO5 Position */
#define PPS_RPA3G4R_RPA3G4R_TCC2WO1           (PPS_RPA3G4R_RPA3G4R_TCC2WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TCC2/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TC0WO0            (PPS_RPA3G4R_RPA3G4R_TC0WO0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC0/WO0 Position */
#define PPS_RPA3G4R_RPA3G4R_TC1WO1            (PPS_RPA3G4R_RPA3G4R_TC1WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC1/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TC2WO1            (PPS_RPA3G4R_RPA3G4R_TC2WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC2/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TC3WO1            (PPS_RPA3G4R_RPA3G4R_TC3WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC3/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TC4WO1            (PPS_RPA3G4R_RPA3G4R_TC4WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC4/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TC5WO1            (PPS_RPA3G4R_RPA3G4R_TC5WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC5/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TC6WO1            (PPS_RPA3G4R_RPA3G4R_TC6WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC6/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TC7WO1            (PPS_RPA3G4R_RPA3G4R_TC7WO1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC7/WO1 Position */
#define PPS_RPA3G4R_RPA3G4R_TC9WO0            (PPS_RPA3G4R_RPA3G4R_TC9WO0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TC9/WO0 Position */
#define PPS_RPA3G4R_RPA3G4R_QSPICS            (PPS_RPA3G4R_RPA3G4R_QSPICS_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) QSPI/CS Position */
#define PPS_RPA3G4R_RPA3G4R_QD2               (PPS_RPA3G4R_RPA3G4R_QD2_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) QSPI/DATA2 Position */
#define PPS_RPA3G4R_RPA3G4R_QD1               (PPS_RPA3G4R_RPA3G4R_QD1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) QSPI/DATA1 Position */
#define PPS_RPA3G4R_RPA3G4R_QD0               (PPS_RPA3G4R_RPA3G4R_QD0_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) QSPI/DATA0 Position */
#define PPS_RPA3G4R_RPA3G4R_TSTBUS2           (PPS_RPA3G4R_RPA3G4R_TSTBUS2_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TSTBUS2 Position */
#define PPS_RPA3G4R_RPA3G4R_TSTBUS6           (PPS_RPA3G4R_RPA3G4R_TSTBUS6_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) TSTBUS6 Position */
#define PPS_RPA3G4R_RPA3G4R_AC_CMP1           (PPS_RPA3G4R_RPA3G4R_AC_CMP1_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) AC/CMP1 Position */
#define PPS_RPA3G4R_RPA3G4R_AC_CMPTOUT        (PPS_RPA3G4R_RPA3G4R_AC_CMPTOUT_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) AC/CMPTOUT Position */
#define PPS_RPA3G4R_RPA3G4R_CAN1_TX           (PPS_RPA3G4R_RPA3G4R_CAN1_TX_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) CAN1/TX Position */
#define PPS_RPA3G4R_RPA3G4R_FECTRL3           (PPS_RPA3G4R_RPA3G4R_FECTRL3_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) FECTRL3 Position */
#define PPS_RPA3G4R_RPA3G4R_FECTRL5           (PPS_RPA3G4R_RPA3G4R_FECTRL5_Val << PPS_RPA3G4R_RPA3G4R_Pos) /* (PPS_RPA3G4R) FECTRL5 Position */
#define PPS_RPA3G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA3G4R) Register Mask  */


/* -------- PPS_RPA3G6R : (PPS Offset: 0x238) (R/W 32)  -------- */
#define PPS_RPA3G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA3G6R)   Reset Value */

#define PPS_RPA3G6R_RPA3G6R_Pos               _UINT32_(0)                                          /* (PPS_RPA3G6R) RPA3/G6 Position */
#define PPS_RPA3G6R_RPA3G6R_Msk               (_UINT32_(0x3F) << PPS_RPA3G6R_RPA3G6R_Pos)          /* (PPS_RPA3G6R) RPA3/G6 Mask */
#define PPS_RPA3G6R_RPA3G6R(value)            (PPS_RPA3G6R_RPA3G6R_Msk & (_UINT32_(value) << PPS_RPA3G6R_RPA3G6R_Pos)) /* Assignment of value for RPA3G6R in the PPS_RPA3G6R register */
#define   PPS_RPA3G6R_RPA3G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA3G6R) OFF  */
#define   PPS_RPA3G6R_RPA3G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPA3G6R) SERCOM0/PAD1  */
#define   PPS_RPA3G6R_RPA3G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPA3G6R) SERCOM1/PAD1  */
#define   PPS_RPA3G6R_RPA3G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPA3G6R) SERCOM2/PAD1  */
#define   PPS_RPA3G6R_RPA3G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPA3G6R) SERCOM3/PAD1  */
#define   PPS_RPA3G6R_RPA3G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPA3G6R) SERCOM4/PAD1  */
#define   PPS_RPA3G6R_RPA3G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPA3G6R) SERCOM5/PAD1  */
#define   PPS_RPA3G6R_RPA3G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPA3G6R) QSPI/SCK  */
#define   PPS_RPA3G6R_RPA3G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPA3G6R) REFO1  */
#define   PPS_RPA3G6R_RPA3G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPA3G6R) REFO2  */
#define   PPS_RPA3G6R_RPA3G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPA3G6R) REFO3  */
#define   PPS_RPA3G6R_RPA3G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPA3G6R) REFO4  */
#define PPS_RPA3G6R_RPA3G6R_OFF               (PPS_RPA3G6R_RPA3G6R_OFF_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) OFF Position */
#define PPS_RPA3G6R_RPA3G6R_SCOM0P1           (PPS_RPA3G6R_RPA3G6R_SCOM0P1_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) SERCOM0/PAD1 Position */
#define PPS_RPA3G6R_RPA3G6R_SCOM1P1           (PPS_RPA3G6R_RPA3G6R_SCOM1P1_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) SERCOM1/PAD1 Position */
#define PPS_RPA3G6R_RPA3G6R_SCOM2P1           (PPS_RPA3G6R_RPA3G6R_SCOM2P1_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) SERCOM2/PAD1 Position */
#define PPS_RPA3G6R_RPA3G6R_SCOM3P1           (PPS_RPA3G6R_RPA3G6R_SCOM3P1_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) SERCOM3/PAD1 Position */
#define PPS_RPA3G6R_RPA3G6R_SCOM4P1           (PPS_RPA3G6R_RPA3G6R_SCOM4P1_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) SERCOM4/PAD1 Position */
#define PPS_RPA3G6R_RPA3G6R_SCOM5P1           (PPS_RPA3G6R_RPA3G6R_SCOM5P1_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) SERCOM5/PAD1 Position */
#define PPS_RPA3G6R_RPA3G6R_QSPI_SCK          (PPS_RPA3G6R_RPA3G6R_QSPI_SCK_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) QSPI/SCK Position */
#define PPS_RPA3G6R_RPA3G6R_REFO1             (PPS_RPA3G6R_RPA3G6R_REFO1_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) REFO1 Position */
#define PPS_RPA3G6R_RPA3G6R_REFO2             (PPS_RPA3G6R_RPA3G6R_REFO2_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) REFO2 Position */
#define PPS_RPA3G6R_RPA3G6R_REFO3             (PPS_RPA3G6R_RPA3G6R_REFO3_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) REFO3 Position */
#define PPS_RPA3G6R_RPA3G6R_REFO4             (PPS_RPA3G6R_RPA3G6R_REFO4_Val << PPS_RPA3G6R_RPA3G6R_Pos) /* (PPS_RPA3G6R) REFO4 Position */
#define PPS_RPA3G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA3G6R) Register Mask  */


/* -------- PPS_RPA4G2R : (PPS Offset: 0x23C) (R/W 32)  -------- */
#define PPS_RPA4G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA4G2R)   Reset Value */

#define PPS_RPA4G2R_RPA4G2R_Pos               _UINT32_(0)                                          /* (PPS_RPA4G2R) RPA4/G2 Position */
#define PPS_RPA4G2R_RPA4G2R_Msk               (_UINT32_(0x3F) << PPS_RPA4G2R_RPA4G2R_Pos)          /* (PPS_RPA4G2R) RPA4/G2 Mask */
#define PPS_RPA4G2R_RPA4G2R(value)            (PPS_RPA4G2R_RPA4G2R_Msk & (_UINT32_(value) << PPS_RPA4G2R_RPA4G2R_Pos)) /* Assignment of value for RPA4G2R in the PPS_RPA4G2R register */
#define   PPS_RPA4G2R_RPA4G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA4G2R) OFF  */
#define   PPS_RPA4G2R_RPA4G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA4G2R) CCL/OUT1  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA4G2R) SERCOM0/PAD0  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA4G2R) SERCOM0/PAD3  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA4G2R) SERCOM0/PAD2  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA4G2R) SERCOM1/PAD3  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA4G2R) SERCOM1/PAD2  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA4G2R) SERCOM2/PAD0  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA4G2R) SERCOM2/PAD3  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA4G2R) SERCOM2/PAD2  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPA4G2R) SERCOM3/PAD3  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPA4G2R) SERCOM3/PAD2  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA4G2R) SERCOM4/PAD0  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA4G2R) SERCOM4/PAD3  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA4G2R) SERCOM4/PAD2  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPA4G2R) SERCOM5/PAD3  */
#define   PPS_RPA4G2R_RPA4G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPA4G2R) SERCOM5/PAD2  */
#define   PPS_RPA4G2R_RPA4G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPA4G2R) TCC0/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPA4G2R) TCC0/WO5  */
#define   PPS_RPA4G2R_RPA4G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPA4G2R) TCC0/WO3  */
#define   PPS_RPA4G2R_RPA4G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA4G2R) TCC1/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPA4G2R) TCC1/WO5  */
#define   PPS_RPA4G2R_RPA4G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPA4G2R) TCC1/WO3  */
#define   PPS_RPA4G2R_RPA4G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPA4G2R) TCC2/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA4G2R) TC0/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA4G2R) TC1/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA4G2R) TC2/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA4G2R) TC3/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA4G2R) TC4/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPA4G2R) TC5/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPA4G2R) TC6/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPA4G2R) TC7/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPA4G2R) TC8/WO1  */
#define   PPS_RPA4G2R_RPA4G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPA4G2R) TC9/WO0  */
#define   PPS_RPA4G2R_RPA4G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA4G2R) QSPI/CS  */
#define   PPS_RPA4G2R_RPA4G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPA4G2R) QSPI/DATA0  */
#define   PPS_RPA4G2R_RPA4G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPA4G2R) QSPI/DATA3  */
#define   PPS_RPA4G2R_RPA4G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPA4G2R) QSPI/DATA2  */
#define   PPS_RPA4G2R_RPA4G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPA4G2R) TSTBUS5  */
#define   PPS_RPA4G2R_RPA4G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPA4G2R) TSTBUS9  */
#define   PPS_RPA4G2R_RPA4G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPA4G2R) FECTRL0  */
#define   PPS_RPA4G2R_RPA4G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPA4G2R) COEX/RF/ACT  */
#define PPS_RPA4G2R_RPA4G2R_OFF               (PPS_RPA4G2R_RPA4G2R_OFF_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) OFF Position */
#define PPS_RPA4G2R_RPA4G2R_CCLO1             (PPS_RPA4G2R_RPA4G2R_CCLO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) CCL/OUT1 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM0P0           (PPS_RPA4G2R_RPA4G2R_SCOM0P0_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM0/PAD0 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM0P3           (PPS_RPA4G2R_RPA4G2R_SCOM0P3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM0/PAD3 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM0P2           (PPS_RPA4G2R_RPA4G2R_SCOM0P2_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM0/PAD2 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM1P3           (PPS_RPA4G2R_RPA4G2R_SCOM1P3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM1/PAD3 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM1P2           (PPS_RPA4G2R_RPA4G2R_SCOM1P2_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM1/PAD2 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM2P0           (PPS_RPA4G2R_RPA4G2R_SCOM2P0_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM2/PAD0 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM2P3           (PPS_RPA4G2R_RPA4G2R_SCOM2P3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM2/PAD3 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM2P2           (PPS_RPA4G2R_RPA4G2R_SCOM2P2_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM2/PAD2 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM3P3           (PPS_RPA4G2R_RPA4G2R_SCOM3P3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM3/PAD3 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM3P2           (PPS_RPA4G2R_RPA4G2R_SCOM3P2_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM3/PAD2 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM4P0           (PPS_RPA4G2R_RPA4G2R_SCOM4P0_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM4/PAD0 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM4P3           (PPS_RPA4G2R_RPA4G2R_SCOM4P3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM4/PAD3 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM4P2           (PPS_RPA4G2R_RPA4G2R_SCOM4P2_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM4/PAD2 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM5P3           (PPS_RPA4G2R_RPA4G2R_SCOM5P3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM5/PAD3 Position */
#define PPS_RPA4G2R_RPA4G2R_SCOM5P2           (PPS_RPA4G2R_RPA4G2R_SCOM5P2_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) SERCOM5/PAD2 Position */
#define PPS_RPA4G2R_RPA4G2R_TCC0WO1           (PPS_RPA4G2R_RPA4G2R_TCC0WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TCC0/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TCC0WO5           (PPS_RPA4G2R_RPA4G2R_TCC0WO5_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TCC0/WO5 Position */
#define PPS_RPA4G2R_RPA4G2R_TCC0WO3           (PPS_RPA4G2R_RPA4G2R_TCC0WO3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TCC0/WO3 Position */
#define PPS_RPA4G2R_RPA4G2R_TCC1WO1           (PPS_RPA4G2R_RPA4G2R_TCC1WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TCC1/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TCC1WO5           (PPS_RPA4G2R_RPA4G2R_TCC1WO5_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TCC1/WO5 Position */
#define PPS_RPA4G2R_RPA4G2R_TCC1WO3           (PPS_RPA4G2R_RPA4G2R_TCC1WO3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TCC1/WO3 Position */
#define PPS_RPA4G2R_RPA4G2R_TCC2WO1           (PPS_RPA4G2R_RPA4G2R_TCC2WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TCC2/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC0WO1            (PPS_RPA4G2R_RPA4G2R_TC0WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC0/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC1WO1            (PPS_RPA4G2R_RPA4G2R_TC1WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC1/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC2WO1            (PPS_RPA4G2R_RPA4G2R_TC2WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC2/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC3WO1            (PPS_RPA4G2R_RPA4G2R_TC3WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC3/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC4WO1            (PPS_RPA4G2R_RPA4G2R_TC4WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC4/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC5WO1            (PPS_RPA4G2R_RPA4G2R_TC5WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC5/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC6WO1            (PPS_RPA4G2R_RPA4G2R_TC6WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC6/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC7WO1            (PPS_RPA4G2R_RPA4G2R_TC7WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC7/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC8WO1            (PPS_RPA4G2R_RPA4G2R_TC8WO1_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC8/WO1 Position */
#define PPS_RPA4G2R_RPA4G2R_TC9WO0            (PPS_RPA4G2R_RPA4G2R_TC9WO0_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TC9/WO0 Position */
#define PPS_RPA4G2R_RPA4G2R_QSPICS            (PPS_RPA4G2R_RPA4G2R_QSPICS_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) QSPI/CS Position */
#define PPS_RPA4G2R_RPA4G2R_QD0               (PPS_RPA4G2R_RPA4G2R_QD0_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) QSPI/DATA0 Position */
#define PPS_RPA4G2R_RPA4G2R_QD3               (PPS_RPA4G2R_RPA4G2R_QD3_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) QSPI/DATA3 Position */
#define PPS_RPA4G2R_RPA4G2R_QD2               (PPS_RPA4G2R_RPA4G2R_QD2_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) QSPI/DATA2 Position */
#define PPS_RPA4G2R_RPA4G2R_TSTBUS5           (PPS_RPA4G2R_RPA4G2R_TSTBUS5_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TSTBUS5 Position */
#define PPS_RPA4G2R_RPA4G2R_TSTBUS9           (PPS_RPA4G2R_RPA4G2R_TSTBUS9_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) TSTBUS9 Position */
#define PPS_RPA4G2R_RPA4G2R_FECTRL0           (PPS_RPA4G2R_RPA4G2R_FECTRL0_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) FECTRL0 Position */
#define PPS_RPA4G2R_RPA4G2R_COEX_RF_ACT       (PPS_RPA4G2R_RPA4G2R_COEX_RF_ACT_Val << PPS_RPA4G2R_RPA4G2R_Pos) /* (PPS_RPA4G2R) COEX/RF/ACT Position */
#define PPS_RPA4G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA4G2R) Register Mask  */


/* -------- PPS_RPA4G3R : (PPS Offset: 0x240) (R/W 32)  -------- */
#define PPS_RPA4G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA4G3R)   Reset Value */

#define PPS_RPA4G3R_RPA4G3R_Pos               _UINT32_(0)                                          /* (PPS_RPA4G3R) RPA4/G3 Position */
#define PPS_RPA4G3R_RPA4G3R_Msk               (_UINT32_(0x3F) << PPS_RPA4G3R_RPA4G3R_Pos)          /* (PPS_RPA4G3R) RPA4/G3 Mask */
#define PPS_RPA4G3R_RPA4G3R(value)            (PPS_RPA4G3R_RPA4G3R_Msk & (_UINT32_(value) << PPS_RPA4G3R_RPA4G3R_Pos)) /* Assignment of value for RPA4G3R in the PPS_RPA4G3R register */
#define   PPS_RPA4G3R_RPA4G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA4G3R) OFF  */
#define   PPS_RPA4G3R_RPA4G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA4G3R) CCL/OUT0  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA4G3R) SERCOM0/PAD0  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA4G3R) SERCOM0/PAD3  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA4G3R) SERCOM1/PAD2  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA4G3R) SERCOM1/PAD0  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPA4G3R) SERCOM1/PAD3  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA4G3R) SERCOM2/PAD0  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA4G3R) SERCOM2/PAD3  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA4G3R) SERCOM3/PAD2  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPA4G3R) SERCOM3/PAD0  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPA4G3R) SERCOM3/PAD3  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA4G3R) SERCOM4/PAD0  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA4G3R) SERCOM4/PAD3  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA4G3R) SERCOM5/PAD2  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPA4G3R) SERCOM5/PAD0  */
#define   PPS_RPA4G3R_RPA4G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPA4G3R) SERCOM5/PAD3  */
#define   PPS_RPA4G3R_RPA4G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPA4G3R) TCC0/WO2  */
#define   PPS_RPA4G3R_RPA4G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPA4G3R) TCC0/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPA4G3R) TCC0/WO4  */
#define   PPS_RPA4G3R_RPA4G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPA4G3R) TCC1/WO2  */
#define   PPS_RPA4G3R_RPA4G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPA4G3R) TCC1/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPA4G3R) TCC1/WO4  */
#define   PPS_RPA4G3R_RPA4G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPA4G3R) TCC2/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA4G3R) TC0/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA4G3R) TC1/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA4G3R) TC2/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPA4G3R) TC3/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPA4G3R) TC4/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA4G3R) TC5/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPA4G3R) TC6/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPA4G3R) TC7/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPA4G3R) TC8/WO0  */
#define   PPS_RPA4G3R_RPA4G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPA4G3R) TC9/WO1  */
#define   PPS_RPA4G3R_RPA4G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA4G3R) QSPI/CS  */
#define   PPS_RPA4G3R_RPA4G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPA4G3R) QSPI/DATA1  */
#define   PPS_RPA4G3R_RPA4G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPA4G3R) QSPI/DATA0  */
#define   PPS_RPA4G3R_RPA4G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPA4G3R) QSPI/DATA3  */
#define   PPS_RPA4G3R_RPA4G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPA4G3R) TSTBUS1  */
#define   PPS_RPA4G3R_RPA4G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPA4G3R) TSTBUS10  */
#define   PPS_RPA4G3R_RPA4G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPA4G3R) AC/CMP0  */
#define   PPS_RPA4G3R_RPA4G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPA4G3R) AC/CMPTRDY  */
#define   PPS_RPA4G3R_RPA4G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPA4G3R) FECTRL4  */
#define PPS_RPA4G3R_RPA4G3R_OFF               (PPS_RPA4G3R_RPA4G3R_OFF_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) OFF Position */
#define PPS_RPA4G3R_RPA4G3R_CCLO0             (PPS_RPA4G3R_RPA4G3R_CCLO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) CCL/OUT0 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM0P0           (PPS_RPA4G3R_RPA4G3R_SCOM0P0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM0/PAD0 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM0P3           (PPS_RPA4G3R_RPA4G3R_SCOM0P3_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM0/PAD3 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM1P2           (PPS_RPA4G3R_RPA4G3R_SCOM1P2_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM1/PAD2 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM1P0           (PPS_RPA4G3R_RPA4G3R_SCOM1P0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM1/PAD0 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM1P3           (PPS_RPA4G3R_RPA4G3R_SCOM1P3_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM1/PAD3 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM2P0           (PPS_RPA4G3R_RPA4G3R_SCOM2P0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM2/PAD0 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM2P3           (PPS_RPA4G3R_RPA4G3R_SCOM2P3_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM2/PAD3 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM3P2           (PPS_RPA4G3R_RPA4G3R_SCOM3P2_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM3/PAD2 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM3P0           (PPS_RPA4G3R_RPA4G3R_SCOM3P0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM3/PAD0 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM3P3           (PPS_RPA4G3R_RPA4G3R_SCOM3P3_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM3/PAD3 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM4P0           (PPS_RPA4G3R_RPA4G3R_SCOM4P0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM4/PAD0 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM4P3           (PPS_RPA4G3R_RPA4G3R_SCOM4P3_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM4/PAD3 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM5P2           (PPS_RPA4G3R_RPA4G3R_SCOM5P2_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM5/PAD2 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM5P0           (PPS_RPA4G3R_RPA4G3R_SCOM5P0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM5/PAD0 Position */
#define PPS_RPA4G3R_RPA4G3R_SCOM5P3           (PPS_RPA4G3R_RPA4G3R_SCOM5P3_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) SERCOM5/PAD3 Position */
#define PPS_RPA4G3R_RPA4G3R_TCC0WO2           (PPS_RPA4G3R_RPA4G3R_TCC0WO2_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TCC0/WO2 Position */
#define PPS_RPA4G3R_RPA4G3R_TCC0WO0           (PPS_RPA4G3R_RPA4G3R_TCC0WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TCC0/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TCC0WO4           (PPS_RPA4G3R_RPA4G3R_TCC0WO4_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TCC0/WO4 Position */
#define PPS_RPA4G3R_RPA4G3R_TCC1WO2           (PPS_RPA4G3R_RPA4G3R_TCC1WO2_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TCC1/WO2 Position */
#define PPS_RPA4G3R_RPA4G3R_TCC1WO0           (PPS_RPA4G3R_RPA4G3R_TCC1WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TCC1/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TCC1WO4           (PPS_RPA4G3R_RPA4G3R_TCC1WO4_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TCC1/WO4 Position */
#define PPS_RPA4G3R_RPA4G3R_TCC2WO0           (PPS_RPA4G3R_RPA4G3R_TCC2WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TCC2/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC0WO0            (PPS_RPA4G3R_RPA4G3R_TC0WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC0/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC1WO0            (PPS_RPA4G3R_RPA4G3R_TC1WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC1/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC2WO0            (PPS_RPA4G3R_RPA4G3R_TC2WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC2/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC3WO0            (PPS_RPA4G3R_RPA4G3R_TC3WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC3/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC4WO0            (PPS_RPA4G3R_RPA4G3R_TC4WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC4/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC5WO0            (PPS_RPA4G3R_RPA4G3R_TC5WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC5/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC6WO0            (PPS_RPA4G3R_RPA4G3R_TC6WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC6/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC7WO0            (PPS_RPA4G3R_RPA4G3R_TC7WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC7/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC8WO0            (PPS_RPA4G3R_RPA4G3R_TC8WO0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC8/WO0 Position */
#define PPS_RPA4G3R_RPA4G3R_TC9WO1            (PPS_RPA4G3R_RPA4G3R_TC9WO1_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TC9/WO1 Position */
#define PPS_RPA4G3R_RPA4G3R_QSPICS            (PPS_RPA4G3R_RPA4G3R_QSPICS_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) QSPI/CS Position */
#define PPS_RPA4G3R_RPA4G3R_QD1               (PPS_RPA4G3R_RPA4G3R_QD1_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) QSPI/DATA1 Position */
#define PPS_RPA4G3R_RPA4G3R_QD0               (PPS_RPA4G3R_RPA4G3R_QD0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) QSPI/DATA0 Position */
#define PPS_RPA4G3R_RPA4G3R_QD3               (PPS_RPA4G3R_RPA4G3R_QD3_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) QSPI/DATA3 Position */
#define PPS_RPA4G3R_RPA4G3R_TSTBUS1           (PPS_RPA4G3R_RPA4G3R_TSTBUS1_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TSTBUS1 Position */
#define PPS_RPA4G3R_RPA4G3R_TSTBUS10          (PPS_RPA4G3R_RPA4G3R_TSTBUS10_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) TSTBUS10 Position */
#define PPS_RPA4G3R_RPA4G3R_AC_CMP0           (PPS_RPA4G3R_RPA4G3R_AC_CMP0_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) AC/CMP0 Position */
#define PPS_RPA4G3R_RPA4G3R_AC_CMPTRDY        (PPS_RPA4G3R_RPA4G3R_AC_CMPTRDY_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) AC/CMPTRDY Position */
#define PPS_RPA4G3R_RPA4G3R_FECTRL4           (PPS_RPA4G3R_RPA4G3R_FECTRL4_Val << PPS_RPA4G3R_RPA4G3R_Pos) /* (PPS_RPA4G3R) FECTRL4 Position */
#define PPS_RPA4G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA4G3R) Register Mask  */


/* -------- PPS_RPA4G5R : (PPS Offset: 0x244) (R/W 32)  -------- */
#define PPS_RPA4G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA4G5R)   Reset Value */

#define PPS_RPA4G5R_RPA4G5R_Pos               _UINT32_(0)                                          /* (PPS_RPA4G5R) RPA4/G5 Position */
#define PPS_RPA4G5R_RPA4G5R_Msk               (_UINT32_(0x3F) << PPS_RPA4G5R_RPA4G5R_Pos)          /* (PPS_RPA4G5R) RPA4/G5 Mask */
#define PPS_RPA4G5R_RPA4G5R(value)            (PPS_RPA4G5R_RPA4G5R_Msk & (_UINT32_(value) << PPS_RPA4G5R_RPA4G5R_Pos)) /* Assignment of value for RPA4G5R in the PPS_RPA4G5R register */
#define   PPS_RPA4G5R_RPA4G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA4G5R) OFF  */
#define   PPS_RPA4G5R_RPA4G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA4G5R) CCL/OUT0  */
#define   PPS_RPA4G5R_RPA4G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPA4G5R) SERCOM1/PAD3  */
#define   PPS_RPA4G5R_RPA4G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA4G5R) SERCOM2/PAD0  */
#define   PPS_RPA4G5R_RPA4G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPA4G5R) TCC0/WO4  */
#define   PPS_RPA4G5R_RPA4G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPA4G5R) TCC0/WO2  */
#define   PPS_RPA4G5R_RPA4G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPA4G5R) TCC0/WO1  */
#define   PPS_RPA4G5R_RPA4G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPA4G5R) TCC1/WO4  */
#define   PPS_RPA4G5R_RPA4G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPA4G5R) TCC1/WO2  */
#define   PPS_RPA4G5R_RPA4G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPA4G5R) TCC1/WO1  */
#define   PPS_RPA4G5R_RPA4G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPA4G5R) TC8/WO1  */
#define   PPS_RPA4G5R_RPA4G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPA4G5R) TC9/WO1  */
#define   PPS_RPA4G5R_RPA4G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPA4G5R) QSPI/CS  */
#define   PPS_RPA4G5R_RPA4G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPA4G5R) QEI/CCMP0  */
#define   PPS_RPA4G5R_RPA4G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPA4G5R) ETH/TSUCOMP  */
#define   PPS_RPA4G5R_RPA4G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPA4G5R) TSTBUS3  */
#define   PPS_RPA4G5R_RPA4G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPA4G5R) TSTBUS7  */
#define   PPS_RPA4G5R_RPA4G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPA4G5R) TSTBUS11  */
#define PPS_RPA4G5R_RPA4G5R_OFF               (PPS_RPA4G5R_RPA4G5R_OFF_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) OFF Position */
#define PPS_RPA4G5R_RPA4G5R_CCLO0             (PPS_RPA4G5R_RPA4G5R_CCLO0_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) CCL/OUT0 Position */
#define PPS_RPA4G5R_RPA4G5R_SCOM1P3           (PPS_RPA4G5R_RPA4G5R_SCOM1P3_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) SERCOM1/PAD3 Position */
#define PPS_RPA4G5R_RPA4G5R_SCOM2P0           (PPS_RPA4G5R_RPA4G5R_SCOM2P0_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) SERCOM2/PAD0 Position */
#define PPS_RPA4G5R_RPA4G5R_TCC0WO4           (PPS_RPA4G5R_RPA4G5R_TCC0WO4_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TCC0/WO4 Position */
#define PPS_RPA4G5R_RPA4G5R_TCC0WO2           (PPS_RPA4G5R_RPA4G5R_TCC0WO2_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TCC0/WO2 Position */
#define PPS_RPA4G5R_RPA4G5R_TCC0WO1           (PPS_RPA4G5R_RPA4G5R_TCC0WO1_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TCC0/WO1 Position */
#define PPS_RPA4G5R_RPA4G5R_TCC1WO4           (PPS_RPA4G5R_RPA4G5R_TCC1WO4_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TCC1/WO4 Position */
#define PPS_RPA4G5R_RPA4G5R_TCC1WO2           (PPS_RPA4G5R_RPA4G5R_TCC1WO2_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TCC1/WO2 Position */
#define PPS_RPA4G5R_RPA4G5R_TCC1WO1           (PPS_RPA4G5R_RPA4G5R_TCC1WO1_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TCC1/WO1 Position */
#define PPS_RPA4G5R_RPA4G5R_TC8WO1            (PPS_RPA4G5R_RPA4G5R_TC8WO1_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TC8/WO1 Position */
#define PPS_RPA4G5R_RPA4G5R_TC9WO1            (PPS_RPA4G5R_RPA4G5R_TC9WO1_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TC9/WO1 Position */
#define PPS_RPA4G5R_RPA4G5R_QSPICS            (PPS_RPA4G5R_RPA4G5R_QSPICS_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) QSPI/CS Position */
#define PPS_RPA4G5R_RPA4G5R_QEICCMP0          (PPS_RPA4G5R_RPA4G5R_QEICCMP0_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) QEI/CCMP0 Position */
#define PPS_RPA4G5R_RPA4G5R_GMAC_TSUCOMP      (PPS_RPA4G5R_RPA4G5R_GMAC_TSUCOMP_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) ETH/TSUCOMP Position */
#define PPS_RPA4G5R_RPA4G5R_TSTBUS3           (PPS_RPA4G5R_RPA4G5R_TSTBUS3_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TSTBUS3 Position */
#define PPS_RPA4G5R_RPA4G5R_TSTBUS7           (PPS_RPA4G5R_RPA4G5R_TSTBUS7_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TSTBUS7 Position */
#define PPS_RPA4G5R_RPA4G5R_TSTBUS11          (PPS_RPA4G5R_RPA4G5R_TSTBUS11_Val << PPS_RPA4G5R_RPA4G5R_Pos) /* (PPS_RPA4G5R) TSTBUS11 Position */
#define PPS_RPA4G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA4G5R) Register Mask  */


/* -------- PPS_RPA5G3R : (PPS Offset: 0x248) (R/W 32)  -------- */
#define PPS_RPA5G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA5G3R)   Reset Value */

#define PPS_RPA5G3R_RPA5G3R_Pos               _UINT32_(0)                                          /* (PPS_RPA5G3R) RPA5/G3 Position */
#define PPS_RPA5G3R_RPA5G3R_Msk               (_UINT32_(0x3F) << PPS_RPA5G3R_RPA5G3R_Pos)          /* (PPS_RPA5G3R) RPA5/G3 Mask */
#define PPS_RPA5G3R_RPA5G3R(value)            (PPS_RPA5G3R_RPA5G3R_Msk & (_UINT32_(value) << PPS_RPA5G3R_RPA5G3R_Pos)) /* Assignment of value for RPA5G3R in the PPS_RPA5G3R register */
#define   PPS_RPA5G3R_RPA5G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA5G3R) OFF  */
#define   PPS_RPA5G3R_RPA5G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA5G3R) CCL/OUT0  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA5G3R) SERCOM0/PAD0  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA5G3R) SERCOM0/PAD3  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA5G3R) SERCOM1/PAD2  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA5G3R) SERCOM1/PAD0  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPA5G3R) SERCOM1/PAD3  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA5G3R) SERCOM2/PAD0  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA5G3R) SERCOM2/PAD3  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA5G3R) SERCOM3/PAD2  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPA5G3R) SERCOM3/PAD0  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPA5G3R) SERCOM3/PAD3  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA5G3R) SERCOM4/PAD0  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA5G3R) SERCOM4/PAD3  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA5G3R) SERCOM5/PAD2  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPA5G3R) SERCOM5/PAD0  */
#define   PPS_RPA5G3R_RPA5G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPA5G3R) SERCOM5/PAD3  */
#define   PPS_RPA5G3R_RPA5G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPA5G3R) TCC0/WO2  */
#define   PPS_RPA5G3R_RPA5G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPA5G3R) TCC0/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPA5G3R) TCC0/WO4  */
#define   PPS_RPA5G3R_RPA5G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPA5G3R) TCC1/WO2  */
#define   PPS_RPA5G3R_RPA5G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPA5G3R) TCC1/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPA5G3R) TCC1/WO4  */
#define   PPS_RPA5G3R_RPA5G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPA5G3R) TCC2/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA5G3R) TC0/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA5G3R) TC1/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA5G3R) TC2/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPA5G3R) TC3/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPA5G3R) TC4/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA5G3R) TC5/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPA5G3R) TC6/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPA5G3R) TC7/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPA5G3R) TC8/WO0  */
#define   PPS_RPA5G3R_RPA5G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPA5G3R) TC9/WO1  */
#define   PPS_RPA5G3R_RPA5G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA5G3R) QSPI/CS  */
#define   PPS_RPA5G3R_RPA5G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPA5G3R) QSPI/DATA1  */
#define   PPS_RPA5G3R_RPA5G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPA5G3R) QSPI/DATA0  */
#define   PPS_RPA5G3R_RPA5G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPA5G3R) QSPI/DATA3  */
#define   PPS_RPA5G3R_RPA5G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPA5G3R) TSTBUS1  */
#define   PPS_RPA5G3R_RPA5G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPA5G3R) TSTBUS10  */
#define   PPS_RPA5G3R_RPA5G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPA5G3R) AC/CMP0  */
#define   PPS_RPA5G3R_RPA5G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPA5G3R) AC/CMPTRDY  */
#define   PPS_RPA5G3R_RPA5G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPA5G3R) FECTRL4  */
#define PPS_RPA5G3R_RPA5G3R_OFF               (PPS_RPA5G3R_RPA5G3R_OFF_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) OFF Position */
#define PPS_RPA5G3R_RPA5G3R_CCLO0             (PPS_RPA5G3R_RPA5G3R_CCLO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) CCL/OUT0 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM0P0           (PPS_RPA5G3R_RPA5G3R_SCOM0P0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM0/PAD0 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM0P3           (PPS_RPA5G3R_RPA5G3R_SCOM0P3_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM0/PAD3 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM1P2           (PPS_RPA5G3R_RPA5G3R_SCOM1P2_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM1/PAD2 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM1P0           (PPS_RPA5G3R_RPA5G3R_SCOM1P0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM1/PAD0 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM1P3           (PPS_RPA5G3R_RPA5G3R_SCOM1P3_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM1/PAD3 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM2P0           (PPS_RPA5G3R_RPA5G3R_SCOM2P0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM2/PAD0 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM2P3           (PPS_RPA5G3R_RPA5G3R_SCOM2P3_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM2/PAD3 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM3P2           (PPS_RPA5G3R_RPA5G3R_SCOM3P2_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM3/PAD2 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM3P0           (PPS_RPA5G3R_RPA5G3R_SCOM3P0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM3/PAD0 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM3P3           (PPS_RPA5G3R_RPA5G3R_SCOM3P3_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM3/PAD3 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM4P0           (PPS_RPA5G3R_RPA5G3R_SCOM4P0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM4/PAD0 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM4P3           (PPS_RPA5G3R_RPA5G3R_SCOM4P3_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM4/PAD3 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM5P2           (PPS_RPA5G3R_RPA5G3R_SCOM5P2_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM5/PAD2 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM5P0           (PPS_RPA5G3R_RPA5G3R_SCOM5P0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM5/PAD0 Position */
#define PPS_RPA5G3R_RPA5G3R_SCOM5P3           (PPS_RPA5G3R_RPA5G3R_SCOM5P3_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) SERCOM5/PAD3 Position */
#define PPS_RPA5G3R_RPA5G3R_TCC0WO2           (PPS_RPA5G3R_RPA5G3R_TCC0WO2_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TCC0/WO2 Position */
#define PPS_RPA5G3R_RPA5G3R_TCC0WO0           (PPS_RPA5G3R_RPA5G3R_TCC0WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TCC0/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TCC0WO4           (PPS_RPA5G3R_RPA5G3R_TCC0WO4_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TCC0/WO4 Position */
#define PPS_RPA5G3R_RPA5G3R_TCC1WO2           (PPS_RPA5G3R_RPA5G3R_TCC1WO2_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TCC1/WO2 Position */
#define PPS_RPA5G3R_RPA5G3R_TCC1WO0           (PPS_RPA5G3R_RPA5G3R_TCC1WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TCC1/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TCC1WO4           (PPS_RPA5G3R_RPA5G3R_TCC1WO4_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TCC1/WO4 Position */
#define PPS_RPA5G3R_RPA5G3R_TCC2WO0           (PPS_RPA5G3R_RPA5G3R_TCC2WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TCC2/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC0WO0            (PPS_RPA5G3R_RPA5G3R_TC0WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC0/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC1WO0            (PPS_RPA5G3R_RPA5G3R_TC1WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC1/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC2WO0            (PPS_RPA5G3R_RPA5G3R_TC2WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC2/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC3WO0            (PPS_RPA5G3R_RPA5G3R_TC3WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC3/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC4WO0            (PPS_RPA5G3R_RPA5G3R_TC4WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC4/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC5WO0            (PPS_RPA5G3R_RPA5G3R_TC5WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC5/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC6WO0            (PPS_RPA5G3R_RPA5G3R_TC6WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC6/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC7WO0            (PPS_RPA5G3R_RPA5G3R_TC7WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC7/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC8WO0            (PPS_RPA5G3R_RPA5G3R_TC8WO0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC8/WO0 Position */
#define PPS_RPA5G3R_RPA5G3R_TC9WO1            (PPS_RPA5G3R_RPA5G3R_TC9WO1_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TC9/WO1 Position */
#define PPS_RPA5G3R_RPA5G3R_QSPICS            (PPS_RPA5G3R_RPA5G3R_QSPICS_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) QSPI/CS Position */
#define PPS_RPA5G3R_RPA5G3R_QD1               (PPS_RPA5G3R_RPA5G3R_QD1_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) QSPI/DATA1 Position */
#define PPS_RPA5G3R_RPA5G3R_QD0               (PPS_RPA5G3R_RPA5G3R_QD0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) QSPI/DATA0 Position */
#define PPS_RPA5G3R_RPA5G3R_QD3               (PPS_RPA5G3R_RPA5G3R_QD3_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) QSPI/DATA3 Position */
#define PPS_RPA5G3R_RPA5G3R_TSTBUS1           (PPS_RPA5G3R_RPA5G3R_TSTBUS1_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TSTBUS1 Position */
#define PPS_RPA5G3R_RPA5G3R_TSTBUS10          (PPS_RPA5G3R_RPA5G3R_TSTBUS10_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) TSTBUS10 Position */
#define PPS_RPA5G3R_RPA5G3R_AC_CMP0           (PPS_RPA5G3R_RPA5G3R_AC_CMP0_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) AC/CMP0 Position */
#define PPS_RPA5G3R_RPA5G3R_AC_CMPTRDY        (PPS_RPA5G3R_RPA5G3R_AC_CMPTRDY_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) AC/CMPTRDY Position */
#define PPS_RPA5G3R_RPA5G3R_FECTRL4           (PPS_RPA5G3R_RPA5G3R_FECTRL4_Val << PPS_RPA5G3R_RPA5G3R_Pos) /* (PPS_RPA5G3R) FECTRL4 Position */
#define PPS_RPA5G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA5G3R) Register Mask  */


/* -------- PPS_RPA5G4R : (PPS Offset: 0x24C) (R/W 32)  -------- */
#define PPS_RPA5G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA5G4R)   Reset Value */

#define PPS_RPA5G4R_RPA5G4R_Pos               _UINT32_(0)                                          /* (PPS_RPA5G4R) RPA5/G4 Position */
#define PPS_RPA5G4R_RPA5G4R_Msk               (_UINT32_(0x3F) << PPS_RPA5G4R_RPA5G4R_Pos)          /* (PPS_RPA5G4R) RPA5/G4 Mask */
#define PPS_RPA5G4R_RPA5G4R(value)            (PPS_RPA5G4R_RPA5G4R_Msk & (_UINT32_(value) << PPS_RPA5G4R_RPA5G4R_Pos)) /* Assignment of value for RPA5G4R in the PPS_RPA5G4R register */
#define   PPS_RPA5G4R_RPA5G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA5G4R) OFF  */
#define   PPS_RPA5G4R_RPA5G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA5G4R) CCL/OUT1  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA5G4R) SERCOM0/PAD2  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA5G4R) SERCOM0/PAD0  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPA5G4R) SERCOM1/PAD3  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA5G4R) SERCOM1/PAD0  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA5G4R) SERCOM2/PAD2  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA5G4R) SERCOM2/PAD0  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA5G4R) SERCOM3/PAD3  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPA5G4R) SERCOM3/PAD0  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA5G4R) SERCOM4/PAD2  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA5G4R) SERCOM4/PAD0  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPA5G4R) SERCOM5/PAD3  */
#define   PPS_RPA5G4R_RPA5G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPA5G4R) SERCOM5/PAD0  */
#define   PPS_RPA5G4R_RPA5G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPA5G4R) TCC0/WO3  */
#define   PPS_RPA5G4R_RPA5G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPA5G4R) TCC0/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPA5G4R) TCC0/WO5  */
#define   PPS_RPA5G4R_RPA5G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPA5G4R) TCC1/WO3  */
#define   PPS_RPA5G4R_RPA5G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPA5G4R) TCC1/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPA5G4R) TCC1/WO5  */
#define   PPS_RPA5G4R_RPA5G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA5G4R) TCC2/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA5G4R) TC0/WO0  */
#define   PPS_RPA5G4R_RPA5G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPA5G4R) TC1/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPA5G4R) TC2/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA5G4R) TC3/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA5G4R) TC4/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA5G4R) TC5/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA5G4R) TC6/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA5G4R) TC7/WO1  */
#define   PPS_RPA5G4R_RPA5G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA5G4R) TC9/WO0  */
#define   PPS_RPA5G4R_RPA5G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPA5G4R) QSPI/CS  */
#define   PPS_RPA5G4R_RPA5G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPA5G4R) QSPI/DATA2  */
#define   PPS_RPA5G4R_RPA5G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPA5G4R) QSPI/DATA1  */
#define   PPS_RPA5G4R_RPA5G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPA5G4R) QSPI/DATA0  */
#define   PPS_RPA5G4R_RPA5G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPA5G4R) TSTBUS2  */
#define   PPS_RPA5G4R_RPA5G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPA5G4R) TSTBUS6  */
#define   PPS_RPA5G4R_RPA5G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPA5G4R) AC/CMP1  */
#define   PPS_RPA5G4R_RPA5G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPA5G4R) AC/CMPTOUT  */
#define   PPS_RPA5G4R_RPA5G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPA5G4R) CAN1/TX  */
#define   PPS_RPA5G4R_RPA5G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPA5G4R) FECTRL3  */
#define   PPS_RPA5G4R_RPA5G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPA5G4R) FECTRL5  */
#define PPS_RPA5G4R_RPA5G4R_OFF               (PPS_RPA5G4R_RPA5G4R_OFF_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) OFF Position */
#define PPS_RPA5G4R_RPA5G4R_CCLO1             (PPS_RPA5G4R_RPA5G4R_CCLO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) CCL/OUT1 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM0P2           (PPS_RPA5G4R_RPA5G4R_SCOM0P2_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM0/PAD2 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM0P0           (PPS_RPA5G4R_RPA5G4R_SCOM0P0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM0/PAD0 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM1P3           (PPS_RPA5G4R_RPA5G4R_SCOM1P3_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM1/PAD3 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM1P0           (PPS_RPA5G4R_RPA5G4R_SCOM1P0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM1/PAD0 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM2P2           (PPS_RPA5G4R_RPA5G4R_SCOM2P2_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM2/PAD2 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM2P0           (PPS_RPA5G4R_RPA5G4R_SCOM2P0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM2/PAD0 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM3P3           (PPS_RPA5G4R_RPA5G4R_SCOM3P3_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM3/PAD3 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM3P0           (PPS_RPA5G4R_RPA5G4R_SCOM3P0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM3/PAD0 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM4P2           (PPS_RPA5G4R_RPA5G4R_SCOM4P2_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM4/PAD2 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM4P0           (PPS_RPA5G4R_RPA5G4R_SCOM4P0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM4/PAD0 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM5P3           (PPS_RPA5G4R_RPA5G4R_SCOM5P3_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM5/PAD3 Position */
#define PPS_RPA5G4R_RPA5G4R_SCOM5P0           (PPS_RPA5G4R_RPA5G4R_SCOM5P0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) SERCOM5/PAD0 Position */
#define PPS_RPA5G4R_RPA5G4R_TCC0WO3           (PPS_RPA5G4R_RPA5G4R_TCC0WO3_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TCC0/WO3 Position */
#define PPS_RPA5G4R_RPA5G4R_TCC0WO1           (PPS_RPA5G4R_RPA5G4R_TCC0WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TCC0/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TCC0WO5           (PPS_RPA5G4R_RPA5G4R_TCC0WO5_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TCC0/WO5 Position */
#define PPS_RPA5G4R_RPA5G4R_TCC1WO3           (PPS_RPA5G4R_RPA5G4R_TCC1WO3_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TCC1/WO3 Position */
#define PPS_RPA5G4R_RPA5G4R_TCC1WO1           (PPS_RPA5G4R_RPA5G4R_TCC1WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TCC1/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TCC1WO5           (PPS_RPA5G4R_RPA5G4R_TCC1WO5_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TCC1/WO5 Position */
#define PPS_RPA5G4R_RPA5G4R_TCC2WO1           (PPS_RPA5G4R_RPA5G4R_TCC2WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TCC2/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TC0WO0            (PPS_RPA5G4R_RPA5G4R_TC0WO0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC0/WO0 Position */
#define PPS_RPA5G4R_RPA5G4R_TC1WO1            (PPS_RPA5G4R_RPA5G4R_TC1WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC1/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TC2WO1            (PPS_RPA5G4R_RPA5G4R_TC2WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC2/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TC3WO1            (PPS_RPA5G4R_RPA5G4R_TC3WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC3/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TC4WO1            (PPS_RPA5G4R_RPA5G4R_TC4WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC4/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TC5WO1            (PPS_RPA5G4R_RPA5G4R_TC5WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC5/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TC6WO1            (PPS_RPA5G4R_RPA5G4R_TC6WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC6/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TC7WO1            (PPS_RPA5G4R_RPA5G4R_TC7WO1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC7/WO1 Position */
#define PPS_RPA5G4R_RPA5G4R_TC9WO0            (PPS_RPA5G4R_RPA5G4R_TC9WO0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TC9/WO0 Position */
#define PPS_RPA5G4R_RPA5G4R_QSPICS            (PPS_RPA5G4R_RPA5G4R_QSPICS_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) QSPI/CS Position */
#define PPS_RPA5G4R_RPA5G4R_QD2               (PPS_RPA5G4R_RPA5G4R_QD2_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) QSPI/DATA2 Position */
#define PPS_RPA5G4R_RPA5G4R_QD1               (PPS_RPA5G4R_RPA5G4R_QD1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) QSPI/DATA1 Position */
#define PPS_RPA5G4R_RPA5G4R_QD0               (PPS_RPA5G4R_RPA5G4R_QD0_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) QSPI/DATA0 Position */
#define PPS_RPA5G4R_RPA5G4R_TSTBUS2           (PPS_RPA5G4R_RPA5G4R_TSTBUS2_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TSTBUS2 Position */
#define PPS_RPA5G4R_RPA5G4R_TSTBUS6           (PPS_RPA5G4R_RPA5G4R_TSTBUS6_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) TSTBUS6 Position */
#define PPS_RPA5G4R_RPA5G4R_AC_CMP1           (PPS_RPA5G4R_RPA5G4R_AC_CMP1_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) AC/CMP1 Position */
#define PPS_RPA5G4R_RPA5G4R_AC_CMPTOUT        (PPS_RPA5G4R_RPA5G4R_AC_CMPTOUT_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) AC/CMPTOUT Position */
#define PPS_RPA5G4R_RPA5G4R_CAN1_TX           (PPS_RPA5G4R_RPA5G4R_CAN1_TX_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) CAN1/TX Position */
#define PPS_RPA5G4R_RPA5G4R_FECTRL3           (PPS_RPA5G4R_RPA5G4R_FECTRL3_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) FECTRL3 Position */
#define PPS_RPA5G4R_RPA5G4R_FECTRL5           (PPS_RPA5G4R_RPA5G4R_FECTRL5_Val << PPS_RPA5G4R_RPA5G4R_Pos) /* (PPS_RPA5G4R) FECTRL5 Position */
#define PPS_RPA5G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA5G4R) Register Mask  */


/* -------- PPS_RPA5G6R : (PPS Offset: 0x250) (R/W 32)  -------- */
#define PPS_RPA5G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA5G6R)   Reset Value */

#define PPS_RPA5G6R_RPA5G6R_Pos               _UINT32_(0)                                          /* (PPS_RPA5G6R) RPA5/G6 Position */
#define PPS_RPA5G6R_RPA5G6R_Msk               (_UINT32_(0x3F) << PPS_RPA5G6R_RPA5G6R_Pos)          /* (PPS_RPA5G6R) RPA5/G6 Mask */
#define PPS_RPA5G6R_RPA5G6R(value)            (PPS_RPA5G6R_RPA5G6R_Msk & (_UINT32_(value) << PPS_RPA5G6R_RPA5G6R_Pos)) /* Assignment of value for RPA5G6R in the PPS_RPA5G6R register */
#define   PPS_RPA5G6R_RPA5G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA5G6R) OFF  */
#define   PPS_RPA5G6R_RPA5G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPA5G6R) SERCOM0/PAD1  */
#define   PPS_RPA5G6R_RPA5G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPA5G6R) SERCOM1/PAD1  */
#define   PPS_RPA5G6R_RPA5G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPA5G6R) SERCOM2/PAD1  */
#define   PPS_RPA5G6R_RPA5G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPA5G6R) SERCOM3/PAD1  */
#define   PPS_RPA5G6R_RPA5G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPA5G6R) SERCOM4/PAD1  */
#define   PPS_RPA5G6R_RPA5G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPA5G6R) SERCOM5/PAD1  */
#define   PPS_RPA5G6R_RPA5G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPA5G6R) QSPI/SCK  */
#define   PPS_RPA5G6R_RPA5G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPA5G6R) REFO1  */
#define   PPS_RPA5G6R_RPA5G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPA5G6R) REFO2  */
#define   PPS_RPA5G6R_RPA5G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPA5G6R) REFO3  */
#define   PPS_RPA5G6R_RPA5G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPA5G6R) REFO4  */
#define PPS_RPA5G6R_RPA5G6R_OFF               (PPS_RPA5G6R_RPA5G6R_OFF_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) OFF Position */
#define PPS_RPA5G6R_RPA5G6R_SCOM0P1           (PPS_RPA5G6R_RPA5G6R_SCOM0P1_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) SERCOM0/PAD1 Position */
#define PPS_RPA5G6R_RPA5G6R_SCOM1P1           (PPS_RPA5G6R_RPA5G6R_SCOM1P1_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) SERCOM1/PAD1 Position */
#define PPS_RPA5G6R_RPA5G6R_SCOM2P1           (PPS_RPA5G6R_RPA5G6R_SCOM2P1_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) SERCOM2/PAD1 Position */
#define PPS_RPA5G6R_RPA5G6R_SCOM3P1           (PPS_RPA5G6R_RPA5G6R_SCOM3P1_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) SERCOM3/PAD1 Position */
#define PPS_RPA5G6R_RPA5G6R_SCOM4P1           (PPS_RPA5G6R_RPA5G6R_SCOM4P1_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) SERCOM4/PAD1 Position */
#define PPS_RPA5G6R_RPA5G6R_SCOM5P1           (PPS_RPA5G6R_RPA5G6R_SCOM5P1_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) SERCOM5/PAD1 Position */
#define PPS_RPA5G6R_RPA5G6R_QSPI_SCK          (PPS_RPA5G6R_RPA5G6R_QSPI_SCK_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) QSPI/SCK Position */
#define PPS_RPA5G6R_RPA5G6R_REFO1             (PPS_RPA5G6R_RPA5G6R_REFO1_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) REFO1 Position */
#define PPS_RPA5G6R_RPA5G6R_REFO2             (PPS_RPA5G6R_RPA5G6R_REFO2_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) REFO2 Position */
#define PPS_RPA5G6R_RPA5G6R_REFO3             (PPS_RPA5G6R_RPA5G6R_REFO3_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) REFO3 Position */
#define PPS_RPA5G6R_RPA5G6R_REFO4             (PPS_RPA5G6R_RPA5G6R_REFO4_Val << PPS_RPA5G6R_RPA5G6R_Pos) /* (PPS_RPA5G6R) REFO4 Position */
#define PPS_RPA5G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA5G6R) Register Mask  */


/* -------- PPS_RPA6G1R : (PPS Offset: 0x254) (R/W 32)  -------- */
#define PPS_RPA6G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA6G1R)   Reset Value */

#define PPS_RPA6G1R_RPA6G1R_Pos               _UINT32_(0)                                          /* (PPS_RPA6G1R) RPA6/G1 Position */
#define PPS_RPA6G1R_RPA6G1R_Msk               (_UINT32_(0x3F) << PPS_RPA6G1R_RPA6G1R_Pos)          /* (PPS_RPA6G1R) RPA6/G1 Mask */
#define PPS_RPA6G1R_RPA6G1R(value)            (PPS_RPA6G1R_RPA6G1R_Msk & (_UINT32_(value) << PPS_RPA6G1R_RPA6G1R_Pos)) /* Assignment of value for RPA6G1R in the PPS_RPA6G1R register */
#define   PPS_RPA6G1R_RPA6G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA6G1R) OFF  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPA6G1R) SERCOM0/PAD3  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA6G1R) SERCOM0/PAD2  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA6G1R) SERCOM1/PAD0  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA6G1R) SERCOM1/PAD2  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA6G1R) SERCOM2/PAD3  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA6G1R) SERCOM2/PAD2  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA6G1R) SERCOM3/PAD0  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPA6G1R) SERCOM3/PAD2  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPA6G1R) SERCOM4/PAD3  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA6G1R) SERCOM4/PAD2  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA6G1R) SERCOM5/PAD0  */
#define   PPS_RPA6G1R_RPA6G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPA6G1R) SERCOM5/PAD2  */
#define   PPS_RPA6G1R_RPA6G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPA6G1R) TCC0/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPA6G1R) TCC0/WO4  */
#define   PPS_RPA6G1R_RPA6G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPA6G1R) TCC1/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPA6G1R) TCC1/WO4  */
#define   PPS_RPA6G1R_RPA6G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPA6G1R) TCC2/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPA6G1R) TC0/WO1  */
#define   PPS_RPA6G1R_RPA6G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPA6G1R) TC1/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPA6G1R) TC2/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA6G1R) TC3/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPA6G1R) TC4/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPA6G1R) TC5/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA6G1R) TC6/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA6G1R) TC7/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA6G1R) TC8/WO0  */
#define   PPS_RPA6G1R_RPA6G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPA6G1R) QSPI/CS  */
#define   PPS_RPA6G1R_RPA6G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPA6G1R) QSPI/DATA3  */
#define   PPS_RPA6G1R_RPA6G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPA6G1R) QSPI/DATA2  */
#define   PPS_RPA6G1R_RPA6G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPA6G1R) QSPI/DATA1  */
#define   PPS_RPA6G1R_RPA6G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPA6G1R) QEI/CCMP0  */
#define   PPS_RPA6G1R_RPA6G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPA6G1R) TSTBUS0  */
#define   PPS_RPA6G1R_RPA6G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPA6G1R) TSTBUS4  */
#define   PPS_RPA6G1R_RPA6G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPA6G1R) TSTBUS8  */
#define   PPS_RPA6G1R_RPA6G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPA6G1R) FECTRL1  */
#define   PPS_RPA6G1R_RPA6G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPA6G1R) FECTRL2  */
#define   PPS_RPA6G1R_RPA6G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPA6G1R) COEX/BT/STATE  */
#define PPS_RPA6G1R_RPA6G1R_OFF               (PPS_RPA6G1R_RPA6G1R_OFF_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) OFF Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM0P3           (PPS_RPA6G1R_RPA6G1R_SCOM0P3_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM0/PAD3 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM0P2           (PPS_RPA6G1R_RPA6G1R_SCOM0P2_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM0/PAD2 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM1P0           (PPS_RPA6G1R_RPA6G1R_SCOM1P0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM1/PAD0 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM1P2           (PPS_RPA6G1R_RPA6G1R_SCOM1P2_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM1/PAD2 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM2P3           (PPS_RPA6G1R_RPA6G1R_SCOM2P3_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM2/PAD3 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM2P2           (PPS_RPA6G1R_RPA6G1R_SCOM2P2_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM2/PAD2 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM3P0           (PPS_RPA6G1R_RPA6G1R_SCOM3P0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM3/PAD0 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM3P2           (PPS_RPA6G1R_RPA6G1R_SCOM3P2_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM3/PAD2 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM4P3           (PPS_RPA6G1R_RPA6G1R_SCOM4P3_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM4/PAD3 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM4P2           (PPS_RPA6G1R_RPA6G1R_SCOM4P2_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM4/PAD2 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM5P0           (PPS_RPA6G1R_RPA6G1R_SCOM5P0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM5/PAD0 Position */
#define PPS_RPA6G1R_RPA6G1R_SCOM5P2           (PPS_RPA6G1R_RPA6G1R_SCOM5P2_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) SERCOM5/PAD2 Position */
#define PPS_RPA6G1R_RPA6G1R_TCC0WO0           (PPS_RPA6G1R_RPA6G1R_TCC0WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TCC0/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TCC0WO4           (PPS_RPA6G1R_RPA6G1R_TCC0WO4_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TCC0/WO4 Position */
#define PPS_RPA6G1R_RPA6G1R_TCC1WO0           (PPS_RPA6G1R_RPA6G1R_TCC1WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TCC1/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TCC1WO4           (PPS_RPA6G1R_RPA6G1R_TCC1WO4_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TCC1/WO4 Position */
#define PPS_RPA6G1R_RPA6G1R_TCC2WO0           (PPS_RPA6G1R_RPA6G1R_TCC2WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TCC2/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TC0WO1            (PPS_RPA6G1R_RPA6G1R_TC0WO1_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC0/WO1 Position */
#define PPS_RPA6G1R_RPA6G1R_TC1WO0            (PPS_RPA6G1R_RPA6G1R_TC1WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC1/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TC2WO0            (PPS_RPA6G1R_RPA6G1R_TC2WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC2/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TC3WO0            (PPS_RPA6G1R_RPA6G1R_TC3WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC3/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TC4WO0            (PPS_RPA6G1R_RPA6G1R_TC4WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC4/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TC5WO0            (PPS_RPA6G1R_RPA6G1R_TC5WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC5/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TC6WO0            (PPS_RPA6G1R_RPA6G1R_TC6WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC6/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TC7WO0            (PPS_RPA6G1R_RPA6G1R_TC7WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC7/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_TC8WO0            (PPS_RPA6G1R_RPA6G1R_TC8WO0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TC8/WO0 Position */
#define PPS_RPA6G1R_RPA6G1R_QSPICS            (PPS_RPA6G1R_RPA6G1R_QSPICS_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) QSPI/CS Position */
#define PPS_RPA6G1R_RPA6G1R_QD3               (PPS_RPA6G1R_RPA6G1R_QD3_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) QSPI/DATA3 Position */
#define PPS_RPA6G1R_RPA6G1R_QD2               (PPS_RPA6G1R_RPA6G1R_QD2_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) QSPI/DATA2 Position */
#define PPS_RPA6G1R_RPA6G1R_QD1               (PPS_RPA6G1R_RPA6G1R_QD1_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) QSPI/DATA1 Position */
#define PPS_RPA6G1R_RPA6G1R_QEICCMP0          (PPS_RPA6G1R_RPA6G1R_QEICCMP0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) QEI/CCMP0 Position */
#define PPS_RPA6G1R_RPA6G1R_TSTBUS0           (PPS_RPA6G1R_RPA6G1R_TSTBUS0_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TSTBUS0 Position */
#define PPS_RPA6G1R_RPA6G1R_TSTBUS4           (PPS_RPA6G1R_RPA6G1R_TSTBUS4_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TSTBUS4 Position */
#define PPS_RPA6G1R_RPA6G1R_TSTBUS8           (PPS_RPA6G1R_RPA6G1R_TSTBUS8_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) TSTBUS8 Position */
#define PPS_RPA6G1R_RPA6G1R_FECTRL1           (PPS_RPA6G1R_RPA6G1R_FECTRL1_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) FECTRL1 Position */
#define PPS_RPA6G1R_RPA6G1R_FECTRL2           (PPS_RPA6G1R_RPA6G1R_FECTRL2_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) FECTRL2 Position */
#define PPS_RPA6G1R_RPA6G1R_COEX_BT_STATE     (PPS_RPA6G1R_RPA6G1R_COEX_BT_STATE_Val << PPS_RPA6G1R_RPA6G1R_Pos) /* (PPS_RPA6G1R) COEX/BT/STATE Position */
#define PPS_RPA6G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA6G1R) Register Mask  */


/* -------- PPS_RPA6G4R : (PPS Offset: 0x258) (R/W 32)  -------- */
#define PPS_RPA6G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA6G4R)   Reset Value */

#define PPS_RPA6G4R_RPA6G4R_Pos               _UINT32_(0)                                          /* (PPS_RPA6G4R) RPA6/G4 Position */
#define PPS_RPA6G4R_RPA6G4R_Msk               (_UINT32_(0x3F) << PPS_RPA6G4R_RPA6G4R_Pos)          /* (PPS_RPA6G4R) RPA6/G4 Mask */
#define PPS_RPA6G4R_RPA6G4R(value)            (PPS_RPA6G4R_RPA6G4R_Msk & (_UINT32_(value) << PPS_RPA6G4R_RPA6G4R_Pos)) /* Assignment of value for RPA6G4R in the PPS_RPA6G4R register */
#define   PPS_RPA6G4R_RPA6G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA6G4R) OFF  */
#define   PPS_RPA6G4R_RPA6G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA6G4R) CCL/OUT1  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA6G4R) SERCOM0/PAD2  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA6G4R) SERCOM0/PAD0  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPA6G4R) SERCOM1/PAD3  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA6G4R) SERCOM1/PAD0  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA6G4R) SERCOM2/PAD2  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA6G4R) SERCOM2/PAD0  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA6G4R) SERCOM3/PAD3  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPA6G4R) SERCOM3/PAD0  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA6G4R) SERCOM4/PAD2  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA6G4R) SERCOM4/PAD0  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPA6G4R) SERCOM5/PAD3  */
#define   PPS_RPA6G4R_RPA6G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPA6G4R) SERCOM5/PAD0  */
#define   PPS_RPA6G4R_RPA6G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPA6G4R) TCC0/WO3  */
#define   PPS_RPA6G4R_RPA6G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPA6G4R) TCC0/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPA6G4R) TCC0/WO5  */
#define   PPS_RPA6G4R_RPA6G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPA6G4R) TCC1/WO3  */
#define   PPS_RPA6G4R_RPA6G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPA6G4R) TCC1/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPA6G4R) TCC1/WO5  */
#define   PPS_RPA6G4R_RPA6G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA6G4R) TCC2/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA6G4R) TC0/WO0  */
#define   PPS_RPA6G4R_RPA6G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPA6G4R) TC1/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPA6G4R) TC2/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA6G4R) TC3/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA6G4R) TC4/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA6G4R) TC5/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA6G4R) TC6/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA6G4R) TC7/WO1  */
#define   PPS_RPA6G4R_RPA6G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA6G4R) TC9/WO0  */
#define   PPS_RPA6G4R_RPA6G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPA6G4R) QSPI/CS  */
#define   PPS_RPA6G4R_RPA6G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPA6G4R) QSPI/DATA2  */
#define   PPS_RPA6G4R_RPA6G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPA6G4R) QSPI/DATA1  */
#define   PPS_RPA6G4R_RPA6G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPA6G4R) QSPI/DATA0  */
#define   PPS_RPA6G4R_RPA6G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPA6G4R) TSTBUS2  */
#define   PPS_RPA6G4R_RPA6G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPA6G4R) TSTBUS6  */
#define   PPS_RPA6G4R_RPA6G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPA6G4R) AC/CMP1  */
#define   PPS_RPA6G4R_RPA6G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPA6G4R) AC/CMPTOUT  */
#define   PPS_RPA6G4R_RPA6G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPA6G4R) CAN1/TX  */
#define   PPS_RPA6G4R_RPA6G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPA6G4R) FECTRL3  */
#define   PPS_RPA6G4R_RPA6G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPA6G4R) FECTRL5  */
#define PPS_RPA6G4R_RPA6G4R_OFF               (PPS_RPA6G4R_RPA6G4R_OFF_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) OFF Position */
#define PPS_RPA6G4R_RPA6G4R_CCLO1             (PPS_RPA6G4R_RPA6G4R_CCLO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) CCL/OUT1 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM0P2           (PPS_RPA6G4R_RPA6G4R_SCOM0P2_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM0/PAD2 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM0P0           (PPS_RPA6G4R_RPA6G4R_SCOM0P0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM0/PAD0 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM1P3           (PPS_RPA6G4R_RPA6G4R_SCOM1P3_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM1/PAD3 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM1P0           (PPS_RPA6G4R_RPA6G4R_SCOM1P0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM1/PAD0 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM2P2           (PPS_RPA6G4R_RPA6G4R_SCOM2P2_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM2/PAD2 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM2P0           (PPS_RPA6G4R_RPA6G4R_SCOM2P0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM2/PAD0 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM3P3           (PPS_RPA6G4R_RPA6G4R_SCOM3P3_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM3/PAD3 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM3P0           (PPS_RPA6G4R_RPA6G4R_SCOM3P0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM3/PAD0 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM4P2           (PPS_RPA6G4R_RPA6G4R_SCOM4P2_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM4/PAD2 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM4P0           (PPS_RPA6G4R_RPA6G4R_SCOM4P0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM4/PAD0 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM5P3           (PPS_RPA6G4R_RPA6G4R_SCOM5P3_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM5/PAD3 Position */
#define PPS_RPA6G4R_RPA6G4R_SCOM5P0           (PPS_RPA6G4R_RPA6G4R_SCOM5P0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) SERCOM5/PAD0 Position */
#define PPS_RPA6G4R_RPA6G4R_TCC0WO3           (PPS_RPA6G4R_RPA6G4R_TCC0WO3_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TCC0/WO3 Position */
#define PPS_RPA6G4R_RPA6G4R_TCC0WO1           (PPS_RPA6G4R_RPA6G4R_TCC0WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TCC0/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TCC0WO5           (PPS_RPA6G4R_RPA6G4R_TCC0WO5_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TCC0/WO5 Position */
#define PPS_RPA6G4R_RPA6G4R_TCC1WO3           (PPS_RPA6G4R_RPA6G4R_TCC1WO3_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TCC1/WO3 Position */
#define PPS_RPA6G4R_RPA6G4R_TCC1WO1           (PPS_RPA6G4R_RPA6G4R_TCC1WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TCC1/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TCC1WO5           (PPS_RPA6G4R_RPA6G4R_TCC1WO5_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TCC1/WO5 Position */
#define PPS_RPA6G4R_RPA6G4R_TCC2WO1           (PPS_RPA6G4R_RPA6G4R_TCC2WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TCC2/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TC0WO0            (PPS_RPA6G4R_RPA6G4R_TC0WO0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC0/WO0 Position */
#define PPS_RPA6G4R_RPA6G4R_TC1WO1            (PPS_RPA6G4R_RPA6G4R_TC1WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC1/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TC2WO1            (PPS_RPA6G4R_RPA6G4R_TC2WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC2/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TC3WO1            (PPS_RPA6G4R_RPA6G4R_TC3WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC3/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TC4WO1            (PPS_RPA6G4R_RPA6G4R_TC4WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC4/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TC5WO1            (PPS_RPA6G4R_RPA6G4R_TC5WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC5/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TC6WO1            (PPS_RPA6G4R_RPA6G4R_TC6WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC6/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TC7WO1            (PPS_RPA6G4R_RPA6G4R_TC7WO1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC7/WO1 Position */
#define PPS_RPA6G4R_RPA6G4R_TC9WO0            (PPS_RPA6G4R_RPA6G4R_TC9WO0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TC9/WO0 Position */
#define PPS_RPA6G4R_RPA6G4R_QSPICS            (PPS_RPA6G4R_RPA6G4R_QSPICS_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) QSPI/CS Position */
#define PPS_RPA6G4R_RPA6G4R_QD2               (PPS_RPA6G4R_RPA6G4R_QD2_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) QSPI/DATA2 Position */
#define PPS_RPA6G4R_RPA6G4R_QD1               (PPS_RPA6G4R_RPA6G4R_QD1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) QSPI/DATA1 Position */
#define PPS_RPA6G4R_RPA6G4R_QD0               (PPS_RPA6G4R_RPA6G4R_QD0_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) QSPI/DATA0 Position */
#define PPS_RPA6G4R_RPA6G4R_TSTBUS2           (PPS_RPA6G4R_RPA6G4R_TSTBUS2_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TSTBUS2 Position */
#define PPS_RPA6G4R_RPA6G4R_TSTBUS6           (PPS_RPA6G4R_RPA6G4R_TSTBUS6_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) TSTBUS6 Position */
#define PPS_RPA6G4R_RPA6G4R_AC_CMP1           (PPS_RPA6G4R_RPA6G4R_AC_CMP1_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) AC/CMP1 Position */
#define PPS_RPA6G4R_RPA6G4R_AC_CMPTOUT        (PPS_RPA6G4R_RPA6G4R_AC_CMPTOUT_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) AC/CMPTOUT Position */
#define PPS_RPA6G4R_RPA6G4R_CAN1_TX           (PPS_RPA6G4R_RPA6G4R_CAN1_TX_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) CAN1/TX Position */
#define PPS_RPA6G4R_RPA6G4R_FECTRL3           (PPS_RPA6G4R_RPA6G4R_FECTRL3_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) FECTRL3 Position */
#define PPS_RPA6G4R_RPA6G4R_FECTRL5           (PPS_RPA6G4R_RPA6G4R_FECTRL5_Val << PPS_RPA6G4R_RPA6G4R_Pos) /* (PPS_RPA6G4R) FECTRL5 Position */
#define PPS_RPA6G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA6G4R) Register Mask  */


/* -------- PPS_RPA6G6R : (PPS Offset: 0x25C) (R/W 32)  -------- */
#define PPS_RPA6G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA6G6R)   Reset Value */

#define PPS_RPA6G6R_RPA6G6R_Pos               _UINT32_(0)                                          /* (PPS_RPA6G6R) RPA6/G6 Position */
#define PPS_RPA6G6R_RPA6G6R_Msk               (_UINT32_(0x3F) << PPS_RPA6G6R_RPA6G6R_Pos)          /* (PPS_RPA6G6R) RPA6/G6 Mask */
#define PPS_RPA6G6R_RPA6G6R(value)            (PPS_RPA6G6R_RPA6G6R_Msk & (_UINT32_(value) << PPS_RPA6G6R_RPA6G6R_Pos)) /* Assignment of value for RPA6G6R in the PPS_RPA6G6R register */
#define   PPS_RPA6G6R_RPA6G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA6G6R) OFF  */
#define   PPS_RPA6G6R_RPA6G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPA6G6R) SERCOM0/PAD1  */
#define   PPS_RPA6G6R_RPA6G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPA6G6R) SERCOM1/PAD1  */
#define   PPS_RPA6G6R_RPA6G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPA6G6R) SERCOM2/PAD1  */
#define   PPS_RPA6G6R_RPA6G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPA6G6R) SERCOM3/PAD1  */
#define   PPS_RPA6G6R_RPA6G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPA6G6R) SERCOM4/PAD1  */
#define   PPS_RPA6G6R_RPA6G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPA6G6R) SERCOM5/PAD1  */
#define   PPS_RPA6G6R_RPA6G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPA6G6R) QSPI/SCK  */
#define   PPS_RPA6G6R_RPA6G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPA6G6R) REFO1  */
#define   PPS_RPA6G6R_RPA6G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPA6G6R) REFO2  */
#define   PPS_RPA6G6R_RPA6G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPA6G6R) REFO3  */
#define   PPS_RPA6G6R_RPA6G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPA6G6R) REFO4  */
#define PPS_RPA6G6R_RPA6G6R_OFF               (PPS_RPA6G6R_RPA6G6R_OFF_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) OFF Position */
#define PPS_RPA6G6R_RPA6G6R_SCOM0P1           (PPS_RPA6G6R_RPA6G6R_SCOM0P1_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) SERCOM0/PAD1 Position */
#define PPS_RPA6G6R_RPA6G6R_SCOM1P1           (PPS_RPA6G6R_RPA6G6R_SCOM1P1_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) SERCOM1/PAD1 Position */
#define PPS_RPA6G6R_RPA6G6R_SCOM2P1           (PPS_RPA6G6R_RPA6G6R_SCOM2P1_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) SERCOM2/PAD1 Position */
#define PPS_RPA6G6R_RPA6G6R_SCOM3P1           (PPS_RPA6G6R_RPA6G6R_SCOM3P1_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) SERCOM3/PAD1 Position */
#define PPS_RPA6G6R_RPA6G6R_SCOM4P1           (PPS_RPA6G6R_RPA6G6R_SCOM4P1_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) SERCOM4/PAD1 Position */
#define PPS_RPA6G6R_RPA6G6R_SCOM5P1           (PPS_RPA6G6R_RPA6G6R_SCOM5P1_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) SERCOM5/PAD1 Position */
#define PPS_RPA6G6R_RPA6G6R_QSPI_SCK          (PPS_RPA6G6R_RPA6G6R_QSPI_SCK_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) QSPI/SCK Position */
#define PPS_RPA6G6R_RPA6G6R_REFO1             (PPS_RPA6G6R_RPA6G6R_REFO1_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) REFO1 Position */
#define PPS_RPA6G6R_RPA6G6R_REFO2             (PPS_RPA6G6R_RPA6G6R_REFO2_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) REFO2 Position */
#define PPS_RPA6G6R_RPA6G6R_REFO3             (PPS_RPA6G6R_RPA6G6R_REFO3_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) REFO3 Position */
#define PPS_RPA6G6R_RPA6G6R_REFO4             (PPS_RPA6G6R_RPA6G6R_REFO4_Val << PPS_RPA6G6R_RPA6G6R_Pos) /* (PPS_RPA6G6R) REFO4 Position */
#define PPS_RPA6G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA6G6R) Register Mask  */


/* -------- PPS_RPA7G1R : (PPS Offset: 0x260) (R/W 32)  -------- */
#define PPS_RPA7G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA7G1R)   Reset Value */

#define PPS_RPA7G1R_RPA7G1R_Pos               _UINT32_(0)                                          /* (PPS_RPA7G1R) RPA7/G1 Position */
#define PPS_RPA7G1R_RPA7G1R_Msk               (_UINT32_(0x3F) << PPS_RPA7G1R_RPA7G1R_Pos)          /* (PPS_RPA7G1R) RPA7/G1 Mask */
#define PPS_RPA7G1R_RPA7G1R(value)            (PPS_RPA7G1R_RPA7G1R_Msk & (_UINT32_(value) << PPS_RPA7G1R_RPA7G1R_Pos)) /* Assignment of value for RPA7G1R in the PPS_RPA7G1R register */
#define   PPS_RPA7G1R_RPA7G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA7G1R) OFF  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPA7G1R) SERCOM0/PAD3  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA7G1R) SERCOM0/PAD2  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA7G1R) SERCOM1/PAD0  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA7G1R) SERCOM1/PAD2  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA7G1R) SERCOM2/PAD3  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA7G1R) SERCOM2/PAD2  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA7G1R) SERCOM3/PAD0  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPA7G1R) SERCOM3/PAD2  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPA7G1R) SERCOM4/PAD3  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA7G1R) SERCOM4/PAD2  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA7G1R) SERCOM5/PAD0  */
#define   PPS_RPA7G1R_RPA7G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPA7G1R) SERCOM5/PAD2  */
#define   PPS_RPA7G1R_RPA7G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPA7G1R) TCC0/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPA7G1R) TCC0/WO4  */
#define   PPS_RPA7G1R_RPA7G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPA7G1R) TCC1/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPA7G1R) TCC1/WO4  */
#define   PPS_RPA7G1R_RPA7G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPA7G1R) TCC2/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPA7G1R) TC0/WO1  */
#define   PPS_RPA7G1R_RPA7G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPA7G1R) TC1/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPA7G1R) TC2/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA7G1R) TC3/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPA7G1R) TC4/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPA7G1R) TC5/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA7G1R) TC6/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA7G1R) TC7/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA7G1R) TC8/WO0  */
#define   PPS_RPA7G1R_RPA7G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPA7G1R) QSPI/CS  */
#define   PPS_RPA7G1R_RPA7G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPA7G1R) QSPI/DATA3  */
#define   PPS_RPA7G1R_RPA7G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPA7G1R) QSPI/DATA2  */
#define   PPS_RPA7G1R_RPA7G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPA7G1R) QSPI/DATA1  */
#define   PPS_RPA7G1R_RPA7G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPA7G1R) QEI/CCMP0  */
#define   PPS_RPA7G1R_RPA7G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPA7G1R) TSTBUS0  */
#define   PPS_RPA7G1R_RPA7G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPA7G1R) TSTBUS4  */
#define   PPS_RPA7G1R_RPA7G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPA7G1R) TSTBUS8  */
#define   PPS_RPA7G1R_RPA7G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPA7G1R) FECTRL1  */
#define   PPS_RPA7G1R_RPA7G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPA7G1R) FECTRL2  */
#define   PPS_RPA7G1R_RPA7G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPA7G1R) COEX/BT/STATE  */
#define PPS_RPA7G1R_RPA7G1R_OFF               (PPS_RPA7G1R_RPA7G1R_OFF_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) OFF Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM0P3           (PPS_RPA7G1R_RPA7G1R_SCOM0P3_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM0/PAD3 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM0P2           (PPS_RPA7G1R_RPA7G1R_SCOM0P2_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM0/PAD2 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM1P0           (PPS_RPA7G1R_RPA7G1R_SCOM1P0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM1/PAD0 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM1P2           (PPS_RPA7G1R_RPA7G1R_SCOM1P2_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM1/PAD2 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM2P3           (PPS_RPA7G1R_RPA7G1R_SCOM2P3_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM2/PAD3 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM2P2           (PPS_RPA7G1R_RPA7G1R_SCOM2P2_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM2/PAD2 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM3P0           (PPS_RPA7G1R_RPA7G1R_SCOM3P0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM3/PAD0 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM3P2           (PPS_RPA7G1R_RPA7G1R_SCOM3P2_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM3/PAD2 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM4P3           (PPS_RPA7G1R_RPA7G1R_SCOM4P3_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM4/PAD3 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM4P2           (PPS_RPA7G1R_RPA7G1R_SCOM4P2_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM4/PAD2 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM5P0           (PPS_RPA7G1R_RPA7G1R_SCOM5P0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM5/PAD0 Position */
#define PPS_RPA7G1R_RPA7G1R_SCOM5P2           (PPS_RPA7G1R_RPA7G1R_SCOM5P2_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) SERCOM5/PAD2 Position */
#define PPS_RPA7G1R_RPA7G1R_TCC0WO0           (PPS_RPA7G1R_RPA7G1R_TCC0WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TCC0/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TCC0WO4           (PPS_RPA7G1R_RPA7G1R_TCC0WO4_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TCC0/WO4 Position */
#define PPS_RPA7G1R_RPA7G1R_TCC1WO0           (PPS_RPA7G1R_RPA7G1R_TCC1WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TCC1/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TCC1WO4           (PPS_RPA7G1R_RPA7G1R_TCC1WO4_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TCC1/WO4 Position */
#define PPS_RPA7G1R_RPA7G1R_TCC2WO0           (PPS_RPA7G1R_RPA7G1R_TCC2WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TCC2/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TC0WO1            (PPS_RPA7G1R_RPA7G1R_TC0WO1_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC0/WO1 Position */
#define PPS_RPA7G1R_RPA7G1R_TC1WO0            (PPS_RPA7G1R_RPA7G1R_TC1WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC1/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TC2WO0            (PPS_RPA7G1R_RPA7G1R_TC2WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC2/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TC3WO0            (PPS_RPA7G1R_RPA7G1R_TC3WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC3/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TC4WO0            (PPS_RPA7G1R_RPA7G1R_TC4WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC4/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TC5WO0            (PPS_RPA7G1R_RPA7G1R_TC5WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC5/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TC6WO0            (PPS_RPA7G1R_RPA7G1R_TC6WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC6/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TC7WO0            (PPS_RPA7G1R_RPA7G1R_TC7WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC7/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_TC8WO0            (PPS_RPA7G1R_RPA7G1R_TC8WO0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TC8/WO0 Position */
#define PPS_RPA7G1R_RPA7G1R_QSPICS            (PPS_RPA7G1R_RPA7G1R_QSPICS_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) QSPI/CS Position */
#define PPS_RPA7G1R_RPA7G1R_QD3               (PPS_RPA7G1R_RPA7G1R_QD3_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) QSPI/DATA3 Position */
#define PPS_RPA7G1R_RPA7G1R_QD2               (PPS_RPA7G1R_RPA7G1R_QD2_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) QSPI/DATA2 Position */
#define PPS_RPA7G1R_RPA7G1R_QD1               (PPS_RPA7G1R_RPA7G1R_QD1_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) QSPI/DATA1 Position */
#define PPS_RPA7G1R_RPA7G1R_QEICCMP0          (PPS_RPA7G1R_RPA7G1R_QEICCMP0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) QEI/CCMP0 Position */
#define PPS_RPA7G1R_RPA7G1R_TSTBUS0           (PPS_RPA7G1R_RPA7G1R_TSTBUS0_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TSTBUS0 Position */
#define PPS_RPA7G1R_RPA7G1R_TSTBUS4           (PPS_RPA7G1R_RPA7G1R_TSTBUS4_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TSTBUS4 Position */
#define PPS_RPA7G1R_RPA7G1R_TSTBUS8           (PPS_RPA7G1R_RPA7G1R_TSTBUS8_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) TSTBUS8 Position */
#define PPS_RPA7G1R_RPA7G1R_FECTRL1           (PPS_RPA7G1R_RPA7G1R_FECTRL1_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) FECTRL1 Position */
#define PPS_RPA7G1R_RPA7G1R_FECTRL2           (PPS_RPA7G1R_RPA7G1R_FECTRL2_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) FECTRL2 Position */
#define PPS_RPA7G1R_RPA7G1R_COEX_BT_STATE     (PPS_RPA7G1R_RPA7G1R_COEX_BT_STATE_Val << PPS_RPA7G1R_RPA7G1R_Pos) /* (PPS_RPA7G1R) COEX/BT/STATE Position */
#define PPS_RPA7G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA7G1R) Register Mask  */


/* -------- PPS_RPA7G2R : (PPS Offset: 0x264) (R/W 32)  -------- */
#define PPS_RPA7G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA7G2R)   Reset Value */

#define PPS_RPA7G2R_RPA7G2R_Pos               _UINT32_(0)                                          /* (PPS_RPA7G2R) RPA7/G2 Position */
#define PPS_RPA7G2R_RPA7G2R_Msk               (_UINT32_(0x3F) << PPS_RPA7G2R_RPA7G2R_Pos)          /* (PPS_RPA7G2R) RPA7/G2 Mask */
#define PPS_RPA7G2R_RPA7G2R(value)            (PPS_RPA7G2R_RPA7G2R_Msk & (_UINT32_(value) << PPS_RPA7G2R_RPA7G2R_Pos)) /* Assignment of value for RPA7G2R in the PPS_RPA7G2R register */
#define   PPS_RPA7G2R_RPA7G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA7G2R) OFF  */
#define   PPS_RPA7G2R_RPA7G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA7G2R) CCL/OUT1  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA7G2R) SERCOM0/PAD0  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA7G2R) SERCOM0/PAD3  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA7G2R) SERCOM0/PAD2  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA7G2R) SERCOM1/PAD3  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA7G2R) SERCOM1/PAD2  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA7G2R) SERCOM2/PAD0  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA7G2R) SERCOM2/PAD3  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA7G2R) SERCOM2/PAD2  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPA7G2R) SERCOM3/PAD3  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPA7G2R) SERCOM3/PAD2  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA7G2R) SERCOM4/PAD0  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA7G2R) SERCOM4/PAD3  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA7G2R) SERCOM4/PAD2  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPA7G2R) SERCOM5/PAD3  */
#define   PPS_RPA7G2R_RPA7G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPA7G2R) SERCOM5/PAD2  */
#define   PPS_RPA7G2R_RPA7G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPA7G2R) TCC0/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPA7G2R) TCC0/WO5  */
#define   PPS_RPA7G2R_RPA7G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPA7G2R) TCC0/WO3  */
#define   PPS_RPA7G2R_RPA7G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA7G2R) TCC1/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPA7G2R) TCC1/WO5  */
#define   PPS_RPA7G2R_RPA7G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPA7G2R) TCC1/WO3  */
#define   PPS_RPA7G2R_RPA7G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPA7G2R) TCC2/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA7G2R) TC0/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA7G2R) TC1/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA7G2R) TC2/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA7G2R) TC3/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA7G2R) TC4/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPA7G2R) TC5/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPA7G2R) TC6/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPA7G2R) TC7/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPA7G2R) TC8/WO1  */
#define   PPS_RPA7G2R_RPA7G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPA7G2R) TC9/WO0  */
#define   PPS_RPA7G2R_RPA7G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA7G2R) QSPI/CS  */
#define   PPS_RPA7G2R_RPA7G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPA7G2R) QSPI/DATA0  */
#define   PPS_RPA7G2R_RPA7G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPA7G2R) QSPI/DATA3  */
#define   PPS_RPA7G2R_RPA7G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPA7G2R) QSPI/DATA2  */
#define   PPS_RPA7G2R_RPA7G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPA7G2R) TSTBUS5  */
#define   PPS_RPA7G2R_RPA7G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPA7G2R) TSTBUS9  */
#define   PPS_RPA7G2R_RPA7G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPA7G2R) FECTRL0  */
#define   PPS_RPA7G2R_RPA7G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPA7G2R) COEX/RF/ACT  */
#define PPS_RPA7G2R_RPA7G2R_OFF               (PPS_RPA7G2R_RPA7G2R_OFF_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) OFF Position */
#define PPS_RPA7G2R_RPA7G2R_CCLO1             (PPS_RPA7G2R_RPA7G2R_CCLO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) CCL/OUT1 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM0P0           (PPS_RPA7G2R_RPA7G2R_SCOM0P0_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM0/PAD0 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM0P3           (PPS_RPA7G2R_RPA7G2R_SCOM0P3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM0/PAD3 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM0P2           (PPS_RPA7G2R_RPA7G2R_SCOM0P2_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM0/PAD2 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM1P3           (PPS_RPA7G2R_RPA7G2R_SCOM1P3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM1/PAD3 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM1P2           (PPS_RPA7G2R_RPA7G2R_SCOM1P2_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM1/PAD2 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM2P0           (PPS_RPA7G2R_RPA7G2R_SCOM2P0_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM2/PAD0 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM2P3           (PPS_RPA7G2R_RPA7G2R_SCOM2P3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM2/PAD3 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM2P2           (PPS_RPA7G2R_RPA7G2R_SCOM2P2_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM2/PAD2 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM3P3           (PPS_RPA7G2R_RPA7G2R_SCOM3P3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM3/PAD3 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM3P2           (PPS_RPA7G2R_RPA7G2R_SCOM3P2_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM3/PAD2 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM4P0           (PPS_RPA7G2R_RPA7G2R_SCOM4P0_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM4/PAD0 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM4P3           (PPS_RPA7G2R_RPA7G2R_SCOM4P3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM4/PAD3 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM4P2           (PPS_RPA7G2R_RPA7G2R_SCOM4P2_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM4/PAD2 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM5P3           (PPS_RPA7G2R_RPA7G2R_SCOM5P3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM5/PAD3 Position */
#define PPS_RPA7G2R_RPA7G2R_SCOM5P2           (PPS_RPA7G2R_RPA7G2R_SCOM5P2_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) SERCOM5/PAD2 Position */
#define PPS_RPA7G2R_RPA7G2R_TCC0WO1           (PPS_RPA7G2R_RPA7G2R_TCC0WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TCC0/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TCC0WO5           (PPS_RPA7G2R_RPA7G2R_TCC0WO5_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TCC0/WO5 Position */
#define PPS_RPA7G2R_RPA7G2R_TCC0WO3           (PPS_RPA7G2R_RPA7G2R_TCC0WO3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TCC0/WO3 Position */
#define PPS_RPA7G2R_RPA7G2R_TCC1WO1           (PPS_RPA7G2R_RPA7G2R_TCC1WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TCC1/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TCC1WO5           (PPS_RPA7G2R_RPA7G2R_TCC1WO5_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TCC1/WO5 Position */
#define PPS_RPA7G2R_RPA7G2R_TCC1WO3           (PPS_RPA7G2R_RPA7G2R_TCC1WO3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TCC1/WO3 Position */
#define PPS_RPA7G2R_RPA7G2R_TCC2WO1           (PPS_RPA7G2R_RPA7G2R_TCC2WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TCC2/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC0WO1            (PPS_RPA7G2R_RPA7G2R_TC0WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC0/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC1WO1            (PPS_RPA7G2R_RPA7G2R_TC1WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC1/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC2WO1            (PPS_RPA7G2R_RPA7G2R_TC2WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC2/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC3WO1            (PPS_RPA7G2R_RPA7G2R_TC3WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC3/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC4WO1            (PPS_RPA7G2R_RPA7G2R_TC4WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC4/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC5WO1            (PPS_RPA7G2R_RPA7G2R_TC5WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC5/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC6WO1            (PPS_RPA7G2R_RPA7G2R_TC6WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC6/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC7WO1            (PPS_RPA7G2R_RPA7G2R_TC7WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC7/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC8WO1            (PPS_RPA7G2R_RPA7G2R_TC8WO1_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC8/WO1 Position */
#define PPS_RPA7G2R_RPA7G2R_TC9WO0            (PPS_RPA7G2R_RPA7G2R_TC9WO0_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TC9/WO0 Position */
#define PPS_RPA7G2R_RPA7G2R_QSPICS            (PPS_RPA7G2R_RPA7G2R_QSPICS_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) QSPI/CS Position */
#define PPS_RPA7G2R_RPA7G2R_QD0               (PPS_RPA7G2R_RPA7G2R_QD0_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) QSPI/DATA0 Position */
#define PPS_RPA7G2R_RPA7G2R_QD3               (PPS_RPA7G2R_RPA7G2R_QD3_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) QSPI/DATA3 Position */
#define PPS_RPA7G2R_RPA7G2R_QD2               (PPS_RPA7G2R_RPA7G2R_QD2_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) QSPI/DATA2 Position */
#define PPS_RPA7G2R_RPA7G2R_TSTBUS5           (PPS_RPA7G2R_RPA7G2R_TSTBUS5_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TSTBUS5 Position */
#define PPS_RPA7G2R_RPA7G2R_TSTBUS9           (PPS_RPA7G2R_RPA7G2R_TSTBUS9_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) TSTBUS9 Position */
#define PPS_RPA7G2R_RPA7G2R_FECTRL0           (PPS_RPA7G2R_RPA7G2R_FECTRL0_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) FECTRL0 Position */
#define PPS_RPA7G2R_RPA7G2R_COEX_RF_ACT       (PPS_RPA7G2R_RPA7G2R_COEX_RF_ACT_Val << PPS_RPA7G2R_RPA7G2R_Pos) /* (PPS_RPA7G2R) COEX/RF/ACT Position */
#define PPS_RPA7G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA7G2R) Register Mask  */


/* -------- PPS_RPA7G6R : (PPS Offset: 0x268) (R/W 32)  -------- */
#define PPS_RPA7G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA7G6R)   Reset Value */

#define PPS_RPA7G6R_RPA7G6R_Pos               _UINT32_(0)                                          /* (PPS_RPA7G6R) RPA7/G6 Position */
#define PPS_RPA7G6R_RPA7G6R_Msk               (_UINT32_(0x3F) << PPS_RPA7G6R_RPA7G6R_Pos)          /* (PPS_RPA7G6R) RPA7/G6 Mask */
#define PPS_RPA7G6R_RPA7G6R(value)            (PPS_RPA7G6R_RPA7G6R_Msk & (_UINT32_(value) << PPS_RPA7G6R_RPA7G6R_Pos)) /* Assignment of value for RPA7G6R in the PPS_RPA7G6R register */
#define   PPS_RPA7G6R_RPA7G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA7G6R) OFF  */
#define   PPS_RPA7G6R_RPA7G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPA7G6R) SERCOM0/PAD1  */
#define   PPS_RPA7G6R_RPA7G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPA7G6R) SERCOM1/PAD1  */
#define   PPS_RPA7G6R_RPA7G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPA7G6R) SERCOM2/PAD1  */
#define   PPS_RPA7G6R_RPA7G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPA7G6R) SERCOM3/PAD1  */
#define   PPS_RPA7G6R_RPA7G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPA7G6R) SERCOM4/PAD1  */
#define   PPS_RPA7G6R_RPA7G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPA7G6R) SERCOM5/PAD1  */
#define   PPS_RPA7G6R_RPA7G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPA7G6R) QSPI/SCK  */
#define   PPS_RPA7G6R_RPA7G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPA7G6R) REFO1  */
#define   PPS_RPA7G6R_RPA7G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPA7G6R) REFO2  */
#define   PPS_RPA7G6R_RPA7G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPA7G6R) REFO3  */
#define   PPS_RPA7G6R_RPA7G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPA7G6R) REFO4  */
#define PPS_RPA7G6R_RPA7G6R_OFF               (PPS_RPA7G6R_RPA7G6R_OFF_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) OFF Position */
#define PPS_RPA7G6R_RPA7G6R_SCOM0P1           (PPS_RPA7G6R_RPA7G6R_SCOM0P1_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) SERCOM0/PAD1 Position */
#define PPS_RPA7G6R_RPA7G6R_SCOM1P1           (PPS_RPA7G6R_RPA7G6R_SCOM1P1_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) SERCOM1/PAD1 Position */
#define PPS_RPA7G6R_RPA7G6R_SCOM2P1           (PPS_RPA7G6R_RPA7G6R_SCOM2P1_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) SERCOM2/PAD1 Position */
#define PPS_RPA7G6R_RPA7G6R_SCOM3P1           (PPS_RPA7G6R_RPA7G6R_SCOM3P1_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) SERCOM3/PAD1 Position */
#define PPS_RPA7G6R_RPA7G6R_SCOM4P1           (PPS_RPA7G6R_RPA7G6R_SCOM4P1_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) SERCOM4/PAD1 Position */
#define PPS_RPA7G6R_RPA7G6R_SCOM5P1           (PPS_RPA7G6R_RPA7G6R_SCOM5P1_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) SERCOM5/PAD1 Position */
#define PPS_RPA7G6R_RPA7G6R_QSPI_SCK          (PPS_RPA7G6R_RPA7G6R_QSPI_SCK_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) QSPI/SCK Position */
#define PPS_RPA7G6R_RPA7G6R_REFO1             (PPS_RPA7G6R_RPA7G6R_REFO1_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) REFO1 Position */
#define PPS_RPA7G6R_RPA7G6R_REFO2             (PPS_RPA7G6R_RPA7G6R_REFO2_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) REFO2 Position */
#define PPS_RPA7G6R_RPA7G6R_REFO3             (PPS_RPA7G6R_RPA7G6R_REFO3_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) REFO3 Position */
#define PPS_RPA7G6R_RPA7G6R_REFO4             (PPS_RPA7G6R_RPA7G6R_REFO4_Val << PPS_RPA7G6R_RPA7G6R_Pos) /* (PPS_RPA7G6R) REFO4 Position */
#define PPS_RPA7G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA7G6R) Register Mask  */


/* -------- PPS_RPA8G2R : (PPS Offset: 0x26C) (R/W 32)  -------- */
#define PPS_RPA8G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA8G2R)   Reset Value */

#define PPS_RPA8G2R_RPA8G2R_Pos               _UINT32_(0)                                          /* (PPS_RPA8G2R) RPA8/G2 Position */
#define PPS_RPA8G2R_RPA8G2R_Msk               (_UINT32_(0x3F) << PPS_RPA8G2R_RPA8G2R_Pos)          /* (PPS_RPA8G2R) RPA8/G2 Mask */
#define PPS_RPA8G2R_RPA8G2R(value)            (PPS_RPA8G2R_RPA8G2R_Msk & (_UINT32_(value) << PPS_RPA8G2R_RPA8G2R_Pos)) /* Assignment of value for RPA8G2R in the PPS_RPA8G2R register */
#define   PPS_RPA8G2R_RPA8G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA8G2R) OFF  */
#define   PPS_RPA8G2R_RPA8G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA8G2R) CCL/OUT1  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA8G2R) SERCOM0/PAD0  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA8G2R) SERCOM0/PAD3  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA8G2R) SERCOM0/PAD2  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA8G2R) SERCOM1/PAD3  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA8G2R) SERCOM1/PAD2  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA8G2R) SERCOM2/PAD0  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA8G2R) SERCOM2/PAD3  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA8G2R) SERCOM2/PAD2  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPA8G2R) SERCOM3/PAD3  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPA8G2R) SERCOM3/PAD2  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA8G2R) SERCOM4/PAD0  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA8G2R) SERCOM4/PAD3  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA8G2R) SERCOM4/PAD2  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPA8G2R) SERCOM5/PAD3  */
#define   PPS_RPA8G2R_RPA8G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPA8G2R) SERCOM5/PAD2  */
#define   PPS_RPA8G2R_RPA8G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPA8G2R) TCC0/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPA8G2R) TCC0/WO5  */
#define   PPS_RPA8G2R_RPA8G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPA8G2R) TCC0/WO3  */
#define   PPS_RPA8G2R_RPA8G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA8G2R) TCC1/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPA8G2R) TCC1/WO5  */
#define   PPS_RPA8G2R_RPA8G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPA8G2R) TCC1/WO3  */
#define   PPS_RPA8G2R_RPA8G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPA8G2R) TCC2/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA8G2R) TC0/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA8G2R) TC1/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA8G2R) TC2/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA8G2R) TC3/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA8G2R) TC4/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPA8G2R) TC5/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPA8G2R) TC6/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPA8G2R) TC7/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPA8G2R) TC8/WO1  */
#define   PPS_RPA8G2R_RPA8G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPA8G2R) TC9/WO0  */
#define   PPS_RPA8G2R_RPA8G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA8G2R) QSPI/CS  */
#define   PPS_RPA8G2R_RPA8G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPA8G2R) QSPI/DATA0  */
#define   PPS_RPA8G2R_RPA8G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPA8G2R) QSPI/DATA3  */
#define   PPS_RPA8G2R_RPA8G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPA8G2R) QSPI/DATA2  */
#define   PPS_RPA8G2R_RPA8G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPA8G2R) TSTBUS5  */
#define   PPS_RPA8G2R_RPA8G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPA8G2R) TSTBUS9  */
#define   PPS_RPA8G2R_RPA8G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPA8G2R) FECTRL0  */
#define   PPS_RPA8G2R_RPA8G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPA8G2R) COEX/RF/ACT  */
#define PPS_RPA8G2R_RPA8G2R_OFF               (PPS_RPA8G2R_RPA8G2R_OFF_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) OFF Position */
#define PPS_RPA8G2R_RPA8G2R_CCLO1             (PPS_RPA8G2R_RPA8G2R_CCLO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) CCL/OUT1 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM0P0           (PPS_RPA8G2R_RPA8G2R_SCOM0P0_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM0/PAD0 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM0P3           (PPS_RPA8G2R_RPA8G2R_SCOM0P3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM0/PAD3 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM0P2           (PPS_RPA8G2R_RPA8G2R_SCOM0P2_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM0/PAD2 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM1P3           (PPS_RPA8G2R_RPA8G2R_SCOM1P3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM1/PAD3 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM1P2           (PPS_RPA8G2R_RPA8G2R_SCOM1P2_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM1/PAD2 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM2P0           (PPS_RPA8G2R_RPA8G2R_SCOM2P0_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM2/PAD0 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM2P3           (PPS_RPA8G2R_RPA8G2R_SCOM2P3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM2/PAD3 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM2P2           (PPS_RPA8G2R_RPA8G2R_SCOM2P2_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM2/PAD2 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM3P3           (PPS_RPA8G2R_RPA8G2R_SCOM3P3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM3/PAD3 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM3P2           (PPS_RPA8G2R_RPA8G2R_SCOM3P2_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM3/PAD2 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM4P0           (PPS_RPA8G2R_RPA8G2R_SCOM4P0_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM4/PAD0 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM4P3           (PPS_RPA8G2R_RPA8G2R_SCOM4P3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM4/PAD3 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM4P2           (PPS_RPA8G2R_RPA8G2R_SCOM4P2_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM4/PAD2 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM5P3           (PPS_RPA8G2R_RPA8G2R_SCOM5P3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM5/PAD3 Position */
#define PPS_RPA8G2R_RPA8G2R_SCOM5P2           (PPS_RPA8G2R_RPA8G2R_SCOM5P2_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) SERCOM5/PAD2 Position */
#define PPS_RPA8G2R_RPA8G2R_TCC0WO1           (PPS_RPA8G2R_RPA8G2R_TCC0WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TCC0/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TCC0WO5           (PPS_RPA8G2R_RPA8G2R_TCC0WO5_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TCC0/WO5 Position */
#define PPS_RPA8G2R_RPA8G2R_TCC0WO3           (PPS_RPA8G2R_RPA8G2R_TCC0WO3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TCC0/WO3 Position */
#define PPS_RPA8G2R_RPA8G2R_TCC1WO1           (PPS_RPA8G2R_RPA8G2R_TCC1WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TCC1/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TCC1WO5           (PPS_RPA8G2R_RPA8G2R_TCC1WO5_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TCC1/WO5 Position */
#define PPS_RPA8G2R_RPA8G2R_TCC1WO3           (PPS_RPA8G2R_RPA8G2R_TCC1WO3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TCC1/WO3 Position */
#define PPS_RPA8G2R_RPA8G2R_TCC2WO1           (PPS_RPA8G2R_RPA8G2R_TCC2WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TCC2/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC0WO1            (PPS_RPA8G2R_RPA8G2R_TC0WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC0/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC1WO1            (PPS_RPA8G2R_RPA8G2R_TC1WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC1/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC2WO1            (PPS_RPA8G2R_RPA8G2R_TC2WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC2/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC3WO1            (PPS_RPA8G2R_RPA8G2R_TC3WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC3/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC4WO1            (PPS_RPA8G2R_RPA8G2R_TC4WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC4/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC5WO1            (PPS_RPA8G2R_RPA8G2R_TC5WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC5/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC6WO1            (PPS_RPA8G2R_RPA8G2R_TC6WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC6/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC7WO1            (PPS_RPA8G2R_RPA8G2R_TC7WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC7/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC8WO1            (PPS_RPA8G2R_RPA8G2R_TC8WO1_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC8/WO1 Position */
#define PPS_RPA8G2R_RPA8G2R_TC9WO0            (PPS_RPA8G2R_RPA8G2R_TC9WO0_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TC9/WO0 Position */
#define PPS_RPA8G2R_RPA8G2R_QSPICS            (PPS_RPA8G2R_RPA8G2R_QSPICS_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) QSPI/CS Position */
#define PPS_RPA8G2R_RPA8G2R_QD0               (PPS_RPA8G2R_RPA8G2R_QD0_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) QSPI/DATA0 Position */
#define PPS_RPA8G2R_RPA8G2R_QD3               (PPS_RPA8G2R_RPA8G2R_QD3_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) QSPI/DATA3 Position */
#define PPS_RPA8G2R_RPA8G2R_QD2               (PPS_RPA8G2R_RPA8G2R_QD2_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) QSPI/DATA2 Position */
#define PPS_RPA8G2R_RPA8G2R_TSTBUS5           (PPS_RPA8G2R_RPA8G2R_TSTBUS5_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TSTBUS5 Position */
#define PPS_RPA8G2R_RPA8G2R_TSTBUS9           (PPS_RPA8G2R_RPA8G2R_TSTBUS9_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) TSTBUS9 Position */
#define PPS_RPA8G2R_RPA8G2R_FECTRL0           (PPS_RPA8G2R_RPA8G2R_FECTRL0_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) FECTRL0 Position */
#define PPS_RPA8G2R_RPA8G2R_COEX_RF_ACT       (PPS_RPA8G2R_RPA8G2R_COEX_RF_ACT_Val << PPS_RPA8G2R_RPA8G2R_Pos) /* (PPS_RPA8G2R) COEX/RF/ACT Position */
#define PPS_RPA8G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA8G2R) Register Mask  */


/* -------- PPS_RPA8G3R : (PPS Offset: 0x270) (R/W 32)  -------- */
#define PPS_RPA8G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA8G3R)   Reset Value */

#define PPS_RPA8G3R_RPA8G3R_Pos               _UINT32_(0)                                          /* (PPS_RPA8G3R) RPA8/G3 Position */
#define PPS_RPA8G3R_RPA8G3R_Msk               (_UINT32_(0x3F) << PPS_RPA8G3R_RPA8G3R_Pos)          /* (PPS_RPA8G3R) RPA8/G3 Mask */
#define PPS_RPA8G3R_RPA8G3R(value)            (PPS_RPA8G3R_RPA8G3R_Msk & (_UINT32_(value) << PPS_RPA8G3R_RPA8G3R_Pos)) /* Assignment of value for RPA8G3R in the PPS_RPA8G3R register */
#define   PPS_RPA8G3R_RPA8G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA8G3R) OFF  */
#define   PPS_RPA8G3R_RPA8G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA8G3R) CCL/OUT0  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA8G3R) SERCOM0/PAD0  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA8G3R) SERCOM0/PAD3  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA8G3R) SERCOM1/PAD2  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA8G3R) SERCOM1/PAD0  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPA8G3R) SERCOM1/PAD3  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA8G3R) SERCOM2/PAD0  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA8G3R) SERCOM2/PAD3  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA8G3R) SERCOM3/PAD2  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPA8G3R) SERCOM3/PAD0  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPA8G3R) SERCOM3/PAD3  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA8G3R) SERCOM4/PAD0  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA8G3R) SERCOM4/PAD3  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA8G3R) SERCOM5/PAD2  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPA8G3R) SERCOM5/PAD0  */
#define   PPS_RPA8G3R_RPA8G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPA8G3R) SERCOM5/PAD3  */
#define   PPS_RPA8G3R_RPA8G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPA8G3R) TCC0/WO2  */
#define   PPS_RPA8G3R_RPA8G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPA8G3R) TCC0/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPA8G3R) TCC0/WO4  */
#define   PPS_RPA8G3R_RPA8G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPA8G3R) TCC1/WO2  */
#define   PPS_RPA8G3R_RPA8G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPA8G3R) TCC1/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPA8G3R) TCC1/WO4  */
#define   PPS_RPA8G3R_RPA8G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPA8G3R) TCC2/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA8G3R) TC0/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA8G3R) TC1/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA8G3R) TC2/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPA8G3R) TC3/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPA8G3R) TC4/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA8G3R) TC5/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPA8G3R) TC6/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPA8G3R) TC7/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPA8G3R) TC8/WO0  */
#define   PPS_RPA8G3R_RPA8G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPA8G3R) TC9/WO1  */
#define   PPS_RPA8G3R_RPA8G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA8G3R) QSPI/CS  */
#define   PPS_RPA8G3R_RPA8G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPA8G3R) QSPI/DATA1  */
#define   PPS_RPA8G3R_RPA8G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPA8G3R) QSPI/DATA0  */
#define   PPS_RPA8G3R_RPA8G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPA8G3R) QSPI/DATA3  */
#define   PPS_RPA8G3R_RPA8G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPA8G3R) TSTBUS1  */
#define   PPS_RPA8G3R_RPA8G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPA8G3R) TSTBUS10  */
#define   PPS_RPA8G3R_RPA8G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPA8G3R) AC/CMP0  */
#define   PPS_RPA8G3R_RPA8G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPA8G3R) AC/CMPTRDY  */
#define   PPS_RPA8G3R_RPA8G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPA8G3R) FECTRL4  */
#define PPS_RPA8G3R_RPA8G3R_OFF               (PPS_RPA8G3R_RPA8G3R_OFF_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) OFF Position */
#define PPS_RPA8G3R_RPA8G3R_CCLO0             (PPS_RPA8G3R_RPA8G3R_CCLO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) CCL/OUT0 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM0P0           (PPS_RPA8G3R_RPA8G3R_SCOM0P0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM0/PAD0 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM0P3           (PPS_RPA8G3R_RPA8G3R_SCOM0P3_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM0/PAD3 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM1P2           (PPS_RPA8G3R_RPA8G3R_SCOM1P2_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM1/PAD2 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM1P0           (PPS_RPA8G3R_RPA8G3R_SCOM1P0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM1/PAD0 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM1P3           (PPS_RPA8G3R_RPA8G3R_SCOM1P3_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM1/PAD3 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM2P0           (PPS_RPA8G3R_RPA8G3R_SCOM2P0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM2/PAD0 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM2P3           (PPS_RPA8G3R_RPA8G3R_SCOM2P3_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM2/PAD3 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM3P2           (PPS_RPA8G3R_RPA8G3R_SCOM3P2_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM3/PAD2 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM3P0           (PPS_RPA8G3R_RPA8G3R_SCOM3P0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM3/PAD0 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM3P3           (PPS_RPA8G3R_RPA8G3R_SCOM3P3_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM3/PAD3 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM4P0           (PPS_RPA8G3R_RPA8G3R_SCOM4P0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM4/PAD0 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM4P3           (PPS_RPA8G3R_RPA8G3R_SCOM4P3_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM4/PAD3 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM5P2           (PPS_RPA8G3R_RPA8G3R_SCOM5P2_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM5/PAD2 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM5P0           (PPS_RPA8G3R_RPA8G3R_SCOM5P0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM5/PAD0 Position */
#define PPS_RPA8G3R_RPA8G3R_SCOM5P3           (PPS_RPA8G3R_RPA8G3R_SCOM5P3_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) SERCOM5/PAD3 Position */
#define PPS_RPA8G3R_RPA8G3R_TCC0WO2           (PPS_RPA8G3R_RPA8G3R_TCC0WO2_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TCC0/WO2 Position */
#define PPS_RPA8G3R_RPA8G3R_TCC0WO0           (PPS_RPA8G3R_RPA8G3R_TCC0WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TCC0/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TCC0WO4           (PPS_RPA8G3R_RPA8G3R_TCC0WO4_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TCC0/WO4 Position */
#define PPS_RPA8G3R_RPA8G3R_TCC1WO2           (PPS_RPA8G3R_RPA8G3R_TCC1WO2_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TCC1/WO2 Position */
#define PPS_RPA8G3R_RPA8G3R_TCC1WO0           (PPS_RPA8G3R_RPA8G3R_TCC1WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TCC1/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TCC1WO4           (PPS_RPA8G3R_RPA8G3R_TCC1WO4_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TCC1/WO4 Position */
#define PPS_RPA8G3R_RPA8G3R_TCC2WO0           (PPS_RPA8G3R_RPA8G3R_TCC2WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TCC2/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC0WO0            (PPS_RPA8G3R_RPA8G3R_TC0WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC0/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC1WO0            (PPS_RPA8G3R_RPA8G3R_TC1WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC1/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC2WO0            (PPS_RPA8G3R_RPA8G3R_TC2WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC2/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC3WO0            (PPS_RPA8G3R_RPA8G3R_TC3WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC3/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC4WO0            (PPS_RPA8G3R_RPA8G3R_TC4WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC4/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC5WO0            (PPS_RPA8G3R_RPA8G3R_TC5WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC5/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC6WO0            (PPS_RPA8G3R_RPA8G3R_TC6WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC6/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC7WO0            (PPS_RPA8G3R_RPA8G3R_TC7WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC7/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC8WO0            (PPS_RPA8G3R_RPA8G3R_TC8WO0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC8/WO0 Position */
#define PPS_RPA8G3R_RPA8G3R_TC9WO1            (PPS_RPA8G3R_RPA8G3R_TC9WO1_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TC9/WO1 Position */
#define PPS_RPA8G3R_RPA8G3R_QSPICS            (PPS_RPA8G3R_RPA8G3R_QSPICS_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) QSPI/CS Position */
#define PPS_RPA8G3R_RPA8G3R_QD1               (PPS_RPA8G3R_RPA8G3R_QD1_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) QSPI/DATA1 Position */
#define PPS_RPA8G3R_RPA8G3R_QD0               (PPS_RPA8G3R_RPA8G3R_QD0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) QSPI/DATA0 Position */
#define PPS_RPA8G3R_RPA8G3R_QD3               (PPS_RPA8G3R_RPA8G3R_QD3_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) QSPI/DATA3 Position */
#define PPS_RPA8G3R_RPA8G3R_TSTBUS1           (PPS_RPA8G3R_RPA8G3R_TSTBUS1_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TSTBUS1 Position */
#define PPS_RPA8G3R_RPA8G3R_TSTBUS10          (PPS_RPA8G3R_RPA8G3R_TSTBUS10_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) TSTBUS10 Position */
#define PPS_RPA8G3R_RPA8G3R_AC_CMP0           (PPS_RPA8G3R_RPA8G3R_AC_CMP0_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) AC/CMP0 Position */
#define PPS_RPA8G3R_RPA8G3R_AC_CMPTRDY        (PPS_RPA8G3R_RPA8G3R_AC_CMPTRDY_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) AC/CMPTRDY Position */
#define PPS_RPA8G3R_RPA8G3R_FECTRL4           (PPS_RPA8G3R_RPA8G3R_FECTRL4_Val << PPS_RPA8G3R_RPA8G3R_Pos) /* (PPS_RPA8G3R) FECTRL4 Position */
#define PPS_RPA8G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA8G3R) Register Mask  */


/* -------- PPS_RPA8G4R : (PPS Offset: 0x274) (R/W 32)  -------- */
#define PPS_RPA8G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA8G4R)   Reset Value */

#define PPS_RPA8G4R_RPA8G4R_Pos               _UINT32_(0)                                          /* (PPS_RPA8G4R) RPA8/G4 Position */
#define PPS_RPA8G4R_RPA8G4R_Msk               (_UINT32_(0x3F) << PPS_RPA8G4R_RPA8G4R_Pos)          /* (PPS_RPA8G4R) RPA8/G4 Mask */
#define PPS_RPA8G4R_RPA8G4R(value)            (PPS_RPA8G4R_RPA8G4R_Msk & (_UINT32_(value) << PPS_RPA8G4R_RPA8G4R_Pos)) /* Assignment of value for RPA8G4R in the PPS_RPA8G4R register */
#define   PPS_RPA8G4R_RPA8G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA8G4R) OFF  */
#define   PPS_RPA8G4R_RPA8G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA8G4R) CCL/OUT1  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA8G4R) SERCOM0/PAD2  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA8G4R) SERCOM0/PAD0  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPA8G4R) SERCOM1/PAD3  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA8G4R) SERCOM1/PAD0  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA8G4R) SERCOM2/PAD2  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA8G4R) SERCOM2/PAD0  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA8G4R) SERCOM3/PAD3  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPA8G4R) SERCOM3/PAD0  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA8G4R) SERCOM4/PAD2  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA8G4R) SERCOM4/PAD0  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPA8G4R) SERCOM5/PAD3  */
#define   PPS_RPA8G4R_RPA8G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPA8G4R) SERCOM5/PAD0  */
#define   PPS_RPA8G4R_RPA8G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPA8G4R) TCC0/WO3  */
#define   PPS_RPA8G4R_RPA8G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPA8G4R) TCC0/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPA8G4R) TCC0/WO5  */
#define   PPS_RPA8G4R_RPA8G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPA8G4R) TCC1/WO3  */
#define   PPS_RPA8G4R_RPA8G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPA8G4R) TCC1/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPA8G4R) TCC1/WO5  */
#define   PPS_RPA8G4R_RPA8G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA8G4R) TCC2/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA8G4R) TC0/WO0  */
#define   PPS_RPA8G4R_RPA8G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPA8G4R) TC1/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPA8G4R) TC2/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA8G4R) TC3/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA8G4R) TC4/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA8G4R) TC5/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA8G4R) TC6/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA8G4R) TC7/WO1  */
#define   PPS_RPA8G4R_RPA8G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA8G4R) TC9/WO0  */
#define   PPS_RPA8G4R_RPA8G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPA8G4R) QSPI/CS  */
#define   PPS_RPA8G4R_RPA8G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPA8G4R) QSPI/DATA2  */
#define   PPS_RPA8G4R_RPA8G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPA8G4R) QSPI/DATA1  */
#define   PPS_RPA8G4R_RPA8G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPA8G4R) QSPI/DATA0  */
#define   PPS_RPA8G4R_RPA8G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPA8G4R) TSTBUS2  */
#define   PPS_RPA8G4R_RPA8G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPA8G4R) TSTBUS6  */
#define   PPS_RPA8G4R_RPA8G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPA8G4R) AC/CMP1  */
#define   PPS_RPA8G4R_RPA8G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPA8G4R) AC/CMPTOUT  */
#define   PPS_RPA8G4R_RPA8G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPA8G4R) CAN1/TX  */
#define   PPS_RPA8G4R_RPA8G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPA8G4R) FECTRL3  */
#define   PPS_RPA8G4R_RPA8G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPA8G4R) FECTRL5  */
#define PPS_RPA8G4R_RPA8G4R_OFF               (PPS_RPA8G4R_RPA8G4R_OFF_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) OFF Position */
#define PPS_RPA8G4R_RPA8G4R_CCLO1             (PPS_RPA8G4R_RPA8G4R_CCLO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) CCL/OUT1 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM0P2           (PPS_RPA8G4R_RPA8G4R_SCOM0P2_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM0/PAD2 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM0P0           (PPS_RPA8G4R_RPA8G4R_SCOM0P0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM0/PAD0 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM1P3           (PPS_RPA8G4R_RPA8G4R_SCOM1P3_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM1/PAD3 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM1P0           (PPS_RPA8G4R_RPA8G4R_SCOM1P0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM1/PAD0 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM2P2           (PPS_RPA8G4R_RPA8G4R_SCOM2P2_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM2/PAD2 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM2P0           (PPS_RPA8G4R_RPA8G4R_SCOM2P0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM2/PAD0 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM3P3           (PPS_RPA8G4R_RPA8G4R_SCOM3P3_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM3/PAD3 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM3P0           (PPS_RPA8G4R_RPA8G4R_SCOM3P0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM3/PAD0 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM4P2           (PPS_RPA8G4R_RPA8G4R_SCOM4P2_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM4/PAD2 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM4P0           (PPS_RPA8G4R_RPA8G4R_SCOM4P0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM4/PAD0 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM5P3           (PPS_RPA8G4R_RPA8G4R_SCOM5P3_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM5/PAD3 Position */
#define PPS_RPA8G4R_RPA8G4R_SCOM5P0           (PPS_RPA8G4R_RPA8G4R_SCOM5P0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) SERCOM5/PAD0 Position */
#define PPS_RPA8G4R_RPA8G4R_TCC0WO3           (PPS_RPA8G4R_RPA8G4R_TCC0WO3_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TCC0/WO3 Position */
#define PPS_RPA8G4R_RPA8G4R_TCC0WO1           (PPS_RPA8G4R_RPA8G4R_TCC0WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TCC0/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TCC0WO5           (PPS_RPA8G4R_RPA8G4R_TCC0WO5_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TCC0/WO5 Position */
#define PPS_RPA8G4R_RPA8G4R_TCC1WO3           (PPS_RPA8G4R_RPA8G4R_TCC1WO3_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TCC1/WO3 Position */
#define PPS_RPA8G4R_RPA8G4R_TCC1WO1           (PPS_RPA8G4R_RPA8G4R_TCC1WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TCC1/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TCC1WO5           (PPS_RPA8G4R_RPA8G4R_TCC1WO5_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TCC1/WO5 Position */
#define PPS_RPA8G4R_RPA8G4R_TCC2WO1           (PPS_RPA8G4R_RPA8G4R_TCC2WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TCC2/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TC0WO0            (PPS_RPA8G4R_RPA8G4R_TC0WO0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC0/WO0 Position */
#define PPS_RPA8G4R_RPA8G4R_TC1WO1            (PPS_RPA8G4R_RPA8G4R_TC1WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC1/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TC2WO1            (PPS_RPA8G4R_RPA8G4R_TC2WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC2/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TC3WO1            (PPS_RPA8G4R_RPA8G4R_TC3WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC3/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TC4WO1            (PPS_RPA8G4R_RPA8G4R_TC4WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC4/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TC5WO1            (PPS_RPA8G4R_RPA8G4R_TC5WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC5/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TC6WO1            (PPS_RPA8G4R_RPA8G4R_TC6WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC6/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TC7WO1            (PPS_RPA8G4R_RPA8G4R_TC7WO1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC7/WO1 Position */
#define PPS_RPA8G4R_RPA8G4R_TC9WO0            (PPS_RPA8G4R_RPA8G4R_TC9WO0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TC9/WO0 Position */
#define PPS_RPA8G4R_RPA8G4R_QSPICS            (PPS_RPA8G4R_RPA8G4R_QSPICS_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) QSPI/CS Position */
#define PPS_RPA8G4R_RPA8G4R_QD2               (PPS_RPA8G4R_RPA8G4R_QD2_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) QSPI/DATA2 Position */
#define PPS_RPA8G4R_RPA8G4R_QD1               (PPS_RPA8G4R_RPA8G4R_QD1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) QSPI/DATA1 Position */
#define PPS_RPA8G4R_RPA8G4R_QD0               (PPS_RPA8G4R_RPA8G4R_QD0_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) QSPI/DATA0 Position */
#define PPS_RPA8G4R_RPA8G4R_TSTBUS2           (PPS_RPA8G4R_RPA8G4R_TSTBUS2_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TSTBUS2 Position */
#define PPS_RPA8G4R_RPA8G4R_TSTBUS6           (PPS_RPA8G4R_RPA8G4R_TSTBUS6_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) TSTBUS6 Position */
#define PPS_RPA8G4R_RPA8G4R_AC_CMP1           (PPS_RPA8G4R_RPA8G4R_AC_CMP1_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) AC/CMP1 Position */
#define PPS_RPA8G4R_RPA8G4R_AC_CMPTOUT        (PPS_RPA8G4R_RPA8G4R_AC_CMPTOUT_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) AC/CMPTOUT Position */
#define PPS_RPA8G4R_RPA8G4R_CAN1_TX           (PPS_RPA8G4R_RPA8G4R_CAN1_TX_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) CAN1/TX Position */
#define PPS_RPA8G4R_RPA8G4R_FECTRL3           (PPS_RPA8G4R_RPA8G4R_FECTRL3_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) FECTRL3 Position */
#define PPS_RPA8G4R_RPA8G4R_FECTRL5           (PPS_RPA8G4R_RPA8G4R_FECTRL5_Val << PPS_RPA8G4R_RPA8G4R_Pos) /* (PPS_RPA8G4R) FECTRL5 Position */
#define PPS_RPA8G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA8G4R) Register Mask  */


/* -------- PPS_RPA9G1R : (PPS Offset: 0x278) (R/W 32)  -------- */
#define PPS_RPA9G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA9G1R)   Reset Value */

#define PPS_RPA9G1R_RPA9G1R_Pos               _UINT32_(0)                                          /* (PPS_RPA9G1R) RPA9/G1 Position */
#define PPS_RPA9G1R_RPA9G1R_Msk               (_UINT32_(0x3F) << PPS_RPA9G1R_RPA9G1R_Pos)          /* (PPS_RPA9G1R) RPA9/G1 Mask */
#define PPS_RPA9G1R_RPA9G1R(value)            (PPS_RPA9G1R_RPA9G1R_Msk & (_UINT32_(value) << PPS_RPA9G1R_RPA9G1R_Pos)) /* Assignment of value for RPA9G1R in the PPS_RPA9G1R register */
#define   PPS_RPA9G1R_RPA9G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA9G1R) OFF  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPA9G1R) SERCOM0/PAD3  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA9G1R) SERCOM0/PAD2  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA9G1R) SERCOM1/PAD0  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA9G1R) SERCOM1/PAD2  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPA9G1R) SERCOM2/PAD3  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA9G1R) SERCOM2/PAD2  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA9G1R) SERCOM3/PAD0  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPA9G1R) SERCOM3/PAD2  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPA9G1R) SERCOM4/PAD3  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA9G1R) SERCOM4/PAD2  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA9G1R) SERCOM5/PAD0  */
#define   PPS_RPA9G1R_RPA9G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPA9G1R) SERCOM5/PAD2  */
#define   PPS_RPA9G1R_RPA9G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPA9G1R) TCC0/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPA9G1R) TCC0/WO4  */
#define   PPS_RPA9G1R_RPA9G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPA9G1R) TCC1/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPA9G1R) TCC1/WO4  */
#define   PPS_RPA9G1R_RPA9G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPA9G1R) TCC2/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPA9G1R) TC0/WO1  */
#define   PPS_RPA9G1R_RPA9G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPA9G1R) TC1/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPA9G1R) TC2/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA9G1R) TC3/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPA9G1R) TC4/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPA9G1R) TC5/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA9G1R) TC6/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA9G1R) TC7/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA9G1R) TC8/WO0  */
#define   PPS_RPA9G1R_RPA9G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPA9G1R) QSPI/CS  */
#define   PPS_RPA9G1R_RPA9G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPA9G1R) QSPI/DATA3  */
#define   PPS_RPA9G1R_RPA9G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPA9G1R) QSPI/DATA2  */
#define   PPS_RPA9G1R_RPA9G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPA9G1R) QSPI/DATA1  */
#define   PPS_RPA9G1R_RPA9G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPA9G1R) QEI/CCMP0  */
#define   PPS_RPA9G1R_RPA9G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPA9G1R) TSTBUS0  */
#define   PPS_RPA9G1R_RPA9G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPA9G1R) TSTBUS4  */
#define   PPS_RPA9G1R_RPA9G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPA9G1R) TSTBUS8  */
#define   PPS_RPA9G1R_RPA9G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPA9G1R) FECTRL1  */
#define   PPS_RPA9G1R_RPA9G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPA9G1R) FECTRL2  */
#define   PPS_RPA9G1R_RPA9G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPA9G1R) COEX/BT/STATE  */
#define PPS_RPA9G1R_RPA9G1R_OFF               (PPS_RPA9G1R_RPA9G1R_OFF_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) OFF Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM0P3           (PPS_RPA9G1R_RPA9G1R_SCOM0P3_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM0/PAD3 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM0P2           (PPS_RPA9G1R_RPA9G1R_SCOM0P2_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM0/PAD2 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM1P0           (PPS_RPA9G1R_RPA9G1R_SCOM1P0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM1/PAD0 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM1P2           (PPS_RPA9G1R_RPA9G1R_SCOM1P2_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM1/PAD2 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM2P3           (PPS_RPA9G1R_RPA9G1R_SCOM2P3_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM2/PAD3 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM2P2           (PPS_RPA9G1R_RPA9G1R_SCOM2P2_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM2/PAD2 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM3P0           (PPS_RPA9G1R_RPA9G1R_SCOM3P0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM3/PAD0 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM3P2           (PPS_RPA9G1R_RPA9G1R_SCOM3P2_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM3/PAD2 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM4P3           (PPS_RPA9G1R_RPA9G1R_SCOM4P3_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM4/PAD3 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM4P2           (PPS_RPA9G1R_RPA9G1R_SCOM4P2_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM4/PAD2 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM5P0           (PPS_RPA9G1R_RPA9G1R_SCOM5P0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM5/PAD0 Position */
#define PPS_RPA9G1R_RPA9G1R_SCOM5P2           (PPS_RPA9G1R_RPA9G1R_SCOM5P2_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) SERCOM5/PAD2 Position */
#define PPS_RPA9G1R_RPA9G1R_TCC0WO0           (PPS_RPA9G1R_RPA9G1R_TCC0WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TCC0/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TCC0WO4           (PPS_RPA9G1R_RPA9G1R_TCC0WO4_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TCC0/WO4 Position */
#define PPS_RPA9G1R_RPA9G1R_TCC1WO0           (PPS_RPA9G1R_RPA9G1R_TCC1WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TCC1/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TCC1WO4           (PPS_RPA9G1R_RPA9G1R_TCC1WO4_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TCC1/WO4 Position */
#define PPS_RPA9G1R_RPA9G1R_TCC2WO0           (PPS_RPA9G1R_RPA9G1R_TCC2WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TCC2/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TC0WO1            (PPS_RPA9G1R_RPA9G1R_TC0WO1_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC0/WO1 Position */
#define PPS_RPA9G1R_RPA9G1R_TC1WO0            (PPS_RPA9G1R_RPA9G1R_TC1WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC1/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TC2WO0            (PPS_RPA9G1R_RPA9G1R_TC2WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC2/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TC3WO0            (PPS_RPA9G1R_RPA9G1R_TC3WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC3/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TC4WO0            (PPS_RPA9G1R_RPA9G1R_TC4WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC4/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TC5WO0            (PPS_RPA9G1R_RPA9G1R_TC5WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC5/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TC6WO0            (PPS_RPA9G1R_RPA9G1R_TC6WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC6/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TC7WO0            (PPS_RPA9G1R_RPA9G1R_TC7WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC7/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_TC8WO0            (PPS_RPA9G1R_RPA9G1R_TC8WO0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TC8/WO0 Position */
#define PPS_RPA9G1R_RPA9G1R_QSPICS            (PPS_RPA9G1R_RPA9G1R_QSPICS_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) QSPI/CS Position */
#define PPS_RPA9G1R_RPA9G1R_QD3               (PPS_RPA9G1R_RPA9G1R_QD3_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) QSPI/DATA3 Position */
#define PPS_RPA9G1R_RPA9G1R_QD2               (PPS_RPA9G1R_RPA9G1R_QD2_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) QSPI/DATA2 Position */
#define PPS_RPA9G1R_RPA9G1R_QD1               (PPS_RPA9G1R_RPA9G1R_QD1_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) QSPI/DATA1 Position */
#define PPS_RPA9G1R_RPA9G1R_QEICCMP0          (PPS_RPA9G1R_RPA9G1R_QEICCMP0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) QEI/CCMP0 Position */
#define PPS_RPA9G1R_RPA9G1R_TSTBUS0           (PPS_RPA9G1R_RPA9G1R_TSTBUS0_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TSTBUS0 Position */
#define PPS_RPA9G1R_RPA9G1R_TSTBUS4           (PPS_RPA9G1R_RPA9G1R_TSTBUS4_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TSTBUS4 Position */
#define PPS_RPA9G1R_RPA9G1R_TSTBUS8           (PPS_RPA9G1R_RPA9G1R_TSTBUS8_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) TSTBUS8 Position */
#define PPS_RPA9G1R_RPA9G1R_FECTRL1           (PPS_RPA9G1R_RPA9G1R_FECTRL1_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) FECTRL1 Position */
#define PPS_RPA9G1R_RPA9G1R_FECTRL2           (PPS_RPA9G1R_RPA9G1R_FECTRL2_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) FECTRL2 Position */
#define PPS_RPA9G1R_RPA9G1R_COEX_BT_STATE     (PPS_RPA9G1R_RPA9G1R_COEX_BT_STATE_Val << PPS_RPA9G1R_RPA9G1R_Pos) /* (PPS_RPA9G1R) COEX/BT/STATE Position */
#define PPS_RPA9G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA9G1R) Register Mask  */


/* -------- PPS_RPA9G3R : (PPS Offset: 0x27C) (R/W 32)  -------- */
#define PPS_RPA9G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA9G3R)   Reset Value */

#define PPS_RPA9G3R_RPA9G3R_Pos               _UINT32_(0)                                          /* (PPS_RPA9G3R) RPA9/G3 Position */
#define PPS_RPA9G3R_RPA9G3R_Msk               (_UINT32_(0x3F) << PPS_RPA9G3R_RPA9G3R_Pos)          /* (PPS_RPA9G3R) RPA9/G3 Mask */
#define PPS_RPA9G3R_RPA9G3R(value)            (PPS_RPA9G3R_RPA9G3R_Msk & (_UINT32_(value) << PPS_RPA9G3R_RPA9G3R_Pos)) /* Assignment of value for RPA9G3R in the PPS_RPA9G3R register */
#define   PPS_RPA9G3R_RPA9G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA9G3R) OFF  */
#define   PPS_RPA9G3R_RPA9G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPA9G3R) CCL/OUT0  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPA9G3R) SERCOM0/PAD0  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPA9G3R) SERCOM0/PAD3  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPA9G3R) SERCOM1/PAD2  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA9G3R) SERCOM1/PAD0  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPA9G3R) SERCOM1/PAD3  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA9G3R) SERCOM2/PAD0  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA9G3R) SERCOM2/PAD3  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPA9G3R) SERCOM3/PAD2  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPA9G3R) SERCOM3/PAD0  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPA9G3R) SERCOM3/PAD3  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPA9G3R) SERCOM4/PAD0  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPA9G3R) SERCOM4/PAD3  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPA9G3R) SERCOM5/PAD2  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPA9G3R) SERCOM5/PAD0  */
#define   PPS_RPA9G3R_RPA9G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPA9G3R) SERCOM5/PAD3  */
#define   PPS_RPA9G3R_RPA9G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPA9G3R) TCC0/WO2  */
#define   PPS_RPA9G3R_RPA9G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPA9G3R) TCC0/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPA9G3R) TCC0/WO4  */
#define   PPS_RPA9G3R_RPA9G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPA9G3R) TCC1/WO2  */
#define   PPS_RPA9G3R_RPA9G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPA9G3R) TCC1/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPA9G3R) TCC1/WO4  */
#define   PPS_RPA9G3R_RPA9G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPA9G3R) TCC2/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPA9G3R) TC0/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPA9G3R) TC1/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPA9G3R) TC2/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPA9G3R) TC3/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPA9G3R) TC4/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA9G3R) TC5/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPA9G3R) TC6/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPA9G3R) TC7/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPA9G3R) TC8/WO0  */
#define   PPS_RPA9G3R_RPA9G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPA9G3R) TC9/WO1  */
#define   PPS_RPA9G3R_RPA9G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPA9G3R) QSPI/CS  */
#define   PPS_RPA9G3R_RPA9G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPA9G3R) QSPI/DATA1  */
#define   PPS_RPA9G3R_RPA9G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPA9G3R) QSPI/DATA0  */
#define   PPS_RPA9G3R_RPA9G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPA9G3R) QSPI/DATA3  */
#define   PPS_RPA9G3R_RPA9G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPA9G3R) TSTBUS1  */
#define   PPS_RPA9G3R_RPA9G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPA9G3R) TSTBUS10  */
#define   PPS_RPA9G3R_RPA9G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPA9G3R) AC/CMP0  */
#define   PPS_RPA9G3R_RPA9G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPA9G3R) AC/CMPTRDY  */
#define   PPS_RPA9G3R_RPA9G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPA9G3R) FECTRL4  */
#define PPS_RPA9G3R_RPA9G3R_OFF               (PPS_RPA9G3R_RPA9G3R_OFF_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) OFF Position */
#define PPS_RPA9G3R_RPA9G3R_CCLO0             (PPS_RPA9G3R_RPA9G3R_CCLO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) CCL/OUT0 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM0P0           (PPS_RPA9G3R_RPA9G3R_SCOM0P0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM0/PAD0 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM0P3           (PPS_RPA9G3R_RPA9G3R_SCOM0P3_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM0/PAD3 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM1P2           (PPS_RPA9G3R_RPA9G3R_SCOM1P2_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM1/PAD2 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM1P0           (PPS_RPA9G3R_RPA9G3R_SCOM1P0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM1/PAD0 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM1P3           (PPS_RPA9G3R_RPA9G3R_SCOM1P3_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM1/PAD3 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM2P0           (PPS_RPA9G3R_RPA9G3R_SCOM2P0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM2/PAD0 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM2P3           (PPS_RPA9G3R_RPA9G3R_SCOM2P3_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM2/PAD3 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM3P2           (PPS_RPA9G3R_RPA9G3R_SCOM3P2_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM3/PAD2 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM3P0           (PPS_RPA9G3R_RPA9G3R_SCOM3P0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM3/PAD0 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM3P3           (PPS_RPA9G3R_RPA9G3R_SCOM3P3_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM3/PAD3 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM4P0           (PPS_RPA9G3R_RPA9G3R_SCOM4P0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM4/PAD0 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM4P3           (PPS_RPA9G3R_RPA9G3R_SCOM4P3_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM4/PAD3 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM5P2           (PPS_RPA9G3R_RPA9G3R_SCOM5P2_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM5/PAD2 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM5P0           (PPS_RPA9G3R_RPA9G3R_SCOM5P0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM5/PAD0 Position */
#define PPS_RPA9G3R_RPA9G3R_SCOM5P3           (PPS_RPA9G3R_RPA9G3R_SCOM5P3_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) SERCOM5/PAD3 Position */
#define PPS_RPA9G3R_RPA9G3R_TCC0WO2           (PPS_RPA9G3R_RPA9G3R_TCC0WO2_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TCC0/WO2 Position */
#define PPS_RPA9G3R_RPA9G3R_TCC0WO0           (PPS_RPA9G3R_RPA9G3R_TCC0WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TCC0/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TCC0WO4           (PPS_RPA9G3R_RPA9G3R_TCC0WO4_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TCC0/WO4 Position */
#define PPS_RPA9G3R_RPA9G3R_TCC1WO2           (PPS_RPA9G3R_RPA9G3R_TCC1WO2_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TCC1/WO2 Position */
#define PPS_RPA9G3R_RPA9G3R_TCC1WO0           (PPS_RPA9G3R_RPA9G3R_TCC1WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TCC1/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TCC1WO4           (PPS_RPA9G3R_RPA9G3R_TCC1WO4_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TCC1/WO4 Position */
#define PPS_RPA9G3R_RPA9G3R_TCC2WO0           (PPS_RPA9G3R_RPA9G3R_TCC2WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TCC2/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC0WO0            (PPS_RPA9G3R_RPA9G3R_TC0WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC0/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC1WO0            (PPS_RPA9G3R_RPA9G3R_TC1WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC1/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC2WO0            (PPS_RPA9G3R_RPA9G3R_TC2WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC2/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC3WO0            (PPS_RPA9G3R_RPA9G3R_TC3WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC3/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC4WO0            (PPS_RPA9G3R_RPA9G3R_TC4WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC4/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC5WO0            (PPS_RPA9G3R_RPA9G3R_TC5WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC5/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC6WO0            (PPS_RPA9G3R_RPA9G3R_TC6WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC6/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC7WO0            (PPS_RPA9G3R_RPA9G3R_TC7WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC7/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC8WO0            (PPS_RPA9G3R_RPA9G3R_TC8WO0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC8/WO0 Position */
#define PPS_RPA9G3R_RPA9G3R_TC9WO1            (PPS_RPA9G3R_RPA9G3R_TC9WO1_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TC9/WO1 Position */
#define PPS_RPA9G3R_RPA9G3R_QSPICS            (PPS_RPA9G3R_RPA9G3R_QSPICS_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) QSPI/CS Position */
#define PPS_RPA9G3R_RPA9G3R_QD1               (PPS_RPA9G3R_RPA9G3R_QD1_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) QSPI/DATA1 Position */
#define PPS_RPA9G3R_RPA9G3R_QD0               (PPS_RPA9G3R_RPA9G3R_QD0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) QSPI/DATA0 Position */
#define PPS_RPA9G3R_RPA9G3R_QD3               (PPS_RPA9G3R_RPA9G3R_QD3_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) QSPI/DATA3 Position */
#define PPS_RPA9G3R_RPA9G3R_TSTBUS1           (PPS_RPA9G3R_RPA9G3R_TSTBUS1_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TSTBUS1 Position */
#define PPS_RPA9G3R_RPA9G3R_TSTBUS10          (PPS_RPA9G3R_RPA9G3R_TSTBUS10_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) TSTBUS10 Position */
#define PPS_RPA9G3R_RPA9G3R_AC_CMP0           (PPS_RPA9G3R_RPA9G3R_AC_CMP0_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) AC/CMP0 Position */
#define PPS_RPA9G3R_RPA9G3R_AC_CMPTRDY        (PPS_RPA9G3R_RPA9G3R_AC_CMPTRDY_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) AC/CMPTRDY Position */
#define PPS_RPA9G3R_RPA9G3R_FECTRL4           (PPS_RPA9G3R_RPA9G3R_FECTRL4_Val << PPS_RPA9G3R_RPA9G3R_Pos) /* (PPS_RPA9G3R) FECTRL4 Position */
#define PPS_RPA9G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA9G3R) Register Mask  */


/* -------- PPS_RPA9G4R : (PPS Offset: 0x280) (R/W 32)  -------- */
#define PPS_RPA9G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPA9G4R)   Reset Value */

#define PPS_RPA9G4R_RPA9G4R_Pos               _UINT32_(0)                                          /* (PPS_RPA9G4R) RPA9/G4 Position */
#define PPS_RPA9G4R_RPA9G4R_Msk               (_UINT32_(0x3F) << PPS_RPA9G4R_RPA9G4R_Pos)          /* (PPS_RPA9G4R) RPA9/G4 Mask */
#define PPS_RPA9G4R_RPA9G4R(value)            (PPS_RPA9G4R_RPA9G4R_Msk & (_UINT32_(value) << PPS_RPA9G4R_RPA9G4R_Pos)) /* Assignment of value for RPA9G4R in the PPS_RPA9G4R register */
#define   PPS_RPA9G4R_RPA9G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPA9G4R) OFF  */
#define   PPS_RPA9G4R_RPA9G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPA9G4R) CCL/OUT1  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPA9G4R) SERCOM0/PAD2  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPA9G4R) SERCOM0/PAD0  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPA9G4R) SERCOM1/PAD3  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPA9G4R) SERCOM1/PAD0  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPA9G4R) SERCOM2/PAD2  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPA9G4R) SERCOM2/PAD0  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPA9G4R) SERCOM3/PAD3  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPA9G4R) SERCOM3/PAD0  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPA9G4R) SERCOM4/PAD2  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPA9G4R) SERCOM4/PAD0  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPA9G4R) SERCOM5/PAD3  */
#define   PPS_RPA9G4R_RPA9G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPA9G4R) SERCOM5/PAD0  */
#define   PPS_RPA9G4R_RPA9G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPA9G4R) TCC0/WO3  */
#define   PPS_RPA9G4R_RPA9G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPA9G4R) TCC0/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPA9G4R) TCC0/WO5  */
#define   PPS_RPA9G4R_RPA9G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPA9G4R) TCC1/WO3  */
#define   PPS_RPA9G4R_RPA9G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPA9G4R) TCC1/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPA9G4R) TCC1/WO5  */
#define   PPS_RPA9G4R_RPA9G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPA9G4R) TCC2/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPA9G4R) TC0/WO0  */
#define   PPS_RPA9G4R_RPA9G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPA9G4R) TC1/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPA9G4R) TC2/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPA9G4R) TC3/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPA9G4R) TC4/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPA9G4R) TC5/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPA9G4R) TC6/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPA9G4R) TC7/WO1  */
#define   PPS_RPA9G4R_RPA9G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPA9G4R) TC9/WO0  */
#define   PPS_RPA9G4R_RPA9G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPA9G4R) QSPI/CS  */
#define   PPS_RPA9G4R_RPA9G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPA9G4R) QSPI/DATA2  */
#define   PPS_RPA9G4R_RPA9G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPA9G4R) QSPI/DATA1  */
#define   PPS_RPA9G4R_RPA9G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPA9G4R) QSPI/DATA0  */
#define   PPS_RPA9G4R_RPA9G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPA9G4R) TSTBUS2  */
#define   PPS_RPA9G4R_RPA9G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPA9G4R) TSTBUS6  */
#define   PPS_RPA9G4R_RPA9G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPA9G4R) AC/CMP1  */
#define   PPS_RPA9G4R_RPA9G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPA9G4R) AC/CMPTOUT  */
#define   PPS_RPA9G4R_RPA9G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPA9G4R) CAN1/TX  */
#define   PPS_RPA9G4R_RPA9G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPA9G4R) FECTRL3  */
#define   PPS_RPA9G4R_RPA9G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPA9G4R) FECTRL5  */
#define PPS_RPA9G4R_RPA9G4R_OFF               (PPS_RPA9G4R_RPA9G4R_OFF_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) OFF Position */
#define PPS_RPA9G4R_RPA9G4R_CCLO1             (PPS_RPA9G4R_RPA9G4R_CCLO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) CCL/OUT1 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM0P2           (PPS_RPA9G4R_RPA9G4R_SCOM0P2_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM0/PAD2 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM0P0           (PPS_RPA9G4R_RPA9G4R_SCOM0P0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM0/PAD0 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM1P3           (PPS_RPA9G4R_RPA9G4R_SCOM1P3_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM1/PAD3 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM1P0           (PPS_RPA9G4R_RPA9G4R_SCOM1P0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM1/PAD0 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM2P2           (PPS_RPA9G4R_RPA9G4R_SCOM2P2_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM2/PAD2 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM2P0           (PPS_RPA9G4R_RPA9G4R_SCOM2P0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM2/PAD0 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM3P3           (PPS_RPA9G4R_RPA9G4R_SCOM3P3_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM3/PAD3 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM3P0           (PPS_RPA9G4R_RPA9G4R_SCOM3P0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM3/PAD0 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM4P2           (PPS_RPA9G4R_RPA9G4R_SCOM4P2_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM4/PAD2 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM4P0           (PPS_RPA9G4R_RPA9G4R_SCOM4P0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM4/PAD0 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM5P3           (PPS_RPA9G4R_RPA9G4R_SCOM5P3_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM5/PAD3 Position */
#define PPS_RPA9G4R_RPA9G4R_SCOM5P0           (PPS_RPA9G4R_RPA9G4R_SCOM5P0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) SERCOM5/PAD0 Position */
#define PPS_RPA9G4R_RPA9G4R_TCC0WO3           (PPS_RPA9G4R_RPA9G4R_TCC0WO3_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TCC0/WO3 Position */
#define PPS_RPA9G4R_RPA9G4R_TCC0WO1           (PPS_RPA9G4R_RPA9G4R_TCC0WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TCC0/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TCC0WO5           (PPS_RPA9G4R_RPA9G4R_TCC0WO5_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TCC0/WO5 Position */
#define PPS_RPA9G4R_RPA9G4R_TCC1WO3           (PPS_RPA9G4R_RPA9G4R_TCC1WO3_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TCC1/WO3 Position */
#define PPS_RPA9G4R_RPA9G4R_TCC1WO1           (PPS_RPA9G4R_RPA9G4R_TCC1WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TCC1/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TCC1WO5           (PPS_RPA9G4R_RPA9G4R_TCC1WO5_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TCC1/WO5 Position */
#define PPS_RPA9G4R_RPA9G4R_TCC2WO1           (PPS_RPA9G4R_RPA9G4R_TCC2WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TCC2/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TC0WO0            (PPS_RPA9G4R_RPA9G4R_TC0WO0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC0/WO0 Position */
#define PPS_RPA9G4R_RPA9G4R_TC1WO1            (PPS_RPA9G4R_RPA9G4R_TC1WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC1/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TC2WO1            (PPS_RPA9G4R_RPA9G4R_TC2WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC2/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TC3WO1            (PPS_RPA9G4R_RPA9G4R_TC3WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC3/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TC4WO1            (PPS_RPA9G4R_RPA9G4R_TC4WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC4/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TC5WO1            (PPS_RPA9G4R_RPA9G4R_TC5WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC5/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TC6WO1            (PPS_RPA9G4R_RPA9G4R_TC6WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC6/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TC7WO1            (PPS_RPA9G4R_RPA9G4R_TC7WO1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC7/WO1 Position */
#define PPS_RPA9G4R_RPA9G4R_TC9WO0            (PPS_RPA9G4R_RPA9G4R_TC9WO0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TC9/WO0 Position */
#define PPS_RPA9G4R_RPA9G4R_QSPICS            (PPS_RPA9G4R_RPA9G4R_QSPICS_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) QSPI/CS Position */
#define PPS_RPA9G4R_RPA9G4R_QD2               (PPS_RPA9G4R_RPA9G4R_QD2_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) QSPI/DATA2 Position */
#define PPS_RPA9G4R_RPA9G4R_QD1               (PPS_RPA9G4R_RPA9G4R_QD1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) QSPI/DATA1 Position */
#define PPS_RPA9G4R_RPA9G4R_QD0               (PPS_RPA9G4R_RPA9G4R_QD0_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) QSPI/DATA0 Position */
#define PPS_RPA9G4R_RPA9G4R_TSTBUS2           (PPS_RPA9G4R_RPA9G4R_TSTBUS2_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TSTBUS2 Position */
#define PPS_RPA9G4R_RPA9G4R_TSTBUS6           (PPS_RPA9G4R_RPA9G4R_TSTBUS6_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) TSTBUS6 Position */
#define PPS_RPA9G4R_RPA9G4R_AC_CMP1           (PPS_RPA9G4R_RPA9G4R_AC_CMP1_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) AC/CMP1 Position */
#define PPS_RPA9G4R_RPA9G4R_AC_CMPTOUT        (PPS_RPA9G4R_RPA9G4R_AC_CMPTOUT_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) AC/CMPTOUT Position */
#define PPS_RPA9G4R_RPA9G4R_CAN1_TX           (PPS_RPA9G4R_RPA9G4R_CAN1_TX_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) CAN1/TX Position */
#define PPS_RPA9G4R_RPA9G4R_FECTRL3           (PPS_RPA9G4R_RPA9G4R_FECTRL3_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) FECTRL3 Position */
#define PPS_RPA9G4R_RPA9G4R_FECTRL5           (PPS_RPA9G4R_RPA9G4R_FECTRL5_Val << PPS_RPA9G4R_RPA9G4R_Pos) /* (PPS_RPA9G4R) FECTRL5 Position */
#define PPS_RPA9G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPA9G4R) Register Mask  */


/* -------- PPS_RPA10G1R : (PPS Offset: 0x284) (R/W 32)  -------- */
#define PPS_RPA10G1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPA10G1R)   Reset Value */

#define PPS_RPA10G1R_RPA10G1R_Pos             _UINT32_(0)                                          /* (PPS_RPA10G1R) RPA10/G1 Position */
#define PPS_RPA10G1R_RPA10G1R_Msk             (_UINT32_(0x3F) << PPS_RPA10G1R_RPA10G1R_Pos)        /* (PPS_RPA10G1R) RPA10/G1 Mask */
#define PPS_RPA10G1R_RPA10G1R(value)          (PPS_RPA10G1R_RPA10G1R_Msk & (_UINT32_(value) << PPS_RPA10G1R_RPA10G1R_Pos)) /* Assignment of value for RPA10G1R in the PPS_RPA10G1R register */
#define   PPS_RPA10G1R_RPA10G1R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPA10G1R) OFF  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM0P3_Val   _UINT32_(0x1)                                        /* (PPS_RPA10G1R) SERCOM0/PAD3  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPA10G1R) SERCOM0/PAD2  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM1P0_Val   _UINT32_(0x3)                                        /* (PPS_RPA10G1R) SERCOM1/PAD0  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM1P2_Val   _UINT32_(0x4)                                        /* (PPS_RPA10G1R) SERCOM1/PAD2  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM2P3_Val   _UINT32_(0x5)                                        /* (PPS_RPA10G1R) SERCOM2/PAD3  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPA10G1R) SERCOM2/PAD2  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM3P0_Val   _UINT32_(0x7)                                        /* (PPS_RPA10G1R) SERCOM3/PAD0  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM3P2_Val   _UINT32_(0x8)                                        /* (PPS_RPA10G1R) SERCOM3/PAD2  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM4P3_Val   _UINT32_(0x9)                                        /* (PPS_RPA10G1R) SERCOM4/PAD3  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPA10G1R) SERCOM4/PAD2  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM5P0_Val   _UINT32_(0xB)                                        /* (PPS_RPA10G1R) SERCOM5/PAD0  */
#define   PPS_RPA10G1R_RPA10G1R_SCOM5P2_Val   _UINT32_(0xC)                                        /* (PPS_RPA10G1R) SERCOM5/PAD2  */
#define   PPS_RPA10G1R_RPA10G1R_TCC0WO0_Val   _UINT32_(0xD)                                        /* (PPS_RPA10G1R) TCC0/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TCC0WO4_Val   _UINT32_(0xE)                                        /* (PPS_RPA10G1R) TCC0/WO4  */
#define   PPS_RPA10G1R_RPA10G1R_TCC1WO0_Val   _UINT32_(0xF)                                        /* (PPS_RPA10G1R) TCC1/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TCC1WO4_Val   _UINT32_(0x10)                                       /* (PPS_RPA10G1R) TCC1/WO4  */
#define   PPS_RPA10G1R_RPA10G1R_TCC2WO0_Val   _UINT32_(0x11)                                       /* (PPS_RPA10G1R) TCC2/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TC0WO1_Val    _UINT32_(0x12)                                       /* (PPS_RPA10G1R) TC0/WO1  */
#define   PPS_RPA10G1R_RPA10G1R_TC1WO0_Val    _UINT32_(0x13)                                       /* (PPS_RPA10G1R) TC1/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TC2WO0_Val    _UINT32_(0x14)                                       /* (PPS_RPA10G1R) TC2/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TC3WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPA10G1R) TC3/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TC4WO0_Val    _UINT32_(0x16)                                       /* (PPS_RPA10G1R) TC4/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TC5WO0_Val    _UINT32_(0x17)                                       /* (PPS_RPA10G1R) TC5/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TC6WO0_Val    _UINT32_(0x18)                                       /* (PPS_RPA10G1R) TC6/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TC7WO0_Val    _UINT32_(0x19)                                       /* (PPS_RPA10G1R) TC7/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_TC8WO0_Val    _UINT32_(0x1A)                                       /* (PPS_RPA10G1R) TC8/WO0  */
#define   PPS_RPA10G1R_RPA10G1R_QSPICS_Val    _UINT32_(0x1B)                                       /* (PPS_RPA10G1R) QSPI/CS  */
#define   PPS_RPA10G1R_RPA10G1R_QD3_Val       _UINT32_(0x1C)                                       /* (PPS_RPA10G1R) QSPI/DATA3  */
#define   PPS_RPA10G1R_RPA10G1R_QD2_Val       _UINT32_(0x1D)                                       /* (PPS_RPA10G1R) QSPI/DATA2  */
#define   PPS_RPA10G1R_RPA10G1R_QD1_Val       _UINT32_(0x1E)                                       /* (PPS_RPA10G1R) QSPI/DATA1  */
#define   PPS_RPA10G1R_RPA10G1R_QEICCMP0_Val  _UINT32_(0x1F)                                       /* (PPS_RPA10G1R) QEI/CCMP0  */
#define   PPS_RPA10G1R_RPA10G1R_TSTBUS0_Val   _UINT32_(0x20)                                       /* (PPS_RPA10G1R) TSTBUS0  */
#define   PPS_RPA10G1R_RPA10G1R_TSTBUS4_Val   _UINT32_(0x21)                                       /* (PPS_RPA10G1R) TSTBUS4  */
#define   PPS_RPA10G1R_RPA10G1R_TSTBUS8_Val   _UINT32_(0x22)                                       /* (PPS_RPA10G1R) TSTBUS8  */
#define   PPS_RPA10G1R_RPA10G1R_FECTRL1_Val   _UINT32_(0x23)                                       /* (PPS_RPA10G1R) FECTRL1  */
#define   PPS_RPA10G1R_RPA10G1R_FECTRL2_Val   _UINT32_(0x24)                                       /* (PPS_RPA10G1R) FECTRL2  */
#define   PPS_RPA10G1R_RPA10G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPA10G1R) COEX/BT/STATE  */
#define PPS_RPA10G1R_RPA10G1R_OFF             (PPS_RPA10G1R_RPA10G1R_OFF_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) OFF Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM0P3         (PPS_RPA10G1R_RPA10G1R_SCOM0P3_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM0/PAD3 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM0P2         (PPS_RPA10G1R_RPA10G1R_SCOM0P2_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM0/PAD2 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM1P0         (PPS_RPA10G1R_RPA10G1R_SCOM1P0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM1/PAD0 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM1P2         (PPS_RPA10G1R_RPA10G1R_SCOM1P2_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM1/PAD2 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM2P3         (PPS_RPA10G1R_RPA10G1R_SCOM2P3_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM2/PAD3 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM2P2         (PPS_RPA10G1R_RPA10G1R_SCOM2P2_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM2/PAD2 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM3P0         (PPS_RPA10G1R_RPA10G1R_SCOM3P0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM3/PAD0 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM3P2         (PPS_RPA10G1R_RPA10G1R_SCOM3P2_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM3/PAD2 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM4P3         (PPS_RPA10G1R_RPA10G1R_SCOM4P3_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM4/PAD3 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM4P2         (PPS_RPA10G1R_RPA10G1R_SCOM4P2_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM4/PAD2 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM5P0         (PPS_RPA10G1R_RPA10G1R_SCOM5P0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM5/PAD0 Position */
#define PPS_RPA10G1R_RPA10G1R_SCOM5P2         (PPS_RPA10G1R_RPA10G1R_SCOM5P2_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) SERCOM5/PAD2 Position */
#define PPS_RPA10G1R_RPA10G1R_TCC0WO0         (PPS_RPA10G1R_RPA10G1R_TCC0WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TCC0/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TCC0WO4         (PPS_RPA10G1R_RPA10G1R_TCC0WO4_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TCC0/WO4 Position */
#define PPS_RPA10G1R_RPA10G1R_TCC1WO0         (PPS_RPA10G1R_RPA10G1R_TCC1WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TCC1/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TCC1WO4         (PPS_RPA10G1R_RPA10G1R_TCC1WO4_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TCC1/WO4 Position */
#define PPS_RPA10G1R_RPA10G1R_TCC2WO0         (PPS_RPA10G1R_RPA10G1R_TCC2WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TCC2/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TC0WO1          (PPS_RPA10G1R_RPA10G1R_TC0WO1_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC0/WO1 Position */
#define PPS_RPA10G1R_RPA10G1R_TC1WO0          (PPS_RPA10G1R_RPA10G1R_TC1WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC1/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TC2WO0          (PPS_RPA10G1R_RPA10G1R_TC2WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC2/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TC3WO0          (PPS_RPA10G1R_RPA10G1R_TC3WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC3/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TC4WO0          (PPS_RPA10G1R_RPA10G1R_TC4WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC4/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TC5WO0          (PPS_RPA10G1R_RPA10G1R_TC5WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC5/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TC6WO0          (PPS_RPA10G1R_RPA10G1R_TC6WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC6/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TC7WO0          (PPS_RPA10G1R_RPA10G1R_TC7WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC7/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_TC8WO0          (PPS_RPA10G1R_RPA10G1R_TC8WO0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TC8/WO0 Position */
#define PPS_RPA10G1R_RPA10G1R_QSPICS          (PPS_RPA10G1R_RPA10G1R_QSPICS_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) QSPI/CS Position */
#define PPS_RPA10G1R_RPA10G1R_QD3             (PPS_RPA10G1R_RPA10G1R_QD3_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) QSPI/DATA3 Position */
#define PPS_RPA10G1R_RPA10G1R_QD2             (PPS_RPA10G1R_RPA10G1R_QD2_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) QSPI/DATA2 Position */
#define PPS_RPA10G1R_RPA10G1R_QD1             (PPS_RPA10G1R_RPA10G1R_QD1_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) QSPI/DATA1 Position */
#define PPS_RPA10G1R_RPA10G1R_QEICCMP0        (PPS_RPA10G1R_RPA10G1R_QEICCMP0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) QEI/CCMP0 Position */
#define PPS_RPA10G1R_RPA10G1R_TSTBUS0         (PPS_RPA10G1R_RPA10G1R_TSTBUS0_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TSTBUS0 Position */
#define PPS_RPA10G1R_RPA10G1R_TSTBUS4         (PPS_RPA10G1R_RPA10G1R_TSTBUS4_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TSTBUS4 Position */
#define PPS_RPA10G1R_RPA10G1R_TSTBUS8         (PPS_RPA10G1R_RPA10G1R_TSTBUS8_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) TSTBUS8 Position */
#define PPS_RPA10G1R_RPA10G1R_FECTRL1         (PPS_RPA10G1R_RPA10G1R_FECTRL1_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) FECTRL1 Position */
#define PPS_RPA10G1R_RPA10G1R_FECTRL2         (PPS_RPA10G1R_RPA10G1R_FECTRL2_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) FECTRL2 Position */
#define PPS_RPA10G1R_RPA10G1R_COEX_BT_STATE   (PPS_RPA10G1R_RPA10G1R_COEX_BT_STATE_Val << PPS_RPA10G1R_RPA10G1R_Pos) /* (PPS_RPA10G1R) COEX/BT/STATE Position */
#define PPS_RPA10G1R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPA10G1R) Register Mask  */


/* -------- PPS_RPA10G4R : (PPS Offset: 0x288) (R/W 32)  -------- */
#define PPS_RPA10G4R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPA10G4R)   Reset Value */

#define PPS_RPA10G4R_RPA10G4R_Pos             _UINT32_(0)                                          /* (PPS_RPA10G4R) RPA10/G4 Position */
#define PPS_RPA10G4R_RPA10G4R_Msk             (_UINT32_(0x3F) << PPS_RPA10G4R_RPA10G4R_Pos)        /* (PPS_RPA10G4R) RPA10/G4 Mask */
#define PPS_RPA10G4R_RPA10G4R(value)          (PPS_RPA10G4R_RPA10G4R_Msk & (_UINT32_(value) << PPS_RPA10G4R_RPA10G4R_Pos)) /* Assignment of value for RPA10G4R in the PPS_RPA10G4R register */
#define   PPS_RPA10G4R_RPA10G4R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPA10G4R) OFF  */
#define   PPS_RPA10G4R_RPA10G4R_CCLO1_Val     _UINT32_(0x1)                                        /* (PPS_RPA10G4R) CCL/OUT1  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPA10G4R) SERCOM0/PAD2  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM0P0_Val   _UINT32_(0x3)                                        /* (PPS_RPA10G4R) SERCOM0/PAD0  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM1P3_Val   _UINT32_(0x4)                                        /* (PPS_RPA10G4R) SERCOM1/PAD3  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM1P0_Val   _UINT32_(0x5)                                        /* (PPS_RPA10G4R) SERCOM1/PAD0  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPA10G4R) SERCOM2/PAD2  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPA10G4R) SERCOM2/PAD0  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM3P3_Val   _UINT32_(0x8)                                        /* (PPS_RPA10G4R) SERCOM3/PAD3  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM3P0_Val   _UINT32_(0x9)                                        /* (PPS_RPA10G4R) SERCOM3/PAD0  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPA10G4R) SERCOM4/PAD2  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM4P0_Val   _UINT32_(0xB)                                        /* (PPS_RPA10G4R) SERCOM4/PAD0  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM5P3_Val   _UINT32_(0xC)                                        /* (PPS_RPA10G4R) SERCOM5/PAD3  */
#define   PPS_RPA10G4R_RPA10G4R_SCOM5P0_Val   _UINT32_(0xD)                                        /* (PPS_RPA10G4R) SERCOM5/PAD0  */
#define   PPS_RPA10G4R_RPA10G4R_TCC0WO3_Val   _UINT32_(0xE)                                        /* (PPS_RPA10G4R) TCC0/WO3  */
#define   PPS_RPA10G4R_RPA10G4R_TCC0WO1_Val   _UINT32_(0xF)                                        /* (PPS_RPA10G4R) TCC0/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TCC0WO5_Val   _UINT32_(0x10)                                       /* (PPS_RPA10G4R) TCC0/WO5  */
#define   PPS_RPA10G4R_RPA10G4R_TCC1WO3_Val   _UINT32_(0x11)                                       /* (PPS_RPA10G4R) TCC1/WO3  */
#define   PPS_RPA10G4R_RPA10G4R_TCC1WO1_Val   _UINT32_(0x12)                                       /* (PPS_RPA10G4R) TCC1/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TCC1WO5_Val   _UINT32_(0x13)                                       /* (PPS_RPA10G4R) TCC1/WO5  */
#define   PPS_RPA10G4R_RPA10G4R_TCC2WO1_Val   _UINT32_(0x14)                                       /* (PPS_RPA10G4R) TCC2/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TC0WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPA10G4R) TC0/WO0  */
#define   PPS_RPA10G4R_RPA10G4R_TC1WO1_Val    _UINT32_(0x16)                                       /* (PPS_RPA10G4R) TC1/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TC2WO1_Val    _UINT32_(0x17)                                       /* (PPS_RPA10G4R) TC2/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TC3WO1_Val    _UINT32_(0x18)                                       /* (PPS_RPA10G4R) TC3/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TC4WO1_Val    _UINT32_(0x19)                                       /* (PPS_RPA10G4R) TC4/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TC5WO1_Val    _UINT32_(0x1A)                                       /* (PPS_RPA10G4R) TC5/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TC6WO1_Val    _UINT32_(0x1B)                                       /* (PPS_RPA10G4R) TC6/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TC7WO1_Val    _UINT32_(0x1C)                                       /* (PPS_RPA10G4R) TC7/WO1  */
#define   PPS_RPA10G4R_RPA10G4R_TC9WO0_Val    _UINT32_(0x1D)                                       /* (PPS_RPA10G4R) TC9/WO0  */
#define   PPS_RPA10G4R_RPA10G4R_QSPICS_Val    _UINT32_(0x1E)                                       /* (PPS_RPA10G4R) QSPI/CS  */
#define   PPS_RPA10G4R_RPA10G4R_QD2_Val       _UINT32_(0x1F)                                       /* (PPS_RPA10G4R) QSPI/DATA2  */
#define   PPS_RPA10G4R_RPA10G4R_QD1_Val       _UINT32_(0x20)                                       /* (PPS_RPA10G4R) QSPI/DATA1  */
#define   PPS_RPA10G4R_RPA10G4R_QD0_Val       _UINT32_(0x21)                                       /* (PPS_RPA10G4R) QSPI/DATA0  */
#define   PPS_RPA10G4R_RPA10G4R_TSTBUS2_Val   _UINT32_(0x22)                                       /* (PPS_RPA10G4R) TSTBUS2  */
#define   PPS_RPA10G4R_RPA10G4R_TSTBUS6_Val   _UINT32_(0x23)                                       /* (PPS_RPA10G4R) TSTBUS6  */
#define   PPS_RPA10G4R_RPA10G4R_AC_CMP1_Val   _UINT32_(0x24)                                       /* (PPS_RPA10G4R) AC/CMP1  */
#define   PPS_RPA10G4R_RPA10G4R_AC_CMPTOUT_Val _UINT32_(0x25)                                       /* (PPS_RPA10G4R) AC/CMPTOUT  */
#define   PPS_RPA10G4R_RPA10G4R_CAN1_TX_Val   _UINT32_(0x26)                                       /* (PPS_RPA10G4R) CAN1/TX  */
#define   PPS_RPA10G4R_RPA10G4R_FECTRL3_Val   _UINT32_(0x27)                                       /* (PPS_RPA10G4R) FECTRL3  */
#define   PPS_RPA10G4R_RPA10G4R_FECTRL5_Val   _UINT32_(0x28)                                       /* (PPS_RPA10G4R) FECTRL5  */
#define PPS_RPA10G4R_RPA10G4R_OFF             (PPS_RPA10G4R_RPA10G4R_OFF_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) OFF Position */
#define PPS_RPA10G4R_RPA10G4R_CCLO1           (PPS_RPA10G4R_RPA10G4R_CCLO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) CCL/OUT1 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM0P2         (PPS_RPA10G4R_RPA10G4R_SCOM0P2_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM0/PAD2 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM0P0         (PPS_RPA10G4R_RPA10G4R_SCOM0P0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM0/PAD0 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM1P3         (PPS_RPA10G4R_RPA10G4R_SCOM1P3_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM1/PAD3 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM1P0         (PPS_RPA10G4R_RPA10G4R_SCOM1P0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM1/PAD0 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM2P2         (PPS_RPA10G4R_RPA10G4R_SCOM2P2_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM2/PAD2 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM2P0         (PPS_RPA10G4R_RPA10G4R_SCOM2P0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM2/PAD0 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM3P3         (PPS_RPA10G4R_RPA10G4R_SCOM3P3_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM3/PAD3 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM3P0         (PPS_RPA10G4R_RPA10G4R_SCOM3P0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM3/PAD0 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM4P2         (PPS_RPA10G4R_RPA10G4R_SCOM4P2_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM4/PAD2 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM4P0         (PPS_RPA10G4R_RPA10G4R_SCOM4P0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM4/PAD0 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM5P3         (PPS_RPA10G4R_RPA10G4R_SCOM5P3_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM5/PAD3 Position */
#define PPS_RPA10G4R_RPA10G4R_SCOM5P0         (PPS_RPA10G4R_RPA10G4R_SCOM5P0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) SERCOM5/PAD0 Position */
#define PPS_RPA10G4R_RPA10G4R_TCC0WO3         (PPS_RPA10G4R_RPA10G4R_TCC0WO3_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TCC0/WO3 Position */
#define PPS_RPA10G4R_RPA10G4R_TCC0WO1         (PPS_RPA10G4R_RPA10G4R_TCC0WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TCC0/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TCC0WO5         (PPS_RPA10G4R_RPA10G4R_TCC0WO5_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TCC0/WO5 Position */
#define PPS_RPA10G4R_RPA10G4R_TCC1WO3         (PPS_RPA10G4R_RPA10G4R_TCC1WO3_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TCC1/WO3 Position */
#define PPS_RPA10G4R_RPA10G4R_TCC1WO1         (PPS_RPA10G4R_RPA10G4R_TCC1WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TCC1/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TCC1WO5         (PPS_RPA10G4R_RPA10G4R_TCC1WO5_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TCC1/WO5 Position */
#define PPS_RPA10G4R_RPA10G4R_TCC2WO1         (PPS_RPA10G4R_RPA10G4R_TCC2WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TCC2/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TC0WO0          (PPS_RPA10G4R_RPA10G4R_TC0WO0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC0/WO0 Position */
#define PPS_RPA10G4R_RPA10G4R_TC1WO1          (PPS_RPA10G4R_RPA10G4R_TC1WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC1/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TC2WO1          (PPS_RPA10G4R_RPA10G4R_TC2WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC2/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TC3WO1          (PPS_RPA10G4R_RPA10G4R_TC3WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC3/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TC4WO1          (PPS_RPA10G4R_RPA10G4R_TC4WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC4/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TC5WO1          (PPS_RPA10G4R_RPA10G4R_TC5WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC5/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TC6WO1          (PPS_RPA10G4R_RPA10G4R_TC6WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC6/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TC7WO1          (PPS_RPA10G4R_RPA10G4R_TC7WO1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC7/WO1 Position */
#define PPS_RPA10G4R_RPA10G4R_TC9WO0          (PPS_RPA10G4R_RPA10G4R_TC9WO0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TC9/WO0 Position */
#define PPS_RPA10G4R_RPA10G4R_QSPICS          (PPS_RPA10G4R_RPA10G4R_QSPICS_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) QSPI/CS Position */
#define PPS_RPA10G4R_RPA10G4R_QD2             (PPS_RPA10G4R_RPA10G4R_QD2_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) QSPI/DATA2 Position */
#define PPS_RPA10G4R_RPA10G4R_QD1             (PPS_RPA10G4R_RPA10G4R_QD1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) QSPI/DATA1 Position */
#define PPS_RPA10G4R_RPA10G4R_QD0             (PPS_RPA10G4R_RPA10G4R_QD0_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) QSPI/DATA0 Position */
#define PPS_RPA10G4R_RPA10G4R_TSTBUS2         (PPS_RPA10G4R_RPA10G4R_TSTBUS2_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TSTBUS2 Position */
#define PPS_RPA10G4R_RPA10G4R_TSTBUS6         (PPS_RPA10G4R_RPA10G4R_TSTBUS6_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) TSTBUS6 Position */
#define PPS_RPA10G4R_RPA10G4R_AC_CMP1         (PPS_RPA10G4R_RPA10G4R_AC_CMP1_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) AC/CMP1 Position */
#define PPS_RPA10G4R_RPA10G4R_AC_CMPTOUT      (PPS_RPA10G4R_RPA10G4R_AC_CMPTOUT_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) AC/CMPTOUT Position */
#define PPS_RPA10G4R_RPA10G4R_CAN1_TX         (PPS_RPA10G4R_RPA10G4R_CAN1_TX_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) CAN1/TX Position */
#define PPS_RPA10G4R_RPA10G4R_FECTRL3         (PPS_RPA10G4R_RPA10G4R_FECTRL3_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) FECTRL3 Position */
#define PPS_RPA10G4R_RPA10G4R_FECTRL5         (PPS_RPA10G4R_RPA10G4R_FECTRL5_Val << PPS_RPA10G4R_RPA10G4R_Pos) /* (PPS_RPA10G4R) FECTRL5 Position */
#define PPS_RPA10G4R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPA10G4R) Register Mask  */


/* -------- PPS_RPA10G5R : (PPS Offset: 0x28C) (R/W 32)  -------- */
#define PPS_RPA10G5R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPA10G5R)   Reset Value */

#define PPS_RPA10G5R_RPA10G5R_Pos             _UINT32_(0)                                          /* (PPS_RPA10G5R) RPA10/G5 Position */
#define PPS_RPA10G5R_RPA10G5R_Msk             (_UINT32_(0x3F) << PPS_RPA10G5R_RPA10G5R_Pos)        /* (PPS_RPA10G5R) RPA10/G5 Mask */
#define PPS_RPA10G5R_RPA10G5R(value)          (PPS_RPA10G5R_RPA10G5R_Msk & (_UINT32_(value) << PPS_RPA10G5R_RPA10G5R_Pos)) /* Assignment of value for RPA10G5R in the PPS_RPA10G5R register */
#define   PPS_RPA10G5R_RPA10G5R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPA10G5R) OFF  */
#define   PPS_RPA10G5R_RPA10G5R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPA10G5R) CCL/OUT0  */
#define   PPS_RPA10G5R_RPA10G5R_SCOM1P3_Val   _UINT32_(0x2)                                        /* (PPS_RPA10G5R) SERCOM1/PAD3  */
#define   PPS_RPA10G5R_RPA10G5R_SCOM2P0_Val   _UINT32_(0x3)                                        /* (PPS_RPA10G5R) SERCOM2/PAD0  */
#define   PPS_RPA10G5R_RPA10G5R_TCC0WO4_Val   _UINT32_(0x4)                                        /* (PPS_RPA10G5R) TCC0/WO4  */
#define   PPS_RPA10G5R_RPA10G5R_TCC0WO2_Val   _UINT32_(0x5)                                        /* (PPS_RPA10G5R) TCC0/WO2  */
#define   PPS_RPA10G5R_RPA10G5R_TCC0WO1_Val   _UINT32_(0x6)                                        /* (PPS_RPA10G5R) TCC0/WO1  */
#define   PPS_RPA10G5R_RPA10G5R_TCC1WO4_Val   _UINT32_(0x7)                                        /* (PPS_RPA10G5R) TCC1/WO4  */
#define   PPS_RPA10G5R_RPA10G5R_TCC1WO2_Val   _UINT32_(0x8)                                        /* (PPS_RPA10G5R) TCC1/WO2  */
#define   PPS_RPA10G5R_RPA10G5R_TCC1WO1_Val   _UINT32_(0x9)                                        /* (PPS_RPA10G5R) TCC1/WO1  */
#define   PPS_RPA10G5R_RPA10G5R_TC8WO1_Val    _UINT32_(0xA)                                        /* (PPS_RPA10G5R) TC8/WO1  */
#define   PPS_RPA10G5R_RPA10G5R_TC9WO1_Val    _UINT32_(0xB)                                        /* (PPS_RPA10G5R) TC9/WO1  */
#define   PPS_RPA10G5R_RPA10G5R_QSPICS_Val    _UINT32_(0xC)                                        /* (PPS_RPA10G5R) QSPI/CS  */
#define   PPS_RPA10G5R_RPA10G5R_QEICCMP0_Val  _UINT32_(0xD)                                        /* (PPS_RPA10G5R) QEI/CCMP0  */
#define   PPS_RPA10G5R_RPA10G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPA10G5R) ETH/TSUCOMP  */
#define   PPS_RPA10G5R_RPA10G5R_TSTBUS3_Val   _UINT32_(0xF)                                        /* (PPS_RPA10G5R) TSTBUS3  */
#define   PPS_RPA10G5R_RPA10G5R_TSTBUS7_Val   _UINT32_(0x10)                                       /* (PPS_RPA10G5R) TSTBUS7  */
#define   PPS_RPA10G5R_RPA10G5R_TSTBUS11_Val  _UINT32_(0x11)                                       /* (PPS_RPA10G5R) TSTBUS11  */
#define PPS_RPA10G5R_RPA10G5R_OFF             (PPS_RPA10G5R_RPA10G5R_OFF_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) OFF Position */
#define PPS_RPA10G5R_RPA10G5R_CCLO0           (PPS_RPA10G5R_RPA10G5R_CCLO0_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) CCL/OUT0 Position */
#define PPS_RPA10G5R_RPA10G5R_SCOM1P3         (PPS_RPA10G5R_RPA10G5R_SCOM1P3_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) SERCOM1/PAD3 Position */
#define PPS_RPA10G5R_RPA10G5R_SCOM2P0         (PPS_RPA10G5R_RPA10G5R_SCOM2P0_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) SERCOM2/PAD0 Position */
#define PPS_RPA10G5R_RPA10G5R_TCC0WO4         (PPS_RPA10G5R_RPA10G5R_TCC0WO4_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TCC0/WO4 Position */
#define PPS_RPA10G5R_RPA10G5R_TCC0WO2         (PPS_RPA10G5R_RPA10G5R_TCC0WO2_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TCC0/WO2 Position */
#define PPS_RPA10G5R_RPA10G5R_TCC0WO1         (PPS_RPA10G5R_RPA10G5R_TCC0WO1_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TCC0/WO1 Position */
#define PPS_RPA10G5R_RPA10G5R_TCC1WO4         (PPS_RPA10G5R_RPA10G5R_TCC1WO4_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TCC1/WO4 Position */
#define PPS_RPA10G5R_RPA10G5R_TCC1WO2         (PPS_RPA10G5R_RPA10G5R_TCC1WO2_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TCC1/WO2 Position */
#define PPS_RPA10G5R_RPA10G5R_TCC1WO1         (PPS_RPA10G5R_RPA10G5R_TCC1WO1_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TCC1/WO1 Position */
#define PPS_RPA10G5R_RPA10G5R_TC8WO1          (PPS_RPA10G5R_RPA10G5R_TC8WO1_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TC8/WO1 Position */
#define PPS_RPA10G5R_RPA10G5R_TC9WO1          (PPS_RPA10G5R_RPA10G5R_TC9WO1_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TC9/WO1 Position */
#define PPS_RPA10G5R_RPA10G5R_QSPICS          (PPS_RPA10G5R_RPA10G5R_QSPICS_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) QSPI/CS Position */
#define PPS_RPA10G5R_RPA10G5R_QEICCMP0        (PPS_RPA10G5R_RPA10G5R_QEICCMP0_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) QEI/CCMP0 Position */
#define PPS_RPA10G5R_RPA10G5R_GMAC_TSUCOMP    (PPS_RPA10G5R_RPA10G5R_GMAC_TSUCOMP_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) ETH/TSUCOMP Position */
#define PPS_RPA10G5R_RPA10G5R_TSTBUS3         (PPS_RPA10G5R_RPA10G5R_TSTBUS3_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TSTBUS3 Position */
#define PPS_RPA10G5R_RPA10G5R_TSTBUS7         (PPS_RPA10G5R_RPA10G5R_TSTBUS7_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TSTBUS7 Position */
#define PPS_RPA10G5R_RPA10G5R_TSTBUS11        (PPS_RPA10G5R_RPA10G5R_TSTBUS11_Val << PPS_RPA10G5R_RPA10G5R_Pos) /* (PPS_RPA10G5R) TSTBUS11 Position */
#define PPS_RPA10G5R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPA10G5R) Register Mask  */


/* -------- PPS_RPA13G3R : (PPS Offset: 0x2A0) (R/W 32)  -------- */
#define PPS_RPA13G3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPA13G3R)   Reset Value */

#define PPS_RPA13G3R_RPA13G3R_Pos             _UINT32_(0)                                          /* (PPS_RPA13G3R) RPA13/G3 Position */
#define PPS_RPA13G3R_RPA13G3R_Msk             (_UINT32_(0x3F) << PPS_RPA13G3R_RPA13G3R_Pos)        /* (PPS_RPA13G3R) RPA13/G3 Mask */
#define PPS_RPA13G3R_RPA13G3R(value)          (PPS_RPA13G3R_RPA13G3R_Msk & (_UINT32_(value) << PPS_RPA13G3R_RPA13G3R_Pos)) /* Assignment of value for RPA13G3R in the PPS_RPA13G3R register */
#define   PPS_RPA13G3R_RPA13G3R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPA13G3R) OFF  */
#define   PPS_RPA13G3R_RPA13G3R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPA13G3R) CCL/OUT0  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM0P0_Val   _UINT32_(0x2)                                        /* (PPS_RPA13G3R) SERCOM0/PAD0  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM0P3_Val   _UINT32_(0x3)                                        /* (PPS_RPA13G3R) SERCOM0/PAD3  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM1P2_Val   _UINT32_(0x4)                                        /* (PPS_RPA13G3R) SERCOM1/PAD2  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM1P0_Val   _UINT32_(0x5)                                        /* (PPS_RPA13G3R) SERCOM1/PAD0  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM1P3_Val   _UINT32_(0x6)                                        /* (PPS_RPA13G3R) SERCOM1/PAD3  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPA13G3R) SERCOM2/PAD0  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM2P3_Val   _UINT32_(0x8)                                        /* (PPS_RPA13G3R) SERCOM2/PAD3  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM3P2_Val   _UINT32_(0x9)                                        /* (PPS_RPA13G3R) SERCOM3/PAD2  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM3P0_Val   _UINT32_(0xA)                                        /* (PPS_RPA13G3R) SERCOM3/PAD0  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM3P3_Val   _UINT32_(0xB)                                        /* (PPS_RPA13G3R) SERCOM3/PAD3  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM4P0_Val   _UINT32_(0xC)                                        /* (PPS_RPA13G3R) SERCOM4/PAD0  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM4P3_Val   _UINT32_(0xD)                                        /* (PPS_RPA13G3R) SERCOM4/PAD3  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM5P2_Val   _UINT32_(0xE)                                        /* (PPS_RPA13G3R) SERCOM5/PAD2  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM5P0_Val   _UINT32_(0xF)                                        /* (PPS_RPA13G3R) SERCOM5/PAD0  */
#define   PPS_RPA13G3R_RPA13G3R_SCOM5P3_Val   _UINT32_(0x10)                                       /* (PPS_RPA13G3R) SERCOM5/PAD3  */
#define   PPS_RPA13G3R_RPA13G3R_TCC0WO2_Val   _UINT32_(0x11)                                       /* (PPS_RPA13G3R) TCC0/WO2  */
#define   PPS_RPA13G3R_RPA13G3R_TCC0WO0_Val   _UINT32_(0x12)                                       /* (PPS_RPA13G3R) TCC0/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TCC0WO4_Val   _UINT32_(0x13)                                       /* (PPS_RPA13G3R) TCC0/WO4  */
#define   PPS_RPA13G3R_RPA13G3R_TCC1WO2_Val   _UINT32_(0x14)                                       /* (PPS_RPA13G3R) TCC1/WO2  */
#define   PPS_RPA13G3R_RPA13G3R_TCC1WO0_Val   _UINT32_(0x15)                                       /* (PPS_RPA13G3R) TCC1/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TCC1WO4_Val   _UINT32_(0x16)                                       /* (PPS_RPA13G3R) TCC1/WO4  */
#define   PPS_RPA13G3R_RPA13G3R_TCC2WO0_Val   _UINT32_(0x17)                                       /* (PPS_RPA13G3R) TCC2/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC0WO0_Val    _UINT32_(0x18)                                       /* (PPS_RPA13G3R) TC0/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC1WO0_Val    _UINT32_(0x19)                                       /* (PPS_RPA13G3R) TC1/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC2WO0_Val    _UINT32_(0x1A)                                       /* (PPS_RPA13G3R) TC2/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC3WO0_Val    _UINT32_(0x1B)                                       /* (PPS_RPA13G3R) TC3/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC4WO0_Val    _UINT32_(0x1C)                                       /* (PPS_RPA13G3R) TC4/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC5WO0_Val    _UINT32_(0x1D)                                       /* (PPS_RPA13G3R) TC5/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC6WO0_Val    _UINT32_(0x1E)                                       /* (PPS_RPA13G3R) TC6/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC7WO0_Val    _UINT32_(0x1F)                                       /* (PPS_RPA13G3R) TC7/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC8WO0_Val    _UINT32_(0x20)                                       /* (PPS_RPA13G3R) TC8/WO0  */
#define   PPS_RPA13G3R_RPA13G3R_TC9WO1_Val    _UINT32_(0x21)                                       /* (PPS_RPA13G3R) TC9/WO1  */
#define   PPS_RPA13G3R_RPA13G3R_QSPICS_Val    _UINT32_(0x22)                                       /* (PPS_RPA13G3R) QSPI/CS  */
#define   PPS_RPA13G3R_RPA13G3R_QD1_Val       _UINT32_(0x23)                                       /* (PPS_RPA13G3R) QSPI/DATA1  */
#define   PPS_RPA13G3R_RPA13G3R_QD0_Val       _UINT32_(0x24)                                       /* (PPS_RPA13G3R) QSPI/DATA0  */
#define   PPS_RPA13G3R_RPA13G3R_QD3_Val       _UINT32_(0x25)                                       /* (PPS_RPA13G3R) QSPI/DATA3  */
#define   PPS_RPA13G3R_RPA13G3R_TSTBUS1_Val   _UINT32_(0x26)                                       /* (PPS_RPA13G3R) TSTBUS1  */
#define   PPS_RPA13G3R_RPA13G3R_TSTBUS10_Val  _UINT32_(0x27)                                       /* (PPS_RPA13G3R) TSTBUS10  */
#define   PPS_RPA13G3R_RPA13G3R_AC_CMP0_Val   _UINT32_(0x28)                                       /* (PPS_RPA13G3R) AC/CMP0  */
#define   PPS_RPA13G3R_RPA13G3R_AC_CMPTRDY_Val _UINT32_(0x29)                                       /* (PPS_RPA13G3R) AC/CMPTRDY  */
#define   PPS_RPA13G3R_RPA13G3R_FECTRL4_Val   _UINT32_(0x2A)                                       /* (PPS_RPA13G3R) FECTRL4  */
#define PPS_RPA13G3R_RPA13G3R_OFF             (PPS_RPA13G3R_RPA13G3R_OFF_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) OFF Position */
#define PPS_RPA13G3R_RPA13G3R_CCLO0           (PPS_RPA13G3R_RPA13G3R_CCLO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) CCL/OUT0 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM0P0         (PPS_RPA13G3R_RPA13G3R_SCOM0P0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM0/PAD0 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM0P3         (PPS_RPA13G3R_RPA13G3R_SCOM0P3_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM0/PAD3 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM1P2         (PPS_RPA13G3R_RPA13G3R_SCOM1P2_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM1/PAD2 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM1P0         (PPS_RPA13G3R_RPA13G3R_SCOM1P0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM1/PAD0 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM1P3         (PPS_RPA13G3R_RPA13G3R_SCOM1P3_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM1/PAD3 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM2P0         (PPS_RPA13G3R_RPA13G3R_SCOM2P0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM2/PAD0 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM2P3         (PPS_RPA13G3R_RPA13G3R_SCOM2P3_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM2/PAD3 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM3P2         (PPS_RPA13G3R_RPA13G3R_SCOM3P2_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM3/PAD2 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM3P0         (PPS_RPA13G3R_RPA13G3R_SCOM3P0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM3/PAD0 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM3P3         (PPS_RPA13G3R_RPA13G3R_SCOM3P3_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM3/PAD3 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM4P0         (PPS_RPA13G3R_RPA13G3R_SCOM4P0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM4/PAD0 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM4P3         (PPS_RPA13G3R_RPA13G3R_SCOM4P3_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM4/PAD3 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM5P2         (PPS_RPA13G3R_RPA13G3R_SCOM5P2_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM5/PAD2 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM5P0         (PPS_RPA13G3R_RPA13G3R_SCOM5P0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM5/PAD0 Position */
#define PPS_RPA13G3R_RPA13G3R_SCOM5P3         (PPS_RPA13G3R_RPA13G3R_SCOM5P3_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) SERCOM5/PAD3 Position */
#define PPS_RPA13G3R_RPA13G3R_TCC0WO2         (PPS_RPA13G3R_RPA13G3R_TCC0WO2_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TCC0/WO2 Position */
#define PPS_RPA13G3R_RPA13G3R_TCC0WO0         (PPS_RPA13G3R_RPA13G3R_TCC0WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TCC0/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TCC0WO4         (PPS_RPA13G3R_RPA13G3R_TCC0WO4_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TCC0/WO4 Position */
#define PPS_RPA13G3R_RPA13G3R_TCC1WO2         (PPS_RPA13G3R_RPA13G3R_TCC1WO2_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TCC1/WO2 Position */
#define PPS_RPA13G3R_RPA13G3R_TCC1WO0         (PPS_RPA13G3R_RPA13G3R_TCC1WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TCC1/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TCC1WO4         (PPS_RPA13G3R_RPA13G3R_TCC1WO4_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TCC1/WO4 Position */
#define PPS_RPA13G3R_RPA13G3R_TCC2WO0         (PPS_RPA13G3R_RPA13G3R_TCC2WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TCC2/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC0WO0          (PPS_RPA13G3R_RPA13G3R_TC0WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC0/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC1WO0          (PPS_RPA13G3R_RPA13G3R_TC1WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC1/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC2WO0          (PPS_RPA13G3R_RPA13G3R_TC2WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC2/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC3WO0          (PPS_RPA13G3R_RPA13G3R_TC3WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC3/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC4WO0          (PPS_RPA13G3R_RPA13G3R_TC4WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC4/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC5WO0          (PPS_RPA13G3R_RPA13G3R_TC5WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC5/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC6WO0          (PPS_RPA13G3R_RPA13G3R_TC6WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC6/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC7WO0          (PPS_RPA13G3R_RPA13G3R_TC7WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC7/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC8WO0          (PPS_RPA13G3R_RPA13G3R_TC8WO0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC8/WO0 Position */
#define PPS_RPA13G3R_RPA13G3R_TC9WO1          (PPS_RPA13G3R_RPA13G3R_TC9WO1_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TC9/WO1 Position */
#define PPS_RPA13G3R_RPA13G3R_QSPICS          (PPS_RPA13G3R_RPA13G3R_QSPICS_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) QSPI/CS Position */
#define PPS_RPA13G3R_RPA13G3R_QD1             (PPS_RPA13G3R_RPA13G3R_QD1_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) QSPI/DATA1 Position */
#define PPS_RPA13G3R_RPA13G3R_QD0             (PPS_RPA13G3R_RPA13G3R_QD0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) QSPI/DATA0 Position */
#define PPS_RPA13G3R_RPA13G3R_QD3             (PPS_RPA13G3R_RPA13G3R_QD3_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) QSPI/DATA3 Position */
#define PPS_RPA13G3R_RPA13G3R_TSTBUS1         (PPS_RPA13G3R_RPA13G3R_TSTBUS1_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TSTBUS1 Position */
#define PPS_RPA13G3R_RPA13G3R_TSTBUS10        (PPS_RPA13G3R_RPA13G3R_TSTBUS10_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) TSTBUS10 Position */
#define PPS_RPA13G3R_RPA13G3R_AC_CMP0         (PPS_RPA13G3R_RPA13G3R_AC_CMP0_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) AC/CMP0 Position */
#define PPS_RPA13G3R_RPA13G3R_AC_CMPTRDY      (PPS_RPA13G3R_RPA13G3R_AC_CMPTRDY_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) AC/CMPTRDY Position */
#define PPS_RPA13G3R_RPA13G3R_FECTRL4         (PPS_RPA13G3R_RPA13G3R_FECTRL4_Val << PPS_RPA13G3R_RPA13G3R_Pos) /* (PPS_RPA13G3R) FECTRL4 Position */
#define PPS_RPA13G3R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPA13G3R) Register Mask  */


/* -------- PPS_RPA13G4R : (PPS Offset: 0x2A4) (R/W 32)  -------- */
#define PPS_RPA13G4R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPA13G4R)   Reset Value */

#define PPS_RPA13G4R_RPA13G4R_Pos             _UINT32_(0)                                          /* (PPS_RPA13G4R) RPA13/G4 Position */
#define PPS_RPA13G4R_RPA13G4R_Msk             (_UINT32_(0x3F) << PPS_RPA13G4R_RPA13G4R_Pos)        /* (PPS_RPA13G4R) RPA13/G4 Mask */
#define PPS_RPA13G4R_RPA13G4R(value)          (PPS_RPA13G4R_RPA13G4R_Msk & (_UINT32_(value) << PPS_RPA13G4R_RPA13G4R_Pos)) /* Assignment of value for RPA13G4R in the PPS_RPA13G4R register */
#define   PPS_RPA13G4R_RPA13G4R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPA13G4R) OFF  */
#define   PPS_RPA13G4R_RPA13G4R_CCLO1_Val     _UINT32_(0x1)                                        /* (PPS_RPA13G4R) CCL/OUT1  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPA13G4R) SERCOM0/PAD2  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM0P0_Val   _UINT32_(0x3)                                        /* (PPS_RPA13G4R) SERCOM0/PAD0  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM1P3_Val   _UINT32_(0x4)                                        /* (PPS_RPA13G4R) SERCOM1/PAD3  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM1P0_Val   _UINT32_(0x5)                                        /* (PPS_RPA13G4R) SERCOM1/PAD0  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPA13G4R) SERCOM2/PAD2  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPA13G4R) SERCOM2/PAD0  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM3P3_Val   _UINT32_(0x8)                                        /* (PPS_RPA13G4R) SERCOM3/PAD3  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM3P0_Val   _UINT32_(0x9)                                        /* (PPS_RPA13G4R) SERCOM3/PAD0  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPA13G4R) SERCOM4/PAD2  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM4P0_Val   _UINT32_(0xB)                                        /* (PPS_RPA13G4R) SERCOM4/PAD0  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM5P3_Val   _UINT32_(0xC)                                        /* (PPS_RPA13G4R) SERCOM5/PAD3  */
#define   PPS_RPA13G4R_RPA13G4R_SCOM5P0_Val   _UINT32_(0xD)                                        /* (PPS_RPA13G4R) SERCOM5/PAD0  */
#define   PPS_RPA13G4R_RPA13G4R_TCC0WO3_Val   _UINT32_(0xE)                                        /* (PPS_RPA13G4R) TCC0/WO3  */
#define   PPS_RPA13G4R_RPA13G4R_TCC0WO1_Val   _UINT32_(0xF)                                        /* (PPS_RPA13G4R) TCC0/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TCC0WO5_Val   _UINT32_(0x10)                                       /* (PPS_RPA13G4R) TCC0/WO5  */
#define   PPS_RPA13G4R_RPA13G4R_TCC1WO3_Val   _UINT32_(0x11)                                       /* (PPS_RPA13G4R) TCC1/WO3  */
#define   PPS_RPA13G4R_RPA13G4R_TCC1WO1_Val   _UINT32_(0x12)                                       /* (PPS_RPA13G4R) TCC1/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TCC1WO5_Val   _UINT32_(0x13)                                       /* (PPS_RPA13G4R) TCC1/WO5  */
#define   PPS_RPA13G4R_RPA13G4R_TCC2WO1_Val   _UINT32_(0x14)                                       /* (PPS_RPA13G4R) TCC2/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TC0WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPA13G4R) TC0/WO0  */
#define   PPS_RPA13G4R_RPA13G4R_TC1WO1_Val    _UINT32_(0x16)                                       /* (PPS_RPA13G4R) TC1/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TC2WO1_Val    _UINT32_(0x17)                                       /* (PPS_RPA13G4R) TC2/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TC3WO1_Val    _UINT32_(0x18)                                       /* (PPS_RPA13G4R) TC3/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TC4WO1_Val    _UINT32_(0x19)                                       /* (PPS_RPA13G4R) TC4/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TC5WO1_Val    _UINT32_(0x1A)                                       /* (PPS_RPA13G4R) TC5/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TC6WO1_Val    _UINT32_(0x1B)                                       /* (PPS_RPA13G4R) TC6/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TC7WO1_Val    _UINT32_(0x1C)                                       /* (PPS_RPA13G4R) TC7/WO1  */
#define   PPS_RPA13G4R_RPA13G4R_TC9WO0_Val    _UINT32_(0x1D)                                       /* (PPS_RPA13G4R) TC9/WO0  */
#define   PPS_RPA13G4R_RPA13G4R_QSPICS_Val    _UINT32_(0x1E)                                       /* (PPS_RPA13G4R) QSPI/CS  */
#define   PPS_RPA13G4R_RPA13G4R_QD2_Val       _UINT32_(0x1F)                                       /* (PPS_RPA13G4R) QSPI/DATA2  */
#define   PPS_RPA13G4R_RPA13G4R_QD1_Val       _UINT32_(0x20)                                       /* (PPS_RPA13G4R) QSPI/DATA1  */
#define   PPS_RPA13G4R_RPA13G4R_QD0_Val       _UINT32_(0x21)                                       /* (PPS_RPA13G4R) QSPI/DATA0  */
#define   PPS_RPA13G4R_RPA13G4R_TSTBUS2_Val   _UINT32_(0x22)                                       /* (PPS_RPA13G4R) TSTBUS2  */
#define   PPS_RPA13G4R_RPA13G4R_TSTBUS6_Val   _UINT32_(0x23)                                       /* (PPS_RPA13G4R) TSTBUS6  */
#define   PPS_RPA13G4R_RPA13G4R_AC_CMP1_Val   _UINT32_(0x24)                                       /* (PPS_RPA13G4R) AC/CMP1  */
#define   PPS_RPA13G4R_RPA13G4R_AC_CMPTOUT_Val _UINT32_(0x25)                                       /* (PPS_RPA13G4R) AC/CMPTOUT  */
#define   PPS_RPA13G4R_RPA13G4R_CAN1_TX_Val   _UINT32_(0x26)                                       /* (PPS_RPA13G4R) CAN1/TX  */
#define   PPS_RPA13G4R_RPA13G4R_FECTRL3_Val   _UINT32_(0x27)                                       /* (PPS_RPA13G4R) FECTRL3  */
#define   PPS_RPA13G4R_RPA13G4R_FECTRL5_Val   _UINT32_(0x28)                                       /* (PPS_RPA13G4R) FECTRL5  */
#define PPS_RPA13G4R_RPA13G4R_OFF             (PPS_RPA13G4R_RPA13G4R_OFF_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) OFF Position */
#define PPS_RPA13G4R_RPA13G4R_CCLO1           (PPS_RPA13G4R_RPA13G4R_CCLO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) CCL/OUT1 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM0P2         (PPS_RPA13G4R_RPA13G4R_SCOM0P2_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM0/PAD2 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM0P0         (PPS_RPA13G4R_RPA13G4R_SCOM0P0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM0/PAD0 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM1P3         (PPS_RPA13G4R_RPA13G4R_SCOM1P3_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM1/PAD3 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM1P0         (PPS_RPA13G4R_RPA13G4R_SCOM1P0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM1/PAD0 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM2P2         (PPS_RPA13G4R_RPA13G4R_SCOM2P2_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM2/PAD2 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM2P0         (PPS_RPA13G4R_RPA13G4R_SCOM2P0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM2/PAD0 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM3P3         (PPS_RPA13G4R_RPA13G4R_SCOM3P3_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM3/PAD3 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM3P0         (PPS_RPA13G4R_RPA13G4R_SCOM3P0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM3/PAD0 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM4P2         (PPS_RPA13G4R_RPA13G4R_SCOM4P2_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM4/PAD2 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM4P0         (PPS_RPA13G4R_RPA13G4R_SCOM4P0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM4/PAD0 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM5P3         (PPS_RPA13G4R_RPA13G4R_SCOM5P3_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM5/PAD3 Position */
#define PPS_RPA13G4R_RPA13G4R_SCOM5P0         (PPS_RPA13G4R_RPA13G4R_SCOM5P0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) SERCOM5/PAD0 Position */
#define PPS_RPA13G4R_RPA13G4R_TCC0WO3         (PPS_RPA13G4R_RPA13G4R_TCC0WO3_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TCC0/WO3 Position */
#define PPS_RPA13G4R_RPA13G4R_TCC0WO1         (PPS_RPA13G4R_RPA13G4R_TCC0WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TCC0/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TCC0WO5         (PPS_RPA13G4R_RPA13G4R_TCC0WO5_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TCC0/WO5 Position */
#define PPS_RPA13G4R_RPA13G4R_TCC1WO3         (PPS_RPA13G4R_RPA13G4R_TCC1WO3_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TCC1/WO3 Position */
#define PPS_RPA13G4R_RPA13G4R_TCC1WO1         (PPS_RPA13G4R_RPA13G4R_TCC1WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TCC1/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TCC1WO5         (PPS_RPA13G4R_RPA13G4R_TCC1WO5_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TCC1/WO5 Position */
#define PPS_RPA13G4R_RPA13G4R_TCC2WO1         (PPS_RPA13G4R_RPA13G4R_TCC2WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TCC2/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TC0WO0          (PPS_RPA13G4R_RPA13G4R_TC0WO0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC0/WO0 Position */
#define PPS_RPA13G4R_RPA13G4R_TC1WO1          (PPS_RPA13G4R_RPA13G4R_TC1WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC1/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TC2WO1          (PPS_RPA13G4R_RPA13G4R_TC2WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC2/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TC3WO1          (PPS_RPA13G4R_RPA13G4R_TC3WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC3/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TC4WO1          (PPS_RPA13G4R_RPA13G4R_TC4WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC4/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TC5WO1          (PPS_RPA13G4R_RPA13G4R_TC5WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC5/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TC6WO1          (PPS_RPA13G4R_RPA13G4R_TC6WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC6/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TC7WO1          (PPS_RPA13G4R_RPA13G4R_TC7WO1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC7/WO1 Position */
#define PPS_RPA13G4R_RPA13G4R_TC9WO0          (PPS_RPA13G4R_RPA13G4R_TC9WO0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TC9/WO0 Position */
#define PPS_RPA13G4R_RPA13G4R_QSPICS          (PPS_RPA13G4R_RPA13G4R_QSPICS_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) QSPI/CS Position */
#define PPS_RPA13G4R_RPA13G4R_QD2             (PPS_RPA13G4R_RPA13G4R_QD2_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) QSPI/DATA2 Position */
#define PPS_RPA13G4R_RPA13G4R_QD1             (PPS_RPA13G4R_RPA13G4R_QD1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) QSPI/DATA1 Position */
#define PPS_RPA13G4R_RPA13G4R_QD0             (PPS_RPA13G4R_RPA13G4R_QD0_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) QSPI/DATA0 Position */
#define PPS_RPA13G4R_RPA13G4R_TSTBUS2         (PPS_RPA13G4R_RPA13G4R_TSTBUS2_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TSTBUS2 Position */
#define PPS_RPA13G4R_RPA13G4R_TSTBUS6         (PPS_RPA13G4R_RPA13G4R_TSTBUS6_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) TSTBUS6 Position */
#define PPS_RPA13G4R_RPA13G4R_AC_CMP1         (PPS_RPA13G4R_RPA13G4R_AC_CMP1_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) AC/CMP1 Position */
#define PPS_RPA13G4R_RPA13G4R_AC_CMPTOUT      (PPS_RPA13G4R_RPA13G4R_AC_CMPTOUT_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) AC/CMPTOUT Position */
#define PPS_RPA13G4R_RPA13G4R_CAN1_TX         (PPS_RPA13G4R_RPA13G4R_CAN1_TX_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) CAN1/TX Position */
#define PPS_RPA13G4R_RPA13G4R_FECTRL3         (PPS_RPA13G4R_RPA13G4R_FECTRL3_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) FECTRL3 Position */
#define PPS_RPA13G4R_RPA13G4R_FECTRL5         (PPS_RPA13G4R_RPA13G4R_FECTRL5_Val << PPS_RPA13G4R_RPA13G4R_Pos) /* (PPS_RPA13G4R) FECTRL5 Position */
#define PPS_RPA13G4R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPA13G4R) Register Mask  */


/* -------- PPS_RPA14G1R : (PPS Offset: 0x2A8) (R/W 32)  -------- */
#define PPS_RPA14G1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPA14G1R)   Reset Value */

#define PPS_RPA14G1R_RPA14G1R_Pos             _UINT32_(0)                                          /* (PPS_RPA14G1R) RPA14/G1 Position */
#define PPS_RPA14G1R_RPA14G1R_Msk             (_UINT32_(0x3F) << PPS_RPA14G1R_RPA14G1R_Pos)        /* (PPS_RPA14G1R) RPA14/G1 Mask */
#define PPS_RPA14G1R_RPA14G1R(value)          (PPS_RPA14G1R_RPA14G1R_Msk & (_UINT32_(value) << PPS_RPA14G1R_RPA14G1R_Pos)) /* Assignment of value for RPA14G1R in the PPS_RPA14G1R register */
#define   PPS_RPA14G1R_RPA14G1R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPA14G1R) OFF  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM0P3_Val   _UINT32_(0x1)                                        /* (PPS_RPA14G1R) SERCOM0/PAD3  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPA14G1R) SERCOM0/PAD2  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM1P0_Val   _UINT32_(0x3)                                        /* (PPS_RPA14G1R) SERCOM1/PAD0  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM1P2_Val   _UINT32_(0x4)                                        /* (PPS_RPA14G1R) SERCOM1/PAD2  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM2P3_Val   _UINT32_(0x5)                                        /* (PPS_RPA14G1R) SERCOM2/PAD3  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPA14G1R) SERCOM2/PAD2  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM3P0_Val   _UINT32_(0x7)                                        /* (PPS_RPA14G1R) SERCOM3/PAD0  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM3P2_Val   _UINT32_(0x8)                                        /* (PPS_RPA14G1R) SERCOM3/PAD2  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM4P3_Val   _UINT32_(0x9)                                        /* (PPS_RPA14G1R) SERCOM4/PAD3  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPA14G1R) SERCOM4/PAD2  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM5P0_Val   _UINT32_(0xB)                                        /* (PPS_RPA14G1R) SERCOM5/PAD0  */
#define   PPS_RPA14G1R_RPA14G1R_SCOM5P2_Val   _UINT32_(0xC)                                        /* (PPS_RPA14G1R) SERCOM5/PAD2  */
#define   PPS_RPA14G1R_RPA14G1R_TCC0WO0_Val   _UINT32_(0xD)                                        /* (PPS_RPA14G1R) TCC0/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TCC0WO4_Val   _UINT32_(0xE)                                        /* (PPS_RPA14G1R) TCC0/WO4  */
#define   PPS_RPA14G1R_RPA14G1R_TCC1WO0_Val   _UINT32_(0xF)                                        /* (PPS_RPA14G1R) TCC1/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TCC1WO4_Val   _UINT32_(0x10)                                       /* (PPS_RPA14G1R) TCC1/WO4  */
#define   PPS_RPA14G1R_RPA14G1R_TCC2WO0_Val   _UINT32_(0x11)                                       /* (PPS_RPA14G1R) TCC2/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TC0WO1_Val    _UINT32_(0x12)                                       /* (PPS_RPA14G1R) TC0/WO1  */
#define   PPS_RPA14G1R_RPA14G1R_TC1WO0_Val    _UINT32_(0x13)                                       /* (PPS_RPA14G1R) TC1/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TC2WO0_Val    _UINT32_(0x14)                                       /* (PPS_RPA14G1R) TC2/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TC3WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPA14G1R) TC3/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TC4WO0_Val    _UINT32_(0x16)                                       /* (PPS_RPA14G1R) TC4/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TC5WO0_Val    _UINT32_(0x17)                                       /* (PPS_RPA14G1R) TC5/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TC6WO0_Val    _UINT32_(0x18)                                       /* (PPS_RPA14G1R) TC6/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TC7WO0_Val    _UINT32_(0x19)                                       /* (PPS_RPA14G1R) TC7/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_TC8WO0_Val    _UINT32_(0x1A)                                       /* (PPS_RPA14G1R) TC8/WO0  */
#define   PPS_RPA14G1R_RPA14G1R_QSPICS_Val    _UINT32_(0x1B)                                       /* (PPS_RPA14G1R) QSPI/CS  */
#define   PPS_RPA14G1R_RPA14G1R_QD3_Val       _UINT32_(0x1C)                                       /* (PPS_RPA14G1R) QSPI/DATA3  */
#define   PPS_RPA14G1R_RPA14G1R_QD2_Val       _UINT32_(0x1D)                                       /* (PPS_RPA14G1R) QSPI/DATA2  */
#define   PPS_RPA14G1R_RPA14G1R_QD1_Val       _UINT32_(0x1E)                                       /* (PPS_RPA14G1R) QSPI/DATA1  */
#define   PPS_RPA14G1R_RPA14G1R_QEICCMP0_Val  _UINT32_(0x1F)                                       /* (PPS_RPA14G1R) QEI/CCMP0  */
#define   PPS_RPA14G1R_RPA14G1R_TSTBUS0_Val   _UINT32_(0x20)                                       /* (PPS_RPA14G1R) TSTBUS0  */
#define   PPS_RPA14G1R_RPA14G1R_TSTBUS4_Val   _UINT32_(0x21)                                       /* (PPS_RPA14G1R) TSTBUS4  */
#define   PPS_RPA14G1R_RPA14G1R_TSTBUS8_Val   _UINT32_(0x22)                                       /* (PPS_RPA14G1R) TSTBUS8  */
#define   PPS_RPA14G1R_RPA14G1R_FECTRL1_Val   _UINT32_(0x23)                                       /* (PPS_RPA14G1R) FECTRL1  */
#define   PPS_RPA14G1R_RPA14G1R_FECTRL2_Val   _UINT32_(0x24)                                       /* (PPS_RPA14G1R) FECTRL2  */
#define   PPS_RPA14G1R_RPA14G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPA14G1R) COEX/BT/STATE  */
#define PPS_RPA14G1R_RPA14G1R_OFF             (PPS_RPA14G1R_RPA14G1R_OFF_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) OFF Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM0P3         (PPS_RPA14G1R_RPA14G1R_SCOM0P3_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM0/PAD3 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM0P2         (PPS_RPA14G1R_RPA14G1R_SCOM0P2_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM0/PAD2 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM1P0         (PPS_RPA14G1R_RPA14G1R_SCOM1P0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM1/PAD0 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM1P2         (PPS_RPA14G1R_RPA14G1R_SCOM1P2_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM1/PAD2 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM2P3         (PPS_RPA14G1R_RPA14G1R_SCOM2P3_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM2/PAD3 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM2P2         (PPS_RPA14G1R_RPA14G1R_SCOM2P2_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM2/PAD2 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM3P0         (PPS_RPA14G1R_RPA14G1R_SCOM3P0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM3/PAD0 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM3P2         (PPS_RPA14G1R_RPA14G1R_SCOM3P2_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM3/PAD2 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM4P3         (PPS_RPA14G1R_RPA14G1R_SCOM4P3_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM4/PAD3 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM4P2         (PPS_RPA14G1R_RPA14G1R_SCOM4P2_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM4/PAD2 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM5P0         (PPS_RPA14G1R_RPA14G1R_SCOM5P0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM5/PAD0 Position */
#define PPS_RPA14G1R_RPA14G1R_SCOM5P2         (PPS_RPA14G1R_RPA14G1R_SCOM5P2_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) SERCOM5/PAD2 Position */
#define PPS_RPA14G1R_RPA14G1R_TCC0WO0         (PPS_RPA14G1R_RPA14G1R_TCC0WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TCC0/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TCC0WO4         (PPS_RPA14G1R_RPA14G1R_TCC0WO4_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TCC0/WO4 Position */
#define PPS_RPA14G1R_RPA14G1R_TCC1WO0         (PPS_RPA14G1R_RPA14G1R_TCC1WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TCC1/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TCC1WO4         (PPS_RPA14G1R_RPA14G1R_TCC1WO4_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TCC1/WO4 Position */
#define PPS_RPA14G1R_RPA14G1R_TCC2WO0         (PPS_RPA14G1R_RPA14G1R_TCC2WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TCC2/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TC0WO1          (PPS_RPA14G1R_RPA14G1R_TC0WO1_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC0/WO1 Position */
#define PPS_RPA14G1R_RPA14G1R_TC1WO0          (PPS_RPA14G1R_RPA14G1R_TC1WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC1/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TC2WO0          (PPS_RPA14G1R_RPA14G1R_TC2WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC2/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TC3WO0          (PPS_RPA14G1R_RPA14G1R_TC3WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC3/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TC4WO0          (PPS_RPA14G1R_RPA14G1R_TC4WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC4/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TC5WO0          (PPS_RPA14G1R_RPA14G1R_TC5WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC5/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TC6WO0          (PPS_RPA14G1R_RPA14G1R_TC6WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC6/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TC7WO0          (PPS_RPA14G1R_RPA14G1R_TC7WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC7/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_TC8WO0          (PPS_RPA14G1R_RPA14G1R_TC8WO0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TC8/WO0 Position */
#define PPS_RPA14G1R_RPA14G1R_QSPICS          (PPS_RPA14G1R_RPA14G1R_QSPICS_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) QSPI/CS Position */
#define PPS_RPA14G1R_RPA14G1R_QD3             (PPS_RPA14G1R_RPA14G1R_QD3_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) QSPI/DATA3 Position */
#define PPS_RPA14G1R_RPA14G1R_QD2             (PPS_RPA14G1R_RPA14G1R_QD2_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) QSPI/DATA2 Position */
#define PPS_RPA14G1R_RPA14G1R_QD1             (PPS_RPA14G1R_RPA14G1R_QD1_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) QSPI/DATA1 Position */
#define PPS_RPA14G1R_RPA14G1R_QEICCMP0        (PPS_RPA14G1R_RPA14G1R_QEICCMP0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) QEI/CCMP0 Position */
#define PPS_RPA14G1R_RPA14G1R_TSTBUS0         (PPS_RPA14G1R_RPA14G1R_TSTBUS0_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TSTBUS0 Position */
#define PPS_RPA14G1R_RPA14G1R_TSTBUS4         (PPS_RPA14G1R_RPA14G1R_TSTBUS4_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TSTBUS4 Position */
#define PPS_RPA14G1R_RPA14G1R_TSTBUS8         (PPS_RPA14G1R_RPA14G1R_TSTBUS8_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) TSTBUS8 Position */
#define PPS_RPA14G1R_RPA14G1R_FECTRL1         (PPS_RPA14G1R_RPA14G1R_FECTRL1_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) FECTRL1 Position */
#define PPS_RPA14G1R_RPA14G1R_FECTRL2         (PPS_RPA14G1R_RPA14G1R_FECTRL2_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) FECTRL2 Position */
#define PPS_RPA14G1R_RPA14G1R_COEX_BT_STATE   (PPS_RPA14G1R_RPA14G1R_COEX_BT_STATE_Val << PPS_RPA14G1R_RPA14G1R_Pos) /* (PPS_RPA14G1R) COEX/BT/STATE Position */
#define PPS_RPA14G1R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPA14G1R) Register Mask  */


/* -------- PPS_RPA14G4R : (PPS Offset: 0x2AC) (R/W 32)  -------- */
#define PPS_RPA14G4R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPA14G4R)   Reset Value */

#define PPS_RPA14G4R_RPA14G4R_Pos             _UINT32_(0)                                          /* (PPS_RPA14G4R) RPA14/G4 Position */
#define PPS_RPA14G4R_RPA14G4R_Msk             (_UINT32_(0x3F) << PPS_RPA14G4R_RPA14G4R_Pos)        /* (PPS_RPA14G4R) RPA14/G4 Mask */
#define PPS_RPA14G4R_RPA14G4R(value)          (PPS_RPA14G4R_RPA14G4R_Msk & (_UINT32_(value) << PPS_RPA14G4R_RPA14G4R_Pos)) /* Assignment of value for RPA14G4R in the PPS_RPA14G4R register */
#define   PPS_RPA14G4R_RPA14G4R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPA14G4R) OFF  */
#define   PPS_RPA14G4R_RPA14G4R_CCLO1_Val     _UINT32_(0x1)                                        /* (PPS_RPA14G4R) CCL/OUT1  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPA14G4R) SERCOM0/PAD2  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM0P0_Val   _UINT32_(0x3)                                        /* (PPS_RPA14G4R) SERCOM0/PAD0  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM1P3_Val   _UINT32_(0x4)                                        /* (PPS_RPA14G4R) SERCOM1/PAD3  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM1P0_Val   _UINT32_(0x5)                                        /* (PPS_RPA14G4R) SERCOM1/PAD0  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPA14G4R) SERCOM2/PAD2  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPA14G4R) SERCOM2/PAD0  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM3P3_Val   _UINT32_(0x8)                                        /* (PPS_RPA14G4R) SERCOM3/PAD3  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM3P0_Val   _UINT32_(0x9)                                        /* (PPS_RPA14G4R) SERCOM3/PAD0  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPA14G4R) SERCOM4/PAD2  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM4P0_Val   _UINT32_(0xB)                                        /* (PPS_RPA14G4R) SERCOM4/PAD0  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM5P3_Val   _UINT32_(0xC)                                        /* (PPS_RPA14G4R) SERCOM5/PAD3  */
#define   PPS_RPA14G4R_RPA14G4R_SCOM5P0_Val   _UINT32_(0xD)                                        /* (PPS_RPA14G4R) SERCOM5/PAD0  */
#define   PPS_RPA14G4R_RPA14G4R_TCC0WO3_Val   _UINT32_(0xE)                                        /* (PPS_RPA14G4R) TCC0/WO3  */
#define   PPS_RPA14G4R_RPA14G4R_TCC0WO1_Val   _UINT32_(0xF)                                        /* (PPS_RPA14G4R) TCC0/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TCC0WO5_Val   _UINT32_(0x10)                                       /* (PPS_RPA14G4R) TCC0/WO5  */
#define   PPS_RPA14G4R_RPA14G4R_TCC1WO3_Val   _UINT32_(0x11)                                       /* (PPS_RPA14G4R) TCC1/WO3  */
#define   PPS_RPA14G4R_RPA14G4R_TCC1WO1_Val   _UINT32_(0x12)                                       /* (PPS_RPA14G4R) TCC1/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TCC1WO5_Val   _UINT32_(0x13)                                       /* (PPS_RPA14G4R) TCC1/WO5  */
#define   PPS_RPA14G4R_RPA14G4R_TCC2WO1_Val   _UINT32_(0x14)                                       /* (PPS_RPA14G4R) TCC2/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TC0WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPA14G4R) TC0/WO0  */
#define   PPS_RPA14G4R_RPA14G4R_TC1WO1_Val    _UINT32_(0x16)                                       /* (PPS_RPA14G4R) TC1/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TC2WO1_Val    _UINT32_(0x17)                                       /* (PPS_RPA14G4R) TC2/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TC3WO1_Val    _UINT32_(0x18)                                       /* (PPS_RPA14G4R) TC3/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TC4WO1_Val    _UINT32_(0x19)                                       /* (PPS_RPA14G4R) TC4/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TC5WO1_Val    _UINT32_(0x1A)                                       /* (PPS_RPA14G4R) TC5/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TC6WO1_Val    _UINT32_(0x1B)                                       /* (PPS_RPA14G4R) TC6/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TC7WO1_Val    _UINT32_(0x1C)                                       /* (PPS_RPA14G4R) TC7/WO1  */
#define   PPS_RPA14G4R_RPA14G4R_TC9WO0_Val    _UINT32_(0x1D)                                       /* (PPS_RPA14G4R) TC9/WO0  */
#define   PPS_RPA14G4R_RPA14G4R_QSPICS_Val    _UINT32_(0x1E)                                       /* (PPS_RPA14G4R) QSPI/CS  */
#define   PPS_RPA14G4R_RPA14G4R_QD2_Val       _UINT32_(0x1F)                                       /* (PPS_RPA14G4R) QSPI/DATA2  */
#define   PPS_RPA14G4R_RPA14G4R_QD1_Val       _UINT32_(0x20)                                       /* (PPS_RPA14G4R) QSPI/DATA1  */
#define   PPS_RPA14G4R_RPA14G4R_QD0_Val       _UINT32_(0x21)                                       /* (PPS_RPA14G4R) QSPI/DATA0  */
#define   PPS_RPA14G4R_RPA14G4R_TSTBUS2_Val   _UINT32_(0x22)                                       /* (PPS_RPA14G4R) TSTBUS2  */
#define   PPS_RPA14G4R_RPA14G4R_TSTBUS6_Val   _UINT32_(0x23)                                       /* (PPS_RPA14G4R) TSTBUS6  */
#define   PPS_RPA14G4R_RPA14G4R_AC_CMP1_Val   _UINT32_(0x24)                                       /* (PPS_RPA14G4R) AC/CMP1  */
#define   PPS_RPA14G4R_RPA14G4R_AC_CMPTOUT_Val _UINT32_(0x25)                                       /* (PPS_RPA14G4R) AC/CMPTOUT  */
#define   PPS_RPA14G4R_RPA14G4R_CAN1_TX_Val   _UINT32_(0x26)                                       /* (PPS_RPA14G4R) CAN1/TX  */
#define   PPS_RPA14G4R_RPA14G4R_FECTRL3_Val   _UINT32_(0x27)                                       /* (PPS_RPA14G4R) FECTRL3  */
#define   PPS_RPA14G4R_RPA14G4R_FECTRL5_Val   _UINT32_(0x28)                                       /* (PPS_RPA14G4R) FECTRL5  */
#define PPS_RPA14G4R_RPA14G4R_OFF             (PPS_RPA14G4R_RPA14G4R_OFF_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) OFF Position */
#define PPS_RPA14G4R_RPA14G4R_CCLO1           (PPS_RPA14G4R_RPA14G4R_CCLO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) CCL/OUT1 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM0P2         (PPS_RPA14G4R_RPA14G4R_SCOM0P2_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM0/PAD2 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM0P0         (PPS_RPA14G4R_RPA14G4R_SCOM0P0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM0/PAD0 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM1P3         (PPS_RPA14G4R_RPA14G4R_SCOM1P3_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM1/PAD3 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM1P0         (PPS_RPA14G4R_RPA14G4R_SCOM1P0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM1/PAD0 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM2P2         (PPS_RPA14G4R_RPA14G4R_SCOM2P2_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM2/PAD2 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM2P0         (PPS_RPA14G4R_RPA14G4R_SCOM2P0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM2/PAD0 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM3P3         (PPS_RPA14G4R_RPA14G4R_SCOM3P3_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM3/PAD3 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM3P0         (PPS_RPA14G4R_RPA14G4R_SCOM3P0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM3/PAD0 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM4P2         (PPS_RPA14G4R_RPA14G4R_SCOM4P2_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM4/PAD2 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM4P0         (PPS_RPA14G4R_RPA14G4R_SCOM4P0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM4/PAD0 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM5P3         (PPS_RPA14G4R_RPA14G4R_SCOM5P3_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM5/PAD3 Position */
#define PPS_RPA14G4R_RPA14G4R_SCOM5P0         (PPS_RPA14G4R_RPA14G4R_SCOM5P0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) SERCOM5/PAD0 Position */
#define PPS_RPA14G4R_RPA14G4R_TCC0WO3         (PPS_RPA14G4R_RPA14G4R_TCC0WO3_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TCC0/WO3 Position */
#define PPS_RPA14G4R_RPA14G4R_TCC0WO1         (PPS_RPA14G4R_RPA14G4R_TCC0WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TCC0/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TCC0WO5         (PPS_RPA14G4R_RPA14G4R_TCC0WO5_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TCC0/WO5 Position */
#define PPS_RPA14G4R_RPA14G4R_TCC1WO3         (PPS_RPA14G4R_RPA14G4R_TCC1WO3_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TCC1/WO3 Position */
#define PPS_RPA14G4R_RPA14G4R_TCC1WO1         (PPS_RPA14G4R_RPA14G4R_TCC1WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TCC1/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TCC1WO5         (PPS_RPA14G4R_RPA14G4R_TCC1WO5_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TCC1/WO5 Position */
#define PPS_RPA14G4R_RPA14G4R_TCC2WO1         (PPS_RPA14G4R_RPA14G4R_TCC2WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TCC2/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TC0WO0          (PPS_RPA14G4R_RPA14G4R_TC0WO0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC0/WO0 Position */
#define PPS_RPA14G4R_RPA14G4R_TC1WO1          (PPS_RPA14G4R_RPA14G4R_TC1WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC1/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TC2WO1          (PPS_RPA14G4R_RPA14G4R_TC2WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC2/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TC3WO1          (PPS_RPA14G4R_RPA14G4R_TC3WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC3/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TC4WO1          (PPS_RPA14G4R_RPA14G4R_TC4WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC4/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TC5WO1          (PPS_RPA14G4R_RPA14G4R_TC5WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC5/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TC6WO1          (PPS_RPA14G4R_RPA14G4R_TC6WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC6/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TC7WO1          (PPS_RPA14G4R_RPA14G4R_TC7WO1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC7/WO1 Position */
#define PPS_RPA14G4R_RPA14G4R_TC9WO0          (PPS_RPA14G4R_RPA14G4R_TC9WO0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TC9/WO0 Position */
#define PPS_RPA14G4R_RPA14G4R_QSPICS          (PPS_RPA14G4R_RPA14G4R_QSPICS_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) QSPI/CS Position */
#define PPS_RPA14G4R_RPA14G4R_QD2             (PPS_RPA14G4R_RPA14G4R_QD2_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) QSPI/DATA2 Position */
#define PPS_RPA14G4R_RPA14G4R_QD1             (PPS_RPA14G4R_RPA14G4R_QD1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) QSPI/DATA1 Position */
#define PPS_RPA14G4R_RPA14G4R_QD0             (PPS_RPA14G4R_RPA14G4R_QD0_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) QSPI/DATA0 Position */
#define PPS_RPA14G4R_RPA14G4R_TSTBUS2         (PPS_RPA14G4R_RPA14G4R_TSTBUS2_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TSTBUS2 Position */
#define PPS_RPA14G4R_RPA14G4R_TSTBUS6         (PPS_RPA14G4R_RPA14G4R_TSTBUS6_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) TSTBUS6 Position */
#define PPS_RPA14G4R_RPA14G4R_AC_CMP1         (PPS_RPA14G4R_RPA14G4R_AC_CMP1_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) AC/CMP1 Position */
#define PPS_RPA14G4R_RPA14G4R_AC_CMPTOUT      (PPS_RPA14G4R_RPA14G4R_AC_CMPTOUT_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) AC/CMPTOUT Position */
#define PPS_RPA14G4R_RPA14G4R_CAN1_TX         (PPS_RPA14G4R_RPA14G4R_CAN1_TX_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) CAN1/TX Position */
#define PPS_RPA14G4R_RPA14G4R_FECTRL3         (PPS_RPA14G4R_RPA14G4R_FECTRL3_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) FECTRL3 Position */
#define PPS_RPA14G4R_RPA14G4R_FECTRL5         (PPS_RPA14G4R_RPA14G4R_FECTRL5_Val << PPS_RPA14G4R_RPA14G4R_Pos) /* (PPS_RPA14G4R) FECTRL5 Position */
#define PPS_RPA14G4R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPA14G4R) Register Mask  */


/* -------- PPS_RPA15G5R : (PPS Offset: 0x2B0) (R/W 32)  -------- */
#define PPS_RPA15G5R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPA15G5R)   Reset Value */

#define PPS_RPA15G5R_RPA15G5R_Pos             _UINT32_(0)                                          /* (PPS_RPA15G5R) RPA15/G5 Position */
#define PPS_RPA15G5R_RPA15G5R_Msk             (_UINT32_(0x3F) << PPS_RPA15G5R_RPA15G5R_Pos)        /* (PPS_RPA15G5R) RPA15/G5 Mask */
#define PPS_RPA15G5R_RPA15G5R(value)          (PPS_RPA15G5R_RPA15G5R_Msk & (_UINT32_(value) << PPS_RPA15G5R_RPA15G5R_Pos)) /* Assignment of value for RPA15G5R in the PPS_RPA15G5R register */
#define   PPS_RPA15G5R_RPA15G5R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPA15G5R) OFF  */
#define   PPS_RPA15G5R_RPA15G5R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPA15G5R) CCL/OUT0  */
#define   PPS_RPA15G5R_RPA15G5R_SCOM1P3_Val   _UINT32_(0x2)                                        /* (PPS_RPA15G5R) SERCOM1/PAD3  */
#define   PPS_RPA15G5R_RPA15G5R_SCOM2P0_Val   _UINT32_(0x3)                                        /* (PPS_RPA15G5R) SERCOM2/PAD0  */
#define   PPS_RPA15G5R_RPA15G5R_TCC0WO4_Val   _UINT32_(0x4)                                        /* (PPS_RPA15G5R) TCC0/WO4  */
#define   PPS_RPA15G5R_RPA15G5R_TCC0WO2_Val   _UINT32_(0x5)                                        /* (PPS_RPA15G5R) TCC0/WO2  */
#define   PPS_RPA15G5R_RPA15G5R_TCC0WO1_Val   _UINT32_(0x6)                                        /* (PPS_RPA15G5R) TCC0/WO1  */
#define   PPS_RPA15G5R_RPA15G5R_TCC1WO4_Val   _UINT32_(0x7)                                        /* (PPS_RPA15G5R) TCC1/WO4  */
#define   PPS_RPA15G5R_RPA15G5R_TCC1WO2_Val   _UINT32_(0x8)                                        /* (PPS_RPA15G5R) TCC1/WO2  */
#define   PPS_RPA15G5R_RPA15G5R_TCC1WO1_Val   _UINT32_(0x9)                                        /* (PPS_RPA15G5R) TCC1/WO1  */
#define   PPS_RPA15G5R_RPA15G5R_TC8WO1_Val    _UINT32_(0xA)                                        /* (PPS_RPA15G5R) TC8/WO1  */
#define   PPS_RPA15G5R_RPA15G5R_TC9WO1_Val    _UINT32_(0xB)                                        /* (PPS_RPA15G5R) TC9/WO1  */
#define   PPS_RPA15G5R_RPA15G5R_QSPICS_Val    _UINT32_(0xC)                                        /* (PPS_RPA15G5R) QSPI/CS  */
#define   PPS_RPA15G5R_RPA15G5R_QEICCMP0_Val  _UINT32_(0xD)                                        /* (PPS_RPA15G5R) QEI/CCMP0  */
#define   PPS_RPA15G5R_RPA15G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPA15G5R) ETH/TSUCOMP  */
#define   PPS_RPA15G5R_RPA15G5R_TSTBUS3_Val   _UINT32_(0xF)                                        /* (PPS_RPA15G5R) TSTBUS3  */
#define   PPS_RPA15G5R_RPA15G5R_TSTBUS7_Val   _UINT32_(0x10)                                       /* (PPS_RPA15G5R) TSTBUS7  */
#define   PPS_RPA15G5R_RPA15G5R_TSTBUS11_Val  _UINT32_(0x11)                                       /* (PPS_RPA15G5R) TSTBUS11  */
#define PPS_RPA15G5R_RPA15G5R_OFF             (PPS_RPA15G5R_RPA15G5R_OFF_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) OFF Position */
#define PPS_RPA15G5R_RPA15G5R_CCLO0           (PPS_RPA15G5R_RPA15G5R_CCLO0_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) CCL/OUT0 Position */
#define PPS_RPA15G5R_RPA15G5R_SCOM1P3         (PPS_RPA15G5R_RPA15G5R_SCOM1P3_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) SERCOM1/PAD3 Position */
#define PPS_RPA15G5R_RPA15G5R_SCOM2P0         (PPS_RPA15G5R_RPA15G5R_SCOM2P0_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) SERCOM2/PAD0 Position */
#define PPS_RPA15G5R_RPA15G5R_TCC0WO4         (PPS_RPA15G5R_RPA15G5R_TCC0WO4_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TCC0/WO4 Position */
#define PPS_RPA15G5R_RPA15G5R_TCC0WO2         (PPS_RPA15G5R_RPA15G5R_TCC0WO2_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TCC0/WO2 Position */
#define PPS_RPA15G5R_RPA15G5R_TCC0WO1         (PPS_RPA15G5R_RPA15G5R_TCC0WO1_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TCC0/WO1 Position */
#define PPS_RPA15G5R_RPA15G5R_TCC1WO4         (PPS_RPA15G5R_RPA15G5R_TCC1WO4_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TCC1/WO4 Position */
#define PPS_RPA15G5R_RPA15G5R_TCC1WO2         (PPS_RPA15G5R_RPA15G5R_TCC1WO2_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TCC1/WO2 Position */
#define PPS_RPA15G5R_RPA15G5R_TCC1WO1         (PPS_RPA15G5R_RPA15G5R_TCC1WO1_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TCC1/WO1 Position */
#define PPS_RPA15G5R_RPA15G5R_TC8WO1          (PPS_RPA15G5R_RPA15G5R_TC8WO1_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TC8/WO1 Position */
#define PPS_RPA15G5R_RPA15G5R_TC9WO1          (PPS_RPA15G5R_RPA15G5R_TC9WO1_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TC9/WO1 Position */
#define PPS_RPA15G5R_RPA15G5R_QSPICS          (PPS_RPA15G5R_RPA15G5R_QSPICS_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) QSPI/CS Position */
#define PPS_RPA15G5R_RPA15G5R_QEICCMP0        (PPS_RPA15G5R_RPA15G5R_QEICCMP0_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) QEI/CCMP0 Position */
#define PPS_RPA15G5R_RPA15G5R_GMAC_TSUCOMP    (PPS_RPA15G5R_RPA15G5R_GMAC_TSUCOMP_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) ETH/TSUCOMP Position */
#define PPS_RPA15G5R_RPA15G5R_TSTBUS3         (PPS_RPA15G5R_RPA15G5R_TSTBUS3_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TSTBUS3 Position */
#define PPS_RPA15G5R_RPA15G5R_TSTBUS7         (PPS_RPA15G5R_RPA15G5R_TSTBUS7_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TSTBUS7 Position */
#define PPS_RPA15G5R_RPA15G5R_TSTBUS11        (PPS_RPA15G5R_RPA15G5R_TSTBUS11_Val << PPS_RPA15G5R_RPA15G5R_Pos) /* (PPS_RPA15G5R) TSTBUS11 Position */
#define PPS_RPA15G5R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPA15G5R) Register Mask  */


/* -------- PPS_RPB0G1R : (PPS Offset: 0x2B4) (R/W 32)  -------- */
#define PPS_RPB0G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB0G1R)   Reset Value */

#define PPS_RPB0G1R_RPB0G1R_Pos               _UINT32_(0)                                          /* (PPS_RPB0G1R) RPB0/G1 Position */
#define PPS_RPB0G1R_RPB0G1R_Msk               (_UINT32_(0x3F) << PPS_RPB0G1R_RPB0G1R_Pos)          /* (PPS_RPB0G1R) RPB0/G1 Mask */
#define PPS_RPB0G1R_RPB0G1R(value)            (PPS_RPB0G1R_RPB0G1R_Msk & (_UINT32_(value) << PPS_RPB0G1R_RPB0G1R_Pos)) /* Assignment of value for RPB0G1R in the PPS_RPB0G1R register */
#define   PPS_RPB0G1R_RPB0G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB0G1R) OFF  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPB0G1R) SERCOM0/PAD3  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB0G1R) SERCOM0/PAD2  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB0G1R) SERCOM1/PAD0  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB0G1R) SERCOM1/PAD2  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB0G1R) SERCOM2/PAD3  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB0G1R) SERCOM2/PAD2  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB0G1R) SERCOM3/PAD0  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPB0G1R) SERCOM3/PAD2  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPB0G1R) SERCOM4/PAD3  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB0G1R) SERCOM4/PAD2  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB0G1R) SERCOM5/PAD0  */
#define   PPS_RPB0G1R_RPB0G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPB0G1R) SERCOM5/PAD2  */
#define   PPS_RPB0G1R_RPB0G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPB0G1R) TCC0/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPB0G1R) TCC0/WO4  */
#define   PPS_RPB0G1R_RPB0G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPB0G1R) TCC1/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPB0G1R) TCC1/WO4  */
#define   PPS_RPB0G1R_RPB0G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPB0G1R) TCC2/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPB0G1R) TC0/WO1  */
#define   PPS_RPB0G1R_RPB0G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPB0G1R) TC1/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPB0G1R) TC2/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB0G1R) TC3/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPB0G1R) TC4/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPB0G1R) TC5/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB0G1R) TC6/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB0G1R) TC7/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB0G1R) TC8/WO0  */
#define   PPS_RPB0G1R_RPB0G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPB0G1R) QSPI/CS  */
#define   PPS_RPB0G1R_RPB0G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPB0G1R) QSPI/DATA3  */
#define   PPS_RPB0G1R_RPB0G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPB0G1R) QSPI/DATA2  */
#define   PPS_RPB0G1R_RPB0G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPB0G1R) QSPI/DATA1  */
#define   PPS_RPB0G1R_RPB0G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB0G1R) QEI/CCMP0  */
#define   PPS_RPB0G1R_RPB0G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPB0G1R) TSTBUS0  */
#define   PPS_RPB0G1R_RPB0G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPB0G1R) TSTBUS4  */
#define   PPS_RPB0G1R_RPB0G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPB0G1R) TSTBUS8  */
#define   PPS_RPB0G1R_RPB0G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPB0G1R) FECTRL1  */
#define   PPS_RPB0G1R_RPB0G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPB0G1R) FECTRL2  */
#define   PPS_RPB0G1R_RPB0G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB0G1R) COEX/BT/STATE  */
#define PPS_RPB0G1R_RPB0G1R_OFF               (PPS_RPB0G1R_RPB0G1R_OFF_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) OFF Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM0P3           (PPS_RPB0G1R_RPB0G1R_SCOM0P3_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM0/PAD3 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM0P2           (PPS_RPB0G1R_RPB0G1R_SCOM0P2_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM0/PAD2 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM1P0           (PPS_RPB0G1R_RPB0G1R_SCOM1P0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM1/PAD0 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM1P2           (PPS_RPB0G1R_RPB0G1R_SCOM1P2_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM1/PAD2 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM2P3           (PPS_RPB0G1R_RPB0G1R_SCOM2P3_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM2/PAD3 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM2P2           (PPS_RPB0G1R_RPB0G1R_SCOM2P2_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM2/PAD2 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM3P0           (PPS_RPB0G1R_RPB0G1R_SCOM3P0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM3/PAD0 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM3P2           (PPS_RPB0G1R_RPB0G1R_SCOM3P2_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM3/PAD2 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM4P3           (PPS_RPB0G1R_RPB0G1R_SCOM4P3_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM4/PAD3 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM4P2           (PPS_RPB0G1R_RPB0G1R_SCOM4P2_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM4/PAD2 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM5P0           (PPS_RPB0G1R_RPB0G1R_SCOM5P0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM5/PAD0 Position */
#define PPS_RPB0G1R_RPB0G1R_SCOM5P2           (PPS_RPB0G1R_RPB0G1R_SCOM5P2_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) SERCOM5/PAD2 Position */
#define PPS_RPB0G1R_RPB0G1R_TCC0WO0           (PPS_RPB0G1R_RPB0G1R_TCC0WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TCC0/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TCC0WO4           (PPS_RPB0G1R_RPB0G1R_TCC0WO4_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TCC0/WO4 Position */
#define PPS_RPB0G1R_RPB0G1R_TCC1WO0           (PPS_RPB0G1R_RPB0G1R_TCC1WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TCC1/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TCC1WO4           (PPS_RPB0G1R_RPB0G1R_TCC1WO4_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TCC1/WO4 Position */
#define PPS_RPB0G1R_RPB0G1R_TCC2WO0           (PPS_RPB0G1R_RPB0G1R_TCC2WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TCC2/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TC0WO1            (PPS_RPB0G1R_RPB0G1R_TC0WO1_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC0/WO1 Position */
#define PPS_RPB0G1R_RPB0G1R_TC1WO0            (PPS_RPB0G1R_RPB0G1R_TC1WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC1/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TC2WO0            (PPS_RPB0G1R_RPB0G1R_TC2WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC2/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TC3WO0            (PPS_RPB0G1R_RPB0G1R_TC3WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC3/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TC4WO0            (PPS_RPB0G1R_RPB0G1R_TC4WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC4/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TC5WO0            (PPS_RPB0G1R_RPB0G1R_TC5WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC5/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TC6WO0            (PPS_RPB0G1R_RPB0G1R_TC6WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC6/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TC7WO0            (PPS_RPB0G1R_RPB0G1R_TC7WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC7/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_TC8WO0            (PPS_RPB0G1R_RPB0G1R_TC8WO0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TC8/WO0 Position */
#define PPS_RPB0G1R_RPB0G1R_QSPICS            (PPS_RPB0G1R_RPB0G1R_QSPICS_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) QSPI/CS Position */
#define PPS_RPB0G1R_RPB0G1R_QD3               (PPS_RPB0G1R_RPB0G1R_QD3_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) QSPI/DATA3 Position */
#define PPS_RPB0G1R_RPB0G1R_QD2               (PPS_RPB0G1R_RPB0G1R_QD2_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) QSPI/DATA2 Position */
#define PPS_RPB0G1R_RPB0G1R_QD1               (PPS_RPB0G1R_RPB0G1R_QD1_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) QSPI/DATA1 Position */
#define PPS_RPB0G1R_RPB0G1R_QEICCMP0          (PPS_RPB0G1R_RPB0G1R_QEICCMP0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) QEI/CCMP0 Position */
#define PPS_RPB0G1R_RPB0G1R_TSTBUS0           (PPS_RPB0G1R_RPB0G1R_TSTBUS0_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TSTBUS0 Position */
#define PPS_RPB0G1R_RPB0G1R_TSTBUS4           (PPS_RPB0G1R_RPB0G1R_TSTBUS4_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TSTBUS4 Position */
#define PPS_RPB0G1R_RPB0G1R_TSTBUS8           (PPS_RPB0G1R_RPB0G1R_TSTBUS8_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) TSTBUS8 Position */
#define PPS_RPB0G1R_RPB0G1R_FECTRL1           (PPS_RPB0G1R_RPB0G1R_FECTRL1_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) FECTRL1 Position */
#define PPS_RPB0G1R_RPB0G1R_FECTRL2           (PPS_RPB0G1R_RPB0G1R_FECTRL2_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) FECTRL2 Position */
#define PPS_RPB0G1R_RPB0G1R_COEX_BT_STATE     (PPS_RPB0G1R_RPB0G1R_COEX_BT_STATE_Val << PPS_RPB0G1R_RPB0G1R_Pos) /* (PPS_RPB0G1R) COEX/BT/STATE Position */
#define PPS_RPB0G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB0G1R) Register Mask  */


/* -------- PPS_RPB0G2R : (PPS Offset: 0x2B8) (R/W 32)  -------- */
#define PPS_RPB0G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB0G2R)   Reset Value */

#define PPS_RPB0G2R_RPB0G2R_Pos               _UINT32_(0)                                          /* (PPS_RPB0G2R) RPB0/G2 Position */
#define PPS_RPB0G2R_RPB0G2R_Msk               (_UINT32_(0x3F) << PPS_RPB0G2R_RPB0G2R_Pos)          /* (PPS_RPB0G2R) RPB0/G2 Mask */
#define PPS_RPB0G2R_RPB0G2R(value)            (PPS_RPB0G2R_RPB0G2R_Msk & (_UINT32_(value) << PPS_RPB0G2R_RPB0G2R_Pos)) /* Assignment of value for RPB0G2R in the PPS_RPB0G2R register */
#define   PPS_RPB0G2R_RPB0G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB0G2R) OFF  */
#define   PPS_RPB0G2R_RPB0G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB0G2R) CCL/OUT1  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB0G2R) SERCOM0/PAD0  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB0G2R) SERCOM0/PAD3  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB0G2R) SERCOM0/PAD2  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB0G2R) SERCOM1/PAD3  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB0G2R) SERCOM1/PAD2  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB0G2R) SERCOM2/PAD0  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB0G2R) SERCOM2/PAD3  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB0G2R) SERCOM2/PAD2  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPB0G2R) SERCOM3/PAD3  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPB0G2R) SERCOM3/PAD2  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB0G2R) SERCOM4/PAD0  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB0G2R) SERCOM4/PAD3  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB0G2R) SERCOM4/PAD2  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPB0G2R) SERCOM5/PAD3  */
#define   PPS_RPB0G2R_RPB0G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPB0G2R) SERCOM5/PAD2  */
#define   PPS_RPB0G2R_RPB0G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPB0G2R) TCC0/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPB0G2R) TCC0/WO5  */
#define   PPS_RPB0G2R_RPB0G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPB0G2R) TCC0/WO3  */
#define   PPS_RPB0G2R_RPB0G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB0G2R) TCC1/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPB0G2R) TCC1/WO5  */
#define   PPS_RPB0G2R_RPB0G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPB0G2R) TCC1/WO3  */
#define   PPS_RPB0G2R_RPB0G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPB0G2R) TCC2/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB0G2R) TC0/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB0G2R) TC1/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB0G2R) TC2/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB0G2R) TC3/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB0G2R) TC4/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPB0G2R) TC5/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPB0G2R) TC6/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPB0G2R) TC7/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPB0G2R) TC8/WO1  */
#define   PPS_RPB0G2R_RPB0G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPB0G2R) TC9/WO0  */
#define   PPS_RPB0G2R_RPB0G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB0G2R) QSPI/CS  */
#define   PPS_RPB0G2R_RPB0G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPB0G2R) QSPI/DATA0  */
#define   PPS_RPB0G2R_RPB0G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPB0G2R) QSPI/DATA3  */
#define   PPS_RPB0G2R_RPB0G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPB0G2R) QSPI/DATA2  */
#define   PPS_RPB0G2R_RPB0G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPB0G2R) TSTBUS5  */
#define   PPS_RPB0G2R_RPB0G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPB0G2R) TSTBUS9  */
#define   PPS_RPB0G2R_RPB0G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPB0G2R) FECTRL0  */
#define   PPS_RPB0G2R_RPB0G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB0G2R) COEX/RF/ACT  */
#define PPS_RPB0G2R_RPB0G2R_OFF               (PPS_RPB0G2R_RPB0G2R_OFF_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) OFF Position */
#define PPS_RPB0G2R_RPB0G2R_CCLO1             (PPS_RPB0G2R_RPB0G2R_CCLO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) CCL/OUT1 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM0P0           (PPS_RPB0G2R_RPB0G2R_SCOM0P0_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM0/PAD0 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM0P3           (PPS_RPB0G2R_RPB0G2R_SCOM0P3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM0/PAD3 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM0P2           (PPS_RPB0G2R_RPB0G2R_SCOM0P2_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM0/PAD2 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM1P3           (PPS_RPB0G2R_RPB0G2R_SCOM1P3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM1/PAD3 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM1P2           (PPS_RPB0G2R_RPB0G2R_SCOM1P2_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM1/PAD2 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM2P0           (PPS_RPB0G2R_RPB0G2R_SCOM2P0_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM2/PAD0 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM2P3           (PPS_RPB0G2R_RPB0G2R_SCOM2P3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM2/PAD3 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM2P2           (PPS_RPB0G2R_RPB0G2R_SCOM2P2_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM2/PAD2 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM3P3           (PPS_RPB0G2R_RPB0G2R_SCOM3P3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM3/PAD3 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM3P2           (PPS_RPB0G2R_RPB0G2R_SCOM3P2_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM3/PAD2 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM4P0           (PPS_RPB0G2R_RPB0G2R_SCOM4P0_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM4/PAD0 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM4P3           (PPS_RPB0G2R_RPB0G2R_SCOM4P3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM4/PAD3 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM4P2           (PPS_RPB0G2R_RPB0G2R_SCOM4P2_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM4/PAD2 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM5P3           (PPS_RPB0G2R_RPB0G2R_SCOM5P3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM5/PAD3 Position */
#define PPS_RPB0G2R_RPB0G2R_SCOM5P2           (PPS_RPB0G2R_RPB0G2R_SCOM5P2_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) SERCOM5/PAD2 Position */
#define PPS_RPB0G2R_RPB0G2R_TCC0WO1           (PPS_RPB0G2R_RPB0G2R_TCC0WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TCC0/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TCC0WO5           (PPS_RPB0G2R_RPB0G2R_TCC0WO5_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TCC0/WO5 Position */
#define PPS_RPB0G2R_RPB0G2R_TCC0WO3           (PPS_RPB0G2R_RPB0G2R_TCC0WO3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TCC0/WO3 Position */
#define PPS_RPB0G2R_RPB0G2R_TCC1WO1           (PPS_RPB0G2R_RPB0G2R_TCC1WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TCC1/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TCC1WO5           (PPS_RPB0G2R_RPB0G2R_TCC1WO5_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TCC1/WO5 Position */
#define PPS_RPB0G2R_RPB0G2R_TCC1WO3           (PPS_RPB0G2R_RPB0G2R_TCC1WO3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TCC1/WO3 Position */
#define PPS_RPB0G2R_RPB0G2R_TCC2WO1           (PPS_RPB0G2R_RPB0G2R_TCC2WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TCC2/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC0WO1            (PPS_RPB0G2R_RPB0G2R_TC0WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC0/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC1WO1            (PPS_RPB0G2R_RPB0G2R_TC1WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC1/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC2WO1            (PPS_RPB0G2R_RPB0G2R_TC2WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC2/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC3WO1            (PPS_RPB0G2R_RPB0G2R_TC3WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC3/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC4WO1            (PPS_RPB0G2R_RPB0G2R_TC4WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC4/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC5WO1            (PPS_RPB0G2R_RPB0G2R_TC5WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC5/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC6WO1            (PPS_RPB0G2R_RPB0G2R_TC6WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC6/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC7WO1            (PPS_RPB0G2R_RPB0G2R_TC7WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC7/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC8WO1            (PPS_RPB0G2R_RPB0G2R_TC8WO1_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC8/WO1 Position */
#define PPS_RPB0G2R_RPB0G2R_TC9WO0            (PPS_RPB0G2R_RPB0G2R_TC9WO0_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TC9/WO0 Position */
#define PPS_RPB0G2R_RPB0G2R_QSPICS            (PPS_RPB0G2R_RPB0G2R_QSPICS_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) QSPI/CS Position */
#define PPS_RPB0G2R_RPB0G2R_QD0               (PPS_RPB0G2R_RPB0G2R_QD0_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) QSPI/DATA0 Position */
#define PPS_RPB0G2R_RPB0G2R_QD3               (PPS_RPB0G2R_RPB0G2R_QD3_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) QSPI/DATA3 Position */
#define PPS_RPB0G2R_RPB0G2R_QD2               (PPS_RPB0G2R_RPB0G2R_QD2_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) QSPI/DATA2 Position */
#define PPS_RPB0G2R_RPB0G2R_TSTBUS5           (PPS_RPB0G2R_RPB0G2R_TSTBUS5_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TSTBUS5 Position */
#define PPS_RPB0G2R_RPB0G2R_TSTBUS9           (PPS_RPB0G2R_RPB0G2R_TSTBUS9_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) TSTBUS9 Position */
#define PPS_RPB0G2R_RPB0G2R_FECTRL0           (PPS_RPB0G2R_RPB0G2R_FECTRL0_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) FECTRL0 Position */
#define PPS_RPB0G2R_RPB0G2R_COEX_RF_ACT       (PPS_RPB0G2R_RPB0G2R_COEX_RF_ACT_Val << PPS_RPB0G2R_RPB0G2R_Pos) /* (PPS_RPB0G2R) COEX/RF/ACT Position */
#define PPS_RPB0G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB0G2R) Register Mask  */


/* -------- PPS_RPB0G5R : (PPS Offset: 0x2BC) (R/W 32)  -------- */
#define PPS_RPB0G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB0G5R)   Reset Value */

#define PPS_RPB0G5R_RPB0G5R_Pos               _UINT32_(0)                                          /* (PPS_RPB0G5R) RPB0/G5 Position */
#define PPS_RPB0G5R_RPB0G5R_Msk               (_UINT32_(0x3F) << PPS_RPB0G5R_RPB0G5R_Pos)          /* (PPS_RPB0G5R) RPB0/G5 Mask */
#define PPS_RPB0G5R_RPB0G5R(value)            (PPS_RPB0G5R_RPB0G5R_Msk & (_UINT32_(value) << PPS_RPB0G5R_RPB0G5R_Pos)) /* Assignment of value for RPB0G5R in the PPS_RPB0G5R register */
#define   PPS_RPB0G5R_RPB0G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB0G5R) OFF  */
#define   PPS_RPB0G5R_RPB0G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB0G5R) CCL/OUT0  */
#define   PPS_RPB0G5R_RPB0G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPB0G5R) SERCOM1/PAD3  */
#define   PPS_RPB0G5R_RPB0G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB0G5R) SERCOM2/PAD0  */
#define   PPS_RPB0G5R_RPB0G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPB0G5R) TCC0/WO4  */
#define   PPS_RPB0G5R_RPB0G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPB0G5R) TCC0/WO2  */
#define   PPS_RPB0G5R_RPB0G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPB0G5R) TCC0/WO1  */
#define   PPS_RPB0G5R_RPB0G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPB0G5R) TCC1/WO4  */
#define   PPS_RPB0G5R_RPB0G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPB0G5R) TCC1/WO2  */
#define   PPS_RPB0G5R_RPB0G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPB0G5R) TCC1/WO1  */
#define   PPS_RPB0G5R_RPB0G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPB0G5R) TC8/WO1  */
#define   PPS_RPB0G5R_RPB0G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPB0G5R) TC9/WO1  */
#define   PPS_RPB0G5R_RPB0G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPB0G5R) QSPI/CS  */
#define   PPS_RPB0G5R_RPB0G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPB0G5R) QEI/CCMP0  */
#define   PPS_RPB0G5R_RPB0G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPB0G5R) ETH/TSUCOMP  */
#define   PPS_RPB0G5R_RPB0G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPB0G5R) TSTBUS3  */
#define   PPS_RPB0G5R_RPB0G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPB0G5R) TSTBUS7  */
#define   PPS_RPB0G5R_RPB0G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPB0G5R) TSTBUS11  */
#define PPS_RPB0G5R_RPB0G5R_OFF               (PPS_RPB0G5R_RPB0G5R_OFF_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) OFF Position */
#define PPS_RPB0G5R_RPB0G5R_CCLO0             (PPS_RPB0G5R_RPB0G5R_CCLO0_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) CCL/OUT0 Position */
#define PPS_RPB0G5R_RPB0G5R_SCOM1P3           (PPS_RPB0G5R_RPB0G5R_SCOM1P3_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) SERCOM1/PAD3 Position */
#define PPS_RPB0G5R_RPB0G5R_SCOM2P0           (PPS_RPB0G5R_RPB0G5R_SCOM2P0_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) SERCOM2/PAD0 Position */
#define PPS_RPB0G5R_RPB0G5R_TCC0WO4           (PPS_RPB0G5R_RPB0G5R_TCC0WO4_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TCC0/WO4 Position */
#define PPS_RPB0G5R_RPB0G5R_TCC0WO2           (PPS_RPB0G5R_RPB0G5R_TCC0WO2_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TCC0/WO2 Position */
#define PPS_RPB0G5R_RPB0G5R_TCC0WO1           (PPS_RPB0G5R_RPB0G5R_TCC0WO1_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TCC0/WO1 Position */
#define PPS_RPB0G5R_RPB0G5R_TCC1WO4           (PPS_RPB0G5R_RPB0G5R_TCC1WO4_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TCC1/WO4 Position */
#define PPS_RPB0G5R_RPB0G5R_TCC1WO2           (PPS_RPB0G5R_RPB0G5R_TCC1WO2_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TCC1/WO2 Position */
#define PPS_RPB0G5R_RPB0G5R_TCC1WO1           (PPS_RPB0G5R_RPB0G5R_TCC1WO1_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TCC1/WO1 Position */
#define PPS_RPB0G5R_RPB0G5R_TC8WO1            (PPS_RPB0G5R_RPB0G5R_TC8WO1_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TC8/WO1 Position */
#define PPS_RPB0G5R_RPB0G5R_TC9WO1            (PPS_RPB0G5R_RPB0G5R_TC9WO1_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TC9/WO1 Position */
#define PPS_RPB0G5R_RPB0G5R_QSPICS            (PPS_RPB0G5R_RPB0G5R_QSPICS_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) QSPI/CS Position */
#define PPS_RPB0G5R_RPB0G5R_QEICCMP0          (PPS_RPB0G5R_RPB0G5R_QEICCMP0_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) QEI/CCMP0 Position */
#define PPS_RPB0G5R_RPB0G5R_GMAC_TSUCOMP      (PPS_RPB0G5R_RPB0G5R_GMAC_TSUCOMP_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) ETH/TSUCOMP Position */
#define PPS_RPB0G5R_RPB0G5R_TSTBUS3           (PPS_RPB0G5R_RPB0G5R_TSTBUS3_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TSTBUS3 Position */
#define PPS_RPB0G5R_RPB0G5R_TSTBUS7           (PPS_RPB0G5R_RPB0G5R_TSTBUS7_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TSTBUS7 Position */
#define PPS_RPB0G5R_RPB0G5R_TSTBUS11          (PPS_RPB0G5R_RPB0G5R_TSTBUS11_Val << PPS_RPB0G5R_RPB0G5R_Pos) /* (PPS_RPB0G5R) TSTBUS11 Position */
#define PPS_RPB0G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB0G5R) Register Mask  */


/* -------- PPS_RPB1G1R : (PPS Offset: 0x2C0) (R/W 32)  -------- */
#define PPS_RPB1G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB1G1R)   Reset Value */

#define PPS_RPB1G1R_RPB1G1R_Pos               _UINT32_(0)                                          /* (PPS_RPB1G1R) RPB1/G1 Position */
#define PPS_RPB1G1R_RPB1G1R_Msk               (_UINT32_(0x3F) << PPS_RPB1G1R_RPB1G1R_Pos)          /* (PPS_RPB1G1R) RPB1/G1 Mask */
#define PPS_RPB1G1R_RPB1G1R(value)            (PPS_RPB1G1R_RPB1G1R_Msk & (_UINT32_(value) << PPS_RPB1G1R_RPB1G1R_Pos)) /* Assignment of value for RPB1G1R in the PPS_RPB1G1R register */
#define   PPS_RPB1G1R_RPB1G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB1G1R) OFF  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPB1G1R) SERCOM0/PAD3  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB1G1R) SERCOM0/PAD2  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB1G1R) SERCOM1/PAD0  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB1G1R) SERCOM1/PAD2  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB1G1R) SERCOM2/PAD3  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB1G1R) SERCOM2/PAD2  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB1G1R) SERCOM3/PAD0  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPB1G1R) SERCOM3/PAD2  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPB1G1R) SERCOM4/PAD3  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB1G1R) SERCOM4/PAD2  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB1G1R) SERCOM5/PAD0  */
#define   PPS_RPB1G1R_RPB1G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPB1G1R) SERCOM5/PAD2  */
#define   PPS_RPB1G1R_RPB1G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPB1G1R) TCC0/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPB1G1R) TCC0/WO4  */
#define   PPS_RPB1G1R_RPB1G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPB1G1R) TCC1/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPB1G1R) TCC1/WO4  */
#define   PPS_RPB1G1R_RPB1G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPB1G1R) TCC2/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPB1G1R) TC0/WO1  */
#define   PPS_RPB1G1R_RPB1G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPB1G1R) TC1/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPB1G1R) TC2/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB1G1R) TC3/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPB1G1R) TC4/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPB1G1R) TC5/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB1G1R) TC6/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB1G1R) TC7/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB1G1R) TC8/WO0  */
#define   PPS_RPB1G1R_RPB1G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPB1G1R) QSPI/CS  */
#define   PPS_RPB1G1R_RPB1G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPB1G1R) QSPI/DATA3  */
#define   PPS_RPB1G1R_RPB1G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPB1G1R) QSPI/DATA2  */
#define   PPS_RPB1G1R_RPB1G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPB1G1R) QSPI/DATA1  */
#define   PPS_RPB1G1R_RPB1G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB1G1R) QEI/CCMP0  */
#define   PPS_RPB1G1R_RPB1G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPB1G1R) TSTBUS0  */
#define   PPS_RPB1G1R_RPB1G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPB1G1R) TSTBUS4  */
#define   PPS_RPB1G1R_RPB1G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPB1G1R) TSTBUS8  */
#define   PPS_RPB1G1R_RPB1G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPB1G1R) FECTRL1  */
#define   PPS_RPB1G1R_RPB1G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPB1G1R) FECTRL2  */
#define   PPS_RPB1G1R_RPB1G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB1G1R) COEX/BT/STATE  */
#define PPS_RPB1G1R_RPB1G1R_OFF               (PPS_RPB1G1R_RPB1G1R_OFF_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) OFF Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM0P3           (PPS_RPB1G1R_RPB1G1R_SCOM0P3_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM0/PAD3 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM0P2           (PPS_RPB1G1R_RPB1G1R_SCOM0P2_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM0/PAD2 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM1P0           (PPS_RPB1G1R_RPB1G1R_SCOM1P0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM1/PAD0 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM1P2           (PPS_RPB1G1R_RPB1G1R_SCOM1P2_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM1/PAD2 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM2P3           (PPS_RPB1G1R_RPB1G1R_SCOM2P3_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM2/PAD3 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM2P2           (PPS_RPB1G1R_RPB1G1R_SCOM2P2_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM2/PAD2 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM3P0           (PPS_RPB1G1R_RPB1G1R_SCOM3P0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM3/PAD0 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM3P2           (PPS_RPB1G1R_RPB1G1R_SCOM3P2_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM3/PAD2 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM4P3           (PPS_RPB1G1R_RPB1G1R_SCOM4P3_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM4/PAD3 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM4P2           (PPS_RPB1G1R_RPB1G1R_SCOM4P2_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM4/PAD2 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM5P0           (PPS_RPB1G1R_RPB1G1R_SCOM5P0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM5/PAD0 Position */
#define PPS_RPB1G1R_RPB1G1R_SCOM5P2           (PPS_RPB1G1R_RPB1G1R_SCOM5P2_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) SERCOM5/PAD2 Position */
#define PPS_RPB1G1R_RPB1G1R_TCC0WO0           (PPS_RPB1G1R_RPB1G1R_TCC0WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TCC0/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TCC0WO4           (PPS_RPB1G1R_RPB1G1R_TCC0WO4_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TCC0/WO4 Position */
#define PPS_RPB1G1R_RPB1G1R_TCC1WO0           (PPS_RPB1G1R_RPB1G1R_TCC1WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TCC1/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TCC1WO4           (PPS_RPB1G1R_RPB1G1R_TCC1WO4_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TCC1/WO4 Position */
#define PPS_RPB1G1R_RPB1G1R_TCC2WO0           (PPS_RPB1G1R_RPB1G1R_TCC2WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TCC2/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TC0WO1            (PPS_RPB1G1R_RPB1G1R_TC0WO1_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC0/WO1 Position */
#define PPS_RPB1G1R_RPB1G1R_TC1WO0            (PPS_RPB1G1R_RPB1G1R_TC1WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC1/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TC2WO0            (PPS_RPB1G1R_RPB1G1R_TC2WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC2/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TC3WO0            (PPS_RPB1G1R_RPB1G1R_TC3WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC3/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TC4WO0            (PPS_RPB1G1R_RPB1G1R_TC4WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC4/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TC5WO0            (PPS_RPB1G1R_RPB1G1R_TC5WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC5/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TC6WO0            (PPS_RPB1G1R_RPB1G1R_TC6WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC6/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TC7WO0            (PPS_RPB1G1R_RPB1G1R_TC7WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC7/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_TC8WO0            (PPS_RPB1G1R_RPB1G1R_TC8WO0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TC8/WO0 Position */
#define PPS_RPB1G1R_RPB1G1R_QSPICS            (PPS_RPB1G1R_RPB1G1R_QSPICS_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) QSPI/CS Position */
#define PPS_RPB1G1R_RPB1G1R_QD3               (PPS_RPB1G1R_RPB1G1R_QD3_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) QSPI/DATA3 Position */
#define PPS_RPB1G1R_RPB1G1R_QD2               (PPS_RPB1G1R_RPB1G1R_QD2_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) QSPI/DATA2 Position */
#define PPS_RPB1G1R_RPB1G1R_QD1               (PPS_RPB1G1R_RPB1G1R_QD1_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) QSPI/DATA1 Position */
#define PPS_RPB1G1R_RPB1G1R_QEICCMP0          (PPS_RPB1G1R_RPB1G1R_QEICCMP0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) QEI/CCMP0 Position */
#define PPS_RPB1G1R_RPB1G1R_TSTBUS0           (PPS_RPB1G1R_RPB1G1R_TSTBUS0_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TSTBUS0 Position */
#define PPS_RPB1G1R_RPB1G1R_TSTBUS4           (PPS_RPB1G1R_RPB1G1R_TSTBUS4_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TSTBUS4 Position */
#define PPS_RPB1G1R_RPB1G1R_TSTBUS8           (PPS_RPB1G1R_RPB1G1R_TSTBUS8_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) TSTBUS8 Position */
#define PPS_RPB1G1R_RPB1G1R_FECTRL1           (PPS_RPB1G1R_RPB1G1R_FECTRL1_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) FECTRL1 Position */
#define PPS_RPB1G1R_RPB1G1R_FECTRL2           (PPS_RPB1G1R_RPB1G1R_FECTRL2_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) FECTRL2 Position */
#define PPS_RPB1G1R_RPB1G1R_COEX_BT_STATE     (PPS_RPB1G1R_RPB1G1R_COEX_BT_STATE_Val << PPS_RPB1G1R_RPB1G1R_Pos) /* (PPS_RPB1G1R) COEX/BT/STATE Position */
#define PPS_RPB1G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB1G1R) Register Mask  */


/* -------- PPS_RPB1G2R : (PPS Offset: 0x2C4) (R/W 32)  -------- */
#define PPS_RPB1G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB1G2R)   Reset Value */

#define PPS_RPB1G2R_RPB1G2R_Pos               _UINT32_(0)                                          /* (PPS_RPB1G2R) RPB1/G2 Position */
#define PPS_RPB1G2R_RPB1G2R_Msk               (_UINT32_(0x3F) << PPS_RPB1G2R_RPB1G2R_Pos)          /* (PPS_RPB1G2R) RPB1/G2 Mask */
#define PPS_RPB1G2R_RPB1G2R(value)            (PPS_RPB1G2R_RPB1G2R_Msk & (_UINT32_(value) << PPS_RPB1G2R_RPB1G2R_Pos)) /* Assignment of value for RPB1G2R in the PPS_RPB1G2R register */
#define   PPS_RPB1G2R_RPB1G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB1G2R) OFF  */
#define   PPS_RPB1G2R_RPB1G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB1G2R) CCL/OUT1  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB1G2R) SERCOM0/PAD0  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB1G2R) SERCOM0/PAD3  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB1G2R) SERCOM0/PAD2  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB1G2R) SERCOM1/PAD3  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB1G2R) SERCOM1/PAD2  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB1G2R) SERCOM2/PAD0  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB1G2R) SERCOM2/PAD3  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB1G2R) SERCOM2/PAD2  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPB1G2R) SERCOM3/PAD3  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPB1G2R) SERCOM3/PAD2  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB1G2R) SERCOM4/PAD0  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB1G2R) SERCOM4/PAD3  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB1G2R) SERCOM4/PAD2  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPB1G2R) SERCOM5/PAD3  */
#define   PPS_RPB1G2R_RPB1G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPB1G2R) SERCOM5/PAD2  */
#define   PPS_RPB1G2R_RPB1G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPB1G2R) TCC0/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPB1G2R) TCC0/WO5  */
#define   PPS_RPB1G2R_RPB1G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPB1G2R) TCC0/WO3  */
#define   PPS_RPB1G2R_RPB1G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB1G2R) TCC1/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPB1G2R) TCC1/WO5  */
#define   PPS_RPB1G2R_RPB1G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPB1G2R) TCC1/WO3  */
#define   PPS_RPB1G2R_RPB1G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPB1G2R) TCC2/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB1G2R) TC0/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB1G2R) TC1/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB1G2R) TC2/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB1G2R) TC3/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB1G2R) TC4/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPB1G2R) TC5/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPB1G2R) TC6/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPB1G2R) TC7/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPB1G2R) TC8/WO1  */
#define   PPS_RPB1G2R_RPB1G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPB1G2R) TC9/WO0  */
#define   PPS_RPB1G2R_RPB1G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB1G2R) QSPI/CS  */
#define   PPS_RPB1G2R_RPB1G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPB1G2R) QSPI/DATA0  */
#define   PPS_RPB1G2R_RPB1G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPB1G2R) QSPI/DATA3  */
#define   PPS_RPB1G2R_RPB1G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPB1G2R) QSPI/DATA2  */
#define   PPS_RPB1G2R_RPB1G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPB1G2R) TSTBUS5  */
#define   PPS_RPB1G2R_RPB1G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPB1G2R) TSTBUS9  */
#define   PPS_RPB1G2R_RPB1G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPB1G2R) FECTRL0  */
#define   PPS_RPB1G2R_RPB1G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB1G2R) COEX/RF/ACT  */
#define PPS_RPB1G2R_RPB1G2R_OFF               (PPS_RPB1G2R_RPB1G2R_OFF_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) OFF Position */
#define PPS_RPB1G2R_RPB1G2R_CCLO1             (PPS_RPB1G2R_RPB1G2R_CCLO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) CCL/OUT1 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM0P0           (PPS_RPB1G2R_RPB1G2R_SCOM0P0_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM0/PAD0 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM0P3           (PPS_RPB1G2R_RPB1G2R_SCOM0P3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM0/PAD3 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM0P2           (PPS_RPB1G2R_RPB1G2R_SCOM0P2_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM0/PAD2 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM1P3           (PPS_RPB1G2R_RPB1G2R_SCOM1P3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM1/PAD3 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM1P2           (PPS_RPB1G2R_RPB1G2R_SCOM1P2_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM1/PAD2 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM2P0           (PPS_RPB1G2R_RPB1G2R_SCOM2P0_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM2/PAD0 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM2P3           (PPS_RPB1G2R_RPB1G2R_SCOM2P3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM2/PAD3 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM2P2           (PPS_RPB1G2R_RPB1G2R_SCOM2P2_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM2/PAD2 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM3P3           (PPS_RPB1G2R_RPB1G2R_SCOM3P3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM3/PAD3 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM3P2           (PPS_RPB1G2R_RPB1G2R_SCOM3P2_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM3/PAD2 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM4P0           (PPS_RPB1G2R_RPB1G2R_SCOM4P0_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM4/PAD0 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM4P3           (PPS_RPB1G2R_RPB1G2R_SCOM4P3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM4/PAD3 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM4P2           (PPS_RPB1G2R_RPB1G2R_SCOM4P2_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM4/PAD2 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM5P3           (PPS_RPB1G2R_RPB1G2R_SCOM5P3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM5/PAD3 Position */
#define PPS_RPB1G2R_RPB1G2R_SCOM5P2           (PPS_RPB1G2R_RPB1G2R_SCOM5P2_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) SERCOM5/PAD2 Position */
#define PPS_RPB1G2R_RPB1G2R_TCC0WO1           (PPS_RPB1G2R_RPB1G2R_TCC0WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TCC0/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TCC0WO5           (PPS_RPB1G2R_RPB1G2R_TCC0WO5_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TCC0/WO5 Position */
#define PPS_RPB1G2R_RPB1G2R_TCC0WO3           (PPS_RPB1G2R_RPB1G2R_TCC0WO3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TCC0/WO3 Position */
#define PPS_RPB1G2R_RPB1G2R_TCC1WO1           (PPS_RPB1G2R_RPB1G2R_TCC1WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TCC1/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TCC1WO5           (PPS_RPB1G2R_RPB1G2R_TCC1WO5_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TCC1/WO5 Position */
#define PPS_RPB1G2R_RPB1G2R_TCC1WO3           (PPS_RPB1G2R_RPB1G2R_TCC1WO3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TCC1/WO3 Position */
#define PPS_RPB1G2R_RPB1G2R_TCC2WO1           (PPS_RPB1G2R_RPB1G2R_TCC2WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TCC2/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC0WO1            (PPS_RPB1G2R_RPB1G2R_TC0WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC0/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC1WO1            (PPS_RPB1G2R_RPB1G2R_TC1WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC1/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC2WO1            (PPS_RPB1G2R_RPB1G2R_TC2WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC2/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC3WO1            (PPS_RPB1G2R_RPB1G2R_TC3WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC3/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC4WO1            (PPS_RPB1G2R_RPB1G2R_TC4WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC4/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC5WO1            (PPS_RPB1G2R_RPB1G2R_TC5WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC5/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC6WO1            (PPS_RPB1G2R_RPB1G2R_TC6WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC6/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC7WO1            (PPS_RPB1G2R_RPB1G2R_TC7WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC7/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC8WO1            (PPS_RPB1G2R_RPB1G2R_TC8WO1_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC8/WO1 Position */
#define PPS_RPB1G2R_RPB1G2R_TC9WO0            (PPS_RPB1G2R_RPB1G2R_TC9WO0_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TC9/WO0 Position */
#define PPS_RPB1G2R_RPB1G2R_QSPICS            (PPS_RPB1G2R_RPB1G2R_QSPICS_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) QSPI/CS Position */
#define PPS_RPB1G2R_RPB1G2R_QD0               (PPS_RPB1G2R_RPB1G2R_QD0_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) QSPI/DATA0 Position */
#define PPS_RPB1G2R_RPB1G2R_QD3               (PPS_RPB1G2R_RPB1G2R_QD3_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) QSPI/DATA3 Position */
#define PPS_RPB1G2R_RPB1G2R_QD2               (PPS_RPB1G2R_RPB1G2R_QD2_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) QSPI/DATA2 Position */
#define PPS_RPB1G2R_RPB1G2R_TSTBUS5           (PPS_RPB1G2R_RPB1G2R_TSTBUS5_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TSTBUS5 Position */
#define PPS_RPB1G2R_RPB1G2R_TSTBUS9           (PPS_RPB1G2R_RPB1G2R_TSTBUS9_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) TSTBUS9 Position */
#define PPS_RPB1G2R_RPB1G2R_FECTRL0           (PPS_RPB1G2R_RPB1G2R_FECTRL0_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) FECTRL0 Position */
#define PPS_RPB1G2R_RPB1G2R_COEX_RF_ACT       (PPS_RPB1G2R_RPB1G2R_COEX_RF_ACT_Val << PPS_RPB1G2R_RPB1G2R_Pos) /* (PPS_RPB1G2R) COEX/RF/ACT Position */
#define PPS_RPB1G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB1G2R) Register Mask  */


/* -------- PPS_RPB1G3R : (PPS Offset: 0x2C8) (R/W 32)  -------- */
#define PPS_RPB1G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB1G3R)   Reset Value */

#define PPS_RPB1G3R_RPB1G3R_Pos               _UINT32_(0)                                          /* (PPS_RPB1G3R) RPB1/G3 Position */
#define PPS_RPB1G3R_RPB1G3R_Msk               (_UINT32_(0x3F) << PPS_RPB1G3R_RPB1G3R_Pos)          /* (PPS_RPB1G3R) RPB1/G3 Mask */
#define PPS_RPB1G3R_RPB1G3R(value)            (PPS_RPB1G3R_RPB1G3R_Msk & (_UINT32_(value) << PPS_RPB1G3R_RPB1G3R_Pos)) /* Assignment of value for RPB1G3R in the PPS_RPB1G3R register */
#define   PPS_RPB1G3R_RPB1G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB1G3R) OFF  */
#define   PPS_RPB1G3R_RPB1G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB1G3R) CCL/OUT0  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB1G3R) SERCOM0/PAD0  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB1G3R) SERCOM0/PAD3  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB1G3R) SERCOM1/PAD2  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB1G3R) SERCOM1/PAD0  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPB1G3R) SERCOM1/PAD3  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB1G3R) SERCOM2/PAD0  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB1G3R) SERCOM2/PAD3  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB1G3R) SERCOM3/PAD2  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPB1G3R) SERCOM3/PAD0  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPB1G3R) SERCOM3/PAD3  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB1G3R) SERCOM4/PAD0  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB1G3R) SERCOM4/PAD3  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB1G3R) SERCOM5/PAD2  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPB1G3R) SERCOM5/PAD0  */
#define   PPS_RPB1G3R_RPB1G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPB1G3R) SERCOM5/PAD3  */
#define   PPS_RPB1G3R_RPB1G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPB1G3R) TCC0/WO2  */
#define   PPS_RPB1G3R_RPB1G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPB1G3R) TCC0/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPB1G3R) TCC0/WO4  */
#define   PPS_RPB1G3R_RPB1G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPB1G3R) TCC1/WO2  */
#define   PPS_RPB1G3R_RPB1G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPB1G3R) TCC1/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPB1G3R) TCC1/WO4  */
#define   PPS_RPB1G3R_RPB1G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPB1G3R) TCC2/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB1G3R) TC0/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB1G3R) TC1/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB1G3R) TC2/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPB1G3R) TC3/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPB1G3R) TC4/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB1G3R) TC5/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPB1G3R) TC6/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPB1G3R) TC7/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPB1G3R) TC8/WO0  */
#define   PPS_RPB1G3R_RPB1G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPB1G3R) TC9/WO1  */
#define   PPS_RPB1G3R_RPB1G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB1G3R) QSPI/CS  */
#define   PPS_RPB1G3R_RPB1G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPB1G3R) QSPI/DATA1  */
#define   PPS_RPB1G3R_RPB1G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPB1G3R) QSPI/DATA0  */
#define   PPS_RPB1G3R_RPB1G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPB1G3R) QSPI/DATA3  */
#define   PPS_RPB1G3R_RPB1G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPB1G3R) TSTBUS1  */
#define   PPS_RPB1G3R_RPB1G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPB1G3R) TSTBUS10  */
#define   PPS_RPB1G3R_RPB1G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPB1G3R) AC/CMP0  */
#define   PPS_RPB1G3R_RPB1G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPB1G3R) AC/CMPTRDY  */
#define   PPS_RPB1G3R_RPB1G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPB1G3R) FECTRL4  */
#define PPS_RPB1G3R_RPB1G3R_OFF               (PPS_RPB1G3R_RPB1G3R_OFF_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) OFF Position */
#define PPS_RPB1G3R_RPB1G3R_CCLO0             (PPS_RPB1G3R_RPB1G3R_CCLO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) CCL/OUT0 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM0P0           (PPS_RPB1G3R_RPB1G3R_SCOM0P0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM0/PAD0 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM0P3           (PPS_RPB1G3R_RPB1G3R_SCOM0P3_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM0/PAD3 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM1P2           (PPS_RPB1G3R_RPB1G3R_SCOM1P2_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM1/PAD2 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM1P0           (PPS_RPB1G3R_RPB1G3R_SCOM1P0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM1/PAD0 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM1P3           (PPS_RPB1G3R_RPB1G3R_SCOM1P3_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM1/PAD3 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM2P0           (PPS_RPB1G3R_RPB1G3R_SCOM2P0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM2/PAD0 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM2P3           (PPS_RPB1G3R_RPB1G3R_SCOM2P3_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM2/PAD3 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM3P2           (PPS_RPB1G3R_RPB1G3R_SCOM3P2_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM3/PAD2 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM3P0           (PPS_RPB1G3R_RPB1G3R_SCOM3P0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM3/PAD0 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM3P3           (PPS_RPB1G3R_RPB1G3R_SCOM3P3_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM3/PAD3 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM4P0           (PPS_RPB1G3R_RPB1G3R_SCOM4P0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM4/PAD0 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM4P3           (PPS_RPB1G3R_RPB1G3R_SCOM4P3_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM4/PAD3 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM5P2           (PPS_RPB1G3R_RPB1G3R_SCOM5P2_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM5/PAD2 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM5P0           (PPS_RPB1G3R_RPB1G3R_SCOM5P0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM5/PAD0 Position */
#define PPS_RPB1G3R_RPB1G3R_SCOM5P3           (PPS_RPB1G3R_RPB1G3R_SCOM5P3_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) SERCOM5/PAD3 Position */
#define PPS_RPB1G3R_RPB1G3R_TCC0WO2           (PPS_RPB1G3R_RPB1G3R_TCC0WO2_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TCC0/WO2 Position */
#define PPS_RPB1G3R_RPB1G3R_TCC0WO0           (PPS_RPB1G3R_RPB1G3R_TCC0WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TCC0/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TCC0WO4           (PPS_RPB1G3R_RPB1G3R_TCC0WO4_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TCC0/WO4 Position */
#define PPS_RPB1G3R_RPB1G3R_TCC1WO2           (PPS_RPB1G3R_RPB1G3R_TCC1WO2_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TCC1/WO2 Position */
#define PPS_RPB1G3R_RPB1G3R_TCC1WO0           (PPS_RPB1G3R_RPB1G3R_TCC1WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TCC1/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TCC1WO4           (PPS_RPB1G3R_RPB1G3R_TCC1WO4_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TCC1/WO4 Position */
#define PPS_RPB1G3R_RPB1G3R_TCC2WO0           (PPS_RPB1G3R_RPB1G3R_TCC2WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TCC2/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC0WO0            (PPS_RPB1G3R_RPB1G3R_TC0WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC0/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC1WO0            (PPS_RPB1G3R_RPB1G3R_TC1WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC1/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC2WO0            (PPS_RPB1G3R_RPB1G3R_TC2WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC2/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC3WO0            (PPS_RPB1G3R_RPB1G3R_TC3WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC3/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC4WO0            (PPS_RPB1G3R_RPB1G3R_TC4WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC4/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC5WO0            (PPS_RPB1G3R_RPB1G3R_TC5WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC5/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC6WO0            (PPS_RPB1G3R_RPB1G3R_TC6WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC6/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC7WO0            (PPS_RPB1G3R_RPB1G3R_TC7WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC7/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC8WO0            (PPS_RPB1G3R_RPB1G3R_TC8WO0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC8/WO0 Position */
#define PPS_RPB1G3R_RPB1G3R_TC9WO1            (PPS_RPB1G3R_RPB1G3R_TC9WO1_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TC9/WO1 Position */
#define PPS_RPB1G3R_RPB1G3R_QSPICS            (PPS_RPB1G3R_RPB1G3R_QSPICS_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) QSPI/CS Position */
#define PPS_RPB1G3R_RPB1G3R_QD1               (PPS_RPB1G3R_RPB1G3R_QD1_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) QSPI/DATA1 Position */
#define PPS_RPB1G3R_RPB1G3R_QD0               (PPS_RPB1G3R_RPB1G3R_QD0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) QSPI/DATA0 Position */
#define PPS_RPB1G3R_RPB1G3R_QD3               (PPS_RPB1G3R_RPB1G3R_QD3_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) QSPI/DATA3 Position */
#define PPS_RPB1G3R_RPB1G3R_TSTBUS1           (PPS_RPB1G3R_RPB1G3R_TSTBUS1_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TSTBUS1 Position */
#define PPS_RPB1G3R_RPB1G3R_TSTBUS10          (PPS_RPB1G3R_RPB1G3R_TSTBUS10_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) TSTBUS10 Position */
#define PPS_RPB1G3R_RPB1G3R_AC_CMP0           (PPS_RPB1G3R_RPB1G3R_AC_CMP0_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) AC/CMP0 Position */
#define PPS_RPB1G3R_RPB1G3R_AC_CMPTRDY        (PPS_RPB1G3R_RPB1G3R_AC_CMPTRDY_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) AC/CMPTRDY Position */
#define PPS_RPB1G3R_RPB1G3R_FECTRL4           (PPS_RPB1G3R_RPB1G3R_FECTRL4_Val << PPS_RPB1G3R_RPB1G3R_Pos) /* (PPS_RPB1G3R) FECTRL4 Position */
#define PPS_RPB1G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB1G3R) Register Mask  */


/* -------- PPS_RPB2G2R : (PPS Offset: 0x2CC) (R/W 32)  -------- */
#define PPS_RPB2G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB2G2R)   Reset Value */

#define PPS_RPB2G2R_RPB2G2R_Pos               _UINT32_(0)                                          /* (PPS_RPB2G2R) RPB2/G2 Position */
#define PPS_RPB2G2R_RPB2G2R_Msk               (_UINT32_(0x3F) << PPS_RPB2G2R_RPB2G2R_Pos)          /* (PPS_RPB2G2R) RPB2/G2 Mask */
#define PPS_RPB2G2R_RPB2G2R(value)            (PPS_RPB2G2R_RPB2G2R_Msk & (_UINT32_(value) << PPS_RPB2G2R_RPB2G2R_Pos)) /* Assignment of value for RPB2G2R in the PPS_RPB2G2R register */
#define   PPS_RPB2G2R_RPB2G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB2G2R) OFF  */
#define   PPS_RPB2G2R_RPB2G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB2G2R) CCL/OUT1  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB2G2R) SERCOM0/PAD0  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB2G2R) SERCOM0/PAD3  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB2G2R) SERCOM0/PAD2  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB2G2R) SERCOM1/PAD3  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB2G2R) SERCOM1/PAD2  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB2G2R) SERCOM2/PAD0  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB2G2R) SERCOM2/PAD3  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB2G2R) SERCOM2/PAD2  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPB2G2R) SERCOM3/PAD3  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPB2G2R) SERCOM3/PAD2  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB2G2R) SERCOM4/PAD0  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB2G2R) SERCOM4/PAD3  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB2G2R) SERCOM4/PAD2  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPB2G2R) SERCOM5/PAD3  */
#define   PPS_RPB2G2R_RPB2G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPB2G2R) SERCOM5/PAD2  */
#define   PPS_RPB2G2R_RPB2G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPB2G2R) TCC0/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPB2G2R) TCC0/WO5  */
#define   PPS_RPB2G2R_RPB2G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPB2G2R) TCC0/WO3  */
#define   PPS_RPB2G2R_RPB2G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB2G2R) TCC1/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPB2G2R) TCC1/WO5  */
#define   PPS_RPB2G2R_RPB2G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPB2G2R) TCC1/WO3  */
#define   PPS_RPB2G2R_RPB2G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPB2G2R) TCC2/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB2G2R) TC0/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB2G2R) TC1/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB2G2R) TC2/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB2G2R) TC3/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB2G2R) TC4/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPB2G2R) TC5/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPB2G2R) TC6/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPB2G2R) TC7/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPB2G2R) TC8/WO1  */
#define   PPS_RPB2G2R_RPB2G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPB2G2R) TC9/WO0  */
#define   PPS_RPB2G2R_RPB2G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB2G2R) QSPI/CS  */
#define   PPS_RPB2G2R_RPB2G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPB2G2R) QSPI/DATA0  */
#define   PPS_RPB2G2R_RPB2G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPB2G2R) QSPI/DATA3  */
#define   PPS_RPB2G2R_RPB2G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPB2G2R) QSPI/DATA2  */
#define   PPS_RPB2G2R_RPB2G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPB2G2R) TSTBUS5  */
#define   PPS_RPB2G2R_RPB2G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPB2G2R) TSTBUS9  */
#define   PPS_RPB2G2R_RPB2G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPB2G2R) FECTRL0  */
#define   PPS_RPB2G2R_RPB2G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB2G2R) COEX/RF/ACT  */
#define PPS_RPB2G2R_RPB2G2R_OFF               (PPS_RPB2G2R_RPB2G2R_OFF_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) OFF Position */
#define PPS_RPB2G2R_RPB2G2R_CCLO1             (PPS_RPB2G2R_RPB2G2R_CCLO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) CCL/OUT1 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM0P0           (PPS_RPB2G2R_RPB2G2R_SCOM0P0_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM0/PAD0 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM0P3           (PPS_RPB2G2R_RPB2G2R_SCOM0P3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM0/PAD3 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM0P2           (PPS_RPB2G2R_RPB2G2R_SCOM0P2_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM0/PAD2 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM1P3           (PPS_RPB2G2R_RPB2G2R_SCOM1P3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM1/PAD3 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM1P2           (PPS_RPB2G2R_RPB2G2R_SCOM1P2_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM1/PAD2 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM2P0           (PPS_RPB2G2R_RPB2G2R_SCOM2P0_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM2/PAD0 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM2P3           (PPS_RPB2G2R_RPB2G2R_SCOM2P3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM2/PAD3 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM2P2           (PPS_RPB2G2R_RPB2G2R_SCOM2P2_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM2/PAD2 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM3P3           (PPS_RPB2G2R_RPB2G2R_SCOM3P3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM3/PAD3 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM3P2           (PPS_RPB2G2R_RPB2G2R_SCOM3P2_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM3/PAD2 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM4P0           (PPS_RPB2G2R_RPB2G2R_SCOM4P0_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM4/PAD0 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM4P3           (PPS_RPB2G2R_RPB2G2R_SCOM4P3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM4/PAD3 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM4P2           (PPS_RPB2G2R_RPB2G2R_SCOM4P2_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM4/PAD2 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM5P3           (PPS_RPB2G2R_RPB2G2R_SCOM5P3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM5/PAD3 Position */
#define PPS_RPB2G2R_RPB2G2R_SCOM5P2           (PPS_RPB2G2R_RPB2G2R_SCOM5P2_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) SERCOM5/PAD2 Position */
#define PPS_RPB2G2R_RPB2G2R_TCC0WO1           (PPS_RPB2G2R_RPB2G2R_TCC0WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TCC0/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TCC0WO5           (PPS_RPB2G2R_RPB2G2R_TCC0WO5_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TCC0/WO5 Position */
#define PPS_RPB2G2R_RPB2G2R_TCC0WO3           (PPS_RPB2G2R_RPB2G2R_TCC0WO3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TCC0/WO3 Position */
#define PPS_RPB2G2R_RPB2G2R_TCC1WO1           (PPS_RPB2G2R_RPB2G2R_TCC1WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TCC1/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TCC1WO5           (PPS_RPB2G2R_RPB2G2R_TCC1WO5_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TCC1/WO5 Position */
#define PPS_RPB2G2R_RPB2G2R_TCC1WO3           (PPS_RPB2G2R_RPB2G2R_TCC1WO3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TCC1/WO3 Position */
#define PPS_RPB2G2R_RPB2G2R_TCC2WO1           (PPS_RPB2G2R_RPB2G2R_TCC2WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TCC2/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC0WO1            (PPS_RPB2G2R_RPB2G2R_TC0WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC0/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC1WO1            (PPS_RPB2G2R_RPB2G2R_TC1WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC1/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC2WO1            (PPS_RPB2G2R_RPB2G2R_TC2WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC2/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC3WO1            (PPS_RPB2G2R_RPB2G2R_TC3WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC3/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC4WO1            (PPS_RPB2G2R_RPB2G2R_TC4WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC4/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC5WO1            (PPS_RPB2G2R_RPB2G2R_TC5WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC5/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC6WO1            (PPS_RPB2G2R_RPB2G2R_TC6WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC6/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC7WO1            (PPS_RPB2G2R_RPB2G2R_TC7WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC7/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC8WO1            (PPS_RPB2G2R_RPB2G2R_TC8WO1_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC8/WO1 Position */
#define PPS_RPB2G2R_RPB2G2R_TC9WO0            (PPS_RPB2G2R_RPB2G2R_TC9WO0_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TC9/WO0 Position */
#define PPS_RPB2G2R_RPB2G2R_QSPICS            (PPS_RPB2G2R_RPB2G2R_QSPICS_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) QSPI/CS Position */
#define PPS_RPB2G2R_RPB2G2R_QD0               (PPS_RPB2G2R_RPB2G2R_QD0_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) QSPI/DATA0 Position */
#define PPS_RPB2G2R_RPB2G2R_QD3               (PPS_RPB2G2R_RPB2G2R_QD3_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) QSPI/DATA3 Position */
#define PPS_RPB2G2R_RPB2G2R_QD2               (PPS_RPB2G2R_RPB2G2R_QD2_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) QSPI/DATA2 Position */
#define PPS_RPB2G2R_RPB2G2R_TSTBUS5           (PPS_RPB2G2R_RPB2G2R_TSTBUS5_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TSTBUS5 Position */
#define PPS_RPB2G2R_RPB2G2R_TSTBUS9           (PPS_RPB2G2R_RPB2G2R_TSTBUS9_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) TSTBUS9 Position */
#define PPS_RPB2G2R_RPB2G2R_FECTRL0           (PPS_RPB2G2R_RPB2G2R_FECTRL0_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) FECTRL0 Position */
#define PPS_RPB2G2R_RPB2G2R_COEX_RF_ACT       (PPS_RPB2G2R_RPB2G2R_COEX_RF_ACT_Val << PPS_RPB2G2R_RPB2G2R_Pos) /* (PPS_RPB2G2R) COEX/RF/ACT Position */
#define PPS_RPB2G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB2G2R) Register Mask  */


/* -------- PPS_RPB2G3R : (PPS Offset: 0x2D0) (R/W 32)  -------- */
#define PPS_RPB2G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB2G3R)   Reset Value */

#define PPS_RPB2G3R_RPB2G3R_Pos               _UINT32_(0)                                          /* (PPS_RPB2G3R) RPB2/G3 Position */
#define PPS_RPB2G3R_RPB2G3R_Msk               (_UINT32_(0x3F) << PPS_RPB2G3R_RPB2G3R_Pos)          /* (PPS_RPB2G3R) RPB2/G3 Mask */
#define PPS_RPB2G3R_RPB2G3R(value)            (PPS_RPB2G3R_RPB2G3R_Msk & (_UINT32_(value) << PPS_RPB2G3R_RPB2G3R_Pos)) /* Assignment of value for RPB2G3R in the PPS_RPB2G3R register */
#define   PPS_RPB2G3R_RPB2G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB2G3R) OFF  */
#define   PPS_RPB2G3R_RPB2G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB2G3R) CCL/OUT0  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB2G3R) SERCOM0/PAD0  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB2G3R) SERCOM0/PAD3  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB2G3R) SERCOM1/PAD2  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB2G3R) SERCOM1/PAD0  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPB2G3R) SERCOM1/PAD3  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB2G3R) SERCOM2/PAD0  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB2G3R) SERCOM2/PAD3  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB2G3R) SERCOM3/PAD2  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPB2G3R) SERCOM3/PAD0  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPB2G3R) SERCOM3/PAD3  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB2G3R) SERCOM4/PAD0  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB2G3R) SERCOM4/PAD3  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB2G3R) SERCOM5/PAD2  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPB2G3R) SERCOM5/PAD0  */
#define   PPS_RPB2G3R_RPB2G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPB2G3R) SERCOM5/PAD3  */
#define   PPS_RPB2G3R_RPB2G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPB2G3R) TCC0/WO2  */
#define   PPS_RPB2G3R_RPB2G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPB2G3R) TCC0/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPB2G3R) TCC0/WO4  */
#define   PPS_RPB2G3R_RPB2G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPB2G3R) TCC1/WO2  */
#define   PPS_RPB2G3R_RPB2G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPB2G3R) TCC1/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPB2G3R) TCC1/WO4  */
#define   PPS_RPB2G3R_RPB2G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPB2G3R) TCC2/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB2G3R) TC0/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB2G3R) TC1/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB2G3R) TC2/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPB2G3R) TC3/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPB2G3R) TC4/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB2G3R) TC5/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPB2G3R) TC6/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPB2G3R) TC7/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPB2G3R) TC8/WO0  */
#define   PPS_RPB2G3R_RPB2G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPB2G3R) TC9/WO1  */
#define   PPS_RPB2G3R_RPB2G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB2G3R) QSPI/CS  */
#define   PPS_RPB2G3R_RPB2G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPB2G3R) QSPI/DATA1  */
#define   PPS_RPB2G3R_RPB2G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPB2G3R) QSPI/DATA0  */
#define   PPS_RPB2G3R_RPB2G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPB2G3R) QSPI/DATA3  */
#define   PPS_RPB2G3R_RPB2G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPB2G3R) TSTBUS1  */
#define   PPS_RPB2G3R_RPB2G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPB2G3R) TSTBUS10  */
#define   PPS_RPB2G3R_RPB2G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPB2G3R) AC/CMP0  */
#define   PPS_RPB2G3R_RPB2G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPB2G3R) AC/CMPTRDY  */
#define   PPS_RPB2G3R_RPB2G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPB2G3R) FECTRL4  */
#define PPS_RPB2G3R_RPB2G3R_OFF               (PPS_RPB2G3R_RPB2G3R_OFF_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) OFF Position */
#define PPS_RPB2G3R_RPB2G3R_CCLO0             (PPS_RPB2G3R_RPB2G3R_CCLO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) CCL/OUT0 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM0P0           (PPS_RPB2G3R_RPB2G3R_SCOM0P0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM0/PAD0 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM0P3           (PPS_RPB2G3R_RPB2G3R_SCOM0P3_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM0/PAD3 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM1P2           (PPS_RPB2G3R_RPB2G3R_SCOM1P2_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM1/PAD2 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM1P0           (PPS_RPB2G3R_RPB2G3R_SCOM1P0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM1/PAD0 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM1P3           (PPS_RPB2G3R_RPB2G3R_SCOM1P3_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM1/PAD3 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM2P0           (PPS_RPB2G3R_RPB2G3R_SCOM2P0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM2/PAD0 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM2P3           (PPS_RPB2G3R_RPB2G3R_SCOM2P3_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM2/PAD3 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM3P2           (PPS_RPB2G3R_RPB2G3R_SCOM3P2_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM3/PAD2 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM3P0           (PPS_RPB2G3R_RPB2G3R_SCOM3P0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM3/PAD0 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM3P3           (PPS_RPB2G3R_RPB2G3R_SCOM3P3_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM3/PAD3 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM4P0           (PPS_RPB2G3R_RPB2G3R_SCOM4P0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM4/PAD0 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM4P3           (PPS_RPB2G3R_RPB2G3R_SCOM4P3_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM4/PAD3 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM5P2           (PPS_RPB2G3R_RPB2G3R_SCOM5P2_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM5/PAD2 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM5P0           (PPS_RPB2G3R_RPB2G3R_SCOM5P0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM5/PAD0 Position */
#define PPS_RPB2G3R_RPB2G3R_SCOM5P3           (PPS_RPB2G3R_RPB2G3R_SCOM5P3_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) SERCOM5/PAD3 Position */
#define PPS_RPB2G3R_RPB2G3R_TCC0WO2           (PPS_RPB2G3R_RPB2G3R_TCC0WO2_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TCC0/WO2 Position */
#define PPS_RPB2G3R_RPB2G3R_TCC0WO0           (PPS_RPB2G3R_RPB2G3R_TCC0WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TCC0/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TCC0WO4           (PPS_RPB2G3R_RPB2G3R_TCC0WO4_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TCC0/WO4 Position */
#define PPS_RPB2G3R_RPB2G3R_TCC1WO2           (PPS_RPB2G3R_RPB2G3R_TCC1WO2_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TCC1/WO2 Position */
#define PPS_RPB2G3R_RPB2G3R_TCC1WO0           (PPS_RPB2G3R_RPB2G3R_TCC1WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TCC1/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TCC1WO4           (PPS_RPB2G3R_RPB2G3R_TCC1WO4_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TCC1/WO4 Position */
#define PPS_RPB2G3R_RPB2G3R_TCC2WO0           (PPS_RPB2G3R_RPB2G3R_TCC2WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TCC2/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC0WO0            (PPS_RPB2G3R_RPB2G3R_TC0WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC0/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC1WO0            (PPS_RPB2G3R_RPB2G3R_TC1WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC1/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC2WO0            (PPS_RPB2G3R_RPB2G3R_TC2WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC2/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC3WO0            (PPS_RPB2G3R_RPB2G3R_TC3WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC3/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC4WO0            (PPS_RPB2G3R_RPB2G3R_TC4WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC4/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC5WO0            (PPS_RPB2G3R_RPB2G3R_TC5WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC5/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC6WO0            (PPS_RPB2G3R_RPB2G3R_TC6WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC6/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC7WO0            (PPS_RPB2G3R_RPB2G3R_TC7WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC7/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC8WO0            (PPS_RPB2G3R_RPB2G3R_TC8WO0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC8/WO0 Position */
#define PPS_RPB2G3R_RPB2G3R_TC9WO1            (PPS_RPB2G3R_RPB2G3R_TC9WO1_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TC9/WO1 Position */
#define PPS_RPB2G3R_RPB2G3R_QSPICS            (PPS_RPB2G3R_RPB2G3R_QSPICS_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) QSPI/CS Position */
#define PPS_RPB2G3R_RPB2G3R_QD1               (PPS_RPB2G3R_RPB2G3R_QD1_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) QSPI/DATA1 Position */
#define PPS_RPB2G3R_RPB2G3R_QD0               (PPS_RPB2G3R_RPB2G3R_QD0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) QSPI/DATA0 Position */
#define PPS_RPB2G3R_RPB2G3R_QD3               (PPS_RPB2G3R_RPB2G3R_QD3_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) QSPI/DATA3 Position */
#define PPS_RPB2G3R_RPB2G3R_TSTBUS1           (PPS_RPB2G3R_RPB2G3R_TSTBUS1_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TSTBUS1 Position */
#define PPS_RPB2G3R_RPB2G3R_TSTBUS10          (PPS_RPB2G3R_RPB2G3R_TSTBUS10_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) TSTBUS10 Position */
#define PPS_RPB2G3R_RPB2G3R_AC_CMP0           (PPS_RPB2G3R_RPB2G3R_AC_CMP0_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) AC/CMP0 Position */
#define PPS_RPB2G3R_RPB2G3R_AC_CMPTRDY        (PPS_RPB2G3R_RPB2G3R_AC_CMPTRDY_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) AC/CMPTRDY Position */
#define PPS_RPB2G3R_RPB2G3R_FECTRL4           (PPS_RPB2G3R_RPB2G3R_FECTRL4_Val << PPS_RPB2G3R_RPB2G3R_Pos) /* (PPS_RPB2G3R) FECTRL4 Position */
#define PPS_RPB2G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB2G3R) Register Mask  */


/* -------- PPS_RPB2G4R : (PPS Offset: 0x2D4) (R/W 32)  -------- */
#define PPS_RPB2G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB2G4R)   Reset Value */

#define PPS_RPB2G4R_RPB2G4R_Pos               _UINT32_(0)                                          /* (PPS_RPB2G4R) RPB2/G4 Position */
#define PPS_RPB2G4R_RPB2G4R_Msk               (_UINT32_(0x3F) << PPS_RPB2G4R_RPB2G4R_Pos)          /* (PPS_RPB2G4R) RPB2/G4 Mask */
#define PPS_RPB2G4R_RPB2G4R(value)            (PPS_RPB2G4R_RPB2G4R_Msk & (_UINT32_(value) << PPS_RPB2G4R_RPB2G4R_Pos)) /* Assignment of value for RPB2G4R in the PPS_RPB2G4R register */
#define   PPS_RPB2G4R_RPB2G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB2G4R) OFF  */
#define   PPS_RPB2G4R_RPB2G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB2G4R) CCL/OUT1  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB2G4R) SERCOM0/PAD2  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB2G4R) SERCOM0/PAD0  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPB2G4R) SERCOM1/PAD3  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB2G4R) SERCOM1/PAD0  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB2G4R) SERCOM2/PAD2  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB2G4R) SERCOM2/PAD0  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB2G4R) SERCOM3/PAD3  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPB2G4R) SERCOM3/PAD0  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB2G4R) SERCOM4/PAD2  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB2G4R) SERCOM4/PAD0  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPB2G4R) SERCOM5/PAD3  */
#define   PPS_RPB2G4R_RPB2G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPB2G4R) SERCOM5/PAD0  */
#define   PPS_RPB2G4R_RPB2G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPB2G4R) TCC0/WO3  */
#define   PPS_RPB2G4R_RPB2G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPB2G4R) TCC0/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPB2G4R) TCC0/WO5  */
#define   PPS_RPB2G4R_RPB2G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPB2G4R) TCC1/WO3  */
#define   PPS_RPB2G4R_RPB2G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPB2G4R) TCC1/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPB2G4R) TCC1/WO5  */
#define   PPS_RPB2G4R_RPB2G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB2G4R) TCC2/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB2G4R) TC0/WO0  */
#define   PPS_RPB2G4R_RPB2G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPB2G4R) TC1/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPB2G4R) TC2/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB2G4R) TC3/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB2G4R) TC4/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB2G4R) TC5/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB2G4R) TC6/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB2G4R) TC7/WO1  */
#define   PPS_RPB2G4R_RPB2G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB2G4R) TC9/WO0  */
#define   PPS_RPB2G4R_RPB2G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPB2G4R) QSPI/CS  */
#define   PPS_RPB2G4R_RPB2G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPB2G4R) QSPI/DATA2  */
#define   PPS_RPB2G4R_RPB2G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPB2G4R) QSPI/DATA1  */
#define   PPS_RPB2G4R_RPB2G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPB2G4R) QSPI/DATA0  */
#define   PPS_RPB2G4R_RPB2G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPB2G4R) TSTBUS2  */
#define   PPS_RPB2G4R_RPB2G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPB2G4R) TSTBUS6  */
#define   PPS_RPB2G4R_RPB2G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPB2G4R) AC/CMP1  */
#define   PPS_RPB2G4R_RPB2G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPB2G4R) AC/CMPTOUT  */
#define   PPS_RPB2G4R_RPB2G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPB2G4R) CAN1/TX  */
#define   PPS_RPB2G4R_RPB2G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPB2G4R) FECTRL3  */
#define   PPS_RPB2G4R_RPB2G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPB2G4R) FECTRL5  */
#define PPS_RPB2G4R_RPB2G4R_OFF               (PPS_RPB2G4R_RPB2G4R_OFF_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) OFF Position */
#define PPS_RPB2G4R_RPB2G4R_CCLO1             (PPS_RPB2G4R_RPB2G4R_CCLO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) CCL/OUT1 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM0P2           (PPS_RPB2G4R_RPB2G4R_SCOM0P2_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM0/PAD2 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM0P0           (PPS_RPB2G4R_RPB2G4R_SCOM0P0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM0/PAD0 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM1P3           (PPS_RPB2G4R_RPB2G4R_SCOM1P3_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM1/PAD3 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM1P0           (PPS_RPB2G4R_RPB2G4R_SCOM1P0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM1/PAD0 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM2P2           (PPS_RPB2G4R_RPB2G4R_SCOM2P2_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM2/PAD2 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM2P0           (PPS_RPB2G4R_RPB2G4R_SCOM2P0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM2/PAD0 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM3P3           (PPS_RPB2G4R_RPB2G4R_SCOM3P3_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM3/PAD3 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM3P0           (PPS_RPB2G4R_RPB2G4R_SCOM3P0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM3/PAD0 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM4P2           (PPS_RPB2G4R_RPB2G4R_SCOM4P2_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM4/PAD2 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM4P0           (PPS_RPB2G4R_RPB2G4R_SCOM4P0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM4/PAD0 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM5P3           (PPS_RPB2G4R_RPB2G4R_SCOM5P3_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM5/PAD3 Position */
#define PPS_RPB2G4R_RPB2G4R_SCOM5P0           (PPS_RPB2G4R_RPB2G4R_SCOM5P0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) SERCOM5/PAD0 Position */
#define PPS_RPB2G4R_RPB2G4R_TCC0WO3           (PPS_RPB2G4R_RPB2G4R_TCC0WO3_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TCC0/WO3 Position */
#define PPS_RPB2G4R_RPB2G4R_TCC0WO1           (PPS_RPB2G4R_RPB2G4R_TCC0WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TCC0/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TCC0WO5           (PPS_RPB2G4R_RPB2G4R_TCC0WO5_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TCC0/WO5 Position */
#define PPS_RPB2G4R_RPB2G4R_TCC1WO3           (PPS_RPB2G4R_RPB2G4R_TCC1WO3_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TCC1/WO3 Position */
#define PPS_RPB2G4R_RPB2G4R_TCC1WO1           (PPS_RPB2G4R_RPB2G4R_TCC1WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TCC1/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TCC1WO5           (PPS_RPB2G4R_RPB2G4R_TCC1WO5_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TCC1/WO5 Position */
#define PPS_RPB2G4R_RPB2G4R_TCC2WO1           (PPS_RPB2G4R_RPB2G4R_TCC2WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TCC2/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TC0WO0            (PPS_RPB2G4R_RPB2G4R_TC0WO0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC0/WO0 Position */
#define PPS_RPB2G4R_RPB2G4R_TC1WO1            (PPS_RPB2G4R_RPB2G4R_TC1WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC1/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TC2WO1            (PPS_RPB2G4R_RPB2G4R_TC2WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC2/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TC3WO1            (PPS_RPB2G4R_RPB2G4R_TC3WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC3/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TC4WO1            (PPS_RPB2G4R_RPB2G4R_TC4WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC4/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TC5WO1            (PPS_RPB2G4R_RPB2G4R_TC5WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC5/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TC6WO1            (PPS_RPB2G4R_RPB2G4R_TC6WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC6/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TC7WO1            (PPS_RPB2G4R_RPB2G4R_TC7WO1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC7/WO1 Position */
#define PPS_RPB2G4R_RPB2G4R_TC9WO0            (PPS_RPB2G4R_RPB2G4R_TC9WO0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TC9/WO0 Position */
#define PPS_RPB2G4R_RPB2G4R_QSPICS            (PPS_RPB2G4R_RPB2G4R_QSPICS_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) QSPI/CS Position */
#define PPS_RPB2G4R_RPB2G4R_QD2               (PPS_RPB2G4R_RPB2G4R_QD2_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) QSPI/DATA2 Position */
#define PPS_RPB2G4R_RPB2G4R_QD1               (PPS_RPB2G4R_RPB2G4R_QD1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) QSPI/DATA1 Position */
#define PPS_RPB2G4R_RPB2G4R_QD0               (PPS_RPB2G4R_RPB2G4R_QD0_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) QSPI/DATA0 Position */
#define PPS_RPB2G4R_RPB2G4R_TSTBUS2           (PPS_RPB2G4R_RPB2G4R_TSTBUS2_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TSTBUS2 Position */
#define PPS_RPB2G4R_RPB2G4R_TSTBUS6           (PPS_RPB2G4R_RPB2G4R_TSTBUS6_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) TSTBUS6 Position */
#define PPS_RPB2G4R_RPB2G4R_AC_CMP1           (PPS_RPB2G4R_RPB2G4R_AC_CMP1_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) AC/CMP1 Position */
#define PPS_RPB2G4R_RPB2G4R_AC_CMPTOUT        (PPS_RPB2G4R_RPB2G4R_AC_CMPTOUT_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) AC/CMPTOUT Position */
#define PPS_RPB2G4R_RPB2G4R_CAN1_TX           (PPS_RPB2G4R_RPB2G4R_CAN1_TX_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) CAN1/TX Position */
#define PPS_RPB2G4R_RPB2G4R_FECTRL3           (PPS_RPB2G4R_RPB2G4R_FECTRL3_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) FECTRL3 Position */
#define PPS_RPB2G4R_RPB2G4R_FECTRL5           (PPS_RPB2G4R_RPB2G4R_FECTRL5_Val << PPS_RPB2G4R_RPB2G4R_Pos) /* (PPS_RPB2G4R) FECTRL5 Position */
#define PPS_RPB2G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB2G4R) Register Mask  */


/* -------- PPS_RPB3G1R : (PPS Offset: 0x2D8) (R/W 32)  -------- */
#define PPS_RPB3G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB3G1R)   Reset Value */

#define PPS_RPB3G1R_RPB3G1R_Pos               _UINT32_(0)                                          /* (PPS_RPB3G1R) RPB3/G1 Position */
#define PPS_RPB3G1R_RPB3G1R_Msk               (_UINT32_(0x3F) << PPS_RPB3G1R_RPB3G1R_Pos)          /* (PPS_RPB3G1R) RPB3/G1 Mask */
#define PPS_RPB3G1R_RPB3G1R(value)            (PPS_RPB3G1R_RPB3G1R_Msk & (_UINT32_(value) << PPS_RPB3G1R_RPB3G1R_Pos)) /* Assignment of value for RPB3G1R in the PPS_RPB3G1R register */
#define   PPS_RPB3G1R_RPB3G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB3G1R) OFF  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPB3G1R) SERCOM0/PAD3  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB3G1R) SERCOM0/PAD2  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB3G1R) SERCOM1/PAD0  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB3G1R) SERCOM1/PAD2  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB3G1R) SERCOM2/PAD3  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB3G1R) SERCOM2/PAD2  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB3G1R) SERCOM3/PAD0  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPB3G1R) SERCOM3/PAD2  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPB3G1R) SERCOM4/PAD3  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB3G1R) SERCOM4/PAD2  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB3G1R) SERCOM5/PAD0  */
#define   PPS_RPB3G1R_RPB3G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPB3G1R) SERCOM5/PAD2  */
#define   PPS_RPB3G1R_RPB3G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPB3G1R) TCC0/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPB3G1R) TCC0/WO4  */
#define   PPS_RPB3G1R_RPB3G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPB3G1R) TCC1/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPB3G1R) TCC1/WO4  */
#define   PPS_RPB3G1R_RPB3G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPB3G1R) TCC2/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPB3G1R) TC0/WO1  */
#define   PPS_RPB3G1R_RPB3G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPB3G1R) TC1/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPB3G1R) TC2/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB3G1R) TC3/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPB3G1R) TC4/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPB3G1R) TC5/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB3G1R) TC6/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB3G1R) TC7/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB3G1R) TC8/WO0  */
#define   PPS_RPB3G1R_RPB3G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPB3G1R) QSPI/CS  */
#define   PPS_RPB3G1R_RPB3G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPB3G1R) QSPI/DATA3  */
#define   PPS_RPB3G1R_RPB3G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPB3G1R) QSPI/DATA2  */
#define   PPS_RPB3G1R_RPB3G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPB3G1R) QSPI/DATA1  */
#define   PPS_RPB3G1R_RPB3G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB3G1R) QEI/CCMP0  */
#define   PPS_RPB3G1R_RPB3G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPB3G1R) TSTBUS0  */
#define   PPS_RPB3G1R_RPB3G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPB3G1R) TSTBUS4  */
#define   PPS_RPB3G1R_RPB3G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPB3G1R) TSTBUS8  */
#define   PPS_RPB3G1R_RPB3G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPB3G1R) FECTRL1  */
#define   PPS_RPB3G1R_RPB3G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPB3G1R) FECTRL2  */
#define   PPS_RPB3G1R_RPB3G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB3G1R) COEX/BT/STATE  */
#define PPS_RPB3G1R_RPB3G1R_OFF               (PPS_RPB3G1R_RPB3G1R_OFF_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) OFF Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM0P3           (PPS_RPB3G1R_RPB3G1R_SCOM0P3_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM0/PAD3 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM0P2           (PPS_RPB3G1R_RPB3G1R_SCOM0P2_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM0/PAD2 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM1P0           (PPS_RPB3G1R_RPB3G1R_SCOM1P0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM1/PAD0 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM1P2           (PPS_RPB3G1R_RPB3G1R_SCOM1P2_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM1/PAD2 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM2P3           (PPS_RPB3G1R_RPB3G1R_SCOM2P3_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM2/PAD3 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM2P2           (PPS_RPB3G1R_RPB3G1R_SCOM2P2_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM2/PAD2 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM3P0           (PPS_RPB3G1R_RPB3G1R_SCOM3P0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM3/PAD0 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM3P2           (PPS_RPB3G1R_RPB3G1R_SCOM3P2_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM3/PAD2 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM4P3           (PPS_RPB3G1R_RPB3G1R_SCOM4P3_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM4/PAD3 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM4P2           (PPS_RPB3G1R_RPB3G1R_SCOM4P2_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM4/PAD2 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM5P0           (PPS_RPB3G1R_RPB3G1R_SCOM5P0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM5/PAD0 Position */
#define PPS_RPB3G1R_RPB3G1R_SCOM5P2           (PPS_RPB3G1R_RPB3G1R_SCOM5P2_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) SERCOM5/PAD2 Position */
#define PPS_RPB3G1R_RPB3G1R_TCC0WO0           (PPS_RPB3G1R_RPB3G1R_TCC0WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TCC0/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TCC0WO4           (PPS_RPB3G1R_RPB3G1R_TCC0WO4_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TCC0/WO4 Position */
#define PPS_RPB3G1R_RPB3G1R_TCC1WO0           (PPS_RPB3G1R_RPB3G1R_TCC1WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TCC1/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TCC1WO4           (PPS_RPB3G1R_RPB3G1R_TCC1WO4_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TCC1/WO4 Position */
#define PPS_RPB3G1R_RPB3G1R_TCC2WO0           (PPS_RPB3G1R_RPB3G1R_TCC2WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TCC2/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TC0WO1            (PPS_RPB3G1R_RPB3G1R_TC0WO1_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC0/WO1 Position */
#define PPS_RPB3G1R_RPB3G1R_TC1WO0            (PPS_RPB3G1R_RPB3G1R_TC1WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC1/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TC2WO0            (PPS_RPB3G1R_RPB3G1R_TC2WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC2/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TC3WO0            (PPS_RPB3G1R_RPB3G1R_TC3WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC3/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TC4WO0            (PPS_RPB3G1R_RPB3G1R_TC4WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC4/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TC5WO0            (PPS_RPB3G1R_RPB3G1R_TC5WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC5/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TC6WO0            (PPS_RPB3G1R_RPB3G1R_TC6WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC6/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TC7WO0            (PPS_RPB3G1R_RPB3G1R_TC7WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC7/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_TC8WO0            (PPS_RPB3G1R_RPB3G1R_TC8WO0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TC8/WO0 Position */
#define PPS_RPB3G1R_RPB3G1R_QSPICS            (PPS_RPB3G1R_RPB3G1R_QSPICS_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) QSPI/CS Position */
#define PPS_RPB3G1R_RPB3G1R_QD3               (PPS_RPB3G1R_RPB3G1R_QD3_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) QSPI/DATA3 Position */
#define PPS_RPB3G1R_RPB3G1R_QD2               (PPS_RPB3G1R_RPB3G1R_QD2_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) QSPI/DATA2 Position */
#define PPS_RPB3G1R_RPB3G1R_QD1               (PPS_RPB3G1R_RPB3G1R_QD1_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) QSPI/DATA1 Position */
#define PPS_RPB3G1R_RPB3G1R_QEICCMP0          (PPS_RPB3G1R_RPB3G1R_QEICCMP0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) QEI/CCMP0 Position */
#define PPS_RPB3G1R_RPB3G1R_TSTBUS0           (PPS_RPB3G1R_RPB3G1R_TSTBUS0_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TSTBUS0 Position */
#define PPS_RPB3G1R_RPB3G1R_TSTBUS4           (PPS_RPB3G1R_RPB3G1R_TSTBUS4_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TSTBUS4 Position */
#define PPS_RPB3G1R_RPB3G1R_TSTBUS8           (PPS_RPB3G1R_RPB3G1R_TSTBUS8_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) TSTBUS8 Position */
#define PPS_RPB3G1R_RPB3G1R_FECTRL1           (PPS_RPB3G1R_RPB3G1R_FECTRL1_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) FECTRL1 Position */
#define PPS_RPB3G1R_RPB3G1R_FECTRL2           (PPS_RPB3G1R_RPB3G1R_FECTRL2_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) FECTRL2 Position */
#define PPS_RPB3G1R_RPB3G1R_COEX_BT_STATE     (PPS_RPB3G1R_RPB3G1R_COEX_BT_STATE_Val << PPS_RPB3G1R_RPB3G1R_Pos) /* (PPS_RPB3G1R) COEX/BT/STATE Position */
#define PPS_RPB3G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB3G1R) Register Mask  */


/* -------- PPS_RPB3G3R : (PPS Offset: 0x2DC) (R/W 32)  -------- */
#define PPS_RPB3G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB3G3R)   Reset Value */

#define PPS_RPB3G3R_RPB3G3R_Pos               _UINT32_(0)                                          /* (PPS_RPB3G3R) RPB3/G3 Position */
#define PPS_RPB3G3R_RPB3G3R_Msk               (_UINT32_(0x3F) << PPS_RPB3G3R_RPB3G3R_Pos)          /* (PPS_RPB3G3R) RPB3/G3 Mask */
#define PPS_RPB3G3R_RPB3G3R(value)            (PPS_RPB3G3R_RPB3G3R_Msk & (_UINT32_(value) << PPS_RPB3G3R_RPB3G3R_Pos)) /* Assignment of value for RPB3G3R in the PPS_RPB3G3R register */
#define   PPS_RPB3G3R_RPB3G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB3G3R) OFF  */
#define   PPS_RPB3G3R_RPB3G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB3G3R) CCL/OUT0  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB3G3R) SERCOM0/PAD0  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB3G3R) SERCOM0/PAD3  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB3G3R) SERCOM1/PAD2  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB3G3R) SERCOM1/PAD0  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPB3G3R) SERCOM1/PAD3  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB3G3R) SERCOM2/PAD0  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB3G3R) SERCOM2/PAD3  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB3G3R) SERCOM3/PAD2  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPB3G3R) SERCOM3/PAD0  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPB3G3R) SERCOM3/PAD3  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB3G3R) SERCOM4/PAD0  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB3G3R) SERCOM4/PAD3  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB3G3R) SERCOM5/PAD2  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPB3G3R) SERCOM5/PAD0  */
#define   PPS_RPB3G3R_RPB3G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPB3G3R) SERCOM5/PAD3  */
#define   PPS_RPB3G3R_RPB3G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPB3G3R) TCC0/WO2  */
#define   PPS_RPB3G3R_RPB3G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPB3G3R) TCC0/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPB3G3R) TCC0/WO4  */
#define   PPS_RPB3G3R_RPB3G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPB3G3R) TCC1/WO2  */
#define   PPS_RPB3G3R_RPB3G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPB3G3R) TCC1/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPB3G3R) TCC1/WO4  */
#define   PPS_RPB3G3R_RPB3G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPB3G3R) TCC2/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB3G3R) TC0/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB3G3R) TC1/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB3G3R) TC2/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPB3G3R) TC3/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPB3G3R) TC4/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB3G3R) TC5/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPB3G3R) TC6/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPB3G3R) TC7/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPB3G3R) TC8/WO0  */
#define   PPS_RPB3G3R_RPB3G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPB3G3R) TC9/WO1  */
#define   PPS_RPB3G3R_RPB3G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB3G3R) QSPI/CS  */
#define   PPS_RPB3G3R_RPB3G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPB3G3R) QSPI/DATA1  */
#define   PPS_RPB3G3R_RPB3G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPB3G3R) QSPI/DATA0  */
#define   PPS_RPB3G3R_RPB3G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPB3G3R) QSPI/DATA3  */
#define   PPS_RPB3G3R_RPB3G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPB3G3R) TSTBUS1  */
#define   PPS_RPB3G3R_RPB3G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPB3G3R) TSTBUS10  */
#define   PPS_RPB3G3R_RPB3G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPB3G3R) AC/CMP0  */
#define   PPS_RPB3G3R_RPB3G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPB3G3R) AC/CMPTRDY  */
#define   PPS_RPB3G3R_RPB3G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPB3G3R) FECTRL4  */
#define PPS_RPB3G3R_RPB3G3R_OFF               (PPS_RPB3G3R_RPB3G3R_OFF_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) OFF Position */
#define PPS_RPB3G3R_RPB3G3R_CCLO0             (PPS_RPB3G3R_RPB3G3R_CCLO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) CCL/OUT0 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM0P0           (PPS_RPB3G3R_RPB3G3R_SCOM0P0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM0/PAD0 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM0P3           (PPS_RPB3G3R_RPB3G3R_SCOM0P3_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM0/PAD3 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM1P2           (PPS_RPB3G3R_RPB3G3R_SCOM1P2_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM1/PAD2 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM1P0           (PPS_RPB3G3R_RPB3G3R_SCOM1P0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM1/PAD0 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM1P3           (PPS_RPB3G3R_RPB3G3R_SCOM1P3_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM1/PAD3 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM2P0           (PPS_RPB3G3R_RPB3G3R_SCOM2P0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM2/PAD0 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM2P3           (PPS_RPB3G3R_RPB3G3R_SCOM2P3_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM2/PAD3 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM3P2           (PPS_RPB3G3R_RPB3G3R_SCOM3P2_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM3/PAD2 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM3P0           (PPS_RPB3G3R_RPB3G3R_SCOM3P0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM3/PAD0 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM3P3           (PPS_RPB3G3R_RPB3G3R_SCOM3P3_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM3/PAD3 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM4P0           (PPS_RPB3G3R_RPB3G3R_SCOM4P0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM4/PAD0 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM4P3           (PPS_RPB3G3R_RPB3G3R_SCOM4P3_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM4/PAD3 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM5P2           (PPS_RPB3G3R_RPB3G3R_SCOM5P2_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM5/PAD2 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM5P0           (PPS_RPB3G3R_RPB3G3R_SCOM5P0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM5/PAD0 Position */
#define PPS_RPB3G3R_RPB3G3R_SCOM5P3           (PPS_RPB3G3R_RPB3G3R_SCOM5P3_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) SERCOM5/PAD3 Position */
#define PPS_RPB3G3R_RPB3G3R_TCC0WO2           (PPS_RPB3G3R_RPB3G3R_TCC0WO2_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TCC0/WO2 Position */
#define PPS_RPB3G3R_RPB3G3R_TCC0WO0           (PPS_RPB3G3R_RPB3G3R_TCC0WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TCC0/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TCC0WO4           (PPS_RPB3G3R_RPB3G3R_TCC0WO4_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TCC0/WO4 Position */
#define PPS_RPB3G3R_RPB3G3R_TCC1WO2           (PPS_RPB3G3R_RPB3G3R_TCC1WO2_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TCC1/WO2 Position */
#define PPS_RPB3G3R_RPB3G3R_TCC1WO0           (PPS_RPB3G3R_RPB3G3R_TCC1WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TCC1/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TCC1WO4           (PPS_RPB3G3R_RPB3G3R_TCC1WO4_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TCC1/WO4 Position */
#define PPS_RPB3G3R_RPB3G3R_TCC2WO0           (PPS_RPB3G3R_RPB3G3R_TCC2WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TCC2/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC0WO0            (PPS_RPB3G3R_RPB3G3R_TC0WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC0/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC1WO0            (PPS_RPB3G3R_RPB3G3R_TC1WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC1/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC2WO0            (PPS_RPB3G3R_RPB3G3R_TC2WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC2/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC3WO0            (PPS_RPB3G3R_RPB3G3R_TC3WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC3/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC4WO0            (PPS_RPB3G3R_RPB3G3R_TC4WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC4/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC5WO0            (PPS_RPB3G3R_RPB3G3R_TC5WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC5/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC6WO0            (PPS_RPB3G3R_RPB3G3R_TC6WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC6/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC7WO0            (PPS_RPB3G3R_RPB3G3R_TC7WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC7/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC8WO0            (PPS_RPB3G3R_RPB3G3R_TC8WO0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC8/WO0 Position */
#define PPS_RPB3G3R_RPB3G3R_TC9WO1            (PPS_RPB3G3R_RPB3G3R_TC9WO1_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TC9/WO1 Position */
#define PPS_RPB3G3R_RPB3G3R_QSPICS            (PPS_RPB3G3R_RPB3G3R_QSPICS_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) QSPI/CS Position */
#define PPS_RPB3G3R_RPB3G3R_QD1               (PPS_RPB3G3R_RPB3G3R_QD1_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) QSPI/DATA1 Position */
#define PPS_RPB3G3R_RPB3G3R_QD0               (PPS_RPB3G3R_RPB3G3R_QD0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) QSPI/DATA0 Position */
#define PPS_RPB3G3R_RPB3G3R_QD3               (PPS_RPB3G3R_RPB3G3R_QD3_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) QSPI/DATA3 Position */
#define PPS_RPB3G3R_RPB3G3R_TSTBUS1           (PPS_RPB3G3R_RPB3G3R_TSTBUS1_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TSTBUS1 Position */
#define PPS_RPB3G3R_RPB3G3R_TSTBUS10          (PPS_RPB3G3R_RPB3G3R_TSTBUS10_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) TSTBUS10 Position */
#define PPS_RPB3G3R_RPB3G3R_AC_CMP0           (PPS_RPB3G3R_RPB3G3R_AC_CMP0_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) AC/CMP0 Position */
#define PPS_RPB3G3R_RPB3G3R_AC_CMPTRDY        (PPS_RPB3G3R_RPB3G3R_AC_CMPTRDY_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) AC/CMPTRDY Position */
#define PPS_RPB3G3R_RPB3G3R_FECTRL4           (PPS_RPB3G3R_RPB3G3R_FECTRL4_Val << PPS_RPB3G3R_RPB3G3R_Pos) /* (PPS_RPB3G3R) FECTRL4 Position */
#define PPS_RPB3G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB3G3R) Register Mask  */


/* -------- PPS_RPB3G4R : (PPS Offset: 0x2E0) (R/W 32)  -------- */
#define PPS_RPB3G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB3G4R)   Reset Value */

#define PPS_RPB3G4R_RPB3G4R_Pos               _UINT32_(0)                                          /* (PPS_RPB3G4R) RPB3/G4 Position */
#define PPS_RPB3G4R_RPB3G4R_Msk               (_UINT32_(0x3F) << PPS_RPB3G4R_RPB3G4R_Pos)          /* (PPS_RPB3G4R) RPB3/G4 Mask */
#define PPS_RPB3G4R_RPB3G4R(value)            (PPS_RPB3G4R_RPB3G4R_Msk & (_UINT32_(value) << PPS_RPB3G4R_RPB3G4R_Pos)) /* Assignment of value for RPB3G4R in the PPS_RPB3G4R register */
#define   PPS_RPB3G4R_RPB3G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB3G4R) OFF  */
#define   PPS_RPB3G4R_RPB3G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB3G4R) CCL/OUT1  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB3G4R) SERCOM0/PAD2  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB3G4R) SERCOM0/PAD0  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPB3G4R) SERCOM1/PAD3  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB3G4R) SERCOM1/PAD0  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB3G4R) SERCOM2/PAD2  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB3G4R) SERCOM2/PAD0  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB3G4R) SERCOM3/PAD3  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPB3G4R) SERCOM3/PAD0  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB3G4R) SERCOM4/PAD2  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB3G4R) SERCOM4/PAD0  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPB3G4R) SERCOM5/PAD3  */
#define   PPS_RPB3G4R_RPB3G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPB3G4R) SERCOM5/PAD0  */
#define   PPS_RPB3G4R_RPB3G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPB3G4R) TCC0/WO3  */
#define   PPS_RPB3G4R_RPB3G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPB3G4R) TCC0/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPB3G4R) TCC0/WO5  */
#define   PPS_RPB3G4R_RPB3G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPB3G4R) TCC1/WO3  */
#define   PPS_RPB3G4R_RPB3G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPB3G4R) TCC1/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPB3G4R) TCC1/WO5  */
#define   PPS_RPB3G4R_RPB3G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB3G4R) TCC2/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB3G4R) TC0/WO0  */
#define   PPS_RPB3G4R_RPB3G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPB3G4R) TC1/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPB3G4R) TC2/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB3G4R) TC3/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB3G4R) TC4/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB3G4R) TC5/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB3G4R) TC6/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB3G4R) TC7/WO1  */
#define   PPS_RPB3G4R_RPB3G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB3G4R) TC9/WO0  */
#define   PPS_RPB3G4R_RPB3G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPB3G4R) QSPI/CS  */
#define   PPS_RPB3G4R_RPB3G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPB3G4R) QSPI/DATA2  */
#define   PPS_RPB3G4R_RPB3G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPB3G4R) QSPI/DATA1  */
#define   PPS_RPB3G4R_RPB3G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPB3G4R) QSPI/DATA0  */
#define   PPS_RPB3G4R_RPB3G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPB3G4R) TSTBUS2  */
#define   PPS_RPB3G4R_RPB3G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPB3G4R) TSTBUS6  */
#define   PPS_RPB3G4R_RPB3G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPB3G4R) AC/CMP1  */
#define   PPS_RPB3G4R_RPB3G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPB3G4R) AC/CMPTOUT  */
#define   PPS_RPB3G4R_RPB3G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPB3G4R) CAN1/TX  */
#define   PPS_RPB3G4R_RPB3G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPB3G4R) FECTRL3  */
#define   PPS_RPB3G4R_RPB3G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPB3G4R) FECTRL5  */
#define PPS_RPB3G4R_RPB3G4R_OFF               (PPS_RPB3G4R_RPB3G4R_OFF_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) OFF Position */
#define PPS_RPB3G4R_RPB3G4R_CCLO1             (PPS_RPB3G4R_RPB3G4R_CCLO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) CCL/OUT1 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM0P2           (PPS_RPB3G4R_RPB3G4R_SCOM0P2_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM0/PAD2 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM0P0           (PPS_RPB3G4R_RPB3G4R_SCOM0P0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM0/PAD0 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM1P3           (PPS_RPB3G4R_RPB3G4R_SCOM1P3_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM1/PAD3 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM1P0           (PPS_RPB3G4R_RPB3G4R_SCOM1P0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM1/PAD0 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM2P2           (PPS_RPB3G4R_RPB3G4R_SCOM2P2_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM2/PAD2 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM2P0           (PPS_RPB3G4R_RPB3G4R_SCOM2P0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM2/PAD0 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM3P3           (PPS_RPB3G4R_RPB3G4R_SCOM3P3_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM3/PAD3 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM3P0           (PPS_RPB3G4R_RPB3G4R_SCOM3P0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM3/PAD0 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM4P2           (PPS_RPB3G4R_RPB3G4R_SCOM4P2_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM4/PAD2 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM4P0           (PPS_RPB3G4R_RPB3G4R_SCOM4P0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM4/PAD0 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM5P3           (PPS_RPB3G4R_RPB3G4R_SCOM5P3_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM5/PAD3 Position */
#define PPS_RPB3G4R_RPB3G4R_SCOM5P0           (PPS_RPB3G4R_RPB3G4R_SCOM5P0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) SERCOM5/PAD0 Position */
#define PPS_RPB3G4R_RPB3G4R_TCC0WO3           (PPS_RPB3G4R_RPB3G4R_TCC0WO3_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TCC0/WO3 Position */
#define PPS_RPB3G4R_RPB3G4R_TCC0WO1           (PPS_RPB3G4R_RPB3G4R_TCC0WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TCC0/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TCC0WO5           (PPS_RPB3G4R_RPB3G4R_TCC0WO5_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TCC0/WO5 Position */
#define PPS_RPB3G4R_RPB3G4R_TCC1WO3           (PPS_RPB3G4R_RPB3G4R_TCC1WO3_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TCC1/WO3 Position */
#define PPS_RPB3G4R_RPB3G4R_TCC1WO1           (PPS_RPB3G4R_RPB3G4R_TCC1WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TCC1/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TCC1WO5           (PPS_RPB3G4R_RPB3G4R_TCC1WO5_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TCC1/WO5 Position */
#define PPS_RPB3G4R_RPB3G4R_TCC2WO1           (PPS_RPB3G4R_RPB3G4R_TCC2WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TCC2/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TC0WO0            (PPS_RPB3G4R_RPB3G4R_TC0WO0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC0/WO0 Position */
#define PPS_RPB3G4R_RPB3G4R_TC1WO1            (PPS_RPB3G4R_RPB3G4R_TC1WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC1/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TC2WO1            (PPS_RPB3G4R_RPB3G4R_TC2WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC2/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TC3WO1            (PPS_RPB3G4R_RPB3G4R_TC3WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC3/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TC4WO1            (PPS_RPB3G4R_RPB3G4R_TC4WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC4/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TC5WO1            (PPS_RPB3G4R_RPB3G4R_TC5WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC5/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TC6WO1            (PPS_RPB3G4R_RPB3G4R_TC6WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC6/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TC7WO1            (PPS_RPB3G4R_RPB3G4R_TC7WO1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC7/WO1 Position */
#define PPS_RPB3G4R_RPB3G4R_TC9WO0            (PPS_RPB3G4R_RPB3G4R_TC9WO0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TC9/WO0 Position */
#define PPS_RPB3G4R_RPB3G4R_QSPICS            (PPS_RPB3G4R_RPB3G4R_QSPICS_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) QSPI/CS Position */
#define PPS_RPB3G4R_RPB3G4R_QD2               (PPS_RPB3G4R_RPB3G4R_QD2_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) QSPI/DATA2 Position */
#define PPS_RPB3G4R_RPB3G4R_QD1               (PPS_RPB3G4R_RPB3G4R_QD1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) QSPI/DATA1 Position */
#define PPS_RPB3G4R_RPB3G4R_QD0               (PPS_RPB3G4R_RPB3G4R_QD0_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) QSPI/DATA0 Position */
#define PPS_RPB3G4R_RPB3G4R_TSTBUS2           (PPS_RPB3G4R_RPB3G4R_TSTBUS2_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TSTBUS2 Position */
#define PPS_RPB3G4R_RPB3G4R_TSTBUS6           (PPS_RPB3G4R_RPB3G4R_TSTBUS6_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) TSTBUS6 Position */
#define PPS_RPB3G4R_RPB3G4R_AC_CMP1           (PPS_RPB3G4R_RPB3G4R_AC_CMP1_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) AC/CMP1 Position */
#define PPS_RPB3G4R_RPB3G4R_AC_CMPTOUT        (PPS_RPB3G4R_RPB3G4R_AC_CMPTOUT_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) AC/CMPTOUT Position */
#define PPS_RPB3G4R_RPB3G4R_CAN1_TX           (PPS_RPB3G4R_RPB3G4R_CAN1_TX_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) CAN1/TX Position */
#define PPS_RPB3G4R_RPB3G4R_FECTRL3           (PPS_RPB3G4R_RPB3G4R_FECTRL3_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) FECTRL3 Position */
#define PPS_RPB3G4R_RPB3G4R_FECTRL5           (PPS_RPB3G4R_RPB3G4R_FECTRL5_Val << PPS_RPB3G4R_RPB3G4R_Pos) /* (PPS_RPB3G4R) FECTRL5 Position */
#define PPS_RPB3G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB3G4R) Register Mask  */


/* -------- PPS_RPB4G1R : (PPS Offset: 0x2E4) (R/W 32)  -------- */
#define PPS_RPB4G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB4G1R)   Reset Value */

#define PPS_RPB4G1R_RPB4G1R_Pos               _UINT32_(0)                                          /* (PPS_RPB4G1R) RPB4/G1 Position */
#define PPS_RPB4G1R_RPB4G1R_Msk               (_UINT32_(0x3F) << PPS_RPB4G1R_RPB4G1R_Pos)          /* (PPS_RPB4G1R) RPB4/G1 Mask */
#define PPS_RPB4G1R_RPB4G1R(value)            (PPS_RPB4G1R_RPB4G1R_Msk & (_UINT32_(value) << PPS_RPB4G1R_RPB4G1R_Pos)) /* Assignment of value for RPB4G1R in the PPS_RPB4G1R register */
#define   PPS_RPB4G1R_RPB4G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB4G1R) OFF  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPB4G1R) SERCOM0/PAD3  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB4G1R) SERCOM0/PAD2  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB4G1R) SERCOM1/PAD0  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB4G1R) SERCOM1/PAD2  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB4G1R) SERCOM2/PAD3  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB4G1R) SERCOM2/PAD2  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB4G1R) SERCOM3/PAD0  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPB4G1R) SERCOM3/PAD2  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPB4G1R) SERCOM4/PAD3  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB4G1R) SERCOM4/PAD2  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB4G1R) SERCOM5/PAD0  */
#define   PPS_RPB4G1R_RPB4G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPB4G1R) SERCOM5/PAD2  */
#define   PPS_RPB4G1R_RPB4G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPB4G1R) TCC0/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPB4G1R) TCC0/WO4  */
#define   PPS_RPB4G1R_RPB4G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPB4G1R) TCC1/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPB4G1R) TCC1/WO4  */
#define   PPS_RPB4G1R_RPB4G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPB4G1R) TCC2/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPB4G1R) TC0/WO1  */
#define   PPS_RPB4G1R_RPB4G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPB4G1R) TC1/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPB4G1R) TC2/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB4G1R) TC3/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPB4G1R) TC4/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPB4G1R) TC5/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB4G1R) TC6/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB4G1R) TC7/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB4G1R) TC8/WO0  */
#define   PPS_RPB4G1R_RPB4G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPB4G1R) QSPI/CS  */
#define   PPS_RPB4G1R_RPB4G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPB4G1R) QSPI/DATA3  */
#define   PPS_RPB4G1R_RPB4G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPB4G1R) QSPI/DATA2  */
#define   PPS_RPB4G1R_RPB4G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPB4G1R) QSPI/DATA1  */
#define   PPS_RPB4G1R_RPB4G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB4G1R) QEI/CCMP0  */
#define   PPS_RPB4G1R_RPB4G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPB4G1R) TSTBUS0  */
#define   PPS_RPB4G1R_RPB4G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPB4G1R) TSTBUS4  */
#define   PPS_RPB4G1R_RPB4G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPB4G1R) TSTBUS8  */
#define   PPS_RPB4G1R_RPB4G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPB4G1R) FECTRL1  */
#define   PPS_RPB4G1R_RPB4G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPB4G1R) FECTRL2  */
#define   PPS_RPB4G1R_RPB4G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB4G1R) COEX/BT/STATE  */
#define PPS_RPB4G1R_RPB4G1R_OFF               (PPS_RPB4G1R_RPB4G1R_OFF_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) OFF Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM0P3           (PPS_RPB4G1R_RPB4G1R_SCOM0P3_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM0/PAD3 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM0P2           (PPS_RPB4G1R_RPB4G1R_SCOM0P2_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM0/PAD2 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM1P0           (PPS_RPB4G1R_RPB4G1R_SCOM1P0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM1/PAD0 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM1P2           (PPS_RPB4G1R_RPB4G1R_SCOM1P2_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM1/PAD2 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM2P3           (PPS_RPB4G1R_RPB4G1R_SCOM2P3_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM2/PAD3 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM2P2           (PPS_RPB4G1R_RPB4G1R_SCOM2P2_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM2/PAD2 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM3P0           (PPS_RPB4G1R_RPB4G1R_SCOM3P0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM3/PAD0 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM3P2           (PPS_RPB4G1R_RPB4G1R_SCOM3P2_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM3/PAD2 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM4P3           (PPS_RPB4G1R_RPB4G1R_SCOM4P3_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM4/PAD3 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM4P2           (PPS_RPB4G1R_RPB4G1R_SCOM4P2_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM4/PAD2 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM5P0           (PPS_RPB4G1R_RPB4G1R_SCOM5P0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM5/PAD0 Position */
#define PPS_RPB4G1R_RPB4G1R_SCOM5P2           (PPS_RPB4G1R_RPB4G1R_SCOM5P2_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) SERCOM5/PAD2 Position */
#define PPS_RPB4G1R_RPB4G1R_TCC0WO0           (PPS_RPB4G1R_RPB4G1R_TCC0WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TCC0/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TCC0WO4           (PPS_RPB4G1R_RPB4G1R_TCC0WO4_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TCC0/WO4 Position */
#define PPS_RPB4G1R_RPB4G1R_TCC1WO0           (PPS_RPB4G1R_RPB4G1R_TCC1WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TCC1/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TCC1WO4           (PPS_RPB4G1R_RPB4G1R_TCC1WO4_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TCC1/WO4 Position */
#define PPS_RPB4G1R_RPB4G1R_TCC2WO0           (PPS_RPB4G1R_RPB4G1R_TCC2WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TCC2/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TC0WO1            (PPS_RPB4G1R_RPB4G1R_TC0WO1_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC0/WO1 Position */
#define PPS_RPB4G1R_RPB4G1R_TC1WO0            (PPS_RPB4G1R_RPB4G1R_TC1WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC1/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TC2WO0            (PPS_RPB4G1R_RPB4G1R_TC2WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC2/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TC3WO0            (PPS_RPB4G1R_RPB4G1R_TC3WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC3/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TC4WO0            (PPS_RPB4G1R_RPB4G1R_TC4WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC4/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TC5WO0            (PPS_RPB4G1R_RPB4G1R_TC5WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC5/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TC6WO0            (PPS_RPB4G1R_RPB4G1R_TC6WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC6/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TC7WO0            (PPS_RPB4G1R_RPB4G1R_TC7WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC7/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_TC8WO0            (PPS_RPB4G1R_RPB4G1R_TC8WO0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TC8/WO0 Position */
#define PPS_RPB4G1R_RPB4G1R_QSPICS            (PPS_RPB4G1R_RPB4G1R_QSPICS_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) QSPI/CS Position */
#define PPS_RPB4G1R_RPB4G1R_QD3               (PPS_RPB4G1R_RPB4G1R_QD3_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) QSPI/DATA3 Position */
#define PPS_RPB4G1R_RPB4G1R_QD2               (PPS_RPB4G1R_RPB4G1R_QD2_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) QSPI/DATA2 Position */
#define PPS_RPB4G1R_RPB4G1R_QD1               (PPS_RPB4G1R_RPB4G1R_QD1_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) QSPI/DATA1 Position */
#define PPS_RPB4G1R_RPB4G1R_QEICCMP0          (PPS_RPB4G1R_RPB4G1R_QEICCMP0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) QEI/CCMP0 Position */
#define PPS_RPB4G1R_RPB4G1R_TSTBUS0           (PPS_RPB4G1R_RPB4G1R_TSTBUS0_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TSTBUS0 Position */
#define PPS_RPB4G1R_RPB4G1R_TSTBUS4           (PPS_RPB4G1R_RPB4G1R_TSTBUS4_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TSTBUS4 Position */
#define PPS_RPB4G1R_RPB4G1R_TSTBUS8           (PPS_RPB4G1R_RPB4G1R_TSTBUS8_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) TSTBUS8 Position */
#define PPS_RPB4G1R_RPB4G1R_FECTRL1           (PPS_RPB4G1R_RPB4G1R_FECTRL1_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) FECTRL1 Position */
#define PPS_RPB4G1R_RPB4G1R_FECTRL2           (PPS_RPB4G1R_RPB4G1R_FECTRL2_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) FECTRL2 Position */
#define PPS_RPB4G1R_RPB4G1R_COEX_BT_STATE     (PPS_RPB4G1R_RPB4G1R_COEX_BT_STATE_Val << PPS_RPB4G1R_RPB4G1R_Pos) /* (PPS_RPB4G1R) COEX/BT/STATE Position */
#define PPS_RPB4G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB4G1R) Register Mask  */


/* -------- PPS_RPB4G2R : (PPS Offset: 0x2E8) (R/W 32)  -------- */
#define PPS_RPB4G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB4G2R)   Reset Value */

#define PPS_RPB4G2R_RPB4G2R_Pos               _UINT32_(0)                                          /* (PPS_RPB4G2R) RPB4/G2 Position */
#define PPS_RPB4G2R_RPB4G2R_Msk               (_UINT32_(0x3F) << PPS_RPB4G2R_RPB4G2R_Pos)          /* (PPS_RPB4G2R) RPB4/G2 Mask */
#define PPS_RPB4G2R_RPB4G2R(value)            (PPS_RPB4G2R_RPB4G2R_Msk & (_UINT32_(value) << PPS_RPB4G2R_RPB4G2R_Pos)) /* Assignment of value for RPB4G2R in the PPS_RPB4G2R register */
#define   PPS_RPB4G2R_RPB4G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB4G2R) OFF  */
#define   PPS_RPB4G2R_RPB4G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB4G2R) CCL/OUT1  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB4G2R) SERCOM0/PAD0  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB4G2R) SERCOM0/PAD3  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB4G2R) SERCOM0/PAD2  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB4G2R) SERCOM1/PAD3  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB4G2R) SERCOM1/PAD2  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB4G2R) SERCOM2/PAD0  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB4G2R) SERCOM2/PAD3  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB4G2R) SERCOM2/PAD2  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPB4G2R) SERCOM3/PAD3  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPB4G2R) SERCOM3/PAD2  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB4G2R) SERCOM4/PAD0  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB4G2R) SERCOM4/PAD3  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB4G2R) SERCOM4/PAD2  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPB4G2R) SERCOM5/PAD3  */
#define   PPS_RPB4G2R_RPB4G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPB4G2R) SERCOM5/PAD2  */
#define   PPS_RPB4G2R_RPB4G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPB4G2R) TCC0/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPB4G2R) TCC0/WO5  */
#define   PPS_RPB4G2R_RPB4G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPB4G2R) TCC0/WO3  */
#define   PPS_RPB4G2R_RPB4G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB4G2R) TCC1/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPB4G2R) TCC1/WO5  */
#define   PPS_RPB4G2R_RPB4G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPB4G2R) TCC1/WO3  */
#define   PPS_RPB4G2R_RPB4G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPB4G2R) TCC2/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB4G2R) TC0/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB4G2R) TC1/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB4G2R) TC2/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB4G2R) TC3/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB4G2R) TC4/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPB4G2R) TC5/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPB4G2R) TC6/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPB4G2R) TC7/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPB4G2R) TC8/WO1  */
#define   PPS_RPB4G2R_RPB4G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPB4G2R) TC9/WO0  */
#define   PPS_RPB4G2R_RPB4G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB4G2R) QSPI/CS  */
#define   PPS_RPB4G2R_RPB4G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPB4G2R) QSPI/DATA0  */
#define   PPS_RPB4G2R_RPB4G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPB4G2R) QSPI/DATA3  */
#define   PPS_RPB4G2R_RPB4G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPB4G2R) QSPI/DATA2  */
#define   PPS_RPB4G2R_RPB4G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPB4G2R) TSTBUS5  */
#define   PPS_RPB4G2R_RPB4G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPB4G2R) TSTBUS9  */
#define   PPS_RPB4G2R_RPB4G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPB4G2R) FECTRL0  */
#define   PPS_RPB4G2R_RPB4G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB4G2R) COEX/RF/ACT  */
#define PPS_RPB4G2R_RPB4G2R_OFF               (PPS_RPB4G2R_RPB4G2R_OFF_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) OFF Position */
#define PPS_RPB4G2R_RPB4G2R_CCLO1             (PPS_RPB4G2R_RPB4G2R_CCLO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) CCL/OUT1 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM0P0           (PPS_RPB4G2R_RPB4G2R_SCOM0P0_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM0/PAD0 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM0P3           (PPS_RPB4G2R_RPB4G2R_SCOM0P3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM0/PAD3 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM0P2           (PPS_RPB4G2R_RPB4G2R_SCOM0P2_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM0/PAD2 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM1P3           (PPS_RPB4G2R_RPB4G2R_SCOM1P3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM1/PAD3 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM1P2           (PPS_RPB4G2R_RPB4G2R_SCOM1P2_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM1/PAD2 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM2P0           (PPS_RPB4G2R_RPB4G2R_SCOM2P0_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM2/PAD0 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM2P3           (PPS_RPB4G2R_RPB4G2R_SCOM2P3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM2/PAD3 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM2P2           (PPS_RPB4G2R_RPB4G2R_SCOM2P2_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM2/PAD2 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM3P3           (PPS_RPB4G2R_RPB4G2R_SCOM3P3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM3/PAD3 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM3P2           (PPS_RPB4G2R_RPB4G2R_SCOM3P2_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM3/PAD2 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM4P0           (PPS_RPB4G2R_RPB4G2R_SCOM4P0_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM4/PAD0 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM4P3           (PPS_RPB4G2R_RPB4G2R_SCOM4P3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM4/PAD3 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM4P2           (PPS_RPB4G2R_RPB4G2R_SCOM4P2_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM4/PAD2 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM5P3           (PPS_RPB4G2R_RPB4G2R_SCOM5P3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM5/PAD3 Position */
#define PPS_RPB4G2R_RPB4G2R_SCOM5P2           (PPS_RPB4G2R_RPB4G2R_SCOM5P2_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) SERCOM5/PAD2 Position */
#define PPS_RPB4G2R_RPB4G2R_TCC0WO1           (PPS_RPB4G2R_RPB4G2R_TCC0WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TCC0/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TCC0WO5           (PPS_RPB4G2R_RPB4G2R_TCC0WO5_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TCC0/WO5 Position */
#define PPS_RPB4G2R_RPB4G2R_TCC0WO3           (PPS_RPB4G2R_RPB4G2R_TCC0WO3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TCC0/WO3 Position */
#define PPS_RPB4G2R_RPB4G2R_TCC1WO1           (PPS_RPB4G2R_RPB4G2R_TCC1WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TCC1/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TCC1WO5           (PPS_RPB4G2R_RPB4G2R_TCC1WO5_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TCC1/WO5 Position */
#define PPS_RPB4G2R_RPB4G2R_TCC1WO3           (PPS_RPB4G2R_RPB4G2R_TCC1WO3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TCC1/WO3 Position */
#define PPS_RPB4G2R_RPB4G2R_TCC2WO1           (PPS_RPB4G2R_RPB4G2R_TCC2WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TCC2/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC0WO1            (PPS_RPB4G2R_RPB4G2R_TC0WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC0/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC1WO1            (PPS_RPB4G2R_RPB4G2R_TC1WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC1/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC2WO1            (PPS_RPB4G2R_RPB4G2R_TC2WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC2/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC3WO1            (PPS_RPB4G2R_RPB4G2R_TC3WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC3/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC4WO1            (PPS_RPB4G2R_RPB4G2R_TC4WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC4/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC5WO1            (PPS_RPB4G2R_RPB4G2R_TC5WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC5/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC6WO1            (PPS_RPB4G2R_RPB4G2R_TC6WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC6/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC7WO1            (PPS_RPB4G2R_RPB4G2R_TC7WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC7/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC8WO1            (PPS_RPB4G2R_RPB4G2R_TC8WO1_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC8/WO1 Position */
#define PPS_RPB4G2R_RPB4G2R_TC9WO0            (PPS_RPB4G2R_RPB4G2R_TC9WO0_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TC9/WO0 Position */
#define PPS_RPB4G2R_RPB4G2R_QSPICS            (PPS_RPB4G2R_RPB4G2R_QSPICS_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) QSPI/CS Position */
#define PPS_RPB4G2R_RPB4G2R_QD0               (PPS_RPB4G2R_RPB4G2R_QD0_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) QSPI/DATA0 Position */
#define PPS_RPB4G2R_RPB4G2R_QD3               (PPS_RPB4G2R_RPB4G2R_QD3_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) QSPI/DATA3 Position */
#define PPS_RPB4G2R_RPB4G2R_QD2               (PPS_RPB4G2R_RPB4G2R_QD2_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) QSPI/DATA2 Position */
#define PPS_RPB4G2R_RPB4G2R_TSTBUS5           (PPS_RPB4G2R_RPB4G2R_TSTBUS5_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TSTBUS5 Position */
#define PPS_RPB4G2R_RPB4G2R_TSTBUS9           (PPS_RPB4G2R_RPB4G2R_TSTBUS9_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) TSTBUS9 Position */
#define PPS_RPB4G2R_RPB4G2R_FECTRL0           (PPS_RPB4G2R_RPB4G2R_FECTRL0_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) FECTRL0 Position */
#define PPS_RPB4G2R_RPB4G2R_COEX_RF_ACT       (PPS_RPB4G2R_RPB4G2R_COEX_RF_ACT_Val << PPS_RPB4G2R_RPB4G2R_Pos) /* (PPS_RPB4G2R) COEX/RF/ACT Position */
#define PPS_RPB4G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB4G2R) Register Mask  */


/* -------- PPS_RPB4G4R : (PPS Offset: 0x2EC) (R/W 32)  -------- */
#define PPS_RPB4G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB4G4R)   Reset Value */

#define PPS_RPB4G4R_RPB4G4R_Pos               _UINT32_(0)                                          /* (PPS_RPB4G4R) RPB4/G4 Position */
#define PPS_RPB4G4R_RPB4G4R_Msk               (_UINT32_(0x3F) << PPS_RPB4G4R_RPB4G4R_Pos)          /* (PPS_RPB4G4R) RPB4/G4 Mask */
#define PPS_RPB4G4R_RPB4G4R(value)            (PPS_RPB4G4R_RPB4G4R_Msk & (_UINT32_(value) << PPS_RPB4G4R_RPB4G4R_Pos)) /* Assignment of value for RPB4G4R in the PPS_RPB4G4R register */
#define   PPS_RPB4G4R_RPB4G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB4G4R) OFF  */
#define   PPS_RPB4G4R_RPB4G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB4G4R) CCL/OUT1  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB4G4R) SERCOM0/PAD2  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB4G4R) SERCOM0/PAD0  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPB4G4R) SERCOM1/PAD3  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB4G4R) SERCOM1/PAD0  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB4G4R) SERCOM2/PAD2  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB4G4R) SERCOM2/PAD0  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB4G4R) SERCOM3/PAD3  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPB4G4R) SERCOM3/PAD0  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB4G4R) SERCOM4/PAD2  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB4G4R) SERCOM4/PAD0  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPB4G4R) SERCOM5/PAD3  */
#define   PPS_RPB4G4R_RPB4G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPB4G4R) SERCOM5/PAD0  */
#define   PPS_RPB4G4R_RPB4G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPB4G4R) TCC0/WO3  */
#define   PPS_RPB4G4R_RPB4G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPB4G4R) TCC0/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPB4G4R) TCC0/WO5  */
#define   PPS_RPB4G4R_RPB4G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPB4G4R) TCC1/WO3  */
#define   PPS_RPB4G4R_RPB4G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPB4G4R) TCC1/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPB4G4R) TCC1/WO5  */
#define   PPS_RPB4G4R_RPB4G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB4G4R) TCC2/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB4G4R) TC0/WO0  */
#define   PPS_RPB4G4R_RPB4G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPB4G4R) TC1/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPB4G4R) TC2/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB4G4R) TC3/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB4G4R) TC4/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB4G4R) TC5/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB4G4R) TC6/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB4G4R) TC7/WO1  */
#define   PPS_RPB4G4R_RPB4G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB4G4R) TC9/WO0  */
#define   PPS_RPB4G4R_RPB4G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPB4G4R) QSPI/CS  */
#define   PPS_RPB4G4R_RPB4G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPB4G4R) QSPI/DATA2  */
#define   PPS_RPB4G4R_RPB4G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPB4G4R) QSPI/DATA1  */
#define   PPS_RPB4G4R_RPB4G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPB4G4R) QSPI/DATA0  */
#define   PPS_RPB4G4R_RPB4G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPB4G4R) TSTBUS2  */
#define   PPS_RPB4G4R_RPB4G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPB4G4R) TSTBUS6  */
#define   PPS_RPB4G4R_RPB4G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPB4G4R) AC/CMP1  */
#define   PPS_RPB4G4R_RPB4G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPB4G4R) AC/CMPTOUT  */
#define   PPS_RPB4G4R_RPB4G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPB4G4R) CAN1/TX  */
#define   PPS_RPB4G4R_RPB4G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPB4G4R) FECTRL3  */
#define   PPS_RPB4G4R_RPB4G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPB4G4R) FECTRL5  */
#define PPS_RPB4G4R_RPB4G4R_OFF               (PPS_RPB4G4R_RPB4G4R_OFF_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) OFF Position */
#define PPS_RPB4G4R_RPB4G4R_CCLO1             (PPS_RPB4G4R_RPB4G4R_CCLO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) CCL/OUT1 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM0P2           (PPS_RPB4G4R_RPB4G4R_SCOM0P2_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM0/PAD2 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM0P0           (PPS_RPB4G4R_RPB4G4R_SCOM0P0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM0/PAD0 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM1P3           (PPS_RPB4G4R_RPB4G4R_SCOM1P3_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM1/PAD3 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM1P0           (PPS_RPB4G4R_RPB4G4R_SCOM1P0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM1/PAD0 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM2P2           (PPS_RPB4G4R_RPB4G4R_SCOM2P2_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM2/PAD2 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM2P0           (PPS_RPB4G4R_RPB4G4R_SCOM2P0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM2/PAD0 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM3P3           (PPS_RPB4G4R_RPB4G4R_SCOM3P3_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM3/PAD3 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM3P0           (PPS_RPB4G4R_RPB4G4R_SCOM3P0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM3/PAD0 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM4P2           (PPS_RPB4G4R_RPB4G4R_SCOM4P2_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM4/PAD2 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM4P0           (PPS_RPB4G4R_RPB4G4R_SCOM4P0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM4/PAD0 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM5P3           (PPS_RPB4G4R_RPB4G4R_SCOM5P3_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM5/PAD3 Position */
#define PPS_RPB4G4R_RPB4G4R_SCOM5P0           (PPS_RPB4G4R_RPB4G4R_SCOM5P0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) SERCOM5/PAD0 Position */
#define PPS_RPB4G4R_RPB4G4R_TCC0WO3           (PPS_RPB4G4R_RPB4G4R_TCC0WO3_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TCC0/WO3 Position */
#define PPS_RPB4G4R_RPB4G4R_TCC0WO1           (PPS_RPB4G4R_RPB4G4R_TCC0WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TCC0/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TCC0WO5           (PPS_RPB4G4R_RPB4G4R_TCC0WO5_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TCC0/WO5 Position */
#define PPS_RPB4G4R_RPB4G4R_TCC1WO3           (PPS_RPB4G4R_RPB4G4R_TCC1WO3_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TCC1/WO3 Position */
#define PPS_RPB4G4R_RPB4G4R_TCC1WO1           (PPS_RPB4G4R_RPB4G4R_TCC1WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TCC1/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TCC1WO5           (PPS_RPB4G4R_RPB4G4R_TCC1WO5_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TCC1/WO5 Position */
#define PPS_RPB4G4R_RPB4G4R_TCC2WO1           (PPS_RPB4G4R_RPB4G4R_TCC2WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TCC2/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TC0WO0            (PPS_RPB4G4R_RPB4G4R_TC0WO0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC0/WO0 Position */
#define PPS_RPB4G4R_RPB4G4R_TC1WO1            (PPS_RPB4G4R_RPB4G4R_TC1WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC1/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TC2WO1            (PPS_RPB4G4R_RPB4G4R_TC2WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC2/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TC3WO1            (PPS_RPB4G4R_RPB4G4R_TC3WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC3/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TC4WO1            (PPS_RPB4G4R_RPB4G4R_TC4WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC4/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TC5WO1            (PPS_RPB4G4R_RPB4G4R_TC5WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC5/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TC6WO1            (PPS_RPB4G4R_RPB4G4R_TC6WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC6/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TC7WO1            (PPS_RPB4G4R_RPB4G4R_TC7WO1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC7/WO1 Position */
#define PPS_RPB4G4R_RPB4G4R_TC9WO0            (PPS_RPB4G4R_RPB4G4R_TC9WO0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TC9/WO0 Position */
#define PPS_RPB4G4R_RPB4G4R_QSPICS            (PPS_RPB4G4R_RPB4G4R_QSPICS_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) QSPI/CS Position */
#define PPS_RPB4G4R_RPB4G4R_QD2               (PPS_RPB4G4R_RPB4G4R_QD2_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) QSPI/DATA2 Position */
#define PPS_RPB4G4R_RPB4G4R_QD1               (PPS_RPB4G4R_RPB4G4R_QD1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) QSPI/DATA1 Position */
#define PPS_RPB4G4R_RPB4G4R_QD0               (PPS_RPB4G4R_RPB4G4R_QD0_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) QSPI/DATA0 Position */
#define PPS_RPB4G4R_RPB4G4R_TSTBUS2           (PPS_RPB4G4R_RPB4G4R_TSTBUS2_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TSTBUS2 Position */
#define PPS_RPB4G4R_RPB4G4R_TSTBUS6           (PPS_RPB4G4R_RPB4G4R_TSTBUS6_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) TSTBUS6 Position */
#define PPS_RPB4G4R_RPB4G4R_AC_CMP1           (PPS_RPB4G4R_RPB4G4R_AC_CMP1_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) AC/CMP1 Position */
#define PPS_RPB4G4R_RPB4G4R_AC_CMPTOUT        (PPS_RPB4G4R_RPB4G4R_AC_CMPTOUT_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) AC/CMPTOUT Position */
#define PPS_RPB4G4R_RPB4G4R_CAN1_TX           (PPS_RPB4G4R_RPB4G4R_CAN1_TX_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) CAN1/TX Position */
#define PPS_RPB4G4R_RPB4G4R_FECTRL3           (PPS_RPB4G4R_RPB4G4R_FECTRL3_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) FECTRL3 Position */
#define PPS_RPB4G4R_RPB4G4R_FECTRL5           (PPS_RPB4G4R_RPB4G4R_FECTRL5_Val << PPS_RPB4G4R_RPB4G4R_Pos) /* (PPS_RPB4G4R) FECTRL5 Position */
#define PPS_RPB4G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB4G4R) Register Mask  */


/* -------- PPS_RPB4G5R : (PPS Offset: 0x2F0) (R/W 32)  -------- */
#define PPS_RPB4G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB4G5R)   Reset Value */

#define PPS_RPB4G5R_RPB4G5R_Pos               _UINT32_(0)                                          /* (PPS_RPB4G5R) RPB4/G5 Position */
#define PPS_RPB4G5R_RPB4G5R_Msk               (_UINT32_(0x3F) << PPS_RPB4G5R_RPB4G5R_Pos)          /* (PPS_RPB4G5R) RPB4/G5 Mask */
#define PPS_RPB4G5R_RPB4G5R(value)            (PPS_RPB4G5R_RPB4G5R_Msk & (_UINT32_(value) << PPS_RPB4G5R_RPB4G5R_Pos)) /* Assignment of value for RPB4G5R in the PPS_RPB4G5R register */
#define   PPS_RPB4G5R_RPB4G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB4G5R) OFF  */
#define   PPS_RPB4G5R_RPB4G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB4G5R) CCL/OUT0  */
#define   PPS_RPB4G5R_RPB4G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPB4G5R) SERCOM1/PAD3  */
#define   PPS_RPB4G5R_RPB4G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB4G5R) SERCOM2/PAD0  */
#define   PPS_RPB4G5R_RPB4G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPB4G5R) TCC0/WO4  */
#define   PPS_RPB4G5R_RPB4G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPB4G5R) TCC0/WO2  */
#define   PPS_RPB4G5R_RPB4G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPB4G5R) TCC0/WO1  */
#define   PPS_RPB4G5R_RPB4G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPB4G5R) TCC1/WO4  */
#define   PPS_RPB4G5R_RPB4G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPB4G5R) TCC1/WO2  */
#define   PPS_RPB4G5R_RPB4G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPB4G5R) TCC1/WO1  */
#define   PPS_RPB4G5R_RPB4G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPB4G5R) TC8/WO1  */
#define   PPS_RPB4G5R_RPB4G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPB4G5R) TC9/WO1  */
#define   PPS_RPB4G5R_RPB4G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPB4G5R) QSPI/CS  */
#define   PPS_RPB4G5R_RPB4G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPB4G5R) QEI/CCMP0  */
#define   PPS_RPB4G5R_RPB4G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPB4G5R) ETH/TSUCOMP  */
#define   PPS_RPB4G5R_RPB4G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPB4G5R) TSTBUS3  */
#define   PPS_RPB4G5R_RPB4G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPB4G5R) TSTBUS7  */
#define   PPS_RPB4G5R_RPB4G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPB4G5R) TSTBUS11  */
#define PPS_RPB4G5R_RPB4G5R_OFF               (PPS_RPB4G5R_RPB4G5R_OFF_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) OFF Position */
#define PPS_RPB4G5R_RPB4G5R_CCLO0             (PPS_RPB4G5R_RPB4G5R_CCLO0_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) CCL/OUT0 Position */
#define PPS_RPB4G5R_RPB4G5R_SCOM1P3           (PPS_RPB4G5R_RPB4G5R_SCOM1P3_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) SERCOM1/PAD3 Position */
#define PPS_RPB4G5R_RPB4G5R_SCOM2P0           (PPS_RPB4G5R_RPB4G5R_SCOM2P0_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) SERCOM2/PAD0 Position */
#define PPS_RPB4G5R_RPB4G5R_TCC0WO4           (PPS_RPB4G5R_RPB4G5R_TCC0WO4_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TCC0/WO4 Position */
#define PPS_RPB4G5R_RPB4G5R_TCC0WO2           (PPS_RPB4G5R_RPB4G5R_TCC0WO2_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TCC0/WO2 Position */
#define PPS_RPB4G5R_RPB4G5R_TCC0WO1           (PPS_RPB4G5R_RPB4G5R_TCC0WO1_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TCC0/WO1 Position */
#define PPS_RPB4G5R_RPB4G5R_TCC1WO4           (PPS_RPB4G5R_RPB4G5R_TCC1WO4_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TCC1/WO4 Position */
#define PPS_RPB4G5R_RPB4G5R_TCC1WO2           (PPS_RPB4G5R_RPB4G5R_TCC1WO2_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TCC1/WO2 Position */
#define PPS_RPB4G5R_RPB4G5R_TCC1WO1           (PPS_RPB4G5R_RPB4G5R_TCC1WO1_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TCC1/WO1 Position */
#define PPS_RPB4G5R_RPB4G5R_TC8WO1            (PPS_RPB4G5R_RPB4G5R_TC8WO1_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TC8/WO1 Position */
#define PPS_RPB4G5R_RPB4G5R_TC9WO1            (PPS_RPB4G5R_RPB4G5R_TC9WO1_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TC9/WO1 Position */
#define PPS_RPB4G5R_RPB4G5R_QSPICS            (PPS_RPB4G5R_RPB4G5R_QSPICS_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) QSPI/CS Position */
#define PPS_RPB4G5R_RPB4G5R_QEICCMP0          (PPS_RPB4G5R_RPB4G5R_QEICCMP0_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) QEI/CCMP0 Position */
#define PPS_RPB4G5R_RPB4G5R_GMAC_TSUCOMP      (PPS_RPB4G5R_RPB4G5R_GMAC_TSUCOMP_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) ETH/TSUCOMP Position */
#define PPS_RPB4G5R_RPB4G5R_TSTBUS3           (PPS_RPB4G5R_RPB4G5R_TSTBUS3_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TSTBUS3 Position */
#define PPS_RPB4G5R_RPB4G5R_TSTBUS7           (PPS_RPB4G5R_RPB4G5R_TSTBUS7_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TSTBUS7 Position */
#define PPS_RPB4G5R_RPB4G5R_TSTBUS11          (PPS_RPB4G5R_RPB4G5R_TSTBUS11_Val << PPS_RPB4G5R_RPB4G5R_Pos) /* (PPS_RPB4G5R) TSTBUS11 Position */
#define PPS_RPB4G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB4G5R) Register Mask  */


/* -------- PPS_RPB5G2R : (PPS Offset: 0x2F4) (R/W 32)  -------- */
#define PPS_RPB5G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB5G2R)   Reset Value */

#define PPS_RPB5G2R_RPB5G2R_Pos               _UINT32_(0)                                          /* (PPS_RPB5G2R) RPB5/G2 Position */
#define PPS_RPB5G2R_RPB5G2R_Msk               (_UINT32_(0x3F) << PPS_RPB5G2R_RPB5G2R_Pos)          /* (PPS_RPB5G2R) RPB5/G2 Mask */
#define PPS_RPB5G2R_RPB5G2R(value)            (PPS_RPB5G2R_RPB5G2R_Msk & (_UINT32_(value) << PPS_RPB5G2R_RPB5G2R_Pos)) /* Assignment of value for RPB5G2R in the PPS_RPB5G2R register */
#define   PPS_RPB5G2R_RPB5G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB5G2R) OFF  */
#define   PPS_RPB5G2R_RPB5G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB5G2R) CCL/OUT1  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB5G2R) SERCOM0/PAD0  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB5G2R) SERCOM0/PAD3  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB5G2R) SERCOM0/PAD2  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB5G2R) SERCOM1/PAD3  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB5G2R) SERCOM1/PAD2  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB5G2R) SERCOM2/PAD0  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB5G2R) SERCOM2/PAD3  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB5G2R) SERCOM2/PAD2  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPB5G2R) SERCOM3/PAD3  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPB5G2R) SERCOM3/PAD2  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB5G2R) SERCOM4/PAD0  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB5G2R) SERCOM4/PAD3  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB5G2R) SERCOM4/PAD2  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPB5G2R) SERCOM5/PAD3  */
#define   PPS_RPB5G2R_RPB5G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPB5G2R) SERCOM5/PAD2  */
#define   PPS_RPB5G2R_RPB5G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPB5G2R) TCC0/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPB5G2R) TCC0/WO5  */
#define   PPS_RPB5G2R_RPB5G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPB5G2R) TCC0/WO3  */
#define   PPS_RPB5G2R_RPB5G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB5G2R) TCC1/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPB5G2R) TCC1/WO5  */
#define   PPS_RPB5G2R_RPB5G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPB5G2R) TCC1/WO3  */
#define   PPS_RPB5G2R_RPB5G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPB5G2R) TCC2/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB5G2R) TC0/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB5G2R) TC1/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB5G2R) TC2/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB5G2R) TC3/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB5G2R) TC4/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPB5G2R) TC5/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPB5G2R) TC6/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPB5G2R) TC7/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPB5G2R) TC8/WO1  */
#define   PPS_RPB5G2R_RPB5G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPB5G2R) TC9/WO0  */
#define   PPS_RPB5G2R_RPB5G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB5G2R) QSPI/CS  */
#define   PPS_RPB5G2R_RPB5G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPB5G2R) QSPI/DATA0  */
#define   PPS_RPB5G2R_RPB5G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPB5G2R) QSPI/DATA3  */
#define   PPS_RPB5G2R_RPB5G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPB5G2R) QSPI/DATA2  */
#define   PPS_RPB5G2R_RPB5G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPB5G2R) TSTBUS5  */
#define   PPS_RPB5G2R_RPB5G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPB5G2R) TSTBUS9  */
#define   PPS_RPB5G2R_RPB5G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPB5G2R) FECTRL0  */
#define   PPS_RPB5G2R_RPB5G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB5G2R) COEX/RF/ACT  */
#define PPS_RPB5G2R_RPB5G2R_OFF               (PPS_RPB5G2R_RPB5G2R_OFF_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) OFF Position */
#define PPS_RPB5G2R_RPB5G2R_CCLO1             (PPS_RPB5G2R_RPB5G2R_CCLO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) CCL/OUT1 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM0P0           (PPS_RPB5G2R_RPB5G2R_SCOM0P0_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM0/PAD0 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM0P3           (PPS_RPB5G2R_RPB5G2R_SCOM0P3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM0/PAD3 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM0P2           (PPS_RPB5G2R_RPB5G2R_SCOM0P2_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM0/PAD2 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM1P3           (PPS_RPB5G2R_RPB5G2R_SCOM1P3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM1/PAD3 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM1P2           (PPS_RPB5G2R_RPB5G2R_SCOM1P2_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM1/PAD2 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM2P0           (PPS_RPB5G2R_RPB5G2R_SCOM2P0_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM2/PAD0 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM2P3           (PPS_RPB5G2R_RPB5G2R_SCOM2P3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM2/PAD3 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM2P2           (PPS_RPB5G2R_RPB5G2R_SCOM2P2_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM2/PAD2 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM3P3           (PPS_RPB5G2R_RPB5G2R_SCOM3P3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM3/PAD3 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM3P2           (PPS_RPB5G2R_RPB5G2R_SCOM3P2_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM3/PAD2 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM4P0           (PPS_RPB5G2R_RPB5G2R_SCOM4P0_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM4/PAD0 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM4P3           (PPS_RPB5G2R_RPB5G2R_SCOM4P3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM4/PAD3 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM4P2           (PPS_RPB5G2R_RPB5G2R_SCOM4P2_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM4/PAD2 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM5P3           (PPS_RPB5G2R_RPB5G2R_SCOM5P3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM5/PAD3 Position */
#define PPS_RPB5G2R_RPB5G2R_SCOM5P2           (PPS_RPB5G2R_RPB5G2R_SCOM5P2_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) SERCOM5/PAD2 Position */
#define PPS_RPB5G2R_RPB5G2R_TCC0WO1           (PPS_RPB5G2R_RPB5G2R_TCC0WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TCC0/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TCC0WO5           (PPS_RPB5G2R_RPB5G2R_TCC0WO5_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TCC0/WO5 Position */
#define PPS_RPB5G2R_RPB5G2R_TCC0WO3           (PPS_RPB5G2R_RPB5G2R_TCC0WO3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TCC0/WO3 Position */
#define PPS_RPB5G2R_RPB5G2R_TCC1WO1           (PPS_RPB5G2R_RPB5G2R_TCC1WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TCC1/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TCC1WO5           (PPS_RPB5G2R_RPB5G2R_TCC1WO5_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TCC1/WO5 Position */
#define PPS_RPB5G2R_RPB5G2R_TCC1WO3           (PPS_RPB5G2R_RPB5G2R_TCC1WO3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TCC1/WO3 Position */
#define PPS_RPB5G2R_RPB5G2R_TCC2WO1           (PPS_RPB5G2R_RPB5G2R_TCC2WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TCC2/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC0WO1            (PPS_RPB5G2R_RPB5G2R_TC0WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC0/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC1WO1            (PPS_RPB5G2R_RPB5G2R_TC1WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC1/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC2WO1            (PPS_RPB5G2R_RPB5G2R_TC2WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC2/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC3WO1            (PPS_RPB5G2R_RPB5G2R_TC3WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC3/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC4WO1            (PPS_RPB5G2R_RPB5G2R_TC4WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC4/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC5WO1            (PPS_RPB5G2R_RPB5G2R_TC5WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC5/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC6WO1            (PPS_RPB5G2R_RPB5G2R_TC6WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC6/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC7WO1            (PPS_RPB5G2R_RPB5G2R_TC7WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC7/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC8WO1            (PPS_RPB5G2R_RPB5G2R_TC8WO1_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC8/WO1 Position */
#define PPS_RPB5G2R_RPB5G2R_TC9WO0            (PPS_RPB5G2R_RPB5G2R_TC9WO0_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TC9/WO0 Position */
#define PPS_RPB5G2R_RPB5G2R_QSPICS            (PPS_RPB5G2R_RPB5G2R_QSPICS_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) QSPI/CS Position */
#define PPS_RPB5G2R_RPB5G2R_QD0               (PPS_RPB5G2R_RPB5G2R_QD0_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) QSPI/DATA0 Position */
#define PPS_RPB5G2R_RPB5G2R_QD3               (PPS_RPB5G2R_RPB5G2R_QD3_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) QSPI/DATA3 Position */
#define PPS_RPB5G2R_RPB5G2R_QD2               (PPS_RPB5G2R_RPB5G2R_QD2_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) QSPI/DATA2 Position */
#define PPS_RPB5G2R_RPB5G2R_TSTBUS5           (PPS_RPB5G2R_RPB5G2R_TSTBUS5_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TSTBUS5 Position */
#define PPS_RPB5G2R_RPB5G2R_TSTBUS9           (PPS_RPB5G2R_RPB5G2R_TSTBUS9_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) TSTBUS9 Position */
#define PPS_RPB5G2R_RPB5G2R_FECTRL0           (PPS_RPB5G2R_RPB5G2R_FECTRL0_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) FECTRL0 Position */
#define PPS_RPB5G2R_RPB5G2R_COEX_RF_ACT       (PPS_RPB5G2R_RPB5G2R_COEX_RF_ACT_Val << PPS_RPB5G2R_RPB5G2R_Pos) /* (PPS_RPB5G2R) COEX/RF/ACT Position */
#define PPS_RPB5G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB5G2R) Register Mask  */


/* -------- PPS_RPB5G3R : (PPS Offset: 0x2F8) (R/W 32)  -------- */
#define PPS_RPB5G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB5G3R)   Reset Value */

#define PPS_RPB5G3R_RPB5G3R_Pos               _UINT32_(0)                                          /* (PPS_RPB5G3R) RPB5/G3 Position */
#define PPS_RPB5G3R_RPB5G3R_Msk               (_UINT32_(0x3F) << PPS_RPB5G3R_RPB5G3R_Pos)          /* (PPS_RPB5G3R) RPB5/G3 Mask */
#define PPS_RPB5G3R_RPB5G3R(value)            (PPS_RPB5G3R_RPB5G3R_Msk & (_UINT32_(value) << PPS_RPB5G3R_RPB5G3R_Pos)) /* Assignment of value for RPB5G3R in the PPS_RPB5G3R register */
#define   PPS_RPB5G3R_RPB5G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB5G3R) OFF  */
#define   PPS_RPB5G3R_RPB5G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB5G3R) CCL/OUT0  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB5G3R) SERCOM0/PAD0  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB5G3R) SERCOM0/PAD3  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB5G3R) SERCOM1/PAD2  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB5G3R) SERCOM1/PAD0  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPB5G3R) SERCOM1/PAD3  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB5G3R) SERCOM2/PAD0  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB5G3R) SERCOM2/PAD3  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB5G3R) SERCOM3/PAD2  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPB5G3R) SERCOM3/PAD0  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPB5G3R) SERCOM3/PAD3  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB5G3R) SERCOM4/PAD0  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB5G3R) SERCOM4/PAD3  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB5G3R) SERCOM5/PAD2  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPB5G3R) SERCOM5/PAD0  */
#define   PPS_RPB5G3R_RPB5G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPB5G3R) SERCOM5/PAD3  */
#define   PPS_RPB5G3R_RPB5G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPB5G3R) TCC0/WO2  */
#define   PPS_RPB5G3R_RPB5G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPB5G3R) TCC0/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPB5G3R) TCC0/WO4  */
#define   PPS_RPB5G3R_RPB5G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPB5G3R) TCC1/WO2  */
#define   PPS_RPB5G3R_RPB5G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPB5G3R) TCC1/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPB5G3R) TCC1/WO4  */
#define   PPS_RPB5G3R_RPB5G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPB5G3R) TCC2/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB5G3R) TC0/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB5G3R) TC1/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB5G3R) TC2/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPB5G3R) TC3/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPB5G3R) TC4/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB5G3R) TC5/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPB5G3R) TC6/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPB5G3R) TC7/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPB5G3R) TC8/WO0  */
#define   PPS_RPB5G3R_RPB5G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPB5G3R) TC9/WO1  */
#define   PPS_RPB5G3R_RPB5G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB5G3R) QSPI/CS  */
#define   PPS_RPB5G3R_RPB5G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPB5G3R) QSPI/DATA1  */
#define   PPS_RPB5G3R_RPB5G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPB5G3R) QSPI/DATA0  */
#define   PPS_RPB5G3R_RPB5G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPB5G3R) QSPI/DATA3  */
#define   PPS_RPB5G3R_RPB5G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPB5G3R) TSTBUS1  */
#define   PPS_RPB5G3R_RPB5G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPB5G3R) TSTBUS10  */
#define   PPS_RPB5G3R_RPB5G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPB5G3R) AC/CMP0  */
#define   PPS_RPB5G3R_RPB5G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPB5G3R) AC/CMPTRDY  */
#define   PPS_RPB5G3R_RPB5G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPB5G3R) FECTRL4  */
#define PPS_RPB5G3R_RPB5G3R_OFF               (PPS_RPB5G3R_RPB5G3R_OFF_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) OFF Position */
#define PPS_RPB5G3R_RPB5G3R_CCLO0             (PPS_RPB5G3R_RPB5G3R_CCLO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) CCL/OUT0 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM0P0           (PPS_RPB5G3R_RPB5G3R_SCOM0P0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM0/PAD0 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM0P3           (PPS_RPB5G3R_RPB5G3R_SCOM0P3_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM0/PAD3 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM1P2           (PPS_RPB5G3R_RPB5G3R_SCOM1P2_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM1/PAD2 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM1P0           (PPS_RPB5G3R_RPB5G3R_SCOM1P0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM1/PAD0 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM1P3           (PPS_RPB5G3R_RPB5G3R_SCOM1P3_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM1/PAD3 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM2P0           (PPS_RPB5G3R_RPB5G3R_SCOM2P0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM2/PAD0 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM2P3           (PPS_RPB5G3R_RPB5G3R_SCOM2P3_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM2/PAD3 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM3P2           (PPS_RPB5G3R_RPB5G3R_SCOM3P2_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM3/PAD2 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM3P0           (PPS_RPB5G3R_RPB5G3R_SCOM3P0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM3/PAD0 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM3P3           (PPS_RPB5G3R_RPB5G3R_SCOM3P3_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM3/PAD3 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM4P0           (PPS_RPB5G3R_RPB5G3R_SCOM4P0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM4/PAD0 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM4P3           (PPS_RPB5G3R_RPB5G3R_SCOM4P3_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM4/PAD3 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM5P2           (PPS_RPB5G3R_RPB5G3R_SCOM5P2_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM5/PAD2 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM5P0           (PPS_RPB5G3R_RPB5G3R_SCOM5P0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM5/PAD0 Position */
#define PPS_RPB5G3R_RPB5G3R_SCOM5P3           (PPS_RPB5G3R_RPB5G3R_SCOM5P3_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) SERCOM5/PAD3 Position */
#define PPS_RPB5G3R_RPB5G3R_TCC0WO2           (PPS_RPB5G3R_RPB5G3R_TCC0WO2_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TCC0/WO2 Position */
#define PPS_RPB5G3R_RPB5G3R_TCC0WO0           (PPS_RPB5G3R_RPB5G3R_TCC0WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TCC0/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TCC0WO4           (PPS_RPB5G3R_RPB5G3R_TCC0WO4_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TCC0/WO4 Position */
#define PPS_RPB5G3R_RPB5G3R_TCC1WO2           (PPS_RPB5G3R_RPB5G3R_TCC1WO2_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TCC1/WO2 Position */
#define PPS_RPB5G3R_RPB5G3R_TCC1WO0           (PPS_RPB5G3R_RPB5G3R_TCC1WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TCC1/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TCC1WO4           (PPS_RPB5G3R_RPB5G3R_TCC1WO4_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TCC1/WO4 Position */
#define PPS_RPB5G3R_RPB5G3R_TCC2WO0           (PPS_RPB5G3R_RPB5G3R_TCC2WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TCC2/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC0WO0            (PPS_RPB5G3R_RPB5G3R_TC0WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC0/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC1WO0            (PPS_RPB5G3R_RPB5G3R_TC1WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC1/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC2WO0            (PPS_RPB5G3R_RPB5G3R_TC2WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC2/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC3WO0            (PPS_RPB5G3R_RPB5G3R_TC3WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC3/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC4WO0            (PPS_RPB5G3R_RPB5G3R_TC4WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC4/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC5WO0            (PPS_RPB5G3R_RPB5G3R_TC5WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC5/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC6WO0            (PPS_RPB5G3R_RPB5G3R_TC6WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC6/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC7WO0            (PPS_RPB5G3R_RPB5G3R_TC7WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC7/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC8WO0            (PPS_RPB5G3R_RPB5G3R_TC8WO0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC8/WO0 Position */
#define PPS_RPB5G3R_RPB5G3R_TC9WO1            (PPS_RPB5G3R_RPB5G3R_TC9WO1_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TC9/WO1 Position */
#define PPS_RPB5G3R_RPB5G3R_QSPICS            (PPS_RPB5G3R_RPB5G3R_QSPICS_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) QSPI/CS Position */
#define PPS_RPB5G3R_RPB5G3R_QD1               (PPS_RPB5G3R_RPB5G3R_QD1_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) QSPI/DATA1 Position */
#define PPS_RPB5G3R_RPB5G3R_QD0               (PPS_RPB5G3R_RPB5G3R_QD0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) QSPI/DATA0 Position */
#define PPS_RPB5G3R_RPB5G3R_QD3               (PPS_RPB5G3R_RPB5G3R_QD3_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) QSPI/DATA3 Position */
#define PPS_RPB5G3R_RPB5G3R_TSTBUS1           (PPS_RPB5G3R_RPB5G3R_TSTBUS1_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TSTBUS1 Position */
#define PPS_RPB5G3R_RPB5G3R_TSTBUS10          (PPS_RPB5G3R_RPB5G3R_TSTBUS10_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) TSTBUS10 Position */
#define PPS_RPB5G3R_RPB5G3R_AC_CMP0           (PPS_RPB5G3R_RPB5G3R_AC_CMP0_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) AC/CMP0 Position */
#define PPS_RPB5G3R_RPB5G3R_AC_CMPTRDY        (PPS_RPB5G3R_RPB5G3R_AC_CMPTRDY_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) AC/CMPTRDY Position */
#define PPS_RPB5G3R_RPB5G3R_FECTRL4           (PPS_RPB5G3R_RPB5G3R_FECTRL4_Val << PPS_RPB5G3R_RPB5G3R_Pos) /* (PPS_RPB5G3R) FECTRL4 Position */
#define PPS_RPB5G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB5G3R) Register Mask  */


/* -------- PPS_RPB5G6R : (PPS Offset: 0x2FC) (R/W 32)  -------- */
#define PPS_RPB5G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB5G6R)   Reset Value */

#define PPS_RPB5G6R_RPB5G6R_Pos               _UINT32_(0)                                          /* (PPS_RPB5G6R) RPB5/G6 Position */
#define PPS_RPB5G6R_RPB5G6R_Msk               (_UINT32_(0x3F) << PPS_RPB5G6R_RPB5G6R_Pos)          /* (PPS_RPB5G6R) RPB5/G6 Mask */
#define PPS_RPB5G6R_RPB5G6R(value)            (PPS_RPB5G6R_RPB5G6R_Msk & (_UINT32_(value) << PPS_RPB5G6R_RPB5G6R_Pos)) /* Assignment of value for RPB5G6R in the PPS_RPB5G6R register */
#define   PPS_RPB5G6R_RPB5G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB5G6R) OFF  */
#define   PPS_RPB5G6R_RPB5G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPB5G6R) SERCOM0/PAD1  */
#define   PPS_RPB5G6R_RPB5G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPB5G6R) SERCOM1/PAD1  */
#define   PPS_RPB5G6R_RPB5G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPB5G6R) SERCOM2/PAD1  */
#define   PPS_RPB5G6R_RPB5G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPB5G6R) SERCOM3/PAD1  */
#define   PPS_RPB5G6R_RPB5G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPB5G6R) SERCOM4/PAD1  */
#define   PPS_RPB5G6R_RPB5G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPB5G6R) SERCOM5/PAD1  */
#define   PPS_RPB5G6R_RPB5G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPB5G6R) QSPI/SCK  */
#define   PPS_RPB5G6R_RPB5G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPB5G6R) REFO1  */
#define   PPS_RPB5G6R_RPB5G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPB5G6R) REFO2  */
#define   PPS_RPB5G6R_RPB5G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPB5G6R) REFO3  */
#define   PPS_RPB5G6R_RPB5G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPB5G6R) REFO4  */
#define PPS_RPB5G6R_RPB5G6R_OFF               (PPS_RPB5G6R_RPB5G6R_OFF_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) OFF Position */
#define PPS_RPB5G6R_RPB5G6R_SCOM0P1           (PPS_RPB5G6R_RPB5G6R_SCOM0P1_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) SERCOM0/PAD1 Position */
#define PPS_RPB5G6R_RPB5G6R_SCOM1P1           (PPS_RPB5G6R_RPB5G6R_SCOM1P1_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) SERCOM1/PAD1 Position */
#define PPS_RPB5G6R_RPB5G6R_SCOM2P1           (PPS_RPB5G6R_RPB5G6R_SCOM2P1_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) SERCOM2/PAD1 Position */
#define PPS_RPB5G6R_RPB5G6R_SCOM3P1           (PPS_RPB5G6R_RPB5G6R_SCOM3P1_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) SERCOM3/PAD1 Position */
#define PPS_RPB5G6R_RPB5G6R_SCOM4P1           (PPS_RPB5G6R_RPB5G6R_SCOM4P1_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) SERCOM4/PAD1 Position */
#define PPS_RPB5G6R_RPB5G6R_SCOM5P1           (PPS_RPB5G6R_RPB5G6R_SCOM5P1_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) SERCOM5/PAD1 Position */
#define PPS_RPB5G6R_RPB5G6R_QSPI_SCK          (PPS_RPB5G6R_RPB5G6R_QSPI_SCK_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) QSPI/SCK Position */
#define PPS_RPB5G6R_RPB5G6R_REFO1             (PPS_RPB5G6R_RPB5G6R_REFO1_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) REFO1 Position */
#define PPS_RPB5G6R_RPB5G6R_REFO2             (PPS_RPB5G6R_RPB5G6R_REFO2_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) REFO2 Position */
#define PPS_RPB5G6R_RPB5G6R_REFO3             (PPS_RPB5G6R_RPB5G6R_REFO3_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) REFO3 Position */
#define PPS_RPB5G6R_RPB5G6R_REFO4             (PPS_RPB5G6R_RPB5G6R_REFO4_Val << PPS_RPB5G6R_RPB5G6R_Pos) /* (PPS_RPB5G6R) REFO4 Position */
#define PPS_RPB5G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB5G6R) Register Mask  */


/* -------- PPS_RPB6G1R : (PPS Offset: 0x300) (R/W 32)  -------- */
#define PPS_RPB6G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB6G1R)   Reset Value */

#define PPS_RPB6G1R_RPB6G1R_Pos               _UINT32_(0)                                          /* (PPS_RPB6G1R) RPB6/G1 Position */
#define PPS_RPB6G1R_RPB6G1R_Msk               (_UINT32_(0x3F) << PPS_RPB6G1R_RPB6G1R_Pos)          /* (PPS_RPB6G1R) RPB6/G1 Mask */
#define PPS_RPB6G1R_RPB6G1R(value)            (PPS_RPB6G1R_RPB6G1R_Msk & (_UINT32_(value) << PPS_RPB6G1R_RPB6G1R_Pos)) /* Assignment of value for RPB6G1R in the PPS_RPB6G1R register */
#define   PPS_RPB6G1R_RPB6G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB6G1R) OFF  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPB6G1R) SERCOM0/PAD3  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB6G1R) SERCOM0/PAD2  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB6G1R) SERCOM1/PAD0  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB6G1R) SERCOM1/PAD2  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB6G1R) SERCOM2/PAD3  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB6G1R) SERCOM2/PAD2  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB6G1R) SERCOM3/PAD0  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPB6G1R) SERCOM3/PAD2  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPB6G1R) SERCOM4/PAD3  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB6G1R) SERCOM4/PAD2  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB6G1R) SERCOM5/PAD0  */
#define   PPS_RPB6G1R_RPB6G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPB6G1R) SERCOM5/PAD2  */
#define   PPS_RPB6G1R_RPB6G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPB6G1R) TCC0/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPB6G1R) TCC0/WO4  */
#define   PPS_RPB6G1R_RPB6G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPB6G1R) TCC1/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPB6G1R) TCC1/WO4  */
#define   PPS_RPB6G1R_RPB6G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPB6G1R) TCC2/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPB6G1R) TC0/WO1  */
#define   PPS_RPB6G1R_RPB6G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPB6G1R) TC1/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPB6G1R) TC2/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB6G1R) TC3/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPB6G1R) TC4/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPB6G1R) TC5/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB6G1R) TC6/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB6G1R) TC7/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB6G1R) TC8/WO0  */
#define   PPS_RPB6G1R_RPB6G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPB6G1R) QSPI/CS  */
#define   PPS_RPB6G1R_RPB6G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPB6G1R) QSPI/DATA3  */
#define   PPS_RPB6G1R_RPB6G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPB6G1R) QSPI/DATA2  */
#define   PPS_RPB6G1R_RPB6G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPB6G1R) QSPI/DATA1  */
#define   PPS_RPB6G1R_RPB6G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB6G1R) QEI/CCMP0  */
#define   PPS_RPB6G1R_RPB6G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPB6G1R) TSTBUS0  */
#define   PPS_RPB6G1R_RPB6G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPB6G1R) TSTBUS4  */
#define   PPS_RPB6G1R_RPB6G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPB6G1R) TSTBUS8  */
#define   PPS_RPB6G1R_RPB6G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPB6G1R) FECTRL1  */
#define   PPS_RPB6G1R_RPB6G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPB6G1R) FECTRL2  */
#define   PPS_RPB6G1R_RPB6G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB6G1R) COEX/BT/STATE  */
#define PPS_RPB6G1R_RPB6G1R_OFF               (PPS_RPB6G1R_RPB6G1R_OFF_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) OFF Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM0P3           (PPS_RPB6G1R_RPB6G1R_SCOM0P3_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM0/PAD3 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM0P2           (PPS_RPB6G1R_RPB6G1R_SCOM0P2_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM0/PAD2 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM1P0           (PPS_RPB6G1R_RPB6G1R_SCOM1P0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM1/PAD0 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM1P2           (PPS_RPB6G1R_RPB6G1R_SCOM1P2_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM1/PAD2 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM2P3           (PPS_RPB6G1R_RPB6G1R_SCOM2P3_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM2/PAD3 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM2P2           (PPS_RPB6G1R_RPB6G1R_SCOM2P2_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM2/PAD2 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM3P0           (PPS_RPB6G1R_RPB6G1R_SCOM3P0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM3/PAD0 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM3P2           (PPS_RPB6G1R_RPB6G1R_SCOM3P2_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM3/PAD2 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM4P3           (PPS_RPB6G1R_RPB6G1R_SCOM4P3_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM4/PAD3 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM4P2           (PPS_RPB6G1R_RPB6G1R_SCOM4P2_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM4/PAD2 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM5P0           (PPS_RPB6G1R_RPB6G1R_SCOM5P0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM5/PAD0 Position */
#define PPS_RPB6G1R_RPB6G1R_SCOM5P2           (PPS_RPB6G1R_RPB6G1R_SCOM5P2_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) SERCOM5/PAD2 Position */
#define PPS_RPB6G1R_RPB6G1R_TCC0WO0           (PPS_RPB6G1R_RPB6G1R_TCC0WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TCC0/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TCC0WO4           (PPS_RPB6G1R_RPB6G1R_TCC0WO4_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TCC0/WO4 Position */
#define PPS_RPB6G1R_RPB6G1R_TCC1WO0           (PPS_RPB6G1R_RPB6G1R_TCC1WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TCC1/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TCC1WO4           (PPS_RPB6G1R_RPB6G1R_TCC1WO4_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TCC1/WO4 Position */
#define PPS_RPB6G1R_RPB6G1R_TCC2WO0           (PPS_RPB6G1R_RPB6G1R_TCC2WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TCC2/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TC0WO1            (PPS_RPB6G1R_RPB6G1R_TC0WO1_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC0/WO1 Position */
#define PPS_RPB6G1R_RPB6G1R_TC1WO0            (PPS_RPB6G1R_RPB6G1R_TC1WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC1/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TC2WO0            (PPS_RPB6G1R_RPB6G1R_TC2WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC2/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TC3WO0            (PPS_RPB6G1R_RPB6G1R_TC3WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC3/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TC4WO0            (PPS_RPB6G1R_RPB6G1R_TC4WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC4/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TC5WO0            (PPS_RPB6G1R_RPB6G1R_TC5WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC5/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TC6WO0            (PPS_RPB6G1R_RPB6G1R_TC6WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC6/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TC7WO0            (PPS_RPB6G1R_RPB6G1R_TC7WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC7/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_TC8WO0            (PPS_RPB6G1R_RPB6G1R_TC8WO0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TC8/WO0 Position */
#define PPS_RPB6G1R_RPB6G1R_QSPICS            (PPS_RPB6G1R_RPB6G1R_QSPICS_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) QSPI/CS Position */
#define PPS_RPB6G1R_RPB6G1R_QD3               (PPS_RPB6G1R_RPB6G1R_QD3_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) QSPI/DATA3 Position */
#define PPS_RPB6G1R_RPB6G1R_QD2               (PPS_RPB6G1R_RPB6G1R_QD2_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) QSPI/DATA2 Position */
#define PPS_RPB6G1R_RPB6G1R_QD1               (PPS_RPB6G1R_RPB6G1R_QD1_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) QSPI/DATA1 Position */
#define PPS_RPB6G1R_RPB6G1R_QEICCMP0          (PPS_RPB6G1R_RPB6G1R_QEICCMP0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) QEI/CCMP0 Position */
#define PPS_RPB6G1R_RPB6G1R_TSTBUS0           (PPS_RPB6G1R_RPB6G1R_TSTBUS0_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TSTBUS0 Position */
#define PPS_RPB6G1R_RPB6G1R_TSTBUS4           (PPS_RPB6G1R_RPB6G1R_TSTBUS4_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TSTBUS4 Position */
#define PPS_RPB6G1R_RPB6G1R_TSTBUS8           (PPS_RPB6G1R_RPB6G1R_TSTBUS8_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) TSTBUS8 Position */
#define PPS_RPB6G1R_RPB6G1R_FECTRL1           (PPS_RPB6G1R_RPB6G1R_FECTRL1_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) FECTRL1 Position */
#define PPS_RPB6G1R_RPB6G1R_FECTRL2           (PPS_RPB6G1R_RPB6G1R_FECTRL2_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) FECTRL2 Position */
#define PPS_RPB6G1R_RPB6G1R_COEX_BT_STATE     (PPS_RPB6G1R_RPB6G1R_COEX_BT_STATE_Val << PPS_RPB6G1R_RPB6G1R_Pos) /* (PPS_RPB6G1R) COEX/BT/STATE Position */
#define PPS_RPB6G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB6G1R) Register Mask  */


/* -------- PPS_RPB6G3R : (PPS Offset: 0x304) (R/W 32)  -------- */
#define PPS_RPB6G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB6G3R)   Reset Value */

#define PPS_RPB6G3R_RPB6G3R_Pos               _UINT32_(0)                                          /* (PPS_RPB6G3R) RPB6/G3 Position */
#define PPS_RPB6G3R_RPB6G3R_Msk               (_UINT32_(0x3F) << PPS_RPB6G3R_RPB6G3R_Pos)          /* (PPS_RPB6G3R) RPB6/G3 Mask */
#define PPS_RPB6G3R_RPB6G3R(value)            (PPS_RPB6G3R_RPB6G3R_Msk & (_UINT32_(value) << PPS_RPB6G3R_RPB6G3R_Pos)) /* Assignment of value for RPB6G3R in the PPS_RPB6G3R register */
#define   PPS_RPB6G3R_RPB6G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB6G3R) OFF  */
#define   PPS_RPB6G3R_RPB6G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB6G3R) CCL/OUT0  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB6G3R) SERCOM0/PAD0  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB6G3R) SERCOM0/PAD3  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB6G3R) SERCOM1/PAD2  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB6G3R) SERCOM1/PAD0  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPB6G3R) SERCOM1/PAD3  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB6G3R) SERCOM2/PAD0  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB6G3R) SERCOM2/PAD3  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB6G3R) SERCOM3/PAD2  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPB6G3R) SERCOM3/PAD0  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPB6G3R) SERCOM3/PAD3  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB6G3R) SERCOM4/PAD0  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB6G3R) SERCOM4/PAD3  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB6G3R) SERCOM5/PAD2  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPB6G3R) SERCOM5/PAD0  */
#define   PPS_RPB6G3R_RPB6G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPB6G3R) SERCOM5/PAD3  */
#define   PPS_RPB6G3R_RPB6G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPB6G3R) TCC0/WO2  */
#define   PPS_RPB6G3R_RPB6G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPB6G3R) TCC0/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPB6G3R) TCC0/WO4  */
#define   PPS_RPB6G3R_RPB6G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPB6G3R) TCC1/WO2  */
#define   PPS_RPB6G3R_RPB6G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPB6G3R) TCC1/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPB6G3R) TCC1/WO4  */
#define   PPS_RPB6G3R_RPB6G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPB6G3R) TCC2/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB6G3R) TC0/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB6G3R) TC1/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB6G3R) TC2/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPB6G3R) TC3/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPB6G3R) TC4/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB6G3R) TC5/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPB6G3R) TC6/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPB6G3R) TC7/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPB6G3R) TC8/WO0  */
#define   PPS_RPB6G3R_RPB6G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPB6G3R) TC9/WO1  */
#define   PPS_RPB6G3R_RPB6G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB6G3R) QSPI/CS  */
#define   PPS_RPB6G3R_RPB6G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPB6G3R) QSPI/DATA1  */
#define   PPS_RPB6G3R_RPB6G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPB6G3R) QSPI/DATA0  */
#define   PPS_RPB6G3R_RPB6G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPB6G3R) QSPI/DATA3  */
#define   PPS_RPB6G3R_RPB6G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPB6G3R) TSTBUS1  */
#define   PPS_RPB6G3R_RPB6G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPB6G3R) TSTBUS10  */
#define   PPS_RPB6G3R_RPB6G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPB6G3R) AC/CMP0  */
#define   PPS_RPB6G3R_RPB6G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPB6G3R) AC/CMPTRDY  */
#define   PPS_RPB6G3R_RPB6G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPB6G3R) FECTRL4  */
#define PPS_RPB6G3R_RPB6G3R_OFF               (PPS_RPB6G3R_RPB6G3R_OFF_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) OFF Position */
#define PPS_RPB6G3R_RPB6G3R_CCLO0             (PPS_RPB6G3R_RPB6G3R_CCLO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) CCL/OUT0 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM0P0           (PPS_RPB6G3R_RPB6G3R_SCOM0P0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM0/PAD0 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM0P3           (PPS_RPB6G3R_RPB6G3R_SCOM0P3_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM0/PAD3 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM1P2           (PPS_RPB6G3R_RPB6G3R_SCOM1P2_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM1/PAD2 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM1P0           (PPS_RPB6G3R_RPB6G3R_SCOM1P0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM1/PAD0 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM1P3           (PPS_RPB6G3R_RPB6G3R_SCOM1P3_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM1/PAD3 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM2P0           (PPS_RPB6G3R_RPB6G3R_SCOM2P0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM2/PAD0 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM2P3           (PPS_RPB6G3R_RPB6G3R_SCOM2P3_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM2/PAD3 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM3P2           (PPS_RPB6G3R_RPB6G3R_SCOM3P2_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM3/PAD2 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM3P0           (PPS_RPB6G3R_RPB6G3R_SCOM3P0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM3/PAD0 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM3P3           (PPS_RPB6G3R_RPB6G3R_SCOM3P3_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM3/PAD3 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM4P0           (PPS_RPB6G3R_RPB6G3R_SCOM4P0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM4/PAD0 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM4P3           (PPS_RPB6G3R_RPB6G3R_SCOM4P3_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM4/PAD3 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM5P2           (PPS_RPB6G3R_RPB6G3R_SCOM5P2_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM5/PAD2 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM5P0           (PPS_RPB6G3R_RPB6G3R_SCOM5P0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM5/PAD0 Position */
#define PPS_RPB6G3R_RPB6G3R_SCOM5P3           (PPS_RPB6G3R_RPB6G3R_SCOM5P3_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) SERCOM5/PAD3 Position */
#define PPS_RPB6G3R_RPB6G3R_TCC0WO2           (PPS_RPB6G3R_RPB6G3R_TCC0WO2_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TCC0/WO2 Position */
#define PPS_RPB6G3R_RPB6G3R_TCC0WO0           (PPS_RPB6G3R_RPB6G3R_TCC0WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TCC0/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TCC0WO4           (PPS_RPB6G3R_RPB6G3R_TCC0WO4_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TCC0/WO4 Position */
#define PPS_RPB6G3R_RPB6G3R_TCC1WO2           (PPS_RPB6G3R_RPB6G3R_TCC1WO2_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TCC1/WO2 Position */
#define PPS_RPB6G3R_RPB6G3R_TCC1WO0           (PPS_RPB6G3R_RPB6G3R_TCC1WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TCC1/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TCC1WO4           (PPS_RPB6G3R_RPB6G3R_TCC1WO4_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TCC1/WO4 Position */
#define PPS_RPB6G3R_RPB6G3R_TCC2WO0           (PPS_RPB6G3R_RPB6G3R_TCC2WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TCC2/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC0WO0            (PPS_RPB6G3R_RPB6G3R_TC0WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC0/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC1WO0            (PPS_RPB6G3R_RPB6G3R_TC1WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC1/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC2WO0            (PPS_RPB6G3R_RPB6G3R_TC2WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC2/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC3WO0            (PPS_RPB6G3R_RPB6G3R_TC3WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC3/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC4WO0            (PPS_RPB6G3R_RPB6G3R_TC4WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC4/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC5WO0            (PPS_RPB6G3R_RPB6G3R_TC5WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC5/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC6WO0            (PPS_RPB6G3R_RPB6G3R_TC6WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC6/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC7WO0            (PPS_RPB6G3R_RPB6G3R_TC7WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC7/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC8WO0            (PPS_RPB6G3R_RPB6G3R_TC8WO0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC8/WO0 Position */
#define PPS_RPB6G3R_RPB6G3R_TC9WO1            (PPS_RPB6G3R_RPB6G3R_TC9WO1_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TC9/WO1 Position */
#define PPS_RPB6G3R_RPB6G3R_QSPICS            (PPS_RPB6G3R_RPB6G3R_QSPICS_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) QSPI/CS Position */
#define PPS_RPB6G3R_RPB6G3R_QD1               (PPS_RPB6G3R_RPB6G3R_QD1_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) QSPI/DATA1 Position */
#define PPS_RPB6G3R_RPB6G3R_QD0               (PPS_RPB6G3R_RPB6G3R_QD0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) QSPI/DATA0 Position */
#define PPS_RPB6G3R_RPB6G3R_QD3               (PPS_RPB6G3R_RPB6G3R_QD3_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) QSPI/DATA3 Position */
#define PPS_RPB6G3R_RPB6G3R_TSTBUS1           (PPS_RPB6G3R_RPB6G3R_TSTBUS1_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TSTBUS1 Position */
#define PPS_RPB6G3R_RPB6G3R_TSTBUS10          (PPS_RPB6G3R_RPB6G3R_TSTBUS10_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) TSTBUS10 Position */
#define PPS_RPB6G3R_RPB6G3R_AC_CMP0           (PPS_RPB6G3R_RPB6G3R_AC_CMP0_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) AC/CMP0 Position */
#define PPS_RPB6G3R_RPB6G3R_AC_CMPTRDY        (PPS_RPB6G3R_RPB6G3R_AC_CMPTRDY_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) AC/CMPTRDY Position */
#define PPS_RPB6G3R_RPB6G3R_FECTRL4           (PPS_RPB6G3R_RPB6G3R_FECTRL4_Val << PPS_RPB6G3R_RPB6G3R_Pos) /* (PPS_RPB6G3R) FECTRL4 Position */
#define PPS_RPB6G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB6G3R) Register Mask  */


/* -------- PPS_RPB6G4R : (PPS Offset: 0x308) (R/W 32)  -------- */
#define PPS_RPB6G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB6G4R)   Reset Value */

#define PPS_RPB6G4R_RPB6G4R_Pos               _UINT32_(0)                                          /* (PPS_RPB6G4R) RPB6/G4 Position */
#define PPS_RPB6G4R_RPB6G4R_Msk               (_UINT32_(0x3F) << PPS_RPB6G4R_RPB6G4R_Pos)          /* (PPS_RPB6G4R) RPB6/G4 Mask */
#define PPS_RPB6G4R_RPB6G4R(value)            (PPS_RPB6G4R_RPB6G4R_Msk & (_UINT32_(value) << PPS_RPB6G4R_RPB6G4R_Pos)) /* Assignment of value for RPB6G4R in the PPS_RPB6G4R register */
#define   PPS_RPB6G4R_RPB6G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB6G4R) OFF  */
#define   PPS_RPB6G4R_RPB6G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB6G4R) CCL/OUT1  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB6G4R) SERCOM0/PAD2  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB6G4R) SERCOM0/PAD0  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPB6G4R) SERCOM1/PAD3  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB6G4R) SERCOM1/PAD0  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB6G4R) SERCOM2/PAD2  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB6G4R) SERCOM2/PAD0  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB6G4R) SERCOM3/PAD3  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPB6G4R) SERCOM3/PAD0  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB6G4R) SERCOM4/PAD2  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB6G4R) SERCOM4/PAD0  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPB6G4R) SERCOM5/PAD3  */
#define   PPS_RPB6G4R_RPB6G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPB6G4R) SERCOM5/PAD0  */
#define   PPS_RPB6G4R_RPB6G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPB6G4R) TCC0/WO3  */
#define   PPS_RPB6G4R_RPB6G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPB6G4R) TCC0/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPB6G4R) TCC0/WO5  */
#define   PPS_RPB6G4R_RPB6G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPB6G4R) TCC1/WO3  */
#define   PPS_RPB6G4R_RPB6G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPB6G4R) TCC1/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPB6G4R) TCC1/WO5  */
#define   PPS_RPB6G4R_RPB6G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB6G4R) TCC2/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB6G4R) TC0/WO0  */
#define   PPS_RPB6G4R_RPB6G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPB6G4R) TC1/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPB6G4R) TC2/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB6G4R) TC3/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB6G4R) TC4/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB6G4R) TC5/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB6G4R) TC6/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB6G4R) TC7/WO1  */
#define   PPS_RPB6G4R_RPB6G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB6G4R) TC9/WO0  */
#define   PPS_RPB6G4R_RPB6G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPB6G4R) QSPI/CS  */
#define   PPS_RPB6G4R_RPB6G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPB6G4R) QSPI/DATA2  */
#define   PPS_RPB6G4R_RPB6G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPB6G4R) QSPI/DATA1  */
#define   PPS_RPB6G4R_RPB6G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPB6G4R) QSPI/DATA0  */
#define   PPS_RPB6G4R_RPB6G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPB6G4R) TSTBUS2  */
#define   PPS_RPB6G4R_RPB6G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPB6G4R) TSTBUS6  */
#define   PPS_RPB6G4R_RPB6G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPB6G4R) AC/CMP1  */
#define   PPS_RPB6G4R_RPB6G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPB6G4R) AC/CMPTOUT  */
#define   PPS_RPB6G4R_RPB6G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPB6G4R) CAN1/TX  */
#define   PPS_RPB6G4R_RPB6G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPB6G4R) FECTRL3  */
#define   PPS_RPB6G4R_RPB6G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPB6G4R) FECTRL5  */
#define PPS_RPB6G4R_RPB6G4R_OFF               (PPS_RPB6G4R_RPB6G4R_OFF_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) OFF Position */
#define PPS_RPB6G4R_RPB6G4R_CCLO1             (PPS_RPB6G4R_RPB6G4R_CCLO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) CCL/OUT1 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM0P2           (PPS_RPB6G4R_RPB6G4R_SCOM0P2_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM0/PAD2 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM0P0           (PPS_RPB6G4R_RPB6G4R_SCOM0P0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM0/PAD0 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM1P3           (PPS_RPB6G4R_RPB6G4R_SCOM1P3_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM1/PAD3 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM1P0           (PPS_RPB6G4R_RPB6G4R_SCOM1P0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM1/PAD0 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM2P2           (PPS_RPB6G4R_RPB6G4R_SCOM2P2_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM2/PAD2 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM2P0           (PPS_RPB6G4R_RPB6G4R_SCOM2P0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM2/PAD0 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM3P3           (PPS_RPB6G4R_RPB6G4R_SCOM3P3_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM3/PAD3 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM3P0           (PPS_RPB6G4R_RPB6G4R_SCOM3P0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM3/PAD0 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM4P2           (PPS_RPB6G4R_RPB6G4R_SCOM4P2_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM4/PAD2 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM4P0           (PPS_RPB6G4R_RPB6G4R_SCOM4P0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM4/PAD0 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM5P3           (PPS_RPB6G4R_RPB6G4R_SCOM5P3_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM5/PAD3 Position */
#define PPS_RPB6G4R_RPB6G4R_SCOM5P0           (PPS_RPB6G4R_RPB6G4R_SCOM5P0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) SERCOM5/PAD0 Position */
#define PPS_RPB6G4R_RPB6G4R_TCC0WO3           (PPS_RPB6G4R_RPB6G4R_TCC0WO3_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TCC0/WO3 Position */
#define PPS_RPB6G4R_RPB6G4R_TCC0WO1           (PPS_RPB6G4R_RPB6G4R_TCC0WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TCC0/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TCC0WO5           (PPS_RPB6G4R_RPB6G4R_TCC0WO5_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TCC0/WO5 Position */
#define PPS_RPB6G4R_RPB6G4R_TCC1WO3           (PPS_RPB6G4R_RPB6G4R_TCC1WO3_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TCC1/WO3 Position */
#define PPS_RPB6G4R_RPB6G4R_TCC1WO1           (PPS_RPB6G4R_RPB6G4R_TCC1WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TCC1/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TCC1WO5           (PPS_RPB6G4R_RPB6G4R_TCC1WO5_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TCC1/WO5 Position */
#define PPS_RPB6G4R_RPB6G4R_TCC2WO1           (PPS_RPB6G4R_RPB6G4R_TCC2WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TCC2/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TC0WO0            (PPS_RPB6G4R_RPB6G4R_TC0WO0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC0/WO0 Position */
#define PPS_RPB6G4R_RPB6G4R_TC1WO1            (PPS_RPB6G4R_RPB6G4R_TC1WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC1/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TC2WO1            (PPS_RPB6G4R_RPB6G4R_TC2WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC2/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TC3WO1            (PPS_RPB6G4R_RPB6G4R_TC3WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC3/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TC4WO1            (PPS_RPB6G4R_RPB6G4R_TC4WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC4/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TC5WO1            (PPS_RPB6G4R_RPB6G4R_TC5WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC5/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TC6WO1            (PPS_RPB6G4R_RPB6G4R_TC6WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC6/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TC7WO1            (PPS_RPB6G4R_RPB6G4R_TC7WO1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC7/WO1 Position */
#define PPS_RPB6G4R_RPB6G4R_TC9WO0            (PPS_RPB6G4R_RPB6G4R_TC9WO0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TC9/WO0 Position */
#define PPS_RPB6G4R_RPB6G4R_QSPICS            (PPS_RPB6G4R_RPB6G4R_QSPICS_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) QSPI/CS Position */
#define PPS_RPB6G4R_RPB6G4R_QD2               (PPS_RPB6G4R_RPB6G4R_QD2_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) QSPI/DATA2 Position */
#define PPS_RPB6G4R_RPB6G4R_QD1               (PPS_RPB6G4R_RPB6G4R_QD1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) QSPI/DATA1 Position */
#define PPS_RPB6G4R_RPB6G4R_QD0               (PPS_RPB6G4R_RPB6G4R_QD0_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) QSPI/DATA0 Position */
#define PPS_RPB6G4R_RPB6G4R_TSTBUS2           (PPS_RPB6G4R_RPB6G4R_TSTBUS2_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TSTBUS2 Position */
#define PPS_RPB6G4R_RPB6G4R_TSTBUS6           (PPS_RPB6G4R_RPB6G4R_TSTBUS6_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) TSTBUS6 Position */
#define PPS_RPB6G4R_RPB6G4R_AC_CMP1           (PPS_RPB6G4R_RPB6G4R_AC_CMP1_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) AC/CMP1 Position */
#define PPS_RPB6G4R_RPB6G4R_AC_CMPTOUT        (PPS_RPB6G4R_RPB6G4R_AC_CMPTOUT_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) AC/CMPTOUT Position */
#define PPS_RPB6G4R_RPB6G4R_CAN1_TX           (PPS_RPB6G4R_RPB6G4R_CAN1_TX_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) CAN1/TX Position */
#define PPS_RPB6G4R_RPB6G4R_FECTRL3           (PPS_RPB6G4R_RPB6G4R_FECTRL3_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) FECTRL3 Position */
#define PPS_RPB6G4R_RPB6G4R_FECTRL5           (PPS_RPB6G4R_RPB6G4R_FECTRL5_Val << PPS_RPB6G4R_RPB6G4R_Pos) /* (PPS_RPB6G4R) FECTRL5 Position */
#define PPS_RPB6G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB6G4R) Register Mask  */


/* -------- PPS_RPB6G6R : (PPS Offset: 0x30C) (R/W 32)  -------- */
#define PPS_RPB6G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB6G6R)   Reset Value */

#define PPS_RPB6G6R_RPB6G6R_Pos               _UINT32_(0)                                          /* (PPS_RPB6G6R) RPB6/G6 Position */
#define PPS_RPB6G6R_RPB6G6R_Msk               (_UINT32_(0x3F) << PPS_RPB6G6R_RPB6G6R_Pos)          /* (PPS_RPB6G6R) RPB6/G6 Mask */
#define PPS_RPB6G6R_RPB6G6R(value)            (PPS_RPB6G6R_RPB6G6R_Msk & (_UINT32_(value) << PPS_RPB6G6R_RPB6G6R_Pos)) /* Assignment of value for RPB6G6R in the PPS_RPB6G6R register */
#define   PPS_RPB6G6R_RPB6G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB6G6R) OFF  */
#define   PPS_RPB6G6R_RPB6G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPB6G6R) SERCOM0/PAD1  */
#define   PPS_RPB6G6R_RPB6G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPB6G6R) SERCOM1/PAD1  */
#define   PPS_RPB6G6R_RPB6G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPB6G6R) SERCOM2/PAD1  */
#define   PPS_RPB6G6R_RPB6G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPB6G6R) SERCOM3/PAD1  */
#define   PPS_RPB6G6R_RPB6G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPB6G6R) SERCOM4/PAD1  */
#define   PPS_RPB6G6R_RPB6G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPB6G6R) SERCOM5/PAD1  */
#define   PPS_RPB6G6R_RPB6G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPB6G6R) QSPI/SCK  */
#define   PPS_RPB6G6R_RPB6G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPB6G6R) REFO1  */
#define   PPS_RPB6G6R_RPB6G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPB6G6R) REFO2  */
#define   PPS_RPB6G6R_RPB6G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPB6G6R) REFO3  */
#define   PPS_RPB6G6R_RPB6G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPB6G6R) REFO4  */
#define PPS_RPB6G6R_RPB6G6R_OFF               (PPS_RPB6G6R_RPB6G6R_OFF_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) OFF Position */
#define PPS_RPB6G6R_RPB6G6R_SCOM0P1           (PPS_RPB6G6R_RPB6G6R_SCOM0P1_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) SERCOM0/PAD1 Position */
#define PPS_RPB6G6R_RPB6G6R_SCOM1P1           (PPS_RPB6G6R_RPB6G6R_SCOM1P1_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) SERCOM1/PAD1 Position */
#define PPS_RPB6G6R_RPB6G6R_SCOM2P1           (PPS_RPB6G6R_RPB6G6R_SCOM2P1_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) SERCOM2/PAD1 Position */
#define PPS_RPB6G6R_RPB6G6R_SCOM3P1           (PPS_RPB6G6R_RPB6G6R_SCOM3P1_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) SERCOM3/PAD1 Position */
#define PPS_RPB6G6R_RPB6G6R_SCOM4P1           (PPS_RPB6G6R_RPB6G6R_SCOM4P1_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) SERCOM4/PAD1 Position */
#define PPS_RPB6G6R_RPB6G6R_SCOM5P1           (PPS_RPB6G6R_RPB6G6R_SCOM5P1_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) SERCOM5/PAD1 Position */
#define PPS_RPB6G6R_RPB6G6R_QSPI_SCK          (PPS_RPB6G6R_RPB6G6R_QSPI_SCK_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) QSPI/SCK Position */
#define PPS_RPB6G6R_RPB6G6R_REFO1             (PPS_RPB6G6R_RPB6G6R_REFO1_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) REFO1 Position */
#define PPS_RPB6G6R_RPB6G6R_REFO2             (PPS_RPB6G6R_RPB6G6R_REFO2_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) REFO2 Position */
#define PPS_RPB6G6R_RPB6G6R_REFO3             (PPS_RPB6G6R_RPB6G6R_REFO3_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) REFO3 Position */
#define PPS_RPB6G6R_RPB6G6R_REFO4             (PPS_RPB6G6R_RPB6G6R_REFO4_Val << PPS_RPB6G6R_RPB6G6R_Pos) /* (PPS_RPB6G6R) REFO4 Position */
#define PPS_RPB6G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB6G6R) Register Mask  */


/* -------- PPS_RPB7G1R : (PPS Offset: 0x310) (R/W 32)  -------- */
#define PPS_RPB7G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB7G1R)   Reset Value */

#define PPS_RPB7G1R_RPB7G1R_Pos               _UINT32_(0)                                          /* (PPS_RPB7G1R) RPB7/G1 Position */
#define PPS_RPB7G1R_RPB7G1R_Msk               (_UINT32_(0x3F) << PPS_RPB7G1R_RPB7G1R_Pos)          /* (PPS_RPB7G1R) RPB7/G1 Mask */
#define PPS_RPB7G1R_RPB7G1R(value)            (PPS_RPB7G1R_RPB7G1R_Msk & (_UINT32_(value) << PPS_RPB7G1R_RPB7G1R_Pos)) /* Assignment of value for RPB7G1R in the PPS_RPB7G1R register */
#define   PPS_RPB7G1R_RPB7G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB7G1R) OFF  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPB7G1R) SERCOM0/PAD3  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB7G1R) SERCOM0/PAD2  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB7G1R) SERCOM1/PAD0  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB7G1R) SERCOM1/PAD2  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB7G1R) SERCOM2/PAD3  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB7G1R) SERCOM2/PAD2  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB7G1R) SERCOM3/PAD0  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPB7G1R) SERCOM3/PAD2  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPB7G1R) SERCOM4/PAD3  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB7G1R) SERCOM4/PAD2  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB7G1R) SERCOM5/PAD0  */
#define   PPS_RPB7G1R_RPB7G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPB7G1R) SERCOM5/PAD2  */
#define   PPS_RPB7G1R_RPB7G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPB7G1R) TCC0/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPB7G1R) TCC0/WO4  */
#define   PPS_RPB7G1R_RPB7G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPB7G1R) TCC1/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPB7G1R) TCC1/WO4  */
#define   PPS_RPB7G1R_RPB7G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPB7G1R) TCC2/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPB7G1R) TC0/WO1  */
#define   PPS_RPB7G1R_RPB7G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPB7G1R) TC1/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPB7G1R) TC2/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB7G1R) TC3/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPB7G1R) TC4/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPB7G1R) TC5/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB7G1R) TC6/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB7G1R) TC7/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB7G1R) TC8/WO0  */
#define   PPS_RPB7G1R_RPB7G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPB7G1R) QSPI/CS  */
#define   PPS_RPB7G1R_RPB7G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPB7G1R) QSPI/DATA3  */
#define   PPS_RPB7G1R_RPB7G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPB7G1R) QSPI/DATA2  */
#define   PPS_RPB7G1R_RPB7G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPB7G1R) QSPI/DATA1  */
#define   PPS_RPB7G1R_RPB7G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB7G1R) QEI/CCMP0  */
#define   PPS_RPB7G1R_RPB7G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPB7G1R) TSTBUS0  */
#define   PPS_RPB7G1R_RPB7G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPB7G1R) TSTBUS4  */
#define   PPS_RPB7G1R_RPB7G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPB7G1R) TSTBUS8  */
#define   PPS_RPB7G1R_RPB7G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPB7G1R) FECTRL1  */
#define   PPS_RPB7G1R_RPB7G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPB7G1R) FECTRL2  */
#define   PPS_RPB7G1R_RPB7G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB7G1R) COEX/BT/STATE  */
#define PPS_RPB7G1R_RPB7G1R_OFF               (PPS_RPB7G1R_RPB7G1R_OFF_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) OFF Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM0P3           (PPS_RPB7G1R_RPB7G1R_SCOM0P3_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM0/PAD3 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM0P2           (PPS_RPB7G1R_RPB7G1R_SCOM0P2_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM0/PAD2 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM1P0           (PPS_RPB7G1R_RPB7G1R_SCOM1P0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM1/PAD0 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM1P2           (PPS_RPB7G1R_RPB7G1R_SCOM1P2_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM1/PAD2 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM2P3           (PPS_RPB7G1R_RPB7G1R_SCOM2P3_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM2/PAD3 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM2P2           (PPS_RPB7G1R_RPB7G1R_SCOM2P2_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM2/PAD2 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM3P0           (PPS_RPB7G1R_RPB7G1R_SCOM3P0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM3/PAD0 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM3P2           (PPS_RPB7G1R_RPB7G1R_SCOM3P2_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM3/PAD2 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM4P3           (PPS_RPB7G1R_RPB7G1R_SCOM4P3_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM4/PAD3 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM4P2           (PPS_RPB7G1R_RPB7G1R_SCOM4P2_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM4/PAD2 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM5P0           (PPS_RPB7G1R_RPB7G1R_SCOM5P0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM5/PAD0 Position */
#define PPS_RPB7G1R_RPB7G1R_SCOM5P2           (PPS_RPB7G1R_RPB7G1R_SCOM5P2_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) SERCOM5/PAD2 Position */
#define PPS_RPB7G1R_RPB7G1R_TCC0WO0           (PPS_RPB7G1R_RPB7G1R_TCC0WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TCC0/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TCC0WO4           (PPS_RPB7G1R_RPB7G1R_TCC0WO4_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TCC0/WO4 Position */
#define PPS_RPB7G1R_RPB7G1R_TCC1WO0           (PPS_RPB7G1R_RPB7G1R_TCC1WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TCC1/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TCC1WO4           (PPS_RPB7G1R_RPB7G1R_TCC1WO4_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TCC1/WO4 Position */
#define PPS_RPB7G1R_RPB7G1R_TCC2WO0           (PPS_RPB7G1R_RPB7G1R_TCC2WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TCC2/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TC0WO1            (PPS_RPB7G1R_RPB7G1R_TC0WO1_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC0/WO1 Position */
#define PPS_RPB7G1R_RPB7G1R_TC1WO0            (PPS_RPB7G1R_RPB7G1R_TC1WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC1/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TC2WO0            (PPS_RPB7G1R_RPB7G1R_TC2WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC2/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TC3WO0            (PPS_RPB7G1R_RPB7G1R_TC3WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC3/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TC4WO0            (PPS_RPB7G1R_RPB7G1R_TC4WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC4/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TC5WO0            (PPS_RPB7G1R_RPB7G1R_TC5WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC5/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TC6WO0            (PPS_RPB7G1R_RPB7G1R_TC6WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC6/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TC7WO0            (PPS_RPB7G1R_RPB7G1R_TC7WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC7/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_TC8WO0            (PPS_RPB7G1R_RPB7G1R_TC8WO0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TC8/WO0 Position */
#define PPS_RPB7G1R_RPB7G1R_QSPICS            (PPS_RPB7G1R_RPB7G1R_QSPICS_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) QSPI/CS Position */
#define PPS_RPB7G1R_RPB7G1R_QD3               (PPS_RPB7G1R_RPB7G1R_QD3_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) QSPI/DATA3 Position */
#define PPS_RPB7G1R_RPB7G1R_QD2               (PPS_RPB7G1R_RPB7G1R_QD2_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) QSPI/DATA2 Position */
#define PPS_RPB7G1R_RPB7G1R_QD1               (PPS_RPB7G1R_RPB7G1R_QD1_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) QSPI/DATA1 Position */
#define PPS_RPB7G1R_RPB7G1R_QEICCMP0          (PPS_RPB7G1R_RPB7G1R_QEICCMP0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) QEI/CCMP0 Position */
#define PPS_RPB7G1R_RPB7G1R_TSTBUS0           (PPS_RPB7G1R_RPB7G1R_TSTBUS0_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TSTBUS0 Position */
#define PPS_RPB7G1R_RPB7G1R_TSTBUS4           (PPS_RPB7G1R_RPB7G1R_TSTBUS4_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TSTBUS4 Position */
#define PPS_RPB7G1R_RPB7G1R_TSTBUS8           (PPS_RPB7G1R_RPB7G1R_TSTBUS8_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) TSTBUS8 Position */
#define PPS_RPB7G1R_RPB7G1R_FECTRL1           (PPS_RPB7G1R_RPB7G1R_FECTRL1_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) FECTRL1 Position */
#define PPS_RPB7G1R_RPB7G1R_FECTRL2           (PPS_RPB7G1R_RPB7G1R_FECTRL2_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) FECTRL2 Position */
#define PPS_RPB7G1R_RPB7G1R_COEX_BT_STATE     (PPS_RPB7G1R_RPB7G1R_COEX_BT_STATE_Val << PPS_RPB7G1R_RPB7G1R_Pos) /* (PPS_RPB7G1R) COEX/BT/STATE Position */
#define PPS_RPB7G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB7G1R) Register Mask  */


/* -------- PPS_RPB7G2R : (PPS Offset: 0x314) (R/W 32)  -------- */
#define PPS_RPB7G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB7G2R)   Reset Value */

#define PPS_RPB7G2R_RPB7G2R_Pos               _UINT32_(0)                                          /* (PPS_RPB7G2R) RPB7/G2 Position */
#define PPS_RPB7G2R_RPB7G2R_Msk               (_UINT32_(0x3F) << PPS_RPB7G2R_RPB7G2R_Pos)          /* (PPS_RPB7G2R) RPB7/G2 Mask */
#define PPS_RPB7G2R_RPB7G2R(value)            (PPS_RPB7G2R_RPB7G2R_Msk & (_UINT32_(value) << PPS_RPB7G2R_RPB7G2R_Pos)) /* Assignment of value for RPB7G2R in the PPS_RPB7G2R register */
#define   PPS_RPB7G2R_RPB7G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB7G2R) OFF  */
#define   PPS_RPB7G2R_RPB7G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB7G2R) CCL/OUT1  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB7G2R) SERCOM0/PAD0  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB7G2R) SERCOM0/PAD3  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB7G2R) SERCOM0/PAD2  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB7G2R) SERCOM1/PAD3  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB7G2R) SERCOM1/PAD2  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB7G2R) SERCOM2/PAD0  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB7G2R) SERCOM2/PAD3  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB7G2R) SERCOM2/PAD2  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPB7G2R) SERCOM3/PAD3  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPB7G2R) SERCOM3/PAD2  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB7G2R) SERCOM4/PAD0  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB7G2R) SERCOM4/PAD3  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB7G2R) SERCOM4/PAD2  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPB7G2R) SERCOM5/PAD3  */
#define   PPS_RPB7G2R_RPB7G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPB7G2R) SERCOM5/PAD2  */
#define   PPS_RPB7G2R_RPB7G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPB7G2R) TCC0/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPB7G2R) TCC0/WO5  */
#define   PPS_RPB7G2R_RPB7G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPB7G2R) TCC0/WO3  */
#define   PPS_RPB7G2R_RPB7G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB7G2R) TCC1/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPB7G2R) TCC1/WO5  */
#define   PPS_RPB7G2R_RPB7G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPB7G2R) TCC1/WO3  */
#define   PPS_RPB7G2R_RPB7G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPB7G2R) TCC2/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB7G2R) TC0/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB7G2R) TC1/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB7G2R) TC2/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB7G2R) TC3/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB7G2R) TC4/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPB7G2R) TC5/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPB7G2R) TC6/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPB7G2R) TC7/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPB7G2R) TC8/WO1  */
#define   PPS_RPB7G2R_RPB7G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPB7G2R) TC9/WO0  */
#define   PPS_RPB7G2R_RPB7G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB7G2R) QSPI/CS  */
#define   PPS_RPB7G2R_RPB7G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPB7G2R) QSPI/DATA0  */
#define   PPS_RPB7G2R_RPB7G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPB7G2R) QSPI/DATA3  */
#define   PPS_RPB7G2R_RPB7G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPB7G2R) QSPI/DATA2  */
#define   PPS_RPB7G2R_RPB7G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPB7G2R) TSTBUS5  */
#define   PPS_RPB7G2R_RPB7G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPB7G2R) TSTBUS9  */
#define   PPS_RPB7G2R_RPB7G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPB7G2R) FECTRL0  */
#define   PPS_RPB7G2R_RPB7G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB7G2R) COEX/RF/ACT  */
#define PPS_RPB7G2R_RPB7G2R_OFF               (PPS_RPB7G2R_RPB7G2R_OFF_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) OFF Position */
#define PPS_RPB7G2R_RPB7G2R_CCLO1             (PPS_RPB7G2R_RPB7G2R_CCLO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) CCL/OUT1 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM0P0           (PPS_RPB7G2R_RPB7G2R_SCOM0P0_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM0/PAD0 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM0P3           (PPS_RPB7G2R_RPB7G2R_SCOM0P3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM0/PAD3 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM0P2           (PPS_RPB7G2R_RPB7G2R_SCOM0P2_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM0/PAD2 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM1P3           (PPS_RPB7G2R_RPB7G2R_SCOM1P3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM1/PAD3 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM1P2           (PPS_RPB7G2R_RPB7G2R_SCOM1P2_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM1/PAD2 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM2P0           (PPS_RPB7G2R_RPB7G2R_SCOM2P0_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM2/PAD0 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM2P3           (PPS_RPB7G2R_RPB7G2R_SCOM2P3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM2/PAD3 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM2P2           (PPS_RPB7G2R_RPB7G2R_SCOM2P2_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM2/PAD2 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM3P3           (PPS_RPB7G2R_RPB7G2R_SCOM3P3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM3/PAD3 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM3P2           (PPS_RPB7G2R_RPB7G2R_SCOM3P2_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM3/PAD2 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM4P0           (PPS_RPB7G2R_RPB7G2R_SCOM4P0_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM4/PAD0 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM4P3           (PPS_RPB7G2R_RPB7G2R_SCOM4P3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM4/PAD3 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM4P2           (PPS_RPB7G2R_RPB7G2R_SCOM4P2_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM4/PAD2 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM5P3           (PPS_RPB7G2R_RPB7G2R_SCOM5P3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM5/PAD3 Position */
#define PPS_RPB7G2R_RPB7G2R_SCOM5P2           (PPS_RPB7G2R_RPB7G2R_SCOM5P2_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) SERCOM5/PAD2 Position */
#define PPS_RPB7G2R_RPB7G2R_TCC0WO1           (PPS_RPB7G2R_RPB7G2R_TCC0WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TCC0/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TCC0WO5           (PPS_RPB7G2R_RPB7G2R_TCC0WO5_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TCC0/WO5 Position */
#define PPS_RPB7G2R_RPB7G2R_TCC0WO3           (PPS_RPB7G2R_RPB7G2R_TCC0WO3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TCC0/WO3 Position */
#define PPS_RPB7G2R_RPB7G2R_TCC1WO1           (PPS_RPB7G2R_RPB7G2R_TCC1WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TCC1/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TCC1WO5           (PPS_RPB7G2R_RPB7G2R_TCC1WO5_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TCC1/WO5 Position */
#define PPS_RPB7G2R_RPB7G2R_TCC1WO3           (PPS_RPB7G2R_RPB7G2R_TCC1WO3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TCC1/WO3 Position */
#define PPS_RPB7G2R_RPB7G2R_TCC2WO1           (PPS_RPB7G2R_RPB7G2R_TCC2WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TCC2/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC0WO1            (PPS_RPB7G2R_RPB7G2R_TC0WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC0/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC1WO1            (PPS_RPB7G2R_RPB7G2R_TC1WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC1/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC2WO1            (PPS_RPB7G2R_RPB7G2R_TC2WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC2/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC3WO1            (PPS_RPB7G2R_RPB7G2R_TC3WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC3/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC4WO1            (PPS_RPB7G2R_RPB7G2R_TC4WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC4/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC5WO1            (PPS_RPB7G2R_RPB7G2R_TC5WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC5/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC6WO1            (PPS_RPB7G2R_RPB7G2R_TC6WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC6/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC7WO1            (PPS_RPB7G2R_RPB7G2R_TC7WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC7/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC8WO1            (PPS_RPB7G2R_RPB7G2R_TC8WO1_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC8/WO1 Position */
#define PPS_RPB7G2R_RPB7G2R_TC9WO0            (PPS_RPB7G2R_RPB7G2R_TC9WO0_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TC9/WO0 Position */
#define PPS_RPB7G2R_RPB7G2R_QSPICS            (PPS_RPB7G2R_RPB7G2R_QSPICS_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) QSPI/CS Position */
#define PPS_RPB7G2R_RPB7G2R_QD0               (PPS_RPB7G2R_RPB7G2R_QD0_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) QSPI/DATA0 Position */
#define PPS_RPB7G2R_RPB7G2R_QD3               (PPS_RPB7G2R_RPB7G2R_QD3_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) QSPI/DATA3 Position */
#define PPS_RPB7G2R_RPB7G2R_QD2               (PPS_RPB7G2R_RPB7G2R_QD2_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) QSPI/DATA2 Position */
#define PPS_RPB7G2R_RPB7G2R_TSTBUS5           (PPS_RPB7G2R_RPB7G2R_TSTBUS5_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TSTBUS5 Position */
#define PPS_RPB7G2R_RPB7G2R_TSTBUS9           (PPS_RPB7G2R_RPB7G2R_TSTBUS9_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) TSTBUS9 Position */
#define PPS_RPB7G2R_RPB7G2R_FECTRL0           (PPS_RPB7G2R_RPB7G2R_FECTRL0_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) FECTRL0 Position */
#define PPS_RPB7G2R_RPB7G2R_COEX_RF_ACT       (PPS_RPB7G2R_RPB7G2R_COEX_RF_ACT_Val << PPS_RPB7G2R_RPB7G2R_Pos) /* (PPS_RPB7G2R) COEX/RF/ACT Position */
#define PPS_RPB7G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB7G2R) Register Mask  */


/* -------- PPS_RPB7G4R : (PPS Offset: 0x318) (R/W 32)  -------- */
#define PPS_RPB7G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB7G4R)   Reset Value */

#define PPS_RPB7G4R_RPB7G4R_Pos               _UINT32_(0)                                          /* (PPS_RPB7G4R) RPB7/G4 Position */
#define PPS_RPB7G4R_RPB7G4R_Msk               (_UINT32_(0x3F) << PPS_RPB7G4R_RPB7G4R_Pos)          /* (PPS_RPB7G4R) RPB7/G4 Mask */
#define PPS_RPB7G4R_RPB7G4R(value)            (PPS_RPB7G4R_RPB7G4R_Msk & (_UINT32_(value) << PPS_RPB7G4R_RPB7G4R_Pos)) /* Assignment of value for RPB7G4R in the PPS_RPB7G4R register */
#define   PPS_RPB7G4R_RPB7G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB7G4R) OFF  */
#define   PPS_RPB7G4R_RPB7G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB7G4R) CCL/OUT1  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB7G4R) SERCOM0/PAD2  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB7G4R) SERCOM0/PAD0  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPB7G4R) SERCOM1/PAD3  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB7G4R) SERCOM1/PAD0  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB7G4R) SERCOM2/PAD2  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB7G4R) SERCOM2/PAD0  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB7G4R) SERCOM3/PAD3  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPB7G4R) SERCOM3/PAD0  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB7G4R) SERCOM4/PAD2  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB7G4R) SERCOM4/PAD0  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPB7G4R) SERCOM5/PAD3  */
#define   PPS_RPB7G4R_RPB7G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPB7G4R) SERCOM5/PAD0  */
#define   PPS_RPB7G4R_RPB7G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPB7G4R) TCC0/WO3  */
#define   PPS_RPB7G4R_RPB7G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPB7G4R) TCC0/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPB7G4R) TCC0/WO5  */
#define   PPS_RPB7G4R_RPB7G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPB7G4R) TCC1/WO3  */
#define   PPS_RPB7G4R_RPB7G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPB7G4R) TCC1/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPB7G4R) TCC1/WO5  */
#define   PPS_RPB7G4R_RPB7G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB7G4R) TCC2/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB7G4R) TC0/WO0  */
#define   PPS_RPB7G4R_RPB7G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPB7G4R) TC1/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPB7G4R) TC2/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB7G4R) TC3/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB7G4R) TC4/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB7G4R) TC5/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB7G4R) TC6/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB7G4R) TC7/WO1  */
#define   PPS_RPB7G4R_RPB7G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB7G4R) TC9/WO0  */
#define   PPS_RPB7G4R_RPB7G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPB7G4R) QSPI/CS  */
#define   PPS_RPB7G4R_RPB7G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPB7G4R) QSPI/DATA2  */
#define   PPS_RPB7G4R_RPB7G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPB7G4R) QSPI/DATA1  */
#define   PPS_RPB7G4R_RPB7G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPB7G4R) QSPI/DATA0  */
#define   PPS_RPB7G4R_RPB7G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPB7G4R) TSTBUS2  */
#define   PPS_RPB7G4R_RPB7G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPB7G4R) TSTBUS6  */
#define   PPS_RPB7G4R_RPB7G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPB7G4R) AC/CMP1  */
#define   PPS_RPB7G4R_RPB7G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPB7G4R) AC/CMPTOUT  */
#define   PPS_RPB7G4R_RPB7G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPB7G4R) CAN1/TX  */
#define   PPS_RPB7G4R_RPB7G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPB7G4R) FECTRL3  */
#define   PPS_RPB7G4R_RPB7G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPB7G4R) FECTRL5  */
#define PPS_RPB7G4R_RPB7G4R_OFF               (PPS_RPB7G4R_RPB7G4R_OFF_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) OFF Position */
#define PPS_RPB7G4R_RPB7G4R_CCLO1             (PPS_RPB7G4R_RPB7G4R_CCLO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) CCL/OUT1 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM0P2           (PPS_RPB7G4R_RPB7G4R_SCOM0P2_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM0/PAD2 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM0P0           (PPS_RPB7G4R_RPB7G4R_SCOM0P0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM0/PAD0 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM1P3           (PPS_RPB7G4R_RPB7G4R_SCOM1P3_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM1/PAD3 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM1P0           (PPS_RPB7G4R_RPB7G4R_SCOM1P0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM1/PAD0 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM2P2           (PPS_RPB7G4R_RPB7G4R_SCOM2P2_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM2/PAD2 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM2P0           (PPS_RPB7G4R_RPB7G4R_SCOM2P0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM2/PAD0 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM3P3           (PPS_RPB7G4R_RPB7G4R_SCOM3P3_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM3/PAD3 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM3P0           (PPS_RPB7G4R_RPB7G4R_SCOM3P0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM3/PAD0 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM4P2           (PPS_RPB7G4R_RPB7G4R_SCOM4P2_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM4/PAD2 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM4P0           (PPS_RPB7G4R_RPB7G4R_SCOM4P0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM4/PAD0 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM5P3           (PPS_RPB7G4R_RPB7G4R_SCOM5P3_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM5/PAD3 Position */
#define PPS_RPB7G4R_RPB7G4R_SCOM5P0           (PPS_RPB7G4R_RPB7G4R_SCOM5P0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) SERCOM5/PAD0 Position */
#define PPS_RPB7G4R_RPB7G4R_TCC0WO3           (PPS_RPB7G4R_RPB7G4R_TCC0WO3_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TCC0/WO3 Position */
#define PPS_RPB7G4R_RPB7G4R_TCC0WO1           (PPS_RPB7G4R_RPB7G4R_TCC0WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TCC0/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TCC0WO5           (PPS_RPB7G4R_RPB7G4R_TCC0WO5_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TCC0/WO5 Position */
#define PPS_RPB7G4R_RPB7G4R_TCC1WO3           (PPS_RPB7G4R_RPB7G4R_TCC1WO3_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TCC1/WO3 Position */
#define PPS_RPB7G4R_RPB7G4R_TCC1WO1           (PPS_RPB7G4R_RPB7G4R_TCC1WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TCC1/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TCC1WO5           (PPS_RPB7G4R_RPB7G4R_TCC1WO5_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TCC1/WO5 Position */
#define PPS_RPB7G4R_RPB7G4R_TCC2WO1           (PPS_RPB7G4R_RPB7G4R_TCC2WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TCC2/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TC0WO0            (PPS_RPB7G4R_RPB7G4R_TC0WO0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC0/WO0 Position */
#define PPS_RPB7G4R_RPB7G4R_TC1WO1            (PPS_RPB7G4R_RPB7G4R_TC1WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC1/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TC2WO1            (PPS_RPB7G4R_RPB7G4R_TC2WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC2/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TC3WO1            (PPS_RPB7G4R_RPB7G4R_TC3WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC3/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TC4WO1            (PPS_RPB7G4R_RPB7G4R_TC4WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC4/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TC5WO1            (PPS_RPB7G4R_RPB7G4R_TC5WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC5/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TC6WO1            (PPS_RPB7G4R_RPB7G4R_TC6WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC6/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TC7WO1            (PPS_RPB7G4R_RPB7G4R_TC7WO1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC7/WO1 Position */
#define PPS_RPB7G4R_RPB7G4R_TC9WO0            (PPS_RPB7G4R_RPB7G4R_TC9WO0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TC9/WO0 Position */
#define PPS_RPB7G4R_RPB7G4R_QSPICS            (PPS_RPB7G4R_RPB7G4R_QSPICS_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) QSPI/CS Position */
#define PPS_RPB7G4R_RPB7G4R_QD2               (PPS_RPB7G4R_RPB7G4R_QD2_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) QSPI/DATA2 Position */
#define PPS_RPB7G4R_RPB7G4R_QD1               (PPS_RPB7G4R_RPB7G4R_QD1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) QSPI/DATA1 Position */
#define PPS_RPB7G4R_RPB7G4R_QD0               (PPS_RPB7G4R_RPB7G4R_QD0_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) QSPI/DATA0 Position */
#define PPS_RPB7G4R_RPB7G4R_TSTBUS2           (PPS_RPB7G4R_RPB7G4R_TSTBUS2_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TSTBUS2 Position */
#define PPS_RPB7G4R_RPB7G4R_TSTBUS6           (PPS_RPB7G4R_RPB7G4R_TSTBUS6_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) TSTBUS6 Position */
#define PPS_RPB7G4R_RPB7G4R_AC_CMP1           (PPS_RPB7G4R_RPB7G4R_AC_CMP1_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) AC/CMP1 Position */
#define PPS_RPB7G4R_RPB7G4R_AC_CMPTOUT        (PPS_RPB7G4R_RPB7G4R_AC_CMPTOUT_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) AC/CMPTOUT Position */
#define PPS_RPB7G4R_RPB7G4R_CAN1_TX           (PPS_RPB7G4R_RPB7G4R_CAN1_TX_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) CAN1/TX Position */
#define PPS_RPB7G4R_RPB7G4R_FECTRL3           (PPS_RPB7G4R_RPB7G4R_FECTRL3_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) FECTRL3 Position */
#define PPS_RPB7G4R_RPB7G4R_FECTRL5           (PPS_RPB7G4R_RPB7G4R_FECTRL5_Val << PPS_RPB7G4R_RPB7G4R_Pos) /* (PPS_RPB7G4R) FECTRL5 Position */
#define PPS_RPB7G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB7G4R) Register Mask  */


/* -------- PPS_RPB8G1R : (PPS Offset: 0x31C) (R/W 32)  -------- */
#define PPS_RPB8G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB8G1R)   Reset Value */

#define PPS_RPB8G1R_RPB8G1R_Pos               _UINT32_(0)                                          /* (PPS_RPB8G1R) RPB8/G1 Position */
#define PPS_RPB8G1R_RPB8G1R_Msk               (_UINT32_(0x3F) << PPS_RPB8G1R_RPB8G1R_Pos)          /* (PPS_RPB8G1R) RPB8/G1 Mask */
#define PPS_RPB8G1R_RPB8G1R(value)            (PPS_RPB8G1R_RPB8G1R_Msk & (_UINT32_(value) << PPS_RPB8G1R_RPB8G1R_Pos)) /* Assignment of value for RPB8G1R in the PPS_RPB8G1R register */
#define   PPS_RPB8G1R_RPB8G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB8G1R) OFF  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPB8G1R) SERCOM0/PAD3  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPB8G1R) SERCOM0/PAD2  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPB8G1R) SERCOM1/PAD0  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB8G1R) SERCOM1/PAD2  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB8G1R) SERCOM2/PAD3  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB8G1R) SERCOM2/PAD2  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB8G1R) SERCOM3/PAD0  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPB8G1R) SERCOM3/PAD2  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPB8G1R) SERCOM4/PAD3  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPB8G1R) SERCOM4/PAD2  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPB8G1R) SERCOM5/PAD0  */
#define   PPS_RPB8G1R_RPB8G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPB8G1R) SERCOM5/PAD2  */
#define   PPS_RPB8G1R_RPB8G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPB8G1R) TCC0/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPB8G1R) TCC0/WO4  */
#define   PPS_RPB8G1R_RPB8G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPB8G1R) TCC1/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPB8G1R) TCC1/WO4  */
#define   PPS_RPB8G1R_RPB8G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPB8G1R) TCC2/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPB8G1R) TC0/WO1  */
#define   PPS_RPB8G1R_RPB8G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPB8G1R) TC1/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPB8G1R) TC2/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPB8G1R) TC3/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPB8G1R) TC4/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPB8G1R) TC5/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB8G1R) TC6/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB8G1R) TC7/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB8G1R) TC8/WO0  */
#define   PPS_RPB8G1R_RPB8G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPB8G1R) QSPI/CS  */
#define   PPS_RPB8G1R_RPB8G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPB8G1R) QSPI/DATA3  */
#define   PPS_RPB8G1R_RPB8G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPB8G1R) QSPI/DATA2  */
#define   PPS_RPB8G1R_RPB8G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPB8G1R) QSPI/DATA1  */
#define   PPS_RPB8G1R_RPB8G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB8G1R) QEI/CCMP0  */
#define   PPS_RPB8G1R_RPB8G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPB8G1R) TSTBUS0  */
#define   PPS_RPB8G1R_RPB8G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPB8G1R) TSTBUS4  */
#define   PPS_RPB8G1R_RPB8G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPB8G1R) TSTBUS8  */
#define   PPS_RPB8G1R_RPB8G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPB8G1R) FECTRL1  */
#define   PPS_RPB8G1R_RPB8G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPB8G1R) FECTRL2  */
#define   PPS_RPB8G1R_RPB8G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB8G1R) COEX/BT/STATE  */
#define PPS_RPB8G1R_RPB8G1R_OFF               (PPS_RPB8G1R_RPB8G1R_OFF_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) OFF Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM0P3           (PPS_RPB8G1R_RPB8G1R_SCOM0P3_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM0/PAD3 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM0P2           (PPS_RPB8G1R_RPB8G1R_SCOM0P2_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM0/PAD2 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM1P0           (PPS_RPB8G1R_RPB8G1R_SCOM1P0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM1/PAD0 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM1P2           (PPS_RPB8G1R_RPB8G1R_SCOM1P2_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM1/PAD2 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM2P3           (PPS_RPB8G1R_RPB8G1R_SCOM2P3_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM2/PAD3 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM2P2           (PPS_RPB8G1R_RPB8G1R_SCOM2P2_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM2/PAD2 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM3P0           (PPS_RPB8G1R_RPB8G1R_SCOM3P0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM3/PAD0 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM3P2           (PPS_RPB8G1R_RPB8G1R_SCOM3P2_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM3/PAD2 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM4P3           (PPS_RPB8G1R_RPB8G1R_SCOM4P3_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM4/PAD3 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM4P2           (PPS_RPB8G1R_RPB8G1R_SCOM4P2_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM4/PAD2 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM5P0           (PPS_RPB8G1R_RPB8G1R_SCOM5P0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM5/PAD0 Position */
#define PPS_RPB8G1R_RPB8G1R_SCOM5P2           (PPS_RPB8G1R_RPB8G1R_SCOM5P2_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) SERCOM5/PAD2 Position */
#define PPS_RPB8G1R_RPB8G1R_TCC0WO0           (PPS_RPB8G1R_RPB8G1R_TCC0WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TCC0/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TCC0WO4           (PPS_RPB8G1R_RPB8G1R_TCC0WO4_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TCC0/WO4 Position */
#define PPS_RPB8G1R_RPB8G1R_TCC1WO0           (PPS_RPB8G1R_RPB8G1R_TCC1WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TCC1/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TCC1WO4           (PPS_RPB8G1R_RPB8G1R_TCC1WO4_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TCC1/WO4 Position */
#define PPS_RPB8G1R_RPB8G1R_TCC2WO0           (PPS_RPB8G1R_RPB8G1R_TCC2WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TCC2/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TC0WO1            (PPS_RPB8G1R_RPB8G1R_TC0WO1_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC0/WO1 Position */
#define PPS_RPB8G1R_RPB8G1R_TC1WO0            (PPS_RPB8G1R_RPB8G1R_TC1WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC1/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TC2WO0            (PPS_RPB8G1R_RPB8G1R_TC2WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC2/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TC3WO0            (PPS_RPB8G1R_RPB8G1R_TC3WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC3/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TC4WO0            (PPS_RPB8G1R_RPB8G1R_TC4WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC4/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TC5WO0            (PPS_RPB8G1R_RPB8G1R_TC5WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC5/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TC6WO0            (PPS_RPB8G1R_RPB8G1R_TC6WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC6/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TC7WO0            (PPS_RPB8G1R_RPB8G1R_TC7WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC7/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_TC8WO0            (PPS_RPB8G1R_RPB8G1R_TC8WO0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TC8/WO0 Position */
#define PPS_RPB8G1R_RPB8G1R_QSPICS            (PPS_RPB8G1R_RPB8G1R_QSPICS_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) QSPI/CS Position */
#define PPS_RPB8G1R_RPB8G1R_QD3               (PPS_RPB8G1R_RPB8G1R_QD3_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) QSPI/DATA3 Position */
#define PPS_RPB8G1R_RPB8G1R_QD2               (PPS_RPB8G1R_RPB8G1R_QD2_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) QSPI/DATA2 Position */
#define PPS_RPB8G1R_RPB8G1R_QD1               (PPS_RPB8G1R_RPB8G1R_QD1_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) QSPI/DATA1 Position */
#define PPS_RPB8G1R_RPB8G1R_QEICCMP0          (PPS_RPB8G1R_RPB8G1R_QEICCMP0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) QEI/CCMP0 Position */
#define PPS_RPB8G1R_RPB8G1R_TSTBUS0           (PPS_RPB8G1R_RPB8G1R_TSTBUS0_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TSTBUS0 Position */
#define PPS_RPB8G1R_RPB8G1R_TSTBUS4           (PPS_RPB8G1R_RPB8G1R_TSTBUS4_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TSTBUS4 Position */
#define PPS_RPB8G1R_RPB8G1R_TSTBUS8           (PPS_RPB8G1R_RPB8G1R_TSTBUS8_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) TSTBUS8 Position */
#define PPS_RPB8G1R_RPB8G1R_FECTRL1           (PPS_RPB8G1R_RPB8G1R_FECTRL1_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) FECTRL1 Position */
#define PPS_RPB8G1R_RPB8G1R_FECTRL2           (PPS_RPB8G1R_RPB8G1R_FECTRL2_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) FECTRL2 Position */
#define PPS_RPB8G1R_RPB8G1R_COEX_BT_STATE     (PPS_RPB8G1R_RPB8G1R_COEX_BT_STATE_Val << PPS_RPB8G1R_RPB8G1R_Pos) /* (PPS_RPB8G1R) COEX/BT/STATE Position */
#define PPS_RPB8G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB8G1R) Register Mask  */


/* -------- PPS_RPB8G2R : (PPS Offset: 0x320) (R/W 32)  -------- */
#define PPS_RPB8G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB8G2R)   Reset Value */

#define PPS_RPB8G2R_RPB8G2R_Pos               _UINT32_(0)                                          /* (PPS_RPB8G2R) RPB8/G2 Position */
#define PPS_RPB8G2R_RPB8G2R_Msk               (_UINT32_(0x3F) << PPS_RPB8G2R_RPB8G2R_Pos)          /* (PPS_RPB8G2R) RPB8/G2 Mask */
#define PPS_RPB8G2R_RPB8G2R(value)            (PPS_RPB8G2R_RPB8G2R_Msk & (_UINT32_(value) << PPS_RPB8G2R_RPB8G2R_Pos)) /* Assignment of value for RPB8G2R in the PPS_RPB8G2R register */
#define   PPS_RPB8G2R_RPB8G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB8G2R) OFF  */
#define   PPS_RPB8G2R_RPB8G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB8G2R) CCL/OUT1  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB8G2R) SERCOM0/PAD0  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB8G2R) SERCOM0/PAD3  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB8G2R) SERCOM0/PAD2  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB8G2R) SERCOM1/PAD3  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB8G2R) SERCOM1/PAD2  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB8G2R) SERCOM2/PAD0  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB8G2R) SERCOM2/PAD3  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB8G2R) SERCOM2/PAD2  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPB8G2R) SERCOM3/PAD3  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPB8G2R) SERCOM3/PAD2  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB8G2R) SERCOM4/PAD0  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB8G2R) SERCOM4/PAD3  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB8G2R) SERCOM4/PAD2  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPB8G2R) SERCOM5/PAD3  */
#define   PPS_RPB8G2R_RPB8G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPB8G2R) SERCOM5/PAD2  */
#define   PPS_RPB8G2R_RPB8G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPB8G2R) TCC0/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPB8G2R) TCC0/WO5  */
#define   PPS_RPB8G2R_RPB8G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPB8G2R) TCC0/WO3  */
#define   PPS_RPB8G2R_RPB8G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB8G2R) TCC1/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPB8G2R) TCC1/WO5  */
#define   PPS_RPB8G2R_RPB8G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPB8G2R) TCC1/WO3  */
#define   PPS_RPB8G2R_RPB8G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPB8G2R) TCC2/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB8G2R) TC0/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB8G2R) TC1/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB8G2R) TC2/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB8G2R) TC3/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB8G2R) TC4/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPB8G2R) TC5/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPB8G2R) TC6/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPB8G2R) TC7/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPB8G2R) TC8/WO1  */
#define   PPS_RPB8G2R_RPB8G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPB8G2R) TC9/WO0  */
#define   PPS_RPB8G2R_RPB8G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB8G2R) QSPI/CS  */
#define   PPS_RPB8G2R_RPB8G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPB8G2R) QSPI/DATA0  */
#define   PPS_RPB8G2R_RPB8G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPB8G2R) QSPI/DATA3  */
#define   PPS_RPB8G2R_RPB8G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPB8G2R) QSPI/DATA2  */
#define   PPS_RPB8G2R_RPB8G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPB8G2R) TSTBUS5  */
#define   PPS_RPB8G2R_RPB8G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPB8G2R) TSTBUS9  */
#define   PPS_RPB8G2R_RPB8G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPB8G2R) FECTRL0  */
#define   PPS_RPB8G2R_RPB8G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB8G2R) COEX/RF/ACT  */
#define PPS_RPB8G2R_RPB8G2R_OFF               (PPS_RPB8G2R_RPB8G2R_OFF_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) OFF Position */
#define PPS_RPB8G2R_RPB8G2R_CCLO1             (PPS_RPB8G2R_RPB8G2R_CCLO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) CCL/OUT1 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM0P0           (PPS_RPB8G2R_RPB8G2R_SCOM0P0_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM0/PAD0 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM0P3           (PPS_RPB8G2R_RPB8G2R_SCOM0P3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM0/PAD3 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM0P2           (PPS_RPB8G2R_RPB8G2R_SCOM0P2_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM0/PAD2 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM1P3           (PPS_RPB8G2R_RPB8G2R_SCOM1P3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM1/PAD3 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM1P2           (PPS_RPB8G2R_RPB8G2R_SCOM1P2_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM1/PAD2 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM2P0           (PPS_RPB8G2R_RPB8G2R_SCOM2P0_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM2/PAD0 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM2P3           (PPS_RPB8G2R_RPB8G2R_SCOM2P3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM2/PAD3 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM2P2           (PPS_RPB8G2R_RPB8G2R_SCOM2P2_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM2/PAD2 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM3P3           (PPS_RPB8G2R_RPB8G2R_SCOM3P3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM3/PAD3 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM3P2           (PPS_RPB8G2R_RPB8G2R_SCOM3P2_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM3/PAD2 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM4P0           (PPS_RPB8G2R_RPB8G2R_SCOM4P0_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM4/PAD0 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM4P3           (PPS_RPB8G2R_RPB8G2R_SCOM4P3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM4/PAD3 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM4P2           (PPS_RPB8G2R_RPB8G2R_SCOM4P2_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM4/PAD2 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM5P3           (PPS_RPB8G2R_RPB8G2R_SCOM5P3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM5/PAD3 Position */
#define PPS_RPB8G2R_RPB8G2R_SCOM5P2           (PPS_RPB8G2R_RPB8G2R_SCOM5P2_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) SERCOM5/PAD2 Position */
#define PPS_RPB8G2R_RPB8G2R_TCC0WO1           (PPS_RPB8G2R_RPB8G2R_TCC0WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TCC0/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TCC0WO5           (PPS_RPB8G2R_RPB8G2R_TCC0WO5_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TCC0/WO5 Position */
#define PPS_RPB8G2R_RPB8G2R_TCC0WO3           (PPS_RPB8G2R_RPB8G2R_TCC0WO3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TCC0/WO3 Position */
#define PPS_RPB8G2R_RPB8G2R_TCC1WO1           (PPS_RPB8G2R_RPB8G2R_TCC1WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TCC1/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TCC1WO5           (PPS_RPB8G2R_RPB8G2R_TCC1WO5_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TCC1/WO5 Position */
#define PPS_RPB8G2R_RPB8G2R_TCC1WO3           (PPS_RPB8G2R_RPB8G2R_TCC1WO3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TCC1/WO3 Position */
#define PPS_RPB8G2R_RPB8G2R_TCC2WO1           (PPS_RPB8G2R_RPB8G2R_TCC2WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TCC2/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC0WO1            (PPS_RPB8G2R_RPB8G2R_TC0WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC0/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC1WO1            (PPS_RPB8G2R_RPB8G2R_TC1WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC1/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC2WO1            (PPS_RPB8G2R_RPB8G2R_TC2WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC2/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC3WO1            (PPS_RPB8G2R_RPB8G2R_TC3WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC3/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC4WO1            (PPS_RPB8G2R_RPB8G2R_TC4WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC4/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC5WO1            (PPS_RPB8G2R_RPB8G2R_TC5WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC5/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC6WO1            (PPS_RPB8G2R_RPB8G2R_TC6WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC6/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC7WO1            (PPS_RPB8G2R_RPB8G2R_TC7WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC7/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC8WO1            (PPS_RPB8G2R_RPB8G2R_TC8WO1_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC8/WO1 Position */
#define PPS_RPB8G2R_RPB8G2R_TC9WO0            (PPS_RPB8G2R_RPB8G2R_TC9WO0_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TC9/WO0 Position */
#define PPS_RPB8G2R_RPB8G2R_QSPICS            (PPS_RPB8G2R_RPB8G2R_QSPICS_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) QSPI/CS Position */
#define PPS_RPB8G2R_RPB8G2R_QD0               (PPS_RPB8G2R_RPB8G2R_QD0_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) QSPI/DATA0 Position */
#define PPS_RPB8G2R_RPB8G2R_QD3               (PPS_RPB8G2R_RPB8G2R_QD3_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) QSPI/DATA3 Position */
#define PPS_RPB8G2R_RPB8G2R_QD2               (PPS_RPB8G2R_RPB8G2R_QD2_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) QSPI/DATA2 Position */
#define PPS_RPB8G2R_RPB8G2R_TSTBUS5           (PPS_RPB8G2R_RPB8G2R_TSTBUS5_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TSTBUS5 Position */
#define PPS_RPB8G2R_RPB8G2R_TSTBUS9           (PPS_RPB8G2R_RPB8G2R_TSTBUS9_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) TSTBUS9 Position */
#define PPS_RPB8G2R_RPB8G2R_FECTRL0           (PPS_RPB8G2R_RPB8G2R_FECTRL0_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) FECTRL0 Position */
#define PPS_RPB8G2R_RPB8G2R_COEX_RF_ACT       (PPS_RPB8G2R_RPB8G2R_COEX_RF_ACT_Val << PPS_RPB8G2R_RPB8G2R_Pos) /* (PPS_RPB8G2R) COEX/RF/ACT Position */
#define PPS_RPB8G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB8G2R) Register Mask  */


/* -------- PPS_RPB8G3R : (PPS Offset: 0x324) (R/W 32)  -------- */
#define PPS_RPB8G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB8G3R)   Reset Value */

#define PPS_RPB8G3R_RPB8G3R_Pos               _UINT32_(0)                                          /* (PPS_RPB8G3R) RPB8/G3 Position */
#define PPS_RPB8G3R_RPB8G3R_Msk               (_UINT32_(0x3F) << PPS_RPB8G3R_RPB8G3R_Pos)          /* (PPS_RPB8G3R) RPB8/G3 Mask */
#define PPS_RPB8G3R_RPB8G3R(value)            (PPS_RPB8G3R_RPB8G3R_Msk & (_UINT32_(value) << PPS_RPB8G3R_RPB8G3R_Pos)) /* Assignment of value for RPB8G3R in the PPS_RPB8G3R register */
#define   PPS_RPB8G3R_RPB8G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB8G3R) OFF  */
#define   PPS_RPB8G3R_RPB8G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB8G3R) CCL/OUT0  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB8G3R) SERCOM0/PAD0  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB8G3R) SERCOM0/PAD3  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB8G3R) SERCOM1/PAD2  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB8G3R) SERCOM1/PAD0  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPB8G3R) SERCOM1/PAD3  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB8G3R) SERCOM2/PAD0  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB8G3R) SERCOM2/PAD3  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB8G3R) SERCOM3/PAD2  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPB8G3R) SERCOM3/PAD0  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPB8G3R) SERCOM3/PAD3  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB8G3R) SERCOM4/PAD0  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB8G3R) SERCOM4/PAD3  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB8G3R) SERCOM5/PAD2  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPB8G3R) SERCOM5/PAD0  */
#define   PPS_RPB8G3R_RPB8G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPB8G3R) SERCOM5/PAD3  */
#define   PPS_RPB8G3R_RPB8G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPB8G3R) TCC0/WO2  */
#define   PPS_RPB8G3R_RPB8G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPB8G3R) TCC0/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPB8G3R) TCC0/WO4  */
#define   PPS_RPB8G3R_RPB8G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPB8G3R) TCC1/WO2  */
#define   PPS_RPB8G3R_RPB8G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPB8G3R) TCC1/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPB8G3R) TCC1/WO4  */
#define   PPS_RPB8G3R_RPB8G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPB8G3R) TCC2/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB8G3R) TC0/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB8G3R) TC1/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB8G3R) TC2/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPB8G3R) TC3/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPB8G3R) TC4/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB8G3R) TC5/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPB8G3R) TC6/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPB8G3R) TC7/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPB8G3R) TC8/WO0  */
#define   PPS_RPB8G3R_RPB8G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPB8G3R) TC9/WO1  */
#define   PPS_RPB8G3R_RPB8G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB8G3R) QSPI/CS  */
#define   PPS_RPB8G3R_RPB8G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPB8G3R) QSPI/DATA1  */
#define   PPS_RPB8G3R_RPB8G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPB8G3R) QSPI/DATA0  */
#define   PPS_RPB8G3R_RPB8G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPB8G3R) QSPI/DATA3  */
#define   PPS_RPB8G3R_RPB8G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPB8G3R) TSTBUS1  */
#define   PPS_RPB8G3R_RPB8G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPB8G3R) TSTBUS10  */
#define   PPS_RPB8G3R_RPB8G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPB8G3R) AC/CMP0  */
#define   PPS_RPB8G3R_RPB8G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPB8G3R) AC/CMPTRDY  */
#define   PPS_RPB8G3R_RPB8G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPB8G3R) FECTRL4  */
#define PPS_RPB8G3R_RPB8G3R_OFF               (PPS_RPB8G3R_RPB8G3R_OFF_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) OFF Position */
#define PPS_RPB8G3R_RPB8G3R_CCLO0             (PPS_RPB8G3R_RPB8G3R_CCLO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) CCL/OUT0 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM0P0           (PPS_RPB8G3R_RPB8G3R_SCOM0P0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM0/PAD0 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM0P3           (PPS_RPB8G3R_RPB8G3R_SCOM0P3_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM0/PAD3 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM1P2           (PPS_RPB8G3R_RPB8G3R_SCOM1P2_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM1/PAD2 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM1P0           (PPS_RPB8G3R_RPB8G3R_SCOM1P0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM1/PAD0 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM1P3           (PPS_RPB8G3R_RPB8G3R_SCOM1P3_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM1/PAD3 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM2P0           (PPS_RPB8G3R_RPB8G3R_SCOM2P0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM2/PAD0 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM2P3           (PPS_RPB8G3R_RPB8G3R_SCOM2P3_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM2/PAD3 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM3P2           (PPS_RPB8G3R_RPB8G3R_SCOM3P2_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM3/PAD2 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM3P0           (PPS_RPB8G3R_RPB8G3R_SCOM3P0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM3/PAD0 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM3P3           (PPS_RPB8G3R_RPB8G3R_SCOM3P3_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM3/PAD3 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM4P0           (PPS_RPB8G3R_RPB8G3R_SCOM4P0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM4/PAD0 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM4P3           (PPS_RPB8G3R_RPB8G3R_SCOM4P3_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM4/PAD3 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM5P2           (PPS_RPB8G3R_RPB8G3R_SCOM5P2_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM5/PAD2 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM5P0           (PPS_RPB8G3R_RPB8G3R_SCOM5P0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM5/PAD0 Position */
#define PPS_RPB8G3R_RPB8G3R_SCOM5P3           (PPS_RPB8G3R_RPB8G3R_SCOM5P3_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) SERCOM5/PAD3 Position */
#define PPS_RPB8G3R_RPB8G3R_TCC0WO2           (PPS_RPB8G3R_RPB8G3R_TCC0WO2_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TCC0/WO2 Position */
#define PPS_RPB8G3R_RPB8G3R_TCC0WO0           (PPS_RPB8G3R_RPB8G3R_TCC0WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TCC0/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TCC0WO4           (PPS_RPB8G3R_RPB8G3R_TCC0WO4_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TCC0/WO4 Position */
#define PPS_RPB8G3R_RPB8G3R_TCC1WO2           (PPS_RPB8G3R_RPB8G3R_TCC1WO2_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TCC1/WO2 Position */
#define PPS_RPB8G3R_RPB8G3R_TCC1WO0           (PPS_RPB8G3R_RPB8G3R_TCC1WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TCC1/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TCC1WO4           (PPS_RPB8G3R_RPB8G3R_TCC1WO4_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TCC1/WO4 Position */
#define PPS_RPB8G3R_RPB8G3R_TCC2WO0           (PPS_RPB8G3R_RPB8G3R_TCC2WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TCC2/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC0WO0            (PPS_RPB8G3R_RPB8G3R_TC0WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC0/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC1WO0            (PPS_RPB8G3R_RPB8G3R_TC1WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC1/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC2WO0            (PPS_RPB8G3R_RPB8G3R_TC2WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC2/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC3WO0            (PPS_RPB8G3R_RPB8G3R_TC3WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC3/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC4WO0            (PPS_RPB8G3R_RPB8G3R_TC4WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC4/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC5WO0            (PPS_RPB8G3R_RPB8G3R_TC5WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC5/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC6WO0            (PPS_RPB8G3R_RPB8G3R_TC6WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC6/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC7WO0            (PPS_RPB8G3R_RPB8G3R_TC7WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC7/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC8WO0            (PPS_RPB8G3R_RPB8G3R_TC8WO0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC8/WO0 Position */
#define PPS_RPB8G3R_RPB8G3R_TC9WO1            (PPS_RPB8G3R_RPB8G3R_TC9WO1_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TC9/WO1 Position */
#define PPS_RPB8G3R_RPB8G3R_QSPICS            (PPS_RPB8G3R_RPB8G3R_QSPICS_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) QSPI/CS Position */
#define PPS_RPB8G3R_RPB8G3R_QD1               (PPS_RPB8G3R_RPB8G3R_QD1_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) QSPI/DATA1 Position */
#define PPS_RPB8G3R_RPB8G3R_QD0               (PPS_RPB8G3R_RPB8G3R_QD0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) QSPI/DATA0 Position */
#define PPS_RPB8G3R_RPB8G3R_QD3               (PPS_RPB8G3R_RPB8G3R_QD3_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) QSPI/DATA3 Position */
#define PPS_RPB8G3R_RPB8G3R_TSTBUS1           (PPS_RPB8G3R_RPB8G3R_TSTBUS1_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TSTBUS1 Position */
#define PPS_RPB8G3R_RPB8G3R_TSTBUS10          (PPS_RPB8G3R_RPB8G3R_TSTBUS10_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) TSTBUS10 Position */
#define PPS_RPB8G3R_RPB8G3R_AC_CMP0           (PPS_RPB8G3R_RPB8G3R_AC_CMP0_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) AC/CMP0 Position */
#define PPS_RPB8G3R_RPB8G3R_AC_CMPTRDY        (PPS_RPB8G3R_RPB8G3R_AC_CMPTRDY_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) AC/CMPTRDY Position */
#define PPS_RPB8G3R_RPB8G3R_FECTRL4           (PPS_RPB8G3R_RPB8G3R_FECTRL4_Val << PPS_RPB8G3R_RPB8G3R_Pos) /* (PPS_RPB8G3R) FECTRL4 Position */
#define PPS_RPB8G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB8G3R) Register Mask  */


/* -------- PPS_RPB8G6R : (PPS Offset: 0x328) (R/W 32)  -------- */
#define PPS_RPB8G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB8G6R)   Reset Value */

#define PPS_RPB8G6R_RPB8G6R_Pos               _UINT32_(0)                                          /* (PPS_RPB8G6R) RPB8/G6 Position */
#define PPS_RPB8G6R_RPB8G6R_Msk               (_UINT32_(0x3F) << PPS_RPB8G6R_RPB8G6R_Pos)          /* (PPS_RPB8G6R) RPB8/G6 Mask */
#define PPS_RPB8G6R_RPB8G6R(value)            (PPS_RPB8G6R_RPB8G6R_Msk & (_UINT32_(value) << PPS_RPB8G6R_RPB8G6R_Pos)) /* Assignment of value for RPB8G6R in the PPS_RPB8G6R register */
#define   PPS_RPB8G6R_RPB8G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB8G6R) OFF  */
#define   PPS_RPB8G6R_RPB8G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPB8G6R) SERCOM0/PAD1  */
#define   PPS_RPB8G6R_RPB8G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPB8G6R) SERCOM1/PAD1  */
#define   PPS_RPB8G6R_RPB8G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPB8G6R) SERCOM2/PAD1  */
#define   PPS_RPB8G6R_RPB8G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPB8G6R) SERCOM3/PAD1  */
#define   PPS_RPB8G6R_RPB8G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPB8G6R) SERCOM4/PAD1  */
#define   PPS_RPB8G6R_RPB8G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPB8G6R) SERCOM5/PAD1  */
#define   PPS_RPB8G6R_RPB8G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPB8G6R) QSPI/SCK  */
#define   PPS_RPB8G6R_RPB8G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPB8G6R) REFO1  */
#define   PPS_RPB8G6R_RPB8G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPB8G6R) REFO2  */
#define   PPS_RPB8G6R_RPB8G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPB8G6R) REFO3  */
#define   PPS_RPB8G6R_RPB8G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPB8G6R) REFO4  */
#define PPS_RPB8G6R_RPB8G6R_OFF               (PPS_RPB8G6R_RPB8G6R_OFF_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) OFF Position */
#define PPS_RPB8G6R_RPB8G6R_SCOM0P1           (PPS_RPB8G6R_RPB8G6R_SCOM0P1_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) SERCOM0/PAD1 Position */
#define PPS_RPB8G6R_RPB8G6R_SCOM1P1           (PPS_RPB8G6R_RPB8G6R_SCOM1P1_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) SERCOM1/PAD1 Position */
#define PPS_RPB8G6R_RPB8G6R_SCOM2P1           (PPS_RPB8G6R_RPB8G6R_SCOM2P1_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) SERCOM2/PAD1 Position */
#define PPS_RPB8G6R_RPB8G6R_SCOM3P1           (PPS_RPB8G6R_RPB8G6R_SCOM3P1_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) SERCOM3/PAD1 Position */
#define PPS_RPB8G6R_RPB8G6R_SCOM4P1           (PPS_RPB8G6R_RPB8G6R_SCOM4P1_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) SERCOM4/PAD1 Position */
#define PPS_RPB8G6R_RPB8G6R_SCOM5P1           (PPS_RPB8G6R_RPB8G6R_SCOM5P1_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) SERCOM5/PAD1 Position */
#define PPS_RPB8G6R_RPB8G6R_QSPI_SCK          (PPS_RPB8G6R_RPB8G6R_QSPI_SCK_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) QSPI/SCK Position */
#define PPS_RPB8G6R_RPB8G6R_REFO1             (PPS_RPB8G6R_RPB8G6R_REFO1_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) REFO1 Position */
#define PPS_RPB8G6R_RPB8G6R_REFO2             (PPS_RPB8G6R_RPB8G6R_REFO2_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) REFO2 Position */
#define PPS_RPB8G6R_RPB8G6R_REFO3             (PPS_RPB8G6R_RPB8G6R_REFO3_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) REFO3 Position */
#define PPS_RPB8G6R_RPB8G6R_REFO4             (PPS_RPB8G6R_RPB8G6R_REFO4_Val << PPS_RPB8G6R_RPB8G6R_Pos) /* (PPS_RPB8G6R) REFO4 Position */
#define PPS_RPB8G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB8G6R) Register Mask  */


/* -------- PPS_RPB9G2R : (PPS Offset: 0x32C) (R/W 32)  -------- */
#define PPS_RPB9G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB9G2R)   Reset Value */

#define PPS_RPB9G2R_RPB9G2R_Pos               _UINT32_(0)                                          /* (PPS_RPB9G2R) RPB9/G2 Position */
#define PPS_RPB9G2R_RPB9G2R_Msk               (_UINT32_(0x3F) << PPS_RPB9G2R_RPB9G2R_Pos)          /* (PPS_RPB9G2R) RPB9/G2 Mask */
#define PPS_RPB9G2R_RPB9G2R(value)            (PPS_RPB9G2R_RPB9G2R_Msk & (_UINT32_(value) << PPS_RPB9G2R_RPB9G2R_Pos)) /* Assignment of value for RPB9G2R in the PPS_RPB9G2R register */
#define   PPS_RPB9G2R_RPB9G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB9G2R) OFF  */
#define   PPS_RPB9G2R_RPB9G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPB9G2R) CCL/OUT1  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB9G2R) SERCOM0/PAD0  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB9G2R) SERCOM0/PAD3  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB9G2R) SERCOM0/PAD2  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPB9G2R) SERCOM1/PAD3  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPB9G2R) SERCOM1/PAD2  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB9G2R) SERCOM2/PAD0  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB9G2R) SERCOM2/PAD3  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB9G2R) SERCOM2/PAD2  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPB9G2R) SERCOM3/PAD3  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPB9G2R) SERCOM3/PAD2  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB9G2R) SERCOM4/PAD0  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB9G2R) SERCOM4/PAD3  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB9G2R) SERCOM4/PAD2  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPB9G2R) SERCOM5/PAD3  */
#define   PPS_RPB9G2R_RPB9G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPB9G2R) SERCOM5/PAD2  */
#define   PPS_RPB9G2R_RPB9G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPB9G2R) TCC0/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPB9G2R) TCC0/WO5  */
#define   PPS_RPB9G2R_RPB9G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPB9G2R) TCC0/WO3  */
#define   PPS_RPB9G2R_RPB9G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPB9G2R) TCC1/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPB9G2R) TCC1/WO5  */
#define   PPS_RPB9G2R_RPB9G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPB9G2R) TCC1/WO3  */
#define   PPS_RPB9G2R_RPB9G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPB9G2R) TCC2/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPB9G2R) TC0/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPB9G2R) TC1/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPB9G2R) TC2/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPB9G2R) TC3/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPB9G2R) TC4/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPB9G2R) TC5/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPB9G2R) TC6/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPB9G2R) TC7/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPB9G2R) TC8/WO1  */
#define   PPS_RPB9G2R_RPB9G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPB9G2R) TC9/WO0  */
#define   PPS_RPB9G2R_RPB9G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB9G2R) QSPI/CS  */
#define   PPS_RPB9G2R_RPB9G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPB9G2R) QSPI/DATA0  */
#define   PPS_RPB9G2R_RPB9G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPB9G2R) QSPI/DATA3  */
#define   PPS_RPB9G2R_RPB9G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPB9G2R) QSPI/DATA2  */
#define   PPS_RPB9G2R_RPB9G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPB9G2R) TSTBUS5  */
#define   PPS_RPB9G2R_RPB9G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPB9G2R) TSTBUS9  */
#define   PPS_RPB9G2R_RPB9G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPB9G2R) FECTRL0  */
#define   PPS_RPB9G2R_RPB9G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB9G2R) COEX/RF/ACT  */
#define PPS_RPB9G2R_RPB9G2R_OFF               (PPS_RPB9G2R_RPB9G2R_OFF_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) OFF Position */
#define PPS_RPB9G2R_RPB9G2R_CCLO1             (PPS_RPB9G2R_RPB9G2R_CCLO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) CCL/OUT1 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM0P0           (PPS_RPB9G2R_RPB9G2R_SCOM0P0_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM0/PAD0 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM0P3           (PPS_RPB9G2R_RPB9G2R_SCOM0P3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM0/PAD3 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM0P2           (PPS_RPB9G2R_RPB9G2R_SCOM0P2_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM0/PAD2 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM1P3           (PPS_RPB9G2R_RPB9G2R_SCOM1P3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM1/PAD3 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM1P2           (PPS_RPB9G2R_RPB9G2R_SCOM1P2_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM1/PAD2 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM2P0           (PPS_RPB9G2R_RPB9G2R_SCOM2P0_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM2/PAD0 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM2P3           (PPS_RPB9G2R_RPB9G2R_SCOM2P3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM2/PAD3 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM2P2           (PPS_RPB9G2R_RPB9G2R_SCOM2P2_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM2/PAD2 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM3P3           (PPS_RPB9G2R_RPB9G2R_SCOM3P3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM3/PAD3 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM3P2           (PPS_RPB9G2R_RPB9G2R_SCOM3P2_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM3/PAD2 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM4P0           (PPS_RPB9G2R_RPB9G2R_SCOM4P0_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM4/PAD0 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM4P3           (PPS_RPB9G2R_RPB9G2R_SCOM4P3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM4/PAD3 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM4P2           (PPS_RPB9G2R_RPB9G2R_SCOM4P2_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM4/PAD2 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM5P3           (PPS_RPB9G2R_RPB9G2R_SCOM5P3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM5/PAD3 Position */
#define PPS_RPB9G2R_RPB9G2R_SCOM5P2           (PPS_RPB9G2R_RPB9G2R_SCOM5P2_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) SERCOM5/PAD2 Position */
#define PPS_RPB9G2R_RPB9G2R_TCC0WO1           (PPS_RPB9G2R_RPB9G2R_TCC0WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TCC0/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TCC0WO5           (PPS_RPB9G2R_RPB9G2R_TCC0WO5_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TCC0/WO5 Position */
#define PPS_RPB9G2R_RPB9G2R_TCC0WO3           (PPS_RPB9G2R_RPB9G2R_TCC0WO3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TCC0/WO3 Position */
#define PPS_RPB9G2R_RPB9G2R_TCC1WO1           (PPS_RPB9G2R_RPB9G2R_TCC1WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TCC1/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TCC1WO5           (PPS_RPB9G2R_RPB9G2R_TCC1WO5_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TCC1/WO5 Position */
#define PPS_RPB9G2R_RPB9G2R_TCC1WO3           (PPS_RPB9G2R_RPB9G2R_TCC1WO3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TCC1/WO3 Position */
#define PPS_RPB9G2R_RPB9G2R_TCC2WO1           (PPS_RPB9G2R_RPB9G2R_TCC2WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TCC2/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC0WO1            (PPS_RPB9G2R_RPB9G2R_TC0WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC0/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC1WO1            (PPS_RPB9G2R_RPB9G2R_TC1WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC1/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC2WO1            (PPS_RPB9G2R_RPB9G2R_TC2WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC2/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC3WO1            (PPS_RPB9G2R_RPB9G2R_TC3WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC3/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC4WO1            (PPS_RPB9G2R_RPB9G2R_TC4WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC4/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC5WO1            (PPS_RPB9G2R_RPB9G2R_TC5WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC5/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC6WO1            (PPS_RPB9G2R_RPB9G2R_TC6WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC6/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC7WO1            (PPS_RPB9G2R_RPB9G2R_TC7WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC7/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC8WO1            (PPS_RPB9G2R_RPB9G2R_TC8WO1_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC8/WO1 Position */
#define PPS_RPB9G2R_RPB9G2R_TC9WO0            (PPS_RPB9G2R_RPB9G2R_TC9WO0_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TC9/WO0 Position */
#define PPS_RPB9G2R_RPB9G2R_QSPICS            (PPS_RPB9G2R_RPB9G2R_QSPICS_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) QSPI/CS Position */
#define PPS_RPB9G2R_RPB9G2R_QD0               (PPS_RPB9G2R_RPB9G2R_QD0_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) QSPI/DATA0 Position */
#define PPS_RPB9G2R_RPB9G2R_QD3               (PPS_RPB9G2R_RPB9G2R_QD3_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) QSPI/DATA3 Position */
#define PPS_RPB9G2R_RPB9G2R_QD2               (PPS_RPB9G2R_RPB9G2R_QD2_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) QSPI/DATA2 Position */
#define PPS_RPB9G2R_RPB9G2R_TSTBUS5           (PPS_RPB9G2R_RPB9G2R_TSTBUS5_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TSTBUS5 Position */
#define PPS_RPB9G2R_RPB9G2R_TSTBUS9           (PPS_RPB9G2R_RPB9G2R_TSTBUS9_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) TSTBUS9 Position */
#define PPS_RPB9G2R_RPB9G2R_FECTRL0           (PPS_RPB9G2R_RPB9G2R_FECTRL0_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) FECTRL0 Position */
#define PPS_RPB9G2R_RPB9G2R_COEX_RF_ACT       (PPS_RPB9G2R_RPB9G2R_COEX_RF_ACT_Val << PPS_RPB9G2R_RPB9G2R_Pos) /* (PPS_RPB9G2R) COEX/RF/ACT Position */
#define PPS_RPB9G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB9G2R) Register Mask  */


/* -------- PPS_RPB9G3R : (PPS Offset: 0x330) (R/W 32)  -------- */
#define PPS_RPB9G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB9G3R)   Reset Value */

#define PPS_RPB9G3R_RPB9G3R_Pos               _UINT32_(0)                                          /* (PPS_RPB9G3R) RPB9/G3 Position */
#define PPS_RPB9G3R_RPB9G3R_Msk               (_UINT32_(0x3F) << PPS_RPB9G3R_RPB9G3R_Pos)          /* (PPS_RPB9G3R) RPB9/G3 Mask */
#define PPS_RPB9G3R_RPB9G3R(value)            (PPS_RPB9G3R_RPB9G3R_Msk & (_UINT32_(value) << PPS_RPB9G3R_RPB9G3R_Pos)) /* Assignment of value for RPB9G3R in the PPS_RPB9G3R register */
#define   PPS_RPB9G3R_RPB9G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB9G3R) OFF  */
#define   PPS_RPB9G3R_RPB9G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPB9G3R) CCL/OUT0  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPB9G3R) SERCOM0/PAD0  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPB9G3R) SERCOM0/PAD3  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPB9G3R) SERCOM1/PAD2  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPB9G3R) SERCOM1/PAD0  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPB9G3R) SERCOM1/PAD3  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPB9G3R) SERCOM2/PAD0  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPB9G3R) SERCOM2/PAD3  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPB9G3R) SERCOM3/PAD2  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPB9G3R) SERCOM3/PAD0  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPB9G3R) SERCOM3/PAD3  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPB9G3R) SERCOM4/PAD0  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPB9G3R) SERCOM4/PAD3  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPB9G3R) SERCOM5/PAD2  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPB9G3R) SERCOM5/PAD0  */
#define   PPS_RPB9G3R_RPB9G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPB9G3R) SERCOM5/PAD3  */
#define   PPS_RPB9G3R_RPB9G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPB9G3R) TCC0/WO2  */
#define   PPS_RPB9G3R_RPB9G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPB9G3R) TCC0/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPB9G3R) TCC0/WO4  */
#define   PPS_RPB9G3R_RPB9G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPB9G3R) TCC1/WO2  */
#define   PPS_RPB9G3R_RPB9G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPB9G3R) TCC1/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPB9G3R) TCC1/WO4  */
#define   PPS_RPB9G3R_RPB9G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPB9G3R) TCC2/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPB9G3R) TC0/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPB9G3R) TC1/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPB9G3R) TC2/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPB9G3R) TC3/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPB9G3R) TC4/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPB9G3R) TC5/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPB9G3R) TC6/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPB9G3R) TC7/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPB9G3R) TC8/WO0  */
#define   PPS_RPB9G3R_RPB9G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPB9G3R) TC9/WO1  */
#define   PPS_RPB9G3R_RPB9G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPB9G3R) QSPI/CS  */
#define   PPS_RPB9G3R_RPB9G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPB9G3R) QSPI/DATA1  */
#define   PPS_RPB9G3R_RPB9G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPB9G3R) QSPI/DATA0  */
#define   PPS_RPB9G3R_RPB9G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPB9G3R) QSPI/DATA3  */
#define   PPS_RPB9G3R_RPB9G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPB9G3R) TSTBUS1  */
#define   PPS_RPB9G3R_RPB9G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPB9G3R) TSTBUS10  */
#define   PPS_RPB9G3R_RPB9G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPB9G3R) AC/CMP0  */
#define   PPS_RPB9G3R_RPB9G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPB9G3R) AC/CMPTRDY  */
#define   PPS_RPB9G3R_RPB9G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPB9G3R) FECTRL4  */
#define PPS_RPB9G3R_RPB9G3R_OFF               (PPS_RPB9G3R_RPB9G3R_OFF_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) OFF Position */
#define PPS_RPB9G3R_RPB9G3R_CCLO0             (PPS_RPB9G3R_RPB9G3R_CCLO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) CCL/OUT0 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM0P0           (PPS_RPB9G3R_RPB9G3R_SCOM0P0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM0/PAD0 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM0P3           (PPS_RPB9G3R_RPB9G3R_SCOM0P3_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM0/PAD3 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM1P2           (PPS_RPB9G3R_RPB9G3R_SCOM1P2_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM1/PAD2 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM1P0           (PPS_RPB9G3R_RPB9G3R_SCOM1P0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM1/PAD0 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM1P3           (PPS_RPB9G3R_RPB9G3R_SCOM1P3_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM1/PAD3 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM2P0           (PPS_RPB9G3R_RPB9G3R_SCOM2P0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM2/PAD0 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM2P3           (PPS_RPB9G3R_RPB9G3R_SCOM2P3_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM2/PAD3 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM3P2           (PPS_RPB9G3R_RPB9G3R_SCOM3P2_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM3/PAD2 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM3P0           (PPS_RPB9G3R_RPB9G3R_SCOM3P0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM3/PAD0 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM3P3           (PPS_RPB9G3R_RPB9G3R_SCOM3P3_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM3/PAD3 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM4P0           (PPS_RPB9G3R_RPB9G3R_SCOM4P0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM4/PAD0 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM4P3           (PPS_RPB9G3R_RPB9G3R_SCOM4P3_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM4/PAD3 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM5P2           (PPS_RPB9G3R_RPB9G3R_SCOM5P2_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM5/PAD2 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM5P0           (PPS_RPB9G3R_RPB9G3R_SCOM5P0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM5/PAD0 Position */
#define PPS_RPB9G3R_RPB9G3R_SCOM5P3           (PPS_RPB9G3R_RPB9G3R_SCOM5P3_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) SERCOM5/PAD3 Position */
#define PPS_RPB9G3R_RPB9G3R_TCC0WO2           (PPS_RPB9G3R_RPB9G3R_TCC0WO2_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TCC0/WO2 Position */
#define PPS_RPB9G3R_RPB9G3R_TCC0WO0           (PPS_RPB9G3R_RPB9G3R_TCC0WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TCC0/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TCC0WO4           (PPS_RPB9G3R_RPB9G3R_TCC0WO4_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TCC0/WO4 Position */
#define PPS_RPB9G3R_RPB9G3R_TCC1WO2           (PPS_RPB9G3R_RPB9G3R_TCC1WO2_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TCC1/WO2 Position */
#define PPS_RPB9G3R_RPB9G3R_TCC1WO0           (PPS_RPB9G3R_RPB9G3R_TCC1WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TCC1/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TCC1WO4           (PPS_RPB9G3R_RPB9G3R_TCC1WO4_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TCC1/WO4 Position */
#define PPS_RPB9G3R_RPB9G3R_TCC2WO0           (PPS_RPB9G3R_RPB9G3R_TCC2WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TCC2/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC0WO0            (PPS_RPB9G3R_RPB9G3R_TC0WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC0/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC1WO0            (PPS_RPB9G3R_RPB9G3R_TC1WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC1/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC2WO0            (PPS_RPB9G3R_RPB9G3R_TC2WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC2/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC3WO0            (PPS_RPB9G3R_RPB9G3R_TC3WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC3/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC4WO0            (PPS_RPB9G3R_RPB9G3R_TC4WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC4/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC5WO0            (PPS_RPB9G3R_RPB9G3R_TC5WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC5/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC6WO0            (PPS_RPB9G3R_RPB9G3R_TC6WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC6/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC7WO0            (PPS_RPB9G3R_RPB9G3R_TC7WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC7/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC8WO0            (PPS_RPB9G3R_RPB9G3R_TC8WO0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC8/WO0 Position */
#define PPS_RPB9G3R_RPB9G3R_TC9WO1            (PPS_RPB9G3R_RPB9G3R_TC9WO1_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TC9/WO1 Position */
#define PPS_RPB9G3R_RPB9G3R_QSPICS            (PPS_RPB9G3R_RPB9G3R_QSPICS_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) QSPI/CS Position */
#define PPS_RPB9G3R_RPB9G3R_QD1               (PPS_RPB9G3R_RPB9G3R_QD1_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) QSPI/DATA1 Position */
#define PPS_RPB9G3R_RPB9G3R_QD0               (PPS_RPB9G3R_RPB9G3R_QD0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) QSPI/DATA0 Position */
#define PPS_RPB9G3R_RPB9G3R_QD3               (PPS_RPB9G3R_RPB9G3R_QD3_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) QSPI/DATA3 Position */
#define PPS_RPB9G3R_RPB9G3R_TSTBUS1           (PPS_RPB9G3R_RPB9G3R_TSTBUS1_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TSTBUS1 Position */
#define PPS_RPB9G3R_RPB9G3R_TSTBUS10          (PPS_RPB9G3R_RPB9G3R_TSTBUS10_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) TSTBUS10 Position */
#define PPS_RPB9G3R_RPB9G3R_AC_CMP0           (PPS_RPB9G3R_RPB9G3R_AC_CMP0_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) AC/CMP0 Position */
#define PPS_RPB9G3R_RPB9G3R_AC_CMPTRDY        (PPS_RPB9G3R_RPB9G3R_AC_CMPTRDY_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) AC/CMPTRDY Position */
#define PPS_RPB9G3R_RPB9G3R_FECTRL4           (PPS_RPB9G3R_RPB9G3R_FECTRL4_Val << PPS_RPB9G3R_RPB9G3R_Pos) /* (PPS_RPB9G3R) FECTRL4 Position */
#define PPS_RPB9G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB9G3R) Register Mask  */


/* -------- PPS_RPB9G6R : (PPS Offset: 0x334) (R/W 32)  -------- */
#define PPS_RPB9G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPB9G6R)   Reset Value */

#define PPS_RPB9G6R_RPB9G6R_Pos               _UINT32_(0)                                          /* (PPS_RPB9G6R) RPB9/G6 Position */
#define PPS_RPB9G6R_RPB9G6R_Msk               (_UINT32_(0x3F) << PPS_RPB9G6R_RPB9G6R_Pos)          /* (PPS_RPB9G6R) RPB9/G6 Mask */
#define PPS_RPB9G6R_RPB9G6R(value)            (PPS_RPB9G6R_RPB9G6R_Msk & (_UINT32_(value) << PPS_RPB9G6R_RPB9G6R_Pos)) /* Assignment of value for RPB9G6R in the PPS_RPB9G6R register */
#define   PPS_RPB9G6R_RPB9G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPB9G6R) OFF  */
#define   PPS_RPB9G6R_RPB9G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPB9G6R) SERCOM0/PAD1  */
#define   PPS_RPB9G6R_RPB9G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPB9G6R) SERCOM1/PAD1  */
#define   PPS_RPB9G6R_RPB9G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPB9G6R) SERCOM2/PAD1  */
#define   PPS_RPB9G6R_RPB9G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPB9G6R) SERCOM3/PAD1  */
#define   PPS_RPB9G6R_RPB9G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPB9G6R) SERCOM4/PAD1  */
#define   PPS_RPB9G6R_RPB9G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPB9G6R) SERCOM5/PAD1  */
#define   PPS_RPB9G6R_RPB9G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPB9G6R) QSPI/SCK  */
#define   PPS_RPB9G6R_RPB9G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPB9G6R) REFO1  */
#define   PPS_RPB9G6R_RPB9G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPB9G6R) REFO2  */
#define   PPS_RPB9G6R_RPB9G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPB9G6R) REFO3  */
#define   PPS_RPB9G6R_RPB9G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPB9G6R) REFO4  */
#define PPS_RPB9G6R_RPB9G6R_OFF               (PPS_RPB9G6R_RPB9G6R_OFF_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) OFF Position */
#define PPS_RPB9G6R_RPB9G6R_SCOM0P1           (PPS_RPB9G6R_RPB9G6R_SCOM0P1_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) SERCOM0/PAD1 Position */
#define PPS_RPB9G6R_RPB9G6R_SCOM1P1           (PPS_RPB9G6R_RPB9G6R_SCOM1P1_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) SERCOM1/PAD1 Position */
#define PPS_RPB9G6R_RPB9G6R_SCOM2P1           (PPS_RPB9G6R_RPB9G6R_SCOM2P1_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) SERCOM2/PAD1 Position */
#define PPS_RPB9G6R_RPB9G6R_SCOM3P1           (PPS_RPB9G6R_RPB9G6R_SCOM3P1_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) SERCOM3/PAD1 Position */
#define PPS_RPB9G6R_RPB9G6R_SCOM4P1           (PPS_RPB9G6R_RPB9G6R_SCOM4P1_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) SERCOM4/PAD1 Position */
#define PPS_RPB9G6R_RPB9G6R_SCOM5P1           (PPS_RPB9G6R_RPB9G6R_SCOM5P1_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) SERCOM5/PAD1 Position */
#define PPS_RPB9G6R_RPB9G6R_QSPI_SCK          (PPS_RPB9G6R_RPB9G6R_QSPI_SCK_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) QSPI/SCK Position */
#define PPS_RPB9G6R_RPB9G6R_REFO1             (PPS_RPB9G6R_RPB9G6R_REFO1_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) REFO1 Position */
#define PPS_RPB9G6R_RPB9G6R_REFO2             (PPS_RPB9G6R_RPB9G6R_REFO2_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) REFO2 Position */
#define PPS_RPB9G6R_RPB9G6R_REFO3             (PPS_RPB9G6R_RPB9G6R_REFO3_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) REFO3 Position */
#define PPS_RPB9G6R_RPB9G6R_REFO4             (PPS_RPB9G6R_RPB9G6R_REFO4_Val << PPS_RPB9G6R_RPB9G6R_Pos) /* (PPS_RPB9G6R) REFO4 Position */
#define PPS_RPB9G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPB9G6R) Register Mask  */


/* -------- PPS_RPB10G3R : (PPS Offset: 0x338) (R/W 32)  -------- */
#define PPS_RPB10G3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB10G3R)   Reset Value */

#define PPS_RPB10G3R_RPB10G3R_Pos             _UINT32_(0)                                          /* (PPS_RPB10G3R) RPB10/G3 Position */
#define PPS_RPB10G3R_RPB10G3R_Msk             (_UINT32_(0x3F) << PPS_RPB10G3R_RPB10G3R_Pos)        /* (PPS_RPB10G3R) RPB10/G3 Mask */
#define PPS_RPB10G3R_RPB10G3R(value)          (PPS_RPB10G3R_RPB10G3R_Msk & (_UINT32_(value) << PPS_RPB10G3R_RPB10G3R_Pos)) /* Assignment of value for RPB10G3R in the PPS_RPB10G3R register */
#define   PPS_RPB10G3R_RPB10G3R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB10G3R) OFF  */
#define   PPS_RPB10G3R_RPB10G3R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPB10G3R) CCL/OUT0  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM0P0_Val   _UINT32_(0x2)                                        /* (PPS_RPB10G3R) SERCOM0/PAD0  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM0P3_Val   _UINT32_(0x3)                                        /* (PPS_RPB10G3R) SERCOM0/PAD3  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM1P2_Val   _UINT32_(0x4)                                        /* (PPS_RPB10G3R) SERCOM1/PAD2  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM1P0_Val   _UINT32_(0x5)                                        /* (PPS_RPB10G3R) SERCOM1/PAD0  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM1P3_Val   _UINT32_(0x6)                                        /* (PPS_RPB10G3R) SERCOM1/PAD3  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPB10G3R) SERCOM2/PAD0  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM2P3_Val   _UINT32_(0x8)                                        /* (PPS_RPB10G3R) SERCOM2/PAD3  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM3P2_Val   _UINT32_(0x9)                                        /* (PPS_RPB10G3R) SERCOM3/PAD2  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM3P0_Val   _UINT32_(0xA)                                        /* (PPS_RPB10G3R) SERCOM3/PAD0  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM3P3_Val   _UINT32_(0xB)                                        /* (PPS_RPB10G3R) SERCOM3/PAD3  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM4P0_Val   _UINT32_(0xC)                                        /* (PPS_RPB10G3R) SERCOM4/PAD0  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM4P3_Val   _UINT32_(0xD)                                        /* (PPS_RPB10G3R) SERCOM4/PAD3  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM5P2_Val   _UINT32_(0xE)                                        /* (PPS_RPB10G3R) SERCOM5/PAD2  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM5P0_Val   _UINT32_(0xF)                                        /* (PPS_RPB10G3R) SERCOM5/PAD0  */
#define   PPS_RPB10G3R_RPB10G3R_SCOM5P3_Val   _UINT32_(0x10)                                       /* (PPS_RPB10G3R) SERCOM5/PAD3  */
#define   PPS_RPB10G3R_RPB10G3R_TCC0WO2_Val   _UINT32_(0x11)                                       /* (PPS_RPB10G3R) TCC0/WO2  */
#define   PPS_RPB10G3R_RPB10G3R_TCC0WO0_Val   _UINT32_(0x12)                                       /* (PPS_RPB10G3R) TCC0/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TCC0WO4_Val   _UINT32_(0x13)                                       /* (PPS_RPB10G3R) TCC0/WO4  */
#define   PPS_RPB10G3R_RPB10G3R_TCC1WO2_Val   _UINT32_(0x14)                                       /* (PPS_RPB10G3R) TCC1/WO2  */
#define   PPS_RPB10G3R_RPB10G3R_TCC1WO0_Val   _UINT32_(0x15)                                       /* (PPS_RPB10G3R) TCC1/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TCC1WO4_Val   _UINT32_(0x16)                                       /* (PPS_RPB10G3R) TCC1/WO4  */
#define   PPS_RPB10G3R_RPB10G3R_TCC2WO0_Val   _UINT32_(0x17)                                       /* (PPS_RPB10G3R) TCC2/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC0WO0_Val    _UINT32_(0x18)                                       /* (PPS_RPB10G3R) TC0/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC1WO0_Val    _UINT32_(0x19)                                       /* (PPS_RPB10G3R) TC1/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC2WO0_Val    _UINT32_(0x1A)                                       /* (PPS_RPB10G3R) TC2/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC3WO0_Val    _UINT32_(0x1B)                                       /* (PPS_RPB10G3R) TC3/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC4WO0_Val    _UINT32_(0x1C)                                       /* (PPS_RPB10G3R) TC4/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC5WO0_Val    _UINT32_(0x1D)                                       /* (PPS_RPB10G3R) TC5/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC6WO0_Val    _UINT32_(0x1E)                                       /* (PPS_RPB10G3R) TC6/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC7WO0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB10G3R) TC7/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC8WO0_Val    _UINT32_(0x20)                                       /* (PPS_RPB10G3R) TC8/WO0  */
#define   PPS_RPB10G3R_RPB10G3R_TC9WO1_Val    _UINT32_(0x21)                                       /* (PPS_RPB10G3R) TC9/WO1  */
#define   PPS_RPB10G3R_RPB10G3R_QSPICS_Val    _UINT32_(0x22)                                       /* (PPS_RPB10G3R) QSPI/CS  */
#define   PPS_RPB10G3R_RPB10G3R_QD1_Val       _UINT32_(0x23)                                       /* (PPS_RPB10G3R) QSPI/DATA1  */
#define   PPS_RPB10G3R_RPB10G3R_QD0_Val       _UINT32_(0x24)                                       /* (PPS_RPB10G3R) QSPI/DATA0  */
#define   PPS_RPB10G3R_RPB10G3R_QD3_Val       _UINT32_(0x25)                                       /* (PPS_RPB10G3R) QSPI/DATA3  */
#define   PPS_RPB10G3R_RPB10G3R_TSTBUS1_Val   _UINT32_(0x26)                                       /* (PPS_RPB10G3R) TSTBUS1  */
#define   PPS_RPB10G3R_RPB10G3R_TSTBUS10_Val  _UINT32_(0x27)                                       /* (PPS_RPB10G3R) TSTBUS10  */
#define   PPS_RPB10G3R_RPB10G3R_AC_CMP0_Val   _UINT32_(0x28)                                       /* (PPS_RPB10G3R) AC/CMP0  */
#define   PPS_RPB10G3R_RPB10G3R_AC_CMPTRDY_Val _UINT32_(0x29)                                       /* (PPS_RPB10G3R) AC/CMPTRDY  */
#define   PPS_RPB10G3R_RPB10G3R_FECTRL4_Val   _UINT32_(0x2A)                                       /* (PPS_RPB10G3R) FECTRL4  */
#define PPS_RPB10G3R_RPB10G3R_OFF             (PPS_RPB10G3R_RPB10G3R_OFF_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) OFF Position */
#define PPS_RPB10G3R_RPB10G3R_CCLO0           (PPS_RPB10G3R_RPB10G3R_CCLO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) CCL/OUT0 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM0P0         (PPS_RPB10G3R_RPB10G3R_SCOM0P0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM0/PAD0 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM0P3         (PPS_RPB10G3R_RPB10G3R_SCOM0P3_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM0/PAD3 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM1P2         (PPS_RPB10G3R_RPB10G3R_SCOM1P2_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM1/PAD2 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM1P0         (PPS_RPB10G3R_RPB10G3R_SCOM1P0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM1/PAD0 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM1P3         (PPS_RPB10G3R_RPB10G3R_SCOM1P3_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM1/PAD3 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM2P0         (PPS_RPB10G3R_RPB10G3R_SCOM2P0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM2/PAD0 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM2P3         (PPS_RPB10G3R_RPB10G3R_SCOM2P3_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM2/PAD3 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM3P2         (PPS_RPB10G3R_RPB10G3R_SCOM3P2_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM3/PAD2 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM3P0         (PPS_RPB10G3R_RPB10G3R_SCOM3P0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM3/PAD0 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM3P3         (PPS_RPB10G3R_RPB10G3R_SCOM3P3_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM3/PAD3 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM4P0         (PPS_RPB10G3R_RPB10G3R_SCOM4P0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM4/PAD0 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM4P3         (PPS_RPB10G3R_RPB10G3R_SCOM4P3_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM4/PAD3 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM5P2         (PPS_RPB10G3R_RPB10G3R_SCOM5P2_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM5/PAD2 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM5P0         (PPS_RPB10G3R_RPB10G3R_SCOM5P0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM5/PAD0 Position */
#define PPS_RPB10G3R_RPB10G3R_SCOM5P3         (PPS_RPB10G3R_RPB10G3R_SCOM5P3_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) SERCOM5/PAD3 Position */
#define PPS_RPB10G3R_RPB10G3R_TCC0WO2         (PPS_RPB10G3R_RPB10G3R_TCC0WO2_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TCC0/WO2 Position */
#define PPS_RPB10G3R_RPB10G3R_TCC0WO0         (PPS_RPB10G3R_RPB10G3R_TCC0WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TCC0/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TCC0WO4         (PPS_RPB10G3R_RPB10G3R_TCC0WO4_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TCC0/WO4 Position */
#define PPS_RPB10G3R_RPB10G3R_TCC1WO2         (PPS_RPB10G3R_RPB10G3R_TCC1WO2_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TCC1/WO2 Position */
#define PPS_RPB10G3R_RPB10G3R_TCC1WO0         (PPS_RPB10G3R_RPB10G3R_TCC1WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TCC1/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TCC1WO4         (PPS_RPB10G3R_RPB10G3R_TCC1WO4_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TCC1/WO4 Position */
#define PPS_RPB10G3R_RPB10G3R_TCC2WO0         (PPS_RPB10G3R_RPB10G3R_TCC2WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TCC2/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC0WO0          (PPS_RPB10G3R_RPB10G3R_TC0WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC0/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC1WO0          (PPS_RPB10G3R_RPB10G3R_TC1WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC1/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC2WO0          (PPS_RPB10G3R_RPB10G3R_TC2WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC2/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC3WO0          (PPS_RPB10G3R_RPB10G3R_TC3WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC3/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC4WO0          (PPS_RPB10G3R_RPB10G3R_TC4WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC4/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC5WO0          (PPS_RPB10G3R_RPB10G3R_TC5WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC5/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC6WO0          (PPS_RPB10G3R_RPB10G3R_TC6WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC6/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC7WO0          (PPS_RPB10G3R_RPB10G3R_TC7WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC7/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC8WO0          (PPS_RPB10G3R_RPB10G3R_TC8WO0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC8/WO0 Position */
#define PPS_RPB10G3R_RPB10G3R_TC9WO1          (PPS_RPB10G3R_RPB10G3R_TC9WO1_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TC9/WO1 Position */
#define PPS_RPB10G3R_RPB10G3R_QSPICS          (PPS_RPB10G3R_RPB10G3R_QSPICS_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) QSPI/CS Position */
#define PPS_RPB10G3R_RPB10G3R_QD1             (PPS_RPB10G3R_RPB10G3R_QD1_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) QSPI/DATA1 Position */
#define PPS_RPB10G3R_RPB10G3R_QD0             (PPS_RPB10G3R_RPB10G3R_QD0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) QSPI/DATA0 Position */
#define PPS_RPB10G3R_RPB10G3R_QD3             (PPS_RPB10G3R_RPB10G3R_QD3_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) QSPI/DATA3 Position */
#define PPS_RPB10G3R_RPB10G3R_TSTBUS1         (PPS_RPB10G3R_RPB10G3R_TSTBUS1_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TSTBUS1 Position */
#define PPS_RPB10G3R_RPB10G3R_TSTBUS10        (PPS_RPB10G3R_RPB10G3R_TSTBUS10_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) TSTBUS10 Position */
#define PPS_RPB10G3R_RPB10G3R_AC_CMP0         (PPS_RPB10G3R_RPB10G3R_AC_CMP0_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) AC/CMP0 Position */
#define PPS_RPB10G3R_RPB10G3R_AC_CMPTRDY      (PPS_RPB10G3R_RPB10G3R_AC_CMPTRDY_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) AC/CMPTRDY Position */
#define PPS_RPB10G3R_RPB10G3R_FECTRL4         (PPS_RPB10G3R_RPB10G3R_FECTRL4_Val << PPS_RPB10G3R_RPB10G3R_Pos) /* (PPS_RPB10G3R) FECTRL4 Position */
#define PPS_RPB10G3R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB10G3R) Register Mask  */


/* -------- PPS_RPB10G4R : (PPS Offset: 0x33C) (R/W 32)  -------- */
#define PPS_RPB10G4R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB10G4R)   Reset Value */

#define PPS_RPB10G4R_RPB10G4R_Pos             _UINT32_(0)                                          /* (PPS_RPB10G4R) RPB10/G4 Position */
#define PPS_RPB10G4R_RPB10G4R_Msk             (_UINT32_(0x3F) << PPS_RPB10G4R_RPB10G4R_Pos)        /* (PPS_RPB10G4R) RPB10/G4 Mask */
#define PPS_RPB10G4R_RPB10G4R(value)          (PPS_RPB10G4R_RPB10G4R_Msk & (_UINT32_(value) << PPS_RPB10G4R_RPB10G4R_Pos)) /* Assignment of value for RPB10G4R in the PPS_RPB10G4R register */
#define   PPS_RPB10G4R_RPB10G4R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB10G4R) OFF  */
#define   PPS_RPB10G4R_RPB10G4R_CCLO1_Val     _UINT32_(0x1)                                        /* (PPS_RPB10G4R) CCL/OUT1  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPB10G4R) SERCOM0/PAD2  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM0P0_Val   _UINT32_(0x3)                                        /* (PPS_RPB10G4R) SERCOM0/PAD0  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM1P3_Val   _UINT32_(0x4)                                        /* (PPS_RPB10G4R) SERCOM1/PAD3  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM1P0_Val   _UINT32_(0x5)                                        /* (PPS_RPB10G4R) SERCOM1/PAD0  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPB10G4R) SERCOM2/PAD2  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPB10G4R) SERCOM2/PAD0  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM3P3_Val   _UINT32_(0x8)                                        /* (PPS_RPB10G4R) SERCOM3/PAD3  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM3P0_Val   _UINT32_(0x9)                                        /* (PPS_RPB10G4R) SERCOM3/PAD0  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPB10G4R) SERCOM4/PAD2  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM4P0_Val   _UINT32_(0xB)                                        /* (PPS_RPB10G4R) SERCOM4/PAD0  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM5P3_Val   _UINT32_(0xC)                                        /* (PPS_RPB10G4R) SERCOM5/PAD3  */
#define   PPS_RPB10G4R_RPB10G4R_SCOM5P0_Val   _UINT32_(0xD)                                        /* (PPS_RPB10G4R) SERCOM5/PAD0  */
#define   PPS_RPB10G4R_RPB10G4R_TCC0WO3_Val   _UINT32_(0xE)                                        /* (PPS_RPB10G4R) TCC0/WO3  */
#define   PPS_RPB10G4R_RPB10G4R_TCC0WO1_Val   _UINT32_(0xF)                                        /* (PPS_RPB10G4R) TCC0/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TCC0WO5_Val   _UINT32_(0x10)                                       /* (PPS_RPB10G4R) TCC0/WO5  */
#define   PPS_RPB10G4R_RPB10G4R_TCC1WO3_Val   _UINT32_(0x11)                                       /* (PPS_RPB10G4R) TCC1/WO3  */
#define   PPS_RPB10G4R_RPB10G4R_TCC1WO1_Val   _UINT32_(0x12)                                       /* (PPS_RPB10G4R) TCC1/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TCC1WO5_Val   _UINT32_(0x13)                                       /* (PPS_RPB10G4R) TCC1/WO5  */
#define   PPS_RPB10G4R_RPB10G4R_TCC2WO1_Val   _UINT32_(0x14)                                       /* (PPS_RPB10G4R) TCC2/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TC0WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPB10G4R) TC0/WO0  */
#define   PPS_RPB10G4R_RPB10G4R_TC1WO1_Val    _UINT32_(0x16)                                       /* (PPS_RPB10G4R) TC1/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TC2WO1_Val    _UINT32_(0x17)                                       /* (PPS_RPB10G4R) TC2/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TC3WO1_Val    _UINT32_(0x18)                                       /* (PPS_RPB10G4R) TC3/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TC4WO1_Val    _UINT32_(0x19)                                       /* (PPS_RPB10G4R) TC4/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TC5WO1_Val    _UINT32_(0x1A)                                       /* (PPS_RPB10G4R) TC5/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TC6WO1_Val    _UINT32_(0x1B)                                       /* (PPS_RPB10G4R) TC6/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TC7WO1_Val    _UINT32_(0x1C)                                       /* (PPS_RPB10G4R) TC7/WO1  */
#define   PPS_RPB10G4R_RPB10G4R_TC9WO0_Val    _UINT32_(0x1D)                                       /* (PPS_RPB10G4R) TC9/WO0  */
#define   PPS_RPB10G4R_RPB10G4R_QSPICS_Val    _UINT32_(0x1E)                                       /* (PPS_RPB10G4R) QSPI/CS  */
#define   PPS_RPB10G4R_RPB10G4R_QD2_Val       _UINT32_(0x1F)                                       /* (PPS_RPB10G4R) QSPI/DATA2  */
#define   PPS_RPB10G4R_RPB10G4R_QD1_Val       _UINT32_(0x20)                                       /* (PPS_RPB10G4R) QSPI/DATA1  */
#define   PPS_RPB10G4R_RPB10G4R_QD0_Val       _UINT32_(0x21)                                       /* (PPS_RPB10G4R) QSPI/DATA0  */
#define   PPS_RPB10G4R_RPB10G4R_TSTBUS2_Val   _UINT32_(0x22)                                       /* (PPS_RPB10G4R) TSTBUS2  */
#define   PPS_RPB10G4R_RPB10G4R_TSTBUS6_Val   _UINT32_(0x23)                                       /* (PPS_RPB10G4R) TSTBUS6  */
#define   PPS_RPB10G4R_RPB10G4R_AC_CMP1_Val   _UINT32_(0x24)                                       /* (PPS_RPB10G4R) AC/CMP1  */
#define   PPS_RPB10G4R_RPB10G4R_AC_CMPTOUT_Val _UINT32_(0x25)                                       /* (PPS_RPB10G4R) AC/CMPTOUT  */
#define   PPS_RPB10G4R_RPB10G4R_CAN1_TX_Val   _UINT32_(0x26)                                       /* (PPS_RPB10G4R) CAN1/TX  */
#define   PPS_RPB10G4R_RPB10G4R_FECTRL3_Val   _UINT32_(0x27)                                       /* (PPS_RPB10G4R) FECTRL3  */
#define   PPS_RPB10G4R_RPB10G4R_FECTRL5_Val   _UINT32_(0x28)                                       /* (PPS_RPB10G4R) FECTRL5  */
#define PPS_RPB10G4R_RPB10G4R_OFF             (PPS_RPB10G4R_RPB10G4R_OFF_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) OFF Position */
#define PPS_RPB10G4R_RPB10G4R_CCLO1           (PPS_RPB10G4R_RPB10G4R_CCLO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) CCL/OUT1 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM0P2         (PPS_RPB10G4R_RPB10G4R_SCOM0P2_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM0/PAD2 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM0P0         (PPS_RPB10G4R_RPB10G4R_SCOM0P0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM0/PAD0 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM1P3         (PPS_RPB10G4R_RPB10G4R_SCOM1P3_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM1/PAD3 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM1P0         (PPS_RPB10G4R_RPB10G4R_SCOM1P0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM1/PAD0 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM2P2         (PPS_RPB10G4R_RPB10G4R_SCOM2P2_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM2/PAD2 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM2P0         (PPS_RPB10G4R_RPB10G4R_SCOM2P0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM2/PAD0 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM3P3         (PPS_RPB10G4R_RPB10G4R_SCOM3P3_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM3/PAD3 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM3P0         (PPS_RPB10G4R_RPB10G4R_SCOM3P0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM3/PAD0 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM4P2         (PPS_RPB10G4R_RPB10G4R_SCOM4P2_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM4/PAD2 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM4P0         (PPS_RPB10G4R_RPB10G4R_SCOM4P0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM4/PAD0 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM5P3         (PPS_RPB10G4R_RPB10G4R_SCOM5P3_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM5/PAD3 Position */
#define PPS_RPB10G4R_RPB10G4R_SCOM5P0         (PPS_RPB10G4R_RPB10G4R_SCOM5P0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) SERCOM5/PAD0 Position */
#define PPS_RPB10G4R_RPB10G4R_TCC0WO3         (PPS_RPB10G4R_RPB10G4R_TCC0WO3_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TCC0/WO3 Position */
#define PPS_RPB10G4R_RPB10G4R_TCC0WO1         (PPS_RPB10G4R_RPB10G4R_TCC0WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TCC0/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TCC0WO5         (PPS_RPB10G4R_RPB10G4R_TCC0WO5_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TCC0/WO5 Position */
#define PPS_RPB10G4R_RPB10G4R_TCC1WO3         (PPS_RPB10G4R_RPB10G4R_TCC1WO3_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TCC1/WO3 Position */
#define PPS_RPB10G4R_RPB10G4R_TCC1WO1         (PPS_RPB10G4R_RPB10G4R_TCC1WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TCC1/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TCC1WO5         (PPS_RPB10G4R_RPB10G4R_TCC1WO5_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TCC1/WO5 Position */
#define PPS_RPB10G4R_RPB10G4R_TCC2WO1         (PPS_RPB10G4R_RPB10G4R_TCC2WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TCC2/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TC0WO0          (PPS_RPB10G4R_RPB10G4R_TC0WO0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC0/WO0 Position */
#define PPS_RPB10G4R_RPB10G4R_TC1WO1          (PPS_RPB10G4R_RPB10G4R_TC1WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC1/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TC2WO1          (PPS_RPB10G4R_RPB10G4R_TC2WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC2/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TC3WO1          (PPS_RPB10G4R_RPB10G4R_TC3WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC3/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TC4WO1          (PPS_RPB10G4R_RPB10G4R_TC4WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC4/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TC5WO1          (PPS_RPB10G4R_RPB10G4R_TC5WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC5/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TC6WO1          (PPS_RPB10G4R_RPB10G4R_TC6WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC6/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TC7WO1          (PPS_RPB10G4R_RPB10G4R_TC7WO1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC7/WO1 Position */
#define PPS_RPB10G4R_RPB10G4R_TC9WO0          (PPS_RPB10G4R_RPB10G4R_TC9WO0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TC9/WO0 Position */
#define PPS_RPB10G4R_RPB10G4R_QSPICS          (PPS_RPB10G4R_RPB10G4R_QSPICS_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) QSPI/CS Position */
#define PPS_RPB10G4R_RPB10G4R_QD2             (PPS_RPB10G4R_RPB10G4R_QD2_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) QSPI/DATA2 Position */
#define PPS_RPB10G4R_RPB10G4R_QD1             (PPS_RPB10G4R_RPB10G4R_QD1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) QSPI/DATA1 Position */
#define PPS_RPB10G4R_RPB10G4R_QD0             (PPS_RPB10G4R_RPB10G4R_QD0_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) QSPI/DATA0 Position */
#define PPS_RPB10G4R_RPB10G4R_TSTBUS2         (PPS_RPB10G4R_RPB10G4R_TSTBUS2_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TSTBUS2 Position */
#define PPS_RPB10G4R_RPB10G4R_TSTBUS6         (PPS_RPB10G4R_RPB10G4R_TSTBUS6_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) TSTBUS6 Position */
#define PPS_RPB10G4R_RPB10G4R_AC_CMP1         (PPS_RPB10G4R_RPB10G4R_AC_CMP1_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) AC/CMP1 Position */
#define PPS_RPB10G4R_RPB10G4R_AC_CMPTOUT      (PPS_RPB10G4R_RPB10G4R_AC_CMPTOUT_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) AC/CMPTOUT Position */
#define PPS_RPB10G4R_RPB10G4R_CAN1_TX         (PPS_RPB10G4R_RPB10G4R_CAN1_TX_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) CAN1/TX Position */
#define PPS_RPB10G4R_RPB10G4R_FECTRL3         (PPS_RPB10G4R_RPB10G4R_FECTRL3_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) FECTRL3 Position */
#define PPS_RPB10G4R_RPB10G4R_FECTRL5         (PPS_RPB10G4R_RPB10G4R_FECTRL5_Val << PPS_RPB10G4R_RPB10G4R_Pos) /* (PPS_RPB10G4R) FECTRL5 Position */
#define PPS_RPB10G4R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB10G4R) Register Mask  */


/* -------- PPS_RPB10G5R : (PPS Offset: 0x340) (R/W 32)  -------- */
#define PPS_RPB10G5R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB10G5R)   Reset Value */

#define PPS_RPB10G5R_RPB10G5R_Pos             _UINT32_(0)                                          /* (PPS_RPB10G5R) RPB10/G5 Position */
#define PPS_RPB10G5R_RPB10G5R_Msk             (_UINT32_(0x3F) << PPS_RPB10G5R_RPB10G5R_Pos)        /* (PPS_RPB10G5R) RPB10/G5 Mask */
#define PPS_RPB10G5R_RPB10G5R(value)          (PPS_RPB10G5R_RPB10G5R_Msk & (_UINT32_(value) << PPS_RPB10G5R_RPB10G5R_Pos)) /* Assignment of value for RPB10G5R in the PPS_RPB10G5R register */
#define   PPS_RPB10G5R_RPB10G5R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB10G5R) OFF  */
#define   PPS_RPB10G5R_RPB10G5R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPB10G5R) CCL/OUT0  */
#define   PPS_RPB10G5R_RPB10G5R_SCOM1P3_Val   _UINT32_(0x2)                                        /* (PPS_RPB10G5R) SERCOM1/PAD3  */
#define   PPS_RPB10G5R_RPB10G5R_SCOM2P0_Val   _UINT32_(0x3)                                        /* (PPS_RPB10G5R) SERCOM2/PAD0  */
#define   PPS_RPB10G5R_RPB10G5R_TCC0WO4_Val   _UINT32_(0x4)                                        /* (PPS_RPB10G5R) TCC0/WO4  */
#define   PPS_RPB10G5R_RPB10G5R_TCC0WO2_Val   _UINT32_(0x5)                                        /* (PPS_RPB10G5R) TCC0/WO2  */
#define   PPS_RPB10G5R_RPB10G5R_TCC0WO1_Val   _UINT32_(0x6)                                        /* (PPS_RPB10G5R) TCC0/WO1  */
#define   PPS_RPB10G5R_RPB10G5R_TCC1WO4_Val   _UINT32_(0x7)                                        /* (PPS_RPB10G5R) TCC1/WO4  */
#define   PPS_RPB10G5R_RPB10G5R_TCC1WO2_Val   _UINT32_(0x8)                                        /* (PPS_RPB10G5R) TCC1/WO2  */
#define   PPS_RPB10G5R_RPB10G5R_TCC1WO1_Val   _UINT32_(0x9)                                        /* (PPS_RPB10G5R) TCC1/WO1  */
#define   PPS_RPB10G5R_RPB10G5R_TC8WO1_Val    _UINT32_(0xA)                                        /* (PPS_RPB10G5R) TC8/WO1  */
#define   PPS_RPB10G5R_RPB10G5R_TC9WO1_Val    _UINT32_(0xB)                                        /* (PPS_RPB10G5R) TC9/WO1  */
#define   PPS_RPB10G5R_RPB10G5R_QSPICS_Val    _UINT32_(0xC)                                        /* (PPS_RPB10G5R) QSPI/CS  */
#define   PPS_RPB10G5R_RPB10G5R_QEICCMP0_Val  _UINT32_(0xD)                                        /* (PPS_RPB10G5R) QEI/CCMP0  */
#define   PPS_RPB10G5R_RPB10G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPB10G5R) ETH/TSUCOMP  */
#define   PPS_RPB10G5R_RPB10G5R_TSTBUS3_Val   _UINT32_(0xF)                                        /* (PPS_RPB10G5R) TSTBUS3  */
#define   PPS_RPB10G5R_RPB10G5R_TSTBUS7_Val   _UINT32_(0x10)                                       /* (PPS_RPB10G5R) TSTBUS7  */
#define   PPS_RPB10G5R_RPB10G5R_TSTBUS11_Val  _UINT32_(0x11)                                       /* (PPS_RPB10G5R) TSTBUS11  */
#define PPS_RPB10G5R_RPB10G5R_OFF             (PPS_RPB10G5R_RPB10G5R_OFF_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) OFF Position */
#define PPS_RPB10G5R_RPB10G5R_CCLO0           (PPS_RPB10G5R_RPB10G5R_CCLO0_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) CCL/OUT0 Position */
#define PPS_RPB10G5R_RPB10G5R_SCOM1P3         (PPS_RPB10G5R_RPB10G5R_SCOM1P3_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) SERCOM1/PAD3 Position */
#define PPS_RPB10G5R_RPB10G5R_SCOM2P0         (PPS_RPB10G5R_RPB10G5R_SCOM2P0_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) SERCOM2/PAD0 Position */
#define PPS_RPB10G5R_RPB10G5R_TCC0WO4         (PPS_RPB10G5R_RPB10G5R_TCC0WO4_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TCC0/WO4 Position */
#define PPS_RPB10G5R_RPB10G5R_TCC0WO2         (PPS_RPB10G5R_RPB10G5R_TCC0WO2_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TCC0/WO2 Position */
#define PPS_RPB10G5R_RPB10G5R_TCC0WO1         (PPS_RPB10G5R_RPB10G5R_TCC0WO1_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TCC0/WO1 Position */
#define PPS_RPB10G5R_RPB10G5R_TCC1WO4         (PPS_RPB10G5R_RPB10G5R_TCC1WO4_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TCC1/WO4 Position */
#define PPS_RPB10G5R_RPB10G5R_TCC1WO2         (PPS_RPB10G5R_RPB10G5R_TCC1WO2_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TCC1/WO2 Position */
#define PPS_RPB10G5R_RPB10G5R_TCC1WO1         (PPS_RPB10G5R_RPB10G5R_TCC1WO1_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TCC1/WO1 Position */
#define PPS_RPB10G5R_RPB10G5R_TC8WO1          (PPS_RPB10G5R_RPB10G5R_TC8WO1_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TC8/WO1 Position */
#define PPS_RPB10G5R_RPB10G5R_TC9WO1          (PPS_RPB10G5R_RPB10G5R_TC9WO1_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TC9/WO1 Position */
#define PPS_RPB10G5R_RPB10G5R_QSPICS          (PPS_RPB10G5R_RPB10G5R_QSPICS_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) QSPI/CS Position */
#define PPS_RPB10G5R_RPB10G5R_QEICCMP0        (PPS_RPB10G5R_RPB10G5R_QEICCMP0_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) QEI/CCMP0 Position */
#define PPS_RPB10G5R_RPB10G5R_GMAC_TSUCOMP    (PPS_RPB10G5R_RPB10G5R_GMAC_TSUCOMP_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) ETH/TSUCOMP Position */
#define PPS_RPB10G5R_RPB10G5R_TSTBUS3         (PPS_RPB10G5R_RPB10G5R_TSTBUS3_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TSTBUS3 Position */
#define PPS_RPB10G5R_RPB10G5R_TSTBUS7         (PPS_RPB10G5R_RPB10G5R_TSTBUS7_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TSTBUS7 Position */
#define PPS_RPB10G5R_RPB10G5R_TSTBUS11        (PPS_RPB10G5R_RPB10G5R_TSTBUS11_Val << PPS_RPB10G5R_RPB10G5R_Pos) /* (PPS_RPB10G5R) TSTBUS11 Position */
#define PPS_RPB10G5R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB10G5R) Register Mask  */


/* -------- PPS_RPB11G1R : (PPS Offset: 0x344) (R/W 32)  -------- */
#define PPS_RPB11G1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB11G1R)   Reset Value */

#define PPS_RPB11G1R_RPB11G1R_Pos             _UINT32_(0)                                          /* (PPS_RPB11G1R) RPB11/G1 Position */
#define PPS_RPB11G1R_RPB11G1R_Msk             (_UINT32_(0x3F) << PPS_RPB11G1R_RPB11G1R_Pos)        /* (PPS_RPB11G1R) RPB11/G1 Mask */
#define PPS_RPB11G1R_RPB11G1R(value)          (PPS_RPB11G1R_RPB11G1R_Msk & (_UINT32_(value) << PPS_RPB11G1R_RPB11G1R_Pos)) /* Assignment of value for RPB11G1R in the PPS_RPB11G1R register */
#define   PPS_RPB11G1R_RPB11G1R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB11G1R) OFF  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM0P3_Val   _UINT32_(0x1)                                        /* (PPS_RPB11G1R) SERCOM0/PAD3  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPB11G1R) SERCOM0/PAD2  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM1P0_Val   _UINT32_(0x3)                                        /* (PPS_RPB11G1R) SERCOM1/PAD0  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM1P2_Val   _UINT32_(0x4)                                        /* (PPS_RPB11G1R) SERCOM1/PAD2  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM2P3_Val   _UINT32_(0x5)                                        /* (PPS_RPB11G1R) SERCOM2/PAD3  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPB11G1R) SERCOM2/PAD2  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM3P0_Val   _UINT32_(0x7)                                        /* (PPS_RPB11G1R) SERCOM3/PAD0  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM3P2_Val   _UINT32_(0x8)                                        /* (PPS_RPB11G1R) SERCOM3/PAD2  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM4P3_Val   _UINT32_(0x9)                                        /* (PPS_RPB11G1R) SERCOM4/PAD3  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPB11G1R) SERCOM4/PAD2  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM5P0_Val   _UINT32_(0xB)                                        /* (PPS_RPB11G1R) SERCOM5/PAD0  */
#define   PPS_RPB11G1R_RPB11G1R_SCOM5P2_Val   _UINT32_(0xC)                                        /* (PPS_RPB11G1R) SERCOM5/PAD2  */
#define   PPS_RPB11G1R_RPB11G1R_TCC0WO0_Val   _UINT32_(0xD)                                        /* (PPS_RPB11G1R) TCC0/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TCC0WO4_Val   _UINT32_(0xE)                                        /* (PPS_RPB11G1R) TCC0/WO4  */
#define   PPS_RPB11G1R_RPB11G1R_TCC1WO0_Val   _UINT32_(0xF)                                        /* (PPS_RPB11G1R) TCC1/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TCC1WO4_Val   _UINT32_(0x10)                                       /* (PPS_RPB11G1R) TCC1/WO4  */
#define   PPS_RPB11G1R_RPB11G1R_TCC2WO0_Val   _UINT32_(0x11)                                       /* (PPS_RPB11G1R) TCC2/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TC0WO1_Val    _UINT32_(0x12)                                       /* (PPS_RPB11G1R) TC0/WO1  */
#define   PPS_RPB11G1R_RPB11G1R_TC1WO0_Val    _UINT32_(0x13)                                       /* (PPS_RPB11G1R) TC1/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TC2WO0_Val    _UINT32_(0x14)                                       /* (PPS_RPB11G1R) TC2/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TC3WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPB11G1R) TC3/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TC4WO0_Val    _UINT32_(0x16)                                       /* (PPS_RPB11G1R) TC4/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TC5WO0_Val    _UINT32_(0x17)                                       /* (PPS_RPB11G1R) TC5/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TC6WO0_Val    _UINT32_(0x18)                                       /* (PPS_RPB11G1R) TC6/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TC7WO0_Val    _UINT32_(0x19)                                       /* (PPS_RPB11G1R) TC7/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_TC8WO0_Val    _UINT32_(0x1A)                                       /* (PPS_RPB11G1R) TC8/WO0  */
#define   PPS_RPB11G1R_RPB11G1R_QSPICS_Val    _UINT32_(0x1B)                                       /* (PPS_RPB11G1R) QSPI/CS  */
#define   PPS_RPB11G1R_RPB11G1R_QD3_Val       _UINT32_(0x1C)                                       /* (PPS_RPB11G1R) QSPI/DATA3  */
#define   PPS_RPB11G1R_RPB11G1R_QD2_Val       _UINT32_(0x1D)                                       /* (PPS_RPB11G1R) QSPI/DATA2  */
#define   PPS_RPB11G1R_RPB11G1R_QD1_Val       _UINT32_(0x1E)                                       /* (PPS_RPB11G1R) QSPI/DATA1  */
#define   PPS_RPB11G1R_RPB11G1R_QEICCMP0_Val  _UINT32_(0x1F)                                       /* (PPS_RPB11G1R) QEI/CCMP0  */
#define   PPS_RPB11G1R_RPB11G1R_TSTBUS0_Val   _UINT32_(0x20)                                       /* (PPS_RPB11G1R) TSTBUS0  */
#define   PPS_RPB11G1R_RPB11G1R_TSTBUS4_Val   _UINT32_(0x21)                                       /* (PPS_RPB11G1R) TSTBUS4  */
#define   PPS_RPB11G1R_RPB11G1R_TSTBUS8_Val   _UINT32_(0x22)                                       /* (PPS_RPB11G1R) TSTBUS8  */
#define   PPS_RPB11G1R_RPB11G1R_FECTRL1_Val   _UINT32_(0x23)                                       /* (PPS_RPB11G1R) FECTRL1  */
#define   PPS_RPB11G1R_RPB11G1R_FECTRL2_Val   _UINT32_(0x24)                                       /* (PPS_RPB11G1R) FECTRL2  */
#define   PPS_RPB11G1R_RPB11G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB11G1R) COEX/BT/STATE  */
#define PPS_RPB11G1R_RPB11G1R_OFF             (PPS_RPB11G1R_RPB11G1R_OFF_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) OFF Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM0P3         (PPS_RPB11G1R_RPB11G1R_SCOM0P3_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM0/PAD3 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM0P2         (PPS_RPB11G1R_RPB11G1R_SCOM0P2_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM0/PAD2 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM1P0         (PPS_RPB11G1R_RPB11G1R_SCOM1P0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM1/PAD0 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM1P2         (PPS_RPB11G1R_RPB11G1R_SCOM1P2_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM1/PAD2 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM2P3         (PPS_RPB11G1R_RPB11G1R_SCOM2P3_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM2/PAD3 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM2P2         (PPS_RPB11G1R_RPB11G1R_SCOM2P2_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM2/PAD2 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM3P0         (PPS_RPB11G1R_RPB11G1R_SCOM3P0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM3/PAD0 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM3P2         (PPS_RPB11G1R_RPB11G1R_SCOM3P2_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM3/PAD2 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM4P3         (PPS_RPB11G1R_RPB11G1R_SCOM4P3_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM4/PAD3 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM4P2         (PPS_RPB11G1R_RPB11G1R_SCOM4P2_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM4/PAD2 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM5P0         (PPS_RPB11G1R_RPB11G1R_SCOM5P0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM5/PAD0 Position */
#define PPS_RPB11G1R_RPB11G1R_SCOM5P2         (PPS_RPB11G1R_RPB11G1R_SCOM5P2_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) SERCOM5/PAD2 Position */
#define PPS_RPB11G1R_RPB11G1R_TCC0WO0         (PPS_RPB11G1R_RPB11G1R_TCC0WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TCC0/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TCC0WO4         (PPS_RPB11G1R_RPB11G1R_TCC0WO4_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TCC0/WO4 Position */
#define PPS_RPB11G1R_RPB11G1R_TCC1WO0         (PPS_RPB11G1R_RPB11G1R_TCC1WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TCC1/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TCC1WO4         (PPS_RPB11G1R_RPB11G1R_TCC1WO4_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TCC1/WO4 Position */
#define PPS_RPB11G1R_RPB11G1R_TCC2WO0         (PPS_RPB11G1R_RPB11G1R_TCC2WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TCC2/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TC0WO1          (PPS_RPB11G1R_RPB11G1R_TC0WO1_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC0/WO1 Position */
#define PPS_RPB11G1R_RPB11G1R_TC1WO0          (PPS_RPB11G1R_RPB11G1R_TC1WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC1/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TC2WO0          (PPS_RPB11G1R_RPB11G1R_TC2WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC2/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TC3WO0          (PPS_RPB11G1R_RPB11G1R_TC3WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC3/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TC4WO0          (PPS_RPB11G1R_RPB11G1R_TC4WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC4/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TC5WO0          (PPS_RPB11G1R_RPB11G1R_TC5WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC5/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TC6WO0          (PPS_RPB11G1R_RPB11G1R_TC6WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC6/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TC7WO0          (PPS_RPB11G1R_RPB11G1R_TC7WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC7/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_TC8WO0          (PPS_RPB11G1R_RPB11G1R_TC8WO0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TC8/WO0 Position */
#define PPS_RPB11G1R_RPB11G1R_QSPICS          (PPS_RPB11G1R_RPB11G1R_QSPICS_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) QSPI/CS Position */
#define PPS_RPB11G1R_RPB11G1R_QD3             (PPS_RPB11G1R_RPB11G1R_QD3_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) QSPI/DATA3 Position */
#define PPS_RPB11G1R_RPB11G1R_QD2             (PPS_RPB11G1R_RPB11G1R_QD2_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) QSPI/DATA2 Position */
#define PPS_RPB11G1R_RPB11G1R_QD1             (PPS_RPB11G1R_RPB11G1R_QD1_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) QSPI/DATA1 Position */
#define PPS_RPB11G1R_RPB11G1R_QEICCMP0        (PPS_RPB11G1R_RPB11G1R_QEICCMP0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) QEI/CCMP0 Position */
#define PPS_RPB11G1R_RPB11G1R_TSTBUS0         (PPS_RPB11G1R_RPB11G1R_TSTBUS0_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TSTBUS0 Position */
#define PPS_RPB11G1R_RPB11G1R_TSTBUS4         (PPS_RPB11G1R_RPB11G1R_TSTBUS4_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TSTBUS4 Position */
#define PPS_RPB11G1R_RPB11G1R_TSTBUS8         (PPS_RPB11G1R_RPB11G1R_TSTBUS8_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) TSTBUS8 Position */
#define PPS_RPB11G1R_RPB11G1R_FECTRL1         (PPS_RPB11G1R_RPB11G1R_FECTRL1_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) FECTRL1 Position */
#define PPS_RPB11G1R_RPB11G1R_FECTRL2         (PPS_RPB11G1R_RPB11G1R_FECTRL2_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) FECTRL2 Position */
#define PPS_RPB11G1R_RPB11G1R_COEX_BT_STATE   (PPS_RPB11G1R_RPB11G1R_COEX_BT_STATE_Val << PPS_RPB11G1R_RPB11G1R_Pos) /* (PPS_RPB11G1R) COEX/BT/STATE Position */
#define PPS_RPB11G1R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB11G1R) Register Mask  */


/* -------- PPS_RPB11G4R : (PPS Offset: 0x348) (R/W 32)  -------- */
#define PPS_RPB11G4R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB11G4R)   Reset Value */

#define PPS_RPB11G4R_RPB11G4R_Pos             _UINT32_(0)                                          /* (PPS_RPB11G4R) RPB11/G4 Position */
#define PPS_RPB11G4R_RPB11G4R_Msk             (_UINT32_(0x3F) << PPS_RPB11G4R_RPB11G4R_Pos)        /* (PPS_RPB11G4R) RPB11/G4 Mask */
#define PPS_RPB11G4R_RPB11G4R(value)          (PPS_RPB11G4R_RPB11G4R_Msk & (_UINT32_(value) << PPS_RPB11G4R_RPB11G4R_Pos)) /* Assignment of value for RPB11G4R in the PPS_RPB11G4R register */
#define   PPS_RPB11G4R_RPB11G4R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB11G4R) OFF  */
#define   PPS_RPB11G4R_RPB11G4R_CCLO1_Val     _UINT32_(0x1)                                        /* (PPS_RPB11G4R) CCL/OUT1  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPB11G4R) SERCOM0/PAD2  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM0P0_Val   _UINT32_(0x3)                                        /* (PPS_RPB11G4R) SERCOM0/PAD0  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM1P3_Val   _UINT32_(0x4)                                        /* (PPS_RPB11G4R) SERCOM1/PAD3  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM1P0_Val   _UINT32_(0x5)                                        /* (PPS_RPB11G4R) SERCOM1/PAD0  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPB11G4R) SERCOM2/PAD2  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPB11G4R) SERCOM2/PAD0  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM3P3_Val   _UINT32_(0x8)                                        /* (PPS_RPB11G4R) SERCOM3/PAD3  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM3P0_Val   _UINT32_(0x9)                                        /* (PPS_RPB11G4R) SERCOM3/PAD0  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPB11G4R) SERCOM4/PAD2  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM4P0_Val   _UINT32_(0xB)                                        /* (PPS_RPB11G4R) SERCOM4/PAD0  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM5P3_Val   _UINT32_(0xC)                                        /* (PPS_RPB11G4R) SERCOM5/PAD3  */
#define   PPS_RPB11G4R_RPB11G4R_SCOM5P0_Val   _UINT32_(0xD)                                        /* (PPS_RPB11G4R) SERCOM5/PAD0  */
#define   PPS_RPB11G4R_RPB11G4R_TCC0WO3_Val   _UINT32_(0xE)                                        /* (PPS_RPB11G4R) TCC0/WO3  */
#define   PPS_RPB11G4R_RPB11G4R_TCC0WO1_Val   _UINT32_(0xF)                                        /* (PPS_RPB11G4R) TCC0/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TCC0WO5_Val   _UINT32_(0x10)                                       /* (PPS_RPB11G4R) TCC0/WO5  */
#define   PPS_RPB11G4R_RPB11G4R_TCC1WO3_Val   _UINT32_(0x11)                                       /* (PPS_RPB11G4R) TCC1/WO3  */
#define   PPS_RPB11G4R_RPB11G4R_TCC1WO1_Val   _UINT32_(0x12)                                       /* (PPS_RPB11G4R) TCC1/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TCC1WO5_Val   _UINT32_(0x13)                                       /* (PPS_RPB11G4R) TCC1/WO5  */
#define   PPS_RPB11G4R_RPB11G4R_TCC2WO1_Val   _UINT32_(0x14)                                       /* (PPS_RPB11G4R) TCC2/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TC0WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPB11G4R) TC0/WO0  */
#define   PPS_RPB11G4R_RPB11G4R_TC1WO1_Val    _UINT32_(0x16)                                       /* (PPS_RPB11G4R) TC1/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TC2WO1_Val    _UINT32_(0x17)                                       /* (PPS_RPB11G4R) TC2/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TC3WO1_Val    _UINT32_(0x18)                                       /* (PPS_RPB11G4R) TC3/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TC4WO1_Val    _UINT32_(0x19)                                       /* (PPS_RPB11G4R) TC4/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TC5WO1_Val    _UINT32_(0x1A)                                       /* (PPS_RPB11G4R) TC5/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TC6WO1_Val    _UINT32_(0x1B)                                       /* (PPS_RPB11G4R) TC6/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TC7WO1_Val    _UINT32_(0x1C)                                       /* (PPS_RPB11G4R) TC7/WO1  */
#define   PPS_RPB11G4R_RPB11G4R_TC9WO0_Val    _UINT32_(0x1D)                                       /* (PPS_RPB11G4R) TC9/WO0  */
#define   PPS_RPB11G4R_RPB11G4R_QSPICS_Val    _UINT32_(0x1E)                                       /* (PPS_RPB11G4R) QSPI/CS  */
#define   PPS_RPB11G4R_RPB11G4R_QD2_Val       _UINT32_(0x1F)                                       /* (PPS_RPB11G4R) QSPI/DATA2  */
#define   PPS_RPB11G4R_RPB11G4R_QD1_Val       _UINT32_(0x20)                                       /* (PPS_RPB11G4R) QSPI/DATA1  */
#define   PPS_RPB11G4R_RPB11G4R_QD0_Val       _UINT32_(0x21)                                       /* (PPS_RPB11G4R) QSPI/DATA0  */
#define   PPS_RPB11G4R_RPB11G4R_TSTBUS2_Val   _UINT32_(0x22)                                       /* (PPS_RPB11G4R) TSTBUS2  */
#define   PPS_RPB11G4R_RPB11G4R_TSTBUS6_Val   _UINT32_(0x23)                                       /* (PPS_RPB11G4R) TSTBUS6  */
#define   PPS_RPB11G4R_RPB11G4R_AC_CMP1_Val   _UINT32_(0x24)                                       /* (PPS_RPB11G4R) AC/CMP1  */
#define   PPS_RPB11G4R_RPB11G4R_AC_CMPTOUT_Val _UINT32_(0x25)                                       /* (PPS_RPB11G4R) AC/CMPTOUT  */
#define   PPS_RPB11G4R_RPB11G4R_CAN1_TX_Val   _UINT32_(0x26)                                       /* (PPS_RPB11G4R) CAN1/TX  */
#define   PPS_RPB11G4R_RPB11G4R_FECTRL3_Val   _UINT32_(0x27)                                       /* (PPS_RPB11G4R) FECTRL3  */
#define   PPS_RPB11G4R_RPB11G4R_FECTRL5_Val   _UINT32_(0x28)                                       /* (PPS_RPB11G4R) FECTRL5  */
#define PPS_RPB11G4R_RPB11G4R_OFF             (PPS_RPB11G4R_RPB11G4R_OFF_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) OFF Position */
#define PPS_RPB11G4R_RPB11G4R_CCLO1           (PPS_RPB11G4R_RPB11G4R_CCLO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) CCL/OUT1 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM0P2         (PPS_RPB11G4R_RPB11G4R_SCOM0P2_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM0/PAD2 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM0P0         (PPS_RPB11G4R_RPB11G4R_SCOM0P0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM0/PAD0 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM1P3         (PPS_RPB11G4R_RPB11G4R_SCOM1P3_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM1/PAD3 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM1P0         (PPS_RPB11G4R_RPB11G4R_SCOM1P0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM1/PAD0 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM2P2         (PPS_RPB11G4R_RPB11G4R_SCOM2P2_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM2/PAD2 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM2P0         (PPS_RPB11G4R_RPB11G4R_SCOM2P0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM2/PAD0 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM3P3         (PPS_RPB11G4R_RPB11G4R_SCOM3P3_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM3/PAD3 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM3P0         (PPS_RPB11G4R_RPB11G4R_SCOM3P0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM3/PAD0 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM4P2         (PPS_RPB11G4R_RPB11G4R_SCOM4P2_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM4/PAD2 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM4P0         (PPS_RPB11G4R_RPB11G4R_SCOM4P0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM4/PAD0 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM5P3         (PPS_RPB11G4R_RPB11G4R_SCOM5P3_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM5/PAD3 Position */
#define PPS_RPB11G4R_RPB11G4R_SCOM5P0         (PPS_RPB11G4R_RPB11G4R_SCOM5P0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) SERCOM5/PAD0 Position */
#define PPS_RPB11G4R_RPB11G4R_TCC0WO3         (PPS_RPB11G4R_RPB11G4R_TCC0WO3_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TCC0/WO3 Position */
#define PPS_RPB11G4R_RPB11G4R_TCC0WO1         (PPS_RPB11G4R_RPB11G4R_TCC0WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TCC0/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TCC0WO5         (PPS_RPB11G4R_RPB11G4R_TCC0WO5_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TCC0/WO5 Position */
#define PPS_RPB11G4R_RPB11G4R_TCC1WO3         (PPS_RPB11G4R_RPB11G4R_TCC1WO3_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TCC1/WO3 Position */
#define PPS_RPB11G4R_RPB11G4R_TCC1WO1         (PPS_RPB11G4R_RPB11G4R_TCC1WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TCC1/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TCC1WO5         (PPS_RPB11G4R_RPB11G4R_TCC1WO5_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TCC1/WO5 Position */
#define PPS_RPB11G4R_RPB11G4R_TCC2WO1         (PPS_RPB11G4R_RPB11G4R_TCC2WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TCC2/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TC0WO0          (PPS_RPB11G4R_RPB11G4R_TC0WO0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC0/WO0 Position */
#define PPS_RPB11G4R_RPB11G4R_TC1WO1          (PPS_RPB11G4R_RPB11G4R_TC1WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC1/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TC2WO1          (PPS_RPB11G4R_RPB11G4R_TC2WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC2/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TC3WO1          (PPS_RPB11G4R_RPB11G4R_TC3WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC3/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TC4WO1          (PPS_RPB11G4R_RPB11G4R_TC4WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC4/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TC5WO1          (PPS_RPB11G4R_RPB11G4R_TC5WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC5/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TC6WO1          (PPS_RPB11G4R_RPB11G4R_TC6WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC6/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TC7WO1          (PPS_RPB11G4R_RPB11G4R_TC7WO1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC7/WO1 Position */
#define PPS_RPB11G4R_RPB11G4R_TC9WO0          (PPS_RPB11G4R_RPB11G4R_TC9WO0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TC9/WO0 Position */
#define PPS_RPB11G4R_RPB11G4R_QSPICS          (PPS_RPB11G4R_RPB11G4R_QSPICS_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) QSPI/CS Position */
#define PPS_RPB11G4R_RPB11G4R_QD2             (PPS_RPB11G4R_RPB11G4R_QD2_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) QSPI/DATA2 Position */
#define PPS_RPB11G4R_RPB11G4R_QD1             (PPS_RPB11G4R_RPB11G4R_QD1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) QSPI/DATA1 Position */
#define PPS_RPB11G4R_RPB11G4R_QD0             (PPS_RPB11G4R_RPB11G4R_QD0_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) QSPI/DATA0 Position */
#define PPS_RPB11G4R_RPB11G4R_TSTBUS2         (PPS_RPB11G4R_RPB11G4R_TSTBUS2_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TSTBUS2 Position */
#define PPS_RPB11G4R_RPB11G4R_TSTBUS6         (PPS_RPB11G4R_RPB11G4R_TSTBUS6_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) TSTBUS6 Position */
#define PPS_RPB11G4R_RPB11G4R_AC_CMP1         (PPS_RPB11G4R_RPB11G4R_AC_CMP1_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) AC/CMP1 Position */
#define PPS_RPB11G4R_RPB11G4R_AC_CMPTOUT      (PPS_RPB11G4R_RPB11G4R_AC_CMPTOUT_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) AC/CMPTOUT Position */
#define PPS_RPB11G4R_RPB11G4R_CAN1_TX         (PPS_RPB11G4R_RPB11G4R_CAN1_TX_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) CAN1/TX Position */
#define PPS_RPB11G4R_RPB11G4R_FECTRL3         (PPS_RPB11G4R_RPB11G4R_FECTRL3_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) FECTRL3 Position */
#define PPS_RPB11G4R_RPB11G4R_FECTRL5         (PPS_RPB11G4R_RPB11G4R_FECTRL5_Val << PPS_RPB11G4R_RPB11G4R_Pos) /* (PPS_RPB11G4R) FECTRL5 Position */
#define PPS_RPB11G4R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB11G4R) Register Mask  */


/* -------- PPS_RPB12G1R : (PPS Offset: 0x34C) (R/W 32)  -------- */
#define PPS_RPB12G1R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB12G1R)   Reset Value */

#define PPS_RPB12G1R_RPB12G1R_Pos             _UINT32_(0)                                          /* (PPS_RPB12G1R) RPB12/G1 Position */
#define PPS_RPB12G1R_RPB12G1R_Msk             (_UINT32_(0x3F) << PPS_RPB12G1R_RPB12G1R_Pos)        /* (PPS_RPB12G1R) RPB12/G1 Mask */
#define PPS_RPB12G1R_RPB12G1R(value)          (PPS_RPB12G1R_RPB12G1R_Msk & (_UINT32_(value) << PPS_RPB12G1R_RPB12G1R_Pos)) /* Assignment of value for RPB12G1R in the PPS_RPB12G1R register */
#define   PPS_RPB12G1R_RPB12G1R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB12G1R) OFF  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM0P3_Val   _UINT32_(0x1)                                        /* (PPS_RPB12G1R) SERCOM0/PAD3  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM0P2_Val   _UINT32_(0x2)                                        /* (PPS_RPB12G1R) SERCOM0/PAD2  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM1P0_Val   _UINT32_(0x3)                                        /* (PPS_RPB12G1R) SERCOM1/PAD0  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM1P2_Val   _UINT32_(0x4)                                        /* (PPS_RPB12G1R) SERCOM1/PAD2  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM2P3_Val   _UINT32_(0x5)                                        /* (PPS_RPB12G1R) SERCOM2/PAD3  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM2P2_Val   _UINT32_(0x6)                                        /* (PPS_RPB12G1R) SERCOM2/PAD2  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM3P0_Val   _UINT32_(0x7)                                        /* (PPS_RPB12G1R) SERCOM3/PAD0  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM3P2_Val   _UINT32_(0x8)                                        /* (PPS_RPB12G1R) SERCOM3/PAD2  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM4P3_Val   _UINT32_(0x9)                                        /* (PPS_RPB12G1R) SERCOM4/PAD3  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM4P2_Val   _UINT32_(0xA)                                        /* (PPS_RPB12G1R) SERCOM4/PAD2  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM5P0_Val   _UINT32_(0xB)                                        /* (PPS_RPB12G1R) SERCOM5/PAD0  */
#define   PPS_RPB12G1R_RPB12G1R_SCOM5P2_Val   _UINT32_(0xC)                                        /* (PPS_RPB12G1R) SERCOM5/PAD2  */
#define   PPS_RPB12G1R_RPB12G1R_TCC0WO0_Val   _UINT32_(0xD)                                        /* (PPS_RPB12G1R) TCC0/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TCC0WO4_Val   _UINT32_(0xE)                                        /* (PPS_RPB12G1R) TCC0/WO4  */
#define   PPS_RPB12G1R_RPB12G1R_TCC1WO0_Val   _UINT32_(0xF)                                        /* (PPS_RPB12G1R) TCC1/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TCC1WO4_Val   _UINT32_(0x10)                                       /* (PPS_RPB12G1R) TCC1/WO4  */
#define   PPS_RPB12G1R_RPB12G1R_TCC2WO0_Val   _UINT32_(0x11)                                       /* (PPS_RPB12G1R) TCC2/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TC0WO1_Val    _UINT32_(0x12)                                       /* (PPS_RPB12G1R) TC0/WO1  */
#define   PPS_RPB12G1R_RPB12G1R_TC1WO0_Val    _UINT32_(0x13)                                       /* (PPS_RPB12G1R) TC1/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TC2WO0_Val    _UINT32_(0x14)                                       /* (PPS_RPB12G1R) TC2/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TC3WO0_Val    _UINT32_(0x15)                                       /* (PPS_RPB12G1R) TC3/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TC4WO0_Val    _UINT32_(0x16)                                       /* (PPS_RPB12G1R) TC4/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TC5WO0_Val    _UINT32_(0x17)                                       /* (PPS_RPB12G1R) TC5/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TC6WO0_Val    _UINT32_(0x18)                                       /* (PPS_RPB12G1R) TC6/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TC7WO0_Val    _UINT32_(0x19)                                       /* (PPS_RPB12G1R) TC7/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_TC8WO0_Val    _UINT32_(0x1A)                                       /* (PPS_RPB12G1R) TC8/WO0  */
#define   PPS_RPB12G1R_RPB12G1R_QSPICS_Val    _UINT32_(0x1B)                                       /* (PPS_RPB12G1R) QSPI/CS  */
#define   PPS_RPB12G1R_RPB12G1R_QD3_Val       _UINT32_(0x1C)                                       /* (PPS_RPB12G1R) QSPI/DATA3  */
#define   PPS_RPB12G1R_RPB12G1R_QD2_Val       _UINT32_(0x1D)                                       /* (PPS_RPB12G1R) QSPI/DATA2  */
#define   PPS_RPB12G1R_RPB12G1R_QD1_Val       _UINT32_(0x1E)                                       /* (PPS_RPB12G1R) QSPI/DATA1  */
#define   PPS_RPB12G1R_RPB12G1R_QEICCMP0_Val  _UINT32_(0x1F)                                       /* (PPS_RPB12G1R) QEI/CCMP0  */
#define   PPS_RPB12G1R_RPB12G1R_TSTBUS0_Val   _UINT32_(0x20)                                       /* (PPS_RPB12G1R) TSTBUS0  */
#define   PPS_RPB12G1R_RPB12G1R_TSTBUS4_Val   _UINT32_(0x21)                                       /* (PPS_RPB12G1R) TSTBUS4  */
#define   PPS_RPB12G1R_RPB12G1R_TSTBUS8_Val   _UINT32_(0x22)                                       /* (PPS_RPB12G1R) TSTBUS8  */
#define   PPS_RPB12G1R_RPB12G1R_FECTRL1_Val   _UINT32_(0x23)                                       /* (PPS_RPB12G1R) FECTRL1  */
#define   PPS_RPB12G1R_RPB12G1R_FECTRL2_Val   _UINT32_(0x24)                                       /* (PPS_RPB12G1R) FECTRL2  */
#define   PPS_RPB12G1R_RPB12G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPB12G1R) COEX/BT/STATE  */
#define PPS_RPB12G1R_RPB12G1R_OFF             (PPS_RPB12G1R_RPB12G1R_OFF_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) OFF Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM0P3         (PPS_RPB12G1R_RPB12G1R_SCOM0P3_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM0/PAD3 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM0P2         (PPS_RPB12G1R_RPB12G1R_SCOM0P2_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM0/PAD2 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM1P0         (PPS_RPB12G1R_RPB12G1R_SCOM1P0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM1/PAD0 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM1P2         (PPS_RPB12G1R_RPB12G1R_SCOM1P2_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM1/PAD2 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM2P3         (PPS_RPB12G1R_RPB12G1R_SCOM2P3_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM2/PAD3 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM2P2         (PPS_RPB12G1R_RPB12G1R_SCOM2P2_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM2/PAD2 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM3P0         (PPS_RPB12G1R_RPB12G1R_SCOM3P0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM3/PAD0 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM3P2         (PPS_RPB12G1R_RPB12G1R_SCOM3P2_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM3/PAD2 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM4P3         (PPS_RPB12G1R_RPB12G1R_SCOM4P3_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM4/PAD3 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM4P2         (PPS_RPB12G1R_RPB12G1R_SCOM4P2_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM4/PAD2 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM5P0         (PPS_RPB12G1R_RPB12G1R_SCOM5P0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM5/PAD0 Position */
#define PPS_RPB12G1R_RPB12G1R_SCOM5P2         (PPS_RPB12G1R_RPB12G1R_SCOM5P2_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) SERCOM5/PAD2 Position */
#define PPS_RPB12G1R_RPB12G1R_TCC0WO0         (PPS_RPB12G1R_RPB12G1R_TCC0WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TCC0/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TCC0WO4         (PPS_RPB12G1R_RPB12G1R_TCC0WO4_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TCC0/WO4 Position */
#define PPS_RPB12G1R_RPB12G1R_TCC1WO0         (PPS_RPB12G1R_RPB12G1R_TCC1WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TCC1/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TCC1WO4         (PPS_RPB12G1R_RPB12G1R_TCC1WO4_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TCC1/WO4 Position */
#define PPS_RPB12G1R_RPB12G1R_TCC2WO0         (PPS_RPB12G1R_RPB12G1R_TCC2WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TCC2/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TC0WO1          (PPS_RPB12G1R_RPB12G1R_TC0WO1_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC0/WO1 Position */
#define PPS_RPB12G1R_RPB12G1R_TC1WO0          (PPS_RPB12G1R_RPB12G1R_TC1WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC1/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TC2WO0          (PPS_RPB12G1R_RPB12G1R_TC2WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC2/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TC3WO0          (PPS_RPB12G1R_RPB12G1R_TC3WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC3/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TC4WO0          (PPS_RPB12G1R_RPB12G1R_TC4WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC4/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TC5WO0          (PPS_RPB12G1R_RPB12G1R_TC5WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC5/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TC6WO0          (PPS_RPB12G1R_RPB12G1R_TC6WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC6/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TC7WO0          (PPS_RPB12G1R_RPB12G1R_TC7WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC7/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_TC8WO0          (PPS_RPB12G1R_RPB12G1R_TC8WO0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TC8/WO0 Position */
#define PPS_RPB12G1R_RPB12G1R_QSPICS          (PPS_RPB12G1R_RPB12G1R_QSPICS_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) QSPI/CS Position */
#define PPS_RPB12G1R_RPB12G1R_QD3             (PPS_RPB12G1R_RPB12G1R_QD3_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) QSPI/DATA3 Position */
#define PPS_RPB12G1R_RPB12G1R_QD2             (PPS_RPB12G1R_RPB12G1R_QD2_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) QSPI/DATA2 Position */
#define PPS_RPB12G1R_RPB12G1R_QD1             (PPS_RPB12G1R_RPB12G1R_QD1_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) QSPI/DATA1 Position */
#define PPS_RPB12G1R_RPB12G1R_QEICCMP0        (PPS_RPB12G1R_RPB12G1R_QEICCMP0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) QEI/CCMP0 Position */
#define PPS_RPB12G1R_RPB12G1R_TSTBUS0         (PPS_RPB12G1R_RPB12G1R_TSTBUS0_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TSTBUS0 Position */
#define PPS_RPB12G1R_RPB12G1R_TSTBUS4         (PPS_RPB12G1R_RPB12G1R_TSTBUS4_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TSTBUS4 Position */
#define PPS_RPB12G1R_RPB12G1R_TSTBUS8         (PPS_RPB12G1R_RPB12G1R_TSTBUS8_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) TSTBUS8 Position */
#define PPS_RPB12G1R_RPB12G1R_FECTRL1         (PPS_RPB12G1R_RPB12G1R_FECTRL1_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) FECTRL1 Position */
#define PPS_RPB12G1R_RPB12G1R_FECTRL2         (PPS_RPB12G1R_RPB12G1R_FECTRL2_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) FECTRL2 Position */
#define PPS_RPB12G1R_RPB12G1R_COEX_BT_STATE   (PPS_RPB12G1R_RPB12G1R_COEX_BT_STATE_Val << PPS_RPB12G1R_RPB12G1R_Pos) /* (PPS_RPB12G1R) COEX/BT/STATE Position */
#define PPS_RPB12G1R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB12G1R) Register Mask  */


/* -------- PPS_RPB12G2R : (PPS Offset: 0x350) (R/W 32)  -------- */
#define PPS_RPB12G2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB12G2R)   Reset Value */

#define PPS_RPB12G2R_RPB12G2R_Pos             _UINT32_(0)                                          /* (PPS_RPB12G2R) RPB12/G2 Position */
#define PPS_RPB12G2R_RPB12G2R_Msk             (_UINT32_(0x3F) << PPS_RPB12G2R_RPB12G2R_Pos)        /* (PPS_RPB12G2R) RPB12/G2 Mask */
#define PPS_RPB12G2R_RPB12G2R(value)          (PPS_RPB12G2R_RPB12G2R_Msk & (_UINT32_(value) << PPS_RPB12G2R_RPB12G2R_Pos)) /* Assignment of value for RPB12G2R in the PPS_RPB12G2R register */
#define   PPS_RPB12G2R_RPB12G2R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB12G2R) OFF  */
#define   PPS_RPB12G2R_RPB12G2R_CCLO1_Val     _UINT32_(0x1)                                        /* (PPS_RPB12G2R) CCL/OUT1  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM0P0_Val   _UINT32_(0x2)                                        /* (PPS_RPB12G2R) SERCOM0/PAD0  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM0P3_Val   _UINT32_(0x3)                                        /* (PPS_RPB12G2R) SERCOM0/PAD3  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM0P2_Val   _UINT32_(0x4)                                        /* (PPS_RPB12G2R) SERCOM0/PAD2  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM1P3_Val   _UINT32_(0x5)                                        /* (PPS_RPB12G2R) SERCOM1/PAD3  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM1P2_Val   _UINT32_(0x6)                                        /* (PPS_RPB12G2R) SERCOM1/PAD2  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPB12G2R) SERCOM2/PAD0  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM2P3_Val   _UINT32_(0x8)                                        /* (PPS_RPB12G2R) SERCOM2/PAD3  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM2P2_Val   _UINT32_(0x9)                                        /* (PPS_RPB12G2R) SERCOM2/PAD2  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM3P3_Val   _UINT32_(0xA)                                        /* (PPS_RPB12G2R) SERCOM3/PAD3  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM3P2_Val   _UINT32_(0xB)                                        /* (PPS_RPB12G2R) SERCOM3/PAD2  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM4P0_Val   _UINT32_(0xC)                                        /* (PPS_RPB12G2R) SERCOM4/PAD0  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM4P3_Val   _UINT32_(0xD)                                        /* (PPS_RPB12G2R) SERCOM4/PAD3  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM4P2_Val   _UINT32_(0xE)                                        /* (PPS_RPB12G2R) SERCOM4/PAD2  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM5P3_Val   _UINT32_(0xF)                                        /* (PPS_RPB12G2R) SERCOM5/PAD3  */
#define   PPS_RPB12G2R_RPB12G2R_SCOM5P2_Val   _UINT32_(0x10)                                       /* (PPS_RPB12G2R) SERCOM5/PAD2  */
#define   PPS_RPB12G2R_RPB12G2R_TCC0WO1_Val   _UINT32_(0x11)                                       /* (PPS_RPB12G2R) TCC0/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TCC0WO5_Val   _UINT32_(0x12)                                       /* (PPS_RPB12G2R) TCC0/WO5  */
#define   PPS_RPB12G2R_RPB12G2R_TCC0WO3_Val   _UINT32_(0x13)                                       /* (PPS_RPB12G2R) TCC0/WO3  */
#define   PPS_RPB12G2R_RPB12G2R_TCC1WO1_Val   _UINT32_(0x14)                                       /* (PPS_RPB12G2R) TCC1/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TCC1WO5_Val   _UINT32_(0x15)                                       /* (PPS_RPB12G2R) TCC1/WO5  */
#define   PPS_RPB12G2R_RPB12G2R_TCC1WO3_Val   _UINT32_(0x16)                                       /* (PPS_RPB12G2R) TCC1/WO3  */
#define   PPS_RPB12G2R_RPB12G2R_TCC2WO1_Val   _UINT32_(0x17)                                       /* (PPS_RPB12G2R) TCC2/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC0WO1_Val    _UINT32_(0x18)                                       /* (PPS_RPB12G2R) TC0/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC1WO1_Val    _UINT32_(0x19)                                       /* (PPS_RPB12G2R) TC1/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC2WO1_Val    _UINT32_(0x1A)                                       /* (PPS_RPB12G2R) TC2/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC3WO1_Val    _UINT32_(0x1B)                                       /* (PPS_RPB12G2R) TC3/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC4WO1_Val    _UINT32_(0x1C)                                       /* (PPS_RPB12G2R) TC4/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC5WO1_Val    _UINT32_(0x1D)                                       /* (PPS_RPB12G2R) TC5/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC6WO1_Val    _UINT32_(0x1E)                                       /* (PPS_RPB12G2R) TC6/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC7WO1_Val    _UINT32_(0x1F)                                       /* (PPS_RPB12G2R) TC7/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC8WO1_Val    _UINT32_(0x20)                                       /* (PPS_RPB12G2R) TC8/WO1  */
#define   PPS_RPB12G2R_RPB12G2R_TC9WO0_Val    _UINT32_(0x21)                                       /* (PPS_RPB12G2R) TC9/WO0  */
#define   PPS_RPB12G2R_RPB12G2R_QSPICS_Val    _UINT32_(0x22)                                       /* (PPS_RPB12G2R) QSPI/CS  */
#define   PPS_RPB12G2R_RPB12G2R_QD0_Val       _UINT32_(0x23)                                       /* (PPS_RPB12G2R) QSPI/DATA0  */
#define   PPS_RPB12G2R_RPB12G2R_QD3_Val       _UINT32_(0x24)                                       /* (PPS_RPB12G2R) QSPI/DATA3  */
#define   PPS_RPB12G2R_RPB12G2R_QD2_Val       _UINT32_(0x25)                                       /* (PPS_RPB12G2R) QSPI/DATA2  */
#define   PPS_RPB12G2R_RPB12G2R_TSTBUS5_Val   _UINT32_(0x26)                                       /* (PPS_RPB12G2R) TSTBUS5  */
#define   PPS_RPB12G2R_RPB12G2R_TSTBUS9_Val   _UINT32_(0x27)                                       /* (PPS_RPB12G2R) TSTBUS9  */
#define   PPS_RPB12G2R_RPB12G2R_FECTRL0_Val   _UINT32_(0x28)                                       /* (PPS_RPB12G2R) FECTRL0  */
#define   PPS_RPB12G2R_RPB12G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB12G2R) COEX/RF/ACT  */
#define PPS_RPB12G2R_RPB12G2R_OFF             (PPS_RPB12G2R_RPB12G2R_OFF_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) OFF Position */
#define PPS_RPB12G2R_RPB12G2R_CCLO1           (PPS_RPB12G2R_RPB12G2R_CCLO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) CCL/OUT1 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM0P0         (PPS_RPB12G2R_RPB12G2R_SCOM0P0_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM0/PAD0 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM0P3         (PPS_RPB12G2R_RPB12G2R_SCOM0P3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM0/PAD3 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM0P2         (PPS_RPB12G2R_RPB12G2R_SCOM0P2_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM0/PAD2 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM1P3         (PPS_RPB12G2R_RPB12G2R_SCOM1P3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM1/PAD3 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM1P2         (PPS_RPB12G2R_RPB12G2R_SCOM1P2_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM1/PAD2 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM2P0         (PPS_RPB12G2R_RPB12G2R_SCOM2P0_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM2/PAD0 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM2P3         (PPS_RPB12G2R_RPB12G2R_SCOM2P3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM2/PAD3 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM2P2         (PPS_RPB12G2R_RPB12G2R_SCOM2P2_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM2/PAD2 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM3P3         (PPS_RPB12G2R_RPB12G2R_SCOM3P3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM3/PAD3 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM3P2         (PPS_RPB12G2R_RPB12G2R_SCOM3P2_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM3/PAD2 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM4P0         (PPS_RPB12G2R_RPB12G2R_SCOM4P0_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM4/PAD0 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM4P3         (PPS_RPB12G2R_RPB12G2R_SCOM4P3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM4/PAD3 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM4P2         (PPS_RPB12G2R_RPB12G2R_SCOM4P2_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM4/PAD2 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM5P3         (PPS_RPB12G2R_RPB12G2R_SCOM5P3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM5/PAD3 Position */
#define PPS_RPB12G2R_RPB12G2R_SCOM5P2         (PPS_RPB12G2R_RPB12G2R_SCOM5P2_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) SERCOM5/PAD2 Position */
#define PPS_RPB12G2R_RPB12G2R_TCC0WO1         (PPS_RPB12G2R_RPB12G2R_TCC0WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TCC0/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TCC0WO5         (PPS_RPB12G2R_RPB12G2R_TCC0WO5_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TCC0/WO5 Position */
#define PPS_RPB12G2R_RPB12G2R_TCC0WO3         (PPS_RPB12G2R_RPB12G2R_TCC0WO3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TCC0/WO3 Position */
#define PPS_RPB12G2R_RPB12G2R_TCC1WO1         (PPS_RPB12G2R_RPB12G2R_TCC1WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TCC1/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TCC1WO5         (PPS_RPB12G2R_RPB12G2R_TCC1WO5_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TCC1/WO5 Position */
#define PPS_RPB12G2R_RPB12G2R_TCC1WO3         (PPS_RPB12G2R_RPB12G2R_TCC1WO3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TCC1/WO3 Position */
#define PPS_RPB12G2R_RPB12G2R_TCC2WO1         (PPS_RPB12G2R_RPB12G2R_TCC2WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TCC2/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC0WO1          (PPS_RPB12G2R_RPB12G2R_TC0WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC0/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC1WO1          (PPS_RPB12G2R_RPB12G2R_TC1WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC1/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC2WO1          (PPS_RPB12G2R_RPB12G2R_TC2WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC2/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC3WO1          (PPS_RPB12G2R_RPB12G2R_TC3WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC3/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC4WO1          (PPS_RPB12G2R_RPB12G2R_TC4WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC4/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC5WO1          (PPS_RPB12G2R_RPB12G2R_TC5WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC5/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC6WO1          (PPS_RPB12G2R_RPB12G2R_TC6WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC6/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC7WO1          (PPS_RPB12G2R_RPB12G2R_TC7WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC7/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC8WO1          (PPS_RPB12G2R_RPB12G2R_TC8WO1_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC8/WO1 Position */
#define PPS_RPB12G2R_RPB12G2R_TC9WO0          (PPS_RPB12G2R_RPB12G2R_TC9WO0_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TC9/WO0 Position */
#define PPS_RPB12G2R_RPB12G2R_QSPICS          (PPS_RPB12G2R_RPB12G2R_QSPICS_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) QSPI/CS Position */
#define PPS_RPB12G2R_RPB12G2R_QD0             (PPS_RPB12G2R_RPB12G2R_QD0_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) QSPI/DATA0 Position */
#define PPS_RPB12G2R_RPB12G2R_QD3             (PPS_RPB12G2R_RPB12G2R_QD3_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) QSPI/DATA3 Position */
#define PPS_RPB12G2R_RPB12G2R_QD2             (PPS_RPB12G2R_RPB12G2R_QD2_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) QSPI/DATA2 Position */
#define PPS_RPB12G2R_RPB12G2R_TSTBUS5         (PPS_RPB12G2R_RPB12G2R_TSTBUS5_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TSTBUS5 Position */
#define PPS_RPB12G2R_RPB12G2R_TSTBUS9         (PPS_RPB12G2R_RPB12G2R_TSTBUS9_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) TSTBUS9 Position */
#define PPS_RPB12G2R_RPB12G2R_FECTRL0         (PPS_RPB12G2R_RPB12G2R_FECTRL0_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) FECTRL0 Position */
#define PPS_RPB12G2R_RPB12G2R_COEX_RF_ACT     (PPS_RPB12G2R_RPB12G2R_COEX_RF_ACT_Val << PPS_RPB12G2R_RPB12G2R_Pos) /* (PPS_RPB12G2R) COEX/RF/ACT Position */
#define PPS_RPB12G2R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB12G2R) Register Mask  */


/* -------- PPS_RPB13G2R : (PPS Offset: 0x354) (R/W 32)  -------- */
#define PPS_RPB13G2R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB13G2R)   Reset Value */

#define PPS_RPB13G2R_RPB13G2R_Pos             _UINT32_(0)                                          /* (PPS_RPB13G2R) RPB13/G2 Position */
#define PPS_RPB13G2R_RPB13G2R_Msk             (_UINT32_(0x3F) << PPS_RPB13G2R_RPB13G2R_Pos)        /* (PPS_RPB13G2R) RPB13/G2 Mask */
#define PPS_RPB13G2R_RPB13G2R(value)          (PPS_RPB13G2R_RPB13G2R_Msk & (_UINT32_(value) << PPS_RPB13G2R_RPB13G2R_Pos)) /* Assignment of value for RPB13G2R in the PPS_RPB13G2R register */
#define   PPS_RPB13G2R_RPB13G2R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB13G2R) OFF  */
#define   PPS_RPB13G2R_RPB13G2R_CCLO1_Val     _UINT32_(0x1)                                        /* (PPS_RPB13G2R) CCL/OUT1  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM0P0_Val   _UINT32_(0x2)                                        /* (PPS_RPB13G2R) SERCOM0/PAD0  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM0P3_Val   _UINT32_(0x3)                                        /* (PPS_RPB13G2R) SERCOM0/PAD3  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM0P2_Val   _UINT32_(0x4)                                        /* (PPS_RPB13G2R) SERCOM0/PAD2  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM1P3_Val   _UINT32_(0x5)                                        /* (PPS_RPB13G2R) SERCOM1/PAD3  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM1P2_Val   _UINT32_(0x6)                                        /* (PPS_RPB13G2R) SERCOM1/PAD2  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPB13G2R) SERCOM2/PAD0  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM2P3_Val   _UINT32_(0x8)                                        /* (PPS_RPB13G2R) SERCOM2/PAD3  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM2P2_Val   _UINT32_(0x9)                                        /* (PPS_RPB13G2R) SERCOM2/PAD2  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM3P3_Val   _UINT32_(0xA)                                        /* (PPS_RPB13G2R) SERCOM3/PAD3  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM3P2_Val   _UINT32_(0xB)                                        /* (PPS_RPB13G2R) SERCOM3/PAD2  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM4P0_Val   _UINT32_(0xC)                                        /* (PPS_RPB13G2R) SERCOM4/PAD0  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM4P3_Val   _UINT32_(0xD)                                        /* (PPS_RPB13G2R) SERCOM4/PAD3  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM4P2_Val   _UINT32_(0xE)                                        /* (PPS_RPB13G2R) SERCOM4/PAD2  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM5P3_Val   _UINT32_(0xF)                                        /* (PPS_RPB13G2R) SERCOM5/PAD3  */
#define   PPS_RPB13G2R_RPB13G2R_SCOM5P2_Val   _UINT32_(0x10)                                       /* (PPS_RPB13G2R) SERCOM5/PAD2  */
#define   PPS_RPB13G2R_RPB13G2R_TCC0WO1_Val   _UINT32_(0x11)                                       /* (PPS_RPB13G2R) TCC0/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TCC0WO5_Val   _UINT32_(0x12)                                       /* (PPS_RPB13G2R) TCC0/WO5  */
#define   PPS_RPB13G2R_RPB13G2R_TCC0WO3_Val   _UINT32_(0x13)                                       /* (PPS_RPB13G2R) TCC0/WO3  */
#define   PPS_RPB13G2R_RPB13G2R_TCC1WO1_Val   _UINT32_(0x14)                                       /* (PPS_RPB13G2R) TCC1/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TCC1WO5_Val   _UINT32_(0x15)                                       /* (PPS_RPB13G2R) TCC1/WO5  */
#define   PPS_RPB13G2R_RPB13G2R_TCC1WO3_Val   _UINT32_(0x16)                                       /* (PPS_RPB13G2R) TCC1/WO3  */
#define   PPS_RPB13G2R_RPB13G2R_TCC2WO1_Val   _UINT32_(0x17)                                       /* (PPS_RPB13G2R) TCC2/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC0WO1_Val    _UINT32_(0x18)                                       /* (PPS_RPB13G2R) TC0/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC1WO1_Val    _UINT32_(0x19)                                       /* (PPS_RPB13G2R) TC1/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC2WO1_Val    _UINT32_(0x1A)                                       /* (PPS_RPB13G2R) TC2/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC3WO1_Val    _UINT32_(0x1B)                                       /* (PPS_RPB13G2R) TC3/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC4WO1_Val    _UINT32_(0x1C)                                       /* (PPS_RPB13G2R) TC4/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC5WO1_Val    _UINT32_(0x1D)                                       /* (PPS_RPB13G2R) TC5/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC6WO1_Val    _UINT32_(0x1E)                                       /* (PPS_RPB13G2R) TC6/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC7WO1_Val    _UINT32_(0x1F)                                       /* (PPS_RPB13G2R) TC7/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC8WO1_Val    _UINT32_(0x20)                                       /* (PPS_RPB13G2R) TC8/WO1  */
#define   PPS_RPB13G2R_RPB13G2R_TC9WO0_Val    _UINT32_(0x21)                                       /* (PPS_RPB13G2R) TC9/WO0  */
#define   PPS_RPB13G2R_RPB13G2R_QSPICS_Val    _UINT32_(0x22)                                       /* (PPS_RPB13G2R) QSPI/CS  */
#define   PPS_RPB13G2R_RPB13G2R_QD0_Val       _UINT32_(0x23)                                       /* (PPS_RPB13G2R) QSPI/DATA0  */
#define   PPS_RPB13G2R_RPB13G2R_QD3_Val       _UINT32_(0x24)                                       /* (PPS_RPB13G2R) QSPI/DATA3  */
#define   PPS_RPB13G2R_RPB13G2R_QD2_Val       _UINT32_(0x25)                                       /* (PPS_RPB13G2R) QSPI/DATA2  */
#define   PPS_RPB13G2R_RPB13G2R_TSTBUS5_Val   _UINT32_(0x26)                                       /* (PPS_RPB13G2R) TSTBUS5  */
#define   PPS_RPB13G2R_RPB13G2R_TSTBUS9_Val   _UINT32_(0x27)                                       /* (PPS_RPB13G2R) TSTBUS9  */
#define   PPS_RPB13G2R_RPB13G2R_FECTRL0_Val   _UINT32_(0x28)                                       /* (PPS_RPB13G2R) FECTRL0  */
#define   PPS_RPB13G2R_RPB13G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPB13G2R) COEX/RF/ACT  */
#define PPS_RPB13G2R_RPB13G2R_OFF             (PPS_RPB13G2R_RPB13G2R_OFF_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) OFF Position */
#define PPS_RPB13G2R_RPB13G2R_CCLO1           (PPS_RPB13G2R_RPB13G2R_CCLO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) CCL/OUT1 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM0P0         (PPS_RPB13G2R_RPB13G2R_SCOM0P0_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM0/PAD0 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM0P3         (PPS_RPB13G2R_RPB13G2R_SCOM0P3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM0/PAD3 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM0P2         (PPS_RPB13G2R_RPB13G2R_SCOM0P2_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM0/PAD2 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM1P3         (PPS_RPB13G2R_RPB13G2R_SCOM1P3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM1/PAD3 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM1P2         (PPS_RPB13G2R_RPB13G2R_SCOM1P2_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM1/PAD2 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM2P0         (PPS_RPB13G2R_RPB13G2R_SCOM2P0_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM2/PAD0 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM2P3         (PPS_RPB13G2R_RPB13G2R_SCOM2P3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM2/PAD3 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM2P2         (PPS_RPB13G2R_RPB13G2R_SCOM2P2_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM2/PAD2 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM3P3         (PPS_RPB13G2R_RPB13G2R_SCOM3P3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM3/PAD3 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM3P2         (PPS_RPB13G2R_RPB13G2R_SCOM3P2_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM3/PAD2 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM4P0         (PPS_RPB13G2R_RPB13G2R_SCOM4P0_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM4/PAD0 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM4P3         (PPS_RPB13G2R_RPB13G2R_SCOM4P3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM4/PAD3 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM4P2         (PPS_RPB13G2R_RPB13G2R_SCOM4P2_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM4/PAD2 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM5P3         (PPS_RPB13G2R_RPB13G2R_SCOM5P3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM5/PAD3 Position */
#define PPS_RPB13G2R_RPB13G2R_SCOM5P2         (PPS_RPB13G2R_RPB13G2R_SCOM5P2_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) SERCOM5/PAD2 Position */
#define PPS_RPB13G2R_RPB13G2R_TCC0WO1         (PPS_RPB13G2R_RPB13G2R_TCC0WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TCC0/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TCC0WO5         (PPS_RPB13G2R_RPB13G2R_TCC0WO5_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TCC0/WO5 Position */
#define PPS_RPB13G2R_RPB13G2R_TCC0WO3         (PPS_RPB13G2R_RPB13G2R_TCC0WO3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TCC0/WO3 Position */
#define PPS_RPB13G2R_RPB13G2R_TCC1WO1         (PPS_RPB13G2R_RPB13G2R_TCC1WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TCC1/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TCC1WO5         (PPS_RPB13G2R_RPB13G2R_TCC1WO5_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TCC1/WO5 Position */
#define PPS_RPB13G2R_RPB13G2R_TCC1WO3         (PPS_RPB13G2R_RPB13G2R_TCC1WO3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TCC1/WO3 Position */
#define PPS_RPB13G2R_RPB13G2R_TCC2WO1         (PPS_RPB13G2R_RPB13G2R_TCC2WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TCC2/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC0WO1          (PPS_RPB13G2R_RPB13G2R_TC0WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC0/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC1WO1          (PPS_RPB13G2R_RPB13G2R_TC1WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC1/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC2WO1          (PPS_RPB13G2R_RPB13G2R_TC2WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC2/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC3WO1          (PPS_RPB13G2R_RPB13G2R_TC3WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC3/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC4WO1          (PPS_RPB13G2R_RPB13G2R_TC4WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC4/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC5WO1          (PPS_RPB13G2R_RPB13G2R_TC5WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC5/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC6WO1          (PPS_RPB13G2R_RPB13G2R_TC6WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC6/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC7WO1          (PPS_RPB13G2R_RPB13G2R_TC7WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC7/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC8WO1          (PPS_RPB13G2R_RPB13G2R_TC8WO1_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC8/WO1 Position */
#define PPS_RPB13G2R_RPB13G2R_TC9WO0          (PPS_RPB13G2R_RPB13G2R_TC9WO0_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TC9/WO0 Position */
#define PPS_RPB13G2R_RPB13G2R_QSPICS          (PPS_RPB13G2R_RPB13G2R_QSPICS_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) QSPI/CS Position */
#define PPS_RPB13G2R_RPB13G2R_QD0             (PPS_RPB13G2R_RPB13G2R_QD0_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) QSPI/DATA0 Position */
#define PPS_RPB13G2R_RPB13G2R_QD3             (PPS_RPB13G2R_RPB13G2R_QD3_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) QSPI/DATA3 Position */
#define PPS_RPB13G2R_RPB13G2R_QD2             (PPS_RPB13G2R_RPB13G2R_QD2_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) QSPI/DATA2 Position */
#define PPS_RPB13G2R_RPB13G2R_TSTBUS5         (PPS_RPB13G2R_RPB13G2R_TSTBUS5_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TSTBUS5 Position */
#define PPS_RPB13G2R_RPB13G2R_TSTBUS9         (PPS_RPB13G2R_RPB13G2R_TSTBUS9_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) TSTBUS9 Position */
#define PPS_RPB13G2R_RPB13G2R_FECTRL0         (PPS_RPB13G2R_RPB13G2R_FECTRL0_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) FECTRL0 Position */
#define PPS_RPB13G2R_RPB13G2R_COEX_RF_ACT     (PPS_RPB13G2R_RPB13G2R_COEX_RF_ACT_Val << PPS_RPB13G2R_RPB13G2R_Pos) /* (PPS_RPB13G2R) COEX/RF/ACT Position */
#define PPS_RPB13G2R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB13G2R) Register Mask  */


/* -------- PPS_RPB13G3R : (PPS Offset: 0x358) (R/W 32)  -------- */
#define PPS_RPB13G3R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB13G3R)   Reset Value */

#define PPS_RPB13G3R_RPB13G3R_Pos             _UINT32_(0)                                          /* (PPS_RPB13G3R) RPB13/G3 Position */
#define PPS_RPB13G3R_RPB13G3R_Msk             (_UINT32_(0x3F) << PPS_RPB13G3R_RPB13G3R_Pos)        /* (PPS_RPB13G3R) RPB13/G3 Mask */
#define PPS_RPB13G3R_RPB13G3R(value)          (PPS_RPB13G3R_RPB13G3R_Msk & (_UINT32_(value) << PPS_RPB13G3R_RPB13G3R_Pos)) /* Assignment of value for RPB13G3R in the PPS_RPB13G3R register */
#define   PPS_RPB13G3R_RPB13G3R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB13G3R) OFF  */
#define   PPS_RPB13G3R_RPB13G3R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPB13G3R) CCL/OUT0  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM0P0_Val   _UINT32_(0x2)                                        /* (PPS_RPB13G3R) SERCOM0/PAD0  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM0P3_Val   _UINT32_(0x3)                                        /* (PPS_RPB13G3R) SERCOM0/PAD3  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM1P2_Val   _UINT32_(0x4)                                        /* (PPS_RPB13G3R) SERCOM1/PAD2  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM1P0_Val   _UINT32_(0x5)                                        /* (PPS_RPB13G3R) SERCOM1/PAD0  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM1P3_Val   _UINT32_(0x6)                                        /* (PPS_RPB13G3R) SERCOM1/PAD3  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM2P0_Val   _UINT32_(0x7)                                        /* (PPS_RPB13G3R) SERCOM2/PAD0  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM2P3_Val   _UINT32_(0x8)                                        /* (PPS_RPB13G3R) SERCOM2/PAD3  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM3P2_Val   _UINT32_(0x9)                                        /* (PPS_RPB13G3R) SERCOM3/PAD2  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM3P0_Val   _UINT32_(0xA)                                        /* (PPS_RPB13G3R) SERCOM3/PAD0  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM3P3_Val   _UINT32_(0xB)                                        /* (PPS_RPB13G3R) SERCOM3/PAD3  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM4P0_Val   _UINT32_(0xC)                                        /* (PPS_RPB13G3R) SERCOM4/PAD0  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM4P3_Val   _UINT32_(0xD)                                        /* (PPS_RPB13G3R) SERCOM4/PAD3  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM5P2_Val   _UINT32_(0xE)                                        /* (PPS_RPB13G3R) SERCOM5/PAD2  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM5P0_Val   _UINT32_(0xF)                                        /* (PPS_RPB13G3R) SERCOM5/PAD0  */
#define   PPS_RPB13G3R_RPB13G3R_SCOM5P3_Val   _UINT32_(0x10)                                       /* (PPS_RPB13G3R) SERCOM5/PAD3  */
#define   PPS_RPB13G3R_RPB13G3R_TCC0WO2_Val   _UINT32_(0x11)                                       /* (PPS_RPB13G3R) TCC0/WO2  */
#define   PPS_RPB13G3R_RPB13G3R_TCC0WO0_Val   _UINT32_(0x12)                                       /* (PPS_RPB13G3R) TCC0/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TCC0WO4_Val   _UINT32_(0x13)                                       /* (PPS_RPB13G3R) TCC0/WO4  */
#define   PPS_RPB13G3R_RPB13G3R_TCC1WO2_Val   _UINT32_(0x14)                                       /* (PPS_RPB13G3R) TCC1/WO2  */
#define   PPS_RPB13G3R_RPB13G3R_TCC1WO0_Val   _UINT32_(0x15)                                       /* (PPS_RPB13G3R) TCC1/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TCC1WO4_Val   _UINT32_(0x16)                                       /* (PPS_RPB13G3R) TCC1/WO4  */
#define   PPS_RPB13G3R_RPB13G3R_TCC2WO0_Val   _UINT32_(0x17)                                       /* (PPS_RPB13G3R) TCC2/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC0WO0_Val    _UINT32_(0x18)                                       /* (PPS_RPB13G3R) TC0/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC1WO0_Val    _UINT32_(0x19)                                       /* (PPS_RPB13G3R) TC1/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC2WO0_Val    _UINT32_(0x1A)                                       /* (PPS_RPB13G3R) TC2/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC3WO0_Val    _UINT32_(0x1B)                                       /* (PPS_RPB13G3R) TC3/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC4WO0_Val    _UINT32_(0x1C)                                       /* (PPS_RPB13G3R) TC4/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC5WO0_Val    _UINT32_(0x1D)                                       /* (PPS_RPB13G3R) TC5/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC6WO0_Val    _UINT32_(0x1E)                                       /* (PPS_RPB13G3R) TC6/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC7WO0_Val    _UINT32_(0x1F)                                       /* (PPS_RPB13G3R) TC7/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC8WO0_Val    _UINT32_(0x20)                                       /* (PPS_RPB13G3R) TC8/WO0  */
#define   PPS_RPB13G3R_RPB13G3R_TC9WO1_Val    _UINT32_(0x21)                                       /* (PPS_RPB13G3R) TC9/WO1  */
#define   PPS_RPB13G3R_RPB13G3R_QSPICS_Val    _UINT32_(0x22)                                       /* (PPS_RPB13G3R) QSPI/CS  */
#define   PPS_RPB13G3R_RPB13G3R_QD1_Val       _UINT32_(0x23)                                       /* (PPS_RPB13G3R) QSPI/DATA1  */
#define   PPS_RPB13G3R_RPB13G3R_QD0_Val       _UINT32_(0x24)                                       /* (PPS_RPB13G3R) QSPI/DATA0  */
#define   PPS_RPB13G3R_RPB13G3R_QD3_Val       _UINT32_(0x25)                                       /* (PPS_RPB13G3R) QSPI/DATA3  */
#define   PPS_RPB13G3R_RPB13G3R_TSTBUS1_Val   _UINT32_(0x26)                                       /* (PPS_RPB13G3R) TSTBUS1  */
#define   PPS_RPB13G3R_RPB13G3R_TSTBUS10_Val  _UINT32_(0x27)                                       /* (PPS_RPB13G3R) TSTBUS10  */
#define   PPS_RPB13G3R_RPB13G3R_AC_CMP0_Val   _UINT32_(0x28)                                       /* (PPS_RPB13G3R) AC/CMP0  */
#define   PPS_RPB13G3R_RPB13G3R_AC_CMPTRDY_Val _UINT32_(0x29)                                       /* (PPS_RPB13G3R) AC/CMPTRDY  */
#define   PPS_RPB13G3R_RPB13G3R_FECTRL4_Val   _UINT32_(0x2A)                                       /* (PPS_RPB13G3R) FECTRL4  */
#define PPS_RPB13G3R_RPB13G3R_OFF             (PPS_RPB13G3R_RPB13G3R_OFF_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) OFF Position */
#define PPS_RPB13G3R_RPB13G3R_CCLO0           (PPS_RPB13G3R_RPB13G3R_CCLO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) CCL/OUT0 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM0P0         (PPS_RPB13G3R_RPB13G3R_SCOM0P0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM0/PAD0 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM0P3         (PPS_RPB13G3R_RPB13G3R_SCOM0P3_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM0/PAD3 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM1P2         (PPS_RPB13G3R_RPB13G3R_SCOM1P2_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM1/PAD2 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM1P0         (PPS_RPB13G3R_RPB13G3R_SCOM1P0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM1/PAD0 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM1P3         (PPS_RPB13G3R_RPB13G3R_SCOM1P3_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM1/PAD3 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM2P0         (PPS_RPB13G3R_RPB13G3R_SCOM2P0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM2/PAD0 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM2P3         (PPS_RPB13G3R_RPB13G3R_SCOM2P3_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM2/PAD3 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM3P2         (PPS_RPB13G3R_RPB13G3R_SCOM3P2_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM3/PAD2 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM3P0         (PPS_RPB13G3R_RPB13G3R_SCOM3P0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM3/PAD0 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM3P3         (PPS_RPB13G3R_RPB13G3R_SCOM3P3_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM3/PAD3 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM4P0         (PPS_RPB13G3R_RPB13G3R_SCOM4P0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM4/PAD0 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM4P3         (PPS_RPB13G3R_RPB13G3R_SCOM4P3_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM4/PAD3 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM5P2         (PPS_RPB13G3R_RPB13G3R_SCOM5P2_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM5/PAD2 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM5P0         (PPS_RPB13G3R_RPB13G3R_SCOM5P0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM5/PAD0 Position */
#define PPS_RPB13G3R_RPB13G3R_SCOM5P3         (PPS_RPB13G3R_RPB13G3R_SCOM5P3_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) SERCOM5/PAD3 Position */
#define PPS_RPB13G3R_RPB13G3R_TCC0WO2         (PPS_RPB13G3R_RPB13G3R_TCC0WO2_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TCC0/WO2 Position */
#define PPS_RPB13G3R_RPB13G3R_TCC0WO0         (PPS_RPB13G3R_RPB13G3R_TCC0WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TCC0/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TCC0WO4         (PPS_RPB13G3R_RPB13G3R_TCC0WO4_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TCC0/WO4 Position */
#define PPS_RPB13G3R_RPB13G3R_TCC1WO2         (PPS_RPB13G3R_RPB13G3R_TCC1WO2_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TCC1/WO2 Position */
#define PPS_RPB13G3R_RPB13G3R_TCC1WO0         (PPS_RPB13G3R_RPB13G3R_TCC1WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TCC1/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TCC1WO4         (PPS_RPB13G3R_RPB13G3R_TCC1WO4_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TCC1/WO4 Position */
#define PPS_RPB13G3R_RPB13G3R_TCC2WO0         (PPS_RPB13G3R_RPB13G3R_TCC2WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TCC2/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC0WO0          (PPS_RPB13G3R_RPB13G3R_TC0WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC0/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC1WO0          (PPS_RPB13G3R_RPB13G3R_TC1WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC1/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC2WO0          (PPS_RPB13G3R_RPB13G3R_TC2WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC2/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC3WO0          (PPS_RPB13G3R_RPB13G3R_TC3WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC3/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC4WO0          (PPS_RPB13G3R_RPB13G3R_TC4WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC4/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC5WO0          (PPS_RPB13G3R_RPB13G3R_TC5WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC5/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC6WO0          (PPS_RPB13G3R_RPB13G3R_TC6WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC6/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC7WO0          (PPS_RPB13G3R_RPB13G3R_TC7WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC7/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC8WO0          (PPS_RPB13G3R_RPB13G3R_TC8WO0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC8/WO0 Position */
#define PPS_RPB13G3R_RPB13G3R_TC9WO1          (PPS_RPB13G3R_RPB13G3R_TC9WO1_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TC9/WO1 Position */
#define PPS_RPB13G3R_RPB13G3R_QSPICS          (PPS_RPB13G3R_RPB13G3R_QSPICS_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) QSPI/CS Position */
#define PPS_RPB13G3R_RPB13G3R_QD1             (PPS_RPB13G3R_RPB13G3R_QD1_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) QSPI/DATA1 Position */
#define PPS_RPB13G3R_RPB13G3R_QD0             (PPS_RPB13G3R_RPB13G3R_QD0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) QSPI/DATA0 Position */
#define PPS_RPB13G3R_RPB13G3R_QD3             (PPS_RPB13G3R_RPB13G3R_QD3_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) QSPI/DATA3 Position */
#define PPS_RPB13G3R_RPB13G3R_TSTBUS1         (PPS_RPB13G3R_RPB13G3R_TSTBUS1_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TSTBUS1 Position */
#define PPS_RPB13G3R_RPB13G3R_TSTBUS10        (PPS_RPB13G3R_RPB13G3R_TSTBUS10_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) TSTBUS10 Position */
#define PPS_RPB13G3R_RPB13G3R_AC_CMP0         (PPS_RPB13G3R_RPB13G3R_AC_CMP0_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) AC/CMP0 Position */
#define PPS_RPB13G3R_RPB13G3R_AC_CMPTRDY      (PPS_RPB13G3R_RPB13G3R_AC_CMPTRDY_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) AC/CMPTRDY Position */
#define PPS_RPB13G3R_RPB13G3R_FECTRL4         (PPS_RPB13G3R_RPB13G3R_FECTRL4_Val << PPS_RPB13G3R_RPB13G3R_Pos) /* (PPS_RPB13G3R) FECTRL4 Position */
#define PPS_RPB13G3R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB13G3R) Register Mask  */


/* -------- PPS_RPB14G5R : (PPS Offset: 0x35C) (R/W 32)  -------- */
#define PPS_RPB14G5R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB14G5R)   Reset Value */

#define PPS_RPB14G5R_RPB14G5R_Pos             _UINT32_(0)                                          /* (PPS_RPB14G5R) RPB14/G5 Position */
#define PPS_RPB14G5R_RPB14G5R_Msk             (_UINT32_(0x3F) << PPS_RPB14G5R_RPB14G5R_Pos)        /* (PPS_RPB14G5R) RPB14/G5 Mask */
#define PPS_RPB14G5R_RPB14G5R(value)          (PPS_RPB14G5R_RPB14G5R_Msk & (_UINT32_(value) << PPS_RPB14G5R_RPB14G5R_Pos)) /* Assignment of value for RPB14G5R in the PPS_RPB14G5R register */
#define   PPS_RPB14G5R_RPB14G5R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB14G5R) OFF  */
#define   PPS_RPB14G5R_RPB14G5R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPB14G5R) CCL/OUT0  */
#define   PPS_RPB14G5R_RPB14G5R_SCOM1P3_Val   _UINT32_(0x2)                                        /* (PPS_RPB14G5R) SERCOM1/PAD3  */
#define   PPS_RPB14G5R_RPB14G5R_SCOM2P0_Val   _UINT32_(0x3)                                        /* (PPS_RPB14G5R) SERCOM2/PAD0  */
#define   PPS_RPB14G5R_RPB14G5R_TCC0WO4_Val   _UINT32_(0x4)                                        /* (PPS_RPB14G5R) TCC0/WO4  */
#define   PPS_RPB14G5R_RPB14G5R_TCC0WO2_Val   _UINT32_(0x5)                                        /* (PPS_RPB14G5R) TCC0/WO2  */
#define   PPS_RPB14G5R_RPB14G5R_TCC0WO1_Val   _UINT32_(0x6)                                        /* (PPS_RPB14G5R) TCC0/WO1  */
#define   PPS_RPB14G5R_RPB14G5R_TCC1WO4_Val   _UINT32_(0x7)                                        /* (PPS_RPB14G5R) TCC1/WO4  */
#define   PPS_RPB14G5R_RPB14G5R_TCC1WO2_Val   _UINT32_(0x8)                                        /* (PPS_RPB14G5R) TCC1/WO2  */
#define   PPS_RPB14G5R_RPB14G5R_TCC1WO1_Val   _UINT32_(0x9)                                        /* (PPS_RPB14G5R) TCC1/WO1  */
#define   PPS_RPB14G5R_RPB14G5R_TC8WO1_Val    _UINT32_(0xA)                                        /* (PPS_RPB14G5R) TC8/WO1  */
#define   PPS_RPB14G5R_RPB14G5R_TC9WO1_Val    _UINT32_(0xB)                                        /* (PPS_RPB14G5R) TC9/WO1  */
#define   PPS_RPB14G5R_RPB14G5R_QSPICS_Val    _UINT32_(0xC)                                        /* (PPS_RPB14G5R) QSPI/CS  */
#define   PPS_RPB14G5R_RPB14G5R_QEICCMP0_Val  _UINT32_(0xD)                                        /* (PPS_RPB14G5R) QEI/CCMP0  */
#define   PPS_RPB14G5R_RPB14G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPB14G5R) ETH/TSUCOMP  */
#define   PPS_RPB14G5R_RPB14G5R_TSTBUS3_Val   _UINT32_(0xF)                                        /* (PPS_RPB14G5R) TSTBUS3  */
#define   PPS_RPB14G5R_RPB14G5R_TSTBUS7_Val   _UINT32_(0x10)                                       /* (PPS_RPB14G5R) TSTBUS7  */
#define   PPS_RPB14G5R_RPB14G5R_TSTBUS11_Val  _UINT32_(0x11)                                       /* (PPS_RPB14G5R) TSTBUS11  */
#define PPS_RPB14G5R_RPB14G5R_OFF             (PPS_RPB14G5R_RPB14G5R_OFF_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) OFF Position */
#define PPS_RPB14G5R_RPB14G5R_CCLO0           (PPS_RPB14G5R_RPB14G5R_CCLO0_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) CCL/OUT0 Position */
#define PPS_RPB14G5R_RPB14G5R_SCOM1P3         (PPS_RPB14G5R_RPB14G5R_SCOM1P3_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) SERCOM1/PAD3 Position */
#define PPS_RPB14G5R_RPB14G5R_SCOM2P0         (PPS_RPB14G5R_RPB14G5R_SCOM2P0_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) SERCOM2/PAD0 Position */
#define PPS_RPB14G5R_RPB14G5R_TCC0WO4         (PPS_RPB14G5R_RPB14G5R_TCC0WO4_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TCC0/WO4 Position */
#define PPS_RPB14G5R_RPB14G5R_TCC0WO2         (PPS_RPB14G5R_RPB14G5R_TCC0WO2_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TCC0/WO2 Position */
#define PPS_RPB14G5R_RPB14G5R_TCC0WO1         (PPS_RPB14G5R_RPB14G5R_TCC0WO1_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TCC0/WO1 Position */
#define PPS_RPB14G5R_RPB14G5R_TCC1WO4         (PPS_RPB14G5R_RPB14G5R_TCC1WO4_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TCC1/WO4 Position */
#define PPS_RPB14G5R_RPB14G5R_TCC1WO2         (PPS_RPB14G5R_RPB14G5R_TCC1WO2_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TCC1/WO2 Position */
#define PPS_RPB14G5R_RPB14G5R_TCC1WO1         (PPS_RPB14G5R_RPB14G5R_TCC1WO1_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TCC1/WO1 Position */
#define PPS_RPB14G5R_RPB14G5R_TC8WO1          (PPS_RPB14G5R_RPB14G5R_TC8WO1_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TC8/WO1 Position */
#define PPS_RPB14G5R_RPB14G5R_TC9WO1          (PPS_RPB14G5R_RPB14G5R_TC9WO1_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TC9/WO1 Position */
#define PPS_RPB14G5R_RPB14G5R_QSPICS          (PPS_RPB14G5R_RPB14G5R_QSPICS_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) QSPI/CS Position */
#define PPS_RPB14G5R_RPB14G5R_QEICCMP0        (PPS_RPB14G5R_RPB14G5R_QEICCMP0_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) QEI/CCMP0 Position */
#define PPS_RPB14G5R_RPB14G5R_GMAC_TSUCOMP    (PPS_RPB14G5R_RPB14G5R_GMAC_TSUCOMP_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) ETH/TSUCOMP Position */
#define PPS_RPB14G5R_RPB14G5R_TSTBUS3         (PPS_RPB14G5R_RPB14G5R_TSTBUS3_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TSTBUS3 Position */
#define PPS_RPB14G5R_RPB14G5R_TSTBUS7         (PPS_RPB14G5R_RPB14G5R_TSTBUS7_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TSTBUS7 Position */
#define PPS_RPB14G5R_RPB14G5R_TSTBUS11        (PPS_RPB14G5R_RPB14G5R_TSTBUS11_Val << PPS_RPB14G5R_RPB14G5R_Pos) /* (PPS_RPB14G5R) TSTBUS11 Position */
#define PPS_RPB14G5R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB14G5R) Register Mask  */


/* -------- PPS_RPB15G5R : (PPS Offset: 0x360) (R/W 32)  -------- */
#define PPS_RPB15G5R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPB15G5R)   Reset Value */

#define PPS_RPB15G5R_RPB15G5R_Pos             _UINT32_(0)                                          /* (PPS_RPB15G5R) RPB15/G5 Position */
#define PPS_RPB15G5R_RPB15G5R_Msk             (_UINT32_(0x3F) << PPS_RPB15G5R_RPB15G5R_Pos)        /* (PPS_RPB15G5R) RPB15/G5 Mask */
#define PPS_RPB15G5R_RPB15G5R(value)          (PPS_RPB15G5R_RPB15G5R_Msk & (_UINT32_(value) << PPS_RPB15G5R_RPB15G5R_Pos)) /* Assignment of value for RPB15G5R in the PPS_RPB15G5R register */
#define   PPS_RPB15G5R_RPB15G5R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPB15G5R) OFF  */
#define   PPS_RPB15G5R_RPB15G5R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPB15G5R) CCL/OUT0  */
#define   PPS_RPB15G5R_RPB15G5R_SCOM1P3_Val   _UINT32_(0x2)                                        /* (PPS_RPB15G5R) SERCOM1/PAD3  */
#define   PPS_RPB15G5R_RPB15G5R_SCOM2P0_Val   _UINT32_(0x3)                                        /* (PPS_RPB15G5R) SERCOM2/PAD0  */
#define   PPS_RPB15G5R_RPB15G5R_TCC0WO4_Val   _UINT32_(0x4)                                        /* (PPS_RPB15G5R) TCC0/WO4  */
#define   PPS_RPB15G5R_RPB15G5R_TCC0WO2_Val   _UINT32_(0x5)                                        /* (PPS_RPB15G5R) TCC0/WO2  */
#define   PPS_RPB15G5R_RPB15G5R_TCC0WO1_Val   _UINT32_(0x6)                                        /* (PPS_RPB15G5R) TCC0/WO1  */
#define   PPS_RPB15G5R_RPB15G5R_TCC1WO4_Val   _UINT32_(0x7)                                        /* (PPS_RPB15G5R) TCC1/WO4  */
#define   PPS_RPB15G5R_RPB15G5R_TCC1WO2_Val   _UINT32_(0x8)                                        /* (PPS_RPB15G5R) TCC1/WO2  */
#define   PPS_RPB15G5R_RPB15G5R_TCC1WO1_Val   _UINT32_(0x9)                                        /* (PPS_RPB15G5R) TCC1/WO1  */
#define   PPS_RPB15G5R_RPB15G5R_TC8WO1_Val    _UINT32_(0xA)                                        /* (PPS_RPB15G5R) TC8/WO1  */
#define   PPS_RPB15G5R_RPB15G5R_TC9WO1_Val    _UINT32_(0xB)                                        /* (PPS_RPB15G5R) TC9/WO1  */
#define   PPS_RPB15G5R_RPB15G5R_QSPICS_Val    _UINT32_(0xC)                                        /* (PPS_RPB15G5R) QSPI/CS  */
#define   PPS_RPB15G5R_RPB15G5R_QEICCMP0_Val  _UINT32_(0xD)                                        /* (PPS_RPB15G5R) QEI/CCMP0  */
#define   PPS_RPB15G5R_RPB15G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPB15G5R) ETH/TSUCOMP  */
#define   PPS_RPB15G5R_RPB15G5R_TSTBUS3_Val   _UINT32_(0xF)                                        /* (PPS_RPB15G5R) TSTBUS3  */
#define   PPS_RPB15G5R_RPB15G5R_TSTBUS7_Val   _UINT32_(0x10)                                       /* (PPS_RPB15G5R) TSTBUS7  */
#define   PPS_RPB15G5R_RPB15G5R_TSTBUS11_Val  _UINT32_(0x11)                                       /* (PPS_RPB15G5R) TSTBUS11  */
#define PPS_RPB15G5R_RPB15G5R_OFF             (PPS_RPB15G5R_RPB15G5R_OFF_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) OFF Position */
#define PPS_RPB15G5R_RPB15G5R_CCLO0           (PPS_RPB15G5R_RPB15G5R_CCLO0_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) CCL/OUT0 Position */
#define PPS_RPB15G5R_RPB15G5R_SCOM1P3         (PPS_RPB15G5R_RPB15G5R_SCOM1P3_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) SERCOM1/PAD3 Position */
#define PPS_RPB15G5R_RPB15G5R_SCOM2P0         (PPS_RPB15G5R_RPB15G5R_SCOM2P0_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) SERCOM2/PAD0 Position */
#define PPS_RPB15G5R_RPB15G5R_TCC0WO4         (PPS_RPB15G5R_RPB15G5R_TCC0WO4_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TCC0/WO4 Position */
#define PPS_RPB15G5R_RPB15G5R_TCC0WO2         (PPS_RPB15G5R_RPB15G5R_TCC0WO2_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TCC0/WO2 Position */
#define PPS_RPB15G5R_RPB15G5R_TCC0WO1         (PPS_RPB15G5R_RPB15G5R_TCC0WO1_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TCC0/WO1 Position */
#define PPS_RPB15G5R_RPB15G5R_TCC1WO4         (PPS_RPB15G5R_RPB15G5R_TCC1WO4_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TCC1/WO4 Position */
#define PPS_RPB15G5R_RPB15G5R_TCC1WO2         (PPS_RPB15G5R_RPB15G5R_TCC1WO2_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TCC1/WO2 Position */
#define PPS_RPB15G5R_RPB15G5R_TCC1WO1         (PPS_RPB15G5R_RPB15G5R_TCC1WO1_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TCC1/WO1 Position */
#define PPS_RPB15G5R_RPB15G5R_TC8WO1          (PPS_RPB15G5R_RPB15G5R_TC8WO1_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TC8/WO1 Position */
#define PPS_RPB15G5R_RPB15G5R_TC9WO1          (PPS_RPB15G5R_RPB15G5R_TC9WO1_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TC9/WO1 Position */
#define PPS_RPB15G5R_RPB15G5R_QSPICS          (PPS_RPB15G5R_RPB15G5R_QSPICS_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) QSPI/CS Position */
#define PPS_RPB15G5R_RPB15G5R_QEICCMP0        (PPS_RPB15G5R_RPB15G5R_QEICCMP0_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) QEI/CCMP0 Position */
#define PPS_RPB15G5R_RPB15G5R_GMAC_TSUCOMP    (PPS_RPB15G5R_RPB15G5R_GMAC_TSUCOMP_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) ETH/TSUCOMP Position */
#define PPS_RPB15G5R_RPB15G5R_TSTBUS3         (PPS_RPB15G5R_RPB15G5R_TSTBUS3_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TSTBUS3 Position */
#define PPS_RPB15G5R_RPB15G5R_TSTBUS7         (PPS_RPB15G5R_RPB15G5R_TSTBUS7_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TSTBUS7 Position */
#define PPS_RPB15G5R_RPB15G5R_TSTBUS11        (PPS_RPB15G5R_RPB15G5R_TSTBUS11_Val << PPS_RPB15G5R_RPB15G5R_Pos) /* (PPS_RPB15G5R) TSTBUS11 Position */
#define PPS_RPB15G5R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPB15G5R) Register Mask  */


/* -------- PPS_RPC0G1R : (PPS Offset: 0x364) (R/W 32)  -------- */
#define PPS_RPC0G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC0G1R)   Reset Value */

#define PPS_RPC0G1R_RPC0G1R_Pos               _UINT32_(0)                                          /* (PPS_RPC0G1R) RPC0/G1 Position */
#define PPS_RPC0G1R_RPC0G1R_Msk               (_UINT32_(0x3F) << PPS_RPC0G1R_RPC0G1R_Pos)          /* (PPS_RPC0G1R) RPC0/G1 Mask */
#define PPS_RPC0G1R_RPC0G1R(value)            (PPS_RPC0G1R_RPC0G1R_Msk & (_UINT32_(value) << PPS_RPC0G1R_RPC0G1R_Pos)) /* Assignment of value for RPC0G1R in the PPS_RPC0G1R register */
#define   PPS_RPC0G1R_RPC0G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC0G1R) OFF  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPC0G1R) SERCOM0/PAD3  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPC0G1R) SERCOM0/PAD2  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPC0G1R) SERCOM1/PAD0  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPC0G1R) SERCOM1/PAD2  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPC0G1R) SERCOM2/PAD3  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPC0G1R) SERCOM2/PAD2  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC0G1R) SERCOM3/PAD0  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPC0G1R) SERCOM3/PAD2  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPC0G1R) SERCOM4/PAD3  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPC0G1R) SERCOM4/PAD2  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPC0G1R) SERCOM5/PAD0  */
#define   PPS_RPC0G1R_RPC0G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPC0G1R) SERCOM5/PAD2  */
#define   PPS_RPC0G1R_RPC0G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPC0G1R) TCC0/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPC0G1R) TCC0/WO4  */
#define   PPS_RPC0G1R_RPC0G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPC0G1R) TCC1/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPC0G1R) TCC1/WO4  */
#define   PPS_RPC0G1R_RPC0G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPC0G1R) TCC2/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPC0G1R) TC0/WO1  */
#define   PPS_RPC0G1R_RPC0G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPC0G1R) TC1/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPC0G1R) TC2/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPC0G1R) TC3/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPC0G1R) TC4/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPC0G1R) TC5/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPC0G1R) TC6/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPC0G1R) TC7/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPC0G1R) TC8/WO0  */
#define   PPS_RPC0G1R_RPC0G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPC0G1R) QSPI/CS  */
#define   PPS_RPC0G1R_RPC0G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPC0G1R) QSPI/DATA3  */
#define   PPS_RPC0G1R_RPC0G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPC0G1R) QSPI/DATA2  */
#define   PPS_RPC0G1R_RPC0G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPC0G1R) QSPI/DATA1  */
#define   PPS_RPC0G1R_RPC0G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPC0G1R) QEI/CCMP0  */
#define   PPS_RPC0G1R_RPC0G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPC0G1R) TSTBUS0  */
#define   PPS_RPC0G1R_RPC0G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPC0G1R) TSTBUS4  */
#define   PPS_RPC0G1R_RPC0G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPC0G1R) TSTBUS8  */
#define   PPS_RPC0G1R_RPC0G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPC0G1R) FECTRL1  */
#define   PPS_RPC0G1R_RPC0G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPC0G1R) FECTRL2  */
#define   PPS_RPC0G1R_RPC0G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPC0G1R) COEX/BT/STATE  */
#define PPS_RPC0G1R_RPC0G1R_OFF               (PPS_RPC0G1R_RPC0G1R_OFF_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) OFF Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM0P3           (PPS_RPC0G1R_RPC0G1R_SCOM0P3_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM0/PAD3 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM0P2           (PPS_RPC0G1R_RPC0G1R_SCOM0P2_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM0/PAD2 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM1P0           (PPS_RPC0G1R_RPC0G1R_SCOM1P0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM1/PAD0 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM1P2           (PPS_RPC0G1R_RPC0G1R_SCOM1P2_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM1/PAD2 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM2P3           (PPS_RPC0G1R_RPC0G1R_SCOM2P3_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM2/PAD3 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM2P2           (PPS_RPC0G1R_RPC0G1R_SCOM2P2_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM2/PAD2 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM3P0           (PPS_RPC0G1R_RPC0G1R_SCOM3P0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM3/PAD0 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM3P2           (PPS_RPC0G1R_RPC0G1R_SCOM3P2_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM3/PAD2 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM4P3           (PPS_RPC0G1R_RPC0G1R_SCOM4P3_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM4/PAD3 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM4P2           (PPS_RPC0G1R_RPC0G1R_SCOM4P2_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM4/PAD2 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM5P0           (PPS_RPC0G1R_RPC0G1R_SCOM5P0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM5/PAD0 Position */
#define PPS_RPC0G1R_RPC0G1R_SCOM5P2           (PPS_RPC0G1R_RPC0G1R_SCOM5P2_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) SERCOM5/PAD2 Position */
#define PPS_RPC0G1R_RPC0G1R_TCC0WO0           (PPS_RPC0G1R_RPC0G1R_TCC0WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TCC0/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TCC0WO4           (PPS_RPC0G1R_RPC0G1R_TCC0WO4_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TCC0/WO4 Position */
#define PPS_RPC0G1R_RPC0G1R_TCC1WO0           (PPS_RPC0G1R_RPC0G1R_TCC1WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TCC1/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TCC1WO4           (PPS_RPC0G1R_RPC0G1R_TCC1WO4_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TCC1/WO4 Position */
#define PPS_RPC0G1R_RPC0G1R_TCC2WO0           (PPS_RPC0G1R_RPC0G1R_TCC2WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TCC2/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TC0WO1            (PPS_RPC0G1R_RPC0G1R_TC0WO1_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC0/WO1 Position */
#define PPS_RPC0G1R_RPC0G1R_TC1WO0            (PPS_RPC0G1R_RPC0G1R_TC1WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC1/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TC2WO0            (PPS_RPC0G1R_RPC0G1R_TC2WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC2/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TC3WO0            (PPS_RPC0G1R_RPC0G1R_TC3WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC3/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TC4WO0            (PPS_RPC0G1R_RPC0G1R_TC4WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC4/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TC5WO0            (PPS_RPC0G1R_RPC0G1R_TC5WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC5/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TC6WO0            (PPS_RPC0G1R_RPC0G1R_TC6WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC6/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TC7WO0            (PPS_RPC0G1R_RPC0G1R_TC7WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC7/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_TC8WO0            (PPS_RPC0G1R_RPC0G1R_TC8WO0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TC8/WO0 Position */
#define PPS_RPC0G1R_RPC0G1R_QSPICS            (PPS_RPC0G1R_RPC0G1R_QSPICS_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) QSPI/CS Position */
#define PPS_RPC0G1R_RPC0G1R_QD3               (PPS_RPC0G1R_RPC0G1R_QD3_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) QSPI/DATA3 Position */
#define PPS_RPC0G1R_RPC0G1R_QD2               (PPS_RPC0G1R_RPC0G1R_QD2_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) QSPI/DATA2 Position */
#define PPS_RPC0G1R_RPC0G1R_QD1               (PPS_RPC0G1R_RPC0G1R_QD1_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) QSPI/DATA1 Position */
#define PPS_RPC0G1R_RPC0G1R_QEICCMP0          (PPS_RPC0G1R_RPC0G1R_QEICCMP0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) QEI/CCMP0 Position */
#define PPS_RPC0G1R_RPC0G1R_TSTBUS0           (PPS_RPC0G1R_RPC0G1R_TSTBUS0_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TSTBUS0 Position */
#define PPS_RPC0G1R_RPC0G1R_TSTBUS4           (PPS_RPC0G1R_RPC0G1R_TSTBUS4_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TSTBUS4 Position */
#define PPS_RPC0G1R_RPC0G1R_TSTBUS8           (PPS_RPC0G1R_RPC0G1R_TSTBUS8_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) TSTBUS8 Position */
#define PPS_RPC0G1R_RPC0G1R_FECTRL1           (PPS_RPC0G1R_RPC0G1R_FECTRL1_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) FECTRL1 Position */
#define PPS_RPC0G1R_RPC0G1R_FECTRL2           (PPS_RPC0G1R_RPC0G1R_FECTRL2_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) FECTRL2 Position */
#define PPS_RPC0G1R_RPC0G1R_COEX_BT_STATE     (PPS_RPC0G1R_RPC0G1R_COEX_BT_STATE_Val << PPS_RPC0G1R_RPC0G1R_Pos) /* (PPS_RPC0G1R) COEX/BT/STATE Position */
#define PPS_RPC0G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC0G1R) Register Mask  */


/* -------- PPS_RPC0G2R : (PPS Offset: 0x368) (R/W 32)  -------- */
#define PPS_RPC0G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC0G2R)   Reset Value */

#define PPS_RPC0G2R_RPC0G2R_Pos               _UINT32_(0)                                          /* (PPS_RPC0G2R) RPC0/G2 Position */
#define PPS_RPC0G2R_RPC0G2R_Msk               (_UINT32_(0x3F) << PPS_RPC0G2R_RPC0G2R_Pos)          /* (PPS_RPC0G2R) RPC0/G2 Mask */
#define PPS_RPC0G2R_RPC0G2R(value)            (PPS_RPC0G2R_RPC0G2R_Msk & (_UINT32_(value) << PPS_RPC0G2R_RPC0G2R_Pos)) /* Assignment of value for RPC0G2R in the PPS_RPC0G2R register */
#define   PPS_RPC0G2R_RPC0G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC0G2R) OFF  */
#define   PPS_RPC0G2R_RPC0G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPC0G2R) CCL/OUT1  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPC0G2R) SERCOM0/PAD0  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPC0G2R) SERCOM0/PAD3  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPC0G2R) SERCOM0/PAD2  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPC0G2R) SERCOM1/PAD3  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPC0G2R) SERCOM1/PAD2  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC0G2R) SERCOM2/PAD0  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPC0G2R) SERCOM2/PAD3  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPC0G2R) SERCOM2/PAD2  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPC0G2R) SERCOM3/PAD3  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPC0G2R) SERCOM3/PAD2  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPC0G2R) SERCOM4/PAD0  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPC0G2R) SERCOM4/PAD3  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPC0G2R) SERCOM4/PAD2  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPC0G2R) SERCOM5/PAD3  */
#define   PPS_RPC0G2R_RPC0G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPC0G2R) SERCOM5/PAD2  */
#define   PPS_RPC0G2R_RPC0G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPC0G2R) TCC0/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPC0G2R) TCC0/WO5  */
#define   PPS_RPC0G2R_RPC0G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPC0G2R) TCC0/WO3  */
#define   PPS_RPC0G2R_RPC0G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPC0G2R) TCC1/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPC0G2R) TCC1/WO5  */
#define   PPS_RPC0G2R_RPC0G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPC0G2R) TCC1/WO3  */
#define   PPS_RPC0G2R_RPC0G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPC0G2R) TCC2/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPC0G2R) TC0/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPC0G2R) TC1/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPC0G2R) TC2/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPC0G2R) TC3/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPC0G2R) TC4/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPC0G2R) TC5/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPC0G2R) TC6/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPC0G2R) TC7/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPC0G2R) TC8/WO1  */
#define   PPS_RPC0G2R_RPC0G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPC0G2R) TC9/WO0  */
#define   PPS_RPC0G2R_RPC0G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPC0G2R) QSPI/CS  */
#define   PPS_RPC0G2R_RPC0G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPC0G2R) QSPI/DATA0  */
#define   PPS_RPC0G2R_RPC0G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPC0G2R) QSPI/DATA3  */
#define   PPS_RPC0G2R_RPC0G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPC0G2R) QSPI/DATA2  */
#define   PPS_RPC0G2R_RPC0G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPC0G2R) TSTBUS5  */
#define   PPS_RPC0G2R_RPC0G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPC0G2R) TSTBUS9  */
#define   PPS_RPC0G2R_RPC0G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPC0G2R) FECTRL0  */
#define   PPS_RPC0G2R_RPC0G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPC0G2R) COEX/RF/ACT  */
#define PPS_RPC0G2R_RPC0G2R_OFF               (PPS_RPC0G2R_RPC0G2R_OFF_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) OFF Position */
#define PPS_RPC0G2R_RPC0G2R_CCLO1             (PPS_RPC0G2R_RPC0G2R_CCLO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) CCL/OUT1 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM0P0           (PPS_RPC0G2R_RPC0G2R_SCOM0P0_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM0/PAD0 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM0P3           (PPS_RPC0G2R_RPC0G2R_SCOM0P3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM0/PAD3 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM0P2           (PPS_RPC0G2R_RPC0G2R_SCOM0P2_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM0/PAD2 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM1P3           (PPS_RPC0G2R_RPC0G2R_SCOM1P3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM1/PAD3 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM1P2           (PPS_RPC0G2R_RPC0G2R_SCOM1P2_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM1/PAD2 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM2P0           (PPS_RPC0G2R_RPC0G2R_SCOM2P0_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM2/PAD0 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM2P3           (PPS_RPC0G2R_RPC0G2R_SCOM2P3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM2/PAD3 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM2P2           (PPS_RPC0G2R_RPC0G2R_SCOM2P2_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM2/PAD2 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM3P3           (PPS_RPC0G2R_RPC0G2R_SCOM3P3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM3/PAD3 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM3P2           (PPS_RPC0G2R_RPC0G2R_SCOM3P2_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM3/PAD2 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM4P0           (PPS_RPC0G2R_RPC0G2R_SCOM4P0_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM4/PAD0 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM4P3           (PPS_RPC0G2R_RPC0G2R_SCOM4P3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM4/PAD3 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM4P2           (PPS_RPC0G2R_RPC0G2R_SCOM4P2_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM4/PAD2 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM5P3           (PPS_RPC0G2R_RPC0G2R_SCOM5P3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM5/PAD3 Position */
#define PPS_RPC0G2R_RPC0G2R_SCOM5P2           (PPS_RPC0G2R_RPC0G2R_SCOM5P2_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) SERCOM5/PAD2 Position */
#define PPS_RPC0G2R_RPC0G2R_TCC0WO1           (PPS_RPC0G2R_RPC0G2R_TCC0WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TCC0/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TCC0WO5           (PPS_RPC0G2R_RPC0G2R_TCC0WO5_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TCC0/WO5 Position */
#define PPS_RPC0G2R_RPC0G2R_TCC0WO3           (PPS_RPC0G2R_RPC0G2R_TCC0WO3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TCC0/WO3 Position */
#define PPS_RPC0G2R_RPC0G2R_TCC1WO1           (PPS_RPC0G2R_RPC0G2R_TCC1WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TCC1/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TCC1WO5           (PPS_RPC0G2R_RPC0G2R_TCC1WO5_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TCC1/WO5 Position */
#define PPS_RPC0G2R_RPC0G2R_TCC1WO3           (PPS_RPC0G2R_RPC0G2R_TCC1WO3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TCC1/WO3 Position */
#define PPS_RPC0G2R_RPC0G2R_TCC2WO1           (PPS_RPC0G2R_RPC0G2R_TCC2WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TCC2/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC0WO1            (PPS_RPC0G2R_RPC0G2R_TC0WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC0/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC1WO1            (PPS_RPC0G2R_RPC0G2R_TC1WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC1/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC2WO1            (PPS_RPC0G2R_RPC0G2R_TC2WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC2/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC3WO1            (PPS_RPC0G2R_RPC0G2R_TC3WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC3/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC4WO1            (PPS_RPC0G2R_RPC0G2R_TC4WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC4/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC5WO1            (PPS_RPC0G2R_RPC0G2R_TC5WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC5/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC6WO1            (PPS_RPC0G2R_RPC0G2R_TC6WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC6/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC7WO1            (PPS_RPC0G2R_RPC0G2R_TC7WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC7/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC8WO1            (PPS_RPC0G2R_RPC0G2R_TC8WO1_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC8/WO1 Position */
#define PPS_RPC0G2R_RPC0G2R_TC9WO0            (PPS_RPC0G2R_RPC0G2R_TC9WO0_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TC9/WO0 Position */
#define PPS_RPC0G2R_RPC0G2R_QSPICS            (PPS_RPC0G2R_RPC0G2R_QSPICS_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) QSPI/CS Position */
#define PPS_RPC0G2R_RPC0G2R_QD0               (PPS_RPC0G2R_RPC0G2R_QD0_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) QSPI/DATA0 Position */
#define PPS_RPC0G2R_RPC0G2R_QD3               (PPS_RPC0G2R_RPC0G2R_QD3_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) QSPI/DATA3 Position */
#define PPS_RPC0G2R_RPC0G2R_QD2               (PPS_RPC0G2R_RPC0G2R_QD2_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) QSPI/DATA2 Position */
#define PPS_RPC0G2R_RPC0G2R_TSTBUS5           (PPS_RPC0G2R_RPC0G2R_TSTBUS5_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TSTBUS5 Position */
#define PPS_RPC0G2R_RPC0G2R_TSTBUS9           (PPS_RPC0G2R_RPC0G2R_TSTBUS9_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) TSTBUS9 Position */
#define PPS_RPC0G2R_RPC0G2R_FECTRL0           (PPS_RPC0G2R_RPC0G2R_FECTRL0_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) FECTRL0 Position */
#define PPS_RPC0G2R_RPC0G2R_COEX_RF_ACT       (PPS_RPC0G2R_RPC0G2R_COEX_RF_ACT_Val << PPS_RPC0G2R_RPC0G2R_Pos) /* (PPS_RPC0G2R) COEX/RF/ACT Position */
#define PPS_RPC0G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC0G2R) Register Mask  */


/* -------- PPS_RPC1G2R : (PPS Offset: 0x36C) (R/W 32)  -------- */
#define PPS_RPC1G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC1G2R)   Reset Value */

#define PPS_RPC1G2R_RPC1G2R_Pos               _UINT32_(0)                                          /* (PPS_RPC1G2R) RPC1/G2 Position */
#define PPS_RPC1G2R_RPC1G2R_Msk               (_UINT32_(0x3F) << PPS_RPC1G2R_RPC1G2R_Pos)          /* (PPS_RPC1G2R) RPC1/G2 Mask */
#define PPS_RPC1G2R_RPC1G2R(value)            (PPS_RPC1G2R_RPC1G2R_Msk & (_UINT32_(value) << PPS_RPC1G2R_RPC1G2R_Pos)) /* Assignment of value for RPC1G2R in the PPS_RPC1G2R register */
#define   PPS_RPC1G2R_RPC1G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC1G2R) OFF  */
#define   PPS_RPC1G2R_RPC1G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPC1G2R) CCL/OUT1  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPC1G2R) SERCOM0/PAD0  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPC1G2R) SERCOM0/PAD3  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPC1G2R) SERCOM0/PAD2  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPC1G2R) SERCOM1/PAD3  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPC1G2R) SERCOM1/PAD2  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC1G2R) SERCOM2/PAD0  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPC1G2R) SERCOM2/PAD3  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPC1G2R) SERCOM2/PAD2  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPC1G2R) SERCOM3/PAD3  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPC1G2R) SERCOM3/PAD2  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPC1G2R) SERCOM4/PAD0  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPC1G2R) SERCOM4/PAD3  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPC1G2R) SERCOM4/PAD2  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPC1G2R) SERCOM5/PAD3  */
#define   PPS_RPC1G2R_RPC1G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPC1G2R) SERCOM5/PAD2  */
#define   PPS_RPC1G2R_RPC1G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPC1G2R) TCC0/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPC1G2R) TCC0/WO5  */
#define   PPS_RPC1G2R_RPC1G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPC1G2R) TCC0/WO3  */
#define   PPS_RPC1G2R_RPC1G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPC1G2R) TCC1/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPC1G2R) TCC1/WO5  */
#define   PPS_RPC1G2R_RPC1G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPC1G2R) TCC1/WO3  */
#define   PPS_RPC1G2R_RPC1G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPC1G2R) TCC2/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPC1G2R) TC0/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPC1G2R) TC1/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPC1G2R) TC2/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPC1G2R) TC3/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPC1G2R) TC4/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPC1G2R) TC5/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPC1G2R) TC6/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPC1G2R) TC7/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPC1G2R) TC8/WO1  */
#define   PPS_RPC1G2R_RPC1G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPC1G2R) TC9/WO0  */
#define   PPS_RPC1G2R_RPC1G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPC1G2R) QSPI/CS  */
#define   PPS_RPC1G2R_RPC1G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPC1G2R) QSPI/DATA0  */
#define   PPS_RPC1G2R_RPC1G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPC1G2R) QSPI/DATA3  */
#define   PPS_RPC1G2R_RPC1G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPC1G2R) QSPI/DATA2  */
#define   PPS_RPC1G2R_RPC1G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPC1G2R) TSTBUS5  */
#define   PPS_RPC1G2R_RPC1G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPC1G2R) TSTBUS9  */
#define   PPS_RPC1G2R_RPC1G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPC1G2R) FECTRL0  */
#define   PPS_RPC1G2R_RPC1G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPC1G2R) COEX/RF/ACT  */
#define PPS_RPC1G2R_RPC1G2R_OFF               (PPS_RPC1G2R_RPC1G2R_OFF_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) OFF Position */
#define PPS_RPC1G2R_RPC1G2R_CCLO1             (PPS_RPC1G2R_RPC1G2R_CCLO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) CCL/OUT1 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM0P0           (PPS_RPC1G2R_RPC1G2R_SCOM0P0_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM0/PAD0 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM0P3           (PPS_RPC1G2R_RPC1G2R_SCOM0P3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM0/PAD3 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM0P2           (PPS_RPC1G2R_RPC1G2R_SCOM0P2_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM0/PAD2 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM1P3           (PPS_RPC1G2R_RPC1G2R_SCOM1P3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM1/PAD3 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM1P2           (PPS_RPC1G2R_RPC1G2R_SCOM1P2_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM1/PAD2 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM2P0           (PPS_RPC1G2R_RPC1G2R_SCOM2P0_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM2/PAD0 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM2P3           (PPS_RPC1G2R_RPC1G2R_SCOM2P3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM2/PAD3 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM2P2           (PPS_RPC1G2R_RPC1G2R_SCOM2P2_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM2/PAD2 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM3P3           (PPS_RPC1G2R_RPC1G2R_SCOM3P3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM3/PAD3 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM3P2           (PPS_RPC1G2R_RPC1G2R_SCOM3P2_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM3/PAD2 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM4P0           (PPS_RPC1G2R_RPC1G2R_SCOM4P0_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM4/PAD0 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM4P3           (PPS_RPC1G2R_RPC1G2R_SCOM4P3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM4/PAD3 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM4P2           (PPS_RPC1G2R_RPC1G2R_SCOM4P2_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM4/PAD2 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM5P3           (PPS_RPC1G2R_RPC1G2R_SCOM5P3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM5/PAD3 Position */
#define PPS_RPC1G2R_RPC1G2R_SCOM5P2           (PPS_RPC1G2R_RPC1G2R_SCOM5P2_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) SERCOM5/PAD2 Position */
#define PPS_RPC1G2R_RPC1G2R_TCC0WO1           (PPS_RPC1G2R_RPC1G2R_TCC0WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TCC0/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TCC0WO5           (PPS_RPC1G2R_RPC1G2R_TCC0WO5_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TCC0/WO5 Position */
#define PPS_RPC1G2R_RPC1G2R_TCC0WO3           (PPS_RPC1G2R_RPC1G2R_TCC0WO3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TCC0/WO3 Position */
#define PPS_RPC1G2R_RPC1G2R_TCC1WO1           (PPS_RPC1G2R_RPC1G2R_TCC1WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TCC1/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TCC1WO5           (PPS_RPC1G2R_RPC1G2R_TCC1WO5_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TCC1/WO5 Position */
#define PPS_RPC1G2R_RPC1G2R_TCC1WO3           (PPS_RPC1G2R_RPC1G2R_TCC1WO3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TCC1/WO3 Position */
#define PPS_RPC1G2R_RPC1G2R_TCC2WO1           (PPS_RPC1G2R_RPC1G2R_TCC2WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TCC2/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC0WO1            (PPS_RPC1G2R_RPC1G2R_TC0WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC0/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC1WO1            (PPS_RPC1G2R_RPC1G2R_TC1WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC1/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC2WO1            (PPS_RPC1G2R_RPC1G2R_TC2WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC2/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC3WO1            (PPS_RPC1G2R_RPC1G2R_TC3WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC3/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC4WO1            (PPS_RPC1G2R_RPC1G2R_TC4WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC4/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC5WO1            (PPS_RPC1G2R_RPC1G2R_TC5WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC5/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC6WO1            (PPS_RPC1G2R_RPC1G2R_TC6WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC6/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC7WO1            (PPS_RPC1G2R_RPC1G2R_TC7WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC7/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC8WO1            (PPS_RPC1G2R_RPC1G2R_TC8WO1_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC8/WO1 Position */
#define PPS_RPC1G2R_RPC1G2R_TC9WO0            (PPS_RPC1G2R_RPC1G2R_TC9WO0_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TC9/WO0 Position */
#define PPS_RPC1G2R_RPC1G2R_QSPICS            (PPS_RPC1G2R_RPC1G2R_QSPICS_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) QSPI/CS Position */
#define PPS_RPC1G2R_RPC1G2R_QD0               (PPS_RPC1G2R_RPC1G2R_QD0_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) QSPI/DATA0 Position */
#define PPS_RPC1G2R_RPC1G2R_QD3               (PPS_RPC1G2R_RPC1G2R_QD3_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) QSPI/DATA3 Position */
#define PPS_RPC1G2R_RPC1G2R_QD2               (PPS_RPC1G2R_RPC1G2R_QD2_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) QSPI/DATA2 Position */
#define PPS_RPC1G2R_RPC1G2R_TSTBUS5           (PPS_RPC1G2R_RPC1G2R_TSTBUS5_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TSTBUS5 Position */
#define PPS_RPC1G2R_RPC1G2R_TSTBUS9           (PPS_RPC1G2R_RPC1G2R_TSTBUS9_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) TSTBUS9 Position */
#define PPS_RPC1G2R_RPC1G2R_FECTRL0           (PPS_RPC1G2R_RPC1G2R_FECTRL0_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) FECTRL0 Position */
#define PPS_RPC1G2R_RPC1G2R_COEX_RF_ACT       (PPS_RPC1G2R_RPC1G2R_COEX_RF_ACT_Val << PPS_RPC1G2R_RPC1G2R_Pos) /* (PPS_RPC1G2R) COEX/RF/ACT Position */
#define PPS_RPC1G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC1G2R) Register Mask  */


/* -------- PPS_RPC1G3R : (PPS Offset: 0x370) (R/W 32)  -------- */
#define PPS_RPC1G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC1G3R)   Reset Value */

#define PPS_RPC1G3R_RPC1G3R_Pos               _UINT32_(0)                                          /* (PPS_RPC1G3R) RPC1/G3 Position */
#define PPS_RPC1G3R_RPC1G3R_Msk               (_UINT32_(0x3F) << PPS_RPC1G3R_RPC1G3R_Pos)          /* (PPS_RPC1G3R) RPC1/G3 Mask */
#define PPS_RPC1G3R_RPC1G3R(value)            (PPS_RPC1G3R_RPC1G3R_Msk & (_UINT32_(value) << PPS_RPC1G3R_RPC1G3R_Pos)) /* Assignment of value for RPC1G3R in the PPS_RPC1G3R register */
#define   PPS_RPC1G3R_RPC1G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC1G3R) OFF  */
#define   PPS_RPC1G3R_RPC1G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPC1G3R) CCL/OUT0  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPC1G3R) SERCOM0/PAD0  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPC1G3R) SERCOM0/PAD3  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPC1G3R) SERCOM1/PAD2  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPC1G3R) SERCOM1/PAD0  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPC1G3R) SERCOM1/PAD3  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC1G3R) SERCOM2/PAD0  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPC1G3R) SERCOM2/PAD3  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPC1G3R) SERCOM3/PAD2  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPC1G3R) SERCOM3/PAD0  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPC1G3R) SERCOM3/PAD3  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPC1G3R) SERCOM4/PAD0  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPC1G3R) SERCOM4/PAD3  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPC1G3R) SERCOM5/PAD2  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPC1G3R) SERCOM5/PAD0  */
#define   PPS_RPC1G3R_RPC1G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPC1G3R) SERCOM5/PAD3  */
#define   PPS_RPC1G3R_RPC1G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPC1G3R) TCC0/WO2  */
#define   PPS_RPC1G3R_RPC1G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPC1G3R) TCC0/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPC1G3R) TCC0/WO4  */
#define   PPS_RPC1G3R_RPC1G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPC1G3R) TCC1/WO2  */
#define   PPS_RPC1G3R_RPC1G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPC1G3R) TCC1/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPC1G3R) TCC1/WO4  */
#define   PPS_RPC1G3R_RPC1G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPC1G3R) TCC2/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPC1G3R) TC0/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPC1G3R) TC1/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPC1G3R) TC2/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPC1G3R) TC3/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPC1G3R) TC4/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPC1G3R) TC5/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPC1G3R) TC6/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPC1G3R) TC7/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPC1G3R) TC8/WO0  */
#define   PPS_RPC1G3R_RPC1G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPC1G3R) TC9/WO1  */
#define   PPS_RPC1G3R_RPC1G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPC1G3R) QSPI/CS  */
#define   PPS_RPC1G3R_RPC1G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPC1G3R) QSPI/DATA1  */
#define   PPS_RPC1G3R_RPC1G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPC1G3R) QSPI/DATA0  */
#define   PPS_RPC1G3R_RPC1G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPC1G3R) QSPI/DATA3  */
#define   PPS_RPC1G3R_RPC1G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPC1G3R) TSTBUS1  */
#define   PPS_RPC1G3R_RPC1G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPC1G3R) TSTBUS10  */
#define   PPS_RPC1G3R_RPC1G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPC1G3R) AC/CMP0  */
#define   PPS_RPC1G3R_RPC1G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPC1G3R) AC/CMPTRDY  */
#define   PPS_RPC1G3R_RPC1G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPC1G3R) FECTRL4  */
#define PPS_RPC1G3R_RPC1G3R_OFF               (PPS_RPC1G3R_RPC1G3R_OFF_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) OFF Position */
#define PPS_RPC1G3R_RPC1G3R_CCLO0             (PPS_RPC1G3R_RPC1G3R_CCLO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) CCL/OUT0 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM0P0           (PPS_RPC1G3R_RPC1G3R_SCOM0P0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM0/PAD0 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM0P3           (PPS_RPC1G3R_RPC1G3R_SCOM0P3_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM0/PAD3 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM1P2           (PPS_RPC1G3R_RPC1G3R_SCOM1P2_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM1/PAD2 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM1P0           (PPS_RPC1G3R_RPC1G3R_SCOM1P0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM1/PAD0 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM1P3           (PPS_RPC1G3R_RPC1G3R_SCOM1P3_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM1/PAD3 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM2P0           (PPS_RPC1G3R_RPC1G3R_SCOM2P0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM2/PAD0 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM2P3           (PPS_RPC1G3R_RPC1G3R_SCOM2P3_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM2/PAD3 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM3P2           (PPS_RPC1G3R_RPC1G3R_SCOM3P2_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM3/PAD2 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM3P0           (PPS_RPC1G3R_RPC1G3R_SCOM3P0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM3/PAD0 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM3P3           (PPS_RPC1G3R_RPC1G3R_SCOM3P3_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM3/PAD3 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM4P0           (PPS_RPC1G3R_RPC1G3R_SCOM4P0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM4/PAD0 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM4P3           (PPS_RPC1G3R_RPC1G3R_SCOM4P3_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM4/PAD3 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM5P2           (PPS_RPC1G3R_RPC1G3R_SCOM5P2_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM5/PAD2 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM5P0           (PPS_RPC1G3R_RPC1G3R_SCOM5P0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM5/PAD0 Position */
#define PPS_RPC1G3R_RPC1G3R_SCOM5P3           (PPS_RPC1G3R_RPC1G3R_SCOM5P3_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) SERCOM5/PAD3 Position */
#define PPS_RPC1G3R_RPC1G3R_TCC0WO2           (PPS_RPC1G3R_RPC1G3R_TCC0WO2_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TCC0/WO2 Position */
#define PPS_RPC1G3R_RPC1G3R_TCC0WO0           (PPS_RPC1G3R_RPC1G3R_TCC0WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TCC0/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TCC0WO4           (PPS_RPC1G3R_RPC1G3R_TCC0WO4_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TCC0/WO4 Position */
#define PPS_RPC1G3R_RPC1G3R_TCC1WO2           (PPS_RPC1G3R_RPC1G3R_TCC1WO2_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TCC1/WO2 Position */
#define PPS_RPC1G3R_RPC1G3R_TCC1WO0           (PPS_RPC1G3R_RPC1G3R_TCC1WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TCC1/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TCC1WO4           (PPS_RPC1G3R_RPC1G3R_TCC1WO4_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TCC1/WO4 Position */
#define PPS_RPC1G3R_RPC1G3R_TCC2WO0           (PPS_RPC1G3R_RPC1G3R_TCC2WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TCC2/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC0WO0            (PPS_RPC1G3R_RPC1G3R_TC0WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC0/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC1WO0            (PPS_RPC1G3R_RPC1G3R_TC1WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC1/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC2WO0            (PPS_RPC1G3R_RPC1G3R_TC2WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC2/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC3WO0            (PPS_RPC1G3R_RPC1G3R_TC3WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC3/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC4WO0            (PPS_RPC1G3R_RPC1G3R_TC4WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC4/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC5WO0            (PPS_RPC1G3R_RPC1G3R_TC5WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC5/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC6WO0            (PPS_RPC1G3R_RPC1G3R_TC6WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC6/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC7WO0            (PPS_RPC1G3R_RPC1G3R_TC7WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC7/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC8WO0            (PPS_RPC1G3R_RPC1G3R_TC8WO0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC8/WO0 Position */
#define PPS_RPC1G3R_RPC1G3R_TC9WO1            (PPS_RPC1G3R_RPC1G3R_TC9WO1_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TC9/WO1 Position */
#define PPS_RPC1G3R_RPC1G3R_QSPICS            (PPS_RPC1G3R_RPC1G3R_QSPICS_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) QSPI/CS Position */
#define PPS_RPC1G3R_RPC1G3R_QD1               (PPS_RPC1G3R_RPC1G3R_QD1_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) QSPI/DATA1 Position */
#define PPS_RPC1G3R_RPC1G3R_QD0               (PPS_RPC1G3R_RPC1G3R_QD0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) QSPI/DATA0 Position */
#define PPS_RPC1G3R_RPC1G3R_QD3               (PPS_RPC1G3R_RPC1G3R_QD3_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) QSPI/DATA3 Position */
#define PPS_RPC1G3R_RPC1G3R_TSTBUS1           (PPS_RPC1G3R_RPC1G3R_TSTBUS1_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TSTBUS1 Position */
#define PPS_RPC1G3R_RPC1G3R_TSTBUS10          (PPS_RPC1G3R_RPC1G3R_TSTBUS10_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) TSTBUS10 Position */
#define PPS_RPC1G3R_RPC1G3R_AC_CMP0           (PPS_RPC1G3R_RPC1G3R_AC_CMP0_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) AC/CMP0 Position */
#define PPS_RPC1G3R_RPC1G3R_AC_CMPTRDY        (PPS_RPC1G3R_RPC1G3R_AC_CMPTRDY_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) AC/CMPTRDY Position */
#define PPS_RPC1G3R_RPC1G3R_FECTRL4           (PPS_RPC1G3R_RPC1G3R_FECTRL4_Val << PPS_RPC1G3R_RPC1G3R_Pos) /* (PPS_RPC1G3R) FECTRL4 Position */
#define PPS_RPC1G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC1G3R) Register Mask  */


/* -------- PPS_RPC7G2R : (PPS Offset: 0x388) (R/W 32)  -------- */
#define PPS_RPC7G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC7G2R)   Reset Value */

#define PPS_RPC7G2R_RPC7G2R_Pos               _UINT32_(0)                                          /* (PPS_RPC7G2R) RPC7/G2 Position */
#define PPS_RPC7G2R_RPC7G2R_Msk               (_UINT32_(0x3F) << PPS_RPC7G2R_RPC7G2R_Pos)          /* (PPS_RPC7G2R) RPC7/G2 Mask */
#define PPS_RPC7G2R_RPC7G2R(value)            (PPS_RPC7G2R_RPC7G2R_Msk & (_UINT32_(value) << PPS_RPC7G2R_RPC7G2R_Pos)) /* Assignment of value for RPC7G2R in the PPS_RPC7G2R register */
#define   PPS_RPC7G2R_RPC7G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC7G2R) OFF  */
#define   PPS_RPC7G2R_RPC7G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPC7G2R) CCL/OUT1  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPC7G2R) SERCOM0/PAD0  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPC7G2R) SERCOM0/PAD3  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPC7G2R) SERCOM0/PAD2  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPC7G2R) SERCOM1/PAD3  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPC7G2R) SERCOM1/PAD2  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC7G2R) SERCOM2/PAD0  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPC7G2R) SERCOM2/PAD3  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPC7G2R) SERCOM2/PAD2  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPC7G2R) SERCOM3/PAD3  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPC7G2R) SERCOM3/PAD2  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPC7G2R) SERCOM4/PAD0  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPC7G2R) SERCOM4/PAD3  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPC7G2R) SERCOM4/PAD2  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPC7G2R) SERCOM5/PAD3  */
#define   PPS_RPC7G2R_RPC7G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPC7G2R) SERCOM5/PAD2  */
#define   PPS_RPC7G2R_RPC7G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPC7G2R) TCC0/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPC7G2R) TCC0/WO5  */
#define   PPS_RPC7G2R_RPC7G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPC7G2R) TCC0/WO3  */
#define   PPS_RPC7G2R_RPC7G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPC7G2R) TCC1/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPC7G2R) TCC1/WO5  */
#define   PPS_RPC7G2R_RPC7G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPC7G2R) TCC1/WO3  */
#define   PPS_RPC7G2R_RPC7G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPC7G2R) TCC2/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPC7G2R) TC0/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPC7G2R) TC1/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPC7G2R) TC2/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPC7G2R) TC3/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPC7G2R) TC4/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPC7G2R) TC5/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPC7G2R) TC6/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPC7G2R) TC7/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPC7G2R) TC8/WO1  */
#define   PPS_RPC7G2R_RPC7G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPC7G2R) TC9/WO0  */
#define   PPS_RPC7G2R_RPC7G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPC7G2R) QSPI/CS  */
#define   PPS_RPC7G2R_RPC7G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPC7G2R) QSPI/DATA0  */
#define   PPS_RPC7G2R_RPC7G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPC7G2R) QSPI/DATA3  */
#define   PPS_RPC7G2R_RPC7G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPC7G2R) QSPI/DATA2  */
#define   PPS_RPC7G2R_RPC7G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPC7G2R) TSTBUS5  */
#define   PPS_RPC7G2R_RPC7G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPC7G2R) TSTBUS9  */
#define   PPS_RPC7G2R_RPC7G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPC7G2R) FECTRL0  */
#define   PPS_RPC7G2R_RPC7G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPC7G2R) COEX/RF/ACT  */
#define PPS_RPC7G2R_RPC7G2R_OFF               (PPS_RPC7G2R_RPC7G2R_OFF_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) OFF Position */
#define PPS_RPC7G2R_RPC7G2R_CCLO1             (PPS_RPC7G2R_RPC7G2R_CCLO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) CCL/OUT1 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM0P0           (PPS_RPC7G2R_RPC7G2R_SCOM0P0_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM0/PAD0 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM0P3           (PPS_RPC7G2R_RPC7G2R_SCOM0P3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM0/PAD3 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM0P2           (PPS_RPC7G2R_RPC7G2R_SCOM0P2_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM0/PAD2 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM1P3           (PPS_RPC7G2R_RPC7G2R_SCOM1P3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM1/PAD3 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM1P2           (PPS_RPC7G2R_RPC7G2R_SCOM1P2_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM1/PAD2 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM2P0           (PPS_RPC7G2R_RPC7G2R_SCOM2P0_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM2/PAD0 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM2P3           (PPS_RPC7G2R_RPC7G2R_SCOM2P3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM2/PAD3 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM2P2           (PPS_RPC7G2R_RPC7G2R_SCOM2P2_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM2/PAD2 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM3P3           (PPS_RPC7G2R_RPC7G2R_SCOM3P3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM3/PAD3 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM3P2           (PPS_RPC7G2R_RPC7G2R_SCOM3P2_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM3/PAD2 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM4P0           (PPS_RPC7G2R_RPC7G2R_SCOM4P0_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM4/PAD0 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM4P3           (PPS_RPC7G2R_RPC7G2R_SCOM4P3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM4/PAD3 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM4P2           (PPS_RPC7G2R_RPC7G2R_SCOM4P2_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM4/PAD2 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM5P3           (PPS_RPC7G2R_RPC7G2R_SCOM5P3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM5/PAD3 Position */
#define PPS_RPC7G2R_RPC7G2R_SCOM5P2           (PPS_RPC7G2R_RPC7G2R_SCOM5P2_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) SERCOM5/PAD2 Position */
#define PPS_RPC7G2R_RPC7G2R_TCC0WO1           (PPS_RPC7G2R_RPC7G2R_TCC0WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TCC0/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TCC0WO5           (PPS_RPC7G2R_RPC7G2R_TCC0WO5_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TCC0/WO5 Position */
#define PPS_RPC7G2R_RPC7G2R_TCC0WO3           (PPS_RPC7G2R_RPC7G2R_TCC0WO3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TCC0/WO3 Position */
#define PPS_RPC7G2R_RPC7G2R_TCC1WO1           (PPS_RPC7G2R_RPC7G2R_TCC1WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TCC1/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TCC1WO5           (PPS_RPC7G2R_RPC7G2R_TCC1WO5_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TCC1/WO5 Position */
#define PPS_RPC7G2R_RPC7G2R_TCC1WO3           (PPS_RPC7G2R_RPC7G2R_TCC1WO3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TCC1/WO3 Position */
#define PPS_RPC7G2R_RPC7G2R_TCC2WO1           (PPS_RPC7G2R_RPC7G2R_TCC2WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TCC2/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC0WO1            (PPS_RPC7G2R_RPC7G2R_TC0WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC0/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC1WO1            (PPS_RPC7G2R_RPC7G2R_TC1WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC1/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC2WO1            (PPS_RPC7G2R_RPC7G2R_TC2WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC2/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC3WO1            (PPS_RPC7G2R_RPC7G2R_TC3WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC3/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC4WO1            (PPS_RPC7G2R_RPC7G2R_TC4WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC4/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC5WO1            (PPS_RPC7G2R_RPC7G2R_TC5WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC5/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC6WO1            (PPS_RPC7G2R_RPC7G2R_TC6WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC6/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC7WO1            (PPS_RPC7G2R_RPC7G2R_TC7WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC7/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC8WO1            (PPS_RPC7G2R_RPC7G2R_TC8WO1_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC8/WO1 Position */
#define PPS_RPC7G2R_RPC7G2R_TC9WO0            (PPS_RPC7G2R_RPC7G2R_TC9WO0_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TC9/WO0 Position */
#define PPS_RPC7G2R_RPC7G2R_QSPICS            (PPS_RPC7G2R_RPC7G2R_QSPICS_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) QSPI/CS Position */
#define PPS_RPC7G2R_RPC7G2R_QD0               (PPS_RPC7G2R_RPC7G2R_QD0_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) QSPI/DATA0 Position */
#define PPS_RPC7G2R_RPC7G2R_QD3               (PPS_RPC7G2R_RPC7G2R_QD3_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) QSPI/DATA3 Position */
#define PPS_RPC7G2R_RPC7G2R_QD2               (PPS_RPC7G2R_RPC7G2R_QD2_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) QSPI/DATA2 Position */
#define PPS_RPC7G2R_RPC7G2R_TSTBUS5           (PPS_RPC7G2R_RPC7G2R_TSTBUS5_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TSTBUS5 Position */
#define PPS_RPC7G2R_RPC7G2R_TSTBUS9           (PPS_RPC7G2R_RPC7G2R_TSTBUS9_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) TSTBUS9 Position */
#define PPS_RPC7G2R_RPC7G2R_FECTRL0           (PPS_RPC7G2R_RPC7G2R_FECTRL0_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) FECTRL0 Position */
#define PPS_RPC7G2R_RPC7G2R_COEX_RF_ACT       (PPS_RPC7G2R_RPC7G2R_COEX_RF_ACT_Val << PPS_RPC7G2R_RPC7G2R_Pos) /* (PPS_RPC7G2R) COEX/RF/ACT Position */
#define PPS_RPC7G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC7G2R) Register Mask  */


/* -------- PPS_RPC7G4R : (PPS Offset: 0x38C) (R/W 32)  -------- */
#define PPS_RPC7G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC7G4R)   Reset Value */

#define PPS_RPC7G4R_RPC7G4R_Pos               _UINT32_(0)                                          /* (PPS_RPC7G4R) RPC7/G4 Position */
#define PPS_RPC7G4R_RPC7G4R_Msk               (_UINT32_(0x3F) << PPS_RPC7G4R_RPC7G4R_Pos)          /* (PPS_RPC7G4R) RPC7/G4 Mask */
#define PPS_RPC7G4R_RPC7G4R(value)            (PPS_RPC7G4R_RPC7G4R_Msk & (_UINT32_(value) << PPS_RPC7G4R_RPC7G4R_Pos)) /* Assignment of value for RPC7G4R in the PPS_RPC7G4R register */
#define   PPS_RPC7G4R_RPC7G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC7G4R) OFF  */
#define   PPS_RPC7G4R_RPC7G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPC7G4R) CCL/OUT1  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPC7G4R) SERCOM0/PAD2  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPC7G4R) SERCOM0/PAD0  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPC7G4R) SERCOM1/PAD3  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPC7G4R) SERCOM1/PAD0  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPC7G4R) SERCOM2/PAD2  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC7G4R) SERCOM2/PAD0  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPC7G4R) SERCOM3/PAD3  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPC7G4R) SERCOM3/PAD0  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPC7G4R) SERCOM4/PAD2  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPC7G4R) SERCOM4/PAD0  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPC7G4R) SERCOM5/PAD3  */
#define   PPS_RPC7G4R_RPC7G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPC7G4R) SERCOM5/PAD0  */
#define   PPS_RPC7G4R_RPC7G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPC7G4R) TCC0/WO3  */
#define   PPS_RPC7G4R_RPC7G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPC7G4R) TCC0/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPC7G4R) TCC0/WO5  */
#define   PPS_RPC7G4R_RPC7G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPC7G4R) TCC1/WO3  */
#define   PPS_RPC7G4R_RPC7G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPC7G4R) TCC1/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPC7G4R) TCC1/WO5  */
#define   PPS_RPC7G4R_RPC7G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPC7G4R) TCC2/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPC7G4R) TC0/WO0  */
#define   PPS_RPC7G4R_RPC7G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPC7G4R) TC1/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPC7G4R) TC2/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPC7G4R) TC3/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPC7G4R) TC4/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPC7G4R) TC5/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPC7G4R) TC6/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPC7G4R) TC7/WO1  */
#define   PPS_RPC7G4R_RPC7G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPC7G4R) TC9/WO0  */
#define   PPS_RPC7G4R_RPC7G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPC7G4R) QSPI/CS  */
#define   PPS_RPC7G4R_RPC7G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPC7G4R) QSPI/DATA2  */
#define   PPS_RPC7G4R_RPC7G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPC7G4R) QSPI/DATA1  */
#define   PPS_RPC7G4R_RPC7G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPC7G4R) QSPI/DATA0  */
#define   PPS_RPC7G4R_RPC7G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPC7G4R) TSTBUS2  */
#define   PPS_RPC7G4R_RPC7G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPC7G4R) TSTBUS6  */
#define   PPS_RPC7G4R_RPC7G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPC7G4R) AC/CMP1  */
#define   PPS_RPC7G4R_RPC7G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPC7G4R) AC/CMPTOUT  */
#define   PPS_RPC7G4R_RPC7G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPC7G4R) CAN1/TX  */
#define   PPS_RPC7G4R_RPC7G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPC7G4R) FECTRL3  */
#define   PPS_RPC7G4R_RPC7G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPC7G4R) FECTRL5  */
#define PPS_RPC7G4R_RPC7G4R_OFF               (PPS_RPC7G4R_RPC7G4R_OFF_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) OFF Position */
#define PPS_RPC7G4R_RPC7G4R_CCLO1             (PPS_RPC7G4R_RPC7G4R_CCLO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) CCL/OUT1 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM0P2           (PPS_RPC7G4R_RPC7G4R_SCOM0P2_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM0/PAD2 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM0P0           (PPS_RPC7G4R_RPC7G4R_SCOM0P0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM0/PAD0 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM1P3           (PPS_RPC7G4R_RPC7G4R_SCOM1P3_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM1/PAD3 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM1P0           (PPS_RPC7G4R_RPC7G4R_SCOM1P0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM1/PAD0 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM2P2           (PPS_RPC7G4R_RPC7G4R_SCOM2P2_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM2/PAD2 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM2P0           (PPS_RPC7G4R_RPC7G4R_SCOM2P0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM2/PAD0 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM3P3           (PPS_RPC7G4R_RPC7G4R_SCOM3P3_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM3/PAD3 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM3P0           (PPS_RPC7G4R_RPC7G4R_SCOM3P0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM3/PAD0 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM4P2           (PPS_RPC7G4R_RPC7G4R_SCOM4P2_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM4/PAD2 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM4P0           (PPS_RPC7G4R_RPC7G4R_SCOM4P0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM4/PAD0 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM5P3           (PPS_RPC7G4R_RPC7G4R_SCOM5P3_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM5/PAD3 Position */
#define PPS_RPC7G4R_RPC7G4R_SCOM5P0           (PPS_RPC7G4R_RPC7G4R_SCOM5P0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) SERCOM5/PAD0 Position */
#define PPS_RPC7G4R_RPC7G4R_TCC0WO3           (PPS_RPC7G4R_RPC7G4R_TCC0WO3_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TCC0/WO3 Position */
#define PPS_RPC7G4R_RPC7G4R_TCC0WO1           (PPS_RPC7G4R_RPC7G4R_TCC0WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TCC0/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TCC0WO5           (PPS_RPC7G4R_RPC7G4R_TCC0WO5_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TCC0/WO5 Position */
#define PPS_RPC7G4R_RPC7G4R_TCC1WO3           (PPS_RPC7G4R_RPC7G4R_TCC1WO3_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TCC1/WO3 Position */
#define PPS_RPC7G4R_RPC7G4R_TCC1WO1           (PPS_RPC7G4R_RPC7G4R_TCC1WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TCC1/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TCC1WO5           (PPS_RPC7G4R_RPC7G4R_TCC1WO5_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TCC1/WO5 Position */
#define PPS_RPC7G4R_RPC7G4R_TCC2WO1           (PPS_RPC7G4R_RPC7G4R_TCC2WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TCC2/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TC0WO0            (PPS_RPC7G4R_RPC7G4R_TC0WO0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC0/WO0 Position */
#define PPS_RPC7G4R_RPC7G4R_TC1WO1            (PPS_RPC7G4R_RPC7G4R_TC1WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC1/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TC2WO1            (PPS_RPC7G4R_RPC7G4R_TC2WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC2/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TC3WO1            (PPS_RPC7G4R_RPC7G4R_TC3WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC3/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TC4WO1            (PPS_RPC7G4R_RPC7G4R_TC4WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC4/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TC5WO1            (PPS_RPC7G4R_RPC7G4R_TC5WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC5/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TC6WO1            (PPS_RPC7G4R_RPC7G4R_TC6WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC6/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TC7WO1            (PPS_RPC7G4R_RPC7G4R_TC7WO1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC7/WO1 Position */
#define PPS_RPC7G4R_RPC7G4R_TC9WO0            (PPS_RPC7G4R_RPC7G4R_TC9WO0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TC9/WO0 Position */
#define PPS_RPC7G4R_RPC7G4R_QSPICS            (PPS_RPC7G4R_RPC7G4R_QSPICS_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) QSPI/CS Position */
#define PPS_RPC7G4R_RPC7G4R_QD2               (PPS_RPC7G4R_RPC7G4R_QD2_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) QSPI/DATA2 Position */
#define PPS_RPC7G4R_RPC7G4R_QD1               (PPS_RPC7G4R_RPC7G4R_QD1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) QSPI/DATA1 Position */
#define PPS_RPC7G4R_RPC7G4R_QD0               (PPS_RPC7G4R_RPC7G4R_QD0_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) QSPI/DATA0 Position */
#define PPS_RPC7G4R_RPC7G4R_TSTBUS2           (PPS_RPC7G4R_RPC7G4R_TSTBUS2_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TSTBUS2 Position */
#define PPS_RPC7G4R_RPC7G4R_TSTBUS6           (PPS_RPC7G4R_RPC7G4R_TSTBUS6_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) TSTBUS6 Position */
#define PPS_RPC7G4R_RPC7G4R_AC_CMP1           (PPS_RPC7G4R_RPC7G4R_AC_CMP1_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) AC/CMP1 Position */
#define PPS_RPC7G4R_RPC7G4R_AC_CMPTOUT        (PPS_RPC7G4R_RPC7G4R_AC_CMPTOUT_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) AC/CMPTOUT Position */
#define PPS_RPC7G4R_RPC7G4R_CAN1_TX           (PPS_RPC7G4R_RPC7G4R_CAN1_TX_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) CAN1/TX Position */
#define PPS_RPC7G4R_RPC7G4R_FECTRL3           (PPS_RPC7G4R_RPC7G4R_FECTRL3_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) FECTRL3 Position */
#define PPS_RPC7G4R_RPC7G4R_FECTRL5           (PPS_RPC7G4R_RPC7G4R_FECTRL5_Val << PPS_RPC7G4R_RPC7G4R_Pos) /* (PPS_RPC7G4R) FECTRL5 Position */
#define PPS_RPC7G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC7G4R) Register Mask  */


/* -------- PPS_RPC8G3R : (PPS Offset: 0x390) (R/W 32)  -------- */
#define PPS_RPC8G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC8G3R)   Reset Value */

#define PPS_RPC8G3R_RPC8G3R_Pos               _UINT32_(0)                                          /* (PPS_RPC8G3R) RPC8/G3 Position */
#define PPS_RPC8G3R_RPC8G3R_Msk               (_UINT32_(0x3F) << PPS_RPC8G3R_RPC8G3R_Pos)          /* (PPS_RPC8G3R) RPC8/G3 Mask */
#define PPS_RPC8G3R_RPC8G3R(value)            (PPS_RPC8G3R_RPC8G3R_Msk & (_UINT32_(value) << PPS_RPC8G3R_RPC8G3R_Pos)) /* Assignment of value for RPC8G3R in the PPS_RPC8G3R register */
#define   PPS_RPC8G3R_RPC8G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC8G3R) OFF  */
#define   PPS_RPC8G3R_RPC8G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPC8G3R) CCL/OUT0  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPC8G3R) SERCOM0/PAD0  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPC8G3R) SERCOM0/PAD3  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPC8G3R) SERCOM1/PAD2  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPC8G3R) SERCOM1/PAD0  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPC8G3R) SERCOM1/PAD3  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC8G3R) SERCOM2/PAD0  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPC8G3R) SERCOM2/PAD3  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPC8G3R) SERCOM3/PAD2  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPC8G3R) SERCOM3/PAD0  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPC8G3R) SERCOM3/PAD3  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPC8G3R) SERCOM4/PAD0  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPC8G3R) SERCOM4/PAD3  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPC8G3R) SERCOM5/PAD2  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPC8G3R) SERCOM5/PAD0  */
#define   PPS_RPC8G3R_RPC8G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPC8G3R) SERCOM5/PAD3  */
#define   PPS_RPC8G3R_RPC8G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPC8G3R) TCC0/WO2  */
#define   PPS_RPC8G3R_RPC8G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPC8G3R) TCC0/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPC8G3R) TCC0/WO4  */
#define   PPS_RPC8G3R_RPC8G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPC8G3R) TCC1/WO2  */
#define   PPS_RPC8G3R_RPC8G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPC8G3R) TCC1/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPC8G3R) TCC1/WO4  */
#define   PPS_RPC8G3R_RPC8G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPC8G3R) TCC2/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPC8G3R) TC0/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPC8G3R) TC1/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPC8G3R) TC2/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPC8G3R) TC3/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPC8G3R) TC4/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPC8G3R) TC5/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPC8G3R) TC6/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPC8G3R) TC7/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPC8G3R) TC8/WO0  */
#define   PPS_RPC8G3R_RPC8G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPC8G3R) TC9/WO1  */
#define   PPS_RPC8G3R_RPC8G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPC8G3R) QSPI/CS  */
#define   PPS_RPC8G3R_RPC8G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPC8G3R) QSPI/DATA1  */
#define   PPS_RPC8G3R_RPC8G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPC8G3R) QSPI/DATA0  */
#define   PPS_RPC8G3R_RPC8G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPC8G3R) QSPI/DATA3  */
#define   PPS_RPC8G3R_RPC8G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPC8G3R) TSTBUS1  */
#define   PPS_RPC8G3R_RPC8G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPC8G3R) TSTBUS10  */
#define   PPS_RPC8G3R_RPC8G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPC8G3R) AC/CMP0  */
#define   PPS_RPC8G3R_RPC8G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPC8G3R) AC/CMPTRDY  */
#define   PPS_RPC8G3R_RPC8G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPC8G3R) FECTRL4  */
#define PPS_RPC8G3R_RPC8G3R_OFF               (PPS_RPC8G3R_RPC8G3R_OFF_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) OFF Position */
#define PPS_RPC8G3R_RPC8G3R_CCLO0             (PPS_RPC8G3R_RPC8G3R_CCLO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) CCL/OUT0 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM0P0           (PPS_RPC8G3R_RPC8G3R_SCOM0P0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM0/PAD0 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM0P3           (PPS_RPC8G3R_RPC8G3R_SCOM0P3_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM0/PAD3 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM1P2           (PPS_RPC8G3R_RPC8G3R_SCOM1P2_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM1/PAD2 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM1P0           (PPS_RPC8G3R_RPC8G3R_SCOM1P0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM1/PAD0 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM1P3           (PPS_RPC8G3R_RPC8G3R_SCOM1P3_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM1/PAD3 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM2P0           (PPS_RPC8G3R_RPC8G3R_SCOM2P0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM2/PAD0 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM2P3           (PPS_RPC8G3R_RPC8G3R_SCOM2P3_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM2/PAD3 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM3P2           (PPS_RPC8G3R_RPC8G3R_SCOM3P2_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM3/PAD2 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM3P0           (PPS_RPC8G3R_RPC8G3R_SCOM3P0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM3/PAD0 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM3P3           (PPS_RPC8G3R_RPC8G3R_SCOM3P3_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM3/PAD3 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM4P0           (PPS_RPC8G3R_RPC8G3R_SCOM4P0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM4/PAD0 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM4P3           (PPS_RPC8G3R_RPC8G3R_SCOM4P3_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM4/PAD3 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM5P2           (PPS_RPC8G3R_RPC8G3R_SCOM5P2_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM5/PAD2 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM5P0           (PPS_RPC8G3R_RPC8G3R_SCOM5P0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM5/PAD0 Position */
#define PPS_RPC8G3R_RPC8G3R_SCOM5P3           (PPS_RPC8G3R_RPC8G3R_SCOM5P3_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) SERCOM5/PAD3 Position */
#define PPS_RPC8G3R_RPC8G3R_TCC0WO2           (PPS_RPC8G3R_RPC8G3R_TCC0WO2_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TCC0/WO2 Position */
#define PPS_RPC8G3R_RPC8G3R_TCC0WO0           (PPS_RPC8G3R_RPC8G3R_TCC0WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TCC0/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TCC0WO4           (PPS_RPC8G3R_RPC8G3R_TCC0WO4_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TCC0/WO4 Position */
#define PPS_RPC8G3R_RPC8G3R_TCC1WO2           (PPS_RPC8G3R_RPC8G3R_TCC1WO2_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TCC1/WO2 Position */
#define PPS_RPC8G3R_RPC8G3R_TCC1WO0           (PPS_RPC8G3R_RPC8G3R_TCC1WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TCC1/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TCC1WO4           (PPS_RPC8G3R_RPC8G3R_TCC1WO4_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TCC1/WO4 Position */
#define PPS_RPC8G3R_RPC8G3R_TCC2WO0           (PPS_RPC8G3R_RPC8G3R_TCC2WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TCC2/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC0WO0            (PPS_RPC8G3R_RPC8G3R_TC0WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC0/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC1WO0            (PPS_RPC8G3R_RPC8G3R_TC1WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC1/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC2WO0            (PPS_RPC8G3R_RPC8G3R_TC2WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC2/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC3WO0            (PPS_RPC8G3R_RPC8G3R_TC3WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC3/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC4WO0            (PPS_RPC8G3R_RPC8G3R_TC4WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC4/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC5WO0            (PPS_RPC8G3R_RPC8G3R_TC5WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC5/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC6WO0            (PPS_RPC8G3R_RPC8G3R_TC6WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC6/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC7WO0            (PPS_RPC8G3R_RPC8G3R_TC7WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC7/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC8WO0            (PPS_RPC8G3R_RPC8G3R_TC8WO0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC8/WO0 Position */
#define PPS_RPC8G3R_RPC8G3R_TC9WO1            (PPS_RPC8G3R_RPC8G3R_TC9WO1_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TC9/WO1 Position */
#define PPS_RPC8G3R_RPC8G3R_QSPICS            (PPS_RPC8G3R_RPC8G3R_QSPICS_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) QSPI/CS Position */
#define PPS_RPC8G3R_RPC8G3R_QD1               (PPS_RPC8G3R_RPC8G3R_QD1_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) QSPI/DATA1 Position */
#define PPS_RPC8G3R_RPC8G3R_QD0               (PPS_RPC8G3R_RPC8G3R_QD0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) QSPI/DATA0 Position */
#define PPS_RPC8G3R_RPC8G3R_QD3               (PPS_RPC8G3R_RPC8G3R_QD3_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) QSPI/DATA3 Position */
#define PPS_RPC8G3R_RPC8G3R_TSTBUS1           (PPS_RPC8G3R_RPC8G3R_TSTBUS1_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TSTBUS1 Position */
#define PPS_RPC8G3R_RPC8G3R_TSTBUS10          (PPS_RPC8G3R_RPC8G3R_TSTBUS10_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) TSTBUS10 Position */
#define PPS_RPC8G3R_RPC8G3R_AC_CMP0           (PPS_RPC8G3R_RPC8G3R_AC_CMP0_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) AC/CMP0 Position */
#define PPS_RPC8G3R_RPC8G3R_AC_CMPTRDY        (PPS_RPC8G3R_RPC8G3R_AC_CMPTRDY_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) AC/CMPTRDY Position */
#define PPS_RPC8G3R_RPC8G3R_FECTRL4           (PPS_RPC8G3R_RPC8G3R_FECTRL4_Val << PPS_RPC8G3R_RPC8G3R_Pos) /* (PPS_RPC8G3R) FECTRL4 Position */
#define PPS_RPC8G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC8G3R) Register Mask  */


/* -------- PPS_RPC8G5R : (PPS Offset: 0x394) (R/W 32)  -------- */
#define PPS_RPC8G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC8G5R)   Reset Value */

#define PPS_RPC8G5R_RPC8G5R_Pos               _UINT32_(0)                                          /* (PPS_RPC8G5R) RPC8/G5 Position */
#define PPS_RPC8G5R_RPC8G5R_Msk               (_UINT32_(0x3F) << PPS_RPC8G5R_RPC8G5R_Pos)          /* (PPS_RPC8G5R) RPC8/G5 Mask */
#define PPS_RPC8G5R_RPC8G5R(value)            (PPS_RPC8G5R_RPC8G5R_Msk & (_UINT32_(value) << PPS_RPC8G5R_RPC8G5R_Pos)) /* Assignment of value for RPC8G5R in the PPS_RPC8G5R register */
#define   PPS_RPC8G5R_RPC8G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC8G5R) OFF  */
#define   PPS_RPC8G5R_RPC8G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPC8G5R) CCL/OUT0  */
#define   PPS_RPC8G5R_RPC8G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPC8G5R) SERCOM1/PAD3  */
#define   PPS_RPC8G5R_RPC8G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPC8G5R) SERCOM2/PAD0  */
#define   PPS_RPC8G5R_RPC8G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPC8G5R) TCC0/WO4  */
#define   PPS_RPC8G5R_RPC8G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPC8G5R) TCC0/WO2  */
#define   PPS_RPC8G5R_RPC8G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPC8G5R) TCC0/WO1  */
#define   PPS_RPC8G5R_RPC8G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPC8G5R) TCC1/WO4  */
#define   PPS_RPC8G5R_RPC8G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPC8G5R) TCC1/WO2  */
#define   PPS_RPC8G5R_RPC8G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPC8G5R) TCC1/WO1  */
#define   PPS_RPC8G5R_RPC8G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPC8G5R) TC8/WO1  */
#define   PPS_RPC8G5R_RPC8G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPC8G5R) TC9/WO1  */
#define   PPS_RPC8G5R_RPC8G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPC8G5R) QSPI/CS  */
#define   PPS_RPC8G5R_RPC8G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPC8G5R) QEI/CCMP0  */
#define   PPS_RPC8G5R_RPC8G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPC8G5R) ETH/TSUCOMP  */
#define   PPS_RPC8G5R_RPC8G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPC8G5R) TSTBUS3  */
#define   PPS_RPC8G5R_RPC8G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPC8G5R) TSTBUS7  */
#define   PPS_RPC8G5R_RPC8G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPC8G5R) TSTBUS11  */
#define PPS_RPC8G5R_RPC8G5R_OFF               (PPS_RPC8G5R_RPC8G5R_OFF_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) OFF Position */
#define PPS_RPC8G5R_RPC8G5R_CCLO0             (PPS_RPC8G5R_RPC8G5R_CCLO0_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) CCL/OUT0 Position */
#define PPS_RPC8G5R_RPC8G5R_SCOM1P3           (PPS_RPC8G5R_RPC8G5R_SCOM1P3_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) SERCOM1/PAD3 Position */
#define PPS_RPC8G5R_RPC8G5R_SCOM2P0           (PPS_RPC8G5R_RPC8G5R_SCOM2P0_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) SERCOM2/PAD0 Position */
#define PPS_RPC8G5R_RPC8G5R_TCC0WO4           (PPS_RPC8G5R_RPC8G5R_TCC0WO4_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TCC0/WO4 Position */
#define PPS_RPC8G5R_RPC8G5R_TCC0WO2           (PPS_RPC8G5R_RPC8G5R_TCC0WO2_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TCC0/WO2 Position */
#define PPS_RPC8G5R_RPC8G5R_TCC0WO1           (PPS_RPC8G5R_RPC8G5R_TCC0WO1_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TCC0/WO1 Position */
#define PPS_RPC8G5R_RPC8G5R_TCC1WO4           (PPS_RPC8G5R_RPC8G5R_TCC1WO4_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TCC1/WO4 Position */
#define PPS_RPC8G5R_RPC8G5R_TCC1WO2           (PPS_RPC8G5R_RPC8G5R_TCC1WO2_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TCC1/WO2 Position */
#define PPS_RPC8G5R_RPC8G5R_TCC1WO1           (PPS_RPC8G5R_RPC8G5R_TCC1WO1_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TCC1/WO1 Position */
#define PPS_RPC8G5R_RPC8G5R_TC8WO1            (PPS_RPC8G5R_RPC8G5R_TC8WO1_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TC8/WO1 Position */
#define PPS_RPC8G5R_RPC8G5R_TC9WO1            (PPS_RPC8G5R_RPC8G5R_TC9WO1_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TC9/WO1 Position */
#define PPS_RPC8G5R_RPC8G5R_QSPICS            (PPS_RPC8G5R_RPC8G5R_QSPICS_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) QSPI/CS Position */
#define PPS_RPC8G5R_RPC8G5R_QEICCMP0          (PPS_RPC8G5R_RPC8G5R_QEICCMP0_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) QEI/CCMP0 Position */
#define PPS_RPC8G5R_RPC8G5R_GMAC_TSUCOMP      (PPS_RPC8G5R_RPC8G5R_GMAC_TSUCOMP_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) ETH/TSUCOMP Position */
#define PPS_RPC8G5R_RPC8G5R_TSTBUS3           (PPS_RPC8G5R_RPC8G5R_TSTBUS3_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TSTBUS3 Position */
#define PPS_RPC8G5R_RPC8G5R_TSTBUS7           (PPS_RPC8G5R_RPC8G5R_TSTBUS7_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TSTBUS7 Position */
#define PPS_RPC8G5R_RPC8G5R_TSTBUS11          (PPS_RPC8G5R_RPC8G5R_TSTBUS11_Val << PPS_RPC8G5R_RPC8G5R_Pos) /* (PPS_RPC8G5R) TSTBUS11 Position */
#define PPS_RPC8G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC8G5R) Register Mask  */


/* -------- PPS_RPC9G1R : (PPS Offset: 0x398) (R/W 32)  -------- */
#define PPS_RPC9G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC9G1R)   Reset Value */

#define PPS_RPC9G1R_RPC9G1R_Pos               _UINT32_(0)                                          /* (PPS_RPC9G1R) RPC9/G1 Position */
#define PPS_RPC9G1R_RPC9G1R_Msk               (_UINT32_(0x3F) << PPS_RPC9G1R_RPC9G1R_Pos)          /* (PPS_RPC9G1R) RPC9/G1 Mask */
#define PPS_RPC9G1R_RPC9G1R(value)            (PPS_RPC9G1R_RPC9G1R_Msk & (_UINT32_(value) << PPS_RPC9G1R_RPC9G1R_Pos)) /* Assignment of value for RPC9G1R in the PPS_RPC9G1R register */
#define   PPS_RPC9G1R_RPC9G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC9G1R) OFF  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPC9G1R) SERCOM0/PAD3  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPC9G1R) SERCOM0/PAD2  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPC9G1R) SERCOM1/PAD0  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPC9G1R) SERCOM1/PAD2  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPC9G1R) SERCOM2/PAD3  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPC9G1R) SERCOM2/PAD2  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC9G1R) SERCOM3/PAD0  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPC9G1R) SERCOM3/PAD2  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPC9G1R) SERCOM4/PAD3  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPC9G1R) SERCOM4/PAD2  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPC9G1R) SERCOM5/PAD0  */
#define   PPS_RPC9G1R_RPC9G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPC9G1R) SERCOM5/PAD2  */
#define   PPS_RPC9G1R_RPC9G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPC9G1R) TCC0/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPC9G1R) TCC0/WO4  */
#define   PPS_RPC9G1R_RPC9G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPC9G1R) TCC1/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPC9G1R) TCC1/WO4  */
#define   PPS_RPC9G1R_RPC9G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPC9G1R) TCC2/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPC9G1R) TC0/WO1  */
#define   PPS_RPC9G1R_RPC9G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPC9G1R) TC1/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPC9G1R) TC2/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPC9G1R) TC3/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPC9G1R) TC4/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPC9G1R) TC5/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPC9G1R) TC6/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPC9G1R) TC7/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPC9G1R) TC8/WO0  */
#define   PPS_RPC9G1R_RPC9G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPC9G1R) QSPI/CS  */
#define   PPS_RPC9G1R_RPC9G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPC9G1R) QSPI/DATA3  */
#define   PPS_RPC9G1R_RPC9G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPC9G1R) QSPI/DATA2  */
#define   PPS_RPC9G1R_RPC9G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPC9G1R) QSPI/DATA1  */
#define   PPS_RPC9G1R_RPC9G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPC9G1R) QEI/CCMP0  */
#define   PPS_RPC9G1R_RPC9G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPC9G1R) TSTBUS0  */
#define   PPS_RPC9G1R_RPC9G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPC9G1R) TSTBUS4  */
#define   PPS_RPC9G1R_RPC9G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPC9G1R) TSTBUS8  */
#define   PPS_RPC9G1R_RPC9G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPC9G1R) FECTRL1  */
#define   PPS_RPC9G1R_RPC9G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPC9G1R) FECTRL2  */
#define   PPS_RPC9G1R_RPC9G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPC9G1R) COEX/BT/STATE  */
#define PPS_RPC9G1R_RPC9G1R_OFF               (PPS_RPC9G1R_RPC9G1R_OFF_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) OFF Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM0P3           (PPS_RPC9G1R_RPC9G1R_SCOM0P3_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM0/PAD3 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM0P2           (PPS_RPC9G1R_RPC9G1R_SCOM0P2_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM0/PAD2 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM1P0           (PPS_RPC9G1R_RPC9G1R_SCOM1P0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM1/PAD0 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM1P2           (PPS_RPC9G1R_RPC9G1R_SCOM1P2_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM1/PAD2 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM2P3           (PPS_RPC9G1R_RPC9G1R_SCOM2P3_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM2/PAD3 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM2P2           (PPS_RPC9G1R_RPC9G1R_SCOM2P2_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM2/PAD2 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM3P0           (PPS_RPC9G1R_RPC9G1R_SCOM3P0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM3/PAD0 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM3P2           (PPS_RPC9G1R_RPC9G1R_SCOM3P2_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM3/PAD2 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM4P3           (PPS_RPC9G1R_RPC9G1R_SCOM4P3_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM4/PAD3 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM4P2           (PPS_RPC9G1R_RPC9G1R_SCOM4P2_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM4/PAD2 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM5P0           (PPS_RPC9G1R_RPC9G1R_SCOM5P0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM5/PAD0 Position */
#define PPS_RPC9G1R_RPC9G1R_SCOM5P2           (PPS_RPC9G1R_RPC9G1R_SCOM5P2_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) SERCOM5/PAD2 Position */
#define PPS_RPC9G1R_RPC9G1R_TCC0WO0           (PPS_RPC9G1R_RPC9G1R_TCC0WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TCC0/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TCC0WO4           (PPS_RPC9G1R_RPC9G1R_TCC0WO4_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TCC0/WO4 Position */
#define PPS_RPC9G1R_RPC9G1R_TCC1WO0           (PPS_RPC9G1R_RPC9G1R_TCC1WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TCC1/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TCC1WO4           (PPS_RPC9G1R_RPC9G1R_TCC1WO4_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TCC1/WO4 Position */
#define PPS_RPC9G1R_RPC9G1R_TCC2WO0           (PPS_RPC9G1R_RPC9G1R_TCC2WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TCC2/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TC0WO1            (PPS_RPC9G1R_RPC9G1R_TC0WO1_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC0/WO1 Position */
#define PPS_RPC9G1R_RPC9G1R_TC1WO0            (PPS_RPC9G1R_RPC9G1R_TC1WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC1/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TC2WO0            (PPS_RPC9G1R_RPC9G1R_TC2WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC2/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TC3WO0            (PPS_RPC9G1R_RPC9G1R_TC3WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC3/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TC4WO0            (PPS_RPC9G1R_RPC9G1R_TC4WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC4/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TC5WO0            (PPS_RPC9G1R_RPC9G1R_TC5WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC5/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TC6WO0            (PPS_RPC9G1R_RPC9G1R_TC6WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC6/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TC7WO0            (PPS_RPC9G1R_RPC9G1R_TC7WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC7/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_TC8WO0            (PPS_RPC9G1R_RPC9G1R_TC8WO0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TC8/WO0 Position */
#define PPS_RPC9G1R_RPC9G1R_QSPICS            (PPS_RPC9G1R_RPC9G1R_QSPICS_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) QSPI/CS Position */
#define PPS_RPC9G1R_RPC9G1R_QD3               (PPS_RPC9G1R_RPC9G1R_QD3_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) QSPI/DATA3 Position */
#define PPS_RPC9G1R_RPC9G1R_QD2               (PPS_RPC9G1R_RPC9G1R_QD2_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) QSPI/DATA2 Position */
#define PPS_RPC9G1R_RPC9G1R_QD1               (PPS_RPC9G1R_RPC9G1R_QD1_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) QSPI/DATA1 Position */
#define PPS_RPC9G1R_RPC9G1R_QEICCMP0          (PPS_RPC9G1R_RPC9G1R_QEICCMP0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) QEI/CCMP0 Position */
#define PPS_RPC9G1R_RPC9G1R_TSTBUS0           (PPS_RPC9G1R_RPC9G1R_TSTBUS0_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TSTBUS0 Position */
#define PPS_RPC9G1R_RPC9G1R_TSTBUS4           (PPS_RPC9G1R_RPC9G1R_TSTBUS4_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TSTBUS4 Position */
#define PPS_RPC9G1R_RPC9G1R_TSTBUS8           (PPS_RPC9G1R_RPC9G1R_TSTBUS8_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) TSTBUS8 Position */
#define PPS_RPC9G1R_RPC9G1R_FECTRL1           (PPS_RPC9G1R_RPC9G1R_FECTRL1_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) FECTRL1 Position */
#define PPS_RPC9G1R_RPC9G1R_FECTRL2           (PPS_RPC9G1R_RPC9G1R_FECTRL2_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) FECTRL2 Position */
#define PPS_RPC9G1R_RPC9G1R_COEX_BT_STATE     (PPS_RPC9G1R_RPC9G1R_COEX_BT_STATE_Val << PPS_RPC9G1R_RPC9G1R_Pos) /* (PPS_RPC9G1R) COEX/BT/STATE Position */
#define PPS_RPC9G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC9G1R) Register Mask  */


/* -------- PPS_RPC9G4R : (PPS Offset: 0x39C) (R/W 32)  -------- */
#define PPS_RPC9G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPC9G4R)   Reset Value */

#define PPS_RPC9G4R_RPC9G4R_Pos               _UINT32_(0)                                          /* (PPS_RPC9G4R) RPC9/G4 Position */
#define PPS_RPC9G4R_RPC9G4R_Msk               (_UINT32_(0x3F) << PPS_RPC9G4R_RPC9G4R_Pos)          /* (PPS_RPC9G4R) RPC9/G4 Mask */
#define PPS_RPC9G4R_RPC9G4R(value)            (PPS_RPC9G4R_RPC9G4R_Msk & (_UINT32_(value) << PPS_RPC9G4R_RPC9G4R_Pos)) /* Assignment of value for RPC9G4R in the PPS_RPC9G4R register */
#define   PPS_RPC9G4R_RPC9G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPC9G4R) OFF  */
#define   PPS_RPC9G4R_RPC9G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPC9G4R) CCL/OUT1  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPC9G4R) SERCOM0/PAD2  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPC9G4R) SERCOM0/PAD0  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPC9G4R) SERCOM1/PAD3  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPC9G4R) SERCOM1/PAD0  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPC9G4R) SERCOM2/PAD2  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPC9G4R) SERCOM2/PAD0  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPC9G4R) SERCOM3/PAD3  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPC9G4R) SERCOM3/PAD0  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPC9G4R) SERCOM4/PAD2  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPC9G4R) SERCOM4/PAD0  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPC9G4R) SERCOM5/PAD3  */
#define   PPS_RPC9G4R_RPC9G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPC9G4R) SERCOM5/PAD0  */
#define   PPS_RPC9G4R_RPC9G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPC9G4R) TCC0/WO3  */
#define   PPS_RPC9G4R_RPC9G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPC9G4R) TCC0/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPC9G4R) TCC0/WO5  */
#define   PPS_RPC9G4R_RPC9G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPC9G4R) TCC1/WO3  */
#define   PPS_RPC9G4R_RPC9G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPC9G4R) TCC1/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPC9G4R) TCC1/WO5  */
#define   PPS_RPC9G4R_RPC9G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPC9G4R) TCC2/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPC9G4R) TC0/WO0  */
#define   PPS_RPC9G4R_RPC9G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPC9G4R) TC1/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPC9G4R) TC2/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPC9G4R) TC3/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPC9G4R) TC4/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPC9G4R) TC5/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPC9G4R) TC6/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPC9G4R) TC7/WO1  */
#define   PPS_RPC9G4R_RPC9G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPC9G4R) TC9/WO0  */
#define   PPS_RPC9G4R_RPC9G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPC9G4R) QSPI/CS  */
#define   PPS_RPC9G4R_RPC9G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPC9G4R) QSPI/DATA2  */
#define   PPS_RPC9G4R_RPC9G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPC9G4R) QSPI/DATA1  */
#define   PPS_RPC9G4R_RPC9G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPC9G4R) QSPI/DATA0  */
#define   PPS_RPC9G4R_RPC9G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPC9G4R) TSTBUS2  */
#define   PPS_RPC9G4R_RPC9G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPC9G4R) TSTBUS6  */
#define   PPS_RPC9G4R_RPC9G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPC9G4R) AC/CMP1  */
#define   PPS_RPC9G4R_RPC9G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPC9G4R) AC/CMPTOUT  */
#define   PPS_RPC9G4R_RPC9G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPC9G4R) CAN1/TX  */
#define   PPS_RPC9G4R_RPC9G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPC9G4R) FECTRL3  */
#define   PPS_RPC9G4R_RPC9G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPC9G4R) FECTRL5  */
#define PPS_RPC9G4R_RPC9G4R_OFF               (PPS_RPC9G4R_RPC9G4R_OFF_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) OFF Position */
#define PPS_RPC9G4R_RPC9G4R_CCLO1             (PPS_RPC9G4R_RPC9G4R_CCLO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) CCL/OUT1 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM0P2           (PPS_RPC9G4R_RPC9G4R_SCOM0P2_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM0/PAD2 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM0P0           (PPS_RPC9G4R_RPC9G4R_SCOM0P0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM0/PAD0 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM1P3           (PPS_RPC9G4R_RPC9G4R_SCOM1P3_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM1/PAD3 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM1P0           (PPS_RPC9G4R_RPC9G4R_SCOM1P0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM1/PAD0 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM2P2           (PPS_RPC9G4R_RPC9G4R_SCOM2P2_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM2/PAD2 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM2P0           (PPS_RPC9G4R_RPC9G4R_SCOM2P0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM2/PAD0 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM3P3           (PPS_RPC9G4R_RPC9G4R_SCOM3P3_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM3/PAD3 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM3P0           (PPS_RPC9G4R_RPC9G4R_SCOM3P0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM3/PAD0 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM4P2           (PPS_RPC9G4R_RPC9G4R_SCOM4P2_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM4/PAD2 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM4P0           (PPS_RPC9G4R_RPC9G4R_SCOM4P0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM4/PAD0 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM5P3           (PPS_RPC9G4R_RPC9G4R_SCOM5P3_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM5/PAD3 Position */
#define PPS_RPC9G4R_RPC9G4R_SCOM5P0           (PPS_RPC9G4R_RPC9G4R_SCOM5P0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) SERCOM5/PAD0 Position */
#define PPS_RPC9G4R_RPC9G4R_TCC0WO3           (PPS_RPC9G4R_RPC9G4R_TCC0WO3_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TCC0/WO3 Position */
#define PPS_RPC9G4R_RPC9G4R_TCC0WO1           (PPS_RPC9G4R_RPC9G4R_TCC0WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TCC0/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TCC0WO5           (PPS_RPC9G4R_RPC9G4R_TCC0WO5_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TCC0/WO5 Position */
#define PPS_RPC9G4R_RPC9G4R_TCC1WO3           (PPS_RPC9G4R_RPC9G4R_TCC1WO3_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TCC1/WO3 Position */
#define PPS_RPC9G4R_RPC9G4R_TCC1WO1           (PPS_RPC9G4R_RPC9G4R_TCC1WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TCC1/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TCC1WO5           (PPS_RPC9G4R_RPC9G4R_TCC1WO5_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TCC1/WO5 Position */
#define PPS_RPC9G4R_RPC9G4R_TCC2WO1           (PPS_RPC9G4R_RPC9G4R_TCC2WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TCC2/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TC0WO0            (PPS_RPC9G4R_RPC9G4R_TC0WO0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC0/WO0 Position */
#define PPS_RPC9G4R_RPC9G4R_TC1WO1            (PPS_RPC9G4R_RPC9G4R_TC1WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC1/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TC2WO1            (PPS_RPC9G4R_RPC9G4R_TC2WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC2/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TC3WO1            (PPS_RPC9G4R_RPC9G4R_TC3WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC3/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TC4WO1            (PPS_RPC9G4R_RPC9G4R_TC4WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC4/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TC5WO1            (PPS_RPC9G4R_RPC9G4R_TC5WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC5/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TC6WO1            (PPS_RPC9G4R_RPC9G4R_TC6WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC6/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TC7WO1            (PPS_RPC9G4R_RPC9G4R_TC7WO1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC7/WO1 Position */
#define PPS_RPC9G4R_RPC9G4R_TC9WO0            (PPS_RPC9G4R_RPC9G4R_TC9WO0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TC9/WO0 Position */
#define PPS_RPC9G4R_RPC9G4R_QSPICS            (PPS_RPC9G4R_RPC9G4R_QSPICS_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) QSPI/CS Position */
#define PPS_RPC9G4R_RPC9G4R_QD2               (PPS_RPC9G4R_RPC9G4R_QD2_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) QSPI/DATA2 Position */
#define PPS_RPC9G4R_RPC9G4R_QD1               (PPS_RPC9G4R_RPC9G4R_QD1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) QSPI/DATA1 Position */
#define PPS_RPC9G4R_RPC9G4R_QD0               (PPS_RPC9G4R_RPC9G4R_QD0_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) QSPI/DATA0 Position */
#define PPS_RPC9G4R_RPC9G4R_TSTBUS2           (PPS_RPC9G4R_RPC9G4R_TSTBUS2_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TSTBUS2 Position */
#define PPS_RPC9G4R_RPC9G4R_TSTBUS6           (PPS_RPC9G4R_RPC9G4R_TSTBUS6_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) TSTBUS6 Position */
#define PPS_RPC9G4R_RPC9G4R_AC_CMP1           (PPS_RPC9G4R_RPC9G4R_AC_CMP1_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) AC/CMP1 Position */
#define PPS_RPC9G4R_RPC9G4R_AC_CMPTOUT        (PPS_RPC9G4R_RPC9G4R_AC_CMPTOUT_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) AC/CMPTOUT Position */
#define PPS_RPC9G4R_RPC9G4R_CAN1_TX           (PPS_RPC9G4R_RPC9G4R_CAN1_TX_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) CAN1/TX Position */
#define PPS_RPC9G4R_RPC9G4R_FECTRL3           (PPS_RPC9G4R_RPC9G4R_FECTRL3_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) FECTRL3 Position */
#define PPS_RPC9G4R_RPC9G4R_FECTRL5           (PPS_RPC9G4R_RPC9G4R_FECTRL5_Val << PPS_RPC9G4R_RPC9G4R_Pos) /* (PPS_RPC9G4R) FECTRL5 Position */
#define PPS_RPC9G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPC9G4R) Register Mask  */


/* -------- PPS_RPC10G5R : (PPS Offset: 0x3A0) (R/W 32)  -------- */
#define PPS_RPC10G5R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPC10G5R)   Reset Value */

#define PPS_RPC10G5R_RPC10G5R_Pos             _UINT32_(0)                                          /* (PPS_RPC10G5R) RPC10/G5 Position */
#define PPS_RPC10G5R_RPC10G5R_Msk             (_UINT32_(0x3F) << PPS_RPC10G5R_RPC10G5R_Pos)        /* (PPS_RPC10G5R) RPC10/G5 Mask */
#define PPS_RPC10G5R_RPC10G5R(value)          (PPS_RPC10G5R_RPC10G5R_Msk & (_UINT32_(value) << PPS_RPC10G5R_RPC10G5R_Pos)) /* Assignment of value for RPC10G5R in the PPS_RPC10G5R register */
#define   PPS_RPC10G5R_RPC10G5R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPC10G5R) OFF  */
#define   PPS_RPC10G5R_RPC10G5R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPC10G5R) CCL/OUT0  */
#define   PPS_RPC10G5R_RPC10G5R_SCOM1P3_Val   _UINT32_(0x2)                                        /* (PPS_RPC10G5R) SERCOM1/PAD3  */
#define   PPS_RPC10G5R_RPC10G5R_SCOM2P0_Val   _UINT32_(0x3)                                        /* (PPS_RPC10G5R) SERCOM2/PAD0  */
#define   PPS_RPC10G5R_RPC10G5R_TCC0WO4_Val   _UINT32_(0x4)                                        /* (PPS_RPC10G5R) TCC0/WO4  */
#define   PPS_RPC10G5R_RPC10G5R_TCC0WO2_Val   _UINT32_(0x5)                                        /* (PPS_RPC10G5R) TCC0/WO2  */
#define   PPS_RPC10G5R_RPC10G5R_TCC0WO1_Val   _UINT32_(0x6)                                        /* (PPS_RPC10G5R) TCC0/WO1  */
#define   PPS_RPC10G5R_RPC10G5R_TCC1WO4_Val   _UINT32_(0x7)                                        /* (PPS_RPC10G5R) TCC1/WO4  */
#define   PPS_RPC10G5R_RPC10G5R_TCC1WO2_Val   _UINT32_(0x8)                                        /* (PPS_RPC10G5R) TCC1/WO2  */
#define   PPS_RPC10G5R_RPC10G5R_TCC1WO1_Val   _UINT32_(0x9)                                        /* (PPS_RPC10G5R) TCC1/WO1  */
#define   PPS_RPC10G5R_RPC10G5R_TC8WO1_Val    _UINT32_(0xA)                                        /* (PPS_RPC10G5R) TC8/WO1  */
#define   PPS_RPC10G5R_RPC10G5R_TC9WO1_Val    _UINT32_(0xB)                                        /* (PPS_RPC10G5R) TC9/WO1  */
#define   PPS_RPC10G5R_RPC10G5R_QSPICS_Val    _UINT32_(0xC)                                        /* (PPS_RPC10G5R) QSPI/CS  */
#define   PPS_RPC10G5R_RPC10G5R_QEICCMP0_Val  _UINT32_(0xD)                                        /* (PPS_RPC10G5R) QEI/CCMP0  */
#define   PPS_RPC10G5R_RPC10G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPC10G5R) ETH/TSUCOMP  */
#define   PPS_RPC10G5R_RPC10G5R_TSTBUS3_Val   _UINT32_(0xF)                                        /* (PPS_RPC10G5R) TSTBUS3  */
#define   PPS_RPC10G5R_RPC10G5R_TSTBUS7_Val   _UINT32_(0x10)                                       /* (PPS_RPC10G5R) TSTBUS7  */
#define   PPS_RPC10G5R_RPC10G5R_TSTBUS11_Val  _UINT32_(0x11)                                       /* (PPS_RPC10G5R) TSTBUS11  */
#define PPS_RPC10G5R_RPC10G5R_OFF             (PPS_RPC10G5R_RPC10G5R_OFF_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) OFF Position */
#define PPS_RPC10G5R_RPC10G5R_CCLO0           (PPS_RPC10G5R_RPC10G5R_CCLO0_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) CCL/OUT0 Position */
#define PPS_RPC10G5R_RPC10G5R_SCOM1P3         (PPS_RPC10G5R_RPC10G5R_SCOM1P3_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) SERCOM1/PAD3 Position */
#define PPS_RPC10G5R_RPC10G5R_SCOM2P0         (PPS_RPC10G5R_RPC10G5R_SCOM2P0_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) SERCOM2/PAD0 Position */
#define PPS_RPC10G5R_RPC10G5R_TCC0WO4         (PPS_RPC10G5R_RPC10G5R_TCC0WO4_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TCC0/WO4 Position */
#define PPS_RPC10G5R_RPC10G5R_TCC0WO2         (PPS_RPC10G5R_RPC10G5R_TCC0WO2_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TCC0/WO2 Position */
#define PPS_RPC10G5R_RPC10G5R_TCC0WO1         (PPS_RPC10G5R_RPC10G5R_TCC0WO1_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TCC0/WO1 Position */
#define PPS_RPC10G5R_RPC10G5R_TCC1WO4         (PPS_RPC10G5R_RPC10G5R_TCC1WO4_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TCC1/WO4 Position */
#define PPS_RPC10G5R_RPC10G5R_TCC1WO2         (PPS_RPC10G5R_RPC10G5R_TCC1WO2_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TCC1/WO2 Position */
#define PPS_RPC10G5R_RPC10G5R_TCC1WO1         (PPS_RPC10G5R_RPC10G5R_TCC1WO1_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TCC1/WO1 Position */
#define PPS_RPC10G5R_RPC10G5R_TC8WO1          (PPS_RPC10G5R_RPC10G5R_TC8WO1_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TC8/WO1 Position */
#define PPS_RPC10G5R_RPC10G5R_TC9WO1          (PPS_RPC10G5R_RPC10G5R_TC9WO1_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TC9/WO1 Position */
#define PPS_RPC10G5R_RPC10G5R_QSPICS          (PPS_RPC10G5R_RPC10G5R_QSPICS_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) QSPI/CS Position */
#define PPS_RPC10G5R_RPC10G5R_QEICCMP0        (PPS_RPC10G5R_RPC10G5R_QEICCMP0_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) QEI/CCMP0 Position */
#define PPS_RPC10G5R_RPC10G5R_GMAC_TSUCOMP    (PPS_RPC10G5R_RPC10G5R_GMAC_TSUCOMP_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) ETH/TSUCOMP Position */
#define PPS_RPC10G5R_RPC10G5R_TSTBUS3         (PPS_RPC10G5R_RPC10G5R_TSTBUS3_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TSTBUS3 Position */
#define PPS_RPC10G5R_RPC10G5R_TSTBUS7         (PPS_RPC10G5R_RPC10G5R_TSTBUS7_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TSTBUS7 Position */
#define PPS_RPC10G5R_RPC10G5R_TSTBUS11        (PPS_RPC10G5R_RPC10G5R_TSTBUS11_Val << PPS_RPC10G5R_RPC10G5R_Pos) /* (PPS_RPC10G5R) TSTBUS11 Position */
#define PPS_RPC10G5R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPC10G5R) Register Mask  */


/* -------- PPS_RPC11G5R : (PPS Offset: 0x3A4) (R/W 32)  -------- */
#define PPS_RPC11G5R_RESETVALUE               _UINT32_(0x00)                                       /*  (PPS_RPC11G5R)   Reset Value */

#define PPS_RPC11G5R_RPC11G5R_Pos             _UINT32_(0)                                          /* (PPS_RPC11G5R) RPC11/G5 Position */
#define PPS_RPC11G5R_RPC11G5R_Msk             (_UINT32_(0x3F) << PPS_RPC11G5R_RPC11G5R_Pos)        /* (PPS_RPC11G5R) RPC11/G5 Mask */
#define PPS_RPC11G5R_RPC11G5R(value)          (PPS_RPC11G5R_RPC11G5R_Msk & (_UINT32_(value) << PPS_RPC11G5R_RPC11G5R_Pos)) /* Assignment of value for RPC11G5R in the PPS_RPC11G5R register */
#define   PPS_RPC11G5R_RPC11G5R_OFF_Val       _UINT32_(0x0)                                        /* (PPS_RPC11G5R) OFF  */
#define   PPS_RPC11G5R_RPC11G5R_CCLO0_Val     _UINT32_(0x1)                                        /* (PPS_RPC11G5R) CCL/OUT0  */
#define   PPS_RPC11G5R_RPC11G5R_SCOM1P3_Val   _UINT32_(0x2)                                        /* (PPS_RPC11G5R) SERCOM1/PAD3  */
#define   PPS_RPC11G5R_RPC11G5R_SCOM2P0_Val   _UINT32_(0x3)                                        /* (PPS_RPC11G5R) SERCOM2/PAD0  */
#define   PPS_RPC11G5R_RPC11G5R_TCC0WO4_Val   _UINT32_(0x4)                                        /* (PPS_RPC11G5R) TCC0/WO4  */
#define   PPS_RPC11G5R_RPC11G5R_TCC0WO2_Val   _UINT32_(0x5)                                        /* (PPS_RPC11G5R) TCC0/WO2  */
#define   PPS_RPC11G5R_RPC11G5R_TCC0WO1_Val   _UINT32_(0x6)                                        /* (PPS_RPC11G5R) TCC0/WO1  */
#define   PPS_RPC11G5R_RPC11G5R_TCC1WO4_Val   _UINT32_(0x7)                                        /* (PPS_RPC11G5R) TCC1/WO4  */
#define   PPS_RPC11G5R_RPC11G5R_TCC1WO2_Val   _UINT32_(0x8)                                        /* (PPS_RPC11G5R) TCC1/WO2  */
#define   PPS_RPC11G5R_RPC11G5R_TCC1WO1_Val   _UINT32_(0x9)                                        /* (PPS_RPC11G5R) TCC1/WO1  */
#define   PPS_RPC11G5R_RPC11G5R_TC8WO1_Val    _UINT32_(0xA)                                        /* (PPS_RPC11G5R) TC8/WO1  */
#define   PPS_RPC11G5R_RPC11G5R_TC9WO1_Val    _UINT32_(0xB)                                        /* (PPS_RPC11G5R) TC9/WO1  */
#define   PPS_RPC11G5R_RPC11G5R_QSPICS_Val    _UINT32_(0xC)                                        /* (PPS_RPC11G5R) QSPI/CS  */
#define   PPS_RPC11G5R_RPC11G5R_QEICCMP0_Val  _UINT32_(0xD)                                        /* (PPS_RPC11G5R) QEI/CCMP0  */
#define   PPS_RPC11G5R_RPC11G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPC11G5R) ETH/TSUCOMP  */
#define   PPS_RPC11G5R_RPC11G5R_TSTBUS3_Val   _UINT32_(0xF)                                        /* (PPS_RPC11G5R) TSTBUS3  */
#define   PPS_RPC11G5R_RPC11G5R_TSTBUS7_Val   _UINT32_(0x10)                                       /* (PPS_RPC11G5R) TSTBUS7  */
#define   PPS_RPC11G5R_RPC11G5R_TSTBUS11_Val  _UINT32_(0x11)                                       /* (PPS_RPC11G5R) TSTBUS11  */
#define PPS_RPC11G5R_RPC11G5R_OFF             (PPS_RPC11G5R_RPC11G5R_OFF_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) OFF Position */
#define PPS_RPC11G5R_RPC11G5R_CCLO0           (PPS_RPC11G5R_RPC11G5R_CCLO0_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) CCL/OUT0 Position */
#define PPS_RPC11G5R_RPC11G5R_SCOM1P3         (PPS_RPC11G5R_RPC11G5R_SCOM1P3_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) SERCOM1/PAD3 Position */
#define PPS_RPC11G5R_RPC11G5R_SCOM2P0         (PPS_RPC11G5R_RPC11G5R_SCOM2P0_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) SERCOM2/PAD0 Position */
#define PPS_RPC11G5R_RPC11G5R_TCC0WO4         (PPS_RPC11G5R_RPC11G5R_TCC0WO4_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TCC0/WO4 Position */
#define PPS_RPC11G5R_RPC11G5R_TCC0WO2         (PPS_RPC11G5R_RPC11G5R_TCC0WO2_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TCC0/WO2 Position */
#define PPS_RPC11G5R_RPC11G5R_TCC0WO1         (PPS_RPC11G5R_RPC11G5R_TCC0WO1_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TCC0/WO1 Position */
#define PPS_RPC11G5R_RPC11G5R_TCC1WO4         (PPS_RPC11G5R_RPC11G5R_TCC1WO4_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TCC1/WO4 Position */
#define PPS_RPC11G5R_RPC11G5R_TCC1WO2         (PPS_RPC11G5R_RPC11G5R_TCC1WO2_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TCC1/WO2 Position */
#define PPS_RPC11G5R_RPC11G5R_TCC1WO1         (PPS_RPC11G5R_RPC11G5R_TCC1WO1_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TCC1/WO1 Position */
#define PPS_RPC11G5R_RPC11G5R_TC8WO1          (PPS_RPC11G5R_RPC11G5R_TC8WO1_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TC8/WO1 Position */
#define PPS_RPC11G5R_RPC11G5R_TC9WO1          (PPS_RPC11G5R_RPC11G5R_TC9WO1_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TC9/WO1 Position */
#define PPS_RPC11G5R_RPC11G5R_QSPICS          (PPS_RPC11G5R_RPC11G5R_QSPICS_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) QSPI/CS Position */
#define PPS_RPC11G5R_RPC11G5R_QEICCMP0        (PPS_RPC11G5R_RPC11G5R_QEICCMP0_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) QEI/CCMP0 Position */
#define PPS_RPC11G5R_RPC11G5R_GMAC_TSUCOMP    (PPS_RPC11G5R_RPC11G5R_GMAC_TSUCOMP_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) ETH/TSUCOMP Position */
#define PPS_RPC11G5R_RPC11G5R_TSTBUS3         (PPS_RPC11G5R_RPC11G5R_TSTBUS3_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TSTBUS3 Position */
#define PPS_RPC11G5R_RPC11G5R_TSTBUS7         (PPS_RPC11G5R_RPC11G5R_TSTBUS7_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TSTBUS7 Position */
#define PPS_RPC11G5R_RPC11G5R_TSTBUS11        (PPS_RPC11G5R_RPC11G5R_TSTBUS11_Val << PPS_RPC11G5R_RPC11G5R_Pos) /* (PPS_RPC11G5R) TSTBUS11 Position */
#define PPS_RPC11G5R_Msk                      _UINT32_(0x0000003F)                                 /* (PPS_RPC11G5R) Register Mask  */


/* -------- PPS_RPD0G5R : (PPS Offset: 0x3B8) (R/W 32)  -------- */
#define PPS_RPD0G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD0G5R)   Reset Value */

#define PPS_RPD0G5R_RPD0G5R_Pos               _UINT32_(0)                                          /* (PPS_RPD0G5R) RPD0/G5 Position */
#define PPS_RPD0G5R_RPD0G5R_Msk               (_UINT32_(0x3F) << PPS_RPD0G5R_RPD0G5R_Pos)          /* (PPS_RPD0G5R) RPD0/G5 Mask */
#define PPS_RPD0G5R_RPD0G5R(value)            (PPS_RPD0G5R_RPD0G5R_Msk & (_UINT32_(value) << PPS_RPD0G5R_RPD0G5R_Pos)) /* Assignment of value for RPD0G5R in the PPS_RPD0G5R register */
#define   PPS_RPD0G5R_RPD0G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD0G5R) OFF  */
#define   PPS_RPD0G5R_RPD0G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPD0G5R) CCL/OUT0  */
#define   PPS_RPD0G5R_RPD0G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPD0G5R) SERCOM1/PAD3  */
#define   PPS_RPD0G5R_RPD0G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPD0G5R) SERCOM2/PAD0  */
#define   PPS_RPD0G5R_RPD0G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPD0G5R) TCC0/WO4  */
#define   PPS_RPD0G5R_RPD0G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPD0G5R) TCC0/WO2  */
#define   PPS_RPD0G5R_RPD0G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPD0G5R) TCC0/WO1  */
#define   PPS_RPD0G5R_RPD0G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPD0G5R) TCC1/WO4  */
#define   PPS_RPD0G5R_RPD0G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPD0G5R) TCC1/WO2  */
#define   PPS_RPD0G5R_RPD0G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPD0G5R) TCC1/WO1  */
#define   PPS_RPD0G5R_RPD0G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPD0G5R) TC8/WO1  */
#define   PPS_RPD0G5R_RPD0G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPD0G5R) TC9/WO1  */
#define   PPS_RPD0G5R_RPD0G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPD0G5R) QSPI/CS  */
#define   PPS_RPD0G5R_RPD0G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPD0G5R) QEI/CCMP0  */
#define   PPS_RPD0G5R_RPD0G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPD0G5R) ETH/TSUCOMP  */
#define   PPS_RPD0G5R_RPD0G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPD0G5R) TSTBUS3  */
#define   PPS_RPD0G5R_RPD0G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPD0G5R) TSTBUS7  */
#define   PPS_RPD0G5R_RPD0G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPD0G5R) TSTBUS11  */
#define PPS_RPD0G5R_RPD0G5R_OFF               (PPS_RPD0G5R_RPD0G5R_OFF_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) OFF Position */
#define PPS_RPD0G5R_RPD0G5R_CCLO0             (PPS_RPD0G5R_RPD0G5R_CCLO0_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) CCL/OUT0 Position */
#define PPS_RPD0G5R_RPD0G5R_SCOM1P3           (PPS_RPD0G5R_RPD0G5R_SCOM1P3_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) SERCOM1/PAD3 Position */
#define PPS_RPD0G5R_RPD0G5R_SCOM2P0           (PPS_RPD0G5R_RPD0G5R_SCOM2P0_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) SERCOM2/PAD0 Position */
#define PPS_RPD0G5R_RPD0G5R_TCC0WO4           (PPS_RPD0G5R_RPD0G5R_TCC0WO4_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TCC0/WO4 Position */
#define PPS_RPD0G5R_RPD0G5R_TCC0WO2           (PPS_RPD0G5R_RPD0G5R_TCC0WO2_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TCC0/WO2 Position */
#define PPS_RPD0G5R_RPD0G5R_TCC0WO1           (PPS_RPD0G5R_RPD0G5R_TCC0WO1_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TCC0/WO1 Position */
#define PPS_RPD0G5R_RPD0G5R_TCC1WO4           (PPS_RPD0G5R_RPD0G5R_TCC1WO4_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TCC1/WO4 Position */
#define PPS_RPD0G5R_RPD0G5R_TCC1WO2           (PPS_RPD0G5R_RPD0G5R_TCC1WO2_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TCC1/WO2 Position */
#define PPS_RPD0G5R_RPD0G5R_TCC1WO1           (PPS_RPD0G5R_RPD0G5R_TCC1WO1_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TCC1/WO1 Position */
#define PPS_RPD0G5R_RPD0G5R_TC8WO1            (PPS_RPD0G5R_RPD0G5R_TC8WO1_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TC8/WO1 Position */
#define PPS_RPD0G5R_RPD0G5R_TC9WO1            (PPS_RPD0G5R_RPD0G5R_TC9WO1_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TC9/WO1 Position */
#define PPS_RPD0G5R_RPD0G5R_QSPICS            (PPS_RPD0G5R_RPD0G5R_QSPICS_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) QSPI/CS Position */
#define PPS_RPD0G5R_RPD0G5R_QEICCMP0          (PPS_RPD0G5R_RPD0G5R_QEICCMP0_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) QEI/CCMP0 Position */
#define PPS_RPD0G5R_RPD0G5R_GMAC_TSUCOMP      (PPS_RPD0G5R_RPD0G5R_GMAC_TSUCOMP_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) ETH/TSUCOMP Position */
#define PPS_RPD0G5R_RPD0G5R_TSTBUS3           (PPS_RPD0G5R_RPD0G5R_TSTBUS3_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TSTBUS3 Position */
#define PPS_RPD0G5R_RPD0G5R_TSTBUS7           (PPS_RPD0G5R_RPD0G5R_TSTBUS7_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TSTBUS7 Position */
#define PPS_RPD0G5R_RPD0G5R_TSTBUS11          (PPS_RPD0G5R_RPD0G5R_TSTBUS11_Val << PPS_RPD0G5R_RPD0G5R_Pos) /* (PPS_RPD0G5R) TSTBUS11 Position */
#define PPS_RPD0G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD0G5R) Register Mask  */


/* -------- PPS_RPD1G5R : (PPS Offset: 0x3BC) (R/W 32)  -------- */
#define PPS_RPD1G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD1G5R)   Reset Value */

#define PPS_RPD1G5R_RPD1G5R_Pos               _UINT32_(0)                                          /* (PPS_RPD1G5R) RPD1/G5 Position */
#define PPS_RPD1G5R_RPD1G5R_Msk               (_UINT32_(0x3F) << PPS_RPD1G5R_RPD1G5R_Pos)          /* (PPS_RPD1G5R) RPD1/G5 Mask */
#define PPS_RPD1G5R_RPD1G5R(value)            (PPS_RPD1G5R_RPD1G5R_Msk & (_UINT32_(value) << PPS_RPD1G5R_RPD1G5R_Pos)) /* Assignment of value for RPD1G5R in the PPS_RPD1G5R register */
#define   PPS_RPD1G5R_RPD1G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD1G5R) OFF  */
#define   PPS_RPD1G5R_RPD1G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPD1G5R) CCL/OUT0  */
#define   PPS_RPD1G5R_RPD1G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPD1G5R) SERCOM1/PAD3  */
#define   PPS_RPD1G5R_RPD1G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPD1G5R) SERCOM2/PAD0  */
#define   PPS_RPD1G5R_RPD1G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPD1G5R) TCC0/WO4  */
#define   PPS_RPD1G5R_RPD1G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPD1G5R) TCC0/WO2  */
#define   PPS_RPD1G5R_RPD1G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPD1G5R) TCC0/WO1  */
#define   PPS_RPD1G5R_RPD1G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPD1G5R) TCC1/WO4  */
#define   PPS_RPD1G5R_RPD1G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPD1G5R) TCC1/WO2  */
#define   PPS_RPD1G5R_RPD1G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPD1G5R) TCC1/WO1  */
#define   PPS_RPD1G5R_RPD1G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPD1G5R) TC8/WO1  */
#define   PPS_RPD1G5R_RPD1G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPD1G5R) TC9/WO1  */
#define   PPS_RPD1G5R_RPD1G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPD1G5R) QSPI/CS  */
#define   PPS_RPD1G5R_RPD1G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPD1G5R) QEI/CCMP0  */
#define   PPS_RPD1G5R_RPD1G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPD1G5R) ETH/TSUCOMP  */
#define   PPS_RPD1G5R_RPD1G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPD1G5R) TSTBUS3  */
#define   PPS_RPD1G5R_RPD1G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPD1G5R) TSTBUS7  */
#define   PPS_RPD1G5R_RPD1G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPD1G5R) TSTBUS11  */
#define PPS_RPD1G5R_RPD1G5R_OFF               (PPS_RPD1G5R_RPD1G5R_OFF_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) OFF Position */
#define PPS_RPD1G5R_RPD1G5R_CCLO0             (PPS_RPD1G5R_RPD1G5R_CCLO0_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) CCL/OUT0 Position */
#define PPS_RPD1G5R_RPD1G5R_SCOM1P3           (PPS_RPD1G5R_RPD1G5R_SCOM1P3_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) SERCOM1/PAD3 Position */
#define PPS_RPD1G5R_RPD1G5R_SCOM2P0           (PPS_RPD1G5R_RPD1G5R_SCOM2P0_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) SERCOM2/PAD0 Position */
#define PPS_RPD1G5R_RPD1G5R_TCC0WO4           (PPS_RPD1G5R_RPD1G5R_TCC0WO4_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TCC0/WO4 Position */
#define PPS_RPD1G5R_RPD1G5R_TCC0WO2           (PPS_RPD1G5R_RPD1G5R_TCC0WO2_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TCC0/WO2 Position */
#define PPS_RPD1G5R_RPD1G5R_TCC0WO1           (PPS_RPD1G5R_RPD1G5R_TCC0WO1_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TCC0/WO1 Position */
#define PPS_RPD1G5R_RPD1G5R_TCC1WO4           (PPS_RPD1G5R_RPD1G5R_TCC1WO4_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TCC1/WO4 Position */
#define PPS_RPD1G5R_RPD1G5R_TCC1WO2           (PPS_RPD1G5R_RPD1G5R_TCC1WO2_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TCC1/WO2 Position */
#define PPS_RPD1G5R_RPD1G5R_TCC1WO1           (PPS_RPD1G5R_RPD1G5R_TCC1WO1_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TCC1/WO1 Position */
#define PPS_RPD1G5R_RPD1G5R_TC8WO1            (PPS_RPD1G5R_RPD1G5R_TC8WO1_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TC8/WO1 Position */
#define PPS_RPD1G5R_RPD1G5R_TC9WO1            (PPS_RPD1G5R_RPD1G5R_TC9WO1_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TC9/WO1 Position */
#define PPS_RPD1G5R_RPD1G5R_QSPICS            (PPS_RPD1G5R_RPD1G5R_QSPICS_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) QSPI/CS Position */
#define PPS_RPD1G5R_RPD1G5R_QEICCMP0          (PPS_RPD1G5R_RPD1G5R_QEICCMP0_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) QEI/CCMP0 Position */
#define PPS_RPD1G5R_RPD1G5R_GMAC_TSUCOMP      (PPS_RPD1G5R_RPD1G5R_GMAC_TSUCOMP_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) ETH/TSUCOMP Position */
#define PPS_RPD1G5R_RPD1G5R_TSTBUS3           (PPS_RPD1G5R_RPD1G5R_TSTBUS3_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TSTBUS3 Position */
#define PPS_RPD1G5R_RPD1G5R_TSTBUS7           (PPS_RPD1G5R_RPD1G5R_TSTBUS7_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TSTBUS7 Position */
#define PPS_RPD1G5R_RPD1G5R_TSTBUS11          (PPS_RPD1G5R_RPD1G5R_TSTBUS11_Val << PPS_RPD1G5R_RPD1G5R_Pos) /* (PPS_RPD1G5R) TSTBUS11 Position */
#define PPS_RPD1G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD1G5R) Register Mask  */


/* -------- PPS_RPD2G3R : (PPS Offset: 0x3C0) (R/W 32)  -------- */
#define PPS_RPD2G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD2G3R)   Reset Value */

#define PPS_RPD2G3R_RPD2G3R_Pos               _UINT32_(0)                                          /* (PPS_RPD2G3R) RPD2/G3 Position */
#define PPS_RPD2G3R_RPD2G3R_Msk               (_UINT32_(0x3F) << PPS_RPD2G3R_RPD2G3R_Pos)          /* (PPS_RPD2G3R) RPD2/G3 Mask */
#define PPS_RPD2G3R_RPD2G3R(value)            (PPS_RPD2G3R_RPD2G3R_Msk & (_UINT32_(value) << PPS_RPD2G3R_RPD2G3R_Pos)) /* Assignment of value for RPD2G3R in the PPS_RPD2G3R register */
#define   PPS_RPD2G3R_RPD2G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD2G3R) OFF  */
#define   PPS_RPD2G3R_RPD2G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPD2G3R) CCL/OUT0  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPD2G3R) SERCOM0/PAD0  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPD2G3R) SERCOM0/PAD3  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPD2G3R) SERCOM1/PAD2  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPD2G3R) SERCOM1/PAD0  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPD2G3R) SERCOM1/PAD3  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPD2G3R) SERCOM2/PAD0  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPD2G3R) SERCOM2/PAD3  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPD2G3R) SERCOM3/PAD2  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPD2G3R) SERCOM3/PAD0  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPD2G3R) SERCOM3/PAD3  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPD2G3R) SERCOM4/PAD0  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPD2G3R) SERCOM4/PAD3  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPD2G3R) SERCOM5/PAD2  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPD2G3R) SERCOM5/PAD0  */
#define   PPS_RPD2G3R_RPD2G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPD2G3R) SERCOM5/PAD3  */
#define   PPS_RPD2G3R_RPD2G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPD2G3R) TCC0/WO2  */
#define   PPS_RPD2G3R_RPD2G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPD2G3R) TCC0/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPD2G3R) TCC0/WO4  */
#define   PPS_RPD2G3R_RPD2G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPD2G3R) TCC1/WO2  */
#define   PPS_RPD2G3R_RPD2G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPD2G3R) TCC1/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPD2G3R) TCC1/WO4  */
#define   PPS_RPD2G3R_RPD2G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPD2G3R) TCC2/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPD2G3R) TC0/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPD2G3R) TC1/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPD2G3R) TC2/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPD2G3R) TC3/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPD2G3R) TC4/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPD2G3R) TC5/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPD2G3R) TC6/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPD2G3R) TC7/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPD2G3R) TC8/WO0  */
#define   PPS_RPD2G3R_RPD2G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPD2G3R) TC9/WO1  */
#define   PPS_RPD2G3R_RPD2G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPD2G3R) QSPI/CS  */
#define   PPS_RPD2G3R_RPD2G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPD2G3R) QSPI/DATA1  */
#define   PPS_RPD2G3R_RPD2G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPD2G3R) QSPI/DATA0  */
#define   PPS_RPD2G3R_RPD2G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPD2G3R) QSPI/DATA3  */
#define   PPS_RPD2G3R_RPD2G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPD2G3R) TSTBUS1  */
#define   PPS_RPD2G3R_RPD2G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPD2G3R) TSTBUS10  */
#define   PPS_RPD2G3R_RPD2G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPD2G3R) AC/CMP0  */
#define   PPS_RPD2G3R_RPD2G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPD2G3R) AC/CMPTRDY  */
#define   PPS_RPD2G3R_RPD2G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPD2G3R) FECTRL4  */
#define PPS_RPD2G3R_RPD2G3R_OFF               (PPS_RPD2G3R_RPD2G3R_OFF_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) OFF Position */
#define PPS_RPD2G3R_RPD2G3R_CCLO0             (PPS_RPD2G3R_RPD2G3R_CCLO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) CCL/OUT0 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM0P0           (PPS_RPD2G3R_RPD2G3R_SCOM0P0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM0/PAD0 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM0P3           (PPS_RPD2G3R_RPD2G3R_SCOM0P3_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM0/PAD3 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM1P2           (PPS_RPD2G3R_RPD2G3R_SCOM1P2_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM1/PAD2 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM1P0           (PPS_RPD2G3R_RPD2G3R_SCOM1P0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM1/PAD0 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM1P3           (PPS_RPD2G3R_RPD2G3R_SCOM1P3_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM1/PAD3 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM2P0           (PPS_RPD2G3R_RPD2G3R_SCOM2P0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM2/PAD0 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM2P3           (PPS_RPD2G3R_RPD2G3R_SCOM2P3_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM2/PAD3 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM3P2           (PPS_RPD2G3R_RPD2G3R_SCOM3P2_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM3/PAD2 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM3P0           (PPS_RPD2G3R_RPD2G3R_SCOM3P0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM3/PAD0 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM3P3           (PPS_RPD2G3R_RPD2G3R_SCOM3P3_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM3/PAD3 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM4P0           (PPS_RPD2G3R_RPD2G3R_SCOM4P0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM4/PAD0 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM4P3           (PPS_RPD2G3R_RPD2G3R_SCOM4P3_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM4/PAD3 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM5P2           (PPS_RPD2G3R_RPD2G3R_SCOM5P2_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM5/PAD2 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM5P0           (PPS_RPD2G3R_RPD2G3R_SCOM5P0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM5/PAD0 Position */
#define PPS_RPD2G3R_RPD2G3R_SCOM5P3           (PPS_RPD2G3R_RPD2G3R_SCOM5P3_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) SERCOM5/PAD3 Position */
#define PPS_RPD2G3R_RPD2G3R_TCC0WO2           (PPS_RPD2G3R_RPD2G3R_TCC0WO2_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TCC0/WO2 Position */
#define PPS_RPD2G3R_RPD2G3R_TCC0WO0           (PPS_RPD2G3R_RPD2G3R_TCC0WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TCC0/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TCC0WO4           (PPS_RPD2G3R_RPD2G3R_TCC0WO4_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TCC0/WO4 Position */
#define PPS_RPD2G3R_RPD2G3R_TCC1WO2           (PPS_RPD2G3R_RPD2G3R_TCC1WO2_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TCC1/WO2 Position */
#define PPS_RPD2G3R_RPD2G3R_TCC1WO0           (PPS_RPD2G3R_RPD2G3R_TCC1WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TCC1/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TCC1WO4           (PPS_RPD2G3R_RPD2G3R_TCC1WO4_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TCC1/WO4 Position */
#define PPS_RPD2G3R_RPD2G3R_TCC2WO0           (PPS_RPD2G3R_RPD2G3R_TCC2WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TCC2/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC0WO0            (PPS_RPD2G3R_RPD2G3R_TC0WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC0/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC1WO0            (PPS_RPD2G3R_RPD2G3R_TC1WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC1/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC2WO0            (PPS_RPD2G3R_RPD2G3R_TC2WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC2/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC3WO0            (PPS_RPD2G3R_RPD2G3R_TC3WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC3/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC4WO0            (PPS_RPD2G3R_RPD2G3R_TC4WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC4/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC5WO0            (PPS_RPD2G3R_RPD2G3R_TC5WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC5/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC6WO0            (PPS_RPD2G3R_RPD2G3R_TC6WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC6/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC7WO0            (PPS_RPD2G3R_RPD2G3R_TC7WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC7/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC8WO0            (PPS_RPD2G3R_RPD2G3R_TC8WO0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC8/WO0 Position */
#define PPS_RPD2G3R_RPD2G3R_TC9WO1            (PPS_RPD2G3R_RPD2G3R_TC9WO1_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TC9/WO1 Position */
#define PPS_RPD2G3R_RPD2G3R_QSPICS            (PPS_RPD2G3R_RPD2G3R_QSPICS_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) QSPI/CS Position */
#define PPS_RPD2G3R_RPD2G3R_QD1               (PPS_RPD2G3R_RPD2G3R_QD1_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) QSPI/DATA1 Position */
#define PPS_RPD2G3R_RPD2G3R_QD0               (PPS_RPD2G3R_RPD2G3R_QD0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) QSPI/DATA0 Position */
#define PPS_RPD2G3R_RPD2G3R_QD3               (PPS_RPD2G3R_RPD2G3R_QD3_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) QSPI/DATA3 Position */
#define PPS_RPD2G3R_RPD2G3R_TSTBUS1           (PPS_RPD2G3R_RPD2G3R_TSTBUS1_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TSTBUS1 Position */
#define PPS_RPD2G3R_RPD2G3R_TSTBUS10          (PPS_RPD2G3R_RPD2G3R_TSTBUS10_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) TSTBUS10 Position */
#define PPS_RPD2G3R_RPD2G3R_AC_CMP0           (PPS_RPD2G3R_RPD2G3R_AC_CMP0_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) AC/CMP0 Position */
#define PPS_RPD2G3R_RPD2G3R_AC_CMPTRDY        (PPS_RPD2G3R_RPD2G3R_AC_CMPTRDY_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) AC/CMPTRDY Position */
#define PPS_RPD2G3R_RPD2G3R_FECTRL4           (PPS_RPD2G3R_RPD2G3R_FECTRL4_Val << PPS_RPD2G3R_RPD2G3R_Pos) /* (PPS_RPD2G3R) FECTRL4 Position */
#define PPS_RPD2G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD2G3R) Register Mask  */


/* -------- PPS_RPD2G5R : (PPS Offset: 0x3C4) (R/W 32)  -------- */
#define PPS_RPD2G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD2G5R)   Reset Value */

#define PPS_RPD2G5R_RPD2G5R_Pos               _UINT32_(0)                                          /* (PPS_RPD2G5R) RPD2/G5 Position */
#define PPS_RPD2G5R_RPD2G5R_Msk               (_UINT32_(0x3F) << PPS_RPD2G5R_RPD2G5R_Pos)          /* (PPS_RPD2G5R) RPD2/G5 Mask */
#define PPS_RPD2G5R_RPD2G5R(value)            (PPS_RPD2G5R_RPD2G5R_Msk & (_UINT32_(value) << PPS_RPD2G5R_RPD2G5R_Pos)) /* Assignment of value for RPD2G5R in the PPS_RPD2G5R register */
#define   PPS_RPD2G5R_RPD2G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD2G5R) OFF  */
#define   PPS_RPD2G5R_RPD2G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPD2G5R) CCL/OUT0  */
#define   PPS_RPD2G5R_RPD2G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPD2G5R) SERCOM1/PAD3  */
#define   PPS_RPD2G5R_RPD2G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPD2G5R) SERCOM2/PAD0  */
#define   PPS_RPD2G5R_RPD2G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPD2G5R) TCC0/WO4  */
#define   PPS_RPD2G5R_RPD2G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPD2G5R) TCC0/WO2  */
#define   PPS_RPD2G5R_RPD2G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPD2G5R) TCC0/WO1  */
#define   PPS_RPD2G5R_RPD2G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPD2G5R) TCC1/WO4  */
#define   PPS_RPD2G5R_RPD2G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPD2G5R) TCC1/WO2  */
#define   PPS_RPD2G5R_RPD2G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPD2G5R) TCC1/WO1  */
#define   PPS_RPD2G5R_RPD2G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPD2G5R) TC8/WO1  */
#define   PPS_RPD2G5R_RPD2G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPD2G5R) TC9/WO1  */
#define   PPS_RPD2G5R_RPD2G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPD2G5R) QSPI/CS  */
#define   PPS_RPD2G5R_RPD2G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPD2G5R) QEI/CCMP0  */
#define   PPS_RPD2G5R_RPD2G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPD2G5R) ETH/TSUCOMP  */
#define   PPS_RPD2G5R_RPD2G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPD2G5R) TSTBUS3  */
#define   PPS_RPD2G5R_RPD2G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPD2G5R) TSTBUS7  */
#define   PPS_RPD2G5R_RPD2G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPD2G5R) TSTBUS11  */
#define PPS_RPD2G5R_RPD2G5R_OFF               (PPS_RPD2G5R_RPD2G5R_OFF_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) OFF Position */
#define PPS_RPD2G5R_RPD2G5R_CCLO0             (PPS_RPD2G5R_RPD2G5R_CCLO0_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) CCL/OUT0 Position */
#define PPS_RPD2G5R_RPD2G5R_SCOM1P3           (PPS_RPD2G5R_RPD2G5R_SCOM1P3_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) SERCOM1/PAD3 Position */
#define PPS_RPD2G5R_RPD2G5R_SCOM2P0           (PPS_RPD2G5R_RPD2G5R_SCOM2P0_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) SERCOM2/PAD0 Position */
#define PPS_RPD2G5R_RPD2G5R_TCC0WO4           (PPS_RPD2G5R_RPD2G5R_TCC0WO4_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TCC0/WO4 Position */
#define PPS_RPD2G5R_RPD2G5R_TCC0WO2           (PPS_RPD2G5R_RPD2G5R_TCC0WO2_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TCC0/WO2 Position */
#define PPS_RPD2G5R_RPD2G5R_TCC0WO1           (PPS_RPD2G5R_RPD2G5R_TCC0WO1_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TCC0/WO1 Position */
#define PPS_RPD2G5R_RPD2G5R_TCC1WO4           (PPS_RPD2G5R_RPD2G5R_TCC1WO4_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TCC1/WO4 Position */
#define PPS_RPD2G5R_RPD2G5R_TCC1WO2           (PPS_RPD2G5R_RPD2G5R_TCC1WO2_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TCC1/WO2 Position */
#define PPS_RPD2G5R_RPD2G5R_TCC1WO1           (PPS_RPD2G5R_RPD2G5R_TCC1WO1_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TCC1/WO1 Position */
#define PPS_RPD2G5R_RPD2G5R_TC8WO1            (PPS_RPD2G5R_RPD2G5R_TC8WO1_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TC8/WO1 Position */
#define PPS_RPD2G5R_RPD2G5R_TC9WO1            (PPS_RPD2G5R_RPD2G5R_TC9WO1_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TC9/WO1 Position */
#define PPS_RPD2G5R_RPD2G5R_QSPICS            (PPS_RPD2G5R_RPD2G5R_QSPICS_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) QSPI/CS Position */
#define PPS_RPD2G5R_RPD2G5R_QEICCMP0          (PPS_RPD2G5R_RPD2G5R_QEICCMP0_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) QEI/CCMP0 Position */
#define PPS_RPD2G5R_RPD2G5R_GMAC_TSUCOMP      (PPS_RPD2G5R_RPD2G5R_GMAC_TSUCOMP_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) ETH/TSUCOMP Position */
#define PPS_RPD2G5R_RPD2G5R_TSTBUS3           (PPS_RPD2G5R_RPD2G5R_TSTBUS3_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TSTBUS3 Position */
#define PPS_RPD2G5R_RPD2G5R_TSTBUS7           (PPS_RPD2G5R_RPD2G5R_TSTBUS7_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TSTBUS7 Position */
#define PPS_RPD2G5R_RPD2G5R_TSTBUS11          (PPS_RPD2G5R_RPD2G5R_TSTBUS11_Val << PPS_RPD2G5R_RPD2G5R_Pos) /* (PPS_RPD2G5R) TSTBUS11 Position */
#define PPS_RPD2G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD2G5R) Register Mask  */


/* -------- PPS_RPD3G1R : (PPS Offset: 0x3C8) (R/W 32)  -------- */
#define PPS_RPD3G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD3G1R)   Reset Value */

#define PPS_RPD3G1R_RPD3G1R_Pos               _UINT32_(0)                                          /* (PPS_RPD3G1R) RPD3/G1 Position */
#define PPS_RPD3G1R_RPD3G1R_Msk               (_UINT32_(0x3F) << PPS_RPD3G1R_RPD3G1R_Pos)          /* (PPS_RPD3G1R) RPD3/G1 Mask */
#define PPS_RPD3G1R_RPD3G1R(value)            (PPS_RPD3G1R_RPD3G1R_Msk & (_UINT32_(value) << PPS_RPD3G1R_RPD3G1R_Pos)) /* Assignment of value for RPD3G1R in the PPS_RPD3G1R register */
#define   PPS_RPD3G1R_RPD3G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD3G1R) OFF  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPD3G1R) SERCOM0/PAD3  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPD3G1R) SERCOM0/PAD2  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPD3G1R) SERCOM1/PAD0  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPD3G1R) SERCOM1/PAD2  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPD3G1R) SERCOM2/PAD3  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPD3G1R) SERCOM2/PAD2  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPD3G1R) SERCOM3/PAD0  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPD3G1R) SERCOM3/PAD2  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPD3G1R) SERCOM4/PAD3  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPD3G1R) SERCOM4/PAD2  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPD3G1R) SERCOM5/PAD0  */
#define   PPS_RPD3G1R_RPD3G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPD3G1R) SERCOM5/PAD2  */
#define   PPS_RPD3G1R_RPD3G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPD3G1R) TCC0/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPD3G1R) TCC0/WO4  */
#define   PPS_RPD3G1R_RPD3G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPD3G1R) TCC1/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPD3G1R) TCC1/WO4  */
#define   PPS_RPD3G1R_RPD3G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPD3G1R) TCC2/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPD3G1R) TC0/WO1  */
#define   PPS_RPD3G1R_RPD3G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPD3G1R) TC1/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPD3G1R) TC2/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPD3G1R) TC3/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPD3G1R) TC4/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPD3G1R) TC5/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPD3G1R) TC6/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPD3G1R) TC7/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPD3G1R) TC8/WO0  */
#define   PPS_RPD3G1R_RPD3G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPD3G1R) QSPI/CS  */
#define   PPS_RPD3G1R_RPD3G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPD3G1R) QSPI/DATA3  */
#define   PPS_RPD3G1R_RPD3G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPD3G1R) QSPI/DATA2  */
#define   PPS_RPD3G1R_RPD3G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPD3G1R) QSPI/DATA1  */
#define   PPS_RPD3G1R_RPD3G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPD3G1R) QEI/CCMP0  */
#define   PPS_RPD3G1R_RPD3G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPD3G1R) TSTBUS0  */
#define   PPS_RPD3G1R_RPD3G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPD3G1R) TSTBUS4  */
#define   PPS_RPD3G1R_RPD3G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPD3G1R) TSTBUS8  */
#define   PPS_RPD3G1R_RPD3G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPD3G1R) FECTRL1  */
#define   PPS_RPD3G1R_RPD3G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPD3G1R) FECTRL2  */
#define   PPS_RPD3G1R_RPD3G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPD3G1R) COEX/BT/STATE  */
#define PPS_RPD3G1R_RPD3G1R_OFF               (PPS_RPD3G1R_RPD3G1R_OFF_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) OFF Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM0P3           (PPS_RPD3G1R_RPD3G1R_SCOM0P3_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM0/PAD3 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM0P2           (PPS_RPD3G1R_RPD3G1R_SCOM0P2_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM0/PAD2 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM1P0           (PPS_RPD3G1R_RPD3G1R_SCOM1P0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM1/PAD0 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM1P2           (PPS_RPD3G1R_RPD3G1R_SCOM1P2_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM1/PAD2 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM2P3           (PPS_RPD3G1R_RPD3G1R_SCOM2P3_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM2/PAD3 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM2P2           (PPS_RPD3G1R_RPD3G1R_SCOM2P2_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM2/PAD2 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM3P0           (PPS_RPD3G1R_RPD3G1R_SCOM3P0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM3/PAD0 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM3P2           (PPS_RPD3G1R_RPD3G1R_SCOM3P2_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM3/PAD2 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM4P3           (PPS_RPD3G1R_RPD3G1R_SCOM4P3_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM4/PAD3 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM4P2           (PPS_RPD3G1R_RPD3G1R_SCOM4P2_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM4/PAD2 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM5P0           (PPS_RPD3G1R_RPD3G1R_SCOM5P0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM5/PAD0 Position */
#define PPS_RPD3G1R_RPD3G1R_SCOM5P2           (PPS_RPD3G1R_RPD3G1R_SCOM5P2_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) SERCOM5/PAD2 Position */
#define PPS_RPD3G1R_RPD3G1R_TCC0WO0           (PPS_RPD3G1R_RPD3G1R_TCC0WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TCC0/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TCC0WO4           (PPS_RPD3G1R_RPD3G1R_TCC0WO4_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TCC0/WO4 Position */
#define PPS_RPD3G1R_RPD3G1R_TCC1WO0           (PPS_RPD3G1R_RPD3G1R_TCC1WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TCC1/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TCC1WO4           (PPS_RPD3G1R_RPD3G1R_TCC1WO4_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TCC1/WO4 Position */
#define PPS_RPD3G1R_RPD3G1R_TCC2WO0           (PPS_RPD3G1R_RPD3G1R_TCC2WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TCC2/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TC0WO1            (PPS_RPD3G1R_RPD3G1R_TC0WO1_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC0/WO1 Position */
#define PPS_RPD3G1R_RPD3G1R_TC1WO0            (PPS_RPD3G1R_RPD3G1R_TC1WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC1/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TC2WO0            (PPS_RPD3G1R_RPD3G1R_TC2WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC2/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TC3WO0            (PPS_RPD3G1R_RPD3G1R_TC3WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC3/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TC4WO0            (PPS_RPD3G1R_RPD3G1R_TC4WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC4/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TC5WO0            (PPS_RPD3G1R_RPD3G1R_TC5WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC5/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TC6WO0            (PPS_RPD3G1R_RPD3G1R_TC6WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC6/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TC7WO0            (PPS_RPD3G1R_RPD3G1R_TC7WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC7/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_TC8WO0            (PPS_RPD3G1R_RPD3G1R_TC8WO0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TC8/WO0 Position */
#define PPS_RPD3G1R_RPD3G1R_QSPICS            (PPS_RPD3G1R_RPD3G1R_QSPICS_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) QSPI/CS Position */
#define PPS_RPD3G1R_RPD3G1R_QD3               (PPS_RPD3G1R_RPD3G1R_QD3_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) QSPI/DATA3 Position */
#define PPS_RPD3G1R_RPD3G1R_QD2               (PPS_RPD3G1R_RPD3G1R_QD2_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) QSPI/DATA2 Position */
#define PPS_RPD3G1R_RPD3G1R_QD1               (PPS_RPD3G1R_RPD3G1R_QD1_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) QSPI/DATA1 Position */
#define PPS_RPD3G1R_RPD3G1R_QEICCMP0          (PPS_RPD3G1R_RPD3G1R_QEICCMP0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) QEI/CCMP0 Position */
#define PPS_RPD3G1R_RPD3G1R_TSTBUS0           (PPS_RPD3G1R_RPD3G1R_TSTBUS0_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TSTBUS0 Position */
#define PPS_RPD3G1R_RPD3G1R_TSTBUS4           (PPS_RPD3G1R_RPD3G1R_TSTBUS4_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TSTBUS4 Position */
#define PPS_RPD3G1R_RPD3G1R_TSTBUS8           (PPS_RPD3G1R_RPD3G1R_TSTBUS8_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) TSTBUS8 Position */
#define PPS_RPD3G1R_RPD3G1R_FECTRL1           (PPS_RPD3G1R_RPD3G1R_FECTRL1_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) FECTRL1 Position */
#define PPS_RPD3G1R_RPD3G1R_FECTRL2           (PPS_RPD3G1R_RPD3G1R_FECTRL2_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) FECTRL2 Position */
#define PPS_RPD3G1R_RPD3G1R_COEX_BT_STATE     (PPS_RPD3G1R_RPD3G1R_COEX_BT_STATE_Val << PPS_RPD3G1R_RPD3G1R_Pos) /* (PPS_RPD3G1R) COEX/BT/STATE Position */
#define PPS_RPD3G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD3G1R) Register Mask  */


/* -------- PPS_RPD3G4R : (PPS Offset: 0x3CC) (R/W 32)  -------- */
#define PPS_RPD3G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD3G4R)   Reset Value */

#define PPS_RPD3G4R_RPD3G4R_Pos               _UINT32_(0)                                          /* (PPS_RPD3G4R) RPD3/G4 Position */
#define PPS_RPD3G4R_RPD3G4R_Msk               (_UINT32_(0x3F) << PPS_RPD3G4R_RPD3G4R_Pos)          /* (PPS_RPD3G4R) RPD3/G4 Mask */
#define PPS_RPD3G4R_RPD3G4R(value)            (PPS_RPD3G4R_RPD3G4R_Msk & (_UINT32_(value) << PPS_RPD3G4R_RPD3G4R_Pos)) /* Assignment of value for RPD3G4R in the PPS_RPD3G4R register */
#define   PPS_RPD3G4R_RPD3G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD3G4R) OFF  */
#define   PPS_RPD3G4R_RPD3G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPD3G4R) CCL/OUT1  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPD3G4R) SERCOM0/PAD2  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPD3G4R) SERCOM0/PAD0  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPD3G4R) SERCOM1/PAD3  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPD3G4R) SERCOM1/PAD0  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPD3G4R) SERCOM2/PAD2  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPD3G4R) SERCOM2/PAD0  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPD3G4R) SERCOM3/PAD3  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPD3G4R) SERCOM3/PAD0  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPD3G4R) SERCOM4/PAD2  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPD3G4R) SERCOM4/PAD0  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPD3G4R) SERCOM5/PAD3  */
#define   PPS_RPD3G4R_RPD3G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPD3G4R) SERCOM5/PAD0  */
#define   PPS_RPD3G4R_RPD3G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPD3G4R) TCC0/WO3  */
#define   PPS_RPD3G4R_RPD3G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPD3G4R) TCC0/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPD3G4R) TCC0/WO5  */
#define   PPS_RPD3G4R_RPD3G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPD3G4R) TCC1/WO3  */
#define   PPS_RPD3G4R_RPD3G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPD3G4R) TCC1/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPD3G4R) TCC1/WO5  */
#define   PPS_RPD3G4R_RPD3G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPD3G4R) TCC2/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPD3G4R) TC0/WO0  */
#define   PPS_RPD3G4R_RPD3G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPD3G4R) TC1/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPD3G4R) TC2/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPD3G4R) TC3/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPD3G4R) TC4/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPD3G4R) TC5/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPD3G4R) TC6/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPD3G4R) TC7/WO1  */
#define   PPS_RPD3G4R_RPD3G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPD3G4R) TC9/WO0  */
#define   PPS_RPD3G4R_RPD3G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPD3G4R) QSPI/CS  */
#define   PPS_RPD3G4R_RPD3G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPD3G4R) QSPI/DATA2  */
#define   PPS_RPD3G4R_RPD3G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPD3G4R) QSPI/DATA1  */
#define   PPS_RPD3G4R_RPD3G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPD3G4R) QSPI/DATA0  */
#define   PPS_RPD3G4R_RPD3G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPD3G4R) TSTBUS2  */
#define   PPS_RPD3G4R_RPD3G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPD3G4R) TSTBUS6  */
#define   PPS_RPD3G4R_RPD3G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPD3G4R) AC/CMP1  */
#define   PPS_RPD3G4R_RPD3G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPD3G4R) AC/CMPTOUT  */
#define   PPS_RPD3G4R_RPD3G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPD3G4R) CAN1/TX  */
#define   PPS_RPD3G4R_RPD3G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPD3G4R) FECTRL3  */
#define   PPS_RPD3G4R_RPD3G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPD3G4R) FECTRL5  */
#define PPS_RPD3G4R_RPD3G4R_OFF               (PPS_RPD3G4R_RPD3G4R_OFF_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) OFF Position */
#define PPS_RPD3G4R_RPD3G4R_CCLO1             (PPS_RPD3G4R_RPD3G4R_CCLO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) CCL/OUT1 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM0P2           (PPS_RPD3G4R_RPD3G4R_SCOM0P2_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM0/PAD2 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM0P0           (PPS_RPD3G4R_RPD3G4R_SCOM0P0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM0/PAD0 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM1P3           (PPS_RPD3G4R_RPD3G4R_SCOM1P3_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM1/PAD3 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM1P0           (PPS_RPD3G4R_RPD3G4R_SCOM1P0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM1/PAD0 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM2P2           (PPS_RPD3G4R_RPD3G4R_SCOM2P2_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM2/PAD2 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM2P0           (PPS_RPD3G4R_RPD3G4R_SCOM2P0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM2/PAD0 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM3P3           (PPS_RPD3G4R_RPD3G4R_SCOM3P3_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM3/PAD3 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM3P0           (PPS_RPD3G4R_RPD3G4R_SCOM3P0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM3/PAD0 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM4P2           (PPS_RPD3G4R_RPD3G4R_SCOM4P2_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM4/PAD2 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM4P0           (PPS_RPD3G4R_RPD3G4R_SCOM4P0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM4/PAD0 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM5P3           (PPS_RPD3G4R_RPD3G4R_SCOM5P3_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM5/PAD3 Position */
#define PPS_RPD3G4R_RPD3G4R_SCOM5P0           (PPS_RPD3G4R_RPD3G4R_SCOM5P0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) SERCOM5/PAD0 Position */
#define PPS_RPD3G4R_RPD3G4R_TCC0WO3           (PPS_RPD3G4R_RPD3G4R_TCC0WO3_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TCC0/WO3 Position */
#define PPS_RPD3G4R_RPD3G4R_TCC0WO1           (PPS_RPD3G4R_RPD3G4R_TCC0WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TCC0/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TCC0WO5           (PPS_RPD3G4R_RPD3G4R_TCC0WO5_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TCC0/WO5 Position */
#define PPS_RPD3G4R_RPD3G4R_TCC1WO3           (PPS_RPD3G4R_RPD3G4R_TCC1WO3_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TCC1/WO3 Position */
#define PPS_RPD3G4R_RPD3G4R_TCC1WO1           (PPS_RPD3G4R_RPD3G4R_TCC1WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TCC1/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TCC1WO5           (PPS_RPD3G4R_RPD3G4R_TCC1WO5_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TCC1/WO5 Position */
#define PPS_RPD3G4R_RPD3G4R_TCC2WO1           (PPS_RPD3G4R_RPD3G4R_TCC2WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TCC2/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TC0WO0            (PPS_RPD3G4R_RPD3G4R_TC0WO0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC0/WO0 Position */
#define PPS_RPD3G4R_RPD3G4R_TC1WO1            (PPS_RPD3G4R_RPD3G4R_TC1WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC1/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TC2WO1            (PPS_RPD3G4R_RPD3G4R_TC2WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC2/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TC3WO1            (PPS_RPD3G4R_RPD3G4R_TC3WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC3/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TC4WO1            (PPS_RPD3G4R_RPD3G4R_TC4WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC4/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TC5WO1            (PPS_RPD3G4R_RPD3G4R_TC5WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC5/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TC6WO1            (PPS_RPD3G4R_RPD3G4R_TC6WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC6/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TC7WO1            (PPS_RPD3G4R_RPD3G4R_TC7WO1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC7/WO1 Position */
#define PPS_RPD3G4R_RPD3G4R_TC9WO0            (PPS_RPD3G4R_RPD3G4R_TC9WO0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TC9/WO0 Position */
#define PPS_RPD3G4R_RPD3G4R_QSPICS            (PPS_RPD3G4R_RPD3G4R_QSPICS_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) QSPI/CS Position */
#define PPS_RPD3G4R_RPD3G4R_QD2               (PPS_RPD3G4R_RPD3G4R_QD2_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) QSPI/DATA2 Position */
#define PPS_RPD3G4R_RPD3G4R_QD1               (PPS_RPD3G4R_RPD3G4R_QD1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) QSPI/DATA1 Position */
#define PPS_RPD3G4R_RPD3G4R_QD0               (PPS_RPD3G4R_RPD3G4R_QD0_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) QSPI/DATA0 Position */
#define PPS_RPD3G4R_RPD3G4R_TSTBUS2           (PPS_RPD3G4R_RPD3G4R_TSTBUS2_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TSTBUS2 Position */
#define PPS_RPD3G4R_RPD3G4R_TSTBUS6           (PPS_RPD3G4R_RPD3G4R_TSTBUS6_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) TSTBUS6 Position */
#define PPS_RPD3G4R_RPD3G4R_AC_CMP1           (PPS_RPD3G4R_RPD3G4R_AC_CMP1_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) AC/CMP1 Position */
#define PPS_RPD3G4R_RPD3G4R_AC_CMPTOUT        (PPS_RPD3G4R_RPD3G4R_AC_CMPTOUT_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) AC/CMPTOUT Position */
#define PPS_RPD3G4R_RPD3G4R_CAN1_TX           (PPS_RPD3G4R_RPD3G4R_CAN1_TX_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) CAN1/TX Position */
#define PPS_RPD3G4R_RPD3G4R_FECTRL3           (PPS_RPD3G4R_RPD3G4R_FECTRL3_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) FECTRL3 Position */
#define PPS_RPD3G4R_RPD3G4R_FECTRL5           (PPS_RPD3G4R_RPD3G4R_FECTRL5_Val << PPS_RPD3G4R_RPD3G4R_Pos) /* (PPS_RPD3G4R) FECTRL5 Position */
#define PPS_RPD3G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD3G4R) Register Mask  */


/* -------- PPS_RPD4G2R : (PPS Offset: 0x3D0) (R/W 32)  -------- */
#define PPS_RPD4G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD4G2R)   Reset Value */

#define PPS_RPD4G2R_RPD4G2R_Pos               _UINT32_(0)                                          /* (PPS_RPD4G2R) RPD4/G2 Position */
#define PPS_RPD4G2R_RPD4G2R_Msk               (_UINT32_(0x3F) << PPS_RPD4G2R_RPD4G2R_Pos)          /* (PPS_RPD4G2R) RPD4/G2 Mask */
#define PPS_RPD4G2R_RPD4G2R(value)            (PPS_RPD4G2R_RPD4G2R_Msk & (_UINT32_(value) << PPS_RPD4G2R_RPD4G2R_Pos)) /* Assignment of value for RPD4G2R in the PPS_RPD4G2R register */
#define   PPS_RPD4G2R_RPD4G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD4G2R) OFF  */
#define   PPS_RPD4G2R_RPD4G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPD4G2R) CCL/OUT1  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPD4G2R) SERCOM0/PAD0  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPD4G2R) SERCOM0/PAD3  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPD4G2R) SERCOM0/PAD2  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPD4G2R) SERCOM1/PAD3  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPD4G2R) SERCOM1/PAD2  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPD4G2R) SERCOM2/PAD0  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPD4G2R) SERCOM2/PAD3  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPD4G2R) SERCOM2/PAD2  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPD4G2R) SERCOM3/PAD3  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPD4G2R) SERCOM3/PAD2  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPD4G2R) SERCOM4/PAD0  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPD4G2R) SERCOM4/PAD3  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPD4G2R) SERCOM4/PAD2  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPD4G2R) SERCOM5/PAD3  */
#define   PPS_RPD4G2R_RPD4G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPD4G2R) SERCOM5/PAD2  */
#define   PPS_RPD4G2R_RPD4G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPD4G2R) TCC0/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPD4G2R) TCC0/WO5  */
#define   PPS_RPD4G2R_RPD4G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPD4G2R) TCC0/WO3  */
#define   PPS_RPD4G2R_RPD4G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPD4G2R) TCC1/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPD4G2R) TCC1/WO5  */
#define   PPS_RPD4G2R_RPD4G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPD4G2R) TCC1/WO3  */
#define   PPS_RPD4G2R_RPD4G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPD4G2R) TCC2/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPD4G2R) TC0/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPD4G2R) TC1/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPD4G2R) TC2/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPD4G2R) TC3/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPD4G2R) TC4/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPD4G2R) TC5/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPD4G2R) TC6/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPD4G2R) TC7/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPD4G2R) TC8/WO1  */
#define   PPS_RPD4G2R_RPD4G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPD4G2R) TC9/WO0  */
#define   PPS_RPD4G2R_RPD4G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPD4G2R) QSPI/CS  */
#define   PPS_RPD4G2R_RPD4G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPD4G2R) QSPI/DATA0  */
#define   PPS_RPD4G2R_RPD4G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPD4G2R) QSPI/DATA3  */
#define   PPS_RPD4G2R_RPD4G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPD4G2R) QSPI/DATA2  */
#define   PPS_RPD4G2R_RPD4G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPD4G2R) TSTBUS5  */
#define   PPS_RPD4G2R_RPD4G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPD4G2R) TSTBUS9  */
#define   PPS_RPD4G2R_RPD4G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPD4G2R) FECTRL0  */
#define   PPS_RPD4G2R_RPD4G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPD4G2R) COEX/RF/ACT  */
#define PPS_RPD4G2R_RPD4G2R_OFF               (PPS_RPD4G2R_RPD4G2R_OFF_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) OFF Position */
#define PPS_RPD4G2R_RPD4G2R_CCLO1             (PPS_RPD4G2R_RPD4G2R_CCLO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) CCL/OUT1 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM0P0           (PPS_RPD4G2R_RPD4G2R_SCOM0P0_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM0/PAD0 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM0P3           (PPS_RPD4G2R_RPD4G2R_SCOM0P3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM0/PAD3 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM0P2           (PPS_RPD4G2R_RPD4G2R_SCOM0P2_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM0/PAD2 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM1P3           (PPS_RPD4G2R_RPD4G2R_SCOM1P3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM1/PAD3 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM1P2           (PPS_RPD4G2R_RPD4G2R_SCOM1P2_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM1/PAD2 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM2P0           (PPS_RPD4G2R_RPD4G2R_SCOM2P0_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM2/PAD0 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM2P3           (PPS_RPD4G2R_RPD4G2R_SCOM2P3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM2/PAD3 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM2P2           (PPS_RPD4G2R_RPD4G2R_SCOM2P2_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM2/PAD2 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM3P3           (PPS_RPD4G2R_RPD4G2R_SCOM3P3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM3/PAD3 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM3P2           (PPS_RPD4G2R_RPD4G2R_SCOM3P2_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM3/PAD2 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM4P0           (PPS_RPD4G2R_RPD4G2R_SCOM4P0_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM4/PAD0 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM4P3           (PPS_RPD4G2R_RPD4G2R_SCOM4P3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM4/PAD3 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM4P2           (PPS_RPD4G2R_RPD4G2R_SCOM4P2_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM4/PAD2 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM5P3           (PPS_RPD4G2R_RPD4G2R_SCOM5P3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM5/PAD3 Position */
#define PPS_RPD4G2R_RPD4G2R_SCOM5P2           (PPS_RPD4G2R_RPD4G2R_SCOM5P2_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) SERCOM5/PAD2 Position */
#define PPS_RPD4G2R_RPD4G2R_TCC0WO1           (PPS_RPD4G2R_RPD4G2R_TCC0WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TCC0/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TCC0WO5           (PPS_RPD4G2R_RPD4G2R_TCC0WO5_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TCC0/WO5 Position */
#define PPS_RPD4G2R_RPD4G2R_TCC0WO3           (PPS_RPD4G2R_RPD4G2R_TCC0WO3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TCC0/WO3 Position */
#define PPS_RPD4G2R_RPD4G2R_TCC1WO1           (PPS_RPD4G2R_RPD4G2R_TCC1WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TCC1/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TCC1WO5           (PPS_RPD4G2R_RPD4G2R_TCC1WO5_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TCC1/WO5 Position */
#define PPS_RPD4G2R_RPD4G2R_TCC1WO3           (PPS_RPD4G2R_RPD4G2R_TCC1WO3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TCC1/WO3 Position */
#define PPS_RPD4G2R_RPD4G2R_TCC2WO1           (PPS_RPD4G2R_RPD4G2R_TCC2WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TCC2/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC0WO1            (PPS_RPD4G2R_RPD4G2R_TC0WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC0/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC1WO1            (PPS_RPD4G2R_RPD4G2R_TC1WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC1/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC2WO1            (PPS_RPD4G2R_RPD4G2R_TC2WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC2/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC3WO1            (PPS_RPD4G2R_RPD4G2R_TC3WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC3/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC4WO1            (PPS_RPD4G2R_RPD4G2R_TC4WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC4/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC5WO1            (PPS_RPD4G2R_RPD4G2R_TC5WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC5/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC6WO1            (PPS_RPD4G2R_RPD4G2R_TC6WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC6/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC7WO1            (PPS_RPD4G2R_RPD4G2R_TC7WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC7/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC8WO1            (PPS_RPD4G2R_RPD4G2R_TC8WO1_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC8/WO1 Position */
#define PPS_RPD4G2R_RPD4G2R_TC9WO0            (PPS_RPD4G2R_RPD4G2R_TC9WO0_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TC9/WO0 Position */
#define PPS_RPD4G2R_RPD4G2R_QSPICS            (PPS_RPD4G2R_RPD4G2R_QSPICS_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) QSPI/CS Position */
#define PPS_RPD4G2R_RPD4G2R_QD0               (PPS_RPD4G2R_RPD4G2R_QD0_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) QSPI/DATA0 Position */
#define PPS_RPD4G2R_RPD4G2R_QD3               (PPS_RPD4G2R_RPD4G2R_QD3_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) QSPI/DATA3 Position */
#define PPS_RPD4G2R_RPD4G2R_QD2               (PPS_RPD4G2R_RPD4G2R_QD2_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) QSPI/DATA2 Position */
#define PPS_RPD4G2R_RPD4G2R_TSTBUS5           (PPS_RPD4G2R_RPD4G2R_TSTBUS5_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TSTBUS5 Position */
#define PPS_RPD4G2R_RPD4G2R_TSTBUS9           (PPS_RPD4G2R_RPD4G2R_TSTBUS9_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) TSTBUS9 Position */
#define PPS_RPD4G2R_RPD4G2R_FECTRL0           (PPS_RPD4G2R_RPD4G2R_FECTRL0_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) FECTRL0 Position */
#define PPS_RPD4G2R_RPD4G2R_COEX_RF_ACT       (PPS_RPD4G2R_RPD4G2R_COEX_RF_ACT_Val << PPS_RPD4G2R_RPD4G2R_Pos) /* (PPS_RPD4G2R) COEX/RF/ACT Position */
#define PPS_RPD4G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD4G2R) Register Mask  */


/* -------- PPS_RPD4G5R : (PPS Offset: 0x3D4) (R/W 32)  -------- */
#define PPS_RPD4G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD4G5R)   Reset Value */

#define PPS_RPD4G5R_RPD4G5R_Pos               _UINT32_(0)                                          /* (PPS_RPD4G5R) RPD4/G5 Position */
#define PPS_RPD4G5R_RPD4G5R_Msk               (_UINT32_(0x3F) << PPS_RPD4G5R_RPD4G5R_Pos)          /* (PPS_RPD4G5R) RPD4/G5 Mask */
#define PPS_RPD4G5R_RPD4G5R(value)            (PPS_RPD4G5R_RPD4G5R_Msk & (_UINT32_(value) << PPS_RPD4G5R_RPD4G5R_Pos)) /* Assignment of value for RPD4G5R in the PPS_RPD4G5R register */
#define   PPS_RPD4G5R_RPD4G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD4G5R) OFF  */
#define   PPS_RPD4G5R_RPD4G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPD4G5R) CCL/OUT0  */
#define   PPS_RPD4G5R_RPD4G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPD4G5R) SERCOM1/PAD3  */
#define   PPS_RPD4G5R_RPD4G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPD4G5R) SERCOM2/PAD0  */
#define   PPS_RPD4G5R_RPD4G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPD4G5R) TCC0/WO4  */
#define   PPS_RPD4G5R_RPD4G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPD4G5R) TCC0/WO2  */
#define   PPS_RPD4G5R_RPD4G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPD4G5R) TCC0/WO1  */
#define   PPS_RPD4G5R_RPD4G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPD4G5R) TCC1/WO4  */
#define   PPS_RPD4G5R_RPD4G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPD4G5R) TCC1/WO2  */
#define   PPS_RPD4G5R_RPD4G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPD4G5R) TCC1/WO1  */
#define   PPS_RPD4G5R_RPD4G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPD4G5R) TC8/WO1  */
#define   PPS_RPD4G5R_RPD4G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPD4G5R) TC9/WO1  */
#define   PPS_RPD4G5R_RPD4G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPD4G5R) QSPI/CS  */
#define   PPS_RPD4G5R_RPD4G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPD4G5R) QEI/CCMP0  */
#define   PPS_RPD4G5R_RPD4G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPD4G5R) ETH/TSUCOMP  */
#define   PPS_RPD4G5R_RPD4G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPD4G5R) TSTBUS3  */
#define   PPS_RPD4G5R_RPD4G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPD4G5R) TSTBUS7  */
#define   PPS_RPD4G5R_RPD4G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPD4G5R) TSTBUS11  */
#define PPS_RPD4G5R_RPD4G5R_OFF               (PPS_RPD4G5R_RPD4G5R_OFF_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) OFF Position */
#define PPS_RPD4G5R_RPD4G5R_CCLO0             (PPS_RPD4G5R_RPD4G5R_CCLO0_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) CCL/OUT0 Position */
#define PPS_RPD4G5R_RPD4G5R_SCOM1P3           (PPS_RPD4G5R_RPD4G5R_SCOM1P3_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) SERCOM1/PAD3 Position */
#define PPS_RPD4G5R_RPD4G5R_SCOM2P0           (PPS_RPD4G5R_RPD4G5R_SCOM2P0_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) SERCOM2/PAD0 Position */
#define PPS_RPD4G5R_RPD4G5R_TCC0WO4           (PPS_RPD4G5R_RPD4G5R_TCC0WO4_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TCC0/WO4 Position */
#define PPS_RPD4G5R_RPD4G5R_TCC0WO2           (PPS_RPD4G5R_RPD4G5R_TCC0WO2_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TCC0/WO2 Position */
#define PPS_RPD4G5R_RPD4G5R_TCC0WO1           (PPS_RPD4G5R_RPD4G5R_TCC0WO1_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TCC0/WO1 Position */
#define PPS_RPD4G5R_RPD4G5R_TCC1WO4           (PPS_RPD4G5R_RPD4G5R_TCC1WO4_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TCC1/WO4 Position */
#define PPS_RPD4G5R_RPD4G5R_TCC1WO2           (PPS_RPD4G5R_RPD4G5R_TCC1WO2_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TCC1/WO2 Position */
#define PPS_RPD4G5R_RPD4G5R_TCC1WO1           (PPS_RPD4G5R_RPD4G5R_TCC1WO1_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TCC1/WO1 Position */
#define PPS_RPD4G5R_RPD4G5R_TC8WO1            (PPS_RPD4G5R_RPD4G5R_TC8WO1_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TC8/WO1 Position */
#define PPS_RPD4G5R_RPD4G5R_TC9WO1            (PPS_RPD4G5R_RPD4G5R_TC9WO1_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TC9/WO1 Position */
#define PPS_RPD4G5R_RPD4G5R_QSPICS            (PPS_RPD4G5R_RPD4G5R_QSPICS_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) QSPI/CS Position */
#define PPS_RPD4G5R_RPD4G5R_QEICCMP0          (PPS_RPD4G5R_RPD4G5R_QEICCMP0_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) QEI/CCMP0 Position */
#define PPS_RPD4G5R_RPD4G5R_GMAC_TSUCOMP      (PPS_RPD4G5R_RPD4G5R_GMAC_TSUCOMP_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) ETH/TSUCOMP Position */
#define PPS_RPD4G5R_RPD4G5R_TSTBUS3           (PPS_RPD4G5R_RPD4G5R_TSTBUS3_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TSTBUS3 Position */
#define PPS_RPD4G5R_RPD4G5R_TSTBUS7           (PPS_RPD4G5R_RPD4G5R_TSTBUS7_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TSTBUS7 Position */
#define PPS_RPD4G5R_RPD4G5R_TSTBUS11          (PPS_RPD4G5R_RPD4G5R_TSTBUS11_Val << PPS_RPD4G5R_RPD4G5R_Pos) /* (PPS_RPD4G5R) TSTBUS11 Position */
#define PPS_RPD4G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD4G5R) Register Mask  */


/* -------- PPS_RPD5G6R : (PPS Offset: 0x3D8) (R/W 32)  -------- */
#define PPS_RPD5G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD5G6R)   Reset Value */

#define PPS_RPD5G6R_RPD5G6R_Pos               _UINT32_(0)                                          /* (PPS_RPD5G6R) RPD5/G6 Position */
#define PPS_RPD5G6R_RPD5G6R_Msk               (_UINT32_(0x3F) << PPS_RPD5G6R_RPD5G6R_Pos)          /* (PPS_RPD5G6R) RPD5/G6 Mask */
#define PPS_RPD5G6R_RPD5G6R(value)            (PPS_RPD5G6R_RPD5G6R_Msk & (_UINT32_(value) << PPS_RPD5G6R_RPD5G6R_Pos)) /* Assignment of value for RPD5G6R in the PPS_RPD5G6R register */
#define   PPS_RPD5G6R_RPD5G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD5G6R) OFF  */
#define   PPS_RPD5G6R_RPD5G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPD5G6R) SERCOM0/PAD1  */
#define   PPS_RPD5G6R_RPD5G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPD5G6R) SERCOM1/PAD1  */
#define   PPS_RPD5G6R_RPD5G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPD5G6R) SERCOM2/PAD1  */
#define   PPS_RPD5G6R_RPD5G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPD5G6R) SERCOM3/PAD1  */
#define   PPS_RPD5G6R_RPD5G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPD5G6R) SERCOM4/PAD1  */
#define   PPS_RPD5G6R_RPD5G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPD5G6R) SERCOM5/PAD1  */
#define   PPS_RPD5G6R_RPD5G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPD5G6R) QSPI/SCK  */
#define   PPS_RPD5G6R_RPD5G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPD5G6R) REFO1  */
#define   PPS_RPD5G6R_RPD5G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPD5G6R) REFO2  */
#define   PPS_RPD5G6R_RPD5G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPD5G6R) REFO3  */
#define   PPS_RPD5G6R_RPD5G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPD5G6R) REFO4  */
#define PPS_RPD5G6R_RPD5G6R_OFF               (PPS_RPD5G6R_RPD5G6R_OFF_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) OFF Position */
#define PPS_RPD5G6R_RPD5G6R_SCOM0P1           (PPS_RPD5G6R_RPD5G6R_SCOM0P1_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) SERCOM0/PAD1 Position */
#define PPS_RPD5G6R_RPD5G6R_SCOM1P1           (PPS_RPD5G6R_RPD5G6R_SCOM1P1_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) SERCOM1/PAD1 Position */
#define PPS_RPD5G6R_RPD5G6R_SCOM2P1           (PPS_RPD5G6R_RPD5G6R_SCOM2P1_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) SERCOM2/PAD1 Position */
#define PPS_RPD5G6R_RPD5G6R_SCOM3P1           (PPS_RPD5G6R_RPD5G6R_SCOM3P1_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) SERCOM3/PAD1 Position */
#define PPS_RPD5G6R_RPD5G6R_SCOM4P1           (PPS_RPD5G6R_RPD5G6R_SCOM4P1_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) SERCOM4/PAD1 Position */
#define PPS_RPD5G6R_RPD5G6R_SCOM5P1           (PPS_RPD5G6R_RPD5G6R_SCOM5P1_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) SERCOM5/PAD1 Position */
#define PPS_RPD5G6R_RPD5G6R_QSPI_SCK          (PPS_RPD5G6R_RPD5G6R_QSPI_SCK_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) QSPI/SCK Position */
#define PPS_RPD5G6R_RPD5G6R_REFO1             (PPS_RPD5G6R_RPD5G6R_REFO1_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) REFO1 Position */
#define PPS_RPD5G6R_RPD5G6R_REFO2             (PPS_RPD5G6R_RPD5G6R_REFO2_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) REFO2 Position */
#define PPS_RPD5G6R_RPD5G6R_REFO3             (PPS_RPD5G6R_RPD5G6R_REFO3_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) REFO3 Position */
#define PPS_RPD5G6R_RPD5G6R_REFO4             (PPS_RPD5G6R_RPD5G6R_REFO4_Val << PPS_RPD5G6R_RPD5G6R_Pos) /* (PPS_RPD5G6R) REFO4 Position */
#define PPS_RPD5G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD5G6R) Register Mask  */


/* -------- PPS_RPD6G1R : (PPS Offset: 0x3DC) (R/W 32)  -------- */
#define PPS_RPD6G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD6G1R)   Reset Value */

#define PPS_RPD6G1R_RPD6G1R_Pos               _UINT32_(0)                                          /* (PPS_RPD6G1R) RPD6/G1 Position */
#define PPS_RPD6G1R_RPD6G1R_Msk               (_UINT32_(0x3F) << PPS_RPD6G1R_RPD6G1R_Pos)          /* (PPS_RPD6G1R) RPD6/G1 Mask */
#define PPS_RPD6G1R_RPD6G1R(value)            (PPS_RPD6G1R_RPD6G1R_Msk & (_UINT32_(value) << PPS_RPD6G1R_RPD6G1R_Pos)) /* Assignment of value for RPD6G1R in the PPS_RPD6G1R register */
#define   PPS_RPD6G1R_RPD6G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD6G1R) OFF  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPD6G1R) SERCOM0/PAD3  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPD6G1R) SERCOM0/PAD2  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPD6G1R) SERCOM1/PAD0  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPD6G1R) SERCOM1/PAD2  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPD6G1R) SERCOM2/PAD3  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPD6G1R) SERCOM2/PAD2  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPD6G1R) SERCOM3/PAD0  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPD6G1R) SERCOM3/PAD2  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPD6G1R) SERCOM4/PAD3  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPD6G1R) SERCOM4/PAD2  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPD6G1R) SERCOM5/PAD0  */
#define   PPS_RPD6G1R_RPD6G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPD6G1R) SERCOM5/PAD2  */
#define   PPS_RPD6G1R_RPD6G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPD6G1R) TCC0/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPD6G1R) TCC0/WO4  */
#define   PPS_RPD6G1R_RPD6G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPD6G1R) TCC1/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPD6G1R) TCC1/WO4  */
#define   PPS_RPD6G1R_RPD6G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPD6G1R) TCC2/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPD6G1R) TC0/WO1  */
#define   PPS_RPD6G1R_RPD6G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPD6G1R) TC1/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPD6G1R) TC2/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPD6G1R) TC3/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPD6G1R) TC4/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPD6G1R) TC5/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPD6G1R) TC6/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPD6G1R) TC7/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPD6G1R) TC8/WO0  */
#define   PPS_RPD6G1R_RPD6G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPD6G1R) QSPI/CS  */
#define   PPS_RPD6G1R_RPD6G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPD6G1R) QSPI/DATA3  */
#define   PPS_RPD6G1R_RPD6G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPD6G1R) QSPI/DATA2  */
#define   PPS_RPD6G1R_RPD6G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPD6G1R) QSPI/DATA1  */
#define   PPS_RPD6G1R_RPD6G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPD6G1R) QEI/CCMP0  */
#define   PPS_RPD6G1R_RPD6G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPD6G1R) TSTBUS0  */
#define   PPS_RPD6G1R_RPD6G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPD6G1R) TSTBUS4  */
#define   PPS_RPD6G1R_RPD6G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPD6G1R) TSTBUS8  */
#define   PPS_RPD6G1R_RPD6G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPD6G1R) FECTRL1  */
#define   PPS_RPD6G1R_RPD6G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPD6G1R) FECTRL2  */
#define   PPS_RPD6G1R_RPD6G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPD6G1R) COEX/BT/STATE  */
#define PPS_RPD6G1R_RPD6G1R_OFF               (PPS_RPD6G1R_RPD6G1R_OFF_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) OFF Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM0P3           (PPS_RPD6G1R_RPD6G1R_SCOM0P3_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM0/PAD3 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM0P2           (PPS_RPD6G1R_RPD6G1R_SCOM0P2_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM0/PAD2 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM1P0           (PPS_RPD6G1R_RPD6G1R_SCOM1P0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM1/PAD0 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM1P2           (PPS_RPD6G1R_RPD6G1R_SCOM1P2_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM1/PAD2 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM2P3           (PPS_RPD6G1R_RPD6G1R_SCOM2P3_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM2/PAD3 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM2P2           (PPS_RPD6G1R_RPD6G1R_SCOM2P2_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM2/PAD2 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM3P0           (PPS_RPD6G1R_RPD6G1R_SCOM3P0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM3/PAD0 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM3P2           (PPS_RPD6G1R_RPD6G1R_SCOM3P2_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM3/PAD2 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM4P3           (PPS_RPD6G1R_RPD6G1R_SCOM4P3_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM4/PAD3 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM4P2           (PPS_RPD6G1R_RPD6G1R_SCOM4P2_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM4/PAD2 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM5P0           (PPS_RPD6G1R_RPD6G1R_SCOM5P0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM5/PAD0 Position */
#define PPS_RPD6G1R_RPD6G1R_SCOM5P2           (PPS_RPD6G1R_RPD6G1R_SCOM5P2_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) SERCOM5/PAD2 Position */
#define PPS_RPD6G1R_RPD6G1R_TCC0WO0           (PPS_RPD6G1R_RPD6G1R_TCC0WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TCC0/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TCC0WO4           (PPS_RPD6G1R_RPD6G1R_TCC0WO4_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TCC0/WO4 Position */
#define PPS_RPD6G1R_RPD6G1R_TCC1WO0           (PPS_RPD6G1R_RPD6G1R_TCC1WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TCC1/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TCC1WO4           (PPS_RPD6G1R_RPD6G1R_TCC1WO4_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TCC1/WO4 Position */
#define PPS_RPD6G1R_RPD6G1R_TCC2WO0           (PPS_RPD6G1R_RPD6G1R_TCC2WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TCC2/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TC0WO1            (PPS_RPD6G1R_RPD6G1R_TC0WO1_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC0/WO1 Position */
#define PPS_RPD6G1R_RPD6G1R_TC1WO0            (PPS_RPD6G1R_RPD6G1R_TC1WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC1/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TC2WO0            (PPS_RPD6G1R_RPD6G1R_TC2WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC2/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TC3WO0            (PPS_RPD6G1R_RPD6G1R_TC3WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC3/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TC4WO0            (PPS_RPD6G1R_RPD6G1R_TC4WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC4/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TC5WO0            (PPS_RPD6G1R_RPD6G1R_TC5WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC5/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TC6WO0            (PPS_RPD6G1R_RPD6G1R_TC6WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC6/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TC7WO0            (PPS_RPD6G1R_RPD6G1R_TC7WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC7/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_TC8WO0            (PPS_RPD6G1R_RPD6G1R_TC8WO0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TC8/WO0 Position */
#define PPS_RPD6G1R_RPD6G1R_QSPICS            (PPS_RPD6G1R_RPD6G1R_QSPICS_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) QSPI/CS Position */
#define PPS_RPD6G1R_RPD6G1R_QD3               (PPS_RPD6G1R_RPD6G1R_QD3_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) QSPI/DATA3 Position */
#define PPS_RPD6G1R_RPD6G1R_QD2               (PPS_RPD6G1R_RPD6G1R_QD2_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) QSPI/DATA2 Position */
#define PPS_RPD6G1R_RPD6G1R_QD1               (PPS_RPD6G1R_RPD6G1R_QD1_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) QSPI/DATA1 Position */
#define PPS_RPD6G1R_RPD6G1R_QEICCMP0          (PPS_RPD6G1R_RPD6G1R_QEICCMP0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) QEI/CCMP0 Position */
#define PPS_RPD6G1R_RPD6G1R_TSTBUS0           (PPS_RPD6G1R_RPD6G1R_TSTBUS0_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TSTBUS0 Position */
#define PPS_RPD6G1R_RPD6G1R_TSTBUS4           (PPS_RPD6G1R_RPD6G1R_TSTBUS4_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TSTBUS4 Position */
#define PPS_RPD6G1R_RPD6G1R_TSTBUS8           (PPS_RPD6G1R_RPD6G1R_TSTBUS8_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) TSTBUS8 Position */
#define PPS_RPD6G1R_RPD6G1R_FECTRL1           (PPS_RPD6G1R_RPD6G1R_FECTRL1_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) FECTRL1 Position */
#define PPS_RPD6G1R_RPD6G1R_FECTRL2           (PPS_RPD6G1R_RPD6G1R_FECTRL2_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) FECTRL2 Position */
#define PPS_RPD6G1R_RPD6G1R_COEX_BT_STATE     (PPS_RPD6G1R_RPD6G1R_COEX_BT_STATE_Val << PPS_RPD6G1R_RPD6G1R_Pos) /* (PPS_RPD6G1R) COEX/BT/STATE Position */
#define PPS_RPD6G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD6G1R) Register Mask  */


/* -------- PPS_RPD6G3R : (PPS Offset: 0x3E0) (R/W 32)  -------- */
#define PPS_RPD6G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD6G3R)   Reset Value */

#define PPS_RPD6G3R_RPD6G3R_Pos               _UINT32_(0)                                          /* (PPS_RPD6G3R) RPD6/G3 Position */
#define PPS_RPD6G3R_RPD6G3R_Msk               (_UINT32_(0x3F) << PPS_RPD6G3R_RPD6G3R_Pos)          /* (PPS_RPD6G3R) RPD6/G3 Mask */
#define PPS_RPD6G3R_RPD6G3R(value)            (PPS_RPD6G3R_RPD6G3R_Msk & (_UINT32_(value) << PPS_RPD6G3R_RPD6G3R_Pos)) /* Assignment of value for RPD6G3R in the PPS_RPD6G3R register */
#define   PPS_RPD6G3R_RPD6G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD6G3R) OFF  */
#define   PPS_RPD6G3R_RPD6G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPD6G3R) CCL/OUT0  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPD6G3R) SERCOM0/PAD0  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPD6G3R) SERCOM0/PAD3  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPD6G3R) SERCOM1/PAD2  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPD6G3R) SERCOM1/PAD0  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPD6G3R) SERCOM1/PAD3  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPD6G3R) SERCOM2/PAD0  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPD6G3R) SERCOM2/PAD3  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPD6G3R) SERCOM3/PAD2  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPD6G3R) SERCOM3/PAD0  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPD6G3R) SERCOM3/PAD3  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPD6G3R) SERCOM4/PAD0  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPD6G3R) SERCOM4/PAD3  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPD6G3R) SERCOM5/PAD2  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPD6G3R) SERCOM5/PAD0  */
#define   PPS_RPD6G3R_RPD6G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPD6G3R) SERCOM5/PAD3  */
#define   PPS_RPD6G3R_RPD6G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPD6G3R) TCC0/WO2  */
#define   PPS_RPD6G3R_RPD6G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPD6G3R) TCC0/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPD6G3R) TCC0/WO4  */
#define   PPS_RPD6G3R_RPD6G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPD6G3R) TCC1/WO2  */
#define   PPS_RPD6G3R_RPD6G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPD6G3R) TCC1/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPD6G3R) TCC1/WO4  */
#define   PPS_RPD6G3R_RPD6G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPD6G3R) TCC2/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPD6G3R) TC0/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPD6G3R) TC1/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPD6G3R) TC2/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPD6G3R) TC3/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPD6G3R) TC4/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPD6G3R) TC5/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPD6G3R) TC6/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPD6G3R) TC7/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPD6G3R) TC8/WO0  */
#define   PPS_RPD6G3R_RPD6G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPD6G3R) TC9/WO1  */
#define   PPS_RPD6G3R_RPD6G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPD6G3R) QSPI/CS  */
#define   PPS_RPD6G3R_RPD6G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPD6G3R) QSPI/DATA1  */
#define   PPS_RPD6G3R_RPD6G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPD6G3R) QSPI/DATA0  */
#define   PPS_RPD6G3R_RPD6G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPD6G3R) QSPI/DATA3  */
#define   PPS_RPD6G3R_RPD6G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPD6G3R) TSTBUS1  */
#define   PPS_RPD6G3R_RPD6G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPD6G3R) TSTBUS10  */
#define   PPS_RPD6G3R_RPD6G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPD6G3R) AC/CMP0  */
#define   PPS_RPD6G3R_RPD6G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPD6G3R) AC/CMPTRDY  */
#define   PPS_RPD6G3R_RPD6G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPD6G3R) FECTRL4  */
#define PPS_RPD6G3R_RPD6G3R_OFF               (PPS_RPD6G3R_RPD6G3R_OFF_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) OFF Position */
#define PPS_RPD6G3R_RPD6G3R_CCLO0             (PPS_RPD6G3R_RPD6G3R_CCLO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) CCL/OUT0 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM0P0           (PPS_RPD6G3R_RPD6G3R_SCOM0P0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM0/PAD0 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM0P3           (PPS_RPD6G3R_RPD6G3R_SCOM0P3_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM0/PAD3 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM1P2           (PPS_RPD6G3R_RPD6G3R_SCOM1P2_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM1/PAD2 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM1P0           (PPS_RPD6G3R_RPD6G3R_SCOM1P0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM1/PAD0 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM1P3           (PPS_RPD6G3R_RPD6G3R_SCOM1P3_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM1/PAD3 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM2P0           (PPS_RPD6G3R_RPD6G3R_SCOM2P0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM2/PAD0 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM2P3           (PPS_RPD6G3R_RPD6G3R_SCOM2P3_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM2/PAD3 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM3P2           (PPS_RPD6G3R_RPD6G3R_SCOM3P2_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM3/PAD2 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM3P0           (PPS_RPD6G3R_RPD6G3R_SCOM3P0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM3/PAD0 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM3P3           (PPS_RPD6G3R_RPD6G3R_SCOM3P3_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM3/PAD3 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM4P0           (PPS_RPD6G3R_RPD6G3R_SCOM4P0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM4/PAD0 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM4P3           (PPS_RPD6G3R_RPD6G3R_SCOM4P3_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM4/PAD3 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM5P2           (PPS_RPD6G3R_RPD6G3R_SCOM5P2_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM5/PAD2 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM5P0           (PPS_RPD6G3R_RPD6G3R_SCOM5P0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM5/PAD0 Position */
#define PPS_RPD6G3R_RPD6G3R_SCOM5P3           (PPS_RPD6G3R_RPD6G3R_SCOM5P3_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) SERCOM5/PAD3 Position */
#define PPS_RPD6G3R_RPD6G3R_TCC0WO2           (PPS_RPD6G3R_RPD6G3R_TCC0WO2_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TCC0/WO2 Position */
#define PPS_RPD6G3R_RPD6G3R_TCC0WO0           (PPS_RPD6G3R_RPD6G3R_TCC0WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TCC0/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TCC0WO4           (PPS_RPD6G3R_RPD6G3R_TCC0WO4_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TCC0/WO4 Position */
#define PPS_RPD6G3R_RPD6G3R_TCC1WO2           (PPS_RPD6G3R_RPD6G3R_TCC1WO2_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TCC1/WO2 Position */
#define PPS_RPD6G3R_RPD6G3R_TCC1WO0           (PPS_RPD6G3R_RPD6G3R_TCC1WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TCC1/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TCC1WO4           (PPS_RPD6G3R_RPD6G3R_TCC1WO4_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TCC1/WO4 Position */
#define PPS_RPD6G3R_RPD6G3R_TCC2WO0           (PPS_RPD6G3R_RPD6G3R_TCC2WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TCC2/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC0WO0            (PPS_RPD6G3R_RPD6G3R_TC0WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC0/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC1WO0            (PPS_RPD6G3R_RPD6G3R_TC1WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC1/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC2WO0            (PPS_RPD6G3R_RPD6G3R_TC2WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC2/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC3WO0            (PPS_RPD6G3R_RPD6G3R_TC3WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC3/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC4WO0            (PPS_RPD6G3R_RPD6G3R_TC4WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC4/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC5WO0            (PPS_RPD6G3R_RPD6G3R_TC5WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC5/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC6WO0            (PPS_RPD6G3R_RPD6G3R_TC6WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC6/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC7WO0            (PPS_RPD6G3R_RPD6G3R_TC7WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC7/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC8WO0            (PPS_RPD6G3R_RPD6G3R_TC8WO0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC8/WO0 Position */
#define PPS_RPD6G3R_RPD6G3R_TC9WO1            (PPS_RPD6G3R_RPD6G3R_TC9WO1_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TC9/WO1 Position */
#define PPS_RPD6G3R_RPD6G3R_QSPICS            (PPS_RPD6G3R_RPD6G3R_QSPICS_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) QSPI/CS Position */
#define PPS_RPD6G3R_RPD6G3R_QD1               (PPS_RPD6G3R_RPD6G3R_QD1_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) QSPI/DATA1 Position */
#define PPS_RPD6G3R_RPD6G3R_QD0               (PPS_RPD6G3R_RPD6G3R_QD0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) QSPI/DATA0 Position */
#define PPS_RPD6G3R_RPD6G3R_QD3               (PPS_RPD6G3R_RPD6G3R_QD3_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) QSPI/DATA3 Position */
#define PPS_RPD6G3R_RPD6G3R_TSTBUS1           (PPS_RPD6G3R_RPD6G3R_TSTBUS1_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TSTBUS1 Position */
#define PPS_RPD6G3R_RPD6G3R_TSTBUS10          (PPS_RPD6G3R_RPD6G3R_TSTBUS10_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) TSTBUS10 Position */
#define PPS_RPD6G3R_RPD6G3R_AC_CMP0           (PPS_RPD6G3R_RPD6G3R_AC_CMP0_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) AC/CMP0 Position */
#define PPS_RPD6G3R_RPD6G3R_AC_CMPTRDY        (PPS_RPD6G3R_RPD6G3R_AC_CMPTRDY_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) AC/CMPTRDY Position */
#define PPS_RPD6G3R_RPD6G3R_FECTRL4           (PPS_RPD6G3R_RPD6G3R_FECTRL4_Val << PPS_RPD6G3R_RPD6G3R_Pos) /* (PPS_RPD6G3R) FECTRL4 Position */
#define PPS_RPD6G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD6G3R) Register Mask  */


/* -------- PPS_RPD7G2R : (PPS Offset: 0x3E4) (R/W 32)  -------- */
#define PPS_RPD7G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD7G2R)   Reset Value */

#define PPS_RPD7G2R_RPD7G2R_Pos               _UINT32_(0)                                          /* (PPS_RPD7G2R) RPD7/G2 Position */
#define PPS_RPD7G2R_RPD7G2R_Msk               (_UINT32_(0x3F) << PPS_RPD7G2R_RPD7G2R_Pos)          /* (PPS_RPD7G2R) RPD7/G2 Mask */
#define PPS_RPD7G2R_RPD7G2R(value)            (PPS_RPD7G2R_RPD7G2R_Msk & (_UINT32_(value) << PPS_RPD7G2R_RPD7G2R_Pos)) /* Assignment of value for RPD7G2R in the PPS_RPD7G2R register */
#define   PPS_RPD7G2R_RPD7G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD7G2R) OFF  */
#define   PPS_RPD7G2R_RPD7G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPD7G2R) CCL/OUT1  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPD7G2R) SERCOM0/PAD0  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPD7G2R) SERCOM0/PAD3  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPD7G2R) SERCOM0/PAD2  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPD7G2R) SERCOM1/PAD3  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPD7G2R) SERCOM1/PAD2  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPD7G2R) SERCOM2/PAD0  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPD7G2R) SERCOM2/PAD3  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPD7G2R) SERCOM2/PAD2  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPD7G2R) SERCOM3/PAD3  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPD7G2R) SERCOM3/PAD2  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPD7G2R) SERCOM4/PAD0  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPD7G2R) SERCOM4/PAD3  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPD7G2R) SERCOM4/PAD2  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPD7G2R) SERCOM5/PAD3  */
#define   PPS_RPD7G2R_RPD7G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPD7G2R) SERCOM5/PAD2  */
#define   PPS_RPD7G2R_RPD7G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPD7G2R) TCC0/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPD7G2R) TCC0/WO5  */
#define   PPS_RPD7G2R_RPD7G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPD7G2R) TCC0/WO3  */
#define   PPS_RPD7G2R_RPD7G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPD7G2R) TCC1/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPD7G2R) TCC1/WO5  */
#define   PPS_RPD7G2R_RPD7G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPD7G2R) TCC1/WO3  */
#define   PPS_RPD7G2R_RPD7G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPD7G2R) TCC2/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPD7G2R) TC0/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPD7G2R) TC1/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPD7G2R) TC2/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPD7G2R) TC3/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPD7G2R) TC4/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPD7G2R) TC5/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPD7G2R) TC6/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPD7G2R) TC7/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPD7G2R) TC8/WO1  */
#define   PPS_RPD7G2R_RPD7G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPD7G2R) TC9/WO0  */
#define   PPS_RPD7G2R_RPD7G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPD7G2R) QSPI/CS  */
#define   PPS_RPD7G2R_RPD7G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPD7G2R) QSPI/DATA0  */
#define   PPS_RPD7G2R_RPD7G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPD7G2R) QSPI/DATA3  */
#define   PPS_RPD7G2R_RPD7G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPD7G2R) QSPI/DATA2  */
#define   PPS_RPD7G2R_RPD7G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPD7G2R) TSTBUS5  */
#define   PPS_RPD7G2R_RPD7G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPD7G2R) TSTBUS9  */
#define   PPS_RPD7G2R_RPD7G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPD7G2R) FECTRL0  */
#define   PPS_RPD7G2R_RPD7G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPD7G2R) COEX/RF/ACT  */
#define PPS_RPD7G2R_RPD7G2R_OFF               (PPS_RPD7G2R_RPD7G2R_OFF_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) OFF Position */
#define PPS_RPD7G2R_RPD7G2R_CCLO1             (PPS_RPD7G2R_RPD7G2R_CCLO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) CCL/OUT1 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM0P0           (PPS_RPD7G2R_RPD7G2R_SCOM0P0_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM0/PAD0 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM0P3           (PPS_RPD7G2R_RPD7G2R_SCOM0P3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM0/PAD3 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM0P2           (PPS_RPD7G2R_RPD7G2R_SCOM0P2_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM0/PAD2 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM1P3           (PPS_RPD7G2R_RPD7G2R_SCOM1P3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM1/PAD3 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM1P2           (PPS_RPD7G2R_RPD7G2R_SCOM1P2_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM1/PAD2 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM2P0           (PPS_RPD7G2R_RPD7G2R_SCOM2P0_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM2/PAD0 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM2P3           (PPS_RPD7G2R_RPD7G2R_SCOM2P3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM2/PAD3 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM2P2           (PPS_RPD7G2R_RPD7G2R_SCOM2P2_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM2/PAD2 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM3P3           (PPS_RPD7G2R_RPD7G2R_SCOM3P3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM3/PAD3 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM3P2           (PPS_RPD7G2R_RPD7G2R_SCOM3P2_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM3/PAD2 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM4P0           (PPS_RPD7G2R_RPD7G2R_SCOM4P0_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM4/PAD0 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM4P3           (PPS_RPD7G2R_RPD7G2R_SCOM4P3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM4/PAD3 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM4P2           (PPS_RPD7G2R_RPD7G2R_SCOM4P2_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM4/PAD2 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM5P3           (PPS_RPD7G2R_RPD7G2R_SCOM5P3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM5/PAD3 Position */
#define PPS_RPD7G2R_RPD7G2R_SCOM5P2           (PPS_RPD7G2R_RPD7G2R_SCOM5P2_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) SERCOM5/PAD2 Position */
#define PPS_RPD7G2R_RPD7G2R_TCC0WO1           (PPS_RPD7G2R_RPD7G2R_TCC0WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TCC0/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TCC0WO5           (PPS_RPD7G2R_RPD7G2R_TCC0WO5_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TCC0/WO5 Position */
#define PPS_RPD7G2R_RPD7G2R_TCC0WO3           (PPS_RPD7G2R_RPD7G2R_TCC0WO3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TCC0/WO3 Position */
#define PPS_RPD7G2R_RPD7G2R_TCC1WO1           (PPS_RPD7G2R_RPD7G2R_TCC1WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TCC1/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TCC1WO5           (PPS_RPD7G2R_RPD7G2R_TCC1WO5_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TCC1/WO5 Position */
#define PPS_RPD7G2R_RPD7G2R_TCC1WO3           (PPS_RPD7G2R_RPD7G2R_TCC1WO3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TCC1/WO3 Position */
#define PPS_RPD7G2R_RPD7G2R_TCC2WO1           (PPS_RPD7G2R_RPD7G2R_TCC2WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TCC2/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC0WO1            (PPS_RPD7G2R_RPD7G2R_TC0WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC0/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC1WO1            (PPS_RPD7G2R_RPD7G2R_TC1WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC1/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC2WO1            (PPS_RPD7G2R_RPD7G2R_TC2WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC2/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC3WO1            (PPS_RPD7G2R_RPD7G2R_TC3WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC3/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC4WO1            (PPS_RPD7G2R_RPD7G2R_TC4WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC4/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC5WO1            (PPS_RPD7G2R_RPD7G2R_TC5WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC5/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC6WO1            (PPS_RPD7G2R_RPD7G2R_TC6WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC6/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC7WO1            (PPS_RPD7G2R_RPD7G2R_TC7WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC7/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC8WO1            (PPS_RPD7G2R_RPD7G2R_TC8WO1_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC8/WO1 Position */
#define PPS_RPD7G2R_RPD7G2R_TC9WO0            (PPS_RPD7G2R_RPD7G2R_TC9WO0_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TC9/WO0 Position */
#define PPS_RPD7G2R_RPD7G2R_QSPICS            (PPS_RPD7G2R_RPD7G2R_QSPICS_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) QSPI/CS Position */
#define PPS_RPD7G2R_RPD7G2R_QD0               (PPS_RPD7G2R_RPD7G2R_QD0_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) QSPI/DATA0 Position */
#define PPS_RPD7G2R_RPD7G2R_QD3               (PPS_RPD7G2R_RPD7G2R_QD3_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) QSPI/DATA3 Position */
#define PPS_RPD7G2R_RPD7G2R_QD2               (PPS_RPD7G2R_RPD7G2R_QD2_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) QSPI/DATA2 Position */
#define PPS_RPD7G2R_RPD7G2R_TSTBUS5           (PPS_RPD7G2R_RPD7G2R_TSTBUS5_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TSTBUS5 Position */
#define PPS_RPD7G2R_RPD7G2R_TSTBUS9           (PPS_RPD7G2R_RPD7G2R_TSTBUS9_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) TSTBUS9 Position */
#define PPS_RPD7G2R_RPD7G2R_FECTRL0           (PPS_RPD7G2R_RPD7G2R_FECTRL0_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) FECTRL0 Position */
#define PPS_RPD7G2R_RPD7G2R_COEX_RF_ACT       (PPS_RPD7G2R_RPD7G2R_COEX_RF_ACT_Val << PPS_RPD7G2R_RPD7G2R_Pos) /* (PPS_RPD7G2R) COEX/RF/ACT Position */
#define PPS_RPD7G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD7G2R) Register Mask  */


/* -------- PPS_RPD7G4R : (PPS Offset: 0x3E8) (R/W 32)  -------- */
#define PPS_RPD7G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPD7G4R)   Reset Value */

#define PPS_RPD7G4R_RPD7G4R_Pos               _UINT32_(0)                                          /* (PPS_RPD7G4R) RPD7/G4 Position */
#define PPS_RPD7G4R_RPD7G4R_Msk               (_UINT32_(0x3F) << PPS_RPD7G4R_RPD7G4R_Pos)          /* (PPS_RPD7G4R) RPD7/G4 Mask */
#define PPS_RPD7G4R_RPD7G4R(value)            (PPS_RPD7G4R_RPD7G4R_Msk & (_UINT32_(value) << PPS_RPD7G4R_RPD7G4R_Pos)) /* Assignment of value for RPD7G4R in the PPS_RPD7G4R register */
#define   PPS_RPD7G4R_RPD7G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPD7G4R) OFF  */
#define   PPS_RPD7G4R_RPD7G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPD7G4R) CCL/OUT1  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPD7G4R) SERCOM0/PAD2  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPD7G4R) SERCOM0/PAD0  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPD7G4R) SERCOM1/PAD3  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPD7G4R) SERCOM1/PAD0  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPD7G4R) SERCOM2/PAD2  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPD7G4R) SERCOM2/PAD0  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPD7G4R) SERCOM3/PAD3  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPD7G4R) SERCOM3/PAD0  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPD7G4R) SERCOM4/PAD2  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPD7G4R) SERCOM4/PAD0  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPD7G4R) SERCOM5/PAD3  */
#define   PPS_RPD7G4R_RPD7G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPD7G4R) SERCOM5/PAD0  */
#define   PPS_RPD7G4R_RPD7G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPD7G4R) TCC0/WO3  */
#define   PPS_RPD7G4R_RPD7G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPD7G4R) TCC0/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPD7G4R) TCC0/WO5  */
#define   PPS_RPD7G4R_RPD7G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPD7G4R) TCC1/WO3  */
#define   PPS_RPD7G4R_RPD7G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPD7G4R) TCC1/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPD7G4R) TCC1/WO5  */
#define   PPS_RPD7G4R_RPD7G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPD7G4R) TCC2/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPD7G4R) TC0/WO0  */
#define   PPS_RPD7G4R_RPD7G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPD7G4R) TC1/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPD7G4R) TC2/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPD7G4R) TC3/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPD7G4R) TC4/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPD7G4R) TC5/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPD7G4R) TC6/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPD7G4R) TC7/WO1  */
#define   PPS_RPD7G4R_RPD7G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPD7G4R) TC9/WO0  */
#define   PPS_RPD7G4R_RPD7G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPD7G4R) QSPI/CS  */
#define   PPS_RPD7G4R_RPD7G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPD7G4R) QSPI/DATA2  */
#define   PPS_RPD7G4R_RPD7G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPD7G4R) QSPI/DATA1  */
#define   PPS_RPD7G4R_RPD7G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPD7G4R) QSPI/DATA0  */
#define   PPS_RPD7G4R_RPD7G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPD7G4R) TSTBUS2  */
#define   PPS_RPD7G4R_RPD7G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPD7G4R) TSTBUS6  */
#define   PPS_RPD7G4R_RPD7G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPD7G4R) AC/CMP1  */
#define   PPS_RPD7G4R_RPD7G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPD7G4R) AC/CMPTOUT  */
#define   PPS_RPD7G4R_RPD7G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPD7G4R) CAN1/TX  */
#define   PPS_RPD7G4R_RPD7G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPD7G4R) FECTRL3  */
#define   PPS_RPD7G4R_RPD7G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPD7G4R) FECTRL5  */
#define PPS_RPD7G4R_RPD7G4R_OFF               (PPS_RPD7G4R_RPD7G4R_OFF_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) OFF Position */
#define PPS_RPD7G4R_RPD7G4R_CCLO1             (PPS_RPD7G4R_RPD7G4R_CCLO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) CCL/OUT1 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM0P2           (PPS_RPD7G4R_RPD7G4R_SCOM0P2_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM0/PAD2 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM0P0           (PPS_RPD7G4R_RPD7G4R_SCOM0P0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM0/PAD0 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM1P3           (PPS_RPD7G4R_RPD7G4R_SCOM1P3_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM1/PAD3 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM1P0           (PPS_RPD7G4R_RPD7G4R_SCOM1P0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM1/PAD0 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM2P2           (PPS_RPD7G4R_RPD7G4R_SCOM2P2_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM2/PAD2 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM2P0           (PPS_RPD7G4R_RPD7G4R_SCOM2P0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM2/PAD0 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM3P3           (PPS_RPD7G4R_RPD7G4R_SCOM3P3_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM3/PAD3 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM3P0           (PPS_RPD7G4R_RPD7G4R_SCOM3P0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM3/PAD0 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM4P2           (PPS_RPD7G4R_RPD7G4R_SCOM4P2_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM4/PAD2 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM4P0           (PPS_RPD7G4R_RPD7G4R_SCOM4P0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM4/PAD0 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM5P3           (PPS_RPD7G4R_RPD7G4R_SCOM5P3_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM5/PAD3 Position */
#define PPS_RPD7G4R_RPD7G4R_SCOM5P0           (PPS_RPD7G4R_RPD7G4R_SCOM5P0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) SERCOM5/PAD0 Position */
#define PPS_RPD7G4R_RPD7G4R_TCC0WO3           (PPS_RPD7G4R_RPD7G4R_TCC0WO3_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TCC0/WO3 Position */
#define PPS_RPD7G4R_RPD7G4R_TCC0WO1           (PPS_RPD7G4R_RPD7G4R_TCC0WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TCC0/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TCC0WO5           (PPS_RPD7G4R_RPD7G4R_TCC0WO5_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TCC0/WO5 Position */
#define PPS_RPD7G4R_RPD7G4R_TCC1WO3           (PPS_RPD7G4R_RPD7G4R_TCC1WO3_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TCC1/WO3 Position */
#define PPS_RPD7G4R_RPD7G4R_TCC1WO1           (PPS_RPD7G4R_RPD7G4R_TCC1WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TCC1/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TCC1WO5           (PPS_RPD7G4R_RPD7G4R_TCC1WO5_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TCC1/WO5 Position */
#define PPS_RPD7G4R_RPD7G4R_TCC2WO1           (PPS_RPD7G4R_RPD7G4R_TCC2WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TCC2/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TC0WO0            (PPS_RPD7G4R_RPD7G4R_TC0WO0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC0/WO0 Position */
#define PPS_RPD7G4R_RPD7G4R_TC1WO1            (PPS_RPD7G4R_RPD7G4R_TC1WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC1/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TC2WO1            (PPS_RPD7G4R_RPD7G4R_TC2WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC2/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TC3WO1            (PPS_RPD7G4R_RPD7G4R_TC3WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC3/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TC4WO1            (PPS_RPD7G4R_RPD7G4R_TC4WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC4/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TC5WO1            (PPS_RPD7G4R_RPD7G4R_TC5WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC5/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TC6WO1            (PPS_RPD7G4R_RPD7G4R_TC6WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC6/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TC7WO1            (PPS_RPD7G4R_RPD7G4R_TC7WO1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC7/WO1 Position */
#define PPS_RPD7G4R_RPD7G4R_TC9WO0            (PPS_RPD7G4R_RPD7G4R_TC9WO0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TC9/WO0 Position */
#define PPS_RPD7G4R_RPD7G4R_QSPICS            (PPS_RPD7G4R_RPD7G4R_QSPICS_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) QSPI/CS Position */
#define PPS_RPD7G4R_RPD7G4R_QD2               (PPS_RPD7G4R_RPD7G4R_QD2_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) QSPI/DATA2 Position */
#define PPS_RPD7G4R_RPD7G4R_QD1               (PPS_RPD7G4R_RPD7G4R_QD1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) QSPI/DATA1 Position */
#define PPS_RPD7G4R_RPD7G4R_QD0               (PPS_RPD7G4R_RPD7G4R_QD0_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) QSPI/DATA0 Position */
#define PPS_RPD7G4R_RPD7G4R_TSTBUS2           (PPS_RPD7G4R_RPD7G4R_TSTBUS2_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TSTBUS2 Position */
#define PPS_RPD7G4R_RPD7G4R_TSTBUS6           (PPS_RPD7G4R_RPD7G4R_TSTBUS6_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) TSTBUS6 Position */
#define PPS_RPD7G4R_RPD7G4R_AC_CMP1           (PPS_RPD7G4R_RPD7G4R_AC_CMP1_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) AC/CMP1 Position */
#define PPS_RPD7G4R_RPD7G4R_AC_CMPTOUT        (PPS_RPD7G4R_RPD7G4R_AC_CMPTOUT_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) AC/CMPTOUT Position */
#define PPS_RPD7G4R_RPD7G4R_CAN1_TX           (PPS_RPD7G4R_RPD7G4R_CAN1_TX_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) CAN1/TX Position */
#define PPS_RPD7G4R_RPD7G4R_FECTRL3           (PPS_RPD7G4R_RPD7G4R_FECTRL3_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) FECTRL3 Position */
#define PPS_RPD7G4R_RPD7G4R_FECTRL5           (PPS_RPD7G4R_RPD7G4R_FECTRL5_Val << PPS_RPD7G4R_RPD7G4R_Pos) /* (PPS_RPD7G4R) FECTRL5 Position */
#define PPS_RPD7G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPD7G4R) Register Mask  */


/* -------- PPS_RPE0G1R : (PPS Offset: 0x40C) (R/W 32)  -------- */
#define PPS_RPE0G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE0G1R)   Reset Value */

#define PPS_RPE0G1R_RPE0G1R_Pos               _UINT32_(0)                                          /* (PPS_RPE0G1R) RPE0/G1 Position */
#define PPS_RPE0G1R_RPE0G1R_Msk               (_UINT32_(0x3F) << PPS_RPE0G1R_RPE0G1R_Pos)          /* (PPS_RPE0G1R) RPE0/G1 Mask */
#define PPS_RPE0G1R_RPE0G1R(value)            (PPS_RPE0G1R_RPE0G1R_Msk & (_UINT32_(value) << PPS_RPE0G1R_RPE0G1R_Pos)) /* Assignment of value for RPE0G1R in the PPS_RPE0G1R register */
#define   PPS_RPE0G1R_RPE0G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE0G1R) OFF  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPE0G1R) SERCOM0/PAD3  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPE0G1R) SERCOM0/PAD2  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPE0G1R) SERCOM1/PAD0  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPE0G1R) SERCOM1/PAD2  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPE0G1R) SERCOM2/PAD3  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPE0G1R) SERCOM2/PAD2  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE0G1R) SERCOM3/PAD0  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPE0G1R) SERCOM3/PAD2  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPE0G1R) SERCOM4/PAD3  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPE0G1R) SERCOM4/PAD2  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPE0G1R) SERCOM5/PAD0  */
#define   PPS_RPE0G1R_RPE0G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPE0G1R) SERCOM5/PAD2  */
#define   PPS_RPE0G1R_RPE0G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPE0G1R) TCC0/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPE0G1R) TCC0/WO4  */
#define   PPS_RPE0G1R_RPE0G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPE0G1R) TCC1/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPE0G1R) TCC1/WO4  */
#define   PPS_RPE0G1R_RPE0G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPE0G1R) TCC2/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPE0G1R) TC0/WO1  */
#define   PPS_RPE0G1R_RPE0G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPE0G1R) TC1/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPE0G1R) TC2/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPE0G1R) TC3/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPE0G1R) TC4/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPE0G1R) TC5/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPE0G1R) TC6/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPE0G1R) TC7/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPE0G1R) TC8/WO0  */
#define   PPS_RPE0G1R_RPE0G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPE0G1R) QSPI/CS  */
#define   PPS_RPE0G1R_RPE0G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPE0G1R) QSPI/DATA3  */
#define   PPS_RPE0G1R_RPE0G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPE0G1R) QSPI/DATA2  */
#define   PPS_RPE0G1R_RPE0G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPE0G1R) QSPI/DATA1  */
#define   PPS_RPE0G1R_RPE0G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPE0G1R) QEI/CCMP0  */
#define   PPS_RPE0G1R_RPE0G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPE0G1R) TSTBUS0  */
#define   PPS_RPE0G1R_RPE0G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPE0G1R) TSTBUS4  */
#define   PPS_RPE0G1R_RPE0G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPE0G1R) TSTBUS8  */
#define   PPS_RPE0G1R_RPE0G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPE0G1R) FECTRL1  */
#define   PPS_RPE0G1R_RPE0G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPE0G1R) FECTRL2  */
#define   PPS_RPE0G1R_RPE0G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPE0G1R) COEX/BT/STATE  */
#define PPS_RPE0G1R_RPE0G1R_OFF               (PPS_RPE0G1R_RPE0G1R_OFF_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) OFF Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM0P3           (PPS_RPE0G1R_RPE0G1R_SCOM0P3_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM0/PAD3 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM0P2           (PPS_RPE0G1R_RPE0G1R_SCOM0P2_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM0/PAD2 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM1P0           (PPS_RPE0G1R_RPE0G1R_SCOM1P0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM1/PAD0 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM1P2           (PPS_RPE0G1R_RPE0G1R_SCOM1P2_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM1/PAD2 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM2P3           (PPS_RPE0G1R_RPE0G1R_SCOM2P3_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM2/PAD3 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM2P2           (PPS_RPE0G1R_RPE0G1R_SCOM2P2_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM2/PAD2 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM3P0           (PPS_RPE0G1R_RPE0G1R_SCOM3P0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM3/PAD0 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM3P2           (PPS_RPE0G1R_RPE0G1R_SCOM3P2_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM3/PAD2 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM4P3           (PPS_RPE0G1R_RPE0G1R_SCOM4P3_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM4/PAD3 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM4P2           (PPS_RPE0G1R_RPE0G1R_SCOM4P2_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM4/PAD2 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM5P0           (PPS_RPE0G1R_RPE0G1R_SCOM5P0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM5/PAD0 Position */
#define PPS_RPE0G1R_RPE0G1R_SCOM5P2           (PPS_RPE0G1R_RPE0G1R_SCOM5P2_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) SERCOM5/PAD2 Position */
#define PPS_RPE0G1R_RPE0G1R_TCC0WO0           (PPS_RPE0G1R_RPE0G1R_TCC0WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TCC0/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TCC0WO4           (PPS_RPE0G1R_RPE0G1R_TCC0WO4_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TCC0/WO4 Position */
#define PPS_RPE0G1R_RPE0G1R_TCC1WO0           (PPS_RPE0G1R_RPE0G1R_TCC1WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TCC1/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TCC1WO4           (PPS_RPE0G1R_RPE0G1R_TCC1WO4_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TCC1/WO4 Position */
#define PPS_RPE0G1R_RPE0G1R_TCC2WO0           (PPS_RPE0G1R_RPE0G1R_TCC2WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TCC2/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TC0WO1            (PPS_RPE0G1R_RPE0G1R_TC0WO1_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC0/WO1 Position */
#define PPS_RPE0G1R_RPE0G1R_TC1WO0            (PPS_RPE0G1R_RPE0G1R_TC1WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC1/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TC2WO0            (PPS_RPE0G1R_RPE0G1R_TC2WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC2/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TC3WO0            (PPS_RPE0G1R_RPE0G1R_TC3WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC3/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TC4WO0            (PPS_RPE0G1R_RPE0G1R_TC4WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC4/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TC5WO0            (PPS_RPE0G1R_RPE0G1R_TC5WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC5/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TC6WO0            (PPS_RPE0G1R_RPE0G1R_TC6WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC6/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TC7WO0            (PPS_RPE0G1R_RPE0G1R_TC7WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC7/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_TC8WO0            (PPS_RPE0G1R_RPE0G1R_TC8WO0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TC8/WO0 Position */
#define PPS_RPE0G1R_RPE0G1R_QSPICS            (PPS_RPE0G1R_RPE0G1R_QSPICS_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) QSPI/CS Position */
#define PPS_RPE0G1R_RPE0G1R_QD3               (PPS_RPE0G1R_RPE0G1R_QD3_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) QSPI/DATA3 Position */
#define PPS_RPE0G1R_RPE0G1R_QD2               (PPS_RPE0G1R_RPE0G1R_QD2_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) QSPI/DATA2 Position */
#define PPS_RPE0G1R_RPE0G1R_QD1               (PPS_RPE0G1R_RPE0G1R_QD1_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) QSPI/DATA1 Position */
#define PPS_RPE0G1R_RPE0G1R_QEICCMP0          (PPS_RPE0G1R_RPE0G1R_QEICCMP0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) QEI/CCMP0 Position */
#define PPS_RPE0G1R_RPE0G1R_TSTBUS0           (PPS_RPE0G1R_RPE0G1R_TSTBUS0_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TSTBUS0 Position */
#define PPS_RPE0G1R_RPE0G1R_TSTBUS4           (PPS_RPE0G1R_RPE0G1R_TSTBUS4_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TSTBUS4 Position */
#define PPS_RPE0G1R_RPE0G1R_TSTBUS8           (PPS_RPE0G1R_RPE0G1R_TSTBUS8_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) TSTBUS8 Position */
#define PPS_RPE0G1R_RPE0G1R_FECTRL1           (PPS_RPE0G1R_RPE0G1R_FECTRL1_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) FECTRL1 Position */
#define PPS_RPE0G1R_RPE0G1R_FECTRL2           (PPS_RPE0G1R_RPE0G1R_FECTRL2_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) FECTRL2 Position */
#define PPS_RPE0G1R_RPE0G1R_COEX_BT_STATE     (PPS_RPE0G1R_RPE0G1R_COEX_BT_STATE_Val << PPS_RPE0G1R_RPE0G1R_Pos) /* (PPS_RPE0G1R) COEX/BT/STATE Position */
#define PPS_RPE0G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE0G1R) Register Mask  */


/* -------- PPS_RPE0G3R : (PPS Offset: 0x410) (R/W 32)  -------- */
#define PPS_RPE0G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE0G3R)   Reset Value */

#define PPS_RPE0G3R_RPE0G3R_Pos               _UINT32_(0)                                          /* (PPS_RPE0G3R) RPE0/G3 Position */
#define PPS_RPE0G3R_RPE0G3R_Msk               (_UINT32_(0x3F) << PPS_RPE0G3R_RPE0G3R_Pos)          /* (PPS_RPE0G3R) RPE0/G3 Mask */
#define PPS_RPE0G3R_RPE0G3R(value)            (PPS_RPE0G3R_RPE0G3R_Msk & (_UINT32_(value) << PPS_RPE0G3R_RPE0G3R_Pos)) /* Assignment of value for RPE0G3R in the PPS_RPE0G3R register */
#define   PPS_RPE0G3R_RPE0G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE0G3R) OFF  */
#define   PPS_RPE0G3R_RPE0G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPE0G3R) CCL/OUT0  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPE0G3R) SERCOM0/PAD0  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPE0G3R) SERCOM0/PAD3  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPE0G3R) SERCOM1/PAD2  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPE0G3R) SERCOM1/PAD0  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPE0G3R) SERCOM1/PAD3  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE0G3R) SERCOM2/PAD0  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPE0G3R) SERCOM2/PAD3  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPE0G3R) SERCOM3/PAD2  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPE0G3R) SERCOM3/PAD0  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPE0G3R) SERCOM3/PAD3  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPE0G3R) SERCOM4/PAD0  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPE0G3R) SERCOM4/PAD3  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPE0G3R) SERCOM5/PAD2  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPE0G3R) SERCOM5/PAD0  */
#define   PPS_RPE0G3R_RPE0G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPE0G3R) SERCOM5/PAD3  */
#define   PPS_RPE0G3R_RPE0G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPE0G3R) TCC0/WO2  */
#define   PPS_RPE0G3R_RPE0G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPE0G3R) TCC0/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPE0G3R) TCC0/WO4  */
#define   PPS_RPE0G3R_RPE0G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPE0G3R) TCC1/WO2  */
#define   PPS_RPE0G3R_RPE0G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPE0G3R) TCC1/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPE0G3R) TCC1/WO4  */
#define   PPS_RPE0G3R_RPE0G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPE0G3R) TCC2/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPE0G3R) TC0/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPE0G3R) TC1/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPE0G3R) TC2/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPE0G3R) TC3/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPE0G3R) TC4/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPE0G3R) TC5/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPE0G3R) TC6/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPE0G3R) TC7/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPE0G3R) TC8/WO0  */
#define   PPS_RPE0G3R_RPE0G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPE0G3R) TC9/WO1  */
#define   PPS_RPE0G3R_RPE0G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPE0G3R) QSPI/CS  */
#define   PPS_RPE0G3R_RPE0G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPE0G3R) QSPI/DATA1  */
#define   PPS_RPE0G3R_RPE0G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPE0G3R) QSPI/DATA0  */
#define   PPS_RPE0G3R_RPE0G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPE0G3R) QSPI/DATA3  */
#define   PPS_RPE0G3R_RPE0G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPE0G3R) TSTBUS1  */
#define   PPS_RPE0G3R_RPE0G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPE0G3R) TSTBUS10  */
#define   PPS_RPE0G3R_RPE0G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPE0G3R) AC/CMP0  */
#define   PPS_RPE0G3R_RPE0G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPE0G3R) AC/CMPTRDY  */
#define   PPS_RPE0G3R_RPE0G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPE0G3R) FECTRL4  */
#define PPS_RPE0G3R_RPE0G3R_OFF               (PPS_RPE0G3R_RPE0G3R_OFF_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) OFF Position */
#define PPS_RPE0G3R_RPE0G3R_CCLO0             (PPS_RPE0G3R_RPE0G3R_CCLO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) CCL/OUT0 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM0P0           (PPS_RPE0G3R_RPE0G3R_SCOM0P0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM0/PAD0 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM0P3           (PPS_RPE0G3R_RPE0G3R_SCOM0P3_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM0/PAD3 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM1P2           (PPS_RPE0G3R_RPE0G3R_SCOM1P2_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM1/PAD2 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM1P0           (PPS_RPE0G3R_RPE0G3R_SCOM1P0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM1/PAD0 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM1P3           (PPS_RPE0G3R_RPE0G3R_SCOM1P3_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM1/PAD3 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM2P0           (PPS_RPE0G3R_RPE0G3R_SCOM2P0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM2/PAD0 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM2P3           (PPS_RPE0G3R_RPE0G3R_SCOM2P3_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM2/PAD3 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM3P2           (PPS_RPE0G3R_RPE0G3R_SCOM3P2_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM3/PAD2 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM3P0           (PPS_RPE0G3R_RPE0G3R_SCOM3P0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM3/PAD0 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM3P3           (PPS_RPE0G3R_RPE0G3R_SCOM3P3_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM3/PAD3 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM4P0           (PPS_RPE0G3R_RPE0G3R_SCOM4P0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM4/PAD0 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM4P3           (PPS_RPE0G3R_RPE0G3R_SCOM4P3_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM4/PAD3 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM5P2           (PPS_RPE0G3R_RPE0G3R_SCOM5P2_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM5/PAD2 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM5P0           (PPS_RPE0G3R_RPE0G3R_SCOM5P0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM5/PAD0 Position */
#define PPS_RPE0G3R_RPE0G3R_SCOM5P3           (PPS_RPE0G3R_RPE0G3R_SCOM5P3_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) SERCOM5/PAD3 Position */
#define PPS_RPE0G3R_RPE0G3R_TCC0WO2           (PPS_RPE0G3R_RPE0G3R_TCC0WO2_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TCC0/WO2 Position */
#define PPS_RPE0G3R_RPE0G3R_TCC0WO0           (PPS_RPE0G3R_RPE0G3R_TCC0WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TCC0/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TCC0WO4           (PPS_RPE0G3R_RPE0G3R_TCC0WO4_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TCC0/WO4 Position */
#define PPS_RPE0G3R_RPE0G3R_TCC1WO2           (PPS_RPE0G3R_RPE0G3R_TCC1WO2_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TCC1/WO2 Position */
#define PPS_RPE0G3R_RPE0G3R_TCC1WO0           (PPS_RPE0G3R_RPE0G3R_TCC1WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TCC1/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TCC1WO4           (PPS_RPE0G3R_RPE0G3R_TCC1WO4_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TCC1/WO4 Position */
#define PPS_RPE0G3R_RPE0G3R_TCC2WO0           (PPS_RPE0G3R_RPE0G3R_TCC2WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TCC2/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC0WO0            (PPS_RPE0G3R_RPE0G3R_TC0WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC0/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC1WO0            (PPS_RPE0G3R_RPE0G3R_TC1WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC1/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC2WO0            (PPS_RPE0G3R_RPE0G3R_TC2WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC2/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC3WO0            (PPS_RPE0G3R_RPE0G3R_TC3WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC3/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC4WO0            (PPS_RPE0G3R_RPE0G3R_TC4WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC4/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC5WO0            (PPS_RPE0G3R_RPE0G3R_TC5WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC5/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC6WO0            (PPS_RPE0G3R_RPE0G3R_TC6WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC6/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC7WO0            (PPS_RPE0G3R_RPE0G3R_TC7WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC7/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC8WO0            (PPS_RPE0G3R_RPE0G3R_TC8WO0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC8/WO0 Position */
#define PPS_RPE0G3R_RPE0G3R_TC9WO1            (PPS_RPE0G3R_RPE0G3R_TC9WO1_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TC9/WO1 Position */
#define PPS_RPE0G3R_RPE0G3R_QSPICS            (PPS_RPE0G3R_RPE0G3R_QSPICS_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) QSPI/CS Position */
#define PPS_RPE0G3R_RPE0G3R_QD1               (PPS_RPE0G3R_RPE0G3R_QD1_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) QSPI/DATA1 Position */
#define PPS_RPE0G3R_RPE0G3R_QD0               (PPS_RPE0G3R_RPE0G3R_QD0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) QSPI/DATA0 Position */
#define PPS_RPE0G3R_RPE0G3R_QD3               (PPS_RPE0G3R_RPE0G3R_QD3_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) QSPI/DATA3 Position */
#define PPS_RPE0G3R_RPE0G3R_TSTBUS1           (PPS_RPE0G3R_RPE0G3R_TSTBUS1_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TSTBUS1 Position */
#define PPS_RPE0G3R_RPE0G3R_TSTBUS10          (PPS_RPE0G3R_RPE0G3R_TSTBUS10_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) TSTBUS10 Position */
#define PPS_RPE0G3R_RPE0G3R_AC_CMP0           (PPS_RPE0G3R_RPE0G3R_AC_CMP0_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) AC/CMP0 Position */
#define PPS_RPE0G3R_RPE0G3R_AC_CMPTRDY        (PPS_RPE0G3R_RPE0G3R_AC_CMPTRDY_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) AC/CMPTRDY Position */
#define PPS_RPE0G3R_RPE0G3R_FECTRL4           (PPS_RPE0G3R_RPE0G3R_FECTRL4_Val << PPS_RPE0G3R_RPE0G3R_Pos) /* (PPS_RPE0G3R) FECTRL4 Position */
#define PPS_RPE0G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE0G3R) Register Mask  */


/* -------- PPS_RPE1G2R : (PPS Offset: 0x414) (R/W 32)  -------- */
#define PPS_RPE1G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE1G2R)   Reset Value */

#define PPS_RPE1G2R_RPE1G2R_Pos               _UINT32_(0)                                          /* (PPS_RPE1G2R) RPE1/G2 Position */
#define PPS_RPE1G2R_RPE1G2R_Msk               (_UINT32_(0x3F) << PPS_RPE1G2R_RPE1G2R_Pos)          /* (PPS_RPE1G2R) RPE1/G2 Mask */
#define PPS_RPE1G2R_RPE1G2R(value)            (PPS_RPE1G2R_RPE1G2R_Msk & (_UINT32_(value) << PPS_RPE1G2R_RPE1G2R_Pos)) /* Assignment of value for RPE1G2R in the PPS_RPE1G2R register */
#define   PPS_RPE1G2R_RPE1G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE1G2R) OFF  */
#define   PPS_RPE1G2R_RPE1G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPE1G2R) CCL/OUT1  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPE1G2R) SERCOM0/PAD0  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPE1G2R) SERCOM0/PAD3  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPE1G2R) SERCOM0/PAD2  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPE1G2R) SERCOM1/PAD3  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPE1G2R) SERCOM1/PAD2  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE1G2R) SERCOM2/PAD0  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPE1G2R) SERCOM2/PAD3  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPE1G2R) SERCOM2/PAD2  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPE1G2R) SERCOM3/PAD3  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPE1G2R) SERCOM3/PAD2  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPE1G2R) SERCOM4/PAD0  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPE1G2R) SERCOM4/PAD3  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPE1G2R) SERCOM4/PAD2  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPE1G2R) SERCOM5/PAD3  */
#define   PPS_RPE1G2R_RPE1G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPE1G2R) SERCOM5/PAD2  */
#define   PPS_RPE1G2R_RPE1G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPE1G2R) TCC0/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPE1G2R) TCC0/WO5  */
#define   PPS_RPE1G2R_RPE1G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPE1G2R) TCC0/WO3  */
#define   PPS_RPE1G2R_RPE1G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPE1G2R) TCC1/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPE1G2R) TCC1/WO5  */
#define   PPS_RPE1G2R_RPE1G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPE1G2R) TCC1/WO3  */
#define   PPS_RPE1G2R_RPE1G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPE1G2R) TCC2/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPE1G2R) TC0/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPE1G2R) TC1/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPE1G2R) TC2/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPE1G2R) TC3/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPE1G2R) TC4/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPE1G2R) TC5/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPE1G2R) TC6/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPE1G2R) TC7/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPE1G2R) TC8/WO1  */
#define   PPS_RPE1G2R_RPE1G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPE1G2R) TC9/WO0  */
#define   PPS_RPE1G2R_RPE1G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPE1G2R) QSPI/CS  */
#define   PPS_RPE1G2R_RPE1G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPE1G2R) QSPI/DATA0  */
#define   PPS_RPE1G2R_RPE1G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPE1G2R) QSPI/DATA3  */
#define   PPS_RPE1G2R_RPE1G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPE1G2R) QSPI/DATA2  */
#define   PPS_RPE1G2R_RPE1G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPE1G2R) TSTBUS5  */
#define   PPS_RPE1G2R_RPE1G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPE1G2R) TSTBUS9  */
#define   PPS_RPE1G2R_RPE1G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPE1G2R) FECTRL0  */
#define   PPS_RPE1G2R_RPE1G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPE1G2R) COEX/RF/ACT  */
#define PPS_RPE1G2R_RPE1G2R_OFF               (PPS_RPE1G2R_RPE1G2R_OFF_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) OFF Position */
#define PPS_RPE1G2R_RPE1G2R_CCLO1             (PPS_RPE1G2R_RPE1G2R_CCLO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) CCL/OUT1 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM0P0           (PPS_RPE1G2R_RPE1G2R_SCOM0P0_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM0/PAD0 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM0P3           (PPS_RPE1G2R_RPE1G2R_SCOM0P3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM0/PAD3 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM0P2           (PPS_RPE1G2R_RPE1G2R_SCOM0P2_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM0/PAD2 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM1P3           (PPS_RPE1G2R_RPE1G2R_SCOM1P3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM1/PAD3 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM1P2           (PPS_RPE1G2R_RPE1G2R_SCOM1P2_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM1/PAD2 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM2P0           (PPS_RPE1G2R_RPE1G2R_SCOM2P0_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM2/PAD0 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM2P3           (PPS_RPE1G2R_RPE1G2R_SCOM2P3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM2/PAD3 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM2P2           (PPS_RPE1G2R_RPE1G2R_SCOM2P2_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM2/PAD2 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM3P3           (PPS_RPE1G2R_RPE1G2R_SCOM3P3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM3/PAD3 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM3P2           (PPS_RPE1G2R_RPE1G2R_SCOM3P2_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM3/PAD2 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM4P0           (PPS_RPE1G2R_RPE1G2R_SCOM4P0_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM4/PAD0 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM4P3           (PPS_RPE1G2R_RPE1G2R_SCOM4P3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM4/PAD3 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM4P2           (PPS_RPE1G2R_RPE1G2R_SCOM4P2_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM4/PAD2 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM5P3           (PPS_RPE1G2R_RPE1G2R_SCOM5P3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM5/PAD3 Position */
#define PPS_RPE1G2R_RPE1G2R_SCOM5P2           (PPS_RPE1G2R_RPE1G2R_SCOM5P2_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) SERCOM5/PAD2 Position */
#define PPS_RPE1G2R_RPE1G2R_TCC0WO1           (PPS_RPE1G2R_RPE1G2R_TCC0WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TCC0/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TCC0WO5           (PPS_RPE1G2R_RPE1G2R_TCC0WO5_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TCC0/WO5 Position */
#define PPS_RPE1G2R_RPE1G2R_TCC0WO3           (PPS_RPE1G2R_RPE1G2R_TCC0WO3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TCC0/WO3 Position */
#define PPS_RPE1G2R_RPE1G2R_TCC1WO1           (PPS_RPE1G2R_RPE1G2R_TCC1WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TCC1/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TCC1WO5           (PPS_RPE1G2R_RPE1G2R_TCC1WO5_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TCC1/WO5 Position */
#define PPS_RPE1G2R_RPE1G2R_TCC1WO3           (PPS_RPE1G2R_RPE1G2R_TCC1WO3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TCC1/WO3 Position */
#define PPS_RPE1G2R_RPE1G2R_TCC2WO1           (PPS_RPE1G2R_RPE1G2R_TCC2WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TCC2/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC0WO1            (PPS_RPE1G2R_RPE1G2R_TC0WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC0/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC1WO1            (PPS_RPE1G2R_RPE1G2R_TC1WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC1/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC2WO1            (PPS_RPE1G2R_RPE1G2R_TC2WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC2/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC3WO1            (PPS_RPE1G2R_RPE1G2R_TC3WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC3/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC4WO1            (PPS_RPE1G2R_RPE1G2R_TC4WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC4/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC5WO1            (PPS_RPE1G2R_RPE1G2R_TC5WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC5/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC6WO1            (PPS_RPE1G2R_RPE1G2R_TC6WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC6/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC7WO1            (PPS_RPE1G2R_RPE1G2R_TC7WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC7/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC8WO1            (PPS_RPE1G2R_RPE1G2R_TC8WO1_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC8/WO1 Position */
#define PPS_RPE1G2R_RPE1G2R_TC9WO0            (PPS_RPE1G2R_RPE1G2R_TC9WO0_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TC9/WO0 Position */
#define PPS_RPE1G2R_RPE1G2R_QSPICS            (PPS_RPE1G2R_RPE1G2R_QSPICS_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) QSPI/CS Position */
#define PPS_RPE1G2R_RPE1G2R_QD0               (PPS_RPE1G2R_RPE1G2R_QD0_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) QSPI/DATA0 Position */
#define PPS_RPE1G2R_RPE1G2R_QD3               (PPS_RPE1G2R_RPE1G2R_QD3_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) QSPI/DATA3 Position */
#define PPS_RPE1G2R_RPE1G2R_QD2               (PPS_RPE1G2R_RPE1G2R_QD2_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) QSPI/DATA2 Position */
#define PPS_RPE1G2R_RPE1G2R_TSTBUS5           (PPS_RPE1G2R_RPE1G2R_TSTBUS5_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TSTBUS5 Position */
#define PPS_RPE1G2R_RPE1G2R_TSTBUS9           (PPS_RPE1G2R_RPE1G2R_TSTBUS9_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) TSTBUS9 Position */
#define PPS_RPE1G2R_RPE1G2R_FECTRL0           (PPS_RPE1G2R_RPE1G2R_FECTRL0_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) FECTRL0 Position */
#define PPS_RPE1G2R_RPE1G2R_COEX_RF_ACT       (PPS_RPE1G2R_RPE1G2R_COEX_RF_ACT_Val << PPS_RPE1G2R_RPE1G2R_Pos) /* (PPS_RPE1G2R) COEX/RF/ACT Position */
#define PPS_RPE1G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE1G2R) Register Mask  */


/* -------- PPS_RPE1G4R : (PPS Offset: 0x418) (R/W 32)  -------- */
#define PPS_RPE1G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE1G4R)   Reset Value */

#define PPS_RPE1G4R_RPE1G4R_Pos               _UINT32_(0)                                          /* (PPS_RPE1G4R) RPE1/G4 Position */
#define PPS_RPE1G4R_RPE1G4R_Msk               (_UINT32_(0x3F) << PPS_RPE1G4R_RPE1G4R_Pos)          /* (PPS_RPE1G4R) RPE1/G4 Mask */
#define PPS_RPE1G4R_RPE1G4R(value)            (PPS_RPE1G4R_RPE1G4R_Msk & (_UINT32_(value) << PPS_RPE1G4R_RPE1G4R_Pos)) /* Assignment of value for RPE1G4R in the PPS_RPE1G4R register */
#define   PPS_RPE1G4R_RPE1G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE1G4R) OFF  */
#define   PPS_RPE1G4R_RPE1G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPE1G4R) CCL/OUT1  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPE1G4R) SERCOM0/PAD2  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPE1G4R) SERCOM0/PAD0  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPE1G4R) SERCOM1/PAD3  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPE1G4R) SERCOM1/PAD0  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPE1G4R) SERCOM2/PAD2  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE1G4R) SERCOM2/PAD0  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPE1G4R) SERCOM3/PAD3  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPE1G4R) SERCOM3/PAD0  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPE1G4R) SERCOM4/PAD2  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPE1G4R) SERCOM4/PAD0  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPE1G4R) SERCOM5/PAD3  */
#define   PPS_RPE1G4R_RPE1G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPE1G4R) SERCOM5/PAD0  */
#define   PPS_RPE1G4R_RPE1G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPE1G4R) TCC0/WO3  */
#define   PPS_RPE1G4R_RPE1G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPE1G4R) TCC0/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPE1G4R) TCC0/WO5  */
#define   PPS_RPE1G4R_RPE1G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPE1G4R) TCC1/WO3  */
#define   PPS_RPE1G4R_RPE1G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPE1G4R) TCC1/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPE1G4R) TCC1/WO5  */
#define   PPS_RPE1G4R_RPE1G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPE1G4R) TCC2/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPE1G4R) TC0/WO0  */
#define   PPS_RPE1G4R_RPE1G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPE1G4R) TC1/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPE1G4R) TC2/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPE1G4R) TC3/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPE1G4R) TC4/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPE1G4R) TC5/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPE1G4R) TC6/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPE1G4R) TC7/WO1  */
#define   PPS_RPE1G4R_RPE1G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPE1G4R) TC9/WO0  */
#define   PPS_RPE1G4R_RPE1G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPE1G4R) QSPI/CS  */
#define   PPS_RPE1G4R_RPE1G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPE1G4R) QSPI/DATA2  */
#define   PPS_RPE1G4R_RPE1G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPE1G4R) QSPI/DATA1  */
#define   PPS_RPE1G4R_RPE1G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPE1G4R) QSPI/DATA0  */
#define   PPS_RPE1G4R_RPE1G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPE1G4R) TSTBUS2  */
#define   PPS_RPE1G4R_RPE1G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPE1G4R) TSTBUS6  */
#define   PPS_RPE1G4R_RPE1G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPE1G4R) AC/CMP1  */
#define   PPS_RPE1G4R_RPE1G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPE1G4R) AC/CMPTOUT  */
#define   PPS_RPE1G4R_RPE1G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPE1G4R) CAN1/TX  */
#define   PPS_RPE1G4R_RPE1G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPE1G4R) FECTRL3  */
#define   PPS_RPE1G4R_RPE1G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPE1G4R) FECTRL5  */
#define PPS_RPE1G4R_RPE1G4R_OFF               (PPS_RPE1G4R_RPE1G4R_OFF_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) OFF Position */
#define PPS_RPE1G4R_RPE1G4R_CCLO1             (PPS_RPE1G4R_RPE1G4R_CCLO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) CCL/OUT1 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM0P2           (PPS_RPE1G4R_RPE1G4R_SCOM0P2_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM0/PAD2 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM0P0           (PPS_RPE1G4R_RPE1G4R_SCOM0P0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM0/PAD0 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM1P3           (PPS_RPE1G4R_RPE1G4R_SCOM1P3_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM1/PAD3 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM1P0           (PPS_RPE1G4R_RPE1G4R_SCOM1P0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM1/PAD0 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM2P2           (PPS_RPE1G4R_RPE1G4R_SCOM2P2_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM2/PAD2 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM2P0           (PPS_RPE1G4R_RPE1G4R_SCOM2P0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM2/PAD0 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM3P3           (PPS_RPE1G4R_RPE1G4R_SCOM3P3_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM3/PAD3 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM3P0           (PPS_RPE1G4R_RPE1G4R_SCOM3P0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM3/PAD0 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM4P2           (PPS_RPE1G4R_RPE1G4R_SCOM4P2_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM4/PAD2 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM4P0           (PPS_RPE1G4R_RPE1G4R_SCOM4P0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM4/PAD0 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM5P3           (PPS_RPE1G4R_RPE1G4R_SCOM5P3_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM5/PAD3 Position */
#define PPS_RPE1G4R_RPE1G4R_SCOM5P0           (PPS_RPE1G4R_RPE1G4R_SCOM5P0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) SERCOM5/PAD0 Position */
#define PPS_RPE1G4R_RPE1G4R_TCC0WO3           (PPS_RPE1G4R_RPE1G4R_TCC0WO3_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TCC0/WO3 Position */
#define PPS_RPE1G4R_RPE1G4R_TCC0WO1           (PPS_RPE1G4R_RPE1G4R_TCC0WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TCC0/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TCC0WO5           (PPS_RPE1G4R_RPE1G4R_TCC0WO5_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TCC0/WO5 Position */
#define PPS_RPE1G4R_RPE1G4R_TCC1WO3           (PPS_RPE1G4R_RPE1G4R_TCC1WO3_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TCC1/WO3 Position */
#define PPS_RPE1G4R_RPE1G4R_TCC1WO1           (PPS_RPE1G4R_RPE1G4R_TCC1WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TCC1/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TCC1WO5           (PPS_RPE1G4R_RPE1G4R_TCC1WO5_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TCC1/WO5 Position */
#define PPS_RPE1G4R_RPE1G4R_TCC2WO1           (PPS_RPE1G4R_RPE1G4R_TCC2WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TCC2/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TC0WO0            (PPS_RPE1G4R_RPE1G4R_TC0WO0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC0/WO0 Position */
#define PPS_RPE1G4R_RPE1G4R_TC1WO1            (PPS_RPE1G4R_RPE1G4R_TC1WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC1/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TC2WO1            (PPS_RPE1G4R_RPE1G4R_TC2WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC2/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TC3WO1            (PPS_RPE1G4R_RPE1G4R_TC3WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC3/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TC4WO1            (PPS_RPE1G4R_RPE1G4R_TC4WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC4/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TC5WO1            (PPS_RPE1G4R_RPE1G4R_TC5WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC5/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TC6WO1            (PPS_RPE1G4R_RPE1G4R_TC6WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC6/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TC7WO1            (PPS_RPE1G4R_RPE1G4R_TC7WO1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC7/WO1 Position */
#define PPS_RPE1G4R_RPE1G4R_TC9WO0            (PPS_RPE1G4R_RPE1G4R_TC9WO0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TC9/WO0 Position */
#define PPS_RPE1G4R_RPE1G4R_QSPICS            (PPS_RPE1G4R_RPE1G4R_QSPICS_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) QSPI/CS Position */
#define PPS_RPE1G4R_RPE1G4R_QD2               (PPS_RPE1G4R_RPE1G4R_QD2_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) QSPI/DATA2 Position */
#define PPS_RPE1G4R_RPE1G4R_QD1               (PPS_RPE1G4R_RPE1G4R_QD1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) QSPI/DATA1 Position */
#define PPS_RPE1G4R_RPE1G4R_QD0               (PPS_RPE1G4R_RPE1G4R_QD0_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) QSPI/DATA0 Position */
#define PPS_RPE1G4R_RPE1G4R_TSTBUS2           (PPS_RPE1G4R_RPE1G4R_TSTBUS2_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TSTBUS2 Position */
#define PPS_RPE1G4R_RPE1G4R_TSTBUS6           (PPS_RPE1G4R_RPE1G4R_TSTBUS6_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) TSTBUS6 Position */
#define PPS_RPE1G4R_RPE1G4R_AC_CMP1           (PPS_RPE1G4R_RPE1G4R_AC_CMP1_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) AC/CMP1 Position */
#define PPS_RPE1G4R_RPE1G4R_AC_CMPTOUT        (PPS_RPE1G4R_RPE1G4R_AC_CMPTOUT_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) AC/CMPTOUT Position */
#define PPS_RPE1G4R_RPE1G4R_CAN1_TX           (PPS_RPE1G4R_RPE1G4R_CAN1_TX_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) CAN1/TX Position */
#define PPS_RPE1G4R_RPE1G4R_FECTRL3           (PPS_RPE1G4R_RPE1G4R_FECTRL3_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) FECTRL3 Position */
#define PPS_RPE1G4R_RPE1G4R_FECTRL5           (PPS_RPE1G4R_RPE1G4R_FECTRL5_Val << PPS_RPE1G4R_RPE1G4R_Pos) /* (PPS_RPE1G4R) FECTRL5 Position */
#define PPS_RPE1G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE1G4R) Register Mask  */


/* -------- PPS_RPE2G3R : (PPS Offset: 0x41C) (R/W 32)  -------- */
#define PPS_RPE2G3R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE2G3R)   Reset Value */

#define PPS_RPE2G3R_RPE2G3R_Pos               _UINT32_(0)                                          /* (PPS_RPE2G3R) RPE2/G3 Position */
#define PPS_RPE2G3R_RPE2G3R_Msk               (_UINT32_(0x3F) << PPS_RPE2G3R_RPE2G3R_Pos)          /* (PPS_RPE2G3R) RPE2/G3 Mask */
#define PPS_RPE2G3R_RPE2G3R(value)            (PPS_RPE2G3R_RPE2G3R_Msk & (_UINT32_(value) << PPS_RPE2G3R_RPE2G3R_Pos)) /* Assignment of value for RPE2G3R in the PPS_RPE2G3R register */
#define   PPS_RPE2G3R_RPE2G3R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE2G3R) OFF  */
#define   PPS_RPE2G3R_RPE2G3R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPE2G3R) CCL/OUT0  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPE2G3R) SERCOM0/PAD0  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPE2G3R) SERCOM0/PAD3  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPE2G3R) SERCOM1/PAD2  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPE2G3R) SERCOM1/PAD0  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM1P3_Val     _UINT32_(0x6)                                        /* (PPS_RPE2G3R) SERCOM1/PAD3  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE2G3R) SERCOM2/PAD0  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPE2G3R) SERCOM2/PAD3  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM3P2_Val     _UINT32_(0x9)                                        /* (PPS_RPE2G3R) SERCOM3/PAD2  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM3P0_Val     _UINT32_(0xA)                                        /* (PPS_RPE2G3R) SERCOM3/PAD0  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM3P3_Val     _UINT32_(0xB)                                        /* (PPS_RPE2G3R) SERCOM3/PAD3  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPE2G3R) SERCOM4/PAD0  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPE2G3R) SERCOM4/PAD3  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM5P2_Val     _UINT32_(0xE)                                        /* (PPS_RPE2G3R) SERCOM5/PAD2  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM5P0_Val     _UINT32_(0xF)                                        /* (PPS_RPE2G3R) SERCOM5/PAD0  */
#define   PPS_RPE2G3R_RPE2G3R_SCOM5P3_Val     _UINT32_(0x10)                                       /* (PPS_RPE2G3R) SERCOM5/PAD3  */
#define   PPS_RPE2G3R_RPE2G3R_TCC0WO2_Val     _UINT32_(0x11)                                       /* (PPS_RPE2G3R) TCC0/WO2  */
#define   PPS_RPE2G3R_RPE2G3R_TCC0WO0_Val     _UINT32_(0x12)                                       /* (PPS_RPE2G3R) TCC0/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TCC0WO4_Val     _UINT32_(0x13)                                       /* (PPS_RPE2G3R) TCC0/WO4  */
#define   PPS_RPE2G3R_RPE2G3R_TCC1WO2_Val     _UINT32_(0x14)                                       /* (PPS_RPE2G3R) TCC1/WO2  */
#define   PPS_RPE2G3R_RPE2G3R_TCC1WO0_Val     _UINT32_(0x15)                                       /* (PPS_RPE2G3R) TCC1/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TCC1WO4_Val     _UINT32_(0x16)                                       /* (PPS_RPE2G3R) TCC1/WO4  */
#define   PPS_RPE2G3R_RPE2G3R_TCC2WO0_Val     _UINT32_(0x17)                                       /* (PPS_RPE2G3R) TCC2/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC0WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPE2G3R) TC0/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC1WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPE2G3R) TC1/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC2WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPE2G3R) TC2/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC3WO0_Val      _UINT32_(0x1B)                                       /* (PPS_RPE2G3R) TC3/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC4WO0_Val      _UINT32_(0x1C)                                       /* (PPS_RPE2G3R) TC4/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC5WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPE2G3R) TC5/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC6WO0_Val      _UINT32_(0x1E)                                       /* (PPS_RPE2G3R) TC6/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC7WO0_Val      _UINT32_(0x1F)                                       /* (PPS_RPE2G3R) TC7/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC8WO0_Val      _UINT32_(0x20)                                       /* (PPS_RPE2G3R) TC8/WO0  */
#define   PPS_RPE2G3R_RPE2G3R_TC9WO1_Val      _UINT32_(0x21)                                       /* (PPS_RPE2G3R) TC9/WO1  */
#define   PPS_RPE2G3R_RPE2G3R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPE2G3R) QSPI/CS  */
#define   PPS_RPE2G3R_RPE2G3R_QD1_Val         _UINT32_(0x23)                                       /* (PPS_RPE2G3R) QSPI/DATA1  */
#define   PPS_RPE2G3R_RPE2G3R_QD0_Val         _UINT32_(0x24)                                       /* (PPS_RPE2G3R) QSPI/DATA0  */
#define   PPS_RPE2G3R_RPE2G3R_QD3_Val         _UINT32_(0x25)                                       /* (PPS_RPE2G3R) QSPI/DATA3  */
#define   PPS_RPE2G3R_RPE2G3R_TSTBUS1_Val     _UINT32_(0x26)                                       /* (PPS_RPE2G3R) TSTBUS1  */
#define   PPS_RPE2G3R_RPE2G3R_TSTBUS10_Val    _UINT32_(0x27)                                       /* (PPS_RPE2G3R) TSTBUS10  */
#define   PPS_RPE2G3R_RPE2G3R_AC_CMP0_Val     _UINT32_(0x28)                                       /* (PPS_RPE2G3R) AC/CMP0  */
#define   PPS_RPE2G3R_RPE2G3R_AC_CMPTRDY_Val  _UINT32_(0x29)                                       /* (PPS_RPE2G3R) AC/CMPTRDY  */
#define   PPS_RPE2G3R_RPE2G3R_FECTRL4_Val     _UINT32_(0x2A)                                       /* (PPS_RPE2G3R) FECTRL4  */
#define PPS_RPE2G3R_RPE2G3R_OFF               (PPS_RPE2G3R_RPE2G3R_OFF_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) OFF Position */
#define PPS_RPE2G3R_RPE2G3R_CCLO0             (PPS_RPE2G3R_RPE2G3R_CCLO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) CCL/OUT0 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM0P0           (PPS_RPE2G3R_RPE2G3R_SCOM0P0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM0/PAD0 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM0P3           (PPS_RPE2G3R_RPE2G3R_SCOM0P3_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM0/PAD3 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM1P2           (PPS_RPE2G3R_RPE2G3R_SCOM1P2_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM1/PAD2 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM1P0           (PPS_RPE2G3R_RPE2G3R_SCOM1P0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM1/PAD0 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM1P3           (PPS_RPE2G3R_RPE2G3R_SCOM1P3_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM1/PAD3 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM2P0           (PPS_RPE2G3R_RPE2G3R_SCOM2P0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM2/PAD0 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM2P3           (PPS_RPE2G3R_RPE2G3R_SCOM2P3_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM2/PAD3 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM3P2           (PPS_RPE2G3R_RPE2G3R_SCOM3P2_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM3/PAD2 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM3P0           (PPS_RPE2G3R_RPE2G3R_SCOM3P0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM3/PAD0 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM3P3           (PPS_RPE2G3R_RPE2G3R_SCOM3P3_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM3/PAD3 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM4P0           (PPS_RPE2G3R_RPE2G3R_SCOM4P0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM4/PAD0 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM4P3           (PPS_RPE2G3R_RPE2G3R_SCOM4P3_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM4/PAD3 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM5P2           (PPS_RPE2G3R_RPE2G3R_SCOM5P2_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM5/PAD2 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM5P0           (PPS_RPE2G3R_RPE2G3R_SCOM5P0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM5/PAD0 Position */
#define PPS_RPE2G3R_RPE2G3R_SCOM5P3           (PPS_RPE2G3R_RPE2G3R_SCOM5P3_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) SERCOM5/PAD3 Position */
#define PPS_RPE2G3R_RPE2G3R_TCC0WO2           (PPS_RPE2G3R_RPE2G3R_TCC0WO2_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TCC0/WO2 Position */
#define PPS_RPE2G3R_RPE2G3R_TCC0WO0           (PPS_RPE2G3R_RPE2G3R_TCC0WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TCC0/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TCC0WO4           (PPS_RPE2G3R_RPE2G3R_TCC0WO4_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TCC0/WO4 Position */
#define PPS_RPE2G3R_RPE2G3R_TCC1WO2           (PPS_RPE2G3R_RPE2G3R_TCC1WO2_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TCC1/WO2 Position */
#define PPS_RPE2G3R_RPE2G3R_TCC1WO0           (PPS_RPE2G3R_RPE2G3R_TCC1WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TCC1/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TCC1WO4           (PPS_RPE2G3R_RPE2G3R_TCC1WO4_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TCC1/WO4 Position */
#define PPS_RPE2G3R_RPE2G3R_TCC2WO0           (PPS_RPE2G3R_RPE2G3R_TCC2WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TCC2/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC0WO0            (PPS_RPE2G3R_RPE2G3R_TC0WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC0/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC1WO0            (PPS_RPE2G3R_RPE2G3R_TC1WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC1/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC2WO0            (PPS_RPE2G3R_RPE2G3R_TC2WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC2/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC3WO0            (PPS_RPE2G3R_RPE2G3R_TC3WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC3/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC4WO0            (PPS_RPE2G3R_RPE2G3R_TC4WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC4/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC5WO0            (PPS_RPE2G3R_RPE2G3R_TC5WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC5/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC6WO0            (PPS_RPE2G3R_RPE2G3R_TC6WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC6/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC7WO0            (PPS_RPE2G3R_RPE2G3R_TC7WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC7/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC8WO0            (PPS_RPE2G3R_RPE2G3R_TC8WO0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC8/WO0 Position */
#define PPS_RPE2G3R_RPE2G3R_TC9WO1            (PPS_RPE2G3R_RPE2G3R_TC9WO1_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TC9/WO1 Position */
#define PPS_RPE2G3R_RPE2G3R_QSPICS            (PPS_RPE2G3R_RPE2G3R_QSPICS_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) QSPI/CS Position */
#define PPS_RPE2G3R_RPE2G3R_QD1               (PPS_RPE2G3R_RPE2G3R_QD1_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) QSPI/DATA1 Position */
#define PPS_RPE2G3R_RPE2G3R_QD0               (PPS_RPE2G3R_RPE2G3R_QD0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) QSPI/DATA0 Position */
#define PPS_RPE2G3R_RPE2G3R_QD3               (PPS_RPE2G3R_RPE2G3R_QD3_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) QSPI/DATA3 Position */
#define PPS_RPE2G3R_RPE2G3R_TSTBUS1           (PPS_RPE2G3R_RPE2G3R_TSTBUS1_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TSTBUS1 Position */
#define PPS_RPE2G3R_RPE2G3R_TSTBUS10          (PPS_RPE2G3R_RPE2G3R_TSTBUS10_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) TSTBUS10 Position */
#define PPS_RPE2G3R_RPE2G3R_AC_CMP0           (PPS_RPE2G3R_RPE2G3R_AC_CMP0_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) AC/CMP0 Position */
#define PPS_RPE2G3R_RPE2G3R_AC_CMPTRDY        (PPS_RPE2G3R_RPE2G3R_AC_CMPTRDY_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) AC/CMPTRDY Position */
#define PPS_RPE2G3R_RPE2G3R_FECTRL4           (PPS_RPE2G3R_RPE2G3R_FECTRL4_Val << PPS_RPE2G3R_RPE2G3R_Pos) /* (PPS_RPE2G3R) FECTRL4 Position */
#define PPS_RPE2G3R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE2G3R) Register Mask  */


/* -------- PPS_RPE2G5R : (PPS Offset: 0x420) (R/W 32)  -------- */
#define PPS_RPE2G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE2G5R)   Reset Value */

#define PPS_RPE2G5R_RPE2G5R_Pos               _UINT32_(0)                                          /* (PPS_RPE2G5R) RPE2/G5 Position */
#define PPS_RPE2G5R_RPE2G5R_Msk               (_UINT32_(0x3F) << PPS_RPE2G5R_RPE2G5R_Pos)          /* (PPS_RPE2G5R) RPE2/G5 Mask */
#define PPS_RPE2G5R_RPE2G5R(value)            (PPS_RPE2G5R_RPE2G5R_Msk & (_UINT32_(value) << PPS_RPE2G5R_RPE2G5R_Pos)) /* Assignment of value for RPE2G5R in the PPS_RPE2G5R register */
#define   PPS_RPE2G5R_RPE2G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE2G5R) OFF  */
#define   PPS_RPE2G5R_RPE2G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPE2G5R) CCL/OUT0  */
#define   PPS_RPE2G5R_RPE2G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPE2G5R) SERCOM1/PAD3  */
#define   PPS_RPE2G5R_RPE2G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPE2G5R) SERCOM2/PAD0  */
#define   PPS_RPE2G5R_RPE2G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPE2G5R) TCC0/WO4  */
#define   PPS_RPE2G5R_RPE2G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPE2G5R) TCC0/WO2  */
#define   PPS_RPE2G5R_RPE2G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPE2G5R) TCC0/WO1  */
#define   PPS_RPE2G5R_RPE2G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPE2G5R) TCC1/WO4  */
#define   PPS_RPE2G5R_RPE2G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPE2G5R) TCC1/WO2  */
#define   PPS_RPE2G5R_RPE2G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPE2G5R) TCC1/WO1  */
#define   PPS_RPE2G5R_RPE2G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPE2G5R) TC8/WO1  */
#define   PPS_RPE2G5R_RPE2G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPE2G5R) TC9/WO1  */
#define   PPS_RPE2G5R_RPE2G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPE2G5R) QSPI/CS  */
#define   PPS_RPE2G5R_RPE2G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPE2G5R) QEI/CCMP0  */
#define   PPS_RPE2G5R_RPE2G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPE2G5R) ETH/TSUCOMP  */
#define   PPS_RPE2G5R_RPE2G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPE2G5R) TSTBUS3  */
#define   PPS_RPE2G5R_RPE2G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPE2G5R) TSTBUS7  */
#define   PPS_RPE2G5R_RPE2G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPE2G5R) TSTBUS11  */
#define PPS_RPE2G5R_RPE2G5R_OFF               (PPS_RPE2G5R_RPE2G5R_OFF_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) OFF Position */
#define PPS_RPE2G5R_RPE2G5R_CCLO0             (PPS_RPE2G5R_RPE2G5R_CCLO0_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) CCL/OUT0 Position */
#define PPS_RPE2G5R_RPE2G5R_SCOM1P3           (PPS_RPE2G5R_RPE2G5R_SCOM1P3_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) SERCOM1/PAD3 Position */
#define PPS_RPE2G5R_RPE2G5R_SCOM2P0           (PPS_RPE2G5R_RPE2G5R_SCOM2P0_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) SERCOM2/PAD0 Position */
#define PPS_RPE2G5R_RPE2G5R_TCC0WO4           (PPS_RPE2G5R_RPE2G5R_TCC0WO4_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TCC0/WO4 Position */
#define PPS_RPE2G5R_RPE2G5R_TCC0WO2           (PPS_RPE2G5R_RPE2G5R_TCC0WO2_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TCC0/WO2 Position */
#define PPS_RPE2G5R_RPE2G5R_TCC0WO1           (PPS_RPE2G5R_RPE2G5R_TCC0WO1_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TCC0/WO1 Position */
#define PPS_RPE2G5R_RPE2G5R_TCC1WO4           (PPS_RPE2G5R_RPE2G5R_TCC1WO4_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TCC1/WO4 Position */
#define PPS_RPE2G5R_RPE2G5R_TCC1WO2           (PPS_RPE2G5R_RPE2G5R_TCC1WO2_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TCC1/WO2 Position */
#define PPS_RPE2G5R_RPE2G5R_TCC1WO1           (PPS_RPE2G5R_RPE2G5R_TCC1WO1_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TCC1/WO1 Position */
#define PPS_RPE2G5R_RPE2G5R_TC8WO1            (PPS_RPE2G5R_RPE2G5R_TC8WO1_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TC8/WO1 Position */
#define PPS_RPE2G5R_RPE2G5R_TC9WO1            (PPS_RPE2G5R_RPE2G5R_TC9WO1_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TC9/WO1 Position */
#define PPS_RPE2G5R_RPE2G5R_QSPICS            (PPS_RPE2G5R_RPE2G5R_QSPICS_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) QSPI/CS Position */
#define PPS_RPE2G5R_RPE2G5R_QEICCMP0          (PPS_RPE2G5R_RPE2G5R_QEICCMP0_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) QEI/CCMP0 Position */
#define PPS_RPE2G5R_RPE2G5R_GMAC_TSUCOMP      (PPS_RPE2G5R_RPE2G5R_GMAC_TSUCOMP_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) ETH/TSUCOMP Position */
#define PPS_RPE2G5R_RPE2G5R_TSTBUS3           (PPS_RPE2G5R_RPE2G5R_TSTBUS3_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TSTBUS3 Position */
#define PPS_RPE2G5R_RPE2G5R_TSTBUS7           (PPS_RPE2G5R_RPE2G5R_TSTBUS7_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TSTBUS7 Position */
#define PPS_RPE2G5R_RPE2G5R_TSTBUS11          (PPS_RPE2G5R_RPE2G5R_TSTBUS11_Val << PPS_RPE2G5R_RPE2G5R_Pos) /* (PPS_RPE2G5R) TSTBUS11 Position */
#define PPS_RPE2G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE2G5R) Register Mask  */


/* -------- PPS_RPE3G4R : (PPS Offset: 0x424) (R/W 32)  -------- */
#define PPS_RPE3G4R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE3G4R)   Reset Value */

#define PPS_RPE3G4R_RPE3G4R_Pos               _UINT32_(0)                                          /* (PPS_RPE3G4R) RPE3/G4 Position */
#define PPS_RPE3G4R_RPE3G4R_Msk               (_UINT32_(0x3F) << PPS_RPE3G4R_RPE3G4R_Pos)          /* (PPS_RPE3G4R) RPE3/G4 Mask */
#define PPS_RPE3G4R_RPE3G4R(value)            (PPS_RPE3G4R_RPE3G4R_Msk & (_UINT32_(value) << PPS_RPE3G4R_RPE3G4R_Pos)) /* Assignment of value for RPE3G4R in the PPS_RPE3G4R register */
#define   PPS_RPE3G4R_RPE3G4R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE3G4R) OFF  */
#define   PPS_RPE3G4R_RPE3G4R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPE3G4R) CCL/OUT1  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPE3G4R) SERCOM0/PAD2  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM0P0_Val     _UINT32_(0x3)                                        /* (PPS_RPE3G4R) SERCOM0/PAD0  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM1P3_Val     _UINT32_(0x4)                                        /* (PPS_RPE3G4R) SERCOM1/PAD3  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM1P0_Val     _UINT32_(0x5)                                        /* (PPS_RPE3G4R) SERCOM1/PAD0  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPE3G4R) SERCOM2/PAD2  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE3G4R) SERCOM2/PAD0  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM3P3_Val     _UINT32_(0x8)                                        /* (PPS_RPE3G4R) SERCOM3/PAD3  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM3P0_Val     _UINT32_(0x9)                                        /* (PPS_RPE3G4R) SERCOM3/PAD0  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPE3G4R) SERCOM4/PAD2  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM4P0_Val     _UINT32_(0xB)                                        /* (PPS_RPE3G4R) SERCOM4/PAD0  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM5P3_Val     _UINT32_(0xC)                                        /* (PPS_RPE3G4R) SERCOM5/PAD3  */
#define   PPS_RPE3G4R_RPE3G4R_SCOM5P0_Val     _UINT32_(0xD)                                        /* (PPS_RPE3G4R) SERCOM5/PAD0  */
#define   PPS_RPE3G4R_RPE3G4R_TCC0WO3_Val     _UINT32_(0xE)                                        /* (PPS_RPE3G4R) TCC0/WO3  */
#define   PPS_RPE3G4R_RPE3G4R_TCC0WO1_Val     _UINT32_(0xF)                                        /* (PPS_RPE3G4R) TCC0/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TCC0WO5_Val     _UINT32_(0x10)                                       /* (PPS_RPE3G4R) TCC0/WO5  */
#define   PPS_RPE3G4R_RPE3G4R_TCC1WO3_Val     _UINT32_(0x11)                                       /* (PPS_RPE3G4R) TCC1/WO3  */
#define   PPS_RPE3G4R_RPE3G4R_TCC1WO1_Val     _UINT32_(0x12)                                       /* (PPS_RPE3G4R) TCC1/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TCC1WO5_Val     _UINT32_(0x13)                                       /* (PPS_RPE3G4R) TCC1/WO5  */
#define   PPS_RPE3G4R_RPE3G4R_TCC2WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPE3G4R) TCC2/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TC0WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPE3G4R) TC0/WO0  */
#define   PPS_RPE3G4R_RPE3G4R_TC1WO1_Val      _UINT32_(0x16)                                       /* (PPS_RPE3G4R) TC1/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TC2WO1_Val      _UINT32_(0x17)                                       /* (PPS_RPE3G4R) TC2/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TC3WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPE3G4R) TC3/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TC4WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPE3G4R) TC4/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TC5WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPE3G4R) TC5/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TC6WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPE3G4R) TC6/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TC7WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPE3G4R) TC7/WO1  */
#define   PPS_RPE3G4R_RPE3G4R_TC9WO0_Val      _UINT32_(0x1D)                                       /* (PPS_RPE3G4R) TC9/WO0  */
#define   PPS_RPE3G4R_RPE3G4R_QSPICS_Val      _UINT32_(0x1E)                                       /* (PPS_RPE3G4R) QSPI/CS  */
#define   PPS_RPE3G4R_RPE3G4R_QD2_Val         _UINT32_(0x1F)                                       /* (PPS_RPE3G4R) QSPI/DATA2  */
#define   PPS_RPE3G4R_RPE3G4R_QD1_Val         _UINT32_(0x20)                                       /* (PPS_RPE3G4R) QSPI/DATA1  */
#define   PPS_RPE3G4R_RPE3G4R_QD0_Val         _UINT32_(0x21)                                       /* (PPS_RPE3G4R) QSPI/DATA0  */
#define   PPS_RPE3G4R_RPE3G4R_TSTBUS2_Val     _UINT32_(0x22)                                       /* (PPS_RPE3G4R) TSTBUS2  */
#define   PPS_RPE3G4R_RPE3G4R_TSTBUS6_Val     _UINT32_(0x23)                                       /* (PPS_RPE3G4R) TSTBUS6  */
#define   PPS_RPE3G4R_RPE3G4R_AC_CMP1_Val     _UINT32_(0x24)                                       /* (PPS_RPE3G4R) AC/CMP1  */
#define   PPS_RPE3G4R_RPE3G4R_AC_CMPTOUT_Val  _UINT32_(0x25)                                       /* (PPS_RPE3G4R) AC/CMPTOUT  */
#define   PPS_RPE3G4R_RPE3G4R_CAN1_TX_Val     _UINT32_(0x26)                                       /* (PPS_RPE3G4R) CAN1/TX  */
#define   PPS_RPE3G4R_RPE3G4R_FECTRL3_Val     _UINT32_(0x27)                                       /* (PPS_RPE3G4R) FECTRL3  */
#define   PPS_RPE3G4R_RPE3G4R_FECTRL5_Val     _UINT32_(0x28)                                       /* (PPS_RPE3G4R) FECTRL5  */
#define PPS_RPE3G4R_RPE3G4R_OFF               (PPS_RPE3G4R_RPE3G4R_OFF_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) OFF Position */
#define PPS_RPE3G4R_RPE3G4R_CCLO1             (PPS_RPE3G4R_RPE3G4R_CCLO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) CCL/OUT1 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM0P2           (PPS_RPE3G4R_RPE3G4R_SCOM0P2_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM0/PAD2 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM0P0           (PPS_RPE3G4R_RPE3G4R_SCOM0P0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM0/PAD0 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM1P3           (PPS_RPE3G4R_RPE3G4R_SCOM1P3_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM1/PAD3 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM1P0           (PPS_RPE3G4R_RPE3G4R_SCOM1P0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM1/PAD0 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM2P2           (PPS_RPE3G4R_RPE3G4R_SCOM2P2_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM2/PAD2 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM2P0           (PPS_RPE3G4R_RPE3G4R_SCOM2P0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM2/PAD0 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM3P3           (PPS_RPE3G4R_RPE3G4R_SCOM3P3_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM3/PAD3 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM3P0           (PPS_RPE3G4R_RPE3G4R_SCOM3P0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM3/PAD0 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM4P2           (PPS_RPE3G4R_RPE3G4R_SCOM4P2_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM4/PAD2 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM4P0           (PPS_RPE3G4R_RPE3G4R_SCOM4P0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM4/PAD0 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM5P3           (PPS_RPE3G4R_RPE3G4R_SCOM5P3_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM5/PAD3 Position */
#define PPS_RPE3G4R_RPE3G4R_SCOM5P0           (PPS_RPE3G4R_RPE3G4R_SCOM5P0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) SERCOM5/PAD0 Position */
#define PPS_RPE3G4R_RPE3G4R_TCC0WO3           (PPS_RPE3G4R_RPE3G4R_TCC0WO3_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TCC0/WO3 Position */
#define PPS_RPE3G4R_RPE3G4R_TCC0WO1           (PPS_RPE3G4R_RPE3G4R_TCC0WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TCC0/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TCC0WO5           (PPS_RPE3G4R_RPE3G4R_TCC0WO5_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TCC0/WO5 Position */
#define PPS_RPE3G4R_RPE3G4R_TCC1WO3           (PPS_RPE3G4R_RPE3G4R_TCC1WO3_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TCC1/WO3 Position */
#define PPS_RPE3G4R_RPE3G4R_TCC1WO1           (PPS_RPE3G4R_RPE3G4R_TCC1WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TCC1/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TCC1WO5           (PPS_RPE3G4R_RPE3G4R_TCC1WO5_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TCC1/WO5 Position */
#define PPS_RPE3G4R_RPE3G4R_TCC2WO1           (PPS_RPE3G4R_RPE3G4R_TCC2WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TCC2/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TC0WO0            (PPS_RPE3G4R_RPE3G4R_TC0WO0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC0/WO0 Position */
#define PPS_RPE3G4R_RPE3G4R_TC1WO1            (PPS_RPE3G4R_RPE3G4R_TC1WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC1/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TC2WO1            (PPS_RPE3G4R_RPE3G4R_TC2WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC2/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TC3WO1            (PPS_RPE3G4R_RPE3G4R_TC3WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC3/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TC4WO1            (PPS_RPE3G4R_RPE3G4R_TC4WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC4/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TC5WO1            (PPS_RPE3G4R_RPE3G4R_TC5WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC5/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TC6WO1            (PPS_RPE3G4R_RPE3G4R_TC6WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC6/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TC7WO1            (PPS_RPE3G4R_RPE3G4R_TC7WO1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC7/WO1 Position */
#define PPS_RPE3G4R_RPE3G4R_TC9WO0            (PPS_RPE3G4R_RPE3G4R_TC9WO0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TC9/WO0 Position */
#define PPS_RPE3G4R_RPE3G4R_QSPICS            (PPS_RPE3G4R_RPE3G4R_QSPICS_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) QSPI/CS Position */
#define PPS_RPE3G4R_RPE3G4R_QD2               (PPS_RPE3G4R_RPE3G4R_QD2_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) QSPI/DATA2 Position */
#define PPS_RPE3G4R_RPE3G4R_QD1               (PPS_RPE3G4R_RPE3G4R_QD1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) QSPI/DATA1 Position */
#define PPS_RPE3G4R_RPE3G4R_QD0               (PPS_RPE3G4R_RPE3G4R_QD0_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) QSPI/DATA0 Position */
#define PPS_RPE3G4R_RPE3G4R_TSTBUS2           (PPS_RPE3G4R_RPE3G4R_TSTBUS2_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TSTBUS2 Position */
#define PPS_RPE3G4R_RPE3G4R_TSTBUS6           (PPS_RPE3G4R_RPE3G4R_TSTBUS6_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) TSTBUS6 Position */
#define PPS_RPE3G4R_RPE3G4R_AC_CMP1           (PPS_RPE3G4R_RPE3G4R_AC_CMP1_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) AC/CMP1 Position */
#define PPS_RPE3G4R_RPE3G4R_AC_CMPTOUT        (PPS_RPE3G4R_RPE3G4R_AC_CMPTOUT_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) AC/CMPTOUT Position */
#define PPS_RPE3G4R_RPE3G4R_CAN1_TX           (PPS_RPE3G4R_RPE3G4R_CAN1_TX_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) CAN1/TX Position */
#define PPS_RPE3G4R_RPE3G4R_FECTRL3           (PPS_RPE3G4R_RPE3G4R_FECTRL3_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) FECTRL3 Position */
#define PPS_RPE3G4R_RPE3G4R_FECTRL5           (PPS_RPE3G4R_RPE3G4R_FECTRL5_Val << PPS_RPE3G4R_RPE3G4R_Pos) /* (PPS_RPE3G4R) FECTRL5 Position */
#define PPS_RPE3G4R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE3G4R) Register Mask  */


/* -------- PPS_RPE4G1R : (PPS Offset: 0x428) (R/W 32)  -------- */
#define PPS_RPE4G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE4G1R)   Reset Value */

#define PPS_RPE4G1R_RPE4G1R_Pos               _UINT32_(0)                                          /* (PPS_RPE4G1R) RPE4/G1 Position */
#define PPS_RPE4G1R_RPE4G1R_Msk               (_UINT32_(0x3F) << PPS_RPE4G1R_RPE4G1R_Pos)          /* (PPS_RPE4G1R) RPE4/G1 Mask */
#define PPS_RPE4G1R_RPE4G1R(value)            (PPS_RPE4G1R_RPE4G1R_Msk & (_UINT32_(value) << PPS_RPE4G1R_RPE4G1R_Pos)) /* Assignment of value for RPE4G1R in the PPS_RPE4G1R register */
#define   PPS_RPE4G1R_RPE4G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE4G1R) OFF  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPE4G1R) SERCOM0/PAD3  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPE4G1R) SERCOM0/PAD2  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPE4G1R) SERCOM1/PAD0  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPE4G1R) SERCOM1/PAD2  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPE4G1R) SERCOM2/PAD3  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPE4G1R) SERCOM2/PAD2  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE4G1R) SERCOM3/PAD0  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPE4G1R) SERCOM3/PAD2  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPE4G1R) SERCOM4/PAD3  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPE4G1R) SERCOM4/PAD2  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPE4G1R) SERCOM5/PAD0  */
#define   PPS_RPE4G1R_RPE4G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPE4G1R) SERCOM5/PAD2  */
#define   PPS_RPE4G1R_RPE4G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPE4G1R) TCC0/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPE4G1R) TCC0/WO4  */
#define   PPS_RPE4G1R_RPE4G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPE4G1R) TCC1/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPE4G1R) TCC1/WO4  */
#define   PPS_RPE4G1R_RPE4G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPE4G1R) TCC2/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPE4G1R) TC0/WO1  */
#define   PPS_RPE4G1R_RPE4G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPE4G1R) TC1/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPE4G1R) TC2/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPE4G1R) TC3/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPE4G1R) TC4/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPE4G1R) TC5/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPE4G1R) TC6/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPE4G1R) TC7/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPE4G1R) TC8/WO0  */
#define   PPS_RPE4G1R_RPE4G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPE4G1R) QSPI/CS  */
#define   PPS_RPE4G1R_RPE4G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPE4G1R) QSPI/DATA3  */
#define   PPS_RPE4G1R_RPE4G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPE4G1R) QSPI/DATA2  */
#define   PPS_RPE4G1R_RPE4G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPE4G1R) QSPI/DATA1  */
#define   PPS_RPE4G1R_RPE4G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPE4G1R) QEI/CCMP0  */
#define   PPS_RPE4G1R_RPE4G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPE4G1R) TSTBUS0  */
#define   PPS_RPE4G1R_RPE4G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPE4G1R) TSTBUS4  */
#define   PPS_RPE4G1R_RPE4G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPE4G1R) TSTBUS8  */
#define   PPS_RPE4G1R_RPE4G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPE4G1R) FECTRL1  */
#define   PPS_RPE4G1R_RPE4G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPE4G1R) FECTRL2  */
#define   PPS_RPE4G1R_RPE4G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPE4G1R) COEX/BT/STATE  */
#define PPS_RPE4G1R_RPE4G1R_OFF               (PPS_RPE4G1R_RPE4G1R_OFF_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) OFF Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM0P3           (PPS_RPE4G1R_RPE4G1R_SCOM0P3_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM0/PAD3 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM0P2           (PPS_RPE4G1R_RPE4G1R_SCOM0P2_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM0/PAD2 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM1P0           (PPS_RPE4G1R_RPE4G1R_SCOM1P0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM1/PAD0 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM1P2           (PPS_RPE4G1R_RPE4G1R_SCOM1P2_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM1/PAD2 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM2P3           (PPS_RPE4G1R_RPE4G1R_SCOM2P3_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM2/PAD3 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM2P2           (PPS_RPE4G1R_RPE4G1R_SCOM2P2_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM2/PAD2 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM3P0           (PPS_RPE4G1R_RPE4G1R_SCOM3P0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM3/PAD0 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM3P2           (PPS_RPE4G1R_RPE4G1R_SCOM3P2_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM3/PAD2 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM4P3           (PPS_RPE4G1R_RPE4G1R_SCOM4P3_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM4/PAD3 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM4P2           (PPS_RPE4G1R_RPE4G1R_SCOM4P2_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM4/PAD2 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM5P0           (PPS_RPE4G1R_RPE4G1R_SCOM5P0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM5/PAD0 Position */
#define PPS_RPE4G1R_RPE4G1R_SCOM5P2           (PPS_RPE4G1R_RPE4G1R_SCOM5P2_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) SERCOM5/PAD2 Position */
#define PPS_RPE4G1R_RPE4G1R_TCC0WO0           (PPS_RPE4G1R_RPE4G1R_TCC0WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TCC0/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TCC0WO4           (PPS_RPE4G1R_RPE4G1R_TCC0WO4_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TCC0/WO4 Position */
#define PPS_RPE4G1R_RPE4G1R_TCC1WO0           (PPS_RPE4G1R_RPE4G1R_TCC1WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TCC1/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TCC1WO4           (PPS_RPE4G1R_RPE4G1R_TCC1WO4_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TCC1/WO4 Position */
#define PPS_RPE4G1R_RPE4G1R_TCC2WO0           (PPS_RPE4G1R_RPE4G1R_TCC2WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TCC2/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TC0WO1            (PPS_RPE4G1R_RPE4G1R_TC0WO1_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC0/WO1 Position */
#define PPS_RPE4G1R_RPE4G1R_TC1WO0            (PPS_RPE4G1R_RPE4G1R_TC1WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC1/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TC2WO0            (PPS_RPE4G1R_RPE4G1R_TC2WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC2/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TC3WO0            (PPS_RPE4G1R_RPE4G1R_TC3WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC3/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TC4WO0            (PPS_RPE4G1R_RPE4G1R_TC4WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC4/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TC5WO0            (PPS_RPE4G1R_RPE4G1R_TC5WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC5/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TC6WO0            (PPS_RPE4G1R_RPE4G1R_TC6WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC6/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TC7WO0            (PPS_RPE4G1R_RPE4G1R_TC7WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC7/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_TC8WO0            (PPS_RPE4G1R_RPE4G1R_TC8WO0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TC8/WO0 Position */
#define PPS_RPE4G1R_RPE4G1R_QSPICS            (PPS_RPE4G1R_RPE4G1R_QSPICS_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) QSPI/CS Position */
#define PPS_RPE4G1R_RPE4G1R_QD3               (PPS_RPE4G1R_RPE4G1R_QD3_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) QSPI/DATA3 Position */
#define PPS_RPE4G1R_RPE4G1R_QD2               (PPS_RPE4G1R_RPE4G1R_QD2_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) QSPI/DATA2 Position */
#define PPS_RPE4G1R_RPE4G1R_QD1               (PPS_RPE4G1R_RPE4G1R_QD1_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) QSPI/DATA1 Position */
#define PPS_RPE4G1R_RPE4G1R_QEICCMP0          (PPS_RPE4G1R_RPE4G1R_QEICCMP0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) QEI/CCMP0 Position */
#define PPS_RPE4G1R_RPE4G1R_TSTBUS0           (PPS_RPE4G1R_RPE4G1R_TSTBUS0_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TSTBUS0 Position */
#define PPS_RPE4G1R_RPE4G1R_TSTBUS4           (PPS_RPE4G1R_RPE4G1R_TSTBUS4_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TSTBUS4 Position */
#define PPS_RPE4G1R_RPE4G1R_TSTBUS8           (PPS_RPE4G1R_RPE4G1R_TSTBUS8_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) TSTBUS8 Position */
#define PPS_RPE4G1R_RPE4G1R_FECTRL1           (PPS_RPE4G1R_RPE4G1R_FECTRL1_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) FECTRL1 Position */
#define PPS_RPE4G1R_RPE4G1R_FECTRL2           (PPS_RPE4G1R_RPE4G1R_FECTRL2_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) FECTRL2 Position */
#define PPS_RPE4G1R_RPE4G1R_COEX_BT_STATE     (PPS_RPE4G1R_RPE4G1R_COEX_BT_STATE_Val << PPS_RPE4G1R_RPE4G1R_Pos) /* (PPS_RPE4G1R) COEX/BT/STATE Position */
#define PPS_RPE4G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE4G1R) Register Mask  */


/* -------- PPS_RPE4G5R : (PPS Offset: 0x42C) (R/W 32)  -------- */
#define PPS_RPE4G5R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE4G5R)   Reset Value */

#define PPS_RPE4G5R_RPE4G5R_Pos               _UINT32_(0)                                          /* (PPS_RPE4G5R) RPE4/G5 Position */
#define PPS_RPE4G5R_RPE4G5R_Msk               (_UINT32_(0x3F) << PPS_RPE4G5R_RPE4G5R_Pos)          /* (PPS_RPE4G5R) RPE4/G5 Mask */
#define PPS_RPE4G5R_RPE4G5R(value)            (PPS_RPE4G5R_RPE4G5R_Msk & (_UINT32_(value) << PPS_RPE4G5R_RPE4G5R_Pos)) /* Assignment of value for RPE4G5R in the PPS_RPE4G5R register */
#define   PPS_RPE4G5R_RPE4G5R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE4G5R) OFF  */
#define   PPS_RPE4G5R_RPE4G5R_CCLO0_Val       _UINT32_(0x1)                                        /* (PPS_RPE4G5R) CCL/OUT0  */
#define   PPS_RPE4G5R_RPE4G5R_SCOM1P3_Val     _UINT32_(0x2)                                        /* (PPS_RPE4G5R) SERCOM1/PAD3  */
#define   PPS_RPE4G5R_RPE4G5R_SCOM2P0_Val     _UINT32_(0x3)                                        /* (PPS_RPE4G5R) SERCOM2/PAD0  */
#define   PPS_RPE4G5R_RPE4G5R_TCC0WO4_Val     _UINT32_(0x4)                                        /* (PPS_RPE4G5R) TCC0/WO4  */
#define   PPS_RPE4G5R_RPE4G5R_TCC0WO2_Val     _UINT32_(0x5)                                        /* (PPS_RPE4G5R) TCC0/WO2  */
#define   PPS_RPE4G5R_RPE4G5R_TCC0WO1_Val     _UINT32_(0x6)                                        /* (PPS_RPE4G5R) TCC0/WO1  */
#define   PPS_RPE4G5R_RPE4G5R_TCC1WO4_Val     _UINT32_(0x7)                                        /* (PPS_RPE4G5R) TCC1/WO4  */
#define   PPS_RPE4G5R_RPE4G5R_TCC1WO2_Val     _UINT32_(0x8)                                        /* (PPS_RPE4G5R) TCC1/WO2  */
#define   PPS_RPE4G5R_RPE4G5R_TCC1WO1_Val     _UINT32_(0x9)                                        /* (PPS_RPE4G5R) TCC1/WO1  */
#define   PPS_RPE4G5R_RPE4G5R_TC8WO1_Val      _UINT32_(0xA)                                        /* (PPS_RPE4G5R) TC8/WO1  */
#define   PPS_RPE4G5R_RPE4G5R_TC9WO1_Val      _UINT32_(0xB)                                        /* (PPS_RPE4G5R) TC9/WO1  */
#define   PPS_RPE4G5R_RPE4G5R_QSPICS_Val      _UINT32_(0xC)                                        /* (PPS_RPE4G5R) QSPI/CS  */
#define   PPS_RPE4G5R_RPE4G5R_QEICCMP0_Val    _UINT32_(0xD)                                        /* (PPS_RPE4G5R) QEI/CCMP0  */
#define   PPS_RPE4G5R_RPE4G5R_GMAC_TSUCOMP_Val _UINT32_(0xE)                                        /* (PPS_RPE4G5R) ETH/TSUCOMP  */
#define   PPS_RPE4G5R_RPE4G5R_TSTBUS3_Val     _UINT32_(0xF)                                        /* (PPS_RPE4G5R) TSTBUS3  */
#define   PPS_RPE4G5R_RPE4G5R_TSTBUS7_Val     _UINT32_(0x10)                                       /* (PPS_RPE4G5R) TSTBUS7  */
#define   PPS_RPE4G5R_RPE4G5R_TSTBUS11_Val    _UINT32_(0x11)                                       /* (PPS_RPE4G5R) TSTBUS11  */
#define PPS_RPE4G5R_RPE4G5R_OFF               (PPS_RPE4G5R_RPE4G5R_OFF_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) OFF Position */
#define PPS_RPE4G5R_RPE4G5R_CCLO0             (PPS_RPE4G5R_RPE4G5R_CCLO0_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) CCL/OUT0 Position */
#define PPS_RPE4G5R_RPE4G5R_SCOM1P3           (PPS_RPE4G5R_RPE4G5R_SCOM1P3_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) SERCOM1/PAD3 Position */
#define PPS_RPE4G5R_RPE4G5R_SCOM2P0           (PPS_RPE4G5R_RPE4G5R_SCOM2P0_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) SERCOM2/PAD0 Position */
#define PPS_RPE4G5R_RPE4G5R_TCC0WO4           (PPS_RPE4G5R_RPE4G5R_TCC0WO4_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TCC0/WO4 Position */
#define PPS_RPE4G5R_RPE4G5R_TCC0WO2           (PPS_RPE4G5R_RPE4G5R_TCC0WO2_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TCC0/WO2 Position */
#define PPS_RPE4G5R_RPE4G5R_TCC0WO1           (PPS_RPE4G5R_RPE4G5R_TCC0WO1_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TCC0/WO1 Position */
#define PPS_RPE4G5R_RPE4G5R_TCC1WO4           (PPS_RPE4G5R_RPE4G5R_TCC1WO4_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TCC1/WO4 Position */
#define PPS_RPE4G5R_RPE4G5R_TCC1WO2           (PPS_RPE4G5R_RPE4G5R_TCC1WO2_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TCC1/WO2 Position */
#define PPS_RPE4G5R_RPE4G5R_TCC1WO1           (PPS_RPE4G5R_RPE4G5R_TCC1WO1_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TCC1/WO1 Position */
#define PPS_RPE4G5R_RPE4G5R_TC8WO1            (PPS_RPE4G5R_RPE4G5R_TC8WO1_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TC8/WO1 Position */
#define PPS_RPE4G5R_RPE4G5R_TC9WO1            (PPS_RPE4G5R_RPE4G5R_TC9WO1_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TC9/WO1 Position */
#define PPS_RPE4G5R_RPE4G5R_QSPICS            (PPS_RPE4G5R_RPE4G5R_QSPICS_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) QSPI/CS Position */
#define PPS_RPE4G5R_RPE4G5R_QEICCMP0          (PPS_RPE4G5R_RPE4G5R_QEICCMP0_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) QEI/CCMP0 Position */
#define PPS_RPE4G5R_RPE4G5R_GMAC_TSUCOMP      (PPS_RPE4G5R_RPE4G5R_GMAC_TSUCOMP_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) ETH/TSUCOMP Position */
#define PPS_RPE4G5R_RPE4G5R_TSTBUS3           (PPS_RPE4G5R_RPE4G5R_TSTBUS3_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TSTBUS3 Position */
#define PPS_RPE4G5R_RPE4G5R_TSTBUS7           (PPS_RPE4G5R_RPE4G5R_TSTBUS7_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TSTBUS7 Position */
#define PPS_RPE4G5R_RPE4G5R_TSTBUS11          (PPS_RPE4G5R_RPE4G5R_TSTBUS11_Val << PPS_RPE4G5R_RPE4G5R_Pos) /* (PPS_RPE4G5R) TSTBUS11 Position */
#define PPS_RPE4G5R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE4G5R) Register Mask  */


/* -------- PPS_RPE5G6R : (PPS Offset: 0x430) (R/W 32)  -------- */
#define PPS_RPE5G6R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE5G6R)   Reset Value */

#define PPS_RPE5G6R_RPE5G6R_Pos               _UINT32_(0)                                          /* (PPS_RPE5G6R) RPE5/G6 Position */
#define PPS_RPE5G6R_RPE5G6R_Msk               (_UINT32_(0x3F) << PPS_RPE5G6R_RPE5G6R_Pos)          /* (PPS_RPE5G6R) RPE5/G6 Mask */
#define PPS_RPE5G6R_RPE5G6R(value)            (PPS_RPE5G6R_RPE5G6R_Msk & (_UINT32_(value) << PPS_RPE5G6R_RPE5G6R_Pos)) /* Assignment of value for RPE5G6R in the PPS_RPE5G6R register */
#define   PPS_RPE5G6R_RPE5G6R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE5G6R) OFF  */
#define   PPS_RPE5G6R_RPE5G6R_SCOM0P1_Val     _UINT32_(0x1)                                        /* (PPS_RPE5G6R) SERCOM0/PAD1  */
#define   PPS_RPE5G6R_RPE5G6R_SCOM1P1_Val     _UINT32_(0x2)                                        /* (PPS_RPE5G6R) SERCOM1/PAD1  */
#define   PPS_RPE5G6R_RPE5G6R_SCOM2P1_Val     _UINT32_(0x3)                                        /* (PPS_RPE5G6R) SERCOM2/PAD1  */
#define   PPS_RPE5G6R_RPE5G6R_SCOM3P1_Val     _UINT32_(0x4)                                        /* (PPS_RPE5G6R) SERCOM3/PAD1  */
#define   PPS_RPE5G6R_RPE5G6R_SCOM4P1_Val     _UINT32_(0x5)                                        /* (PPS_RPE5G6R) SERCOM4/PAD1  */
#define   PPS_RPE5G6R_RPE5G6R_SCOM5P1_Val     _UINT32_(0x6)                                        /* (PPS_RPE5G6R) SERCOM5/PAD1  */
#define   PPS_RPE5G6R_RPE5G6R_QSPI_SCK_Val    _UINT32_(0x7)                                        /* (PPS_RPE5G6R) QSPI/SCK  */
#define   PPS_RPE5G6R_RPE5G6R_REFO1_Val       _UINT32_(0x8)                                        /* (PPS_RPE5G6R) REFO1  */
#define   PPS_RPE5G6R_RPE5G6R_REFO2_Val       _UINT32_(0x9)                                        /* (PPS_RPE5G6R) REFO2  */
#define   PPS_RPE5G6R_RPE5G6R_REFO3_Val       _UINT32_(0xA)                                        /* (PPS_RPE5G6R) REFO3  */
#define   PPS_RPE5G6R_RPE5G6R_REFO4_Val       _UINT32_(0xB)                                        /* (PPS_RPE5G6R) REFO4  */
#define PPS_RPE5G6R_RPE5G6R_OFF               (PPS_RPE5G6R_RPE5G6R_OFF_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) OFF Position */
#define PPS_RPE5G6R_RPE5G6R_SCOM0P1           (PPS_RPE5G6R_RPE5G6R_SCOM0P1_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) SERCOM0/PAD1 Position */
#define PPS_RPE5G6R_RPE5G6R_SCOM1P1           (PPS_RPE5G6R_RPE5G6R_SCOM1P1_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) SERCOM1/PAD1 Position */
#define PPS_RPE5G6R_RPE5G6R_SCOM2P1           (PPS_RPE5G6R_RPE5G6R_SCOM2P1_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) SERCOM2/PAD1 Position */
#define PPS_RPE5G6R_RPE5G6R_SCOM3P1           (PPS_RPE5G6R_RPE5G6R_SCOM3P1_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) SERCOM3/PAD1 Position */
#define PPS_RPE5G6R_RPE5G6R_SCOM4P1           (PPS_RPE5G6R_RPE5G6R_SCOM4P1_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) SERCOM4/PAD1 Position */
#define PPS_RPE5G6R_RPE5G6R_SCOM5P1           (PPS_RPE5G6R_RPE5G6R_SCOM5P1_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) SERCOM5/PAD1 Position */
#define PPS_RPE5G6R_RPE5G6R_QSPI_SCK          (PPS_RPE5G6R_RPE5G6R_QSPI_SCK_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) QSPI/SCK Position */
#define PPS_RPE5G6R_RPE5G6R_REFO1             (PPS_RPE5G6R_RPE5G6R_REFO1_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) REFO1 Position */
#define PPS_RPE5G6R_RPE5G6R_REFO2             (PPS_RPE5G6R_RPE5G6R_REFO2_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) REFO2 Position */
#define PPS_RPE5G6R_RPE5G6R_REFO3             (PPS_RPE5G6R_RPE5G6R_REFO3_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) REFO3 Position */
#define PPS_RPE5G6R_RPE5G6R_REFO4             (PPS_RPE5G6R_RPE5G6R_REFO4_Val << PPS_RPE5G6R_RPE5G6R_Pos) /* (PPS_RPE5G6R) REFO4 Position */
#define PPS_RPE5G6R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE5G6R) Register Mask  */


/* -------- PPS_RPE6G1R : (PPS Offset: 0x434) (R/W 32)  -------- */
#define PPS_RPE6G1R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE6G1R)   Reset Value */

#define PPS_RPE6G1R_RPE6G1R_Pos               _UINT32_(0)                                          /* (PPS_RPE6G1R) RPE6/G1 Position */
#define PPS_RPE6G1R_RPE6G1R_Msk               (_UINT32_(0x3F) << PPS_RPE6G1R_RPE6G1R_Pos)          /* (PPS_RPE6G1R) RPE6/G1 Mask */
#define PPS_RPE6G1R_RPE6G1R(value)            (PPS_RPE6G1R_RPE6G1R_Msk & (_UINT32_(value) << PPS_RPE6G1R_RPE6G1R_Pos)) /* Assignment of value for RPE6G1R in the PPS_RPE6G1R register */
#define   PPS_RPE6G1R_RPE6G1R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE6G1R) OFF  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM0P3_Val     _UINT32_(0x1)                                        /* (PPS_RPE6G1R) SERCOM0/PAD3  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM0P2_Val     _UINT32_(0x2)                                        /* (PPS_RPE6G1R) SERCOM0/PAD2  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM1P0_Val     _UINT32_(0x3)                                        /* (PPS_RPE6G1R) SERCOM1/PAD0  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM1P2_Val     _UINT32_(0x4)                                        /* (PPS_RPE6G1R) SERCOM1/PAD2  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM2P3_Val     _UINT32_(0x5)                                        /* (PPS_RPE6G1R) SERCOM2/PAD3  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM2P2_Val     _UINT32_(0x6)                                        /* (PPS_RPE6G1R) SERCOM2/PAD2  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM3P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE6G1R) SERCOM3/PAD0  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM3P2_Val     _UINT32_(0x8)                                        /* (PPS_RPE6G1R) SERCOM3/PAD2  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM4P3_Val     _UINT32_(0x9)                                        /* (PPS_RPE6G1R) SERCOM4/PAD3  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM4P2_Val     _UINT32_(0xA)                                        /* (PPS_RPE6G1R) SERCOM4/PAD2  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM5P0_Val     _UINT32_(0xB)                                        /* (PPS_RPE6G1R) SERCOM5/PAD0  */
#define   PPS_RPE6G1R_RPE6G1R_SCOM5P2_Val     _UINT32_(0xC)                                        /* (PPS_RPE6G1R) SERCOM5/PAD2  */
#define   PPS_RPE6G1R_RPE6G1R_TCC0WO0_Val     _UINT32_(0xD)                                        /* (PPS_RPE6G1R) TCC0/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TCC0WO4_Val     _UINT32_(0xE)                                        /* (PPS_RPE6G1R) TCC0/WO4  */
#define   PPS_RPE6G1R_RPE6G1R_TCC1WO0_Val     _UINT32_(0xF)                                        /* (PPS_RPE6G1R) TCC1/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TCC1WO4_Val     _UINT32_(0x10)                                       /* (PPS_RPE6G1R) TCC1/WO4  */
#define   PPS_RPE6G1R_RPE6G1R_TCC2WO0_Val     _UINT32_(0x11)                                       /* (PPS_RPE6G1R) TCC2/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TC0WO1_Val      _UINT32_(0x12)                                       /* (PPS_RPE6G1R) TC0/WO1  */
#define   PPS_RPE6G1R_RPE6G1R_TC1WO0_Val      _UINT32_(0x13)                                       /* (PPS_RPE6G1R) TC1/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TC2WO0_Val      _UINT32_(0x14)                                       /* (PPS_RPE6G1R) TC2/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TC3WO0_Val      _UINT32_(0x15)                                       /* (PPS_RPE6G1R) TC3/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TC4WO0_Val      _UINT32_(0x16)                                       /* (PPS_RPE6G1R) TC4/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TC5WO0_Val      _UINT32_(0x17)                                       /* (PPS_RPE6G1R) TC5/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TC6WO0_Val      _UINT32_(0x18)                                       /* (PPS_RPE6G1R) TC6/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TC7WO0_Val      _UINT32_(0x19)                                       /* (PPS_RPE6G1R) TC7/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_TC8WO0_Val      _UINT32_(0x1A)                                       /* (PPS_RPE6G1R) TC8/WO0  */
#define   PPS_RPE6G1R_RPE6G1R_QSPICS_Val      _UINT32_(0x1B)                                       /* (PPS_RPE6G1R) QSPI/CS  */
#define   PPS_RPE6G1R_RPE6G1R_QD3_Val         _UINT32_(0x1C)                                       /* (PPS_RPE6G1R) QSPI/DATA3  */
#define   PPS_RPE6G1R_RPE6G1R_QD2_Val         _UINT32_(0x1D)                                       /* (PPS_RPE6G1R) QSPI/DATA2  */
#define   PPS_RPE6G1R_RPE6G1R_QD1_Val         _UINT32_(0x1E)                                       /* (PPS_RPE6G1R) QSPI/DATA1  */
#define   PPS_RPE6G1R_RPE6G1R_QEICCMP0_Val    _UINT32_(0x1F)                                       /* (PPS_RPE6G1R) QEI/CCMP0  */
#define   PPS_RPE6G1R_RPE6G1R_TSTBUS0_Val     _UINT32_(0x20)                                       /* (PPS_RPE6G1R) TSTBUS0  */
#define   PPS_RPE6G1R_RPE6G1R_TSTBUS4_Val     _UINT32_(0x21)                                       /* (PPS_RPE6G1R) TSTBUS4  */
#define   PPS_RPE6G1R_RPE6G1R_TSTBUS8_Val     _UINT32_(0x22)                                       /* (PPS_RPE6G1R) TSTBUS8  */
#define   PPS_RPE6G1R_RPE6G1R_FECTRL1_Val     _UINT32_(0x23)                                       /* (PPS_RPE6G1R) FECTRL1  */
#define   PPS_RPE6G1R_RPE6G1R_FECTRL2_Val     _UINT32_(0x24)                                       /* (PPS_RPE6G1R) FECTRL2  */
#define   PPS_RPE6G1R_RPE6G1R_COEX_BT_STATE_Val _UINT32_(0x25)                                       /* (PPS_RPE6G1R) COEX/BT/STATE  */
#define PPS_RPE6G1R_RPE6G1R_OFF               (PPS_RPE6G1R_RPE6G1R_OFF_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) OFF Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM0P3           (PPS_RPE6G1R_RPE6G1R_SCOM0P3_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM0/PAD3 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM0P2           (PPS_RPE6G1R_RPE6G1R_SCOM0P2_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM0/PAD2 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM1P0           (PPS_RPE6G1R_RPE6G1R_SCOM1P0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM1/PAD0 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM1P2           (PPS_RPE6G1R_RPE6G1R_SCOM1P2_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM1/PAD2 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM2P3           (PPS_RPE6G1R_RPE6G1R_SCOM2P3_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM2/PAD3 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM2P2           (PPS_RPE6G1R_RPE6G1R_SCOM2P2_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM2/PAD2 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM3P0           (PPS_RPE6G1R_RPE6G1R_SCOM3P0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM3/PAD0 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM3P2           (PPS_RPE6G1R_RPE6G1R_SCOM3P2_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM3/PAD2 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM4P3           (PPS_RPE6G1R_RPE6G1R_SCOM4P3_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM4/PAD3 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM4P2           (PPS_RPE6G1R_RPE6G1R_SCOM4P2_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM4/PAD2 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM5P0           (PPS_RPE6G1R_RPE6G1R_SCOM5P0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM5/PAD0 Position */
#define PPS_RPE6G1R_RPE6G1R_SCOM5P2           (PPS_RPE6G1R_RPE6G1R_SCOM5P2_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) SERCOM5/PAD2 Position */
#define PPS_RPE6G1R_RPE6G1R_TCC0WO0           (PPS_RPE6G1R_RPE6G1R_TCC0WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TCC0/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TCC0WO4           (PPS_RPE6G1R_RPE6G1R_TCC0WO4_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TCC0/WO4 Position */
#define PPS_RPE6G1R_RPE6G1R_TCC1WO0           (PPS_RPE6G1R_RPE6G1R_TCC1WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TCC1/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TCC1WO4           (PPS_RPE6G1R_RPE6G1R_TCC1WO4_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TCC1/WO4 Position */
#define PPS_RPE6G1R_RPE6G1R_TCC2WO0           (PPS_RPE6G1R_RPE6G1R_TCC2WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TCC2/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TC0WO1            (PPS_RPE6G1R_RPE6G1R_TC0WO1_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC0/WO1 Position */
#define PPS_RPE6G1R_RPE6G1R_TC1WO0            (PPS_RPE6G1R_RPE6G1R_TC1WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC1/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TC2WO0            (PPS_RPE6G1R_RPE6G1R_TC2WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC2/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TC3WO0            (PPS_RPE6G1R_RPE6G1R_TC3WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC3/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TC4WO0            (PPS_RPE6G1R_RPE6G1R_TC4WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC4/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TC5WO0            (PPS_RPE6G1R_RPE6G1R_TC5WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC5/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TC6WO0            (PPS_RPE6G1R_RPE6G1R_TC6WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC6/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TC7WO0            (PPS_RPE6G1R_RPE6G1R_TC7WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC7/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_TC8WO0            (PPS_RPE6G1R_RPE6G1R_TC8WO0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TC8/WO0 Position */
#define PPS_RPE6G1R_RPE6G1R_QSPICS            (PPS_RPE6G1R_RPE6G1R_QSPICS_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) QSPI/CS Position */
#define PPS_RPE6G1R_RPE6G1R_QD3               (PPS_RPE6G1R_RPE6G1R_QD3_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) QSPI/DATA3 Position */
#define PPS_RPE6G1R_RPE6G1R_QD2               (PPS_RPE6G1R_RPE6G1R_QD2_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) QSPI/DATA2 Position */
#define PPS_RPE6G1R_RPE6G1R_QD1               (PPS_RPE6G1R_RPE6G1R_QD1_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) QSPI/DATA1 Position */
#define PPS_RPE6G1R_RPE6G1R_QEICCMP0          (PPS_RPE6G1R_RPE6G1R_QEICCMP0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) QEI/CCMP0 Position */
#define PPS_RPE6G1R_RPE6G1R_TSTBUS0           (PPS_RPE6G1R_RPE6G1R_TSTBUS0_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TSTBUS0 Position */
#define PPS_RPE6G1R_RPE6G1R_TSTBUS4           (PPS_RPE6G1R_RPE6G1R_TSTBUS4_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TSTBUS4 Position */
#define PPS_RPE6G1R_RPE6G1R_TSTBUS8           (PPS_RPE6G1R_RPE6G1R_TSTBUS8_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) TSTBUS8 Position */
#define PPS_RPE6G1R_RPE6G1R_FECTRL1           (PPS_RPE6G1R_RPE6G1R_FECTRL1_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) FECTRL1 Position */
#define PPS_RPE6G1R_RPE6G1R_FECTRL2           (PPS_RPE6G1R_RPE6G1R_FECTRL2_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) FECTRL2 Position */
#define PPS_RPE6G1R_RPE6G1R_COEX_BT_STATE     (PPS_RPE6G1R_RPE6G1R_COEX_BT_STATE_Val << PPS_RPE6G1R_RPE6G1R_Pos) /* (PPS_RPE6G1R) COEX/BT/STATE Position */
#define PPS_RPE6G1R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE6G1R) Register Mask  */


/* -------- PPS_RPE6G2R : (PPS Offset: 0x438) (R/W 32)  -------- */
#define PPS_RPE6G2R_RESETVALUE                _UINT32_(0x00)                                       /*  (PPS_RPE6G2R)   Reset Value */

#define PPS_RPE6G2R_RPE6G2R_Pos               _UINT32_(0)                                          /* (PPS_RPE6G2R) RPE6/G2 Position */
#define PPS_RPE6G2R_RPE6G2R_Msk               (_UINT32_(0x3F) << PPS_RPE6G2R_RPE6G2R_Pos)          /* (PPS_RPE6G2R) RPE6/G2 Mask */
#define PPS_RPE6G2R_RPE6G2R(value)            (PPS_RPE6G2R_RPE6G2R_Msk & (_UINT32_(value) << PPS_RPE6G2R_RPE6G2R_Pos)) /* Assignment of value for RPE6G2R in the PPS_RPE6G2R register */
#define   PPS_RPE6G2R_RPE6G2R_OFF_Val         _UINT32_(0x0)                                        /* (PPS_RPE6G2R) OFF  */
#define   PPS_RPE6G2R_RPE6G2R_CCLO1_Val       _UINT32_(0x1)                                        /* (PPS_RPE6G2R) CCL/OUT1  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM0P0_Val     _UINT32_(0x2)                                        /* (PPS_RPE6G2R) SERCOM0/PAD0  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM0P3_Val     _UINT32_(0x3)                                        /* (PPS_RPE6G2R) SERCOM0/PAD3  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM0P2_Val     _UINT32_(0x4)                                        /* (PPS_RPE6G2R) SERCOM0/PAD2  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM1P3_Val     _UINT32_(0x5)                                        /* (PPS_RPE6G2R) SERCOM1/PAD3  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM1P2_Val     _UINT32_(0x6)                                        /* (PPS_RPE6G2R) SERCOM1/PAD2  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM2P0_Val     _UINT32_(0x7)                                        /* (PPS_RPE6G2R) SERCOM2/PAD0  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM2P3_Val     _UINT32_(0x8)                                        /* (PPS_RPE6G2R) SERCOM2/PAD3  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM2P2_Val     _UINT32_(0x9)                                        /* (PPS_RPE6G2R) SERCOM2/PAD2  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM3P3_Val     _UINT32_(0xA)                                        /* (PPS_RPE6G2R) SERCOM3/PAD3  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM3P2_Val     _UINT32_(0xB)                                        /* (PPS_RPE6G2R) SERCOM3/PAD2  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM4P0_Val     _UINT32_(0xC)                                        /* (PPS_RPE6G2R) SERCOM4/PAD0  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM4P3_Val     _UINT32_(0xD)                                        /* (PPS_RPE6G2R) SERCOM4/PAD3  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM4P2_Val     _UINT32_(0xE)                                        /* (PPS_RPE6G2R) SERCOM4/PAD2  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM5P3_Val     _UINT32_(0xF)                                        /* (PPS_RPE6G2R) SERCOM5/PAD3  */
#define   PPS_RPE6G2R_RPE6G2R_SCOM5P2_Val     _UINT32_(0x10)                                       /* (PPS_RPE6G2R) SERCOM5/PAD2  */
#define   PPS_RPE6G2R_RPE6G2R_TCC0WO1_Val     _UINT32_(0x11)                                       /* (PPS_RPE6G2R) TCC0/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TCC0WO5_Val     _UINT32_(0x12)                                       /* (PPS_RPE6G2R) TCC0/WO5  */
#define   PPS_RPE6G2R_RPE6G2R_TCC0WO3_Val     _UINT32_(0x13)                                       /* (PPS_RPE6G2R) TCC0/WO3  */
#define   PPS_RPE6G2R_RPE6G2R_TCC1WO1_Val     _UINT32_(0x14)                                       /* (PPS_RPE6G2R) TCC1/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TCC1WO5_Val     _UINT32_(0x15)                                       /* (PPS_RPE6G2R) TCC1/WO5  */
#define   PPS_RPE6G2R_RPE6G2R_TCC1WO3_Val     _UINT32_(0x16)                                       /* (PPS_RPE6G2R) TCC1/WO3  */
#define   PPS_RPE6G2R_RPE6G2R_TCC2WO1_Val     _UINT32_(0x17)                                       /* (PPS_RPE6G2R) TCC2/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC0WO1_Val      _UINT32_(0x18)                                       /* (PPS_RPE6G2R) TC0/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC1WO1_Val      _UINT32_(0x19)                                       /* (PPS_RPE6G2R) TC1/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC2WO1_Val      _UINT32_(0x1A)                                       /* (PPS_RPE6G2R) TC2/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC3WO1_Val      _UINT32_(0x1B)                                       /* (PPS_RPE6G2R) TC3/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC4WO1_Val      _UINT32_(0x1C)                                       /* (PPS_RPE6G2R) TC4/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC5WO1_Val      _UINT32_(0x1D)                                       /* (PPS_RPE6G2R) TC5/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC6WO1_Val      _UINT32_(0x1E)                                       /* (PPS_RPE6G2R) TC6/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC7WO1_Val      _UINT32_(0x1F)                                       /* (PPS_RPE6G2R) TC7/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC8WO1_Val      _UINT32_(0x20)                                       /* (PPS_RPE6G2R) TC8/WO1  */
#define   PPS_RPE6G2R_RPE6G2R_TC9WO0_Val      _UINT32_(0x21)                                       /* (PPS_RPE6G2R) TC9/WO0  */
#define   PPS_RPE6G2R_RPE6G2R_QSPICS_Val      _UINT32_(0x22)                                       /* (PPS_RPE6G2R) QSPI/CS  */
#define   PPS_RPE6G2R_RPE6G2R_QD0_Val         _UINT32_(0x23)                                       /* (PPS_RPE6G2R) QSPI/DATA0  */
#define   PPS_RPE6G2R_RPE6G2R_QD3_Val         _UINT32_(0x24)                                       /* (PPS_RPE6G2R) QSPI/DATA3  */
#define   PPS_RPE6G2R_RPE6G2R_QD2_Val         _UINT32_(0x25)                                       /* (PPS_RPE6G2R) QSPI/DATA2  */
#define   PPS_RPE6G2R_RPE6G2R_TSTBUS5_Val     _UINT32_(0x26)                                       /* (PPS_RPE6G2R) TSTBUS5  */
#define   PPS_RPE6G2R_RPE6G2R_TSTBUS9_Val     _UINT32_(0x27)                                       /* (PPS_RPE6G2R) TSTBUS9  */
#define   PPS_RPE6G2R_RPE6G2R_FECTRL0_Val     _UINT32_(0x28)                                       /* (PPS_RPE6G2R) FECTRL0  */
#define   PPS_RPE6G2R_RPE6G2R_COEX_RF_ACT_Val _UINT32_(0x29)                                       /* (PPS_RPE6G2R) COEX/RF/ACT  */
#define PPS_RPE6G2R_RPE6G2R_OFF               (PPS_RPE6G2R_RPE6G2R_OFF_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) OFF Position */
#define PPS_RPE6G2R_RPE6G2R_CCLO1             (PPS_RPE6G2R_RPE6G2R_CCLO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) CCL/OUT1 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM0P0           (PPS_RPE6G2R_RPE6G2R_SCOM0P0_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM0/PAD0 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM0P3           (PPS_RPE6G2R_RPE6G2R_SCOM0P3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM0/PAD3 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM0P2           (PPS_RPE6G2R_RPE6G2R_SCOM0P2_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM0/PAD2 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM1P3           (PPS_RPE6G2R_RPE6G2R_SCOM1P3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM1/PAD3 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM1P2           (PPS_RPE6G2R_RPE6G2R_SCOM1P2_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM1/PAD2 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM2P0           (PPS_RPE6G2R_RPE6G2R_SCOM2P0_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM2/PAD0 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM2P3           (PPS_RPE6G2R_RPE6G2R_SCOM2P3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM2/PAD3 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM2P2           (PPS_RPE6G2R_RPE6G2R_SCOM2P2_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM2/PAD2 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM3P3           (PPS_RPE6G2R_RPE6G2R_SCOM3P3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM3/PAD3 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM3P2           (PPS_RPE6G2R_RPE6G2R_SCOM3P2_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM3/PAD2 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM4P0           (PPS_RPE6G2R_RPE6G2R_SCOM4P0_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM4/PAD0 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM4P3           (PPS_RPE6G2R_RPE6G2R_SCOM4P3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM4/PAD3 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM4P2           (PPS_RPE6G2R_RPE6G2R_SCOM4P2_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM4/PAD2 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM5P3           (PPS_RPE6G2R_RPE6G2R_SCOM5P3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM5/PAD3 Position */
#define PPS_RPE6G2R_RPE6G2R_SCOM5P2           (PPS_RPE6G2R_RPE6G2R_SCOM5P2_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) SERCOM5/PAD2 Position */
#define PPS_RPE6G2R_RPE6G2R_TCC0WO1           (PPS_RPE6G2R_RPE6G2R_TCC0WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TCC0/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TCC0WO5           (PPS_RPE6G2R_RPE6G2R_TCC0WO5_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TCC0/WO5 Position */
#define PPS_RPE6G2R_RPE6G2R_TCC0WO3           (PPS_RPE6G2R_RPE6G2R_TCC0WO3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TCC0/WO3 Position */
#define PPS_RPE6G2R_RPE6G2R_TCC1WO1           (PPS_RPE6G2R_RPE6G2R_TCC1WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TCC1/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TCC1WO5           (PPS_RPE6G2R_RPE6G2R_TCC1WO5_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TCC1/WO5 Position */
#define PPS_RPE6G2R_RPE6G2R_TCC1WO3           (PPS_RPE6G2R_RPE6G2R_TCC1WO3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TCC1/WO3 Position */
#define PPS_RPE6G2R_RPE6G2R_TCC2WO1           (PPS_RPE6G2R_RPE6G2R_TCC2WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TCC2/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC0WO1            (PPS_RPE6G2R_RPE6G2R_TC0WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC0/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC1WO1            (PPS_RPE6G2R_RPE6G2R_TC1WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC1/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC2WO1            (PPS_RPE6G2R_RPE6G2R_TC2WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC2/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC3WO1            (PPS_RPE6G2R_RPE6G2R_TC3WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC3/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC4WO1            (PPS_RPE6G2R_RPE6G2R_TC4WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC4/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC5WO1            (PPS_RPE6G2R_RPE6G2R_TC5WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC5/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC6WO1            (PPS_RPE6G2R_RPE6G2R_TC6WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC6/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC7WO1            (PPS_RPE6G2R_RPE6G2R_TC7WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC7/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC8WO1            (PPS_RPE6G2R_RPE6G2R_TC8WO1_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC8/WO1 Position */
#define PPS_RPE6G2R_RPE6G2R_TC9WO0            (PPS_RPE6G2R_RPE6G2R_TC9WO0_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TC9/WO0 Position */
#define PPS_RPE6G2R_RPE6G2R_QSPICS            (PPS_RPE6G2R_RPE6G2R_QSPICS_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) QSPI/CS Position */
#define PPS_RPE6G2R_RPE6G2R_QD0               (PPS_RPE6G2R_RPE6G2R_QD0_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) QSPI/DATA0 Position */
#define PPS_RPE6G2R_RPE6G2R_QD3               (PPS_RPE6G2R_RPE6G2R_QD3_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) QSPI/DATA3 Position */
#define PPS_RPE6G2R_RPE6G2R_QD2               (PPS_RPE6G2R_RPE6G2R_QD2_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) QSPI/DATA2 Position */
#define PPS_RPE6G2R_RPE6G2R_TSTBUS5           (PPS_RPE6G2R_RPE6G2R_TSTBUS5_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TSTBUS5 Position */
#define PPS_RPE6G2R_RPE6G2R_TSTBUS9           (PPS_RPE6G2R_RPE6G2R_TSTBUS9_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) TSTBUS9 Position */
#define PPS_RPE6G2R_RPE6G2R_FECTRL0           (PPS_RPE6G2R_RPE6G2R_FECTRL0_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) FECTRL0 Position */
#define PPS_RPE6G2R_RPE6G2R_COEX_RF_ACT       (PPS_RPE6G2R_RPE6G2R_COEX_RF_ACT_Val << PPS_RPE6G2R_RPE6G2R_Pos) /* (PPS_RPE6G2R) COEX/RF/ACT Position */
#define PPS_RPE6G2R_Msk                       _UINT32_(0x0000003F)                                 /* (PPS_RPE6G2R) Register Mask  */


/* PPS register offsets definitions */
#define PPS_EXTINT0R_REG_OFST          _UINT32_(0x00)      /* (PPS_EXTINT0R)  Offset */
#define PPS_EXTINT1R_REG_OFST          _UINT32_(0x04)      /* (PPS_EXTINT1R)  Offset */
#define PPS_EXTINT2R_REG_OFST          _UINT32_(0x08)      /* (PPS_EXTINT2R)  Offset */
#define PPS_EXTINT3R_REG_OFST          _UINT32_(0x0C)      /* (PPS_EXTINT3R)  Offset */
#define PPS_NMIR_REG_OFST              _UINT32_(0x3C)      /* (PPS_NMIR)  Offset */
#define PPS_SCOM0P0R_REG_OFST          _UINT32_(0x40)      /* (PPS_SCOM0P0R)  Offset */
#define PPS_SCOM0P1R_REG_OFST          _UINT32_(0x44)      /* (PPS_SCOM0P1R)  Offset */
#define PPS_SCOM0P2R_REG_OFST          _UINT32_(0x48)      /* (PPS_SCOM0P2R)  Offset */
#define PPS_SCOM0P3R_REG_OFST          _UINT32_(0x4C)      /* (PPS_SCOM0P3R)  Offset */
#define PPS_SCOM1P0R_REG_OFST          _UINT32_(0x50)      /* (PPS_SCOM1P0R)  Offset */
#define PPS_SCOM1P1R_REG_OFST          _UINT32_(0x54)      /* (PPS_SCOM1P1R)  Offset */
#define PPS_SCOM1P2R_REG_OFST          _UINT32_(0x58)      /* (PPS_SCOM1P2R)  Offset */
#define PPS_SCOM1P3R_REG_OFST          _UINT32_(0x5C)      /* (PPS_SCOM1P3R)  Offset */
#define PPS_SCOM2P0R_REG_OFST          _UINT32_(0x60)      /* (PPS_SCOM2P0R)  Offset */
#define PPS_SCOM2P1R_REG_OFST          _UINT32_(0x64)      /* (PPS_SCOM2P1R)  Offset */
#define PPS_SCOM2P2R_REG_OFST          _UINT32_(0x68)      /* (PPS_SCOM2P2R)  Offset */
#define PPS_SCOM2P3R_REG_OFST          _UINT32_(0x6C)      /* (PPS_SCOM2P3R)  Offset */
#define PPS_SCOM3P0R_REG_OFST          _UINT32_(0x70)      /* (PPS_SCOM3P0R)  Offset */
#define PPS_SCOM3P1R_REG_OFST          _UINT32_(0x74)      /* (PPS_SCOM3P1R)  Offset */
#define PPS_SCOM3P2R_REG_OFST          _UINT32_(0x78)      /* (PPS_SCOM3P2R)  Offset */
#define PPS_SCOM3P3R_REG_OFST          _UINT32_(0x7C)      /* (PPS_SCOM3P3R)  Offset */
#define PPS_SCOM4P0R_REG_OFST          _UINT32_(0x80)      /* (PPS_SCOM4P0R)  Offset */
#define PPS_SCOM4P1R_REG_OFST          _UINT32_(0x84)      /* (PPS_SCOM4P1R)  Offset */
#define PPS_SCOM4P2R_REG_OFST          _UINT32_(0x88)      /* (PPS_SCOM4P2R)  Offset */
#define PPS_SCOM4P3R_REG_OFST          _UINT32_(0x8C)      /* (PPS_SCOM4P3R)  Offset */
#define PPS_SCOM5P0R_REG_OFST          _UINT32_(0x90)      /* (PPS_SCOM5P0R)  Offset */
#define PPS_SCOM5P1R_REG_OFST          _UINT32_(0x94)      /* (PPS_SCOM5P1R)  Offset */
#define PPS_SCOM5P2R_REG_OFST          _UINT32_(0x98)      /* (PPS_SCOM5P2R)  Offset */
#define PPS_SCOM5P3R_REG_OFST          _UINT32_(0x9C)      /* (PPS_SCOM5P3R)  Offset */
#define PPS_QD0R_REG_OFST              _UINT32_(0xA0)      /* (PPS_QD0R)  Offset */
#define PPS_QD1R_REG_OFST              _UINT32_(0xA4)      /* (PPS_QD1R)  Offset */
#define PPS_QD2R_REG_OFST              _UINT32_(0xA8)      /* (PPS_QD2R)  Offset */
#define PPS_QD3R_REG_OFST              _UINT32_(0xAC)      /* (PPS_QD3R)  Offset */
#define PPS_REFIR_REG_OFST             _UINT32_(0xB0)      /* (PPS_REFIR)  Offset */
#define PPS_CCLIN0R_REG_OFST           _UINT32_(0xB4)      /* (PPS_CCLIN0R)  Offset */
#define PPS_CCLIN1R_REG_OFST           _UINT32_(0xB8)      /* (PPS_CCLIN1R)  Offset */
#define PPS_CCLIN2R_REG_OFST           _UINT32_(0xBC)      /* (PPS_CCLIN2R)  Offset */
#define PPS_CCLIN3R_REG_OFST           _UINT32_(0xC0)      /* (PPS_CCLIN3R)  Offset */
#define PPS_CCLIN4R_REG_OFST           _UINT32_(0xC4)      /* (PPS_CCLIN4R)  Offset */
#define PPS_CCLIN5R_REG_OFST           _UINT32_(0xC8)      /* (PPS_CCLIN5R)  Offset */
#define PPS_TC0WO0G1R_REG_OFST         _UINT32_(0xCC)      /* (PPS_TC0WO0G1R)  Offset */
#define PPS_TC0WO0G2R_REG_OFST         _UINT32_(0xD0)      /* (PPS_TC0WO0G2R)  Offset */
#define PPS_TC0WO1G3R_REG_OFST         _UINT32_(0xD4)      /* (PPS_TC0WO1G3R)  Offset */
#define PPS_TC0WO1G4R_REG_OFST         _UINT32_(0xD8)      /* (PPS_TC0WO1G4R)  Offset */
#define PPS_TC1WO0G1R_REG_OFST         _UINT32_(0xDC)      /* (PPS_TC1WO0G1R)  Offset */
#define PPS_TC1WO1G2R_REG_OFST         _UINT32_(0xE4)      /* (PPS_TC1WO1G2R)  Offset */
#define PPS_TC2WO0G1R_REG_OFST         _UINT32_(0xEC)      /* (PPS_TC2WO0G1R)  Offset */
#define PPS_TC2WO0G3R_REG_OFST         _UINT32_(0xF0)      /* (PPS_TC2WO0G3R)  Offset */
#define PPS_TC2WO1G2R_REG_OFST         _UINT32_(0xF4)      /* (PPS_TC2WO1G2R)  Offset */
#define PPS_TC2WO1G4R_REG_OFST         _UINT32_(0xF8)      /* (PPS_TC2WO1G4R)  Offset */
#define PPS_TC3WO0G1R_REG_OFST         _UINT32_(0xFC)      /* (PPS_TC3WO0G1R)  Offset */
#define PPS_TC3WO0G3R_REG_OFST         _UINT32_(0x100)     /* (PPS_TC3WO0G3R)  Offset */
#define PPS_TC3WO1G2R_REG_OFST         _UINT32_(0x104)     /* (PPS_TC3WO1G2R)  Offset */
#define PPS_TC3WO1G4R_REG_OFST         _UINT32_(0x108)     /* (PPS_TC3WO1G4R)  Offset */
#define PPS_TC4WO0G1R_REG_OFST         _UINT32_(0x10C)     /* (PPS_TC4WO0G1R)  Offset */
#define PPS_TC4WO0G3R_REG_OFST         _UINT32_(0x110)     /* (PPS_TC4WO0G3R)  Offset */
#define PPS_TC4WO1G2R_REG_OFST         _UINT32_(0x114)     /* (PPS_TC4WO1G2R)  Offset */
#define PPS_TC4WO1G4R_REG_OFST         _UINT32_(0x118)     /* (PPS_TC4WO1G4R)  Offset */
#define PPS_TC5WO0G1R_REG_OFST         _UINT32_(0x11C)     /* (PPS_TC5WO0G1R)  Offset */
#define PPS_TC5WO0G3R_REG_OFST         _UINT32_(0x120)     /* (PPS_TC5WO0G3R)  Offset */
#define PPS_TC5WO1G2R_REG_OFST         _UINT32_(0x124)     /* (PPS_TC5WO1G2R)  Offset */
#define PPS_TC5WO1G4R_REG_OFST         _UINT32_(0x128)     /* (PPS_TC5WO1G4R)  Offset */
#define PPS_TC6WO0G1R_REG_OFST         _UINT32_(0x12C)     /* (PPS_TC6WO0G1R)  Offset */
#define PPS_TC6WO0G3R_REG_OFST         _UINT32_(0x130)     /* (PPS_TC6WO0G3R)  Offset */
#define PPS_TC6WO1G2R_REG_OFST         _UINT32_(0x134)     /* (PPS_TC6WO1G2R)  Offset */
#define PPS_TC6WO1G4R_REG_OFST         _UINT32_(0x138)     /* (PPS_TC6WO1G4R)  Offset */
#define PPS_TC7WO0G1R_REG_OFST         _UINT32_(0x13C)     /* (PPS_TC7WO0G1R)  Offset */
#define PPS_TC7WO0G3R_REG_OFST         _UINT32_(0x140)     /* (PPS_TC7WO0G3R)  Offset */
#define PPS_TC7WO1G2R_REG_OFST         _UINT32_(0x144)     /* (PPS_TC7WO1G2R)  Offset */
#define PPS_TC7WO1G4R_REG_OFST         _UINT32_(0x148)     /* (PPS_TC7WO1G4R)  Offset */
#define PPS_TC8WO0G1R_REG_OFST         _UINT32_(0x14C)     /* (PPS_TC8WO0G1R)  Offset */
#define PPS_TC8WO0G3R_REG_OFST         _UINT32_(0x150)     /* (PPS_TC8WO0G3R)  Offset */
#define PPS_TC8WO1G2R_REG_OFST         _UINT32_(0x154)     /* (PPS_TC8WO1G2R)  Offset */
#define PPS_TC8WO1G5R_REG_OFST         _UINT32_(0x158)     /* (PPS_TC8WO1G5R)  Offset */
#define PPS_TC9WO0G2R_REG_OFST         _UINT32_(0x15C)     /* (PPS_TC9WO0G2R)  Offset */
#define PPS_TC9WO0G4R_REG_OFST         _UINT32_(0x160)     /* (PPS_TC9WO0G4R)  Offset */
#define PPS_TC9WO1G3R_REG_OFST         _UINT32_(0x164)     /* (PPS_TC9WO1G3R)  Offset */
#define PPS_TC9WO1G5R_REG_OFST         _UINT32_(0x168)     /* (PPS_TC9WO1G5R)  Offset */
#define PPS_QEIHOME0G1R_REG_OFST       _UINT32_(0x16C)     /* (PPS_QEIHOME0G1R)  Offset */
#define PPS_QEIHOME0G2R_REG_OFST       _UINT32_(0x170)     /* (PPS_QEIHOME0G2R)  Offset */
#define PPS_QEIINDX0G2R_REG_OFST       _UINT32_(0x174)     /* (PPS_QEIINDX0G2R)  Offset */
#define PPS_QEIINDX0G3R_REG_OFST       _UINT32_(0x178)     /* (PPS_QEIINDX0G3R)  Offset */
#define PPS_QEIQEA0G3R_REG_OFST        _UINT32_(0x17C)     /* (PPS_QEIQEA0G3R)  Offset */
#define PPS_QEIQEA0G4R_REG_OFST        _UINT32_(0x180)     /* (PPS_QEIQEA0G4R)  Offset */
#define PPS_QEIQEB0G4R_REG_OFST        _UINT32_(0x184)     /* (PPS_QEIQEB0G4R)  Offset */
#define PPS_QEIQEB0G5R_REG_OFST        _UINT32_(0x188)     /* (PPS_QEIQEB0G5R)  Offset */
#define PPS_ACCMPTENR_REG_OFST         _UINT32_(0x18C)     /* (PPS_ACCMPTENR)  Offset */
#define PPS_CAN1RXR_REG_OFST           _UINT32_(0x190)     /* (PPS_CAN1RXR)  Offset */
#define PPS_COEXWLANACTR_REG_OFST      _UINT32_(0x194)     /* (PPS_COEXWLANACTR)  Offset */
#define PPS_RPA0G1R_REG_OFST           _UINT32_(0x200)     /* (PPS_RPA0G1R)  Offset */
#define PPS_RPA0G2R_REG_OFST           _UINT32_(0x204)     /* (PPS_RPA0G2R)  Offset */
#define PPS_RPA0G3R_REG_OFST           _UINT32_(0x208)     /* (PPS_RPA0G3R)  Offset */
#define PPS_RPA0G4R_REG_OFST           _UINT32_(0x20C)     /* (PPS_RPA0G4R)  Offset */
#define PPS_RPA1G2R_REG_OFST           _UINT32_(0x210)     /* (PPS_RPA1G2R)  Offset */
#define PPS_RPA1G3R_REG_OFST           _UINT32_(0x214)     /* (PPS_RPA1G3R)  Offset */
#define PPS_RPA1G4R_REG_OFST           _UINT32_(0x218)     /* (PPS_RPA1G4R)  Offset */
#define PPS_RPA1G5R_REG_OFST           _UINT32_(0x21C)     /* (PPS_RPA1G5R)  Offset */
#define PPS_RPA2G1R_REG_OFST           _UINT32_(0x220)     /* (PPS_RPA2G1R)  Offset */
#define PPS_RPA2G3R_REG_OFST           _UINT32_(0x224)     /* (PPS_RPA2G3R)  Offset */
#define PPS_RPA2G4R_REG_OFST           _UINT32_(0x228)     /* (PPS_RPA2G4R)  Offset */
#define PPS_RPA3G1R_REG_OFST           _UINT32_(0x22C)     /* (PPS_RPA3G1R)  Offset */
#define PPS_RPA3G2R_REG_OFST           _UINT32_(0x230)     /* (PPS_RPA3G2R)  Offset */
#define PPS_RPA3G4R_REG_OFST           _UINT32_(0x234)     /* (PPS_RPA3G4R)  Offset */
#define PPS_RPA3G6R_REG_OFST           _UINT32_(0x238)     /* (PPS_RPA3G6R)  Offset */
#define PPS_RPA4G2R_REG_OFST           _UINT32_(0x23C)     /* (PPS_RPA4G2R)  Offset */
#define PPS_RPA4G3R_REG_OFST           _UINT32_(0x240)     /* (PPS_RPA4G3R)  Offset */
#define PPS_RPA4G5R_REG_OFST           _UINT32_(0x244)     /* (PPS_RPA4G5R)  Offset */
#define PPS_RPA5G3R_REG_OFST           _UINT32_(0x248)     /* (PPS_RPA5G3R)  Offset */
#define PPS_RPA5G4R_REG_OFST           _UINT32_(0x24C)     /* (PPS_RPA5G4R)  Offset */
#define PPS_RPA5G6R_REG_OFST           _UINT32_(0x250)     /* (PPS_RPA5G6R)  Offset */
#define PPS_RPA6G1R_REG_OFST           _UINT32_(0x254)     /* (PPS_RPA6G1R)  Offset */
#define PPS_RPA6G4R_REG_OFST           _UINT32_(0x258)     /* (PPS_RPA6G4R)  Offset */
#define PPS_RPA6G6R_REG_OFST           _UINT32_(0x25C)     /* (PPS_RPA6G6R)  Offset */
#define PPS_RPA7G1R_REG_OFST           _UINT32_(0x260)     /* (PPS_RPA7G1R)  Offset */
#define PPS_RPA7G2R_REG_OFST           _UINT32_(0x264)     /* (PPS_RPA7G2R)  Offset */
#define PPS_RPA7G6R_REG_OFST           _UINT32_(0x268)     /* (PPS_RPA7G6R)  Offset */
#define PPS_RPA8G2R_REG_OFST           _UINT32_(0x26C)     /* (PPS_RPA8G2R)  Offset */
#define PPS_RPA8G3R_REG_OFST           _UINT32_(0x270)     /* (PPS_RPA8G3R)  Offset */
#define PPS_RPA8G4R_REG_OFST           _UINT32_(0x274)     /* (PPS_RPA8G4R)  Offset */
#define PPS_RPA9G1R_REG_OFST           _UINT32_(0x278)     /* (PPS_RPA9G1R)  Offset */
#define PPS_RPA9G3R_REG_OFST           _UINT32_(0x27C)     /* (PPS_RPA9G3R)  Offset */
#define PPS_RPA9G4R_REG_OFST           _UINT32_(0x280)     /* (PPS_RPA9G4R)  Offset */
#define PPS_RPA10G1R_REG_OFST          _UINT32_(0x284)     /* (PPS_RPA10G1R)  Offset */
#define PPS_RPA10G4R_REG_OFST          _UINT32_(0x288)     /* (PPS_RPA10G4R)  Offset */
#define PPS_RPA10G5R_REG_OFST          _UINT32_(0x28C)     /* (PPS_RPA10G5R)  Offset */
#define PPS_RPA13G3R_REG_OFST          _UINT32_(0x2A0)     /* (PPS_RPA13G3R)  Offset */
#define PPS_RPA13G4R_REG_OFST          _UINT32_(0x2A4)     /* (PPS_RPA13G4R)  Offset */
#define PPS_RPA14G1R_REG_OFST          _UINT32_(0x2A8)     /* (PPS_RPA14G1R)  Offset */
#define PPS_RPA14G4R_REG_OFST          _UINT32_(0x2AC)     /* (PPS_RPA14G4R)  Offset */
#define PPS_RPA15G5R_REG_OFST          _UINT32_(0x2B0)     /* (PPS_RPA15G5R)  Offset */
#define PPS_RPB0G1R_REG_OFST           _UINT32_(0x2B4)     /* (PPS_RPB0G1R)  Offset */
#define PPS_RPB0G2R_REG_OFST           _UINT32_(0x2B8)     /* (PPS_RPB0G2R)  Offset */
#define PPS_RPB0G5R_REG_OFST           _UINT32_(0x2BC)     /* (PPS_RPB0G5R)  Offset */
#define PPS_RPB1G1R_REG_OFST           _UINT32_(0x2C0)     /* (PPS_RPB1G1R)  Offset */
#define PPS_RPB1G2R_REG_OFST           _UINT32_(0x2C4)     /* (PPS_RPB1G2R)  Offset */
#define PPS_RPB1G3R_REG_OFST           _UINT32_(0x2C8)     /* (PPS_RPB1G3R)  Offset */
#define PPS_RPB2G2R_REG_OFST           _UINT32_(0x2CC)     /* (PPS_RPB2G2R)  Offset */
#define PPS_RPB2G3R_REG_OFST           _UINT32_(0x2D0)     /* (PPS_RPB2G3R)  Offset */
#define PPS_RPB2G4R_REG_OFST           _UINT32_(0x2D4)     /* (PPS_RPB2G4R)  Offset */
#define PPS_RPB3G1R_REG_OFST           _UINT32_(0x2D8)     /* (PPS_RPB3G1R)  Offset */
#define PPS_RPB3G3R_REG_OFST           _UINT32_(0x2DC)     /* (PPS_RPB3G3R)  Offset */
#define PPS_RPB3G4R_REG_OFST           _UINT32_(0x2E0)     /* (PPS_RPB3G4R)  Offset */
#define PPS_RPB4G1R_REG_OFST           _UINT32_(0x2E4)     /* (PPS_RPB4G1R)  Offset */
#define PPS_RPB4G2R_REG_OFST           _UINT32_(0x2E8)     /* (PPS_RPB4G2R)  Offset */
#define PPS_RPB4G4R_REG_OFST           _UINT32_(0x2EC)     /* (PPS_RPB4G4R)  Offset */
#define PPS_RPB4G5R_REG_OFST           _UINT32_(0x2F0)     /* (PPS_RPB4G5R)  Offset */
#define PPS_RPB5G2R_REG_OFST           _UINT32_(0x2F4)     /* (PPS_RPB5G2R)  Offset */
#define PPS_RPB5G3R_REG_OFST           _UINT32_(0x2F8)     /* (PPS_RPB5G3R)  Offset */
#define PPS_RPB5G6R_REG_OFST           _UINT32_(0x2FC)     /* (PPS_RPB5G6R)  Offset */
#define PPS_RPB6G1R_REG_OFST           _UINT32_(0x300)     /* (PPS_RPB6G1R)  Offset */
#define PPS_RPB6G3R_REG_OFST           _UINT32_(0x304)     /* (PPS_RPB6G3R)  Offset */
#define PPS_RPB6G4R_REG_OFST           _UINT32_(0x308)     /* (PPS_RPB6G4R)  Offset */
#define PPS_RPB6G6R_REG_OFST           _UINT32_(0x30C)     /* (PPS_RPB6G6R)  Offset */
#define PPS_RPB7G1R_REG_OFST           _UINT32_(0x310)     /* (PPS_RPB7G1R)  Offset */
#define PPS_RPB7G2R_REG_OFST           _UINT32_(0x314)     /* (PPS_RPB7G2R)  Offset */
#define PPS_RPB7G4R_REG_OFST           _UINT32_(0x318)     /* (PPS_RPB7G4R)  Offset */
#define PPS_RPB8G1R_REG_OFST           _UINT32_(0x31C)     /* (PPS_RPB8G1R)  Offset */
#define PPS_RPB8G2R_REG_OFST           _UINT32_(0x320)     /* (PPS_RPB8G2R)  Offset */
#define PPS_RPB8G3R_REG_OFST           _UINT32_(0x324)     /* (PPS_RPB8G3R)  Offset */
#define PPS_RPB8G6R_REG_OFST           _UINT32_(0x328)     /* (PPS_RPB8G6R)  Offset */
#define PPS_RPB9G2R_REG_OFST           _UINT32_(0x32C)     /* (PPS_RPB9G2R)  Offset */
#define PPS_RPB9G3R_REG_OFST           _UINT32_(0x330)     /* (PPS_RPB9G3R)  Offset */
#define PPS_RPB9G6R_REG_OFST           _UINT32_(0x334)     /* (PPS_RPB9G6R)  Offset */
#define PPS_RPB10G3R_REG_OFST          _UINT32_(0x338)     /* (PPS_RPB10G3R)  Offset */
#define PPS_RPB10G4R_REG_OFST          _UINT32_(0x33C)     /* (PPS_RPB10G4R)  Offset */
#define PPS_RPB10G5R_REG_OFST          _UINT32_(0x340)     /* (PPS_RPB10G5R)  Offset */
#define PPS_RPB11G1R_REG_OFST          _UINT32_(0x344)     /* (PPS_RPB11G1R)  Offset */
#define PPS_RPB11G4R_REG_OFST          _UINT32_(0x348)     /* (PPS_RPB11G4R)  Offset */
#define PPS_RPB12G1R_REG_OFST          _UINT32_(0x34C)     /* (PPS_RPB12G1R)  Offset */
#define PPS_RPB12G2R_REG_OFST          _UINT32_(0x350)     /* (PPS_RPB12G2R)  Offset */
#define PPS_RPB13G2R_REG_OFST          _UINT32_(0x354)     /* (PPS_RPB13G2R)  Offset */
#define PPS_RPB13G3R_REG_OFST          _UINT32_(0x358)     /* (PPS_RPB13G3R)  Offset */
#define PPS_RPB14G5R_REG_OFST          _UINT32_(0x35C)     /* (PPS_RPB14G5R)  Offset */
#define PPS_RPB15G5R_REG_OFST          _UINT32_(0x360)     /* (PPS_RPB15G5R)  Offset */
#define PPS_RPC0G1R_REG_OFST           _UINT32_(0x364)     /* (PPS_RPC0G1R)  Offset */
#define PPS_RPC0G2R_REG_OFST           _UINT32_(0x368)     /* (PPS_RPC0G2R)  Offset */
#define PPS_RPC1G2R_REG_OFST           _UINT32_(0x36C)     /* (PPS_RPC1G2R)  Offset */
#define PPS_RPC1G3R_REG_OFST           _UINT32_(0x370)     /* (PPS_RPC1G3R)  Offset */
#define PPS_RPC7G2R_REG_OFST           _UINT32_(0x388)     /* (PPS_RPC7G2R)  Offset */
#define PPS_RPC7G4R_REG_OFST           _UINT32_(0x38C)     /* (PPS_RPC7G4R)  Offset */
#define PPS_RPC8G3R_REG_OFST           _UINT32_(0x390)     /* (PPS_RPC8G3R)  Offset */
#define PPS_RPC8G5R_REG_OFST           _UINT32_(0x394)     /* (PPS_RPC8G5R)  Offset */
#define PPS_RPC9G1R_REG_OFST           _UINT32_(0x398)     /* (PPS_RPC9G1R)  Offset */
#define PPS_RPC9G4R_REG_OFST           _UINT32_(0x39C)     /* (PPS_RPC9G4R)  Offset */
#define PPS_RPC10G5R_REG_OFST          _UINT32_(0x3A0)     /* (PPS_RPC10G5R)  Offset */
#define PPS_RPC11G5R_REG_OFST          _UINT32_(0x3A4)     /* (PPS_RPC11G5R)  Offset */
#define PPS_RPD0G5R_REG_OFST           _UINT32_(0x3B8)     /* (PPS_RPD0G5R)  Offset */
#define PPS_RPD1G5R_REG_OFST           _UINT32_(0x3BC)     /* (PPS_RPD1G5R)  Offset */
#define PPS_RPD2G3R_REG_OFST           _UINT32_(0x3C0)     /* (PPS_RPD2G3R)  Offset */
#define PPS_RPD2G5R_REG_OFST           _UINT32_(0x3C4)     /* (PPS_RPD2G5R)  Offset */
#define PPS_RPD3G1R_REG_OFST           _UINT32_(0x3C8)     /* (PPS_RPD3G1R)  Offset */
#define PPS_RPD3G4R_REG_OFST           _UINT32_(0x3CC)     /* (PPS_RPD3G4R)  Offset */
#define PPS_RPD4G2R_REG_OFST           _UINT32_(0x3D0)     /* (PPS_RPD4G2R)  Offset */
#define PPS_RPD4G5R_REG_OFST           _UINT32_(0x3D4)     /* (PPS_RPD4G5R)  Offset */
#define PPS_RPD5G6R_REG_OFST           _UINT32_(0x3D8)     /* (PPS_RPD5G6R)  Offset */
#define PPS_RPD6G1R_REG_OFST           _UINT32_(0x3DC)     /* (PPS_RPD6G1R)  Offset */
#define PPS_RPD6G3R_REG_OFST           _UINT32_(0x3E0)     /* (PPS_RPD6G3R)  Offset */
#define PPS_RPD7G2R_REG_OFST           _UINT32_(0x3E4)     /* (PPS_RPD7G2R)  Offset */
#define PPS_RPD7G4R_REG_OFST           _UINT32_(0x3E8)     /* (PPS_RPD7G4R)  Offset */
#define PPS_RPE0G1R_REG_OFST           _UINT32_(0x40C)     /* (PPS_RPE0G1R)  Offset */
#define PPS_RPE0G3R_REG_OFST           _UINT32_(0x410)     /* (PPS_RPE0G3R)  Offset */
#define PPS_RPE1G2R_REG_OFST           _UINT32_(0x414)     /* (PPS_RPE1G2R)  Offset */
#define PPS_RPE1G4R_REG_OFST           _UINT32_(0x418)     /* (PPS_RPE1G4R)  Offset */
#define PPS_RPE2G3R_REG_OFST           _UINT32_(0x41C)     /* (PPS_RPE2G3R)  Offset */
#define PPS_RPE2G5R_REG_OFST           _UINT32_(0x420)     /* (PPS_RPE2G5R)  Offset */
#define PPS_RPE3G4R_REG_OFST           _UINT32_(0x424)     /* (PPS_RPE3G4R)  Offset */
#define PPS_RPE4G1R_REG_OFST           _UINT32_(0x428)     /* (PPS_RPE4G1R)  Offset */
#define PPS_RPE4G5R_REG_OFST           _UINT32_(0x42C)     /* (PPS_RPE4G5R)  Offset */
#define PPS_RPE5G6R_REG_OFST           _UINT32_(0x430)     /* (PPS_RPE5G6R)  Offset */
#define PPS_RPE6G1R_REG_OFST           _UINT32_(0x434)     /* (PPS_RPE6G1R)  Offset */
#define PPS_RPE6G2R_REG_OFST           _UINT32_(0x438)     /* (PPS_RPE6G2R)  Offset */

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
/* PPS register API structure */
typedef struct
{  /* PPS */
  __IO  uint32_t                       PPS_EXTINT0R;       /* Offset: 0x00 (R/W  32)  */
  __IO  uint32_t                       PPS_EXTINT1R;       /* Offset: 0x04 (R/W  32)  */
  __IO  uint32_t                       PPS_EXTINT2R;       /* Offset: 0x08 (R/W  32)  */
  __IO  uint32_t                       PPS_EXTINT3R;       /* Offset: 0x0C (R/W  32)  */
  __I   uint8_t                        Reserved1[0x2C];
  __IO  uint32_t                       PPS_NMIR;           /* Offset: 0x3C (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM0P0R;       /* Offset: 0x40 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM0P1R;       /* Offset: 0x44 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM0P2R;       /* Offset: 0x48 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM0P3R;       /* Offset: 0x4C (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM1P0R;       /* Offset: 0x50 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM1P1R;       /* Offset: 0x54 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM1P2R;       /* Offset: 0x58 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM1P3R;       /* Offset: 0x5C (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM2P0R;       /* Offset: 0x60 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM2P1R;       /* Offset: 0x64 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM2P2R;       /* Offset: 0x68 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM2P3R;       /* Offset: 0x6C (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM3P0R;       /* Offset: 0x70 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM3P1R;       /* Offset: 0x74 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM3P2R;       /* Offset: 0x78 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM3P3R;       /* Offset: 0x7C (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM4P0R;       /* Offset: 0x80 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM4P1R;       /* Offset: 0x84 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM4P2R;       /* Offset: 0x88 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM4P3R;       /* Offset: 0x8C (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM5P0R;       /* Offset: 0x90 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM5P1R;       /* Offset: 0x94 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM5P2R;       /* Offset: 0x98 (R/W  32)  */
  __IO  uint32_t                       PPS_SCOM5P3R;       /* Offset: 0x9C (R/W  32)  */
  __IO  uint32_t                       PPS_QD0R;           /* Offset: 0xA0 (R/W  32)  */
  __IO  uint32_t                       PPS_QD1R;           /* Offset: 0xA4 (R/W  32)  */
  __IO  uint32_t                       PPS_QD2R;           /* Offset: 0xA8 (R/W  32)  */
  __IO  uint32_t                       PPS_QD3R;           /* Offset: 0xAC (R/W  32)  */
  __IO  uint32_t                       PPS_REFIR;          /* Offset: 0xB0 (R/W  32)  */
  __IO  uint32_t                       PPS_CCLIN0R;        /* Offset: 0xB4 (R/W  32)  */
  __IO  uint32_t                       PPS_CCLIN1R;        /* Offset: 0xB8 (R/W  32)  */
  __IO  uint32_t                       PPS_CCLIN2R;        /* Offset: 0xBC (R/W  32)  */
  __IO  uint32_t                       PPS_CCLIN3R;        /* Offset: 0xC0 (R/W  32)  */
  __IO  uint32_t                       PPS_CCLIN4R;        /* Offset: 0xC4 (R/W  32)  */
  __IO  uint32_t                       PPS_CCLIN5R;        /* Offset: 0xC8 (R/W  32)  */
  __IO  uint32_t                       PPS_TC0WO0G1R;      /* Offset: 0xCC (R/W  32)  */
  __IO  uint32_t                       PPS_TC0WO0G2R;      /* Offset: 0xD0 (R/W  32)  */
  __IO  uint32_t                       PPS_TC0WO1G3R;      /* Offset: 0xD4 (R/W  32)  */
  __IO  uint32_t                       PPS_TC0WO1G4R;      /* Offset: 0xD8 (R/W  32)  */
  __IO  uint32_t                       PPS_TC1WO0G1R;      /* Offset: 0xDC (R/W  32)  */
  __I   uint8_t                        Reserved2[0x04];
  __IO  uint32_t                       PPS_TC1WO1G2R;      /* Offset: 0xE4 (R/W  32)  */
  __I   uint8_t                        Reserved3[0x04];
  __IO  uint32_t                       PPS_TC2WO0G1R;      /* Offset: 0xEC (R/W  32)  */
  __IO  uint32_t                       PPS_TC2WO0G3R;      /* Offset: 0xF0 (R/W  32)  */
  __IO  uint32_t                       PPS_TC2WO1G2R;      /* Offset: 0xF4 (R/W  32)  */
  __IO  uint32_t                       PPS_TC2WO1G4R;      /* Offset: 0xF8 (R/W  32)  */
  __IO  uint32_t                       PPS_TC3WO0G1R;      /* Offset: 0xFC (R/W  32)  */
  __IO  uint32_t                       PPS_TC3WO0G3R;      /* Offset: 0x100 (R/W  32)  */
  __IO  uint32_t                       PPS_TC3WO1G2R;      /* Offset: 0x104 (R/W  32)  */
  __IO  uint32_t                       PPS_TC3WO1G4R;      /* Offset: 0x108 (R/W  32)  */
  __IO  uint32_t                       PPS_TC4WO0G1R;      /* Offset: 0x10C (R/W  32)  */
  __IO  uint32_t                       PPS_TC4WO0G3R;      /* Offset: 0x110 (R/W  32)  */
  __IO  uint32_t                       PPS_TC4WO1G2R;      /* Offset: 0x114 (R/W  32)  */
  __IO  uint32_t                       PPS_TC4WO1G4R;      /* Offset: 0x118 (R/W  32)  */
  __IO  uint32_t                       PPS_TC5WO0G1R;      /* Offset: 0x11C (R/W  32)  */
  __IO  uint32_t                       PPS_TC5WO0G3R;      /* Offset: 0x120 (R/W  32)  */
  __IO  uint32_t                       PPS_TC5WO1G2R;      /* Offset: 0x124 (R/W  32)  */
  __IO  uint32_t                       PPS_TC5WO1G4R;      /* Offset: 0x128 (R/W  32)  */
  __IO  uint32_t                       PPS_TC6WO0G1R;      /* Offset: 0x12C (R/W  32)  */
  __IO  uint32_t                       PPS_TC6WO0G3R;      /* Offset: 0x130 (R/W  32)  */
  __IO  uint32_t                       PPS_TC6WO1G2R;      /* Offset: 0x134 (R/W  32)  */
  __IO  uint32_t                       PPS_TC6WO1G4R;      /* Offset: 0x138 (R/W  32)  */
  __IO  uint32_t                       PPS_TC7WO0G1R;      /* Offset: 0x13C (R/W  32)  */
  __IO  uint32_t                       PPS_TC7WO0G3R;      /* Offset: 0x140 (R/W  32)  */
  __IO  uint32_t                       PPS_TC7WO1G2R;      /* Offset: 0x144 (R/W  32)  */
  __IO  uint32_t                       PPS_TC7WO1G4R;      /* Offset: 0x148 (R/W  32)  */
  __IO  uint32_t                       PPS_TC8WO0G1R;      /* Offset: 0x14C (R/W  32)  */
  __IO  uint32_t                       PPS_TC8WO0G3R;      /* Offset: 0x150 (R/W  32)  */
  __IO  uint32_t                       PPS_TC8WO1G2R;      /* Offset: 0x154 (R/W  32)  */
  __IO  uint32_t                       PPS_TC8WO1G5R;      /* Offset: 0x158 (R/W  32)  */
  __IO  uint32_t                       PPS_TC9WO0G2R;      /* Offset: 0x15C (R/W  32)  */
  __IO  uint32_t                       PPS_TC9WO0G4R;      /* Offset: 0x160 (R/W  32)  */
  __IO  uint32_t                       PPS_TC9WO1G3R;      /* Offset: 0x164 (R/W  32)  */
  __IO  uint32_t                       PPS_TC9WO1G5R;      /* Offset: 0x168 (R/W  32)  */
  __IO  uint32_t                       PPS_QEIHOME0G1R;    /* Offset: 0x16C (R/W  32)  */
  __IO  uint32_t                       PPS_QEIHOME0G2R;    /* Offset: 0x170 (R/W  32)  */
  __IO  uint32_t                       PPS_QEIINDX0G2R;    /* Offset: 0x174 (R/W  32)  */
  __IO  uint32_t                       PPS_QEIINDX0G3R;    /* Offset: 0x178 (R/W  32)  */
  __IO  uint32_t                       PPS_QEIQEA0G3R;     /* Offset: 0x17C (R/W  32)  */
  __IO  uint32_t                       PPS_QEIQEA0G4R;     /* Offset: 0x180 (R/W  32)  */
  __IO  uint32_t                       PPS_QEIQEB0G4R;     /* Offset: 0x184 (R/W  32)  */
  __IO  uint32_t                       PPS_QEIQEB0G5R;     /* Offset: 0x188 (R/W  32)  */
  __IO  uint32_t                       PPS_ACCMPTENR;      /* Offset: 0x18C (R/W  32)  */
  __IO  uint32_t                       PPS_CAN1RXR;        /* Offset: 0x190 (R/W  32)  */
  __IO  uint32_t                       PPS_COEXWLANACTR;   /* Offset: 0x194 (R/W  32)  */
  __I   uint8_t                        Reserved4[0x68];
  __IO  uint32_t                       PPS_RPA0G1R;        /* Offset: 0x200 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA0G2R;        /* Offset: 0x204 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA0G3R;        /* Offset: 0x208 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA0G4R;        /* Offset: 0x20C (R/W  32)  */
  __IO  uint32_t                       PPS_RPA1G2R;        /* Offset: 0x210 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA1G3R;        /* Offset: 0x214 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA1G4R;        /* Offset: 0x218 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA1G5R;        /* Offset: 0x21C (R/W  32)  */
  __IO  uint32_t                       PPS_RPA2G1R;        /* Offset: 0x220 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA2G3R;        /* Offset: 0x224 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA2G4R;        /* Offset: 0x228 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA3G1R;        /* Offset: 0x22C (R/W  32)  */
  __IO  uint32_t                       PPS_RPA3G2R;        /* Offset: 0x230 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA3G4R;        /* Offset: 0x234 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA3G6R;        /* Offset: 0x238 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA4G2R;        /* Offset: 0x23C (R/W  32)  */
  __IO  uint32_t                       PPS_RPA4G3R;        /* Offset: 0x240 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA4G5R;        /* Offset: 0x244 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA5G3R;        /* Offset: 0x248 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA5G4R;        /* Offset: 0x24C (R/W  32)  */
  __IO  uint32_t                       PPS_RPA5G6R;        /* Offset: 0x250 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA6G1R;        /* Offset: 0x254 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA6G4R;        /* Offset: 0x258 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA6G6R;        /* Offset: 0x25C (R/W  32)  */
  __IO  uint32_t                       PPS_RPA7G1R;        /* Offset: 0x260 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA7G2R;        /* Offset: 0x264 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA7G6R;        /* Offset: 0x268 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA8G2R;        /* Offset: 0x26C (R/W  32)  */
  __IO  uint32_t                       PPS_RPA8G3R;        /* Offset: 0x270 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA8G4R;        /* Offset: 0x274 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA9G1R;        /* Offset: 0x278 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA9G3R;        /* Offset: 0x27C (R/W  32)  */
  __IO  uint32_t                       PPS_RPA9G4R;        /* Offset: 0x280 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA10G1R;       /* Offset: 0x284 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA10G4R;       /* Offset: 0x288 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA10G5R;       /* Offset: 0x28C (R/W  32)  */
  __I   uint8_t                        Reserved5[0x10];
  __IO  uint32_t                       PPS_RPA13G3R;       /* Offset: 0x2A0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA13G4R;       /* Offset: 0x2A4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA14G1R;       /* Offset: 0x2A8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPA14G4R;       /* Offset: 0x2AC (R/W  32)  */
  __IO  uint32_t                       PPS_RPA15G5R;       /* Offset: 0x2B0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB0G1R;        /* Offset: 0x2B4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB0G2R;        /* Offset: 0x2B8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB0G5R;        /* Offset: 0x2BC (R/W  32)  */
  __IO  uint32_t                       PPS_RPB1G1R;        /* Offset: 0x2C0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB1G2R;        /* Offset: 0x2C4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB1G3R;        /* Offset: 0x2C8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB2G2R;        /* Offset: 0x2CC (R/W  32)  */
  __IO  uint32_t                       PPS_RPB2G3R;        /* Offset: 0x2D0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB2G4R;        /* Offset: 0x2D4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB3G1R;        /* Offset: 0x2D8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB3G3R;        /* Offset: 0x2DC (R/W  32)  */
  __IO  uint32_t                       PPS_RPB3G4R;        /* Offset: 0x2E0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB4G1R;        /* Offset: 0x2E4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB4G2R;        /* Offset: 0x2E8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB4G4R;        /* Offset: 0x2EC (R/W  32)  */
  __IO  uint32_t                       PPS_RPB4G5R;        /* Offset: 0x2F0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB5G2R;        /* Offset: 0x2F4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB5G3R;        /* Offset: 0x2F8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB5G6R;        /* Offset: 0x2FC (R/W  32)  */
  __IO  uint32_t                       PPS_RPB6G1R;        /* Offset: 0x300 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB6G3R;        /* Offset: 0x304 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB6G4R;        /* Offset: 0x308 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB6G6R;        /* Offset: 0x30C (R/W  32)  */
  __IO  uint32_t                       PPS_RPB7G1R;        /* Offset: 0x310 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB7G2R;        /* Offset: 0x314 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB7G4R;        /* Offset: 0x318 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB8G1R;        /* Offset: 0x31C (R/W  32)  */
  __IO  uint32_t                       PPS_RPB8G2R;        /* Offset: 0x320 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB8G3R;        /* Offset: 0x324 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB8G6R;        /* Offset: 0x328 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB9G2R;        /* Offset: 0x32C (R/W  32)  */
  __IO  uint32_t                       PPS_RPB9G3R;        /* Offset: 0x330 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB9G6R;        /* Offset: 0x334 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB10G3R;       /* Offset: 0x338 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB10G4R;       /* Offset: 0x33C (R/W  32)  */
  __IO  uint32_t                       PPS_RPB10G5R;       /* Offset: 0x340 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB11G1R;       /* Offset: 0x344 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB11G4R;       /* Offset: 0x348 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB12G1R;       /* Offset: 0x34C (R/W  32)  */
  __IO  uint32_t                       PPS_RPB12G2R;       /* Offset: 0x350 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB13G2R;       /* Offset: 0x354 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB13G3R;       /* Offset: 0x358 (R/W  32)  */
  __IO  uint32_t                       PPS_RPB14G5R;       /* Offset: 0x35C (R/W  32)  */
  __IO  uint32_t                       PPS_RPB15G5R;       /* Offset: 0x360 (R/W  32)  */
  __IO  uint32_t                       PPS_RPC0G1R;        /* Offset: 0x364 (R/W  32)  */
  __IO  uint32_t                       PPS_RPC0G2R;        /* Offset: 0x368 (R/W  32)  */
  __IO  uint32_t                       PPS_RPC1G2R;        /* Offset: 0x36C (R/W  32)  */
  __IO  uint32_t                       PPS_RPC1G3R;        /* Offset: 0x370 (R/W  32)  */
  __I   uint8_t                        Reserved6[0x14];
  __IO  uint32_t                       PPS_RPC7G2R;        /* Offset: 0x388 (R/W  32)  */
  __IO  uint32_t                       PPS_RPC7G4R;        /* Offset: 0x38C (R/W  32)  */
  __IO  uint32_t                       PPS_RPC8G3R;        /* Offset: 0x390 (R/W  32)  */
  __IO  uint32_t                       PPS_RPC8G5R;        /* Offset: 0x394 (R/W  32)  */
  __IO  uint32_t                       PPS_RPC9G1R;        /* Offset: 0x398 (R/W  32)  */
  __IO  uint32_t                       PPS_RPC9G4R;        /* Offset: 0x39C (R/W  32)  */
  __IO  uint32_t                       PPS_RPC10G5R;       /* Offset: 0x3A0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPC11G5R;       /* Offset: 0x3A4 (R/W  32)  */
  __I   uint8_t                        Reserved7[0x10];
  __IO  uint32_t                       PPS_RPD0G5R;        /* Offset: 0x3B8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD1G5R;        /* Offset: 0x3BC (R/W  32)  */
  __IO  uint32_t                       PPS_RPD2G3R;        /* Offset: 0x3C0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD2G5R;        /* Offset: 0x3C4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD3G1R;        /* Offset: 0x3C8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD3G4R;        /* Offset: 0x3CC (R/W  32)  */
  __IO  uint32_t                       PPS_RPD4G2R;        /* Offset: 0x3D0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD4G5R;        /* Offset: 0x3D4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD5G6R;        /* Offset: 0x3D8 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD6G1R;        /* Offset: 0x3DC (R/W  32)  */
  __IO  uint32_t                       PPS_RPD6G3R;        /* Offset: 0x3E0 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD7G2R;        /* Offset: 0x3E4 (R/W  32)  */
  __IO  uint32_t                       PPS_RPD7G4R;        /* Offset: 0x3E8 (R/W  32)  */
  __I   uint8_t                        Reserved8[0x20];
  __IO  uint32_t                       PPS_RPE0G1R;        /* Offset: 0x40C (R/W  32)  */
  __IO  uint32_t                       PPS_RPE0G3R;        /* Offset: 0x410 (R/W  32)  */
  __IO  uint32_t                       PPS_RPE1G2R;        /* Offset: 0x414 (R/W  32)  */
  __IO  uint32_t                       PPS_RPE1G4R;        /* Offset: 0x418 (R/W  32)  */
  __IO  uint32_t                       PPS_RPE2G3R;        /* Offset: 0x41C (R/W  32)  */
  __IO  uint32_t                       PPS_RPE2G5R;        /* Offset: 0x420 (R/W  32)  */
  __IO  uint32_t                       PPS_RPE3G4R;        /* Offset: 0x424 (R/W  32)  */
  __IO  uint32_t                       PPS_RPE4G1R;        /* Offset: 0x428 (R/W  32)  */
  __IO  uint32_t                       PPS_RPE4G5R;        /* Offset: 0x42C (R/W  32)  */
  __IO  uint32_t                       PPS_RPE5G6R;        /* Offset: 0x430 (R/W  32)  */
  __IO  uint32_t                       PPS_RPE6G1R;        /* Offset: 0x434 (R/W  32)  */
  __IO  uint32_t                       PPS_RPE6G2R;        /* Offset: 0x438 (R/W  32)  */
} pps_registers_t;


#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#endif /* _PIC32WM_BZ6_PPS_COMPONENT_H_ */
