// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module AsyncQueueSource_AXI4BundleR(	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
  output        io_enq_ready,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  input         io_enq_valid,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  input  [3:0]  io_enq_bits_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  input  [63:0] io_enq_bits_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  input  [1:0]  io_enq_bits_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  input         io_enq_bits_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_mem_0_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [63:0] io_async_mem_0_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [1:0]  io_async_mem_0_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_mem_0_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_mem_1_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [63:0] io_async_mem_1_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [1:0]  io_async_mem_1_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_mem_1_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_mem_2_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [63:0] io_async_mem_2_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [1:0]  io_async_mem_2_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_mem_2_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_mem_3_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [63:0] io_async_mem_3_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [1:0]  io_async_mem_3_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_mem_3_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_mem_4_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [63:0] io_async_mem_4_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [1:0]  io_async_mem_4_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_mem_4_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_mem_5_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [63:0] io_async_mem_5_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [1:0]  io_async_mem_5_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_mem_5_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_mem_6_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [63:0] io_async_mem_6_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [1:0]  io_async_mem_6_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_mem_6_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_mem_7_id,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [63:0] io_async_mem_7_data,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [1:0]  io_async_mem_7_resp,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_mem_7_last,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  input  [3:0]  io_async_ridx,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output [3:0]  io_async_widx,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  input         io_async_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  output        io_async_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
  input         io_async_safe_sink_reset_n	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14]
);

  wire        io_enq_ready_0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:91:29]
  wire        _sink_valid_io_out;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:106:30]
  wire        _sink_extend_io_out;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:105:30]
  wire        _source_valid_0_io_out;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:102:32]
  wire [3:0]  _ridx_ridx_gray_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  reg  [3:0]  mem_0_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [63:0] mem_0_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [1:0]  mem_0_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg         mem_0_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [3:0]  mem_1_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [63:0] mem_1_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [1:0]  mem_1_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg         mem_1_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [3:0]  mem_2_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [63:0] mem_2_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [1:0]  mem_2_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg         mem_2_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [3:0]  mem_3_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [63:0] mem_3_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [1:0]  mem_3_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg         mem_3_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [3:0]  mem_4_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [63:0] mem_4_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [1:0]  mem_4_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg         mem_4_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [3:0]  mem_5_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [63:0] mem_5_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [1:0]  mem_5_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg         mem_5_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [3:0]  mem_6_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [63:0] mem_6_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [1:0]  mem_6_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg         mem_6_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [3:0]  mem_7_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [63:0] mem_7_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg  [1:0]  mem_7_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  reg         mem_7_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
  wire        _widx_T_1 = io_enq_ready_0 & io_enq_valid;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:91:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [3:0]  widx_widx_bin;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25]
  reg         ready_reg;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:90:56]
  assign io_enq_ready_0 = ready_reg & _sink_valid_io_out;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:90:56, :91:29, :106:30]
  reg  [3:0]  widx_gray;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:93:55]
  wire [2:0]  index = widx_gray[2:0] ^ {widx_gray[3], 2'h0};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:87:{52,64,80,93}, :93:55]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
    if (_widx_T_1 & index == 3'h0) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16, :87:64, :88:{22,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mem_0_id <= io_enq_bits_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_0_data <= io_enq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_0_resp <= io_enq_bits_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_0_last <= io_enq_bits_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
    end
    if (_widx_T_1 & index == 3'h1) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16, :87:64, :88:{22,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mem_1_id <= io_enq_bits_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_1_data <= io_enq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_1_resp <= io_enq_bits_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_1_last <= io_enq_bits_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
    end
    if (_widx_T_1 & index == 3'h2) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16, :87:64, :88:{22,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mem_2_id <= io_enq_bits_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_2_data <= io_enq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_2_resp <= io_enq_bits_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_2_last <= io_enq_bits_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
    end
    if (_widx_T_1 & index == 3'h3) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16, :87:64, :88:{22,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mem_3_id <= io_enq_bits_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_3_data <= io_enq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_3_resp <= io_enq_bits_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_3_last <= io_enq_bits_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
    end
    if (_widx_T_1 & index == 3'h4) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16, :87:64, :88:{22,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mem_4_id <= io_enq_bits_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_4_data <= io_enq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_4_resp <= io_enq_bits_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_4_last <= io_enq_bits_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
    end
    if (_widx_T_1 & index == 3'h5) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16, :87:64, :88:{22,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mem_5_id <= io_enq_bits_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_5_data <= io_enq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_5_resp <= io_enq_bits_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_5_last <= io_enq_bits_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
    end
    if (_widx_T_1 & index == 3'h6) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16, :87:64, :88:{22,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mem_6_id <= io_enq_bits_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_6_data <= io_enq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_6_resp <= io_enq_bits_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_6_last <= io_enq_bits_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
    end
    if (_widx_T_1 & (&index)) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16, :87:64, :88:{22,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mem_7_id <= io_enq_bits_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_7_data <= io_enq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_7_resp <= io_enq_bits_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
      mem_7_last <= io_enq_bits_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:82:16]
    end
  end // always @(posedge)
  wire [3:0]  widx_incremented = _sink_valid_io_out ? widx_widx_bin + {3'h0, _widx_T_1} : 4'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :53:{23,43}, :106:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [3:0]  widx = {widx_incremented[3], widx_incremented[2:0] ^ widx_incremented[3:1]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:53:23, :54:{17,32}]
  always @(posedge clock or posedge reset) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
      widx_widx_bin <= 4'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25]
      ready_reg <= 1'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:90:56]
      widx_gray <= 4'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :93:55]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
      widx_widx_bin <= widx_incremented;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :53:23]
      ready_reg <= _sink_valid_io_out & widx != (_ridx_ridx_gray_io_q ^ 4'hC);	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:54:17, :85:{26,34,44}, :90:56, :106:30, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
      widx_gray <= widx;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:54:17, :93:55]
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:18];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
        end	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
        mem_0_id = _RANDOM[5'h0][3:0];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_0_data = {_RANDOM[5'h0][31:4], _RANDOM[5'h1], _RANDOM[5'h2][3:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_0_resp = _RANDOM[5'h2][5:4];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_0_last = _RANDOM[5'h2][6];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_1_id = _RANDOM[5'h2][10:7];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_1_data = {_RANDOM[5'h2][31:11], _RANDOM[5'h3], _RANDOM[5'h4][10:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_1_resp = _RANDOM[5'h4][12:11];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_1_last = _RANDOM[5'h4][13];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_2_id = _RANDOM[5'h4][17:14];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_2_data = {_RANDOM[5'h4][31:18], _RANDOM[5'h5], _RANDOM[5'h6][17:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_2_resp = _RANDOM[5'h6][19:18];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_2_last = _RANDOM[5'h6][20];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_3_id = _RANDOM[5'h6][24:21];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_3_data = {_RANDOM[5'h6][31:25], _RANDOM[5'h7], _RANDOM[5'h8][24:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_3_resp = _RANDOM[5'h8][26:25];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_3_last = _RANDOM[5'h8][27];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_4_id = _RANDOM[5'h8][31:28];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_4_data = {_RANDOM[5'h9], _RANDOM[5'hA]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_4_resp = _RANDOM[5'hB][1:0];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_4_last = _RANDOM[5'hB][2];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_5_id = _RANDOM[5'hB][6:3];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_5_data = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_5_resp = _RANDOM[5'hD][8:7];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_5_last = _RANDOM[5'hD][9];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_6_id = _RANDOM[5'hD][13:10];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_6_data = {_RANDOM[5'hD][31:14], _RANDOM[5'hE], _RANDOM[5'hF][13:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_6_resp = _RANDOM[5'hF][15:14];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_6_last = _RANDOM[5'hF][16];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_7_id = _RANDOM[5'hF][20:17];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_7_data = {_RANDOM[5'hF][31:21], _RANDOM[5'h10], _RANDOM[5'h11][20:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_7_resp = _RANDOM[5'h11][22:21];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        mem_7_last = _RANDOM[5'h11][23];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
        widx_widx_bin = _RANDOM[5'h11][27:24];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :70:7, :82:16]
        ready_reg = _RANDOM[5'h11][28];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16, :90:56]
        widx_gray = {_RANDOM[5'h11][31:29], _RANDOM[5'h12][0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16, :93:55]
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
        widx_widx_bin = 4'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25]
        ready_reg = 1'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:90:56]
        widx_gray = 4'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :93:55]
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AsyncResetSynchronizerShiftReg_w4_d3_i0 ridx_ridx_gray (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_async_ridx),
    .io_q  (_ridx_ridx_gray_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  AsyncValidSync source_valid_0 (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:102:32]
    .io_in  (1'h1),
    .io_out (_source_valid_0_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:107:{43,46}]
  );	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:102:32]
  AsyncValidSync source_valid_1 (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:103:32]
    .io_in  (_source_valid_0_io_out),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:102:32]
    .io_out (io_async_safe_widx_valid),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:107:46, :108:43]
  );	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:103:32]
  AsyncValidSync sink_extend (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:105:30]
    .io_in  (io_async_safe_ridx_valid),
    .io_out (_sink_extend_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:107:46, :109:43]
  );	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:105:30]
  AsyncValidSync sink_valid (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:106:30]
    .io_in  (_sink_extend_io_out),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:105:30]
    .io_out (_sink_valid_io_out),
    .clock  (clock),
    .reset  (reset)
  );	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:106:30]
  assign io_enq_ready = io_enq_ready_0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :91:29]
  assign io_async_mem_0_id = mem_0_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_0_data = mem_0_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_0_resp = mem_0_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_0_last = mem_0_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_1_id = mem_1_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_1_data = mem_1_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_1_resp = mem_1_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_1_last = mem_1_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_2_id = mem_2_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_2_data = mem_2_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_2_resp = mem_2_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_2_last = mem_2_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_3_id = mem_3_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_3_data = mem_3_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_3_resp = mem_3_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_3_last = mem_3_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_4_id = mem_4_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_4_data = mem_4_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_4_resp = mem_4_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_4_last = mem_4_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_5_id = mem_5_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_5_data = mem_5_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_5_resp = mem_5_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_5_last = mem_5_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_6_id = mem_6_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_6_data = mem_6_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_6_resp = mem_6_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_6_last = mem_6_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_7_id = mem_7_id;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_7_data = mem_7_data;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_7_resp = mem_7_resp;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_mem_7_last = mem_7_last;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :82:16]
  assign io_async_widx = widx_gray;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :93:55]
  assign io_async_safe_source_reset_n = ~reset;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7, :123:27]
endmodule

