{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1752970114942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1752970114943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 20:08:34 2025 " "Processing started: Sat Jul 19 20:08:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1752970114943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1752970114943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156-Lab3 -c CEG3156-Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156-Lab3 -c CEG3156-Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1752970114943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1752970115197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alucontrol-struc " "Found design unit 1: alucontrol-struc" {  } { { "alucontrol.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/alucontrol.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115562 ""} { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "alucontrol.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/alucontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit4to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit4to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit4to1mux-behav " "Found design unit 1: nbit4to1mux-behav" {  } { { "nbit4to1mux.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/nbit4to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115565 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit4to1mux " "Found entity 1: nbit4to1mux" {  } { { "nbit4to1mux.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/nbit4to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitreg-struc " "Found design unit 1: nbitreg-struc" {  } { { "nbitreg.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/nbitreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115567 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitreg " "Found entity 1: nbitreg" {  } { { "nbitreg.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/nbitreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitaddersubtractor-struc " "Found design unit 1: nbitaddersubtractor-struc" {  } { { "nbitaddersubtractor.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/nbitaddersubtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115569 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitaddersubtractor " "Found entity 1: nbitaddersubtractor" {  } { { "nbitaddersubtractor.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/nbitaddersubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit2to1mux-behav " "Found design unit 1: nbit2to1mux-behav" {  } { { "nbit2to1mux.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/nbit2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115571 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit2to1mux " "Found entity 1: nbit2to1mux" {  } { { "nbit2to1mux.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/nbit2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behav " "Found design unit 1: fulladder-behav" {  } { { "fulladder.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115576 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitalu-struc " "Found design unit 1: eightbitalu-struc" {  } { { "eightbitalu.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/eightbitalu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115578 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightbitalu " "Found entity 1: eightbitalu" {  } { { "eightbitalu.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/eightbitalu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "register_file.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/register_file.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115580 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_datapath-rtl " "Found design unit 1: pipeline_datapath-rtl" {  } { { "pipeline_datapath.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/pipeline_datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115584 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_datapath " "Found entity 1: pipeline_datapath" {  } { { "pipeline_datapath.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/pipeline_datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_stage-rtl " "Found design unit 1: IF_stage-rtl" {  } { { "IF_stage.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115586 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IF_stage " "Elaborating entity \"IF_stage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1752970115627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit2to1mux nbit2to1mux:PCmux " "Elaborating entity \"nbit2to1mux\" for hierarchy \"nbit2to1mux:PCmux\"" {  } { { "IF_stage.vhd" "PCmux" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg nbitreg:PCReg " "Elaborating entity \"nbitreg\" for hierarchy \"nbitreg:PCReg\"" {  } { { "IF_stage.vhd" "PCReg" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 nbitreg:PCReg\|enARdFF_2:\\reg:7:biti " "Elaborating entity \"enARdFF_2\" for hierarchy \"nbitreg:PCReg\|enARdFF_2:\\reg:7:biti\"" {  } { { "nbitreg.vhd" "\\reg:7:biti" { Text "C:/Users/harha/CEG3156-Lab3/nbitreg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitaddersubtractor nbitaddersubtractor:PCAdder " "Elaborating entity \"nbitaddersubtractor\" for hierarchy \"nbitaddersubtractor:PCAdder\"" {  } { { "IF_stage.vhd" "PCAdder" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder nbitaddersubtractor:PCAdder\|fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"nbitaddersubtractor:PCAdder\|fulladder:FA0\"" {  } { { "nbitaddersubtractor.vhd" "FA0" { Text "C:/Users/harha/CEG3156-Lab3/nbitaddersubtractor.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:InstructionMemory " "Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:InstructionMemory\"" {  } { { "IF_stage.vhd" "InstructionMemory" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:InstructionMemory " "Elaborated megafunction instantiation \"lpm_rom:InstructionMemory\"" {  } { { "IF_stage.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752970115692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:InstructionMemory " "Instantiated megafunction \"lpm_rom:InstructionMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE rom_init.mif " "Parameter \"LPM_FILE\" = \"rom_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115693 ""}  } { { "IF_stage.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1752970115693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:InstructionMemory\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"lpm_rom:InstructionMemory\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:InstructionMemory\|altrom:srom lpm_rom:InstructionMemory " "Elaborated megafunction instantiation \"lpm_rom:InstructionMemory\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:InstructionMemory\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "IF_stage.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 73 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:InstructionMemory\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:InstructionMemory\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:InstructionMemory\|altrom:srom\|altsyncram:rom_block lpm_rom:InstructionMemory " "Elaborated megafunction instantiation \"lpm_rom:InstructionMemory\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:InstructionMemory\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "IF_stage.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 73 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f01 " "Found entity 1: altsyncram_9f01" {  } { { "db/altsyncram_9f01.tdf" "" { Text "C:/Users/harha/CEG3156-Lab3/db/altsyncram_9f01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752970115847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752970115847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9f01 lpm_rom:InstructionMemory\|altrom:srom\|altsyncram:rom_block\|altsyncram_9f01:auto_generated " "Elaborating entity \"altsyncram_9f01\" for hierarchy \"lpm_rom:InstructionMemory\|altrom:srom\|altsyncram:rom_block\|altsyncram_9f01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115847 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/harha/CEG3156-Lab3/rom_init.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/harha/CEG3156-Lab3/rom_init.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "IF_stage.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 73 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1752970115851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg nbitreg:IFID_reg " "Elaborating entity \"nbitreg\" for hierarchy \"nbitreg:IFID_reg\"" {  } { { "IF_stage.vhd" "IFID_reg" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752970115882 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[31\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[30\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[29\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[28\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[27\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[26\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[25\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[24\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[23\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[22\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[21\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[20\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[19\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[18\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[17\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[16\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[15\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[14\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[13\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[12\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[11\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[10\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[9\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[8\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:InstructionMemory\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:InstructionMemory\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1752970116199 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1752970116199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1752970116680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1752970117184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752970117184 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_Flush " "No output dependent on input pin \"IF_Flush\"" {  } { { "IF_stage.vhd" "" { Text "C:/Users/harha/CEG3156-Lab3/IF_stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752970117760 "|IF_stage|IF_Flush"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1752970117760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1752970117761 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1752970117761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1752970117761 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1752970117761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1752970117761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1752970117811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 20:08:37 2025 " "Processing ended: Sat Jul 19 20:08:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1752970117811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1752970117811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1752970117811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1752970117811 ""}
