{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/tmp/85f2e0fb25164d3eb5feda964a987d82.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         712,
         "num_wire_bits":     1418,
         "num_pub_wires":     52,
         "num_pub_wire_bits": 351,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         940,
         "area":              6489.974400,
         "num_cells_by_type": {
            "$_ANDNOT_": 86,
            "$_AND_": 117,
            "$_NAND_": 30,
            "$_NOR_": 31,
            "$_NOT_": 248,
            "$_ORNOT_": 2,
            "$_OR_": 27,
            "$_XNOR_": 59,
            "$_XOR_": 93,
            "sky130_fd_sc_hd__dfrtp_2": 247
         }
      }
   },
      "design": {
         "num_wires":         712,
         "num_wire_bits":     1418,
         "num_pub_wires":     52,
         "num_pub_wire_bits": 351,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         940,
         "area":              6489.974400,
         "num_cells_by_type": {
            "$_ANDNOT_": 86,
            "$_AND_": 117,
            "$_NAND_": 30,
            "$_NOR_": 31,
            "$_NOT_": 248,
            "$_ORNOT_": 2,
            "$_OR_": 27,
            "$_XNOR_": 59,
            "$_XOR_": 93,
            "sky130_fd_sc_hd__dfrtp_2": 247
         }
      }
}

