// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "01/19/2024 13:41:43"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips (
	clock,
	instruction2,
	read_data1,
	read_data2,
	alu_result,
	zero_bit,
	read_data,
	write_data,
	regDst,
	branch,
	memRead,
	memWrite,
	ALUop,
	ALUsrc,
	regWrite,
	jump,
	move,
	opcode,
	function_code,
	imm,
	address,
	read_reg1,
	read_reg2,
	write_reg);
input 	clock;
output 	[31:0] instruction2;
output 	[31:0] read_data1;
output 	[31:0] read_data2;
output 	[31:0] alu_result;
output 	zero_bit;
output 	[31:0] read_data;
output 	[31:0] write_data;
output 	regDst;
output 	branch;
output 	memRead;
output 	memWrite;
output 	[2:0] ALUop;
output 	ALUsrc;
output 	regWrite;
output 	jump;
output 	move;
output 	[5:0] opcode;
output 	[5:0] function_code;
output 	[15:0] imm;
output 	[17:0] address;
output 	[4:0] read_reg1;
output 	[4:0] read_reg2;
output 	[4:0] write_reg;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~input_o ;
wire \~GND~combout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \ctrl_unit|ALUsrcOr~combout ;
wire \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ;
wire \alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ;
wire \ctrl_unit|ALUop[2]~0_combout ;
wire \ctrl_unit|ALUop[1]~1_combout ;
wire \ctrl_unit|ALUop[0]~2_combout ;
wire \alu_ctrl_unit|or3~0_combout ;
wire \alu_ctrl_unit|or1~0_combout ;
wire \alu_ctrl_unit|or2~0_combout ;
wire \alu_unit|mux0|n2|o0~0_combout ;
wire \alu_unit|mux1|n2|o0~0_combout ;
wire \alu_unit|mux2|n2|o0~0_combout ;
wire \alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout ;
wire \alu_src2[3]~0_combout ;
wire \alu_unit|mux3|n2|o0~0_combout ;
wire \alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout ;
wire \alu_src2[4]~1_combout ;
wire \alu_unit|mux4|n2|o0~0_combout ;
wire \alu_unit|sub_inst|sub|FA4|carry_of_sum_2~combout ;
wire \alu_unit|mux5|n2|o0~0_combout ;
wire \alu_unit|mux6|n2|o0~0_combout ;
wire \alu_unit|zeros~0_combout ;
wire \alu_unit|zeros~combout ;
wire \ctrl_unit|Equal0~1_combout ;
wire \ctrl_unit|memWriteOr~0_combout ;
wire \ctrl_unit|memReadOr~0_combout ;
wire \ctrl_unit|Equal11~0_combout ;
wire \write_data~0_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \write_data~1_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \write_data~2_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \write_data~3_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \write_data~4_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \write_data~5_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \write_data~6_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \write_data~7_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \write_data~8_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \write_data~9_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \write_data~10_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \write_data~11_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \write_data~12_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \write_data~13_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \write_data~14_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \write_data~15_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \write_data~16_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \write_data~17_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \write_data~18_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \write_data~19_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \write_data~20_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \write_data~21_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \write_data~22_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \write_data~23_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \write_data~24_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \write_data~25_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \write_data~26_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \write_data~27_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \write_data~28_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \write_data~29_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \write_data~30_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \write_data~31_combout ;
wire \mem_block|registers_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \ctrl_unit|Equal0~0_combout ;
wire \ctrl_unit|Equal10~0_combout ;
wire \ctrl_unit|regWriteOr~combout ;
wire \ctrl_unit|dec|and12~combout ;
wire \write_reg~0_combout ;
wire \write_reg~1_combout ;
wire \write_reg~2_combout ;
wire \write_reg~3_combout ;
wire \write_reg~4_combout ;

wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst_block|instructions_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \mem_block|registers_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a6~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a7~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a8~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a9~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a10~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a11~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a12~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a13~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a14~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a15~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a16~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a17~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a18~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a19~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a20~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a21~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a22~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a23~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a24~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a25~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  = \inst_block|instructions_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a1~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a2~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a3~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a4~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a5~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a6~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a7~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a8~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a9~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a10~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a11~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a12~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a13~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a14~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a15~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a16~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a17~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a18~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a19~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a20~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a21~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a22~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a23~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a24~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a25~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a26~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a27~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a28~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a29~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a30~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \mem_block|registers_rtl_0|auto_generated|ram_block1a31~portbdataout  = \mem_block|registers_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \instruction2[0]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[0]),
	.obar());
// synopsys translate_off
defparam \instruction2[0]~output .bus_hold = "false";
defparam \instruction2[0]~output .open_drain_output = "false";
defparam \instruction2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[1]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[1]),
	.obar());
// synopsys translate_off
defparam \instruction2[1]~output .bus_hold = "false";
defparam \instruction2[1]~output .open_drain_output = "false";
defparam \instruction2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[2]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[2]),
	.obar());
// synopsys translate_off
defparam \instruction2[2]~output .bus_hold = "false";
defparam \instruction2[2]~output .open_drain_output = "false";
defparam \instruction2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[3]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[3]),
	.obar());
// synopsys translate_off
defparam \instruction2[3]~output .bus_hold = "false";
defparam \instruction2[3]~output .open_drain_output = "false";
defparam \instruction2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[4]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[4]),
	.obar());
// synopsys translate_off
defparam \instruction2[4]~output .bus_hold = "false";
defparam \instruction2[4]~output .open_drain_output = "false";
defparam \instruction2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[5]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[5]),
	.obar());
// synopsys translate_off
defparam \instruction2[5]~output .bus_hold = "false";
defparam \instruction2[5]~output .open_drain_output = "false";
defparam \instruction2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[6]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[6]),
	.obar());
// synopsys translate_off
defparam \instruction2[6]~output .bus_hold = "false";
defparam \instruction2[6]~output .open_drain_output = "false";
defparam \instruction2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[7]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[7]),
	.obar());
// synopsys translate_off
defparam \instruction2[7]~output .bus_hold = "false";
defparam \instruction2[7]~output .open_drain_output = "false";
defparam \instruction2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[8]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[8]),
	.obar());
// synopsys translate_off
defparam \instruction2[8]~output .bus_hold = "false";
defparam \instruction2[8]~output .open_drain_output = "false";
defparam \instruction2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[9]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[9]),
	.obar());
// synopsys translate_off
defparam \instruction2[9]~output .bus_hold = "false";
defparam \instruction2[9]~output .open_drain_output = "false";
defparam \instruction2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[10]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[10]),
	.obar());
// synopsys translate_off
defparam \instruction2[10]~output .bus_hold = "false";
defparam \instruction2[10]~output .open_drain_output = "false";
defparam \instruction2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[11]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[11]),
	.obar());
// synopsys translate_off
defparam \instruction2[11]~output .bus_hold = "false";
defparam \instruction2[11]~output .open_drain_output = "false";
defparam \instruction2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[12]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[12]),
	.obar());
// synopsys translate_off
defparam \instruction2[12]~output .bus_hold = "false";
defparam \instruction2[12]~output .open_drain_output = "false";
defparam \instruction2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[13]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[13]),
	.obar());
// synopsys translate_off
defparam \instruction2[13]~output .bus_hold = "false";
defparam \instruction2[13]~output .open_drain_output = "false";
defparam \instruction2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[14]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[14]),
	.obar());
// synopsys translate_off
defparam \instruction2[14]~output .bus_hold = "false";
defparam \instruction2[14]~output .open_drain_output = "false";
defparam \instruction2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[15]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[15]),
	.obar());
// synopsys translate_off
defparam \instruction2[15]~output .bus_hold = "false";
defparam \instruction2[15]~output .open_drain_output = "false";
defparam \instruction2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[16]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[16]),
	.obar());
// synopsys translate_off
defparam \instruction2[16]~output .bus_hold = "false";
defparam \instruction2[16]~output .open_drain_output = "false";
defparam \instruction2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[17]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[17]),
	.obar());
// synopsys translate_off
defparam \instruction2[17]~output .bus_hold = "false";
defparam \instruction2[17]~output .open_drain_output = "false";
defparam \instruction2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[18]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[18]),
	.obar());
// synopsys translate_off
defparam \instruction2[18]~output .bus_hold = "false";
defparam \instruction2[18]~output .open_drain_output = "false";
defparam \instruction2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[19]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[19]),
	.obar());
// synopsys translate_off
defparam \instruction2[19]~output .bus_hold = "false";
defparam \instruction2[19]~output .open_drain_output = "false";
defparam \instruction2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[20]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[20]),
	.obar());
// synopsys translate_off
defparam \instruction2[20]~output .bus_hold = "false";
defparam \instruction2[20]~output .open_drain_output = "false";
defparam \instruction2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[21]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[21]),
	.obar());
// synopsys translate_off
defparam \instruction2[21]~output .bus_hold = "false";
defparam \instruction2[21]~output .open_drain_output = "false";
defparam \instruction2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[22]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[22]),
	.obar());
// synopsys translate_off
defparam \instruction2[22]~output .bus_hold = "false";
defparam \instruction2[22]~output .open_drain_output = "false";
defparam \instruction2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[23]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[23]),
	.obar());
// synopsys translate_off
defparam \instruction2[23]~output .bus_hold = "false";
defparam \instruction2[23]~output .open_drain_output = "false";
defparam \instruction2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[24]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[24]),
	.obar());
// synopsys translate_off
defparam \instruction2[24]~output .bus_hold = "false";
defparam \instruction2[24]~output .open_drain_output = "false";
defparam \instruction2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[25]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[25]),
	.obar());
// synopsys translate_off
defparam \instruction2[25]~output .bus_hold = "false";
defparam \instruction2[25]~output .open_drain_output = "false";
defparam \instruction2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[26]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[26]),
	.obar());
// synopsys translate_off
defparam \instruction2[26]~output .bus_hold = "false";
defparam \instruction2[26]~output .open_drain_output = "false";
defparam \instruction2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[27]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[27]),
	.obar());
// synopsys translate_off
defparam \instruction2[27]~output .bus_hold = "false";
defparam \instruction2[27]~output .open_drain_output = "false";
defparam \instruction2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[28]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[28]),
	.obar());
// synopsys translate_off
defparam \instruction2[28]~output .bus_hold = "false";
defparam \instruction2[28]~output .open_drain_output = "false";
defparam \instruction2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[29]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[29]),
	.obar());
// synopsys translate_off
defparam \instruction2[29]~output .bus_hold = "false";
defparam \instruction2[29]~output .open_drain_output = "false";
defparam \instruction2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[30]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[30]),
	.obar());
// synopsys translate_off
defparam \instruction2[30]~output .bus_hold = "false";
defparam \instruction2[30]~output .open_drain_output = "false";
defparam \instruction2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instruction2[31]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction2[31]),
	.obar());
// synopsys translate_off
defparam \instruction2[31]~output .bus_hold = "false";
defparam \instruction2[31]~output .open_drain_output = "false";
defparam \instruction2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[0]),
	.obar());
// synopsys translate_off
defparam \read_data1[0]~output .bus_hold = "false";
defparam \read_data1[0]~output .open_drain_output = "false";
defparam \read_data1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[1]),
	.obar());
// synopsys translate_off
defparam \read_data1[1]~output .bus_hold = "false";
defparam \read_data1[1]~output .open_drain_output = "false";
defparam \read_data1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[2]),
	.obar());
// synopsys translate_off
defparam \read_data1[2]~output .bus_hold = "false";
defparam \read_data1[2]~output .open_drain_output = "false";
defparam \read_data1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[3]),
	.obar());
// synopsys translate_off
defparam \read_data1[3]~output .bus_hold = "false";
defparam \read_data1[3]~output .open_drain_output = "false";
defparam \read_data1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[4]),
	.obar());
// synopsys translate_off
defparam \read_data1[4]~output .bus_hold = "false";
defparam \read_data1[4]~output .open_drain_output = "false";
defparam \read_data1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[5]),
	.obar());
// synopsys translate_off
defparam \read_data1[5]~output .bus_hold = "false";
defparam \read_data1[5]~output .open_drain_output = "false";
defparam \read_data1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[6]),
	.obar());
// synopsys translate_off
defparam \read_data1[6]~output .bus_hold = "false";
defparam \read_data1[6]~output .open_drain_output = "false";
defparam \read_data1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[7]),
	.obar());
// synopsys translate_off
defparam \read_data1[7]~output .bus_hold = "false";
defparam \read_data1[7]~output .open_drain_output = "false";
defparam \read_data1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[8]),
	.obar());
// synopsys translate_off
defparam \read_data1[8]~output .bus_hold = "false";
defparam \read_data1[8]~output .open_drain_output = "false";
defparam \read_data1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[9]),
	.obar());
// synopsys translate_off
defparam \read_data1[9]~output .bus_hold = "false";
defparam \read_data1[9]~output .open_drain_output = "false";
defparam \read_data1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[10]),
	.obar());
// synopsys translate_off
defparam \read_data1[10]~output .bus_hold = "false";
defparam \read_data1[10]~output .open_drain_output = "false";
defparam \read_data1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[11]),
	.obar());
// synopsys translate_off
defparam \read_data1[11]~output .bus_hold = "false";
defparam \read_data1[11]~output .open_drain_output = "false";
defparam \read_data1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[12]),
	.obar());
// synopsys translate_off
defparam \read_data1[12]~output .bus_hold = "false";
defparam \read_data1[12]~output .open_drain_output = "false";
defparam \read_data1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[13]),
	.obar());
// synopsys translate_off
defparam \read_data1[13]~output .bus_hold = "false";
defparam \read_data1[13]~output .open_drain_output = "false";
defparam \read_data1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[14]),
	.obar());
// synopsys translate_off
defparam \read_data1[14]~output .bus_hold = "false";
defparam \read_data1[14]~output .open_drain_output = "false";
defparam \read_data1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[15]),
	.obar());
// synopsys translate_off
defparam \read_data1[15]~output .bus_hold = "false";
defparam \read_data1[15]~output .open_drain_output = "false";
defparam \read_data1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[16]),
	.obar());
// synopsys translate_off
defparam \read_data1[16]~output .bus_hold = "false";
defparam \read_data1[16]~output .open_drain_output = "false";
defparam \read_data1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[17]),
	.obar());
// synopsys translate_off
defparam \read_data1[17]~output .bus_hold = "false";
defparam \read_data1[17]~output .open_drain_output = "false";
defparam \read_data1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[18]),
	.obar());
// synopsys translate_off
defparam \read_data1[18]~output .bus_hold = "false";
defparam \read_data1[18]~output .open_drain_output = "false";
defparam \read_data1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[19]),
	.obar());
// synopsys translate_off
defparam \read_data1[19]~output .bus_hold = "false";
defparam \read_data1[19]~output .open_drain_output = "false";
defparam \read_data1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[20]),
	.obar());
// synopsys translate_off
defparam \read_data1[20]~output .bus_hold = "false";
defparam \read_data1[20]~output .open_drain_output = "false";
defparam \read_data1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[21]),
	.obar());
// synopsys translate_off
defparam \read_data1[21]~output .bus_hold = "false";
defparam \read_data1[21]~output .open_drain_output = "false";
defparam \read_data1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[22]),
	.obar());
// synopsys translate_off
defparam \read_data1[22]~output .bus_hold = "false";
defparam \read_data1[22]~output .open_drain_output = "false";
defparam \read_data1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[23]),
	.obar());
// synopsys translate_off
defparam \read_data1[23]~output .bus_hold = "false";
defparam \read_data1[23]~output .open_drain_output = "false";
defparam \read_data1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[24]),
	.obar());
// synopsys translate_off
defparam \read_data1[24]~output .bus_hold = "false";
defparam \read_data1[24]~output .open_drain_output = "false";
defparam \read_data1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[25]),
	.obar());
// synopsys translate_off
defparam \read_data1[25]~output .bus_hold = "false";
defparam \read_data1[25]~output .open_drain_output = "false";
defparam \read_data1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[26]),
	.obar());
// synopsys translate_off
defparam \read_data1[26]~output .bus_hold = "false";
defparam \read_data1[26]~output .open_drain_output = "false";
defparam \read_data1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[27]),
	.obar());
// synopsys translate_off
defparam \read_data1[27]~output .bus_hold = "false";
defparam \read_data1[27]~output .open_drain_output = "false";
defparam \read_data1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[28]),
	.obar());
// synopsys translate_off
defparam \read_data1[28]~output .bus_hold = "false";
defparam \read_data1[28]~output .open_drain_output = "false";
defparam \read_data1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[29]),
	.obar());
// synopsys translate_off
defparam \read_data1[29]~output .bus_hold = "false";
defparam \read_data1[29]~output .open_drain_output = "false";
defparam \read_data1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[30]),
	.obar());
// synopsys translate_off
defparam \read_data1[30]~output .bus_hold = "false";
defparam \read_data1[30]~output .open_drain_output = "false";
defparam \read_data1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data1[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[31]),
	.obar());
// synopsys translate_off
defparam \read_data1[31]~output .bus_hold = "false";
defparam \read_data1[31]~output .open_drain_output = "false";
defparam \read_data1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[0]),
	.obar());
// synopsys translate_off
defparam \read_data2[0]~output .bus_hold = "false";
defparam \read_data2[0]~output .open_drain_output = "false";
defparam \read_data2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[1]),
	.obar());
// synopsys translate_off
defparam \read_data2[1]~output .bus_hold = "false";
defparam \read_data2[1]~output .open_drain_output = "false";
defparam \read_data2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[2]),
	.obar());
// synopsys translate_off
defparam \read_data2[2]~output .bus_hold = "false";
defparam \read_data2[2]~output .open_drain_output = "false";
defparam \read_data2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[3]),
	.obar());
// synopsys translate_off
defparam \read_data2[3]~output .bus_hold = "false";
defparam \read_data2[3]~output .open_drain_output = "false";
defparam \read_data2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[4]),
	.obar());
// synopsys translate_off
defparam \read_data2[4]~output .bus_hold = "false";
defparam \read_data2[4]~output .open_drain_output = "false";
defparam \read_data2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[5]),
	.obar());
// synopsys translate_off
defparam \read_data2[5]~output .bus_hold = "false";
defparam \read_data2[5]~output .open_drain_output = "false";
defparam \read_data2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[6]),
	.obar());
// synopsys translate_off
defparam \read_data2[6]~output .bus_hold = "false";
defparam \read_data2[6]~output .open_drain_output = "false";
defparam \read_data2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[7]),
	.obar());
// synopsys translate_off
defparam \read_data2[7]~output .bus_hold = "false";
defparam \read_data2[7]~output .open_drain_output = "false";
defparam \read_data2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[8]),
	.obar());
// synopsys translate_off
defparam \read_data2[8]~output .bus_hold = "false";
defparam \read_data2[8]~output .open_drain_output = "false";
defparam \read_data2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[9]),
	.obar());
// synopsys translate_off
defparam \read_data2[9]~output .bus_hold = "false";
defparam \read_data2[9]~output .open_drain_output = "false";
defparam \read_data2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[10]),
	.obar());
// synopsys translate_off
defparam \read_data2[10]~output .bus_hold = "false";
defparam \read_data2[10]~output .open_drain_output = "false";
defparam \read_data2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[11]),
	.obar());
// synopsys translate_off
defparam \read_data2[11]~output .bus_hold = "false";
defparam \read_data2[11]~output .open_drain_output = "false";
defparam \read_data2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[12]),
	.obar());
// synopsys translate_off
defparam \read_data2[12]~output .bus_hold = "false";
defparam \read_data2[12]~output .open_drain_output = "false";
defparam \read_data2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[13]),
	.obar());
// synopsys translate_off
defparam \read_data2[13]~output .bus_hold = "false";
defparam \read_data2[13]~output .open_drain_output = "false";
defparam \read_data2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[14]),
	.obar());
// synopsys translate_off
defparam \read_data2[14]~output .bus_hold = "false";
defparam \read_data2[14]~output .open_drain_output = "false";
defparam \read_data2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[15]),
	.obar());
// synopsys translate_off
defparam \read_data2[15]~output .bus_hold = "false";
defparam \read_data2[15]~output .open_drain_output = "false";
defparam \read_data2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[16]),
	.obar());
// synopsys translate_off
defparam \read_data2[16]~output .bus_hold = "false";
defparam \read_data2[16]~output .open_drain_output = "false";
defparam \read_data2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[17]),
	.obar());
// synopsys translate_off
defparam \read_data2[17]~output .bus_hold = "false";
defparam \read_data2[17]~output .open_drain_output = "false";
defparam \read_data2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[18]),
	.obar());
// synopsys translate_off
defparam \read_data2[18]~output .bus_hold = "false";
defparam \read_data2[18]~output .open_drain_output = "false";
defparam \read_data2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[19]),
	.obar());
// synopsys translate_off
defparam \read_data2[19]~output .bus_hold = "false";
defparam \read_data2[19]~output .open_drain_output = "false";
defparam \read_data2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[20]),
	.obar());
// synopsys translate_off
defparam \read_data2[20]~output .bus_hold = "false";
defparam \read_data2[20]~output .open_drain_output = "false";
defparam \read_data2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[21]),
	.obar());
// synopsys translate_off
defparam \read_data2[21]~output .bus_hold = "false";
defparam \read_data2[21]~output .open_drain_output = "false";
defparam \read_data2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[22]),
	.obar());
// synopsys translate_off
defparam \read_data2[22]~output .bus_hold = "false";
defparam \read_data2[22]~output .open_drain_output = "false";
defparam \read_data2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[23]),
	.obar());
// synopsys translate_off
defparam \read_data2[23]~output .bus_hold = "false";
defparam \read_data2[23]~output .open_drain_output = "false";
defparam \read_data2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[24]),
	.obar());
// synopsys translate_off
defparam \read_data2[24]~output .bus_hold = "false";
defparam \read_data2[24]~output .open_drain_output = "false";
defparam \read_data2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[25]),
	.obar());
// synopsys translate_off
defparam \read_data2[25]~output .bus_hold = "false";
defparam \read_data2[25]~output .open_drain_output = "false";
defparam \read_data2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[26]),
	.obar());
// synopsys translate_off
defparam \read_data2[26]~output .bus_hold = "false";
defparam \read_data2[26]~output .open_drain_output = "false";
defparam \read_data2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[27]),
	.obar());
// synopsys translate_off
defparam \read_data2[27]~output .bus_hold = "false";
defparam \read_data2[27]~output .open_drain_output = "false";
defparam \read_data2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[28]),
	.obar());
// synopsys translate_off
defparam \read_data2[28]~output .bus_hold = "false";
defparam \read_data2[28]~output .open_drain_output = "false";
defparam \read_data2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[29]),
	.obar());
// synopsys translate_off
defparam \read_data2[29]~output .bus_hold = "false";
defparam \read_data2[29]~output .open_drain_output = "false";
defparam \read_data2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[30]),
	.obar());
// synopsys translate_off
defparam \read_data2[30]~output .bus_hold = "false";
defparam \read_data2[30]~output .open_drain_output = "false";
defparam \read_data2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data2[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[31]),
	.obar());
// synopsys translate_off
defparam \read_data2[31]~output .bus_hold = "false";
defparam \read_data2[31]~output .open_drain_output = "false";
defparam \read_data2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[0]~output (
	.i(\alu_unit|mux0|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[0]),
	.obar());
// synopsys translate_off
defparam \alu_result[0]~output .bus_hold = "false";
defparam \alu_result[0]~output .open_drain_output = "false";
defparam \alu_result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[1]~output (
	.i(\alu_unit|mux1|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[1]),
	.obar());
// synopsys translate_off
defparam \alu_result[1]~output .bus_hold = "false";
defparam \alu_result[1]~output .open_drain_output = "false";
defparam \alu_result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[2]~output (
	.i(\alu_unit|mux2|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[2]),
	.obar());
// synopsys translate_off
defparam \alu_result[2]~output .bus_hold = "false";
defparam \alu_result[2]~output .open_drain_output = "false";
defparam \alu_result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[3]~output (
	.i(\alu_unit|mux3|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[3]),
	.obar());
// synopsys translate_off
defparam \alu_result[3]~output .bus_hold = "false";
defparam \alu_result[3]~output .open_drain_output = "false";
defparam \alu_result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[4]~output (
	.i(\alu_unit|mux4|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[4]),
	.obar());
// synopsys translate_off
defparam \alu_result[4]~output .bus_hold = "false";
defparam \alu_result[4]~output .open_drain_output = "false";
defparam \alu_result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[5]~output (
	.i(\alu_unit|mux5|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[5]),
	.obar());
// synopsys translate_off
defparam \alu_result[5]~output .bus_hold = "false";
defparam \alu_result[5]~output .open_drain_output = "false";
defparam \alu_result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[6]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[6]),
	.obar());
// synopsys translate_off
defparam \alu_result[6]~output .bus_hold = "false";
defparam \alu_result[6]~output .open_drain_output = "false";
defparam \alu_result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[7]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[7]),
	.obar());
// synopsys translate_off
defparam \alu_result[7]~output .bus_hold = "false";
defparam \alu_result[7]~output .open_drain_output = "false";
defparam \alu_result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[8]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[8]),
	.obar());
// synopsys translate_off
defparam \alu_result[8]~output .bus_hold = "false";
defparam \alu_result[8]~output .open_drain_output = "false";
defparam \alu_result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[9]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[9]),
	.obar());
// synopsys translate_off
defparam \alu_result[9]~output .bus_hold = "false";
defparam \alu_result[9]~output .open_drain_output = "false";
defparam \alu_result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[10]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[10]),
	.obar());
// synopsys translate_off
defparam \alu_result[10]~output .bus_hold = "false";
defparam \alu_result[10]~output .open_drain_output = "false";
defparam \alu_result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[11]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[11]),
	.obar());
// synopsys translate_off
defparam \alu_result[11]~output .bus_hold = "false";
defparam \alu_result[11]~output .open_drain_output = "false";
defparam \alu_result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[12]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[12]),
	.obar());
// synopsys translate_off
defparam \alu_result[12]~output .bus_hold = "false";
defparam \alu_result[12]~output .open_drain_output = "false";
defparam \alu_result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[13]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[13]),
	.obar());
// synopsys translate_off
defparam \alu_result[13]~output .bus_hold = "false";
defparam \alu_result[13]~output .open_drain_output = "false";
defparam \alu_result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[14]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[14]),
	.obar());
// synopsys translate_off
defparam \alu_result[14]~output .bus_hold = "false";
defparam \alu_result[14]~output .open_drain_output = "false";
defparam \alu_result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[15]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[15]),
	.obar());
// synopsys translate_off
defparam \alu_result[15]~output .bus_hold = "false";
defparam \alu_result[15]~output .open_drain_output = "false";
defparam \alu_result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[16]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[16]),
	.obar());
// synopsys translate_off
defparam \alu_result[16]~output .bus_hold = "false";
defparam \alu_result[16]~output .open_drain_output = "false";
defparam \alu_result[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[17]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[17]),
	.obar());
// synopsys translate_off
defparam \alu_result[17]~output .bus_hold = "false";
defparam \alu_result[17]~output .open_drain_output = "false";
defparam \alu_result[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[18]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[18]),
	.obar());
// synopsys translate_off
defparam \alu_result[18]~output .bus_hold = "false";
defparam \alu_result[18]~output .open_drain_output = "false";
defparam \alu_result[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[19]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[19]),
	.obar());
// synopsys translate_off
defparam \alu_result[19]~output .bus_hold = "false";
defparam \alu_result[19]~output .open_drain_output = "false";
defparam \alu_result[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[20]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[20]),
	.obar());
// synopsys translate_off
defparam \alu_result[20]~output .bus_hold = "false";
defparam \alu_result[20]~output .open_drain_output = "false";
defparam \alu_result[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[21]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[21]),
	.obar());
// synopsys translate_off
defparam \alu_result[21]~output .bus_hold = "false";
defparam \alu_result[21]~output .open_drain_output = "false";
defparam \alu_result[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[22]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[22]),
	.obar());
// synopsys translate_off
defparam \alu_result[22]~output .bus_hold = "false";
defparam \alu_result[22]~output .open_drain_output = "false";
defparam \alu_result[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[23]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[23]),
	.obar());
// synopsys translate_off
defparam \alu_result[23]~output .bus_hold = "false";
defparam \alu_result[23]~output .open_drain_output = "false";
defparam \alu_result[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[24]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[24]),
	.obar());
// synopsys translate_off
defparam \alu_result[24]~output .bus_hold = "false";
defparam \alu_result[24]~output .open_drain_output = "false";
defparam \alu_result[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[25]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[25]),
	.obar());
// synopsys translate_off
defparam \alu_result[25]~output .bus_hold = "false";
defparam \alu_result[25]~output .open_drain_output = "false";
defparam \alu_result[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[26]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[26]),
	.obar());
// synopsys translate_off
defparam \alu_result[26]~output .bus_hold = "false";
defparam \alu_result[26]~output .open_drain_output = "false";
defparam \alu_result[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[27]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[27]),
	.obar());
// synopsys translate_off
defparam \alu_result[27]~output .bus_hold = "false";
defparam \alu_result[27]~output .open_drain_output = "false";
defparam \alu_result[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[28]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[28]),
	.obar());
// synopsys translate_off
defparam \alu_result[28]~output .bus_hold = "false";
defparam \alu_result[28]~output .open_drain_output = "false";
defparam \alu_result[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[29]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[29]),
	.obar());
// synopsys translate_off
defparam \alu_result[29]~output .bus_hold = "false";
defparam \alu_result[29]~output .open_drain_output = "false";
defparam \alu_result[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[30]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[30]),
	.obar());
// synopsys translate_off
defparam \alu_result[30]~output .bus_hold = "false";
defparam \alu_result[30]~output .open_drain_output = "false";
defparam \alu_result[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_result[31]~output (
	.i(!\alu_unit|mux6|n2|o0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[31]),
	.obar());
// synopsys translate_off
defparam \alu_result[31]~output .bus_hold = "false";
defparam \alu_result[31]~output .open_drain_output = "false";
defparam \alu_result[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \zero_bit~output (
	.i(\alu_unit|zeros~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zero_bit),
	.obar());
// synopsys translate_off
defparam \zero_bit~output .bus_hold = "false";
defparam \zero_bit~output .open_drain_output = "false";
defparam \zero_bit~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[0]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[0]),
	.obar());
// synopsys translate_off
defparam \read_data[0]~output .bus_hold = "false";
defparam \read_data[0]~output .open_drain_output = "false";
defparam \read_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[1]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[1]),
	.obar());
// synopsys translate_off
defparam \read_data[1]~output .bus_hold = "false";
defparam \read_data[1]~output .open_drain_output = "false";
defparam \read_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[2]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[2]),
	.obar());
// synopsys translate_off
defparam \read_data[2]~output .bus_hold = "false";
defparam \read_data[2]~output .open_drain_output = "false";
defparam \read_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[3]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[3]),
	.obar());
// synopsys translate_off
defparam \read_data[3]~output .bus_hold = "false";
defparam \read_data[3]~output .open_drain_output = "false";
defparam \read_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[4]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[4]),
	.obar());
// synopsys translate_off
defparam \read_data[4]~output .bus_hold = "false";
defparam \read_data[4]~output .open_drain_output = "false";
defparam \read_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[5]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[5]),
	.obar());
// synopsys translate_off
defparam \read_data[5]~output .bus_hold = "false";
defparam \read_data[5]~output .open_drain_output = "false";
defparam \read_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[6]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[6]),
	.obar());
// synopsys translate_off
defparam \read_data[6]~output .bus_hold = "false";
defparam \read_data[6]~output .open_drain_output = "false";
defparam \read_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[7]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[7]),
	.obar());
// synopsys translate_off
defparam \read_data[7]~output .bus_hold = "false";
defparam \read_data[7]~output .open_drain_output = "false";
defparam \read_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[8]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[8]),
	.obar());
// synopsys translate_off
defparam \read_data[8]~output .bus_hold = "false";
defparam \read_data[8]~output .open_drain_output = "false";
defparam \read_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[9]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[9]),
	.obar());
// synopsys translate_off
defparam \read_data[9]~output .bus_hold = "false";
defparam \read_data[9]~output .open_drain_output = "false";
defparam \read_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[10]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[10]),
	.obar());
// synopsys translate_off
defparam \read_data[10]~output .bus_hold = "false";
defparam \read_data[10]~output .open_drain_output = "false";
defparam \read_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[11]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[11]),
	.obar());
// synopsys translate_off
defparam \read_data[11]~output .bus_hold = "false";
defparam \read_data[11]~output .open_drain_output = "false";
defparam \read_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[12]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[12]),
	.obar());
// synopsys translate_off
defparam \read_data[12]~output .bus_hold = "false";
defparam \read_data[12]~output .open_drain_output = "false";
defparam \read_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[13]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[13]),
	.obar());
// synopsys translate_off
defparam \read_data[13]~output .bus_hold = "false";
defparam \read_data[13]~output .open_drain_output = "false";
defparam \read_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[14]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[14]),
	.obar());
// synopsys translate_off
defparam \read_data[14]~output .bus_hold = "false";
defparam \read_data[14]~output .open_drain_output = "false";
defparam \read_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[15]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[15]),
	.obar());
// synopsys translate_off
defparam \read_data[15]~output .bus_hold = "false";
defparam \read_data[15]~output .open_drain_output = "false";
defparam \read_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[16]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[16]),
	.obar());
// synopsys translate_off
defparam \read_data[16]~output .bus_hold = "false";
defparam \read_data[16]~output .open_drain_output = "false";
defparam \read_data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[17]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[17]),
	.obar());
// synopsys translate_off
defparam \read_data[17]~output .bus_hold = "false";
defparam \read_data[17]~output .open_drain_output = "false";
defparam \read_data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[18]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[18]),
	.obar());
// synopsys translate_off
defparam \read_data[18]~output .bus_hold = "false";
defparam \read_data[18]~output .open_drain_output = "false";
defparam \read_data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[19]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[19]),
	.obar());
// synopsys translate_off
defparam \read_data[19]~output .bus_hold = "false";
defparam \read_data[19]~output .open_drain_output = "false";
defparam \read_data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[20]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[20]),
	.obar());
// synopsys translate_off
defparam \read_data[20]~output .bus_hold = "false";
defparam \read_data[20]~output .open_drain_output = "false";
defparam \read_data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[21]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[21]),
	.obar());
// synopsys translate_off
defparam \read_data[21]~output .bus_hold = "false";
defparam \read_data[21]~output .open_drain_output = "false";
defparam \read_data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[22]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[22]),
	.obar());
// synopsys translate_off
defparam \read_data[22]~output .bus_hold = "false";
defparam \read_data[22]~output .open_drain_output = "false";
defparam \read_data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[23]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[23]),
	.obar());
// synopsys translate_off
defparam \read_data[23]~output .bus_hold = "false";
defparam \read_data[23]~output .open_drain_output = "false";
defparam \read_data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[24]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[24]),
	.obar());
// synopsys translate_off
defparam \read_data[24]~output .bus_hold = "false";
defparam \read_data[24]~output .open_drain_output = "false";
defparam \read_data[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[25]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[25]),
	.obar());
// synopsys translate_off
defparam \read_data[25]~output .bus_hold = "false";
defparam \read_data[25]~output .open_drain_output = "false";
defparam \read_data[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[26]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[26]),
	.obar());
// synopsys translate_off
defparam \read_data[26]~output .bus_hold = "false";
defparam \read_data[26]~output .open_drain_output = "false";
defparam \read_data[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[27]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[27]),
	.obar());
// synopsys translate_off
defparam \read_data[27]~output .bus_hold = "false";
defparam \read_data[27]~output .open_drain_output = "false";
defparam \read_data[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[28]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[28]),
	.obar());
// synopsys translate_off
defparam \read_data[28]~output .bus_hold = "false";
defparam \read_data[28]~output .open_drain_output = "false";
defparam \read_data[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[29]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[29]),
	.obar());
// synopsys translate_off
defparam \read_data[29]~output .bus_hold = "false";
defparam \read_data[29]~output .open_drain_output = "false";
defparam \read_data[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[30]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[30]),
	.obar());
// synopsys translate_off
defparam \read_data[30]~output .bus_hold = "false";
defparam \read_data[30]~output .open_drain_output = "false";
defparam \read_data[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_data[31]~output (
	.i(\mem_block|registers_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data[31]),
	.obar());
// synopsys translate_off
defparam \read_data[31]~output .bus_hold = "false";
defparam \read_data[31]~output .open_drain_output = "false";
defparam \read_data[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[0]~output (
	.i(\write_data~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[0]),
	.obar());
// synopsys translate_off
defparam \write_data[0]~output .bus_hold = "false";
defparam \write_data[0]~output .open_drain_output = "false";
defparam \write_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[1]~output (
	.i(\write_data~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[1]),
	.obar());
// synopsys translate_off
defparam \write_data[1]~output .bus_hold = "false";
defparam \write_data[1]~output .open_drain_output = "false";
defparam \write_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[2]~output (
	.i(\write_data~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[2]),
	.obar());
// synopsys translate_off
defparam \write_data[2]~output .bus_hold = "false";
defparam \write_data[2]~output .open_drain_output = "false";
defparam \write_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[3]~output (
	.i(\write_data~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[3]),
	.obar());
// synopsys translate_off
defparam \write_data[3]~output .bus_hold = "false";
defparam \write_data[3]~output .open_drain_output = "false";
defparam \write_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[4]~output (
	.i(\write_data~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[4]),
	.obar());
// synopsys translate_off
defparam \write_data[4]~output .bus_hold = "false";
defparam \write_data[4]~output .open_drain_output = "false";
defparam \write_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[5]~output (
	.i(\write_data~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[5]),
	.obar());
// synopsys translate_off
defparam \write_data[5]~output .bus_hold = "false";
defparam \write_data[5]~output .open_drain_output = "false";
defparam \write_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[6]~output (
	.i(\write_data~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[6]),
	.obar());
// synopsys translate_off
defparam \write_data[6]~output .bus_hold = "false";
defparam \write_data[6]~output .open_drain_output = "false";
defparam \write_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[7]~output (
	.i(\write_data~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[7]),
	.obar());
// synopsys translate_off
defparam \write_data[7]~output .bus_hold = "false";
defparam \write_data[7]~output .open_drain_output = "false";
defparam \write_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[8]~output (
	.i(\write_data~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[8]),
	.obar());
// synopsys translate_off
defparam \write_data[8]~output .bus_hold = "false";
defparam \write_data[8]~output .open_drain_output = "false";
defparam \write_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[9]~output (
	.i(\write_data~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[9]),
	.obar());
// synopsys translate_off
defparam \write_data[9]~output .bus_hold = "false";
defparam \write_data[9]~output .open_drain_output = "false";
defparam \write_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[10]~output (
	.i(\write_data~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[10]),
	.obar());
// synopsys translate_off
defparam \write_data[10]~output .bus_hold = "false";
defparam \write_data[10]~output .open_drain_output = "false";
defparam \write_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[11]~output (
	.i(\write_data~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[11]),
	.obar());
// synopsys translate_off
defparam \write_data[11]~output .bus_hold = "false";
defparam \write_data[11]~output .open_drain_output = "false";
defparam \write_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[12]~output (
	.i(\write_data~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[12]),
	.obar());
// synopsys translate_off
defparam \write_data[12]~output .bus_hold = "false";
defparam \write_data[12]~output .open_drain_output = "false";
defparam \write_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[13]~output (
	.i(\write_data~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[13]),
	.obar());
// synopsys translate_off
defparam \write_data[13]~output .bus_hold = "false";
defparam \write_data[13]~output .open_drain_output = "false";
defparam \write_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[14]~output (
	.i(\write_data~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[14]),
	.obar());
// synopsys translate_off
defparam \write_data[14]~output .bus_hold = "false";
defparam \write_data[14]~output .open_drain_output = "false";
defparam \write_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[15]~output (
	.i(\write_data~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[15]),
	.obar());
// synopsys translate_off
defparam \write_data[15]~output .bus_hold = "false";
defparam \write_data[15]~output .open_drain_output = "false";
defparam \write_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[16]~output (
	.i(\write_data~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[16]),
	.obar());
// synopsys translate_off
defparam \write_data[16]~output .bus_hold = "false";
defparam \write_data[16]~output .open_drain_output = "false";
defparam \write_data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[17]~output (
	.i(\write_data~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[17]),
	.obar());
// synopsys translate_off
defparam \write_data[17]~output .bus_hold = "false";
defparam \write_data[17]~output .open_drain_output = "false";
defparam \write_data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[18]~output (
	.i(\write_data~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[18]),
	.obar());
// synopsys translate_off
defparam \write_data[18]~output .bus_hold = "false";
defparam \write_data[18]~output .open_drain_output = "false";
defparam \write_data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[19]~output (
	.i(\write_data~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[19]),
	.obar());
// synopsys translate_off
defparam \write_data[19]~output .bus_hold = "false";
defparam \write_data[19]~output .open_drain_output = "false";
defparam \write_data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[20]~output (
	.i(\write_data~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[20]),
	.obar());
// synopsys translate_off
defparam \write_data[20]~output .bus_hold = "false";
defparam \write_data[20]~output .open_drain_output = "false";
defparam \write_data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[21]~output (
	.i(\write_data~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[21]),
	.obar());
// synopsys translate_off
defparam \write_data[21]~output .bus_hold = "false";
defparam \write_data[21]~output .open_drain_output = "false";
defparam \write_data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[22]~output (
	.i(\write_data~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[22]),
	.obar());
// synopsys translate_off
defparam \write_data[22]~output .bus_hold = "false";
defparam \write_data[22]~output .open_drain_output = "false";
defparam \write_data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[23]~output (
	.i(\write_data~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[23]),
	.obar());
// synopsys translate_off
defparam \write_data[23]~output .bus_hold = "false";
defparam \write_data[23]~output .open_drain_output = "false";
defparam \write_data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[24]~output (
	.i(\write_data~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[24]),
	.obar());
// synopsys translate_off
defparam \write_data[24]~output .bus_hold = "false";
defparam \write_data[24]~output .open_drain_output = "false";
defparam \write_data[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[25]~output (
	.i(\write_data~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[25]),
	.obar());
// synopsys translate_off
defparam \write_data[25]~output .bus_hold = "false";
defparam \write_data[25]~output .open_drain_output = "false";
defparam \write_data[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[26]~output (
	.i(\write_data~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[26]),
	.obar());
// synopsys translate_off
defparam \write_data[26]~output .bus_hold = "false";
defparam \write_data[26]~output .open_drain_output = "false";
defparam \write_data[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[27]~output (
	.i(\write_data~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[27]),
	.obar());
// synopsys translate_off
defparam \write_data[27]~output .bus_hold = "false";
defparam \write_data[27]~output .open_drain_output = "false";
defparam \write_data[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[28]~output (
	.i(\write_data~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[28]),
	.obar());
// synopsys translate_off
defparam \write_data[28]~output .bus_hold = "false";
defparam \write_data[28]~output .open_drain_output = "false";
defparam \write_data[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[29]~output (
	.i(\write_data~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[29]),
	.obar());
// synopsys translate_off
defparam \write_data[29]~output .bus_hold = "false";
defparam \write_data[29]~output .open_drain_output = "false";
defparam \write_data[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[30]~output (
	.i(\write_data~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[30]),
	.obar());
// synopsys translate_off
defparam \write_data[30]~output .bus_hold = "false";
defparam \write_data[30]~output .open_drain_output = "false";
defparam \write_data[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_data[31]~output (
	.i(\write_data~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data[31]),
	.obar());
// synopsys translate_off
defparam \write_data[31]~output .bus_hold = "false";
defparam \write_data[31]~output .open_drain_output = "false";
defparam \write_data[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regDst~output (
	.i(\ctrl_unit|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regDst),
	.obar());
// synopsys translate_off
defparam \regDst~output .bus_hold = "false";
defparam \regDst~output .open_drain_output = "false";
defparam \regDst~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \branch~output (
	.i(\ctrl_unit|Equal10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(branch),
	.obar());
// synopsys translate_off
defparam \branch~output .bus_hold = "false";
defparam \branch~output .open_drain_output = "false";
defparam \branch~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memRead~output (
	.i(\ctrl_unit|memReadOr~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memRead),
	.obar());
// synopsys translate_off
defparam \memRead~output .bus_hold = "false";
defparam \memRead~output .open_drain_output = "false";
defparam \memRead~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memWrite~output (
	.i(\ctrl_unit|memWriteOr~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memWrite),
	.obar());
// synopsys translate_off
defparam \memWrite~output .bus_hold = "false";
defparam \memWrite~output .open_drain_output = "false";
defparam \memWrite~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUop[0]~output (
	.i(\ctrl_unit|ALUop[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUop[0]),
	.obar());
// synopsys translate_off
defparam \ALUop[0]~output .bus_hold = "false";
defparam \ALUop[0]~output .open_drain_output = "false";
defparam \ALUop[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUop[1]~output (
	.i(\ctrl_unit|ALUop[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUop[1]),
	.obar());
// synopsys translate_off
defparam \ALUop[1]~output .bus_hold = "false";
defparam \ALUop[1]~output .open_drain_output = "false";
defparam \ALUop[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUop[2]~output (
	.i(\ctrl_unit|ALUop[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUop[2]),
	.obar());
// synopsys translate_off
defparam \ALUop[2]~output .bus_hold = "false";
defparam \ALUop[2]~output .open_drain_output = "false";
defparam \ALUop[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUsrc~output (
	.i(\ctrl_unit|ALUsrcOr~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUsrc),
	.obar());
// synopsys translate_off
defparam \ALUsrc~output .bus_hold = "false";
defparam \ALUsrc~output .open_drain_output = "false";
defparam \ALUsrc~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regWrite~output (
	.i(\ctrl_unit|regWriteOr~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWrite),
	.obar());
// synopsys translate_off
defparam \regWrite~output .bus_hold = "false";
defparam \regWrite~output .open_drain_output = "false";
defparam \regWrite~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \jump~output (
	.i(\ctrl_unit|dec|and12~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(jump),
	.obar());
// synopsys translate_off
defparam \jump~output .bus_hold = "false";
defparam \jump~output .open_drain_output = "false";
defparam \jump~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \move~output (
	.i(\ctrl_unit|Equal11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(move),
	.obar());
// synopsys translate_off
defparam \move~output .bus_hold = "false";
defparam \move~output .open_drain_output = "false";
defparam \move~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \opcode[0]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(opcode[0]),
	.obar());
// synopsys translate_off
defparam \opcode[0]~output .bus_hold = "false";
defparam \opcode[0]~output .open_drain_output = "false";
defparam \opcode[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \opcode[1]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(opcode[1]),
	.obar());
// synopsys translate_off
defparam \opcode[1]~output .bus_hold = "false";
defparam \opcode[1]~output .open_drain_output = "false";
defparam \opcode[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \opcode[2]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(opcode[2]),
	.obar());
// synopsys translate_off
defparam \opcode[2]~output .bus_hold = "false";
defparam \opcode[2]~output .open_drain_output = "false";
defparam \opcode[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \opcode[3]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(opcode[3]),
	.obar());
// synopsys translate_off
defparam \opcode[3]~output .bus_hold = "false";
defparam \opcode[3]~output .open_drain_output = "false";
defparam \opcode[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \opcode[4]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(opcode[4]),
	.obar());
// synopsys translate_off
defparam \opcode[4]~output .bus_hold = "false";
defparam \opcode[4]~output .open_drain_output = "false";
defparam \opcode[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \opcode[5]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(opcode[5]),
	.obar());
// synopsys translate_off
defparam \opcode[5]~output .bus_hold = "false";
defparam \opcode[5]~output .open_drain_output = "false";
defparam \opcode[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \function_code[0]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(function_code[0]),
	.obar());
// synopsys translate_off
defparam \function_code[0]~output .bus_hold = "false";
defparam \function_code[0]~output .open_drain_output = "false";
defparam \function_code[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \function_code[1]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(function_code[1]),
	.obar());
// synopsys translate_off
defparam \function_code[1]~output .bus_hold = "false";
defparam \function_code[1]~output .open_drain_output = "false";
defparam \function_code[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \function_code[2]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(function_code[2]),
	.obar());
// synopsys translate_off
defparam \function_code[2]~output .bus_hold = "false";
defparam \function_code[2]~output .open_drain_output = "false";
defparam \function_code[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \function_code[3]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(function_code[3]),
	.obar());
// synopsys translate_off
defparam \function_code[3]~output .bus_hold = "false";
defparam \function_code[3]~output .open_drain_output = "false";
defparam \function_code[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \function_code[4]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(function_code[4]),
	.obar());
// synopsys translate_off
defparam \function_code[4]~output .bus_hold = "false";
defparam \function_code[4]~output .open_drain_output = "false";
defparam \function_code[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \function_code[5]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(function_code[5]),
	.obar());
// synopsys translate_off
defparam \function_code[5]~output .bus_hold = "false";
defparam \function_code[5]~output .open_drain_output = "false";
defparam \function_code[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[0]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[0]),
	.obar());
// synopsys translate_off
defparam \imm[0]~output .bus_hold = "false";
defparam \imm[0]~output .open_drain_output = "false";
defparam \imm[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[1]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[1]),
	.obar());
// synopsys translate_off
defparam \imm[1]~output .bus_hold = "false";
defparam \imm[1]~output .open_drain_output = "false";
defparam \imm[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[2]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[2]),
	.obar());
// synopsys translate_off
defparam \imm[2]~output .bus_hold = "false";
defparam \imm[2]~output .open_drain_output = "false";
defparam \imm[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[3]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[3]),
	.obar());
// synopsys translate_off
defparam \imm[3]~output .bus_hold = "false";
defparam \imm[3]~output .open_drain_output = "false";
defparam \imm[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[4]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[4]),
	.obar());
// synopsys translate_off
defparam \imm[4]~output .bus_hold = "false";
defparam \imm[4]~output .open_drain_output = "false";
defparam \imm[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[5]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[5]),
	.obar());
// synopsys translate_off
defparam \imm[5]~output .bus_hold = "false";
defparam \imm[5]~output .open_drain_output = "false";
defparam \imm[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[6]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[6]),
	.obar());
// synopsys translate_off
defparam \imm[6]~output .bus_hold = "false";
defparam \imm[6]~output .open_drain_output = "false";
defparam \imm[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[7]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[7]),
	.obar());
// synopsys translate_off
defparam \imm[7]~output .bus_hold = "false";
defparam \imm[7]~output .open_drain_output = "false";
defparam \imm[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[8]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[8]),
	.obar());
// synopsys translate_off
defparam \imm[8]~output .bus_hold = "false";
defparam \imm[8]~output .open_drain_output = "false";
defparam \imm[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[9]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[9]),
	.obar());
// synopsys translate_off
defparam \imm[9]~output .bus_hold = "false";
defparam \imm[9]~output .open_drain_output = "false";
defparam \imm[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[10]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[10]),
	.obar());
// synopsys translate_off
defparam \imm[10]~output .bus_hold = "false";
defparam \imm[10]~output .open_drain_output = "false";
defparam \imm[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[11]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[11]),
	.obar());
// synopsys translate_off
defparam \imm[11]~output .bus_hold = "false";
defparam \imm[11]~output .open_drain_output = "false";
defparam \imm[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[12]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[12]),
	.obar());
// synopsys translate_off
defparam \imm[12]~output .bus_hold = "false";
defparam \imm[12]~output .open_drain_output = "false";
defparam \imm[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[13]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[13]),
	.obar());
// synopsys translate_off
defparam \imm[13]~output .bus_hold = "false";
defparam \imm[13]~output .open_drain_output = "false";
defparam \imm[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[14]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[14]),
	.obar());
// synopsys translate_off
defparam \imm[14]~output .bus_hold = "false";
defparam \imm[14]~output .open_drain_output = "false";
defparam \imm[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \imm[15]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[15]),
	.obar());
// synopsys translate_off
defparam \imm[15]~output .bus_hold = "false";
defparam \imm[15]~output .open_drain_output = "false";
defparam \imm[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[0]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[0]),
	.obar());
// synopsys translate_off
defparam \address[0]~output .bus_hold = "false";
defparam \address[0]~output .open_drain_output = "false";
defparam \address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[1]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[1]),
	.obar());
// synopsys translate_off
defparam \address[1]~output .bus_hold = "false";
defparam \address[1]~output .open_drain_output = "false";
defparam \address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[2]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[2]),
	.obar());
// synopsys translate_off
defparam \address[2]~output .bus_hold = "false";
defparam \address[2]~output .open_drain_output = "false";
defparam \address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[3]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[3]),
	.obar());
// synopsys translate_off
defparam \address[3]~output .bus_hold = "false";
defparam \address[3]~output .open_drain_output = "false";
defparam \address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[4]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[4]),
	.obar());
// synopsys translate_off
defparam \address[4]~output .bus_hold = "false";
defparam \address[4]~output .open_drain_output = "false";
defparam \address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[5]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[5]),
	.obar());
// synopsys translate_off
defparam \address[5]~output .bus_hold = "false";
defparam \address[5]~output .open_drain_output = "false";
defparam \address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[6]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[6]),
	.obar());
// synopsys translate_off
defparam \address[6]~output .bus_hold = "false";
defparam \address[6]~output .open_drain_output = "false";
defparam \address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[7]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[7]),
	.obar());
// synopsys translate_off
defparam \address[7]~output .bus_hold = "false";
defparam \address[7]~output .open_drain_output = "false";
defparam \address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[8]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[8]),
	.obar());
// synopsys translate_off
defparam \address[8]~output .bus_hold = "false";
defparam \address[8]~output .open_drain_output = "false";
defparam \address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[9]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[9]),
	.obar());
// synopsys translate_off
defparam \address[9]~output .bus_hold = "false";
defparam \address[9]~output .open_drain_output = "false";
defparam \address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[10]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[10]),
	.obar());
// synopsys translate_off
defparam \address[10]~output .bus_hold = "false";
defparam \address[10]~output .open_drain_output = "false";
defparam \address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[11]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[11]),
	.obar());
// synopsys translate_off
defparam \address[11]~output .bus_hold = "false";
defparam \address[11]~output .open_drain_output = "false";
defparam \address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[12]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[12]),
	.obar());
// synopsys translate_off
defparam \address[12]~output .bus_hold = "false";
defparam \address[12]~output .open_drain_output = "false";
defparam \address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[13]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[13]),
	.obar());
// synopsys translate_off
defparam \address[13]~output .bus_hold = "false";
defparam \address[13]~output .open_drain_output = "false";
defparam \address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[14]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[14]),
	.obar());
// synopsys translate_off
defparam \address[14]~output .bus_hold = "false";
defparam \address[14]~output .open_drain_output = "false";
defparam \address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[15]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[15]),
	.obar());
// synopsys translate_off
defparam \address[15]~output .bus_hold = "false";
defparam \address[15]~output .open_drain_output = "false";
defparam \address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[16]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[16]),
	.obar());
// synopsys translate_off
defparam \address[16]~output .bus_hold = "false";
defparam \address[16]~output .open_drain_output = "false";
defparam \address[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \address[17]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[17]),
	.obar());
// synopsys translate_off
defparam \address[17]~output .bus_hold = "false";
defparam \address[17]~output .open_drain_output = "false";
defparam \address[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg1[0]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1[0]),
	.obar());
// synopsys translate_off
defparam \read_reg1[0]~output .bus_hold = "false";
defparam \read_reg1[0]~output .open_drain_output = "false";
defparam \read_reg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg1[1]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1[1]),
	.obar());
// synopsys translate_off
defparam \read_reg1[1]~output .bus_hold = "false";
defparam \read_reg1[1]~output .open_drain_output = "false";
defparam \read_reg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg1[2]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1[2]),
	.obar());
// synopsys translate_off
defparam \read_reg1[2]~output .bus_hold = "false";
defparam \read_reg1[2]~output .open_drain_output = "false";
defparam \read_reg1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg1[3]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1[3]),
	.obar());
// synopsys translate_off
defparam \read_reg1[3]~output .bus_hold = "false";
defparam \read_reg1[3]~output .open_drain_output = "false";
defparam \read_reg1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg1[4]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1[4]),
	.obar());
// synopsys translate_off
defparam \read_reg1[4]~output .bus_hold = "false";
defparam \read_reg1[4]~output .open_drain_output = "false";
defparam \read_reg1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg2[0]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2[0]),
	.obar());
// synopsys translate_off
defparam \read_reg2[0]~output .bus_hold = "false";
defparam \read_reg2[0]~output .open_drain_output = "false";
defparam \read_reg2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg2[1]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2[1]),
	.obar());
// synopsys translate_off
defparam \read_reg2[1]~output .bus_hold = "false";
defparam \read_reg2[1]~output .open_drain_output = "false";
defparam \read_reg2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg2[2]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2[2]),
	.obar());
// synopsys translate_off
defparam \read_reg2[2]~output .bus_hold = "false";
defparam \read_reg2[2]~output .open_drain_output = "false";
defparam \read_reg2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg2[3]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2[3]),
	.obar());
// synopsys translate_off
defparam \read_reg2[3]~output .bus_hold = "false";
defparam \read_reg2[3]~output .open_drain_output = "false";
defparam \read_reg2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \read_reg2[4]~output (
	.i(\inst_block|instructions_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2[4]),
	.obar());
// synopsys translate_off
defparam \read_reg2[4]~output .bus_hold = "false";
defparam \read_reg2[4]~output .open_drain_output = "false";
defparam \read_reg2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_reg[0]~output (
	.i(\write_reg~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg[0]),
	.obar());
// synopsys translate_off
defparam \write_reg[0]~output .bus_hold = "false";
defparam \write_reg[0]~output .open_drain_output = "false";
defparam \write_reg[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_reg[1]~output (
	.i(\write_reg~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg[1]),
	.obar());
// synopsys translate_off
defparam \write_reg[1]~output .bus_hold = "false";
defparam \write_reg[1]~output .open_drain_output = "false";
defparam \write_reg[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_reg[2]~output (
	.i(\write_reg~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg[2]),
	.obar());
// synopsys translate_off
defparam \write_reg[2]~output .bus_hold = "false";
defparam \write_reg[2]~output .open_drain_output = "false";
defparam \write_reg[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_reg[3]~output (
	.i(\write_reg~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg[3]),
	.obar());
// synopsys translate_off
defparam \write_reg[3]~output .bus_hold = "false";
defparam \write_reg[3]~output .open_drain_output = "false";
defparam \write_reg[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \write_reg[4]~output (
	.i(\write_reg~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg[4]),
	.obar());
// synopsys translate_off
defparam \write_reg[4]~output .bus_hold = "false";
defparam \write_reg[4]~output .open_drain_output = "false";
defparam \write_reg[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "1";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "1";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "1";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "1";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "0";
// synopsys translate_on

cyclonev_ram_block \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_block|instructions_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .init_file = "db/FinalProject.ram0_instruction_block_7d3bcd5a.hdl.mif";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "instruction_block:inst_block|altsyncram:instructions_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|ALUsrcOr (
// Equation(s):
// \ctrl_unit|ALUsrcOr~combout  = ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & 
// ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  $ (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout )))) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  & ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|ALUsrcOr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|ALUsrcOr .extended_lut = "off";
defparam \ctrl_unit|ALUsrcOr .lut_mask = 64'h3DC0C00080000000;
defparam \ctrl_unit|ALUsrcOr .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0 (
// Equation(s):
// \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout  = (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & !\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0 .extended_lut = "off";
defparam \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0 .lut_mask = 64'h8888888888888888;
defparam \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|less|sub|sub|FA5|carry_of_sum_2 (
// Equation(s):
// \alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  = ( \ctrl_unit|ALUsrcOr~combout  & ( \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout  & ( (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout  & !\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ))) ) ) ) # ( 
// !\ctrl_unit|ALUsrcOr~combout  & ( \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout  ) ) # ( !\ctrl_unit|ALUsrcOr~combout  & ( !\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout  ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(!\ctrl_unit|ALUsrcOr~combout ),
	.dataf(!\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|less|sub|sub|FA5|carry_of_sum_2 .extended_lut = "off";
defparam \alu_unit|less|sub|sub|FA5|carry_of_sum_2 .lut_mask = 64'hFFFF0000FFFF8000;
defparam \alu_unit|less|sub|sub|FA5|carry_of_sum_2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|ALUop[2]~0 (
// Equation(s):
// \ctrl_unit|ALUop[2]~0_combout  = ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  $ 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  & 
// ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ))) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout )))) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  & (((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|ALUop[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|ALUop[2]~0 .extended_lut = "off";
defparam \ctrl_unit|ALUop[2]~0 .lut_mask = 64'hB1C0C00090000000;
defparam \ctrl_unit|ALUop[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|ALUop[1]~1 (
// Equation(s):
// \ctrl_unit|ALUop[1]~1_combout  = ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  $ 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|ALUop[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|ALUop[1]~1 .extended_lut = "off";
defparam \ctrl_unit|ALUop[1]~1 .lut_mask = 64'h9000000010000000;
defparam \ctrl_unit|ALUop[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|ALUop[0]~2 (
// Equation(s):
// \ctrl_unit|ALUop[0]~2_combout  = ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ) # (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout )))) # 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  $ 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|ALUop[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|ALUop[0]~2 .extended_lut = "off";
defparam \ctrl_unit|ALUop[0]~2 .lut_mask = 64'hA4C0C00080000000;
defparam \ctrl_unit|ALUop[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_ctrl_unit|or3~0 (
// Equation(s):
// \alu_ctrl_unit|or3~0_combout  = ( \ctrl_unit|ALUop[1]~1_combout  & ( \ctrl_unit|ALUop[0]~2_combout  & ( (!\ctrl_unit|ALUop[2]~0_combout ) # ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout  & !\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout  & \inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ))) ) ) ) # ( !\ctrl_unit|ALUop[1]~1_combout  & ( \ctrl_unit|ALUop[0]~2_combout  ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\ctrl_unit|ALUop[2]~0_combout ),
	.datae(!\ctrl_unit|ALUop[1]~1_combout ),
	.dataf(!\ctrl_unit|ALUop[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_ctrl_unit|or3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_ctrl_unit|or3~0 .extended_lut = "off";
defparam \alu_ctrl_unit|or3~0 .lut_mask = 64'h00000000FFFFFF24;
defparam \alu_ctrl_unit|or3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_ctrl_unit|or1~0 (
// Equation(s):
// \alu_ctrl_unit|or1~0_combout  = ( \ctrl_unit|ALUop[1]~1_combout  & ( \ctrl_unit|ALUop[0]~2_combout  & ( (\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout  & (\ctrl_unit|ALUop[2]~0_combout  & 
// ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout )))) ) ) ) # ( !\ctrl_unit|ALUop[1]~1_combout  & ( \ctrl_unit|ALUop[0]~2_combout  & ( 
// \ctrl_unit|ALUop[2]~0_combout  ) ) ) # ( \ctrl_unit|ALUop[1]~1_combout  & ( !\ctrl_unit|ALUop[0]~2_combout  & ( \ctrl_unit|ALUop[2]~0_combout  ) ) ) # ( !\ctrl_unit|ALUop[1]~1_combout  & ( !\ctrl_unit|ALUop[0]~2_combout  & ( \ctrl_unit|ALUop[2]~0_combout  
// ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\ctrl_unit|ALUop[2]~0_combout ),
	.datae(!\ctrl_unit|ALUop[1]~1_combout ),
	.dataf(!\ctrl_unit|ALUop[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_ctrl_unit|or1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_ctrl_unit|or1~0 .extended_lut = "off";
defparam \alu_ctrl_unit|or1~0 .lut_mask = 64'h00FF00FF00FF0031;
defparam \alu_ctrl_unit|or1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_ctrl_unit|or2~0 (
// Equation(s):
// \alu_ctrl_unit|or2~0_combout  = ( \ctrl_unit|ALUop[1]~1_combout  & ( \ctrl_unit|ALUop[0]~2_combout  & ( (\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout  & \ctrl_unit|ALUop[2]~0_combout ))) ) ) ) # ( \ctrl_unit|ALUop[1]~1_combout  & ( !\ctrl_unit|ALUop[0]~2_combout  & ( \ctrl_unit|ALUop[2]~0_combout  ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\ctrl_unit|ALUop[2]~0_combout ),
	.datae(!\ctrl_unit|ALUop[1]~1_combout ),
	.dataf(!\ctrl_unit|ALUop[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_ctrl_unit|or2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_ctrl_unit|or2~0 .extended_lut = "off";
defparam \alu_ctrl_unit|or2~0 .lut_mask = 64'h000000FF00000010;
defparam \alu_ctrl_unit|or2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|mux0|n2|o0~0 (
// Equation(s):
// \alu_unit|mux0|n2|o0~0_combout  = ( \alu_ctrl_unit|or1~0_combout  & ( \alu_ctrl_unit|or2~0_combout  & ( (\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & \ctrl_unit|ALUsrcOr~combout ) ) ) ) # ( !\alu_ctrl_unit|or1~0_combout  & ( 
// \alu_ctrl_unit|or2~0_combout  & ( !\alu_ctrl_unit|or3~0_combout  $ (((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ) # (!\ctrl_unit|ALUsrcOr~combout ))) ) ) ) # ( \alu_ctrl_unit|or1~0_combout  & ( !\alu_ctrl_unit|or2~0_combout  
// & ( (!\alu_ctrl_unit|or3~0_combout  & (((!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout )))) # (\alu_ctrl_unit|or3~0_combout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (\ctrl_unit|ALUsrcOr~combout ))) ) ) ) # ( 
// !\alu_ctrl_unit|or1~0_combout  & ( !\alu_ctrl_unit|or2~0_combout  & ( (\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (\ctrl_unit|ALUsrcOr~combout  & \alu_ctrl_unit|or3~0_combout )) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\ctrl_unit|ALUsrcOr~combout ),
	.datac(!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ),
	.datad(!\alu_ctrl_unit|or3~0_combout ),
	.datae(!\alu_ctrl_unit|or1~0_combout ),
	.dataf(!\alu_ctrl_unit|or2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|mux0|n2|o0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|mux0|n2|o0~0 .extended_lut = "off";
defparam \alu_unit|mux0|n2|o0~0 .lut_mask = 64'h0011F01111EE1111;
defparam \alu_unit|mux0|n2|o0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|mux1|n2|o0~0 (
// Equation(s):
// \alu_unit|mux1|n2|o0~0_combout  = ( !\alu_ctrl_unit|or2~0_combout  & ( (!\alu_ctrl_unit|or3~0_combout  & ((((!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & \alu_ctrl_unit|or1~0_combout ))))) # (\alu_ctrl_unit|or3~0_combout  & 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout  & (\ctrl_unit|ALUsrcOr~combout ))) ) ) # ( \alu_ctrl_unit|or2~0_combout  & ( (!\ctrl_unit|ALUsrcOr~combout  & ((((\alu_ctrl_unit|or3~0_combout  & !\alu_ctrl_unit|or1~0_combout ))))) 
// # (\ctrl_unit|ALUsrcOr~combout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout  $ (((!\alu_ctrl_unit|or3~0_combout  & ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (!\alu_ctrl_unit|or1~0_combout ))) # (\alu_ctrl_unit|or3~0_combout  & ((\alu_ctrl_unit|or1~0_combout ))))))) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(!\ctrl_unit|ALUsrcOr~combout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(!\alu_ctrl_unit|or3~0_combout ),
	.datae(!\alu_ctrl_unit|or2~0_combout ),
	.dataf(!\alu_ctrl_unit|or1~0_combout ),
	.datag(!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|mux1|n2|o0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|mux1|n2|o0~0 .extended_lut = "on";
defparam \alu_unit|mux1|n2|o0~0 .lut_mask = 64'h001111EEF0111211;
defparam \alu_unit|mux1|n2|o0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|mux2|n2|o0~0 (
// Equation(s):
// \alu_unit|mux2|n2|o0~0_combout  = ( !\alu_ctrl_unit|or2~0_combout  & ( (!\alu_ctrl_unit|or3~0_combout  & ((((!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & \alu_ctrl_unit|or1~0_combout ))))) # (\alu_ctrl_unit|or3~0_combout  & 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout  & (\ctrl_unit|ALUsrcOr~combout ))) ) ) # ( \alu_ctrl_unit|or2~0_combout  & ( (!\ctrl_unit|ALUsrcOr~combout  & ((((\alu_ctrl_unit|or3~0_combout  & !\alu_ctrl_unit|or1~0_combout ))))) 
// # (\ctrl_unit|ALUsrcOr~combout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout  $ (((!\alu_ctrl_unit|or3~0_combout  & ((!\alu_ctrl_unit|or1~0_combout ) # (\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ))) # 
// (\alu_ctrl_unit|or3~0_combout  & ((\alu_ctrl_unit|or1~0_combout ))))))) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\ctrl_unit|ALUsrcOr~combout ),
	.datac(!\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ),
	.datad(!\alu_ctrl_unit|or3~0_combout ),
	.datae(!\alu_ctrl_unit|or2~0_combout ),
	.dataf(!\alu_ctrl_unit|or1~0_combout ),
	.datag(!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|mux2|n2|o0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|mux2|n2|o0~0 .extended_lut = "on";
defparam \alu_unit|mux2|n2|o0~0 .lut_mask = 64'h001111EEF0112111;
defparam \alu_unit|mux2|n2|o0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0 (
// Equation(s):
// \alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout  = (\ctrl_unit|ALUsrcOr~combout  & ((!\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\ctrl_unit|ALUsrcOr~combout ),
	.datac(!\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0 .extended_lut = "off";
defparam \alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0 .lut_mask = 64'h3131313131313131;
defparam \alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_src2[3]~0 (
// Equation(s):
// \alu_src2[3]~0_combout  = (\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout  & \ctrl_unit|ALUsrcOr~combout )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(!\ctrl_unit|ALUsrcOr~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_src2[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_src2[3]~0 .extended_lut = "off";
defparam \alu_src2[3]~0 .lut_mask = 64'h1111111111111111;
defparam \alu_src2[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|mux3|n2|o0~0 (
// Equation(s):
// \alu_unit|mux3|n2|o0~0_combout  = ( \alu_src2[3]~0_combout  & ( \alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & ( (!\alu_ctrl_unit|or2~0_combout  & (((\alu_ctrl_unit|or3~0_combout )))) # (\alu_ctrl_unit|or2~0_combout  & 
// ((!\alu_ctrl_unit|or1~0_combout  & ((!\alu_ctrl_unit|or3~0_combout ))) # (\alu_ctrl_unit|or1~0_combout  & ((!\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout ) # (\alu_ctrl_unit|or3~0_combout ))))) ) ) ) # ( !\alu_src2[3]~0_combout  & ( 
// \alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & ( (\alu_ctrl_unit|or2~0_combout  & ((!\alu_ctrl_unit|or1~0_combout  & ((\alu_ctrl_unit|or3~0_combout ))) # (\alu_ctrl_unit|or1~0_combout  & (\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout  & 
// !\alu_ctrl_unit|or3~0_combout )))) ) ) ) # ( \alu_src2[3]~0_combout  & ( !\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & ( (!\alu_ctrl_unit|or1~0_combout  & ((!\alu_ctrl_unit|or2~0_combout  $ (!\alu_ctrl_unit|or3~0_combout )))) # 
// (\alu_ctrl_unit|or1~0_combout  & ((!\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout ) # ((!\alu_ctrl_unit|or2~0_combout ) # (\alu_ctrl_unit|or3~0_combout )))) ) ) ) # ( !\alu_src2[3]~0_combout  & ( !\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & 
// ( (!\alu_ctrl_unit|or1~0_combout  & (((\alu_ctrl_unit|or2~0_combout  & \alu_ctrl_unit|or3~0_combout )))) # (\alu_ctrl_unit|or1~0_combout  & (!\alu_ctrl_unit|or3~0_combout  & ((!\alu_ctrl_unit|or2~0_combout ) # 
// (\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout )))) ) ) )

	.dataa(!\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout ),
	.datab(!\alu_ctrl_unit|or2~0_combout ),
	.datac(!\alu_ctrl_unit|or1~0_combout ),
	.datad(!\alu_ctrl_unit|or3~0_combout ),
	.datae(!\alu_src2[3]~0_combout ),
	.dataf(!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|mux3|n2|o0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|mux3|n2|o0~0 .extended_lut = "off";
defparam \alu_unit|mux3|n2|o0~0 .lut_mask = 64'h0D303ECF013032CF;
defparam \alu_unit|mux3|n2|o0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0 (
// Equation(s):
// \alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout  = (\ctrl_unit|ALUsrcOr~combout  & (((!\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout )) # 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\ctrl_unit|ALUsrcOr~combout ),
	.datad(!\alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0 .extended_lut = "off";
defparam \alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0 .lut_mask = 64'h0F070F070F070F07;
defparam \alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_src2[4]~1 (
// Equation(s):
// \alu_src2[4]~1_combout  = (\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout  & \ctrl_unit|ALUsrcOr~combout )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\ctrl_unit|ALUsrcOr~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_src2[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_src2[4]~1 .extended_lut = "off";
defparam \alu_src2[4]~1 .lut_mask = 64'h1111111111111111;
defparam \alu_src2[4]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|mux4|n2|o0~0 (
// Equation(s):
// \alu_unit|mux4|n2|o0~0_combout  = ( \alu_src2[4]~1_combout  & ( \alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & ( (!\alu_ctrl_unit|or2~0_combout  & (((\alu_ctrl_unit|or3~0_combout )))) # (\alu_ctrl_unit|or2~0_combout  & 
// ((!\alu_ctrl_unit|or1~0_combout  & ((!\alu_ctrl_unit|or3~0_combout ))) # (\alu_ctrl_unit|or1~0_combout  & ((!\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout ) # (\alu_ctrl_unit|or3~0_combout ))))) ) ) ) # ( !\alu_src2[4]~1_combout  & ( 
// \alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & ( (\alu_ctrl_unit|or2~0_combout  & ((!\alu_ctrl_unit|or1~0_combout  & ((\alu_ctrl_unit|or3~0_combout ))) # (\alu_ctrl_unit|or1~0_combout  & (\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout  & 
// !\alu_ctrl_unit|or3~0_combout )))) ) ) ) # ( \alu_src2[4]~1_combout  & ( !\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & ( (!\alu_ctrl_unit|or1~0_combout  & ((!\alu_ctrl_unit|or2~0_combout  $ (!\alu_ctrl_unit|or3~0_combout )))) # 
// (\alu_ctrl_unit|or1~0_combout  & ((!\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout ) # ((!\alu_ctrl_unit|or2~0_combout ) # (\alu_ctrl_unit|or3~0_combout )))) ) ) ) # ( !\alu_src2[4]~1_combout  & ( !\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & 
// ( (!\alu_ctrl_unit|or1~0_combout  & (((\alu_ctrl_unit|or2~0_combout  & \alu_ctrl_unit|or3~0_combout )))) # (\alu_ctrl_unit|or1~0_combout  & (!\alu_ctrl_unit|or3~0_combout  & ((!\alu_ctrl_unit|or2~0_combout ) # 
// (\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout )))) ) ) )

	.dataa(!\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout ),
	.datab(!\alu_ctrl_unit|or2~0_combout ),
	.datac(!\alu_ctrl_unit|or1~0_combout ),
	.datad(!\alu_ctrl_unit|or3~0_combout ),
	.datae(!\alu_src2[4]~1_combout ),
	.dataf(!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|mux4|n2|o0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|mux4|n2|o0~0 .extended_lut = "off";
defparam \alu_unit|mux4|n2|o0~0 .lut_mask = 64'h0D303ECF013032CF;
defparam \alu_unit|mux4|n2|o0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|sub_inst|sub|FA4|carry_of_sum_2 (
// Equation(s):
// \alu_unit|sub_inst|sub|FA4|carry_of_sum_2~combout  = ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout  ) # ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (((\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout )) # 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|sub_inst|sub|FA4|carry_of_sum_2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|sub_inst|sub|FA4|carry_of_sum_2 .extended_lut = "off";
defparam \alu_unit|sub_inst|sub|FA4|carry_of_sum_2 .lut_mask = 64'h7FFFFFFF7FFFFFFF;
defparam \alu_unit|sub_inst|sub|FA4|carry_of_sum_2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|mux5|n2|o0~0 (
// Equation(s):
// \alu_unit|mux5|n2|o0~0_combout  = ( !\alu_ctrl_unit|or2~0_combout  & ( (!\alu_ctrl_unit|or3~0_combout  & ((((!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout  & \alu_ctrl_unit|or1~0_combout ))))) # (\alu_ctrl_unit|or3~0_combout  & 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout  & (\ctrl_unit|ALUsrcOr~combout ))) ) ) # ( \alu_ctrl_unit|or2~0_combout  & ( (!\ctrl_unit|ALUsrcOr~combout  & ((((\alu_ctrl_unit|or3~0_combout  & !\alu_ctrl_unit|or1~0_combout ))))) 
// # (\ctrl_unit|ALUsrcOr~combout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout  $ (((!\alu_ctrl_unit|or3~0_combout  & ((!\alu_unit|sub_inst|sub|FA4|carry_of_sum_2~combout ) # (!\alu_ctrl_unit|or1~0_combout ))) # 
// (\alu_ctrl_unit|or3~0_combout  & ((\alu_ctrl_unit|or1~0_combout ))))))) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(!\ctrl_unit|ALUsrcOr~combout ),
	.datac(!\alu_unit|sub_inst|sub|FA4|carry_of_sum_2~combout ),
	.datad(!\alu_ctrl_unit|or3~0_combout ),
	.datae(!\alu_ctrl_unit|or2~0_combout ),
	.dataf(!\alu_ctrl_unit|or1~0_combout ),
	.datag(!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|mux5|n2|o0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|mux5|n2|o0~0 .extended_lut = "on";
defparam \alu_unit|mux5|n2|o0~0 .lut_mask = 64'h001111EEF0111211;
defparam \alu_unit|mux5|n2|o0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|mux6|n2|o0~0 (
// Equation(s):
// \alu_unit|mux6|n2|o0~0_combout  = ( !\alu_ctrl_unit|or2~0_combout  & ( ((((!\alu_ctrl_unit|or1~0_combout ) # (\alu_ctrl_unit|or3~0_combout )) # (\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ))) ) ) # ( \alu_ctrl_unit|or2~0_combout  & ( 
// (!\alu_ctrl_unit|or1~0_combout  & ((((!\alu_ctrl_unit|or3~0_combout ))))) # (\alu_ctrl_unit|or1~0_combout  & ((!\ctrl_unit|ALUsrcOr~combout ) # (((!\alu_unit|sub_inst|sub|FA4|carry_of_sum_2~combout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\alu_ctrl_unit|or3~0_combout )))) ) )

	.dataa(!\alu_unit|sub_inst|sub|FA4|carry_of_sum_2~combout ),
	.datab(!\ctrl_unit|ALUsrcOr~combout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\alu_ctrl_unit|or1~0_combout ),
	.datae(!\alu_ctrl_unit|or2~0_combout ),
	.dataf(!\alu_ctrl_unit|or3~0_combout ),
	.datag(!\alu_unit|less|sub|sub|FA5|carry_of_sum_2~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|mux6|n2|o0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|mux6|n2|o0~0 .extended_lut = "on";
defparam \alu_unit|mux6|n2|o0~0 .lut_mask = 64'hFF0FFFECFFFF00FF;
defparam \alu_unit|mux6|n2|o0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|zeros~0 (
// Equation(s):
// \alu_unit|zeros~0_combout  = ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\ctrl_unit|ALUsrcOr~combout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout  & !\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ))) ) )

	.dataa(!\ctrl_unit|ALUsrcOr~combout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|zeros~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|zeros~0 .extended_lut = "off";
defparam \alu_unit|zeros~0 .lut_mask = 64'h0000400000004000;
defparam \alu_unit|zeros~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu_unit|zeros (
// Equation(s):
// \alu_unit|zeros~combout  = ( \alu_unit|zeros~0_combout  & ( (!\alu_src2[4]~1_combout  & (\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout  & (!\alu_src2[3]~0_combout  $ (!\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout )))) # 
// (\alu_src2[4]~1_combout  & (!\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout  & (!\alu_src2[3]~0_combout  $ (!\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout )))) ) )

	.dataa(!\alu_src2[4]~1_combout ),
	.datab(!\alu_src2[3]~0_combout ),
	.datac(!\alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0_combout ),
	.datad(!\alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0_combout ),
	.datae(!\alu_unit|zeros~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|zeros~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|zeros .extended_lut = "off";
defparam \alu_unit|zeros .lut_mask = 64'h0000142800001428;
defparam \alu_unit|zeros .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|Equal0~1 (
// Equation(s):
// \ctrl_unit|Equal0~1_combout  = (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ))

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~1 .extended_lut = "off";
defparam \ctrl_unit|Equal0~1 .lut_mask = 64'h8080808080808080;
defparam \ctrl_unit|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|memWriteOr~0 (
// Equation(s):
// \ctrl_unit|memWriteOr~0_combout  = (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & \ctrl_unit|Equal0~1_combout ))

	.dataa(gnd),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\ctrl_unit|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|memWriteOr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|memWriteOr~0 .extended_lut = "off";
defparam \ctrl_unit|memWriteOr~0 .lut_mask = 64'h000C000C000C000C;
defparam \ctrl_unit|memWriteOr~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|memReadOr~0 (
// Equation(s):
// \ctrl_unit|memReadOr~0_combout  = (\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & \ctrl_unit|Equal0~1_combout ))

	.dataa(gnd),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\ctrl_unit|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|memReadOr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|memReadOr~0 .extended_lut = "off";
defparam \ctrl_unit|memReadOr~0 .lut_mask = 64'h0030003000300030;
defparam \ctrl_unit|memReadOr~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|Equal11~0 (
// Equation(s):
// \ctrl_unit|Equal11~0_combout  = ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|Equal11~0 .extended_lut = "off";
defparam \ctrl_unit|Equal11~0 .lut_mask = 64'h0000000080000000;
defparam \ctrl_unit|Equal11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \write_data~0 (
// Equation(s):
// \write_data~0_combout  = (!\ctrl_unit|Equal11~0_combout  & ((\mem_block|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\ctrl_unit|Equal11~0_combout  & (\alu_unit|mux0|n2|o0~0_combout ))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\alu_unit|mux0|n2|o0~0_combout ),
	.datac(!\mem_block|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~0 .extended_lut = "off";
defparam \write_data~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \write_data~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~0_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~1 (
// Equation(s):
// \write_data~1_combout  = (!\ctrl_unit|Equal11~0_combout  & ((\mem_block|registers_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\ctrl_unit|Equal11~0_combout  & (\alu_unit|mux1|n2|o0~0_combout ))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\alu_unit|mux1|n2|o0~0_combout ),
	.datac(!\mem_block|registers_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~1 .extended_lut = "off";
defparam \write_data~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \write_data~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~1_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~2 (
// Equation(s):
// \write_data~2_combout  = (!\ctrl_unit|Equal11~0_combout  & ((\mem_block|registers_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\ctrl_unit|Equal11~0_combout  & (\alu_unit|mux2|n2|o0~0_combout ))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\alu_unit|mux2|n2|o0~0_combout ),
	.datac(!\mem_block|registers_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~2 .extended_lut = "off";
defparam \write_data~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \write_data~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~2_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~3 (
// Equation(s):
// \write_data~3_combout  = (!\ctrl_unit|Equal11~0_combout  & ((\mem_block|registers_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\ctrl_unit|Equal11~0_combout  & (\alu_unit|mux3|n2|o0~0_combout ))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\alu_unit|mux3|n2|o0~0_combout ),
	.datac(!\mem_block|registers_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~3 .extended_lut = "off";
defparam \write_data~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \write_data~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~3_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~4 (
// Equation(s):
// \write_data~4_combout  = (!\ctrl_unit|Equal11~0_combout  & ((\mem_block|registers_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\ctrl_unit|Equal11~0_combout  & (\alu_unit|mux4|n2|o0~0_combout ))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\alu_unit|mux4|n2|o0~0_combout ),
	.datac(!\mem_block|registers_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~4 .extended_lut = "off";
defparam \write_data~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \write_data~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~4_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~5 (
// Equation(s):
// \write_data~5_combout  = (!\ctrl_unit|Equal11~0_combout  & ((\mem_block|registers_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\ctrl_unit|Equal11~0_combout  & (\alu_unit|mux5|n2|o0~0_combout ))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\alu_unit|mux5|n2|o0~0_combout ),
	.datac(!\mem_block|registers_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~5 .extended_lut = "off";
defparam \write_data~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \write_data~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~5_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~6 (
// Equation(s):
// \write_data~6_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~6 .extended_lut = "off";
defparam \write_data~6 .lut_mask = 64'h7272727272727272;
defparam \write_data~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~6_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~7 (
// Equation(s):
// \write_data~7_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~7 .extended_lut = "off";
defparam \write_data~7 .lut_mask = 64'h7272727272727272;
defparam \write_data~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~7_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~8 (
// Equation(s):
// \write_data~8_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~8 .extended_lut = "off";
defparam \write_data~8 .lut_mask = 64'h7272727272727272;
defparam \write_data~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~8_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~9 (
// Equation(s):
// \write_data~9_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~9 .extended_lut = "off";
defparam \write_data~9 .lut_mask = 64'h7272727272727272;
defparam \write_data~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~9_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~10 (
// Equation(s):
// \write_data~10_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~10 .extended_lut = "off";
defparam \write_data~10 .lut_mask = 64'h7272727272727272;
defparam \write_data~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~10_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~11 (
// Equation(s):
// \write_data~11_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~11 .extended_lut = "off";
defparam \write_data~11 .lut_mask = 64'h7272727272727272;
defparam \write_data~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~11_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~12 (
// Equation(s):
// \write_data~12_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~12 .extended_lut = "off";
defparam \write_data~12 .lut_mask = 64'h7272727272727272;
defparam \write_data~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~12_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~13 (
// Equation(s):
// \write_data~13_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~13 .extended_lut = "off";
defparam \write_data~13 .lut_mask = 64'h7272727272727272;
defparam \write_data~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~13_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~14 (
// Equation(s):
// \write_data~14_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~14 .extended_lut = "off";
defparam \write_data~14 .lut_mask = 64'h7272727272727272;
defparam \write_data~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~14_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~15 (
// Equation(s):
// \write_data~15_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~15 .extended_lut = "off";
defparam \write_data~15 .lut_mask = 64'h7272727272727272;
defparam \write_data~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~15_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~16 (
// Equation(s):
// \write_data~16_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~16 .extended_lut = "off";
defparam \write_data~16 .lut_mask = 64'h7272727272727272;
defparam \write_data~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~16_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~17 (
// Equation(s):
// \write_data~17_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~17 .extended_lut = "off";
defparam \write_data~17 .lut_mask = 64'h7272727272727272;
defparam \write_data~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~17_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~18 (
// Equation(s):
// \write_data~18_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~18 .extended_lut = "off";
defparam \write_data~18 .lut_mask = 64'h7272727272727272;
defparam \write_data~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~18_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~19 (
// Equation(s):
// \write_data~19_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~19 .extended_lut = "off";
defparam \write_data~19 .lut_mask = 64'h7272727272727272;
defparam \write_data~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~19_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~20 (
// Equation(s):
// \write_data~20_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~20 .extended_lut = "off";
defparam \write_data~20 .lut_mask = 64'h7272727272727272;
defparam \write_data~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~20_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~21 (
// Equation(s):
// \write_data~21_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~21 .extended_lut = "off";
defparam \write_data~21 .lut_mask = 64'h7272727272727272;
defparam \write_data~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~21_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~22 (
// Equation(s):
// \write_data~22_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~22 .extended_lut = "off";
defparam \write_data~22 .lut_mask = 64'h7272727272727272;
defparam \write_data~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~22_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~23 (
// Equation(s):
// \write_data~23_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~23 .extended_lut = "off";
defparam \write_data~23 .lut_mask = 64'h7272727272727272;
defparam \write_data~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~23_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~24 (
// Equation(s):
// \write_data~24_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~24 .extended_lut = "off";
defparam \write_data~24 .lut_mask = 64'h7272727272727272;
defparam \write_data~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~24_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~25 (
// Equation(s):
// \write_data~25_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~25 .extended_lut = "off";
defparam \write_data~25 .lut_mask = 64'h7272727272727272;
defparam \write_data~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~25_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~26 (
// Equation(s):
// \write_data~26_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~26 .extended_lut = "off";
defparam \write_data~26 .lut_mask = 64'h7272727272727272;
defparam \write_data~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~26_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~27 (
// Equation(s):
// \write_data~27_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~27 .extended_lut = "off";
defparam \write_data~27 .lut_mask = 64'h7272727272727272;
defparam \write_data~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~27_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~28 (
// Equation(s):
// \write_data~28_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~28 .extended_lut = "off";
defparam \write_data~28 .lut_mask = 64'h7272727272727272;
defparam \write_data~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~28_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~29 (
// Equation(s):
// \write_data~29_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~29 .extended_lut = "off";
defparam \write_data~29 .lut_mask = 64'h7272727272727272;
defparam \write_data~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~29_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~30 (
// Equation(s):
// \write_data~30_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~30 .extended_lut = "off";
defparam \write_data~30 .lut_mask = 64'h7272727272727272;
defparam \write_data~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~30_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \write_data~31 (
// Equation(s):
// \write_data~31_combout  = (!\ctrl_unit|Equal11~0_combout  & (\mem_block|registers_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\ctrl_unit|Equal11~0_combout  & ((!\alu_unit|mux6|n2|o0~0_combout )))

	.dataa(!\ctrl_unit|Equal11~0_combout ),
	.datab(!\mem_block|registers_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(!\alu_unit|mux6|n2|o0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data~31 .extended_lut = "off";
defparam \write_data~31 .lut_mask = 64'h7272727272727272;
defparam \write_data~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \mem_block|registers_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\ctrl_unit|memWriteOr~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ctrl_unit|memReadOr~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\write_data~31_combout }),
	.portaaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst_block|instructions_rtl_0|auto_generated|ram_block1a4~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a3~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a2~portadataout ,
\inst_block|instructions_rtl_0|auto_generated|ram_block1a1~portadataout ,\inst_block|instructions_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_block|registers_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .init_file = "db/FinalProject.ram0_memory_block_50d33b1e.hdl.mif";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_b";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "memory_block:mem_block|altsyncram:registers_rtl_0|altsyncram_qkv1:auto_generated|ALTSYNCRAM";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \mem_block|registers_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|Equal0~0 (
// Equation(s):
// \ctrl_unit|Equal0~0_combout  = ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~0 .extended_lut = "off";
defparam \ctrl_unit|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \ctrl_unit|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|Equal10~0 (
// Equation(s):
// \ctrl_unit|Equal10~0_combout  = ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|Equal10~0 .extended_lut = "off";
defparam \ctrl_unit|Equal10~0 .lut_mask = 64'h0000000010000000;
defparam \ctrl_unit|Equal10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|regWriteOr (
// Equation(s):
// \ctrl_unit|regWriteOr~combout  = ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ) # 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) # (\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))))) # 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout  & ((!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ) # 
// (\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|regWriteOr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|regWriteOr .extended_lut = "off";
defparam \ctrl_unit|regWriteOr .lut_mask = 64'hBDC0000080000000;
defparam \ctrl_unit|regWriteOr .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_unit|dec|and12 (
// Equation(s):
// \ctrl_unit|dec|and12~combout  = ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout  & (!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// \inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) )

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_unit|dec|and12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_unit|dec|and12 .extended_lut = "off";
defparam \ctrl_unit|dec|and12 .lut_mask = 64'h0000000000000080;
defparam \ctrl_unit|dec|and12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \write_reg~0 (
// Equation(s):
// \write_reg~0_combout  = (!\ctrl_unit|Equal0~0_combout  & ((\inst_block|instructions_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\ctrl_unit|Equal0~0_combout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a11~portadataout ))

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\ctrl_unit|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg~0 .extended_lut = "off";
defparam \write_reg~0 .lut_mask = 64'h3535353535353535;
defparam \write_reg~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \write_reg~1 (
// Equation(s):
// \write_reg~1_combout  = (!\ctrl_unit|Equal0~0_combout  & ((\inst_block|instructions_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\ctrl_unit|Equal0~0_combout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a12~portadataout ))

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datac(!\ctrl_unit|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg~1 .extended_lut = "off";
defparam \write_reg~1 .lut_mask = 64'h3535353535353535;
defparam \write_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \write_reg~2 (
// Equation(s):
// \write_reg~2_combout  = (!\ctrl_unit|Equal0~0_combout  & ((\inst_block|instructions_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\ctrl_unit|Equal0~0_combout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a13~portadataout ))

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datac(!\ctrl_unit|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg~2 .extended_lut = "off";
defparam \write_reg~2 .lut_mask = 64'h3535353535353535;
defparam \write_reg~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \write_reg~3 (
// Equation(s):
// \write_reg~3_combout  = (!\ctrl_unit|Equal0~0_combout  & ((\inst_block|instructions_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\ctrl_unit|Equal0~0_combout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a14~portadataout ))

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datac(!\ctrl_unit|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg~3 .extended_lut = "off";
defparam \write_reg~3 .lut_mask = 64'h3535353535353535;
defparam \write_reg~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \write_reg~4 (
// Equation(s):
// \write_reg~4_combout  = (!\ctrl_unit|Equal0~0_combout  & ((\inst_block|instructions_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\ctrl_unit|Equal0~0_combout  & (\inst_block|instructions_rtl_0|auto_generated|ram_block1a15~portadataout ))

	.dataa(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datab(!\inst_block|instructions_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datac(!\ctrl_unit|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg~4 .extended_lut = "off";
defparam \write_reg~4 .lut_mask = 64'h3535353535353535;
defparam \write_reg~4 .shared_arith = "off";
// synopsys translate_on

endmodule
