{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 16:56:21 2019 " "Info: Processing started: Mon Nov 11 16:56:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off USBupload -c USBupload --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off USBupload -c USBupload --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[0\]\$latch " "Warning: Node \"dout\[0\]\$latch\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\] " "Warning: Node \"temp\[0\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[1\]\$latch " "Warning: Node \"dout\[1\]\$latch\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[2\]\$latch " "Warning: Node \"dout\[2\]\$latch\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[3\]\$latch " "Warning: Node \"dout\[3\]\$latch\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[4\]\$latch " "Warning: Node \"dout\[4\]\$latch\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\] " "Warning: Node \"temp\[4\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[5\]\$latch " "Warning: Node \"dout\[5\]\$latch\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\] " "Warning: Node \"temp\[5\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[6\]\$latch " "Warning: Node \"dout\[6\]\$latch\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\] " "Warning: Node \"temp\[6\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[7\]\$latch " "Warning: Node \"dout\[7\]\$latch\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\] " "Warning: Node \"temp\[7\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 23 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fstate.latch_data_from_host " "Info: Detected ripple clock \"fstate.latch_data_from_host\" as buffer" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "fstate.latch_data_from_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fstate.send_data_host " "Info: Detected ripple clock \"fstate.send_data_host\" as buffer" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "fstate.send_data_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register temp\[3\] dout\[3\]\$latch 340.02 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 340.02 MHz between source register \"temp\[3\]\" and destination register \"dout\[3\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.569 ns + Longest register register " "Info: + Longest register to register delay is 0.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[3\] 1 REG LCCOMB_X5_Y5_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y5_N26; Fanout = 1; REG Node = 'temp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[3] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 0.569 ns dout\[3\]\$latch 2 REG LCCOMB_X5_Y5_N24 1 " "Info: 2: + IC(0.363 ns) + CELL(0.206 ns) = 0.569 ns; Loc. = LCCOMB_X5_Y5_N24; Fanout = 1; REG Node = 'dout\[3\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { temp[3] dout[3]$latch } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.206 ns ( 36.20 % ) " "Info: Total cell delay = 0.206 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.363 ns ( 63.80 % ) " "Info: Total interconnect delay = 0.363 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { temp[3] dout[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.569 ns" { temp[3] {} dout[3]$latch {} } { 0.000ns 0.363ns } { 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.057 ns - Smallest " "Info: - Smallest clock skew is 0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.950 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 6.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns fstate.send_data_host 2 REG LCFF_X2_Y6_N15 2 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y6_N15; Fanout = 2; REG Node = 'fstate.send_data_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(0.000 ns) 5.266 ns fstate.send_data_host~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.337 ns) + CELL(0.000 ns) = 5.266 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'fstate.send_data_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { fstate.send_data_host fstate.send_data_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.366 ns) 6.950 ns dout\[3\]\$latch 4 REG LCCOMB_X5_Y5_N24 1 " "Info: 4: + IC(1.318 ns) + CELL(0.366 ns) = 6.950 ns; Loc. = LCCOMB_X5_Y5_N24; Fanout = 1; REG Node = 'dout\[3\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { fstate.send_data_host~clkctrl dout[3]$latch } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 35.05 % ) " "Info: Total cell delay = 2.436 ns ( 35.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.514 ns ( 64.95 % ) " "Info: Total interconnect delay = 4.514 ns ( 64.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.950 ns" { clock fstate.send_data_host fstate.send_data_host~clkctrl dout[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.950 ns" { clock {} clock~combout {} fstate.send_data_host {} fstate.send_data_host~clkctrl {} dout[3]$latch {} } { 0.000ns 0.000ns 0.859ns 2.337ns 1.318ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.893 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns fstate.latch_data_from_host 2 REG LCFF_X2_Y6_N23 3 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 3; REG Node = 'fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clock fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.272 ns) + CELL(0.000 ns) 5.201 ns fstate.latch_data_from_host~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.272 ns) + CELL(0.000 ns) = 5.201 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'fstate.latch_data_from_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.370 ns) 6.893 ns temp\[3\] 4 REG LCCOMB_X5_Y5_N26 1 " "Info: 4: + IC(1.322 ns) + CELL(0.370 ns) = 6.893 ns; Loc. = LCCOMB_X5_Y5_N26; Fanout = 1; REG Node = 'temp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { fstate.latch_data_from_host~clkctrl temp[3] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 35.40 % ) " "Info: Total cell delay = 2.440 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 64.60 % ) " "Info: Total interconnect delay = 4.453 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.893 ns" { clock fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl temp[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.893 ns" { clock {} clock~combout {} fstate.latch_data_from_host {} fstate.latch_data_from_host~clkctrl {} temp[3] {} } { 0.000ns 0.000ns 0.859ns 2.272ns 1.322ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.950 ns" { clock fstate.send_data_host fstate.send_data_host~clkctrl dout[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.950 ns" { clock {} clock~combout {} fstate.send_data_host {} fstate.send_data_host~clkctrl {} dout[3]$latch {} } { 0.000ns 0.000ns 0.859ns 2.337ns 1.318ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.893 ns" { clock fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl temp[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.893 ns" { clock {} clock~combout {} fstate.latch_data_from_host {} fstate.latch_data_from_host~clkctrl {} temp[3] {} } { 0.000ns 0.000ns 0.859ns 2.272ns 1.322ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.403 ns + " "Info: + Micro setup delay of destination is 1.403 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { temp[3] dout[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.569 ns" { temp[3] {} dout[3]$latch {} } { 0.000ns 0.363ns } { 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.950 ns" { clock fstate.send_data_host fstate.send_data_host~clkctrl dout[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.950 ns" { clock {} clock~combout {} fstate.send_data_host {} fstate.send_data_host~clkctrl {} dout[3]$latch {} } { 0.000ns 0.000ns 0.859ns 2.337ns 1.318ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.893 ns" { clock fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl temp[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.893 ns" { clock {} clock~combout {} fstate.latch_data_from_host {} fstate.latch_data_from_host~clkctrl {} temp[3] {} } { 0.000ns 0.000ns 0.859ns 2.272ns 1.322ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.370ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { dout[3]$latch {} } {  } {  } "" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fstate.set_nRD_low nrxf clock 5.440 ns register " "Info: tsu for register \"fstate.set_nRD_low\" (data pin = \"nrxf\", clock pin = \"clock\") is 5.440 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.201 ns + Longest pin register " "Info: + Longest pin to register delay is 8.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns nrxf 1 PIN PIN_87 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_87; Fanout = 2; PIN Node = 'nrxf'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrxf } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.614 ns) + CELL(0.534 ns) 8.093 ns reg_fstate.set_nRD_low~0 2 COMB LCCOMB_X2_Y6_N8 1 " "Info: 2: + IC(6.614 ns) + CELL(0.534 ns) = 8.093 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = 'reg_fstate.set_nRD_low~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { nrxf reg_fstate.set_nRD_low~0 } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.201 ns fstate.set_nRD_low 3 REG LCFF_X2_Y6_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.201 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 2; REG Node = 'fstate.set_nRD_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg_fstate.set_nRD_low~0 fstate.set_nRD_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.587 ns ( 19.35 % ) " "Info: Total cell delay = 1.587 ns ( 19.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.614 ns ( 80.65 % ) " "Info: Total interconnect delay = 6.614 ns ( 80.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.201 ns" { nrxf reg_fstate.set_nRD_low~0 fstate.set_nRD_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.201 ns" { nrxf {} nrxf~combout {} reg_fstate.set_nRD_low~0 {} fstate.set_nRD_low {} } { 0.000ns 0.000ns 6.614ns 0.000ns } { 0.000ns 0.945ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.721 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns fstate.set_nRD_low 3 REG LCFF_X2_Y6_N9 2 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 2; REG Node = 'fstate.set_nRD_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock~clkctrl fstate.set_nRD_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clock clock~clkctrl fstate.set_nRD_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.set_nRD_low {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.201 ns" { nrxf reg_fstate.set_nRD_low~0 fstate.set_nRD_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.201 ns" { nrxf {} nrxf~combout {} reg_fstate.set_nRD_low~0 {} fstate.set_nRD_low {} } { 0.000ns 0.000ns 6.614ns 0.000ns } { 0.000ns 0.945ns 0.534ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clock clock~clkctrl fstate.set_nRD_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.set_nRD_low {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dout\[2\] dout\[2\]\$latch 13.292 ns register " "Info: tco from clock \"clock\" to destination pin \"dout\[2\]\" through register \"dout\[2\]\$latch\" is 13.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.983 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns fstate.send_data_host 2 REG LCFF_X2_Y6_N15 2 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y6_N15; Fanout = 2; REG Node = 'fstate.send_data_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(0.000 ns) 5.266 ns fstate.send_data_host~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.337 ns) + CELL(0.000 ns) = 5.266 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'fstate.send_data_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { fstate.send_data_host fstate.send_data_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.366 ns) 6.983 ns dout\[2\]\$latch 4 REG LCCOMB_X27_Y12_N16 1 " "Info: 4: + IC(1.351 ns) + CELL(0.366 ns) = 6.983 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; REG Node = 'dout\[2\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { fstate.send_data_host~clkctrl dout[2]$latch } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 34.88 % ) " "Info: Total cell delay = 2.436 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.547 ns ( 65.12 % ) " "Info: Total interconnect delay = 4.547 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { clock fstate.send_data_host fstate.send_data_host~clkctrl dout[2]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.983 ns" { clock {} clock~combout {} fstate.send_data_host {} fstate.send_data_host~clkctrl {} dout[2]$latch {} } { 0.000ns 0.000ns 0.859ns 2.337ns 1.351ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.309 ns + Longest register pin " "Info: + Longest register to pin delay is 6.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dout\[2\]\$latch 1 REG LCCOMB_X27_Y12_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; REG Node = 'dout\[2\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2]$latch } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.253 ns) + CELL(3.056 ns) 6.309 ns dout\[2\] 2 PIN PIN_8 0 " "Info: 2: + IC(3.253 ns) + CELL(3.056 ns) = 6.309 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'dout\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { dout[2]$latch dout[2] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 48.44 % ) " "Info: Total cell delay = 3.056 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.253 ns ( 51.56 % ) " "Info: Total interconnect delay = 3.253 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { dout[2]$latch dout[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.309 ns" { dout[2]$latch {} dout[2] {} } { 0.000ns 3.253ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { clock fstate.send_data_host fstate.send_data_host~clkctrl dout[2]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.983 ns" { clock {} clock~combout {} fstate.send_data_host {} fstate.send_data_host~clkctrl {} dout[2]$latch {} } { 0.000ns 0.000ns 0.859ns 2.337ns 1.351ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { dout[2]$latch dout[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.309 ns" { dout[2]$latch {} dout[2] {} } { 0.000ns 3.253ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[6\] din\[6\] clock 3.950 ns register " "Info: th for register \"temp\[6\]\" (data pin = \"din\[6\]\", clock pin = \"clock\") is 3.950 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.729 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns fstate.latch_data_from_host 2 REG LCFF_X2_Y6_N23 3 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 3; REG Node = 'fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clock fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.272 ns) + CELL(0.000 ns) 5.201 ns fstate.latch_data_from_host~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.272 ns) + CELL(0.000 ns) = 5.201 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'fstate.latch_data_from_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 6.729 ns temp\[6\] 4 REG LCCOMB_X27_Y5_N26 1 " "Info: 4: + IC(1.322 ns) + CELL(0.206 ns) = 6.729 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; REG Node = 'temp\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { fstate.latch_data_from_host~clkctrl temp[6] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 33.82 % ) " "Info: Total cell delay = 2.276 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 66.18 % ) " "Info: Total interconnect delay = 4.453 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { clock fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl temp[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.729 ns" { clock {} clock~combout {} fstate.latch_data_from_host {} fstate.latch_data_from_host~clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.859ns 2.272ns 1.322ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.779 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns din\[6\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'din\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.650 ns) 2.779 ns temp\[6\] 2 REG LCCOMB_X27_Y5_N26 1 " "Info: 2: + IC(1.019 ns) + CELL(0.650 ns) = 2.779 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; REG Node = 'temp\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { din[6] temp[6] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.760 ns ( 63.33 % ) " "Info: Total cell delay = 1.760 ns ( 63.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 36.67 % ) " "Info: Total interconnect delay = 1.019 ns ( 36.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { din[6] temp[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { din[6] {} din[6]~combout {} temp[6] {} } { 0.000ns 0.000ns 1.019ns } { 0.000ns 1.110ns 0.650ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { clock fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl temp[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.729 ns" { clock {} clock~combout {} fstate.latch_data_from_host {} fstate.latch_data_from_host~clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.859ns 2.272ns 1.322ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { din[6] temp[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { din[6] {} din[6]~combout {} temp[6] {} } { 0.000ns 0.000ns 1.019ns } { 0.000ns 1.110ns 0.650ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 16:56:21 2019 " "Info: Processing ended: Mon Nov 11 16:56:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
