==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'fastFPGA_hls/src/fast_detector.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'LOOP_TRIPCOUNT' cannot be applied: Function 'FastDetector::isFeature' does not exist in any synthesis source file.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 352.383 ; gain = 0.301 ; free physical = 668 ; free virtual = 15468
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 352.383 ; gain = 0.301 ; free physical = 661 ; free virtual = 15468
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 481.344 ; gain = 129.262 ; free physical = 596 ; free virtual = 15412
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 481.344 ; gain = 129.262 ; free physical = 586 ; free virtual = 15400
INFO: [XFORM 203-102] Partitioning array 'circle4_' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'circle3_' in dimension 2 automatically.
WARNING: [XFORM 203-135] Cannot reshape array 'sae_.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'sae_.V' : incorrect reshape factor 1.
INFO: [XFORM 203-602] Inlining function 'feedback' into 'feedbackWrapperAndOutputResult' (fastFPGA_hls/src/fast_detector.cpp:1454) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop parseEventsLoop (fastFPGA_hls/src/fast_detector.cpp:1519)  of function 'parseEvents'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_parseEventsLoop', detected/extracted 3 process function(s): 
	 'getXandY'
	 'fastCorner'
	 'feedbackWrapperAndOutputResult'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 545.039 ; gain = 192.957 ; free physical = 536 ; free virtual = 15365
                         Cannot flatten a loop nest 'FastDetectorisFeature_label2' (fastFPGA_hls/src/fast_detector.cpp:58:6) in function 'FastDetectorisFeature' : 

more than one sub loop.
                         Cannot flatten a loop nest 'FastDetectorisFeature_label5' (fastFPGA_hls/src/fast_detector.cpp:109:8) in function 'FastDetectorisFeature' : 

more than one sub loop.
                         Cannot flatten a loop nest 'FastDetectorisFeature_label6' (fastFPGA_hls/src/fast_detector.cpp:107:6) in function 'FastDetectorisFeature' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
                         Cannot flatten a loop nest 'isFeatureOutterLoop' (fastFPGA_hls/src/fast_detector.cpp:56:4) in function 'FastDetectorisFeature' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'feedbackWrapperAndOutputResult' to 'feedbackWrapperAndOu' (fastFPGA_hls/src/fast_detector.cpp:1373:5)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (fastFPGA_hls/src/fast_detector.cpp:1518:56)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_parseEventsLoop' to 'dataflow_in_loop_par' (fastFPGA_hls/src/fast_detector.cpp:1480:4)
WARNING: [XFORM 203-631] Renaming function 'FastDetectorisFeature' to 'FastDetectorisFeatur' (fastFPGA_hls/src/fast_detector.cpp:37:68)
WARNING: [XFORM 203-532] Unable to rewind loop 'isFeatureOutterLoop' (fastFPGA_hls/src/fast_detector.cpp:56) in function 'FastDetectorisFeatur': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 545.039 ; gain = 192.957 ; free physical = 479 ; free virtual = 15310
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO_SRL' (fastFPGA_hls/src/fast_detector.cpp:1525): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO_SRL' (fastFPGA_hls/src/fast_detector.cpp:1527): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.6 seconds; current allocated memory: 199.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FastDetectorisFeatur'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label0'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_114')) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_114')) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_114')) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_114')) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_114')) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label3'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_136')) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_136')) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_136')) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_136')) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_136')) in the first pipeline iteration (II = 35 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_136')) in the first pipeline iteration (II = 39 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_136')) in the first pipeline iteration (II = 41 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('tmp_136')) in the first pipeline iteration (II = 42 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 43, Depth = 44.
WARNING: [SCHED 204-21] Estimated clock period (14.085ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitodp' operation ('tj', fastFPGA_hls/src/fast_detector.cpp:80) (6.28 ns)
	'dcmp' operation ('tmp_113', fastFPGA_hls/src/fast_detector.cpp:82) (6.82 ns)
	'and' operation ('tmp_114', fastFPGA_hls/src/fast_detector.cpp:82) (0.978 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 201.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 203.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fastCorner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 203.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedbackWrapperAndOu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 204.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 204.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_par'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 204.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 204.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 205.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 205.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 205.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 205.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getXandY'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 205.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FastDetectorisFeatur'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_sae_V' to 'FastDetectorisFeabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_circle3_1' to 'FastDetectorisFeacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_circle3_0' to 'FastDetectorisFeadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_circle4_1' to 'FastDetectorisFeaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_circle4_0' to 'FastDetectorisFeafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_dcmp_64ns_64ns_1_1_1' to 'parseEvents_dcmp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_uitodp_32ns_64_6_1' to 'parseEvents_uitodhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_srem_32ns_6ns_32_36_1' to 'parseEvents_srem_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_9ns_8ns_8ns_16_1_1' to 'parseEvents_mac_mjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_8ns_3s_9ns_10s_17_1_1' to 'parseEvents_ama_akbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_3s_8ns_9ns_10s_17_1_1' to 'parseEvents_ama_albW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_8ns_4s_9ns_10s_17_1_1' to 'parseEvents_ama_amb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_4s_8ns_9ns_10s_17_1_1' to 'parseEvents_ama_ancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_akbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_albW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_amb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_ancg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_dcmp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_srem_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_uitodhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FastDetectorisFeatur'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 209.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fastCorner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fastCorner'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 216.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedbackWrapperAndOu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedbackWrapperAndOu_OFRetRegs' to 'feedbackWrapperAnocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedbackWrapperAndOu'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 217.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_par'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fastCorner_U0' to 'start_for_fastCorpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_feedbackWrapperAndOu_U0' to 'start_for_feedbacqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_par'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 218.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/outLed_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'sae_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'areaEventThrBak' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'parseEvents/outLed_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.634 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_srem_ibs_div'
INFO: [RTMG 210-278] Implementing memory 'FastDetectorisFeabkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeacud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeadEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeaeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeafYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedbackWrapperAnocq_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w15_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w6_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fastCorpcA' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_feedbacqcK' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 545.039 ; gain = 192.957 ; free physical = 447 ; free virtual = 15292
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 26.26 seconds; peak allocated memory: 219.634 MB.
