// Seed: 2073499999
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    input supply0 id_4
);
  wire id_6 = id_6;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply1 id_3,
    output wire id_4
    , id_27,
    output wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input wire id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    input wor id_17,
    output supply1 id_18
    , id_28,
    input supply1 id_19,
    output wire id_20,
    input uwire id_21,
    input uwire id_22,
    input tri id_23,
    output tri id_24,
    input tri0 id_25
);
  assign id_8 = id_1;
  logic id_29;
  ;
  module_0 modCall_1 (
      id_19,
      id_21,
      id_5,
      id_20,
      id_14
  );
endmodule
