INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nasee/OneDrive/Desktop/Spring 2022/ECGR 4146/Labs/UART_Design/UART_Design.srcs/sources_1/new/Baud_Rate_Generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Baud_Rate_Generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nasee/OneDrive/Desktop/Spring 2022/ECGR 4146/Labs/UART_Design/UART_Design.srcs/sim_1/new/Baud_Rate_Generator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Baud_Rate_Generator_sim'
