{
	"finish__design__instance__count__class:antenna_cell": 11,
	"finish__design__instance__area__class:antenna_cell": 62.0928,
	"finish__design__instance__count__class:buffer": 37,
	"finish__design__instance__area__class:buffer": 1986.97,
	"finish__design__instance__count__class:clock_buffer": 24,
	"finish__design__instance__area__class:clock_buffer": 3691.7,
	"finish__design__instance__count__class:timing_repair_buffer": 34,
	"finish__design__instance__area__class:timing_repair_buffer": 1800.69,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 383.846,
	"finish__design__instance__count__class:clock_inverter": 8,
	"finish__design__instance__area__class:clock_inverter": 304.819,
	"finish__design__instance__count__class:sequential_cell": 147,
	"finish__design__instance__area__class:sequential_cell": 12695.2,
	"finish__design__instance__count__class:multi_input_combinational_cell": 270,
	"finish__design__instance__area__class:multi_input_combinational_cell": 13259.6,
	"finish__design__instance__count": 545,
	"finish__design__instance__area": 34184.9,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.79366,
	"finish__clock__skew__setup": 0.00931127,
	"finish__clock__skew__hold": 0.00931127,
	"finish__timing__drv__max_slew_limit": 0.755089,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.953455,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 4,
	"finish__power__internal__total": 0.0876475,
	"finish__power__switching__total": 0.0298978,
	"finish__power__leakage__total": 2.87219e-06,
	"finish__power__total": 0.117548,
	"finish__design__io": 34,
	"finish__design__die__area": 5.14224e+06,
	"finish__design__core__area": 5.11464e+06,
	"finish__design__instance__count": 6391,
	"finish__design__instance__area": 67184.4,
	"finish__design__instance__count__stdcell": 6391,
	"finish__design__instance__area__stdcell": 67184.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0131357,
	"finish__design__instance__utilization__stdcell": 0.0131357,
	"finish__design__rows": 448,
	"finish__design__rows:GF018hv5v_green_sc9": 448,
	"finish__design__sites": 1812160,
	"finish__design__sites:GF018hv5v_green_sc9": 1812160,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}