# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab05part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thaos/Desktop/Lab5 {C:/Users/thaos/Desktop/Lab5/lab5part1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:41 on Apr 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thaos/Desktop/Lab5" C:/Users/thaos/Desktop/Lab5/lab5part1.v 
# -- Compiling module lab5part1
# 
# Top level modules:
# 	lab5part1
# End time: 18:43:41 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thaos/Desktop/Lab5 {C:/Users/thaos/Desktop/Lab5/lab5part1_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:41 on Apr 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thaos/Desktop/Lab5" C:/Users/thaos/Desktop/Lab5/lab5part1_tb.v 
# -- Compiling module lab5part1_tb
# 
# Top level modules:
# 	lab5part1_tb
# End time: 18:43:41 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lab5part1_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lab5part1_tb 
# Start time: 18:43:41 on Apr 26,2019
# Loading work.lab5part1_tb
# Loading work.lab5part1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: singhso  Hostname: CESIUM  ProcessID: 364
#           Attempting to use alternate WLF file "./wlftnw9qr2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnw9qr2
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/thaos/Desktop/Lab5/lab5part1_tb.v(25)
#    Time: 200 ps  Iteration: 0  Instance: /lab5part1_tb
# Break in Module lab5part1_tb at C:/Users/thaos/Desktop/Lab5/lab5part1_tb.v line 25
# End time: 19:16:21 on Apr 26,2019, Elapsed time: 0:32:40
# Errors: 0, Warnings: 2
