<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › parisc › include › asm › superio.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>superio.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _PARISC_SUPERIO_H</span>
<span class="cp">#define _PARISC_SUPERIO_H</span>

<span class="cp">#define IC_PIC1    0x20		</span><span class="cm">/* PCI I/O address of master 8259 */</span><span class="cp"></span>
<span class="cp">#define IC_PIC2    0xA0		</span><span class="cm">/* PCI I/O address of slave */</span><span class="cp"></span>

<span class="cm">/* Config Space Offsets to configuration and base address registers */</span>
<span class="cp">#define SIO_CR     0x5A		</span><span class="cm">/* Configuration Register */</span><span class="cp"></span>
<span class="cp">#define SIO_ACPIBAR 0x88	</span><span class="cm">/* ACPI BAR */</span><span class="cp"></span>
<span class="cp">#define SIO_FDCBAR 0x90		</span><span class="cm">/* Floppy Disk Controller BAR */</span><span class="cp"></span>
<span class="cp">#define SIO_SP1BAR 0x94		</span><span class="cm">/* Serial 1 BAR */</span><span class="cp"></span>
<span class="cp">#define SIO_SP2BAR 0x98		</span><span class="cm">/* Serial 2 BAR */</span><span class="cp"></span>
<span class="cp">#define SIO_PPBAR  0x9C		</span><span class="cm">/* Parallel BAR */</span><span class="cp"></span>

<span class="cp">#define TRIGGER_1  0x67		</span><span class="cm">/* Edge/level trigger register 1 */</span><span class="cp"></span>
<span class="cp">#define TRIGGER_2  0x68		</span><span class="cm">/* Edge/level trigger register 2 */</span><span class="cp"></span>

<span class="cm">/* Interrupt Routing Control registers */</span>
<span class="cp">#define CFG_IR_SER    0x69	</span><span class="cm">/* Serial 1 [0:3] and Serial 2 [4:7] */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_PFD    0x6a	</span><span class="cm">/* Parallel [0:3] and Floppy [4:7] */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_IDE    0x6b	</span><span class="cm">/* IDE1     [0:3] and IDE2 [4:7] */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_INTAB  0x6c	</span><span class="cm">/* PCI INTA [0:3] and INT B [4:7] */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_INTCD  0x6d	</span><span class="cm">/* PCI INTC [0:3] and INT D [4:7] */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_PS2    0x6e	</span><span class="cm">/* PS/2 KBINT [0:3] and Mouse [4:7] */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_FXBUS  0x6f	</span><span class="cm">/* FXIRQ[0] [0:3] and FXIRQ[1] [4:7] */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_USB    0x70	</span><span class="cm">/* FXIRQ[2] [0:3] and USB [4:7] */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_ACPI   0x71	</span><span class="cm">/* ACPI SCI [0:3] and reserved [4:7] */</span><span class="cp"></span>

<span class="cp">#define CFG_IR_LOW     CFG_IR_SER	</span><span class="cm">/* Lowest interrupt routing reg */</span><span class="cp"></span>
<span class="cp">#define CFG_IR_HIGH    CFG_IR_ACPI	</span><span class="cm">/* Highest interrupt routing reg */</span><span class="cp"></span>

<span class="cm">/* 8259 operational control words */</span>
<span class="cp">#define OCW2_EOI   0x20		</span><span class="cm">/* Non-specific EOI */</span><span class="cp"></span>
<span class="cp">#define OCW2_SEOI  0x60		</span><span class="cm">/* Specific EOI */</span><span class="cp"></span>
<span class="cp">#define OCW3_IIR   0x0A		</span><span class="cm">/* Read request register */</span><span class="cp"></span>
<span class="cp">#define OCW3_ISR   0x0B		</span><span class="cm">/* Read service register */</span><span class="cp"></span>
<span class="cp">#define OCW3_POLL  0x0C		</span><span class="cm">/* Poll the PIC for an interrupt vector */</span><span class="cp"></span>

<span class="cm">/* Interrupt lines. Only PIC1 is used */</span>
<span class="cp">#define USB_IRQ    1		</span><span class="cm">/* USB */</span><span class="cp"></span>
<span class="cp">#define SP1_IRQ    3		</span><span class="cm">/* Serial port 1 */</span><span class="cp"></span>
<span class="cp">#define SP2_IRQ    4		</span><span class="cm">/* Serial port 2 */</span><span class="cp"></span>
<span class="cp">#define PAR_IRQ    5		</span><span class="cm">/* Parallel port */</span><span class="cp"></span>
<span class="cp">#define FDC_IRQ    6		</span><span class="cm">/* Floppy controller */</span><span class="cp"></span>
<span class="cp">#define IDE_IRQ    7		</span><span class="cm">/* IDE (pri+sec) */</span><span class="cp"></span>

<span class="cm">/* ACPI registers */</span>
<span class="cp">#define USB_REG_CR	0x1f	</span><span class="cm">/* USB Regulator Control Register */</span><span class="cp"></span>

<span class="cp">#define SUPERIO_NIRQS   8</span>

<span class="k">struct</span> <span class="n">superio_device</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">fdc_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sp1_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sp2_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pp_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">acpi_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">suckyio_irq_enabled</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">lio_pdev</span><span class="p">;</span>       <span class="cm">/* pci device for legacy IO (fn 1) */</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">usb_pdev</span><span class="p">;</span>       <span class="cm">/* pci device for USB (fn 2) */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Does NS make a 87415 based plug in PCI card? If so, because of this</span>
<span class="cm"> * macro we currently don&#39;t support it being plugged into a machine</span>
<span class="cm"> * that contains a SuperIO chip AND has CONFIG_SUPERIO enabled.</span>
<span class="cm"> *</span>
<span class="cm"> * This could be fixed by checking to see if function 1 exists, and</span>
<span class="cm"> * if it is SuperIO Legacy IO; but really now, is this combination</span>
<span class="cm"> * going to EVER happen?</span>
<span class="cm"> */</span>

<span class="cp">#define SUPERIO_IDE_FN 0 </span><span class="cm">/* Function number of IDE controller */</span><span class="cp"></span>
<span class="cp">#define SUPERIO_LIO_FN 1 </span><span class="cm">/* Function number of Legacy IO controller */</span><span class="cp"></span>
<span class="cp">#define SUPERIO_USB_FN 2 </span><span class="cm">/* Function number of USB controller */</span><span class="cp"></span>

<span class="cp">#define is_superio_device(x) \</span>
<span class="cp">	(((x)-&gt;vendor == PCI_VENDOR_ID_NS) &amp;&amp; \</span>
<span class="cp">	(  ((x)-&gt;device == PCI_DEVICE_ID_NS_87415) \</span>
<span class="cp">	|| ((x)-&gt;device == PCI_DEVICE_ID_NS_87560_LIO) \</span>
<span class="cp">	|| ((x)-&gt;device == PCI_DEVICE_ID_NS_87560_USB) ) )</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">superio_fixup_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pcidev</span><span class="p">);</span> <span class="cm">/* called by iosapic */</span>

<span class="cp">#endif </span><span class="cm">/* _PARISC_SUPERIO_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
