<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUInstructionSelector.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUInstructionSelector_8h_source.html">AMDGPUInstructionSelector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUGlobalISelUtils_8h_source.html">AMDGPUGlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUTargetMachine_8h_source.html">AMDGPUTargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUBaseInfo_8h_source.html">Utils/AMDGPUBaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GISelKnownBits_8h_source.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelectorImpl_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DiagnosticInfo_8h_source.html">llvm/IR/DiagnosticInfo.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</code><br />
<code>#include &lt;optional&gt;</code><br />
<code>#include &quot;AMDGPUGenGlobalISel.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUInstructionSelector.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUInstructionSelector_8cpp__incl.png" border="0" usemap="#lib_2Target_2AMDGPU_2AMDGPUInstructionSelector_8cpp" alt=""/></div>
</div>
</div>
<p><a href="AMDGPUInstructionSelector_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;amdgpu-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706a3af700f8ed432e93918d7601d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">GET_GLOBALISEL_IMPL</a></td></tr>
<tr class="separator:ae706a3af700f8ed432e93918d7601d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12978c1b87569c406b81c0ff721d418a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">AMDGPUSubtarget</a>&#160;&#160;&#160;<a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a></td></tr>
<tr class="separator:a12978c1b87569c406b81c0ff721d418a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab538c256c3204b950075744d5b2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></td></tr>
<tr class="separator:a1ab538c256c3204b950075744d5b2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></td></tr>
<tr class="separator:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aaab739d5e76cedd61b85b54d0bdc63c1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, bool Is64)</td></tr>
<tr class="separator:aaab739d5e76cedd61b85b54d0bdc63c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada83bd45831da890fc8e5adaf0aa3d2c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ada83bd45831da890fc8e5adaf0aa3d2c">getV_CMPOpcode</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:ada83bd45831da890fc8e5adaf0aa3d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4ecac5b11f0caf472f0f4845f8f910"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a6a4ecac5b11f0caf472f0f4845f8f910">gwsIntrinToOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IntrID)</td></tr>
<tr class="separator:a6a4ecac5b11f0caf472f0f4845f8f910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b39d405001650be13c2a2415d3d42f9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a5b39d405001650be13c2a2415d3d42f9">parseTexFail</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> TexFailCtrl, bool &amp;TFE, bool &amp;LWE, bool &amp;IsTexFail)</td></tr>
<tr class="separator:a5b39d405001650be13c2a2415d3d42f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765767c2535b2960404e43ac06025b75"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size)</td></tr>
<tr class="separator:a765767c2535b2960404e43ac06025b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45196db8d0526bb15f9684498739ce42"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Mask)</td></tr>
<tr class="separator:a45196db8d0526bb15f9684498739ce42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dee2d9e1e2a288de903228075ac71de"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a6dee2d9e1e2a288de903228075ac71de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af036c502ce8cd3a539589497206c53e2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:af036c502ce8cd3a539589497206c53e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20bc0af47dcd1136426699ff3f26661a"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a20bc0af47dcd1136426699ff3f26661a">computeIndirectRegIndex</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC, <a class="el" href="classllvm_1_1Register.html">Register</a> IdxReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> EltSize, <a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;<a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a>)</td></tr>
<tr class="memdesc:a20bc0af47dcd1136426699ff3f26661a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register to use for the index value, and the subregister to use for the indirectly accessed register.  <a href="AMDGPUInstructionSelector_8cpp.html#a20bc0af47dcd1136426699ff3f26661a">More...</a><br /></td></tr>
<tr class="separator:a20bc0af47dcd1136426699ff3f26661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92451ecb6973ca4c1190514f75618d40"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a92451ecb6973ca4c1190514f75618d40">matchZeroExtendFromS32</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a92451ecb6973ca4c1190514f75618d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a zero extend from a 32-bit value to 64-bits.  <a href="AMDGPUInstructionSelector_8cpp.html#a92451ecb6973ca4c1190514f75618d40">More...</a><br /></td></tr>
<tr class="separator:a92451ecb6973ca4c1190514f75618d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bea0d2df6224f7191466538e5ef0c9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a3bea0d2df6224f7191466538e5ef0c9f">getWaveAddress</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def)</td></tr>
<tr class="separator:a3bea0d2df6224f7191466538e5ef0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f49b91bc14b1efa661b26e7f2bb8d4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB)</td></tr>
<tr class="separator:a66f49b91bc14b1efa661b26e7f2bb8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c50f7491840d8eeaaaa91ae82110ef3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a8c50f7491840d8eeaaaa91ae82110ef3">buildRSRC</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classuint32__t.html">uint32_t</a> FormatLo, <a class="el" href="classuint32__t.html">uint32_t</a> FormatHi, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="memdesc:a8c50f7491840d8eeaaaa91ae82110ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a resource descriptor for use with an arbitrary 64-bit pointer.  <a href="AMDGPUInstructionSelector_8cpp.html#a8c50f7491840d8eeaaaa91ae82110ef3">More...</a><br /></td></tr>
<tr class="separator:a8c50f7491840d8eeaaaa91ae82110ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af879b7c612ce1a9da26b2466a814fa47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#af879b7c612ce1a9da26b2466a814fa47">buildAddr64RSrc</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="separator:af879b7c612ce1a9da26b2466a814fa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1107813cf704eae4068d8544e2723207"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a1107813cf704eae4068d8544e2723207">buildOffsetSrc</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="separator:a1107813cf704eae4068d8544e2723207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60aef3aa28f8dc73e5f835888689895"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ac60aef3aa28f8dc73e5f835888689895">getConstantZext32Val</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:ac60aef3aa28f8dc73e5f835888689895"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an immediate that must be 32-bits, and treated as zero extended.  <a href="AMDGPUInstructionSelector_8cpp.html#ac60aef3aa28f8dc73e5f835888689895">More...</a><br /></td></tr>
<tr class="separator:ac60aef3aa28f8dc73e5f835888689895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ef601841c920b16dd7cc4237f48983"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a28ef601841c920b16dd7cc4237f48983">stripBitCast</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a28ef601841c920b16dd7cc4237f48983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee148d645119b604c2a87661a3e1642"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a5ee148d645119b604c2a87661a3e1642">isExtractHiElt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a5ee148d645119b604c2a87661a3e1642"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a9826070a9e83bba4a8829cc2cc791bc4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a9826070a9e83bba4a8829cc2cc791bc4">AllowRiskySelect</a> (&quot;amdgpu-global-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>-risky-<a class="el" href="README-SSE_8txt.html#a9fb6cbbc77fb02ab3a51b0660bd09909">select</a>&quot;, cl::desc(&quot;Allow GlobalISel <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#a9fb6cbbc77fb02ab3a51b0660bd09909">select</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab1fb3cfac8924d826708ac087ef6355c">cases</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are likely <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README__ALTIVEC_8txt.html#adc521a903a50a228d4f9e5ccb3c632cf">not</a> work yet&quot;), cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>), cl::ReallyHidden)</td></tr>
<tr class="separator:a9826070a9e83bba4a8829cc2cc791bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the InstructionSelector class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. </p><dl class="todo"><dt><b><a class="el" href="todo.html#_todo000010">Todo:</a></b></dt><dd>This should be generated by TableGen. </dd></dl>

<p class="definition">Definition in file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a12978c1b87569c406b81c0ff721d418a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12978c1b87569c406b81c0ff721d418a">&#9670;&nbsp;</a></span>AMDGPUSubtarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&#160;&#160;&#160;<a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00043">43</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;amdgpu-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00031">31</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ae706a3af700f8ed432e93918d7601d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae706a3af700f8ed432e93918d7601d5a">&#9670;&nbsp;</a></span>GET_GLOBALISEL_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00042">42</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1ab538c256c3204b950075744d5b2b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab538c256c3204b950075744d5b2b16">&#9670;&nbsp;</a></span>GET_GLOBALISEL_PREDICATES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cd36a579f079f7f4506d9d097b2f0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd36a579f079f7f4506d9d097b2f0a8">&#9670;&nbsp;</a></span>GET_GLOBALISEL_TEMPORARIES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a66f49b91bc14b1efa661b26e7f2bb8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f49b91bc14b1efa661b26e7f2bb8d4">&#9670;&nbsp;</a></span>addZeroImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void addZeroImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04488">4488</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>.</p>

</div>
</div>
<a id="af879b7c612ce1a9da26b2466a814fa47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af879b7c612ce1a9da26b2466a814fa47">&#9670;&nbsp;</a></span>buildAddr64RSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> buildAddr64RSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BasePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04537">4537</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04494">buildRSRC()</a>, <a class="el" href="MathExtras_8h_source.html#l00164">llvm::Hi_32()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a1107813cf704eae4068d8544e2723207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1107813cf704eae4068d8544e2723207">&#9670;&nbsp;</a></span>buildOffsetSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> buildOffsetSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BasePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04546">4546</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04494">buildRSRC()</a>, <a class="el" href="MathExtras_8h_source.html#l00164">llvm::Hi_32()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a8c50f7491840d8eeaaaa91ae82110ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c50f7491840d8eeaaaa91ae82110ef3">&#9670;&nbsp;</a></span>buildRSRC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> buildRSRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>FormatLo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>FormatHi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BasePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a resource descriptor for use with an arbitrary 64-bit pointer. </p>
<p>If <code>BasePtr</code> is not valid, a null base pointer will be used. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04494">4494</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04537">buildAddr64RSrc()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04546">buildOffsetSrc()</a>.</p>

</div>
</div>
<a id="a20bc0af47dcd1136426699ff3f26661a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20bc0af47dcd1136426699ff3f26661a">&#9670;&nbsp;</a></span>computeIndirectRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; computeIndirectRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SuperRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>IdxReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register to use for the index value, and the subregister to use for the indirectly accessed register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02897">2897</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="ac60aef3aa28f8dc73e5f835888689895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60aef3aa28f8dc73e5f835888689895">&#9670;&nbsp;</a></span>getConstantZext32Val()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::optional&lt;<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&gt; getConstantZext32Val </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an immediate that must be 32-bits, and treated as zero extended. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04809">4809</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00300">llvm::getIConstantVRegSExtVal()</a>, <a class="el" href="MathExtras_8h_source.html#l00169">llvm::Lo_32()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="aaab739d5e76cedd61b85b54d0bdc63c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab739d5e76cedd61b85b54d0bdc63c1">&#9670;&nbsp;</a></span>getLogicalBitOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getLogicalBitOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Is64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00271">271</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ada83bd45831da890fc8e5adaf0aa3d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada83bd45831da890fc8e5adaf0aa3d2c">&#9670;&nbsp;</a></span>getV_CMPOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> getV_CMPOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01129">1129</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrTypes_8h_source.html#l00720">llvm::CmpInst::FCMP_FALSE</a>, <a class="el" href="InstrTypes_8h_source.html#l00721">llvm::CmpInst::FCMP_OEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00723">llvm::CmpInst::FCMP_OGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00722">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00725">llvm::CmpInst::FCMP_OLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00724">llvm::CmpInst::FCMP_OLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00726">llvm::CmpInst::FCMP_ONE</a>, <a class="el" href="InstrTypes_8h_source.html#l00727">llvm::CmpInst::FCMP_ORD</a>, <a class="el" href="InstrTypes_8h_source.html#l00735">llvm::CmpInst::FCMP_TRUE</a>, <a class="el" href="InstrTypes_8h_source.html#l00729">llvm::CmpInst::FCMP_UEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00731">llvm::CmpInst::FCMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00730">llvm::CmpInst::FCMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00733">llvm::CmpInst::FCMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::FCMP_ULT</a>, <a class="el" href="InstrTypes_8h_source.html#l00734">llvm::CmpInst::FCMP_UNE</a>, <a class="el" href="InstrTypes_8h_source.html#l00728">llvm::CmpInst::FCMP_UNO</a>, <a class="el" href="InstrTypes_8h_source.html#l00739">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00745">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00742">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00741">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00744">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00045">Select</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

</div>
</div>
<a id="a3bea0d2df6224f7191466538e5ef0c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bea0d2df6224f7191466538e5ef0c9f">&#9670;&nbsp;</a></span>getWaveAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> getWaveAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Def</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04310">4310</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>.</p>

</div>
</div>
<a id="a6a4ecac5b11f0caf472f0f4845f8f910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4ecac5b11f0caf472f0f4845f8f910">&#9670;&nbsp;</a></span>gwsIntrinToOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> gwsIntrinToOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IntrID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01576">1576</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a6dee2d9e1e2a288de903228075ac71de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dee2d9e1e2a288de903228075ac71de">&#9670;&nbsp;</a></span>isConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02605">2605</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ModuleSummaryAnalysis_8cpp_source.html#l00737">llvm::buildModuleSummaryIndex()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00206">llvm::MDBuilder::createTBAANode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01050">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07018">getMemcpyLoadsAndStores()</a>, and <a class="el" href="IPO_2SCCP_8cpp_source.html#l00109">runIPSCCP()</a>.</p>

</div>
</div>
<a id="a5ee148d645119b604c2a87661a3e1642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee148d645119b604c2a87661a3e1642">&#9670;&nbsp;</a></span>isExtractHiElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* isExtractHiElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04878">4878</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00622">llvm::MachineOperand::getShuffleMask()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04870">stripBitCast()</a>.</p>

</div>
</div>
<a id="af036c502ce8cd3a539589497206c53e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af036c502ce8cd3a539589497206c53e2">&#9670;&nbsp;</a></span>isVCmpResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVCmpResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02696">2696</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a92451ecb6973ca4c1190514f75618d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92451ecb6973ca4c1190514f75618d40">&#9670;&nbsp;</a></span>matchZeroExtendFromS32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> matchZeroExtendFromS32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a zero extend from a 32-bit value to 64-bits. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03164">3164</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00581">llvm::MIPatternMatch::m_GZExt()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00270">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00238">llvm::MIPatternMatch::m_ZeroInt()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="a5b39d405001650be13c2a2415d3d42f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b39d405001650be13c2a2415d3d42f9">&#9670;&nbsp;</a></span>parseTexFail()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool parseTexFail </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>TexFailCtrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>TFE</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>LWE</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsTexFail</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01731">1731</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="README-SSE_8txt.html#a95f2850bc8948fe1629b4395cc3eac8a">x2()</a>.</p>

</div>
</div>
<a id="a45196db8d0526bb15f9684498739ce42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45196db8d0526bb15f9684498739ce42">&#9670;&nbsp;</a></span>shouldUseAndMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool shouldUseAndMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a bitmask for <code>Size</code> bits will be an inline immediate. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02265">2265</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a765767c2535b2960404e43ac06025b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765767c2535b2960404e43ac06025b75">&#9670;&nbsp;</a></span>sizeToSubRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> sizeToSubRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02123">2123</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="bit_8h_source.html#l00306">llvm::bit_ceil()</a>.</p>

</div>
</div>
<a id="a28ef601841c920b16dd7cc4237f48983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ef601841c920b16dd7cc4237f48983">&#9670;&nbsp;</a></span>stripBitCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* stripBitCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04870">4870</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04878">isExtractHiElt()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a9826070a9e83bba4a8829cc2cc791bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9826070a9e83bba4a8829cc2cc791bc4">&#9670;&nbsp;</a></span>AllowRiskySelect</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; AllowRiskySelect(&quot;amdgpu-global-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>-risky-<a class="el" href="README-SSE_8txt.html#a9fb6cbbc77fb02ab3a51b0660bd09909">select</a>&quot;, cl::desc(&quot;Allow GlobalISel <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#a9fb6cbbc77fb02ab3a51b0660bd09909">select</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab1fb3cfac8924d826708ac087ef6355c">cases</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are likely <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README__ALTIVEC_8txt.html#adc521a903a50a228d4f9e5ccb3c632cf">not</a> work yet&quot;), cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>), cl::ReallyHidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
