# FPGA-Projects
The Verilog code was stimulated using Xilinx Vivado

![image](https://user-images.githubusercontent.com/71482618/221395695-dc4f7b49-6550-4110-a938-030d412413c3.png)


![image](https://user-images.githubusercontent.com/71482618/221395653-21f3500d-9d70-4bf6-aeb5-63cf686454ea.png)

