<stg><name>flatten</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit:0  %c_0 = phi i6 [ 0, %0 ], [ %c, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="6">
<![CDATA[
.loopexit:1  %zext_ln112 = zext i6 %c_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:2  %icmp_ln112 = icmp eq i6 %c_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:4  %c = add i6 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln112, label %2, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader1.preheader:0  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %c_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:1  %zext_ln113 = zext i8 %tmp to i9

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln120"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %y_0 = phi i3 [ 0, %.preheader1.preheader ], [ %y, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln113 = icmp eq i3 %y_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %y = add i3 %y_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln113, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln116 = zext i3 %y_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %add_ln116 = add i9 %zext_ln116, %zext_ln113

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %tmp_21_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln116, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:3  %trunc_ln115 = trunc i3 %y_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:4  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln115, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %x_0 = phi i3 [ %x, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln114 = icmp eq i3 %x_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %x = add i3 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln114, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="3">
<![CDATA[
:0  %zext_ln115 = zext i3 %x_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln115 = add i4 %shl_ln, %zext_ln115

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:2  %shl_ln115_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln115, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln115_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %o_index = add i9 %shl_ln115_1, %zext_ln112

]]></Node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="3">
<![CDATA[
:4  %zext_ln116_1 = zext i3 %x_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln116_1 = add i11 %zext_ln116_1, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln116_2 = zext i11 %add_ln116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr = getelementptr [512 x i1]* %input_r, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="9">
<![CDATA[
:8  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="9">
<![CDATA[
:8  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="9">
<![CDATA[
:9  %zext_ln116_3 = zext i9 %o_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %output_addr = getelementptr [512 x i1]* %output_r, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:11  store i1 %input_load, i1* %output_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="c_0" fromId="59" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="61" from="br_ln112" to="c_0" fromId="6" toId="7">
</dataflow>
<dataflow id="62" from="c" to="c_0" fromId="11" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="63" from="br_ln0" to="c_0" fromId="28" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="64" from="c_0" to="zext_ln112" fromId="7" toId="8">
</dataflow>
<dataflow id="65" from="c_0" to="icmp_ln112" fromId="7" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln112" fromId="66" toId="9">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_70" to="empty" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_70" to="empty" fromId="70" toId="10">
</dataflow>
<dataflow id="74" from="c_0" to="c" fromId="7" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="c" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="icmp_ln112" to="br_ln112" fromId="9" toId="12">
</dataflow>
<dataflow id="79" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="tmp" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="c_0" to="tmp" fromId="7" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_81" to="tmp" fromId="81" toId="13">
</dataflow>
<dataflow id="83" from="tmp" to="zext_ln113" fromId="13" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_84" to="y_0" fromId="84" toId="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="br_ln113" to="y_0" fromId="15" toId="17">
</dataflow>
<dataflow id="87" from="y" to="y_0" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="br_ln0" to="y_0" fromId="43" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="89" from="y_0" to="icmp_ln113" fromId="17" toId="18">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln113" fromId="90" toId="18">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="68" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_93" to="empty_16" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_93" to="empty_16" fromId="93" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_93" to="empty_16" fromId="93" toId="19">
</dataflow>
<dataflow id="97" from="y_0" to="y" fromId="17" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_98" to="y" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="icmp_ln113" to="br_ln113" fromId="18" toId="21">
</dataflow>
<dataflow id="101" from="y_0" to="zext_ln116" fromId="17" toId="22">
</dataflow>
<dataflow id="102" from="zext_ln116" to="add_ln116" fromId="22" toId="23">
</dataflow>
<dataflow id="103" from="zext_ln113" to="add_ln116" fromId="14" toId="23">
</dataflow>
<dataflow id="105" from="_ssdm_op_BitConcatenate.i11.i9.i2" to="tmp_21_cast" fromId="104" toId="24">
</dataflow>
<dataflow id="106" from="add_ln116" to="tmp_21_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="107" from="StgValue_81" to="tmp_21_cast" fromId="81" toId="24">
</dataflow>
<dataflow id="108" from="y_0" to="trunc_ln115" fromId="17" toId="25">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="109" toId="26">
</dataflow>
<dataflow id="111" from="trunc_ln115" to="shl_ln" fromId="25" toId="26">
</dataflow>
<dataflow id="112" from="StgValue_81" to="shl_ln" fromId="81" toId="26">
</dataflow>
<dataflow id="113" from="x" to="x_0" fromId="32" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="br_ln114" to="x_0" fromId="48" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="115" from="StgValue_84" to="x_0" fromId="84" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="br_ln114" to="x_0" fromId="27" toId="29">
</dataflow>
<dataflow id="117" from="x_0" to="icmp_ln114" fromId="29" toId="30">
</dataflow>
<dataflow id="118" from="StgValue_90" to="icmp_ln114" fromId="90" toId="30">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="68" toId="31">
</dataflow>
<dataflow id="120" from="StgValue_93" to="empty_17" fromId="93" toId="31">
</dataflow>
<dataflow id="121" from="StgValue_93" to="empty_17" fromId="93" toId="31">
</dataflow>
<dataflow id="122" from="StgValue_93" to="empty_17" fromId="93" toId="31">
</dataflow>
<dataflow id="123" from="x_0" to="x" fromId="29" toId="32">
</dataflow>
<dataflow id="124" from="StgValue_98" to="x" fromId="98" toId="32">
</dataflow>
<dataflow id="125" from="icmp_ln114" to="br_ln114" fromId="30" toId="33">
</dataflow>
<dataflow id="126" from="x_0" to="zext_ln115" fromId="29" toId="34">
</dataflow>
<dataflow id="127" from="shl_ln" to="add_ln115" fromId="26" toId="35">
</dataflow>
<dataflow id="128" from="zext_ln115" to="add_ln115" fromId="34" toId="35">
</dataflow>
<dataflow id="130" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="shl_ln115_1" fromId="129" toId="36">
</dataflow>
<dataflow id="131" from="add_ln115" to="shl_ln115_1" fromId="35" toId="36">
</dataflow>
<dataflow id="133" from="StgValue_132" to="shl_ln115_1" fromId="132" toId="36">
</dataflow>
<dataflow id="134" from="shl_ln115_1" to="o_index" fromId="36" toId="37">
</dataflow>
<dataflow id="135" from="zext_ln112" to="o_index" fromId="8" toId="37">
</dataflow>
<dataflow id="136" from="x_0" to="zext_ln116_1" fromId="29" toId="38">
</dataflow>
<dataflow id="137" from="zext_ln116_1" to="add_ln116_1" fromId="38" toId="39">
</dataflow>
<dataflow id="138" from="tmp_21_cast" to="add_ln116_1" fromId="24" toId="39">
</dataflow>
<dataflow id="139" from="add_ln116_1" to="zext_ln116_2" fromId="39" toId="40">
</dataflow>
<dataflow id="140" from="input_r" to="input_addr" fromId="57" toId="41">
</dataflow>
<dataflow id="142" from="StgValue_141" to="input_addr" fromId="141" toId="41">
</dataflow>
<dataflow id="143" from="zext_ln116_2" to="input_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="144" from="input_addr" to="input_load" fromId="41" toId="42">
</dataflow>
<dataflow id="145" from="input_addr" to="input_load" fromId="41" toId="44">
</dataflow>
<dataflow id="146" from="o_index" to="zext_ln116_3" fromId="37" toId="45">
</dataflow>
<dataflow id="147" from="output_r" to="output_addr" fromId="58" toId="46">
</dataflow>
<dataflow id="148" from="StgValue_141" to="output_addr" fromId="141" toId="46">
</dataflow>
<dataflow id="149" from="zext_ln116_3" to="output_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="150" from="input_load" to="store_ln116" fromId="44" toId="47">
</dataflow>
<dataflow id="151" from="output_addr" to="store_ln116" fromId="46" toId="47">
</dataflow>
<dataflow id="152" from="icmp_ln112" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="153" from="icmp_ln113" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="154" from="icmp_ln114" to="StgValue_4" fromId="30" toId="4">
</dataflow>
</dataflows>


</stg>
