INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Apple/Desktop/term8/fpga/vivado/switch/switch.srcs/sources_1/new/sw.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sw'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Apple/Desktop/term8/fpga/vivado/switch/switch.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
