<?xml version="1.0" encoding="UTF-8"?>
<drawing version="7">
    <attr value="spartan3e" name="DeviceFamilyName">
        <trait delete="all:0" />
        <trait editname="all:0" />
        <trait edittrait="all:0" />
    </attr>
    <netlist>
        <signal name="clk">
            <attr value="B8" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="XLXN_6" />
        <signal name="rst">
            <attr value="N17" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="XLXN_5" />
        <signal name="XLXN_7" />
        <signal name="XLXN_13" />
        <signal name="XLXN_15" />
        <signal name="ce">
            <attr value="R17" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="XLXN_33" />
        <signal name="XLXN_35" />
        <signal name="XLXN_38" />
        <signal name="XLXN_39" />
        <signal name="XLXN_40" />
        <signal name="XLXN_41" />
        <signal name="XLXN_42" />
        <signal name="A0">
            <attr value="L15" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="A1">
            <attr value="K12" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="A2">
            <attr value="L17" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="A3">
            <attr value="M15" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="XLXN_52" />
        <signal name="XLXN_53" />
        <signal name="XLXN_54" />
        <signal name="XLXN_55" />
        <signal name="XLXN_56" />
        <signal name="XLXN_57" />
        <signal name="O1">
            <attr value="L16" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="O2">
            <attr value="M14" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="O3">
            <attr value="M16" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="O0">
            <attr value="K13" name="LOC">
                <trait verilog="all:0 wsynth:1" />
                <trait vhdl="all:0 wa:1 wd:1" />
            </attr>
        </signal>
        <signal name="XLXN_62" />
        <signal name="XLXN_63" />
        <signal name="XLXN_64" />
        <signal name="XLXN_65" />
        <signal name="XLXN_68" />
        <port polarity="Input" name="clk" />
        <port polarity="Input" name="XLXN_6" />
        <port polarity="Input" name="rst" />
        <port polarity="Input" name="ce" />
        <port polarity="Output" name="A0" />
        <port polarity="Output" name="A1" />
        <port polarity="Output" name="A2" />
        <port polarity="Output" name="A3" />
        <port polarity="Output" name="O1" />
        <port polarity="Output" name="O2" />
        <port polarity="Output" name="O3" />
        <port polarity="Output" name="O0" />
        <blockdef name="lab2">
            <timestamp>2018-3-27T13:49:3</timestamp>
            <rect width="256" x="64" y="-256" height="256" />
            <line x2="0" y1="-224" y2="-224" x1="64" />
            <line x2="0" y1="-160" y2="-160" x1="64" />
            <line x2="0" y1="-96" y2="-96" x1="64" />
            <line x2="0" y1="-32" y2="-32" x1="64" />
            <line x2="384" y1="-224" y2="-224" x1="320" />
            <line x2="384" y1="-160" y2="-160" x1="320" />
            <line x2="384" y1="-96" y2="-96" x1="320" />
            <line x2="384" y1="-32" y2="-32" x1="320" />
        </blockdef>
        <blockdef name="cb4ce">
            <timestamp>2000-1-1T10:10:10</timestamp>
            <rect width="256" x="64" y="-512" height="448" />
            <line x2="64" y1="-32" y2="-32" x1="0" />
            <line x2="64" y1="-128" y2="-128" x1="0" />
            <line x2="320" y1="-256" y2="-256" x1="384" />
            <line x2="320" y1="-320" y2="-320" x1="384" />
            <line x2="320" y1="-384" y2="-384" x1="384" />
            <line x2="320" y1="-448" y2="-448" x1="384" />
            <line x2="64" y1="-128" y2="-144" x1="80" />
            <line x2="80" y1="-112" y2="-128" x1="64" />
            <line x2="320" y1="-128" y2="-128" x1="384" />
            <line x2="64" y1="-32" y2="-32" x1="192" />
            <line x2="192" y1="-64" y2="-32" x1="192" />
            <line x2="64" y1="-192" y2="-192" x1="0" />
            <line x2="320" y1="-192" y2="-192" x1="384" />
        </blockdef>
        <blockdef name="clk_gen_50">
            <timestamp>2018-3-27T13:54:6</timestamp>
            <rect width="256" x="64" y="-128" height="128" />
            <line x2="0" y1="-96" y2="-96" x1="64" />
            <line x2="384" y1="-96" y2="-96" x1="320" />
            <line x2="384" y1="-32" y2="-32" x1="320" />
        </blockdef>
        <block symbolname="lab2" name="XLXI_1">
            <blockpin signalname="A0" name="A0" />
            <blockpin signalname="A1" name="A1" />
            <blockpin signalname="A2" name="A2" />
            <blockpin signalname="A3" name="A3" />
            <blockpin signalname="O0" name="O0" />
            <blockpin signalname="O1" name="O1" />
            <blockpin signalname="O2" name="O2" />
            <blockpin signalname="O3" name="O3" />
        </block>
        <block symbolname="cb4ce" name="XLXI_2">
            <blockpin signalname="XLXN_68" name="C" />
            <blockpin signalname="ce" name="CE" />
            <blockpin signalname="rst" name="CLR" />
            <blockpin name="CEO" />
            <blockpin signalname="A0" name="Q0" />
            <blockpin signalname="A1" name="Q1" />
            <blockpin signalname="A2" name="Q2" />
            <blockpin signalname="A3" name="Q3" />
            <blockpin name="TC" />
        </block>
        <block symbolname="clk_gen_50" name="XLXI_3">
            <blockpin signalname="clk" name="clk_in" />
            <blockpin name="f_1" />
            <blockpin signalname="XLXN_68" name="f_2" />
        </block>
    </netlist>
    <sheet sheetnum="1" width="3520" height="2720">
        <branch name="clk">
            <wire x2="752" y1="752" y2="752" x1="720" />
            <wire x2="768" y1="752" y2="752" x1="752" />
        </branch>
        <instance x="1216" y="944" name="XLXI_2" orien="R0" />
        <branch name="rst">
            <wire x2="1200" y1="912" y2="912" x1="720" />
            <wire x2="1216" y1="912" y2="912" x1="1200" />
        </branch>
        <branch name="ce">
            <wire x2="1200" y1="864" y2="864" x1="720" />
            <wire x2="1216" y1="752" y2="752" x1="1200" />
            <wire x2="1200" y1="752" y2="864" x1="1200" />
        </branch>
        <branch name="A0">
            <wire x2="1760" y1="496" y2="496" x1="1600" />
            <wire x2="1808" y1="496" y2="496" x1="1760" />
            <wire x2="1792" y1="256" y2="256" x1="1760" />
            <wire x2="1760" y1="256" y2="496" x1="1760" />
        </branch>
        <branch name="A1">
            <wire x2="1728" y1="560" y2="560" x1="1600" />
            <wire x2="1808" y1="560" y2="560" x1="1728" />
            <wire x2="1792" y1="304" y2="304" x1="1728" />
            <wire x2="1728" y1="304" y2="560" x1="1728" />
        </branch>
        <branch name="A2">
            <wire x2="1696" y1="624" y2="624" x1="1600" />
            <wire x2="1808" y1="624" y2="624" x1="1696" />
            <wire x2="1792" y1="352" y2="352" x1="1696" />
            <wire x2="1696" y1="352" y2="624" x1="1696" />
        </branch>
        <branch name="A3">
            <wire x2="1664" y1="688" y2="688" x1="1600" />
            <wire x2="1808" y1="688" y2="688" x1="1664" />
            <wire x2="1792" y1="400" y2="400" x1="1664" />
            <wire x2="1664" y1="400" y2="688" x1="1664" />
        </branch>
        <instance x="1808" y="720" name="XLXI_1" orien="R0">
        </instance>
        <branch name="O1">
            <wire x2="2288" y1="560" y2="560" x1="2192" />
        </branch>
        <branch name="O2">
            <wire x2="2208" y1="624" y2="624" x1="2192" />
            <wire x2="2288" y1="624" y2="624" x1="2208" />
        </branch>
        <branch name="O3">
            <wire x2="2208" y1="688" y2="688" x1="2192" />
            <wire x2="2288" y1="688" y2="688" x1="2208" />
        </branch>
        <branch name="O0">
            <wire x2="2208" y1="496" y2="496" x1="2192" />
            <wire x2="2288" y1="496" y2="496" x1="2208" />
        </branch>
        <iomarker fontsize="28" x="2288" y="560" name="O1" orien="R0" />
        <iomarker fontsize="28" x="2288" y="496" name="O0" orien="R0" />
        <iomarker fontsize="28" x="2288" y="624" name="O2" orien="R0" />
        <iomarker fontsize="28" x="2288" y="688" name="O3" orien="R0" />
        <instance x="768" y="848" name="XLXI_3" orien="R0">
        </instance>
        <iomarker fontsize="28" x="720" y="752" name="clk" orien="R180" />
        <iomarker fontsize="28" x="720" y="864" name="ce" orien="R180" />
        <iomarker fontsize="28" x="720" y="912" name="rst" orien="R180" />
        <iomarker fontsize="28" x="1792" y="352" name="A2" orien="R0" />
        <iomarker fontsize="28" x="1792" y="304" name="A1" orien="R0" />
        <iomarker fontsize="28" x="1792" y="256" name="A0" orien="R0" />
        <iomarker fontsize="28" x="1792" y="400" name="A3" orien="R0" />
        <branch name="XLXN_68">
            <wire x2="1216" y1="816" y2="816" x1="1152" />
        </branch>
    </sheet>
</drawing>