{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 250 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 270 -defaultsOSRD
preplace inst Zynq_2mm_clockChange_0 -pg 1 -lvl 2 -y -520 -defaultsOSRD
preplace inst Zynq_2mm_clockChange_1 -pg 1 -lvl 2 -y -320 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -y -550 -defaultsOSRD
preplace inst timer_0 -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -y 360 -defaultsOSRD
preplace inst rst_ps7_0_200M -pg 1 -lvl 3 -y 300 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -y -60 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -y -260 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -y 430 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 1 4 -160J 40 610J 70 1020J 120 1380
preplace netloc Zynq_2mm_clockChange_0_m_axi_gmem2 1 2 2 550 -630 NJ
preplace netloc processing_system7_0_DDR 1 2 3 610J 410 1070 250 N
preplace netloc Zynq_2mm_clockChange_0_m_axi_gmem3 1 2 2 560 -610 NJ
preplace netloc Zynq_2mm_clockChange_0_m_axi_gmem4 1 2 2 570 -590 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 2 640J 60 1050
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 -160 -630 520 -620 1020
preplace netloc axi_smc_M00_AXI 1 1 4 -170J -160 NJ -160 1030J -220 1400
preplace netloc rst_ps7_0_200M_peripheral_aresetn 1 1 3 -180J 50 590J 80 1060
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 1 660
preplace netloc Zynq_2mm_clockChange_1_m_axi_gmem0 1 2 2 580 -570 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 4 -160J 90 520J 110 NJ 110 1390
preplace netloc timer_0_interrupt 1 0 3 -420 70 NJ 70 510
preplace netloc processing_system7_0_FCLK_RESET1_N 1 2 1 650
preplace netloc Zynq_2mm_clockChange_1_m_axi_gmem1 1 2 2 590 -550 NJ
preplace netloc xlconcat_0_dout 1 1 1 -220
preplace netloc Zynq_2mm_clockChange_1_m_axi_gmem2 1 2 2 600 -530 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 3 580J 400 1080 270 N
preplace netloc Zynq_2mm_clockChange_1_m_axi_gmem3 1 2 2 610 -510 NJ
preplace netloc Zynq_2mm_clockChange_0_interrupt 1 0 3 -440 -640 NJ -640 510
preplace netloc Zynq_2mm_clockChange_1_m_axi_gmem4 1 2 2 620 -490 NJ
preplace netloc Zynq_2mm_clockChange_1_interrupt 1 0 3 -430 -210 NJ -210 510
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 -190 60 550 90 1040
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 4 -200J 80 570J 100 NJ 100 1400
preplace netloc Zynq_2mm_clockChange_0_m_axi_gmem0 1 2 2 530J -670 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 1 3 -210 -200 630 -360 1080
preplace netloc Zynq_2mm_clockChange_0_m_axi_gmem1 1 2 2 540 -650 NJ
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 3 1 1060
levelinfo -pg 1 -460 -320 280 840 1230 1420 -top -1090 -bot 1580
",
}
{
   da_axi4_cnt: "181",
   da_board_cnt: "11",
   da_clkrst_cnt: "10",
   da_ps7_cnt: "2",
}
