<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiStreamDmaWrite.rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiStreamDmaWrite_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">AxiStreamDmaWrite.rtl Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classAxiStreamDmaWrite_1_1rtl.html">AxiStreamDmaWrite::rtl</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a44dc3eaca35ad4cf1cafae3adb421845" id="r_a44dc3eaca35ad4cf1cafae3adb421845"><td class="memItemLeft" align="right" valign="top"><a id="a44dc3eaca35ad4cf1cafae3adb421845" name="a44dc3eaca35ad4cf1cafae3adb421845"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a44dc3eaca35ad4cf1cafae3adb421845">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiWriteSlave</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">cache</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaReq</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">intAxisMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">lastDet</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">pause</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">swCache</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a44dc3eaca35ad4cf1cafae3adb421845" id="r_a44dc3eaca35ad4cf1cafae3adb421845"><td class="memItemLeft" align="right" valign="top"><a id="a44dc3eaca35ad4cf1cafae3adb421845" name="a44dc3eaca35ad4cf1cafae3adb421845"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a44dc3eaca35ad4cf1cafae3adb421845">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiWriteSlave</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">cache</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaReq</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">intAxisMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">lastDet</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">pause</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">swCache</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a20354a5ff6644a783944e8b10813ce63" id="r_a20354a5ff6644a783944e8b10813ce63"><td class="memItemLeft" align="right" valign="top"><a id="a20354a5ff6644a783944e8b10813ce63" name="a20354a5ff6644a783944e8b10813ce63"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a20354a5ff6644a783944e8b10813ce63">LOC_AXIS_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamConfigType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TSTRB_EN_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TSTRB_EN_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TDEST_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDEST_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TID_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TID_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_NORMAL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TUSER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_NORMAL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a794f2cdadb088564e349804f3096b2ff" id="r_a794f2cdadb088564e349804f3096b2ff"><td class="memItemLeft" align="right" valign="top"><a id="a794f2cdadb088564e349804f3096b2ff" name="a794f2cdadb088564e349804f3096b2ff"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a794f2cdadb088564e349804f3096b2ff">DATA_BYTES_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">LOC_AXIS_CONFIG_C</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad97aa16f98d4d42857e96cc6600259d" id="r_aad97aa16f98d4d42857e96cc6600259d"><td class="memItemLeft" align="right" valign="top"><a id="aad97aa16f98d4d42857e96cc6600259d" name="aad97aa16f98d4d42857e96cc6600259d"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#aad97aa16f98d4d42857e96cc6600259d">ADDR_LSB_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bitSize</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a19f49494d507a900818d0475ab75d518" id="r_a19f49494d507a900818d0475ab75d518"><td class="memItemLeft" align="right" valign="top"><a id="a19f49494d507a900818d0475ab75d518" name="a19f49494d507a900818d0475ab75d518"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a19f49494d507a900818d0475ab75d518">AWLEN_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">getAxiLen</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_CONFIG_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BURST_BYTES_G</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab4c32749de600b07244934eee466d315" id="r_ab4c32749de600b07244934eee466d315"><td class="memItemLeft" align="right" valign="top"><a id="ab4c32749de600b07244934eee466d315" name="ab4c32749de600b07244934eee466d315"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#ab4c32749de600b07244934eee466d315">FIFO_ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">LEN_BITS_C</span><span class="vhdlchar">&lt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">LEN_BITS_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7d590648009625d0b2f030922d527bfa" id="r_a7d590648009625d0b2f030922d527bfa"><td class="memItemLeft" align="right" valign="top"><a id="a7d590648009625d0b2f030922d527bfa" name="a7d590648009625d0b2f030922d527bfa"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a7d590648009625d0b2f030922d527bfa">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaReq</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaAck</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_ACK_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">threshold</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">shift</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">shiftEn</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">first</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">last</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">reqCount</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ackCount</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">stCount</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">awlen</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wMaster</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiWriteMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_CONFIG_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_BURST_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_CACHE_G</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">state</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a49304dc2c820a029c0ac23e889244356" id="r_a49304dc2c820a029c0ac23e889244356"><td class="memItemLeft" align="right" valign="top"><a id="a49304dc2c820a029c0ac23e889244356" name="a49304dc2c820a029c0ac23e889244356"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a49304dc2c820a029c0ac23e889244356">StateType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">FIRST_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">NEXT_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">MOVE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">DUMP_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">DONE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a002ccf41e57c40fb0b07dcc8b2ce85a9" id="r_a002ccf41e57c40fb0b07dcc8b2ce85a9"><td class="memItemLeft" align="right" valign="top"><a id="a002ccf41e57c40fb0b07dcc8b2ce85a9" name="a002ccf41e57c40fb0b07dcc8b2ce85a9"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a002ccf41e57c40fb0b07dcc8b2ce85a9">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade4de2a008a5f96235206eb18081481c" id="r_ade4de2a008a5f96235206eb18081481c"><td class="memItemLeft" align="right" valign="top"><a id="ade4de2a008a5f96235206eb18081481c" name="ade4de2a008a5f96235206eb18081481c"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#ade4de2a008a5f96235206eb18081481c">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa15d54551772c0768f531ea990e13c33" id="r_aa15d54551772c0768f531ea990e13c33"><td class="memItemLeft" align="right" valign="top"><a id="aa15d54551772c0768f531ea990e13c33" name="aa15d54551772c0768f531ea990e13c33"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#aa15d54551772c0768f531ea990e13c33">pause</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afd4228e7ad4d4d1473600e13a86531d2" id="r_afd4228e7ad4d4d1473600e13a86531d2"><td class="memItemLeft" align="right" valign="top"><a id="afd4228e7ad4d4d1473600e13a86531d2" name="afd4228e7ad4d4d1473600e13a86531d2"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#afd4228e7ad4d4d1473600e13a86531d2">shiftMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab389f5981e6dd4afd9c1fdcf1c791424" id="r_ab389f5981e6dd4afd9c1fdcf1c791424"><td class="memItemLeft" align="right" valign="top"><a id="ab389f5981e6dd4afd9c1fdcf1c791424" name="ab389f5981e6dd4afd9c1fdcf1c791424"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#ab389f5981e6dd4afd9c1fdcf1c791424">shiftSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abc5844d5c375a8ffe691ffc68c0fe3c5" id="r_abc5844d5c375a8ffe691ffc68c0fe3c5"><td class="memItemLeft" align="right" valign="top"><a id="abc5844d5c375a8ffe691ffc68c0fe3c5" name="abc5844d5c375a8ffe691ffc68c0fe3c5"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#abc5844d5c375a8ffe691ffc68c0fe3c5">cache</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamCtrlType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a50e31cbe3590c4ac393fdcba69e37899" id="r_a50e31cbe3590c4ac393fdcba69e37899"><td class="memItemLeft" align="right" valign="top"><a id="a50e31cbe3590c4ac393fdcba69e37899" name="a50e31cbe3590c4ac393fdcba69e37899"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a50e31cbe3590c4ac393fdcba69e37899">intAxisMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6802fb651c251c1114648859ac2c3629" id="r_a6802fb651c251c1114648859ac2c3629"><td class="memItemLeft" align="right" valign="top"><a id="a6802fb651c251c1114648859ac2c3629" name="a6802fb651c251c1114648859ac2c3629"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a6802fb651c251c1114648859ac2c3629">intAxisSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab689aaa7ecb56fc97d2622830a04ad3e" id="r_ab689aaa7ecb56fc97d2622830a04ad3e"><td class="memItemLeft" align="right" valign="top"><a id="ab689aaa7ecb56fc97d2622830a04ad3e" name="ab689aaa7ecb56fc97d2622830a04ad3e"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#ab689aaa7ecb56fc97d2622830a04ad3e">wrEn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af2a007840a20d9c607b7d298856a87ce" id="r_af2a007840a20d9c607b7d298856a87ce"><td class="memItemLeft" align="right" valign="top"><a id="af2a007840a20d9c607b7d298856a87ce" name="af2a007840a20d9c607b7d298856a87ce"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#af2a007840a20d9c607b7d298856a87ce">rdEn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac9c0f852f623a4aa03e2418a1d8e0f9d" id="r_ac9c0f852f623a4aa03e2418a1d8e0f9d"><td class="memItemLeft" align="right" valign="top"><a id="ac9c0f852f623a4aa03e2418a1d8e0f9d" name="ac9c0f852f623a4aa03e2418a1d8e0f9d"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#ac9c0f852f623a4aa03e2418a1d8e0f9d">lastDet</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9" id="r_a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9" name="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:af4de8bb02e3f4e8355e6c2ca0d4a1b6a" id="r_af4de8bb02e3f4e8355e6c2ca0d4a1b6a"><td class="memItemLeft" align="right" valign="top"><a id="af4de8bb02e3f4e8355e6c2ca0d4a1b6a" name="af4de8bb02e3f4e8355e6c2ca0d4a1b6a"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#af4de8bb02e3f4e8355e6c2ca0d4a1b6a">u_axistreamshift</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamShift</b>  <em><a class="el" href="classAxiStreamShift.html">&lt;Entity AxiStreamShift&gt;</a></em></td></tr>
<tr class="memitem:ac0c655465f088560028c802a31641c4f" id="r_ac0c655465f088560028c802a31641c4f"><td class="memItemLeft" align="right" valign="top"><a id="ac0c655465f088560028c802a31641c4f" name="ac0c655465f088560028c802a31641c4f"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#ac0c655465f088560028c802a31641c4f">u_cache</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
<tr class="memitem:af7be8b64f4e7d9df77149d80c58ebcf6" id="r_af7be8b64f4e7d9df77149d80c58ebcf6"><td class="memItemLeft" align="right" valign="top"><a id="af7be8b64f4e7d9df77149d80c58ebcf6" name="af7be8b64f4e7d9df77149d80c58ebcf6"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#af7be8b64f4e7d9df77149d80c58ebcf6">u_last</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>FifoSync</b>  <em><a class="el" href="classFifoSync.html">&lt;Entity FifoSync&gt;</a></em></td></tr>
<tr class="memitem:af4de8bb02e3f4e8355e6c2ca0d4a1b6a" id="r_af4de8bb02e3f4e8355e6c2ca0d4a1b6a"><td class="memItemLeft" align="right" valign="top"><a id="af4de8bb02e3f4e8355e6c2ca0d4a1b6a" name="af4de8bb02e3f4e8355e6c2ca0d4a1b6a"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#af4de8bb02e3f4e8355e6c2ca0d4a1b6a">u_axistreamshift</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamShift</b>  <em><a class="el" href="classAxiStreamShift.html">&lt;Entity AxiStreamShift&gt;</a></em></td></tr>
<tr class="memitem:ac0c655465f088560028c802a31641c4f" id="r_ac0c655465f088560028c802a31641c4f"><td class="memItemLeft" align="right" valign="top"><a id="ac0c655465f088560028c802a31641c4f" name="ac0c655465f088560028c802a31641c4f"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#ac0c655465f088560028c802a31641c4f">u_cache</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
<tr class="memitem:af7be8b64f4e7d9df77149d80c58ebcf6" id="r_af7be8b64f4e7d9df77149d80c58ebcf6"><td class="memItemLeft" align="right" valign="top"><a id="af7be8b64f4e7d9df77149d80c58ebcf6" name="af7be8b64f4e7d9df77149d80c58ebcf6"></a>
<a class="el" href="classAxiStreamDmaWrite_1_1rtl.html#af7be8b64f4e7d9df77149d80c58ebcf6">u_last</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>FifoSync</b>  <em><a class="el" href="classFifoSync.html">&lt;Entity FifoSync&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/dma/rtl/v1/<b>AxiStreamDmaWrite.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiStreamDmaWrite.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamDmaWrite.html">AxiStreamDmaWrite</a></li><li class="navelem"><a class="el" href="classAxiStreamDmaWrite_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
