// Seed: 3463324514
`timescale 1 ps / 1ps
module module_0 (
    input id_0
    , id_1
);
  type_6(
      1, id_0, 1, 1, 1, 1, 1
  );
  logic id_2;
  logic id_3;
  logic id_4;
  logic id_5;
endmodule
