                           FullAdder 4-bit schematic


![binary_adder](https://github.com/imvietp/Verilog_modules/assets/125435826/2689d259-937e-449b-be27-7d752ba40aa3)




                          FullAdder 1-bit Schematic:


![full adder layout](https://github.com/imvietp/Verilog_modules/assets/125435826/58884351-e298-49b2-b7d7-70841b7ebd1f)
