verilator --lint-only --waiver-output /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/01-verilator-lint/_waivers_output.vlt --Wall --top-module top /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/01-verilator-lint/_deps.vlt --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_ihp-sg13g2 +define+SCL_sg13g2_stdcell +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/437af5dffbb64d3ab214715f1a5e013d.bb.v /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/aad98ea1f56a4579938755057e373d1b.bb.v /home/designer/shared/FSE-LMS/design/rtl/top.v /home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v /home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v /home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v /home/designer/shared/FSE-LMS/design/rtl/debug_unit.v /home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v /home/designer/shared/FSE-LMS/design/rtl/LMS.v /home/designer/shared/FSE-LMS/design/rtl/FIR_t.v
