;***************************************************************
;* TMS320C2000 G3 C/C++ Codegen                               PC v20.2.5.LTS *
;* Date/Time created: Fri Jul 30 08:49:00 2021                 *
;***************************************************************
	.compiler_opts --abi=coffabi --float_support=fpu32 --hll_source=on --mem_model:code=flat --mem_model:data=large --object_format=coff --silicon_errata_fpu1_workaround=off --silicon_version=28 --symdebug:dwarf --symdebug:dwarf_version=3 --tmu_support=tmu0 
	.asg	XAR2, FP

$C$DW$CU	.dwtag  DW_TAG_compile_unit
	.dwattr $C$DW$CU, DW_AT_name("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$CU, DW_AT_producer("TI TMS320C2000 G3 C/C++ Codegen PC v20.2.5.LTS Copyright (c) 1996-2018 Texas Instruments Incorporated")
	.dwattr $C$DW$CU, DW_AT_TI_version(0x01)
	.dwattr $C$DW$CU, DW_AT_comp_dir("C:\MechProj\Matlab\RealTimeMachine_ert_rtw\CCS_Project\Debug")
;	C:\ti\ccs1040\ccs\tools\compiler\ti-cgt-c2000_20.2.5.LTS\bin\ac2000.exe -@C:\\Users\\lu\\AppData\\Local\\Temp\\{8CECE74E-8763-4EB5-84D6-FD353CD96298} 
	.sect	".text"
	.clink
	.global	_DMA_configAddresses

$C$DW$1	.dwtag  DW_TAG_subprogram
	.dwattr $C$DW$1, DW_AT_name("DMA_configAddresses")
	.dwattr $C$DW$1, DW_AT_low_pc(_DMA_configAddresses)
	.dwattr $C$DW$1, DW_AT_high_pc(0x00)
	.dwattr $C$DW$1, DW_AT_TI_symbol_name("_DMA_configAddresses")
	.dwattr $C$DW$1, DW_AT_external
	.dwattr $C$DW$1, DW_AT_TI_begin_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$1, DW_AT_TI_begin_line(0x32)
	.dwattr $C$DW$1, DW_AT_TI_begin_column(0x06)
	.dwattr $C$DW$1, DW_AT_TI_max_frame_size(-8)
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 52,column 1,is_stmt,address _DMA_configAddresses,isa 0

	.dwfde $C$DW$CIE, _DMA_configAddresses
$C$DW$2	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$2, DW_AT_name("base")
	.dwattr $C$DW$2, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$2, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$2, DW_AT_location[DW_OP_reg0]

$C$DW$3	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$3, DW_AT_name("destAddr")
	.dwattr $C$DW$3, DW_AT_TI_symbol_name("_destAddr")
	.dwattr $C$DW$3, DW_AT_type(*$C$DW$T$22)
	.dwattr $C$DW$3, DW_AT_location[DW_OP_reg12]

$C$DW$4	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$4, DW_AT_name("srcAddr")
	.dwattr $C$DW$4, DW_AT_TI_symbol_name("_srcAddr")
	.dwattr $C$DW$4, DW_AT_type(*$C$DW$T$22)
	.dwattr $C$DW$4, DW_AT_location[DW_OP_reg14]

;----------------------------------------------------------------------
;  50 | void DMA_configAddresses(uint32_t base, const void *destAddr,          
;  51 | const void *srcAddr)                                                   
;----------------------------------------------------------------------

;***************************************************************
;* FNAME: _DMA_configAddresses          FR SIZE:   6           *
;*                                                             *
;* FUNCTION ENVIRONMENT                                        *
;*                                                             *
;* FUNCTION PROPERTIES                                         *
;*                            0 Parameter,  6 Auto,  0 SOE     *
;***************************************************************

_DMA_configAddresses:
	.dwcfi	cfa_offset, -2
	.dwcfi	save_reg_to_mem, 26, 0
        ADDB      SP,#6                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -8
$C$DW$5	.dwtag  DW_TAG_variable
	.dwattr $C$DW$5, DW_AT_name("base")
	.dwattr $C$DW$5, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$5, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$5, DW_AT_location[DW_OP_breg20 -2]

$C$DW$6	.dwtag  DW_TAG_variable
	.dwattr $C$DW$6, DW_AT_name("destAddr")
	.dwattr $C$DW$6, DW_AT_TI_symbol_name("_destAddr")
	.dwattr $C$DW$6, DW_AT_type(*$C$DW$T$22)
	.dwattr $C$DW$6, DW_AT_location[DW_OP_breg20 -4]

$C$DW$7	.dwtag  DW_TAG_variable
	.dwattr $C$DW$7, DW_AT_name("srcAddr")
	.dwattr $C$DW$7, DW_AT_TI_symbol_name("_srcAddr")
	.dwattr $C$DW$7, DW_AT_type(*$C$DW$T$22)
	.dwattr $C$DW$7, DW_AT_location[DW_OP_breg20 -6]

;----------------------------------------------------------------------
;  53 | //                                                                     
;  54 | // Check the arguments.                                                
;  55 | //                                                                     
;  56 | ASSERT(DMA_isBaseValid(base));                                         
;----------------------------------------------------------------------
        MOVL      *-SP[6],XAR5          ; [CPU_ALU] |52| 
        MOVL      *-SP[4],XAR4          ; [CPU_ALU] |52| 
        MOVL      *-SP[2],ACC           ; [CPU_ALU] |52| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 58,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  58 | EALLOW;                                                                
;  60 | //                                                                     
;  61 | // Set up SOURCE address.                                              
;  62 | //                                                                     
;----------------------------------------------------------------------
        EALLOW    ; [CPU_ALU] |58| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 63,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  63 | HWREG(base + DMA_O_SRC_BEG_ADDR_SHADOW) = (uint32_t)srcAddr;           
;----------------------------------------------------------------------
        MOVL      XAR6,*-SP[6]          ; [CPU_ALU] |63| 
        MOVB      ACC,#16               ; [CPU_ALU] |63| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |63| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |63| 
        MOVL      *+XAR4[0],XAR6        ; [CPU_ALU] |63| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 64,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  64 | HWREG(base + DMA_O_SRC_ADDR_SHADOW)     = (uint32_t)srcAddr;           
;  66 | //                                                                     
;  67 | // Set up DESTINATION address.                                         
;  68 | //                                                                     
;----------------------------------------------------------------------
        MOVL      XAR6,*-SP[6]          ; [CPU_ALU] |64| 
        MOVB      ACC,#18               ; [CPU_ALU] |64| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |64| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |64| 
        MOVL      *+XAR4[0],XAR6        ; [CPU_ALU] |64| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 69,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  69 | HWREG(base + DMA_O_DST_BEG_ADDR_SHADOW) = (uint32_t)destAddr;          
;----------------------------------------------------------------------
        MOVL      XAR6,*-SP[4]          ; [CPU_ALU] |69| 
        MOVB      ACC,#24               ; [CPU_ALU] |69| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |69| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |69| 
        MOVL      *+XAR4[0],XAR6        ; [CPU_ALU] |69| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 70,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  70 | HWREG(base + DMA_O_DST_ADDR_SHADOW)     = (uint32_t)destAddr;          
;----------------------------------------------------------------------
        MOVL      XAR6,*-SP[4]          ; [CPU_ALU] |70| 
        MOVB      ACC,#26               ; [CPU_ALU] |70| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |70| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |70| 
        MOVL      *+XAR4[0],XAR6        ; [CPU_ALU] |70| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 72,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  72 | EDIS;                                                                  
;----------------------------------------------------------------------
        EDIS      ; [CPU_ALU] |72| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 73,column 1,is_stmt,isa 0
        SUBB      SP,#6                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -2
$C$DW$8	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$8, DW_AT_low_pc(0x00)
	.dwattr $C$DW$8, DW_AT_TI_return

        LRETR     ; [CPU_ALU] 
        ; return occurs ; [] 
	.dwattr $C$DW$1, DW_AT_TI_end_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$1, DW_AT_TI_end_line(0x49)
	.dwattr $C$DW$1, DW_AT_TI_end_column(0x01)
	.dwendentry
	.dwendtag $C$DW$1

	.sect	".text"
	.clink
	.global	_DMA_configBurst

$C$DW$9	.dwtag  DW_TAG_subprogram
	.dwattr $C$DW$9, DW_AT_name("DMA_configBurst")
	.dwattr $C$DW$9, DW_AT_low_pc(_DMA_configBurst)
	.dwattr $C$DW$9, DW_AT_high_pc(0x00)
	.dwattr $C$DW$9, DW_AT_TI_symbol_name("_DMA_configBurst")
	.dwattr $C$DW$9, DW_AT_external
	.dwattr $C$DW$9, DW_AT_TI_begin_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$9, DW_AT_TI_begin_line(0x50)
	.dwattr $C$DW$9, DW_AT_TI_begin_column(0x06)
	.dwattr $C$DW$9, DW_AT_TI_max_frame_size(-6)
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 82,column 1,is_stmt,address _DMA_configBurst,isa 0

	.dwfde $C$DW$CIE, _DMA_configBurst
$C$DW$10	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$10, DW_AT_name("base")
	.dwattr $C$DW$10, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$10, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$10, DW_AT_location[DW_OP_reg0]

$C$DW$11	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$11, DW_AT_name("size")
	.dwattr $C$DW$11, DW_AT_TI_symbol_name("_size")
	.dwattr $C$DW$11, DW_AT_type(*$C$DW$T$27)
	.dwattr $C$DW$11, DW_AT_location[DW_OP_reg12]

$C$DW$12	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$12, DW_AT_name("srcStep")
	.dwattr $C$DW$12, DW_AT_TI_symbol_name("_srcStep")
	.dwattr $C$DW$12, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$12, DW_AT_location[DW_OP_reg14]

$C$DW$13	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$13, DW_AT_name("destStep")
	.dwattr $C$DW$13, DW_AT_TI_symbol_name("_destStep")
	.dwattr $C$DW$13, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$13, DW_AT_location[DW_OP_breg20 -7]

;----------------------------------------------------------------------
;  80 | void DMA_configBurst(uint32_t base, uint16_t size, int16_t srcStep,    
;  81 | int16_t destStep)                                                      
;----------------------------------------------------------------------

;***************************************************************
;* FNAME: _DMA_configBurst              FR SIZE:   4           *
;*                                                             *
;* FUNCTION ENVIRONMENT                                        *
;*                                                             *
;* FUNCTION PROPERTIES                                         *
;*                            0 Parameter,  4 Auto,  0 SOE     *
;***************************************************************

_DMA_configBurst:
	.dwcfi	cfa_offset, -2
	.dwcfi	save_reg_to_mem, 26, 0
        ADDB      SP,#4                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -6
$C$DW$14	.dwtag  DW_TAG_variable
	.dwattr $C$DW$14, DW_AT_name("base")
	.dwattr $C$DW$14, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$14, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$14, DW_AT_location[DW_OP_breg20 -2]

$C$DW$15	.dwtag  DW_TAG_variable
	.dwattr $C$DW$15, DW_AT_name("size")
	.dwattr $C$DW$15, DW_AT_TI_symbol_name("_size")
	.dwattr $C$DW$15, DW_AT_type(*$C$DW$T$27)
	.dwattr $C$DW$15, DW_AT_location[DW_OP_breg20 -3]

$C$DW$16	.dwtag  DW_TAG_variable
	.dwattr $C$DW$16, DW_AT_name("srcStep")
	.dwattr $C$DW$16, DW_AT_TI_symbol_name("_srcStep")
	.dwattr $C$DW$16, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$16, DW_AT_location[DW_OP_breg20 -4]

;----------------------------------------------------------------------
;  83 | //                                                                     
;  84 | // Check the arguments.                                                
;  85 | //                                                                     
;  86 | ASSERT(DMA_isBaseValid(base));                                         
;  87 | ASSERT((size >= 1U) || (size <= 32U));                                 
;----------------------------------------------------------------------
        MOV       *-SP[4],AR5           ; [CPU_ALU] |82| 
        MOV       *-SP[3],AR4           ; [CPU_ALU] |82| 
        MOVL      *-SP[2],ACC           ; [CPU_ALU] |82| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 89,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  89 | EALLOW;                                                                
;  91 | //                                                                     
;  92 | // Set up BURST registers.                                             
;  93 | //                                                                     
;----------------------------------------------------------------------
        EALLOW    ; [CPU_ALU] |89| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 94,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  94 | HWREGH(base + DMA_O_BURST_SIZE)     = size - 1U;                       
;----------------------------------------------------------------------
        MOVL      XAR4,*-SP[2]          ; [CPU_ALU] |94| 
        MOV       AL,*-SP[3]            ; [CPU_ALU] |94| 
        ADDB      AL,#-1                ; [CPU_ALU] |94| 
        MOV       *+XAR4[2],AL          ; [CPU_ALU] |94| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 95,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  95 | HWREGH(base + DMA_O_SRC_BURST_STEP) = srcStep;                         
;----------------------------------------------------------------------
        MOVL      XAR4,*-SP[2]          ; [CPU_ALU] |95| 
        MOV       AL,*-SP[4]            ; [CPU_ALU] |95| 
        MOV       *+XAR4[4],AL          ; [CPU_ALU] |95| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 96,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  96 | HWREGH(base + DMA_O_DST_BURST_STEP) = destStep;                        
;----------------------------------------------------------------------
        MOVL      XAR4,*-SP[2]          ; [CPU_ALU] |96| 
        MOV       AL,*-SP[7]            ; [CPU_ALU] |96| 
        MOV       *+XAR4[5],AL          ; [CPU_ALU] |96| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 98,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
;  98 | EDIS;                                                                  
;----------------------------------------------------------------------
        EDIS      ; [CPU_ALU] |98| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 99,column 1,is_stmt,isa 0
        SUBB      SP,#4                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -2
$C$DW$17	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$17, DW_AT_low_pc(0x00)
	.dwattr $C$DW$17, DW_AT_TI_return

        LRETR     ; [CPU_ALU] 
        ; return occurs ; [] 
	.dwattr $C$DW$9, DW_AT_TI_end_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$9, DW_AT_TI_end_line(0x63)
	.dwattr $C$DW$9, DW_AT_TI_end_column(0x01)
	.dwendentry
	.dwendtag $C$DW$9

	.sect	".text"
	.clink
	.global	_DMA_configTransfer

$C$DW$18	.dwtag  DW_TAG_subprogram
	.dwattr $C$DW$18, DW_AT_name("DMA_configTransfer")
	.dwattr $C$DW$18, DW_AT_low_pc(_DMA_configTransfer)
	.dwattr $C$DW$18, DW_AT_high_pc(0x00)
	.dwattr $C$DW$18, DW_AT_TI_symbol_name("_DMA_configTransfer")
	.dwattr $C$DW$18, DW_AT_external
	.dwattr $C$DW$18, DW_AT_TI_begin_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$18, DW_AT_TI_begin_line(0x6a)
	.dwattr $C$DW$18, DW_AT_TI_begin_column(0x06)
	.dwattr $C$DW$18, DW_AT_TI_max_frame_size(-6)
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 108,column 1,is_stmt,address _DMA_configTransfer,isa 0

	.dwfde $C$DW$CIE, _DMA_configTransfer
$C$DW$19	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$19, DW_AT_name("base")
	.dwattr $C$DW$19, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$19, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$19, DW_AT_location[DW_OP_reg0]

$C$DW$20	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$20, DW_AT_name("transferSize")
	.dwattr $C$DW$20, DW_AT_TI_symbol_name("_transferSize")
	.dwattr $C$DW$20, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$20, DW_AT_location[DW_OP_breg20 -8]

$C$DW$21	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$21, DW_AT_name("srcStep")
	.dwattr $C$DW$21, DW_AT_TI_symbol_name("_srcStep")
	.dwattr $C$DW$21, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$21, DW_AT_location[DW_OP_reg12]

$C$DW$22	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$22, DW_AT_name("destStep")
	.dwattr $C$DW$22, DW_AT_TI_symbol_name("_destStep")
	.dwattr $C$DW$22, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$22, DW_AT_location[DW_OP_reg14]

;----------------------------------------------------------------------
; 106 | void DMA_configTransfer(uint32_t base, uint32_t transferSize, int16_t s
;     | rcStep,                                                                
; 107 | int16_t destStep)                                                      
;----------------------------------------------------------------------

;***************************************************************
;* FNAME: _DMA_configTransfer           FR SIZE:   4           *
;*                                                             *
;* FUNCTION ENVIRONMENT                                        *
;*                                                             *
;* FUNCTION PROPERTIES                                         *
;*                            0 Parameter,  4 Auto,  0 SOE     *
;***************************************************************

_DMA_configTransfer:
	.dwcfi	cfa_offset, -2
	.dwcfi	save_reg_to_mem, 26, 0
        ADDB      SP,#4                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -6
$C$DW$23	.dwtag  DW_TAG_variable
	.dwattr $C$DW$23, DW_AT_name("base")
	.dwattr $C$DW$23, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$23, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$23, DW_AT_location[DW_OP_breg20 -2]

$C$DW$24	.dwtag  DW_TAG_variable
	.dwattr $C$DW$24, DW_AT_name("srcStep")
	.dwattr $C$DW$24, DW_AT_TI_symbol_name("_srcStep")
	.dwattr $C$DW$24, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$24, DW_AT_location[DW_OP_breg20 -3]

$C$DW$25	.dwtag  DW_TAG_variable
	.dwattr $C$DW$25, DW_AT_name("destStep")
	.dwattr $C$DW$25, DW_AT_TI_symbol_name("_destStep")
	.dwattr $C$DW$25, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$25, DW_AT_location[DW_OP_breg20 -4]

;----------------------------------------------------------------------
; 109 | //                                                                     
; 110 | // Check the arguments.                                                
; 111 | //                                                                     
; 112 | ASSERT(DMA_isBaseValid(base));                                         
; 113 | ASSERT(transferSize <= 0x10000);                                       
;----------------------------------------------------------------------
        MOV       *-SP[4],AR5           ; [CPU_ALU] |108| 
        MOV       *-SP[3],AR4           ; [CPU_ALU] |108| 
        MOVL      *-SP[2],ACC           ; [CPU_ALU] |108| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 115,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 115 | EALLOW;                                                                
; 117 | //                                                                     
; 118 | // Set up TRANSFER registers.                                          
; 119 | //                                                                     
;----------------------------------------------------------------------
        EALLOW    ; [CPU_ALU] |115| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 120,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 120 | HWREGH(base + DMA_O_TRANSFER_SIZE)     = (uint16_t)(transferSize - 1U);
;----------------------------------------------------------------------
        MOVL      XAR4,*-SP[2]          ; [CPU_ALU] |120| 
        MOV       AL,*-SP[8]            ; [CPU_ALU] |120| 
        ADDB      AL,#-1                ; [CPU_ALU] |120| 
        MOV       *+XAR4[6],AL          ; [CPU_ALU] |120| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 121,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 121 | HWREGH(base + DMA_O_SRC_TRANSFER_STEP) = srcStep;                      
;----------------------------------------------------------------------
        MOVZ      AR6,*-SP[3]           ; [CPU_ALU] |121| 
        MOVB      ACC,#8                ; [CPU_ALU] |121| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |121| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |121| 
        MOV       *+XAR4[0],AR6         ; [CPU_ALU] |121| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 122,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 122 | HWREGH(base + DMA_O_DST_TRANSFER_STEP) = destStep;                     
;----------------------------------------------------------------------
        MOVZ      AR6,*-SP[4]           ; [CPU_ALU] |122| 
        MOVB      ACC,#9                ; [CPU_ALU] |122| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |122| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |122| 
        MOV       *+XAR4[0],AR6         ; [CPU_ALU] |122| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 124,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 124 | EDIS;                                                                  
;----------------------------------------------------------------------
        EDIS      ; [CPU_ALU] |124| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 125,column 1,is_stmt,isa 0
        SUBB      SP,#4                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -2
$C$DW$26	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$26, DW_AT_low_pc(0x00)
	.dwattr $C$DW$26, DW_AT_TI_return

        LRETR     ; [CPU_ALU] 
        ; return occurs ; [] 
	.dwattr $C$DW$18, DW_AT_TI_end_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$18, DW_AT_TI_end_line(0x7d)
	.dwattr $C$DW$18, DW_AT_TI_end_column(0x01)
	.dwendentry
	.dwendtag $C$DW$18

	.sect	".text"
	.clink
	.global	_DMA_configWrap

$C$DW$27	.dwtag  DW_TAG_subprogram
	.dwattr $C$DW$27, DW_AT_name("DMA_configWrap")
	.dwattr $C$DW$27, DW_AT_low_pc(_DMA_configWrap)
	.dwattr $C$DW$27, DW_AT_high_pc(0x00)
	.dwattr $C$DW$27, DW_AT_TI_symbol_name("_DMA_configWrap")
	.dwattr $C$DW$27, DW_AT_external
	.dwattr $C$DW$27, DW_AT_TI_begin_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$27, DW_AT_TI_begin_line(0x84)
	.dwattr $C$DW$27, DW_AT_TI_begin_column(0x06)
	.dwattr $C$DW$27, DW_AT_TI_max_frame_size(-6)
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 134,column 1,is_stmt,address _DMA_configWrap,isa 0

	.dwfde $C$DW$CIE, _DMA_configWrap
$C$DW$28	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$28, DW_AT_name("base")
	.dwattr $C$DW$28, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$28, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$28, DW_AT_location[DW_OP_reg0]

$C$DW$29	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$29, DW_AT_name("srcWrapSize")
	.dwattr $C$DW$29, DW_AT_TI_symbol_name("_srcWrapSize")
	.dwattr $C$DW$29, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$29, DW_AT_location[DW_OP_breg20 -8]

$C$DW$30	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$30, DW_AT_name("srcStep")
	.dwattr $C$DW$30, DW_AT_TI_symbol_name("_srcStep")
	.dwattr $C$DW$30, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$30, DW_AT_location[DW_OP_reg12]

$C$DW$31	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$31, DW_AT_name("destWrapSize")
	.dwattr $C$DW$31, DW_AT_TI_symbol_name("_destWrapSize")
	.dwattr $C$DW$31, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$31, DW_AT_location[DW_OP_breg20 -10]

$C$DW$32	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$32, DW_AT_name("destStep")
	.dwattr $C$DW$32, DW_AT_TI_symbol_name("_destStep")
	.dwattr $C$DW$32, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$32, DW_AT_location[DW_OP_reg14]

;----------------------------------------------------------------------
; 132 | void DMA_configWrap(uint32_t base, uint32_t srcWrapSize, int16_t srcSte
;     | p,                                                                     
; 133 | uint32_t destWrapSize, int16_t destStep)                               
;----------------------------------------------------------------------

;***************************************************************
;* FNAME: _DMA_configWrap               FR SIZE:   4           *
;*                                                             *
;* FUNCTION ENVIRONMENT                                        *
;*                                                             *
;* FUNCTION PROPERTIES                                         *
;*                            0 Parameter,  4 Auto,  0 SOE     *
;***************************************************************

_DMA_configWrap:
	.dwcfi	cfa_offset, -2
	.dwcfi	save_reg_to_mem, 26, 0
        ADDB      SP,#4                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -6
$C$DW$33	.dwtag  DW_TAG_variable
	.dwattr $C$DW$33, DW_AT_name("base")
	.dwattr $C$DW$33, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$33, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$33, DW_AT_location[DW_OP_breg20 -2]

$C$DW$34	.dwtag  DW_TAG_variable
	.dwattr $C$DW$34, DW_AT_name("srcStep")
	.dwattr $C$DW$34, DW_AT_TI_symbol_name("_srcStep")
	.dwattr $C$DW$34, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$34, DW_AT_location[DW_OP_breg20 -3]

$C$DW$35	.dwtag  DW_TAG_variable
	.dwattr $C$DW$35, DW_AT_name("destStep")
	.dwattr $C$DW$35, DW_AT_TI_symbol_name("_destStep")
	.dwattr $C$DW$35, DW_AT_type(*$C$DW$T$29)
	.dwattr $C$DW$35, DW_AT_location[DW_OP_breg20 -4]

;----------------------------------------------------------------------
; 135 | //                                                                     
; 136 | // Check the arguments.                                                
; 137 | //                                                                     
; 138 | ASSERT(DMA_isBaseValid(base));                                         
; 139 | ASSERT((srcWrapSize <= 0x10000) || (destWrapSize <= 0x10000));         
;----------------------------------------------------------------------
        MOV       *-SP[4],AR5           ; [CPU_ALU] |134| 
        MOV       *-SP[3],AR4           ; [CPU_ALU] |134| 
        MOVL      *-SP[2],ACC           ; [CPU_ALU] |134| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 141,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 141 | EALLOW;                                                                
; 143 | //                                                                     
; 144 | // Set up WRAP registers.                                              
; 145 | //                                                                     
;----------------------------------------------------------------------
        EALLOW    ; [CPU_ALU] |141| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 146,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 146 | HWREGH(base + DMA_O_SRC_WRAP_SIZE) = (uint16_t)(srcWrapSize - 1U);     
;----------------------------------------------------------------------
        MOVZ      AR5,*-SP[8]           ; [CPU_ALU] |146| 
        MOVB      ACC,#10               ; [CPU_ALU] |146| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |146| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |146| 
        SUBB      XAR5,#1               ; [CPU_ARAU] |146| 
        MOV       *+XAR4[0],AR5         ; [CPU_ALU] |146| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 147,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 147 | HWREGH(base + DMA_O_SRC_WRAP_STEP) = srcStep;                          
;----------------------------------------------------------------------
        MOVZ      AR6,*-SP[3]           ; [CPU_ALU] |147| 
        MOVB      ACC,#12               ; [CPU_ALU] |147| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |147| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |147| 
        MOV       *+XAR4[0],AR6         ; [CPU_ALU] |147| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 149,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 149 | HWREGH(base + DMA_O_DST_WRAP_SIZE) = (uint16_t)(destWrapSize - 1U);    
;----------------------------------------------------------------------
        MOVZ      AR5,*-SP[10]          ; [CPU_ALU] |149| 
        MOVB      ACC,#13               ; [CPU_ALU] |149| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |149| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |149| 
        SUBB      XAR5,#1               ; [CPU_ARAU] |149| 
        MOV       *+XAR4[0],AR5         ; [CPU_ALU] |149| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 150,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 150 | HWREGH(base + DMA_O_DST_WRAP_STEP) = destStep;                         
;----------------------------------------------------------------------
        MOVZ      AR6,*-SP[4]           ; [CPU_ALU] |150| 
        MOVB      ACC,#15               ; [CPU_ALU] |150| 
        ADDL      ACC,*-SP[2]           ; [CPU_ALU] |150| 
        MOVL      XAR4,ACC              ; [CPU_ALU] |150| 
        MOV       *+XAR4[0],AR6         ; [CPU_ALU] |150| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 152,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 152 | EDIS;                                                                  
;----------------------------------------------------------------------
        EDIS      ; [CPU_ALU] |152| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 153,column 1,is_stmt,isa 0
        SUBB      SP,#4                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -2
$C$DW$36	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$36, DW_AT_low_pc(0x00)
	.dwattr $C$DW$36, DW_AT_TI_return

        LRETR     ; [CPU_ALU] 
        ; return occurs ; [] 
	.dwattr $C$DW$27, DW_AT_TI_end_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$27, DW_AT_TI_end_line(0x99)
	.dwattr $C$DW$27, DW_AT_TI_end_column(0x01)
	.dwendentry
	.dwendtag $C$DW$27

	.sect	".text"
	.clink
	.global	_DMA_configMode

$C$DW$37	.dwtag  DW_TAG_subprogram
	.dwattr $C$DW$37, DW_AT_name("DMA_configMode")
	.dwattr $C$DW$37, DW_AT_low_pc(_DMA_configMode)
	.dwattr $C$DW$37, DW_AT_high_pc(0x00)
	.dwattr $C$DW$37, DW_AT_TI_symbol_name("_DMA_configMode")
	.dwattr $C$DW$37, DW_AT_external
	.dwattr $C$DW$37, DW_AT_TI_begin_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$37, DW_AT_TI_begin_line(0xa0)
	.dwattr $C$DW$37, DW_AT_TI_begin_column(0x06)
	.dwattr $C$DW$37, DW_AT_TI_max_frame_size(-6)
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 161,column 1,is_stmt,address _DMA_configMode,isa 0

	.dwfde $C$DW$CIE, _DMA_configMode
$C$DW$38	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$38, DW_AT_name("base")
	.dwattr $C$DW$38, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$38, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$38, DW_AT_location[DW_OP_reg0]

$C$DW$39	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$39, DW_AT_name("trigger")
	.dwattr $C$DW$39, DW_AT_TI_symbol_name("_trigger")
	.dwattr $C$DW$39, DW_AT_type(*$C$DW$T$20)
	.dwattr $C$DW$39, DW_AT_location[DW_OP_reg12]

$C$DW$40	.dwtag  DW_TAG_formal_parameter
	.dwattr $C$DW$40, DW_AT_name("config")
	.dwattr $C$DW$40, DW_AT_TI_symbol_name("_config")
	.dwattr $C$DW$40, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$40, DW_AT_location[DW_OP_breg20 -8]

;----------------------------------------------------------------------
; 160 | void DMA_configMode(uint32_t base, DMA_Trigger trigger, uint32_t config
;     | )                                                                      
;----------------------------------------------------------------------

;***************************************************************
;* FNAME: _DMA_configMode               FR SIZE:   4           *
;*                                                             *
;* FUNCTION ENVIRONMENT                                        *
;*                                                             *
;* FUNCTION PROPERTIES                                         *
;*                            0 Parameter,  3 Auto,  0 SOE     *
;***************************************************************

_DMA_configMode:
	.dwcfi	cfa_offset, -2
	.dwcfi	save_reg_to_mem, 26, 0
        ADDB      SP,#4                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -6
$C$DW$41	.dwtag  DW_TAG_variable
	.dwattr $C$DW$41, DW_AT_name("base")
	.dwattr $C$DW$41, DW_AT_TI_symbol_name("_base")
	.dwattr $C$DW$41, DW_AT_type(*$C$DW$T$24)
	.dwattr $C$DW$41, DW_AT_location[DW_OP_breg20 -2]

$C$DW$42	.dwtag  DW_TAG_variable
	.dwattr $C$DW$42, DW_AT_name("trigger")
	.dwattr $C$DW$42, DW_AT_TI_symbol_name("_trigger")
	.dwattr $C$DW$42, DW_AT_type(*$C$DW$T$20)
	.dwattr $C$DW$42, DW_AT_location[DW_OP_breg20 -3]

;----------------------------------------------------------------------
; 162 | //                                                                     
; 163 | // Check the arguments.                                                
; 164 | //                                                                     
; 165 | ASSERT(DMA_isBaseValid(base));                                         
;----------------------------------------------------------------------
        MOV       *-SP[3],AR4           ; [CPU_ALU] |161| 
        MOVL      *-SP[2],ACC           ; [CPU_ALU] |161| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 167,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 167 | EALLOW;                                                                
; 169 | //                                                                     
; 170 | // Set up trigger selection in the CMA/CLA trigger source selection    
; 171 | // registers. These are considered part of system control.             
; 172 | //                                                                     
;----------------------------------------------------------------------
        EALLOW    ; [CPU_ALU] |167| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 173,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 173 | switch(base)                                                           
; 175 |     case DMA_CH1_BASE:                                                 
; 176 |         //                                                             
; 177 |         // Channel 1                                                   
; 178 |         //                                                             
;----------------------------------------------------------------------
        B         $C$L7,UNC             ; [CPU_ALU] |173| 
        ; branch occurs ; [] |173| 
$C$L1:    
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 179,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 179 | HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) =                     
; 180 |     (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) &                
; 181 |      ~((uint32_t)SYSCTL_DMACHSRCSEL1_CH1_M)) |                         
; 182 |     ((uint32_t)trigger << SYSCTL_DMACHSRCSEL1_CH1_S);                  
; 184 | //                                                                     
; 185 | // Set peripheral interrupt select bits to the channel number.         
; 186 | //                                                                     
;----------------------------------------------------------------------
        MOVL      XAR4,#31126           ; [CPU_ARAU] |179| 
        MOVL      ACC,*+XAR4[0]         ; [CPU_ALU] |179| 
        AND       AL,#65280             ; [CPU_ALU] |179| 
        OR        ACC,*-SP[3]           ; [CPU_ALU] |179| 
        MOVL      *+XAR4[0],ACC         ; [CPU_ALU] |179| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 187,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 187 | HWREGH(DMA_CH1_BASE + DMA_O_MODE) =                                    
; 188 |    (HWREGH(DMA_CH1_BASE + DMA_O_MODE) & ~DMA_MODE_PERINTSEL_M) | 1U;   
;----------------------------------------------------------------------
        MOV       AL,*(0:0x1020)        ; [CPU_ALU] |187| 
        AND       AL,AL,#0xffe0         ; [CPU_ALU] |187| 
        ORB       AL,#0x01              ; [CPU_ALU] |187| 
        MOV       *(0:0x1020),AL        ; [CPU_ALU] |187| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 189,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 189 | break;                                                                 
; 191 | case DMA_CH2_BASE:                                                     
; 192 | //                                                                     
; 193 | // Channel 2                                                           
; 194 | //                                                                     
;----------------------------------------------------------------------
        B         $C$L9,UNC             ; [CPU_ALU] |189| 
        ; branch occurs ; [] |189| 
$C$L2:    
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 195,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 195 | HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) =                     
; 196 |     (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) &                
; 197 |      ~((uint32_t)SYSCTL_DMACHSRCSEL1_CH2_M)) |                         
; 198 |     ((uint32_t)trigger << SYSCTL_DMACHSRCSEL1_CH2_S);                  
; 200 | //                                                                     
; 201 | // Set peripheral interrupt select bits to the channel number.         
; 202 | //                                                                     
;----------------------------------------------------------------------
        CLRC      SXM                   ; [CPU_ALU] 
        MOVL      XAR4,#31126           ; [CPU_ARAU] |195| 
        MOV       ACC,*-SP[3] << 8      ; [CPU_ALU] |195| 
        MOVL      P,*+XAR4[0]           ; [CPU_ALU] |195| 
        AND       PL,#255               ; [CPU_ALU] |195| 
        OR        AH,PH                 ; [CPU_ALU] |195| 
        OR        AL,PL                 ; [CPU_ALU] |195| 
        MOVL      *+XAR4[0],ACC         ; [CPU_ALU] |195| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 203,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 203 | HWREGH(DMA_CH2_BASE + DMA_O_MODE) =                                    
; 204 |    (HWREGH(DMA_CH2_BASE + DMA_O_MODE) & ~DMA_MODE_PERINTSEL_M) | 2U;   
;----------------------------------------------------------------------
        MOV       AL,*(0:0x1040)        ; [CPU_ALU] |203| 
        AND       AL,AL,#0xffe0         ; [CPU_ALU] |203| 
        ORB       AL,#0x02              ; [CPU_ALU] |203| 
        MOV       *(0:0x1040),AL        ; [CPU_ALU] |203| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 205,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 205 | break;                                                                 
; 207 | case DMA_CH3_BASE:                                                     
; 208 | //                                                                     
; 209 | // Channel 3                                                           
; 210 | //                                                                     
;----------------------------------------------------------------------
        B         $C$L9,UNC             ; [CPU_ALU] |205| 
        ; branch occurs ; [] |205| 
$C$L3:    
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 211,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 211 | HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) =                     
; 212 |     (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) &                
; 213 |      ~((uint32_t)SYSCTL_DMACHSRCSEL1_CH3_M)) |                         
; 214 |     ((uint32_t)trigger << SYSCTL_DMACHSRCSEL1_CH3_S);                  
; 216 | //                                                                     
; 217 | // Set peripheral interrupt select bits to the channel number.         
; 218 | //                                                                     
;----------------------------------------------------------------------
        CLRC      SXM                   ; [CPU_ALU] 
        MOVL      XAR4,#31126           ; [CPU_ARAU] |211| 
        MOV       ACC,*-SP[3] << 16     ; [CPU_ALU] |211| 
        MOVL      P,*+XAR4[0]           ; [CPU_ALU] |211| 
        AND       PH,#65280             ; [CPU_ALU] |211| 
        OR        AL,PL                 ; [CPU_ALU] |211| 
        OR        AH,PH                 ; [CPU_ALU] |211| 
        MOVL      *+XAR4[0],ACC         ; [CPU_ALU] |211| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 219,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 219 | HWREGH(DMA_CH3_BASE + DMA_O_MODE) =                                    
; 220 |    (HWREGH(DMA_CH3_BASE + DMA_O_MODE) & ~DMA_MODE_PERINTSEL_M) | 3U;   
;----------------------------------------------------------------------
        MOV       AL,*(0:0x1060)        ; [CPU_ALU] |219| 
        AND       AL,AL,#0xffe0         ; [CPU_ALU] |219| 
        ORB       AL,#0x03              ; [CPU_ALU] |219| 
        MOV       *(0:0x1060),AL        ; [CPU_ALU] |219| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 221,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 221 | break;                                                                 
; 223 | case DMA_CH4_BASE:                                                     
; 224 | //                                                                     
; 225 | // Channel 4                                                           
; 226 | //                                                                     
;----------------------------------------------------------------------
        B         $C$L9,UNC             ; [CPU_ALU] |221| 
        ; branch occurs ; [] |221| 
$C$L4:    
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 227,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 227 | HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) =                     
; 228 |     (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL1) &                
; 229 |      ~((uint32_t)SYSCTL_DMACHSRCSEL1_CH4_M)) |                         
; 230 |     ((uint32_t)trigger << SYSCTL_DMACHSRCSEL1_CH4_S);                  
; 232 | //                                                                     
; 233 | // Set peripheral interrupt select bits to the channel number.         
; 234 | //                                                                     
;----------------------------------------------------------------------
        MOVL      XAR4,#31126           ; [CPU_ARAU] |227| 
        MOVU      ACC,*-SP[3]           ; [CPU_ALU] |227| 
        MOV       T,#24                 ; [CPU_ALU] |227| 
        MOVL      P,*+XAR4[0]           ; [CPU_ALU] |227| 
        AND       PH,#255               ; [CPU_ALU] |227| 
        LSLL      ACC,T                 ; [CPU_ALU] |227| 
        OR        AL,PL                 ; [CPU_ALU] |227| 
        OR        AH,PH                 ; [CPU_ALU] |227| 
        MOVL      *+XAR4[0],ACC         ; [CPU_ALU] |227| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 235,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 235 | HWREGH(DMA_CH4_BASE + DMA_O_MODE) =                                    
; 236 |    (HWREGH(DMA_CH4_BASE + DMA_O_MODE) & ~DMA_MODE_PERINTSEL_M) | 4U;   
;----------------------------------------------------------------------
        MOV       AL,*(0:0x1080)        ; [CPU_ALU] |235| 
        AND       AL,AL,#0xffe0         ; [CPU_ALU] |235| 
        ORB       AL,#0x04              ; [CPU_ALU] |235| 
        MOV       *(0:0x1080),AL        ; [CPU_ALU] |235| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 237,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 237 | break;                                                                 
; 239 | case DMA_CH5_BASE:                                                     
; 240 | //                                                                     
; 241 | // Channel 5                                                           
; 242 | //                                                                     
;----------------------------------------------------------------------
        B         $C$L9,UNC             ; [CPU_ALU] |237| 
        ; branch occurs ; [] |237| 
$C$L5:    
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 243,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 243 | HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL2) =                     
; 244 |     (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL2) &                
; 245 |      ~((uint32_t)SYSCTL_DMACHSRCSEL2_CH5_M)) |                         
; 246 |     ((uint32_t)trigger << SYSCTL_DMACHSRCSEL2_CH5_S);                  
; 248 | //                                                                     
; 249 | // Set peripheral interrupt select bits to the channel number.         
; 250 | //                                                                     
;----------------------------------------------------------------------
        MOVL      XAR4,#31128           ; [CPU_ARAU] |243| 
        MOVL      ACC,*+XAR4[0]         ; [CPU_ALU] |243| 
        AND       AL,#65280             ; [CPU_ALU] |243| 
        OR        ACC,*-SP[3]           ; [CPU_ALU] |243| 
        MOVL      *+XAR4[0],ACC         ; [CPU_ALU] |243| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 251,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 251 | HWREGH(DMA_CH5_BASE + DMA_O_MODE) =                                    
; 252 |    (HWREGH(DMA_CH5_BASE + DMA_O_MODE) & ~DMA_MODE_PERINTSEL_M) | 5U;   
;----------------------------------------------------------------------
        MOV       AL,*(0:0x10a0)        ; [CPU_ALU] |251| 
        AND       AL,AL,#0xffe0         ; [CPU_ALU] |251| 
        ORB       AL,#0x05              ; [CPU_ALU] |251| 
        MOV       *(0:0x10a0),AL        ; [CPU_ALU] |251| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 253,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 253 | break;                                                                 
; 255 | case DMA_CH6_BASE:                                                     
; 256 | //                                                                     
; 257 | // Channel 6                                                           
; 258 | //                                                                     
;----------------------------------------------------------------------
        B         $C$L9,UNC             ; [CPU_ALU] |253| 
        ; branch occurs ; [] |253| 
$C$L6:    
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 259,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 259 | HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL2) =                     
; 260 |     (HWREG(DMACLASRCSEL_BASE + SYSCTL_O_DMACHSRCSEL2) &                
; 261 |      ~((uint32_t)SYSCTL_DMACHSRCSEL2_CH6_M)) |                         
; 262 |     ((uint32_t)trigger << SYSCTL_DMACHSRCSEL2_CH6_S);                  
; 264 | //                                                                     
; 265 | // Set peripheral interrupt select bits to the channel number.         
; 266 | //                                                                     
;----------------------------------------------------------------------
        CLRC      SXM                   ; [CPU_ALU] 
        MOVL      XAR4,#31128           ; [CPU_ARAU] |259| 
        MOV       ACC,*-SP[3] << 8      ; [CPU_ALU] |259| 
        MOVL      P,*+XAR4[0]           ; [CPU_ALU] |259| 
        AND       PL,#255               ; [CPU_ALU] |259| 
        OR        AH,PH                 ; [CPU_ALU] |259| 
        OR        AL,PL                 ; [CPU_ALU] |259| 
        MOVL      *+XAR4[0],ACC         ; [CPU_ALU] |259| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 267,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 267 | HWREGH(DMA_CH6_BASE + DMA_O_MODE) =                                    
; 268 |    (HWREGH(DMA_CH6_BASE + DMA_O_MODE) & ~DMA_MODE_PERINTSEL_M) | 6U;   
;----------------------------------------------------------------------
        MOV       AL,*(0:0x10c0)        ; [CPU_ALU] |267| 
        AND       AL,AL,#0xffe0         ; [CPU_ALU] |267| 
        ORB       AL,#0x06              ; [CPU_ALU] |267| 
        MOV       *(0:0x10c0),AL        ; [CPU_ALU] |267| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 269,column 13,is_stmt,isa 0
;----------------------------------------------------------------------
; 269 | break;                                                                 
; 271 | default:                                                               
; 272 | //                                                                     
; 273 | // Invalid base.                                                       
; 274 | //                                                                     
; 275 | break;                                                                 
; 278 | //                                                                     
; 279 | // Write the configuration to the mode register.                       
; 280 | //                                                                     
;----------------------------------------------------------------------
        B         $C$L9,UNC             ; [CPU_ALU] |269| 
        ; branch occurs ; [] |269| 
$C$L7:    
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 173,column 5,is_stmt,isa 0
        MOVL      XAR6,*-SP[2]          ; [CPU_ALU] |173| 
        MOVL      XAR4,#4224            ; [CPU_ARAU] |173| 
        MOVL      ACC,XAR4              ; [CPU_ALU] |173| 
        CMPL      ACC,XAR6              ; [CPU_ALU] |173| 
        B         $C$L8,LT              ; [CPU_ALU] |173| 
        ; branchcc occurs ; [] |173| 
        CMPL      ACC,XAR6              ; [CPU_ALU] |173| 
        B         $C$L4,EQ              ; [CPU_ALU] |173| 
        ; branchcc occurs ; [] |173| 
        MOVL      XAR4,#4128            ; [CPU_ARAU] |173| 
        MOVL      ACC,XAR4              ; [CPU_ALU] |173| 
        CMPL      ACC,XAR6              ; [CPU_ALU] |173| 
        B         $C$L1,EQ              ; [CPU_ALU] |173| 
        ; branchcc occurs ; [] |173| 
        MOVL      XAR4,#4160            ; [CPU_ARAU] |173| 
        MOVL      ACC,XAR4              ; [CPU_ALU] |173| 
        CMPL      ACC,XAR6              ; [CPU_ALU] |173| 
        B         $C$L2,EQ              ; [CPU_ALU] |173| 
        ; branchcc occurs ; [] |173| 
        MOVL      XAR4,#4192            ; [CPU_ARAU] |173| 
        MOVL      ACC,XAR4              ; [CPU_ALU] |173| 
        CMPL      ACC,XAR6              ; [CPU_ALU] |173| 
        B         $C$L3,EQ              ; [CPU_ALU] |173| 
        ; branchcc occurs ; [] |173| 
        B         $C$L9,UNC             ; [CPU_ALU] |173| 
        ; branch occurs ; [] |173| 
$C$L8:    
        MOVL      XAR4,#4256            ; [CPU_ARAU] |173| 
        MOVL      ACC,XAR4              ; [CPU_ALU] |173| 
        CMPL      ACC,XAR6              ; [CPU_ALU] |173| 
        B         $C$L5,EQ              ; [CPU_ALU] |173| 
        ; branchcc occurs ; [] |173| 
        MOVL      XAR4,#4288            ; [CPU_ARAU] |173| 
        MOVL      ACC,XAR4              ; [CPU_ALU] |173| 
        CMPL      ACC,XAR6              ; [CPU_ALU] |173| 
        B         $C$L6,EQ              ; [CPU_ALU] |173| 
        ; branchcc occurs ; [] |173| 
$C$L9:    
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 281,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 281 | HWREGH(base + DMA_O_MODE) &= ~(DMA_MODE_DATASIZE | DMA_MODE_CONTINUOUS
;     | |                                                                      
; 282 |                                DMA_MODE_ONESHOT);                      
;----------------------------------------------------------------------
        MOVL      XAR4,*-SP[2]          ; [CPU_ALU] |281| 
        AND       *+XAR4[0],#0xb3ff     ; [CPU_ALU] |281| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 283,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 283 | HWREGH(base + DMA_O_MODE) |= config;                                   
;----------------------------------------------------------------------
        MOVL      XAR4,*-SP[2]          ; [CPU_ALU] |283| 
        MOV       AL,*-SP[8]            ; [CPU_ALU] |283| 
        OR        *+XAR4[0],AL          ; [CPU_ALU] |283| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 285,column 5,is_stmt,isa 0
;----------------------------------------------------------------------
; 285 | EDIS;                                                                  
;----------------------------------------------------------------------
        EDIS      ; [CPU_ALU] |285| 
	.dwpsn	file "C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c",line 286,column 1,is_stmt,isa 0
        SUBB      SP,#4                 ; [CPU_ARAU] 
	.dwcfi	cfa_offset, -2
$C$DW$43	.dwtag  DW_TAG_TI_branch
	.dwattr $C$DW$43, DW_AT_low_pc(0x00)
	.dwattr $C$DW$43, DW_AT_TI_return

        LRETR     ; [CPU_ALU] 
        ; return occurs ; [] 
	.dwattr $C$DW$37, DW_AT_TI_end_file("C:/ti/c2000/C2000Ware_3_04_00_00/driverlib/f28004x/driverlib/dma.c")
	.dwattr $C$DW$37, DW_AT_TI_end_line(0x11e)
	.dwattr $C$DW$37, DW_AT_TI_end_column(0x01)
	.dwendentry
	.dwendtag $C$DW$37


;***************************************************************
;* TYPE INFORMATION                                            *
;***************************************************************

$C$DW$T$19	.dwtag  DW_TAG_enumeration_type
	.dwattr $C$DW$T$19, DW_AT_byte_size(0x01)
$C$DW$44	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$44, DW_AT_name("DMA_TRIGGER_SOFTWARE")
	.dwattr $C$DW$44, DW_AT_const_value(0x00)

$C$DW$45	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$45, DW_AT_name("DMA_TRIGGER_ADCA1")
	.dwattr $C$DW$45, DW_AT_const_value(0x01)

$C$DW$46	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$46, DW_AT_name("DMA_TRIGGER_ADCA2")
	.dwattr $C$DW$46, DW_AT_const_value(0x02)

$C$DW$47	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$47, DW_AT_name("DMA_TRIGGER_ADCA3")
	.dwattr $C$DW$47, DW_AT_const_value(0x03)

$C$DW$48	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$48, DW_AT_name("DMA_TRIGGER_ADCA4")
	.dwattr $C$DW$48, DW_AT_const_value(0x04)

$C$DW$49	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$49, DW_AT_name("DMA_TRIGGER_ADCAEVT")
	.dwattr $C$DW$49, DW_AT_const_value(0x05)

$C$DW$50	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$50, DW_AT_name("DMA_TRIGGER_ADCB1")
	.dwattr $C$DW$50, DW_AT_const_value(0x06)

$C$DW$51	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$51, DW_AT_name("DMA_TRIGGER_ADCB2")
	.dwattr $C$DW$51, DW_AT_const_value(0x07)

$C$DW$52	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$52, DW_AT_name("DMA_TRIGGER_ADCB3")
	.dwattr $C$DW$52, DW_AT_const_value(0x08)

$C$DW$53	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$53, DW_AT_name("DMA_TRIGGER_ADCB4")
	.dwattr $C$DW$53, DW_AT_const_value(0x09)

$C$DW$54	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$54, DW_AT_name("DMA_TRIGGER_ADCBEVT")
	.dwattr $C$DW$54, DW_AT_const_value(0x0a)

$C$DW$55	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$55, DW_AT_name("DMA_TRIGGER_ADCC1")
	.dwattr $C$DW$55, DW_AT_const_value(0x0b)

$C$DW$56	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$56, DW_AT_name("DMA_TRIGGER_ADCC2")
	.dwattr $C$DW$56, DW_AT_const_value(0x0c)

$C$DW$57	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$57, DW_AT_name("DMA_TRIGGER_ADCC3")
	.dwattr $C$DW$57, DW_AT_const_value(0x0d)

$C$DW$58	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$58, DW_AT_name("DMA_TRIGGER_ADCC4")
	.dwattr $C$DW$58, DW_AT_const_value(0x0e)

$C$DW$59	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$59, DW_AT_name("DMA_TRIGGER_ADCCEVT")
	.dwattr $C$DW$59, DW_AT_const_value(0x0f)

$C$DW$60	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$60, DW_AT_name("DMA_TRIGGER_XINT1")
	.dwattr $C$DW$60, DW_AT_const_value(0x1d)

$C$DW$61	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$61, DW_AT_name("DMA_TRIGGER_XINT2")
	.dwattr $C$DW$61, DW_AT_const_value(0x1e)

$C$DW$62	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$62, DW_AT_name("DMA_TRIGGER_XINT3")
	.dwattr $C$DW$62, DW_AT_const_value(0x1f)

$C$DW$63	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$63, DW_AT_name("DMA_TRIGGER_XINT4")
	.dwattr $C$DW$63, DW_AT_const_value(0x20)

$C$DW$64	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$64, DW_AT_name("DMA_TRIGGER_XINT5")
	.dwattr $C$DW$64, DW_AT_const_value(0x21)

$C$DW$65	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$65, DW_AT_name("DMA_TRIGGER_EPWM1SOCA")
	.dwattr $C$DW$65, DW_AT_const_value(0x24)

$C$DW$66	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$66, DW_AT_name("DMA_TRIGGER_EPWM1SOCB")
	.dwattr $C$DW$66, DW_AT_const_value(0x25)

$C$DW$67	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$67, DW_AT_name("DMA_TRIGGER_EPWM2SOCA")
	.dwattr $C$DW$67, DW_AT_const_value(0x26)

$C$DW$68	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$68, DW_AT_name("DMA_TRIGGER_EPWM2SOCB")
	.dwattr $C$DW$68, DW_AT_const_value(0x27)

$C$DW$69	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$69, DW_AT_name("DMA_TRIGGER_EPWM3SOCA")
	.dwattr $C$DW$69, DW_AT_const_value(0x28)

$C$DW$70	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$70, DW_AT_name("DMA_TRIGGER_EPWM3SOCB")
	.dwattr $C$DW$70, DW_AT_const_value(0x29)

$C$DW$71	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$71, DW_AT_name("DMA_TRIGGER_EPWM4SOCA")
	.dwattr $C$DW$71, DW_AT_const_value(0x2a)

$C$DW$72	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$72, DW_AT_name("DMA_TRIGGER_EPWM4SOCB")
	.dwattr $C$DW$72, DW_AT_const_value(0x2b)

$C$DW$73	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$73, DW_AT_name("DMA_TRIGGER_EPWM5SOCA")
	.dwattr $C$DW$73, DW_AT_const_value(0x2c)

$C$DW$74	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$74, DW_AT_name("DMA_TRIGGER_EPWM5SOCB")
	.dwattr $C$DW$74, DW_AT_const_value(0x2d)

$C$DW$75	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$75, DW_AT_name("DMA_TRIGGER_EPWM6SOCA")
	.dwattr $C$DW$75, DW_AT_const_value(0x2e)

$C$DW$76	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$76, DW_AT_name("DMA_TRIGGER_EPWM6SOCB")
	.dwattr $C$DW$76, DW_AT_const_value(0x2f)

$C$DW$77	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$77, DW_AT_name("DMA_TRIGGER_EPWM7SOCA")
	.dwattr $C$DW$77, DW_AT_const_value(0x30)

$C$DW$78	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$78, DW_AT_name("DMA_TRIGGER_EPWM7SOCB")
	.dwattr $C$DW$78, DW_AT_const_value(0x31)

$C$DW$79	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$79, DW_AT_name("DMA_TRIGGER_EPWM8SOCA")
	.dwattr $C$DW$79, DW_AT_const_value(0x32)

$C$DW$80	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$80, DW_AT_name("DMA_TRIGGER_EPWM8SOCB")
	.dwattr $C$DW$80, DW_AT_const_value(0x33)

$C$DW$81	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$81, DW_AT_name("DMA_TRIGGER_TINT0")
	.dwattr $C$DW$81, DW_AT_const_value(0x44)

$C$DW$82	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$82, DW_AT_name("DMA_TRIGGER_TINT1")
	.dwattr $C$DW$82, DW_AT_const_value(0x45)

$C$DW$83	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$83, DW_AT_name("DMA_TRIGGER_TINT2")
	.dwattr $C$DW$83, DW_AT_const_value(0x46)

$C$DW$84	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$84, DW_AT_name("DMA_TRIGGER_ECAP1")
	.dwattr $C$DW$84, DW_AT_const_value(0x4b)

$C$DW$85	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$85, DW_AT_name("DMA_TRIGGER_ECAP2")
	.dwattr $C$DW$85, DW_AT_const_value(0x4c)

$C$DW$86	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$86, DW_AT_name("DMA_TRIGGER_ECAP3")
	.dwattr $C$DW$86, DW_AT_const_value(0x4d)

$C$DW$87	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$87, DW_AT_name("DMA_TRIGGER_ECAP4")
	.dwattr $C$DW$87, DW_AT_const_value(0x4e)

$C$DW$88	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$88, DW_AT_name("DMA_TRIGGER_ECAP5")
	.dwattr $C$DW$88, DW_AT_const_value(0x4f)

$C$DW$89	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$89, DW_AT_name("DMA_TRIGGER_ECAP6")
	.dwattr $C$DW$89, DW_AT_const_value(0x50)

$C$DW$90	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$90, DW_AT_name("DMA_TRIGGER_ECAP7")
	.dwattr $C$DW$90, DW_AT_const_value(0x51)

$C$DW$91	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$91, DW_AT_name("DMA_TRIGGER_SDFM1FLT1")
	.dwattr $C$DW$91, DW_AT_const_value(0x60)

$C$DW$92	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$92, DW_AT_name("DMA_TRIGGER_SDFM1FLT2")
	.dwattr $C$DW$92, DW_AT_const_value(0x61)

$C$DW$93	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$93, DW_AT_name("DMA_TRIGGER_SDFM1FLT3")
	.dwattr $C$DW$93, DW_AT_const_value(0x62)

$C$DW$94	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$94, DW_AT_name("DMA_TRIGGER_SDFM1FLT4")
	.dwattr $C$DW$94, DW_AT_const_value(0x63)

$C$DW$95	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$95, DW_AT_name("DMA_TRIGGER_SPIATX")
	.dwattr $C$DW$95, DW_AT_const_value(0x6d)

$C$DW$96	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$96, DW_AT_name("DMA_TRIGGER_SPIARX")
	.dwattr $C$DW$96, DW_AT_const_value(0x6e)

$C$DW$97	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$97, DW_AT_name("DMA_TRIGGER_SPIBTX")
	.dwattr $C$DW$97, DW_AT_const_value(0x6f)

$C$DW$98	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$98, DW_AT_name("DMA_TRIGGER_SPIBRX")
	.dwattr $C$DW$98, DW_AT_const_value(0x70)

$C$DW$99	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$99, DW_AT_name("DMA_TRIGGER_LINATX")
	.dwattr $C$DW$99, DW_AT_const_value(0x75)

$C$DW$100	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$100, DW_AT_name("DMA_TRIGGER_LINARX")
	.dwattr $C$DW$100, DW_AT_const_value(0x76)

$C$DW$101	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$101, DW_AT_name("DMA_TRIGGER_FSITXA")
	.dwattr $C$DW$101, DW_AT_const_value(0x7b)

$C$DW$102	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$102, DW_AT_name("DMA_TRIGGER_FSIRXA")
	.dwattr $C$DW$102, DW_AT_const_value(0x7d)

$C$DW$103	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$103, DW_AT_name("DMA_TRIGGER_CLB1INT")
	.dwattr $C$DW$103, DW_AT_const_value(0x7f)

$C$DW$104	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$104, DW_AT_name("DMA_TRIGGER_CLB2INT")
	.dwattr $C$DW$104, DW_AT_const_value(0x80)

$C$DW$105	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$105, DW_AT_name("DMA_TRIGGER_CLB3INT")
	.dwattr $C$DW$105, DW_AT_const_value(0x81)

$C$DW$106	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$106, DW_AT_name("DMA_TRIGGER_CLB4INT")
	.dwattr $C$DW$106, DW_AT_const_value(0x82)

$C$DW$107	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$107, DW_AT_name("DMA_TRIGGER_CANAIF1")
	.dwattr $C$DW$107, DW_AT_const_value(0xa7)

$C$DW$108	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$108, DW_AT_name("DMA_TRIGGER_CANAIF2")
	.dwattr $C$DW$108, DW_AT_const_value(0xa8)

$C$DW$109	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$109, DW_AT_name("DMA_TRIGGER_CANAIF3")
	.dwattr $C$DW$109, DW_AT_const_value(0xa9)

$C$DW$110	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$110, DW_AT_name("DMA_TRIGGER_CANBIF1")
	.dwattr $C$DW$110, DW_AT_const_value(0xaa)

$C$DW$111	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$111, DW_AT_name("DMA_TRIGGER_CANBIF2")
	.dwattr $C$DW$111, DW_AT_const_value(0xab)

$C$DW$112	.dwtag  DW_TAG_enumerator
	.dwattr $C$DW$112, DW_AT_name("DMA_TRIGGER_CANBIF3")
	.dwattr $C$DW$112, DW_AT_const_value(0xac)

	.dwendtag $C$DW$T$19

$C$DW$T$20	.dwtag  DW_TAG_typedef
	.dwattr $C$DW$T$20, DW_AT_name("DMA_Trigger")
	.dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$19)
	.dwattr $C$DW$T$20, DW_AT_language(DW_LANG_C)

$C$DW$T$2	.dwtag  DW_TAG_unspecified_type
	.dwattr $C$DW$T$2, DW_AT_name("void")

$C$DW$113	.dwtag  DW_TAG_TI_far_type
	.dwattr $C$DW$113, DW_AT_type(*$C$DW$T$2)

$C$DW$T$21	.dwtag  DW_TAG_const_type
	.dwattr $C$DW$T$21, DW_AT_type(*$C$DW$113)

$C$DW$T$22	.dwtag  DW_TAG_pointer_type
	.dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$21)
	.dwattr $C$DW$T$22, DW_AT_address_class(0x20)

$C$DW$T$4	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
	.dwattr $C$DW$T$4, DW_AT_name("bool")
	.dwattr $C$DW$T$4, DW_AT_byte_size(0x01)

$C$DW$T$5	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
	.dwattr $C$DW$T$5, DW_AT_name("signed char")
	.dwattr $C$DW$T$5, DW_AT_byte_size(0x01)

$C$DW$T$6	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
	.dwattr $C$DW$T$6, DW_AT_name("unsigned char")
	.dwattr $C$DW$T$6, DW_AT_byte_size(0x01)

$C$DW$T$7	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
	.dwattr $C$DW$T$7, DW_AT_name("wchar_t")
	.dwattr $C$DW$T$7, DW_AT_byte_size(0x01)

$C$DW$T$8	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
	.dwattr $C$DW$T$8, DW_AT_name("short")
	.dwattr $C$DW$T$8, DW_AT_byte_size(0x01)

$C$DW$T$9	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
	.dwattr $C$DW$T$9, DW_AT_name("unsigned short")
	.dwattr $C$DW$T$9, DW_AT_byte_size(0x01)

$C$DW$T$10	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
	.dwattr $C$DW$T$10, DW_AT_name("int")
	.dwattr $C$DW$T$10, DW_AT_byte_size(0x01)

$C$DW$T$28	.dwtag  DW_TAG_typedef
	.dwattr $C$DW$T$28, DW_AT_name("__int16_t")
	.dwattr $C$DW$T$28, DW_AT_type(*$C$DW$T$10)
	.dwattr $C$DW$T$28, DW_AT_language(DW_LANG_C)

$C$DW$T$29	.dwtag  DW_TAG_typedef
	.dwattr $C$DW$T$29, DW_AT_name("int16_t")
	.dwattr $C$DW$T$29, DW_AT_type(*$C$DW$T$28)
	.dwattr $C$DW$T$29, DW_AT_language(DW_LANG_C)

$C$DW$T$11	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
	.dwattr $C$DW$T$11, DW_AT_name("unsigned int")
	.dwattr $C$DW$T$11, DW_AT_byte_size(0x01)

$C$DW$T$26	.dwtag  DW_TAG_typedef
	.dwattr $C$DW$T$26, DW_AT_name("__uint16_t")
	.dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$11)
	.dwattr $C$DW$T$26, DW_AT_language(DW_LANG_C)

$C$DW$T$27	.dwtag  DW_TAG_typedef
	.dwattr $C$DW$T$27, DW_AT_name("uint16_t")
	.dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$26)
	.dwattr $C$DW$T$27, DW_AT_language(DW_LANG_C)

$C$DW$T$12	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
	.dwattr $C$DW$T$12, DW_AT_name("long")
	.dwattr $C$DW$T$12, DW_AT_byte_size(0x02)

$C$DW$T$13	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
	.dwattr $C$DW$T$13, DW_AT_name("unsigned long")
	.dwattr $C$DW$T$13, DW_AT_byte_size(0x02)

$C$DW$T$23	.dwtag  DW_TAG_typedef
	.dwattr $C$DW$T$23, DW_AT_name("__uint32_t")
	.dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$13)
	.dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)

$C$DW$T$24	.dwtag  DW_TAG_typedef
	.dwattr $C$DW$T$24, DW_AT_name("uint32_t")
	.dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$23)
	.dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)

$C$DW$T$14	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
	.dwattr $C$DW$T$14, DW_AT_name("long long")
	.dwattr $C$DW$T$14, DW_AT_byte_size(0x04)

$C$DW$T$15	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
	.dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
	.dwattr $C$DW$T$15, DW_AT_byte_size(0x04)

$C$DW$T$16	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
	.dwattr $C$DW$T$16, DW_AT_name("float")
	.dwattr $C$DW$T$16, DW_AT_byte_size(0x02)

$C$DW$T$17	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
	.dwattr $C$DW$T$17, DW_AT_name("double")
	.dwattr $C$DW$T$17, DW_AT_byte_size(0x02)

$C$DW$T$18	.dwtag  DW_TAG_base_type
	.dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
	.dwattr $C$DW$T$18, DW_AT_name("long double")
	.dwattr $C$DW$T$18, DW_AT_byte_size(0x04)

	.dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)

;***************************************************************
;* DWARF CIE ENTRIES                                           *
;***************************************************************

$C$DW$CIE	.dwcie 26
	.dwcfi	cfa_register, 20
	.dwcfi	cfa_offset, 0
	.dwcfi	same_value, 28
	.dwcfi	same_value, 6
	.dwcfi	same_value, 7
	.dwcfi	same_value, 8
	.dwcfi	same_value, 9
	.dwcfi	same_value, 10
	.dwcfi	same_value, 11
	.dwcfi	same_value, 59
	.dwcfi	same_value, 63
	.dwcfi	same_value, 67
	.dwcfi	same_value, 71
	.dwendentry

;***************************************************************
;* DWARF REGISTER MAP                                          *
;***************************************************************

$C$DW$114	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$114, DW_AT_name("AL")
	.dwattr $C$DW$114, DW_AT_location[DW_OP_reg0]

$C$DW$115	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$115, DW_AT_name("AH")
	.dwattr $C$DW$115, DW_AT_location[DW_OP_reg1]

$C$DW$116	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$116, DW_AT_name("PL")
	.dwattr $C$DW$116, DW_AT_location[DW_OP_reg2]

$C$DW$117	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$117, DW_AT_name("PH")
	.dwattr $C$DW$117, DW_AT_location[DW_OP_reg3]

$C$DW$118	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$118, DW_AT_name("SP")
	.dwattr $C$DW$118, DW_AT_location[DW_OP_reg20]

$C$DW$119	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$119, DW_AT_name("XT")
	.dwattr $C$DW$119, DW_AT_location[DW_OP_reg21]

$C$DW$120	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$120, DW_AT_name("T")
	.dwattr $C$DW$120, DW_AT_location[DW_OP_reg22]

$C$DW$121	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$121, DW_AT_name("ST0")
	.dwattr $C$DW$121, DW_AT_location[DW_OP_reg23]

$C$DW$122	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$122, DW_AT_name("ST1")
	.dwattr $C$DW$122, DW_AT_location[DW_OP_reg24]

$C$DW$123	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$123, DW_AT_name("PC")
	.dwattr $C$DW$123, DW_AT_location[DW_OP_reg25]

$C$DW$124	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$124, DW_AT_name("RPC")
	.dwattr $C$DW$124, DW_AT_location[DW_OP_reg26]

$C$DW$125	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$125, DW_AT_name("FP")
	.dwattr $C$DW$125, DW_AT_location[DW_OP_reg28]

$C$DW$126	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$126, DW_AT_name("DP")
	.dwattr $C$DW$126, DW_AT_location[DW_OP_reg29]

$C$DW$127	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$127, DW_AT_name("SXM")
	.dwattr $C$DW$127, DW_AT_location[DW_OP_reg30]

$C$DW$128	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$128, DW_AT_name("PM")
	.dwattr $C$DW$128, DW_AT_location[DW_OP_reg31]

$C$DW$129	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$129, DW_AT_name("OVM")
	.dwattr $C$DW$129, DW_AT_location[DW_OP_regx 0x20]

$C$DW$130	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$130, DW_AT_name("PAGE0")
	.dwattr $C$DW$130, DW_AT_location[DW_OP_regx 0x21]

$C$DW$131	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$131, DW_AT_name("AMODE")
	.dwattr $C$DW$131, DW_AT_location[DW_OP_regx 0x22]

$C$DW$132	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$132, DW_AT_name("EALLOW")
	.dwattr $C$DW$132, DW_AT_location[DW_OP_regx 0x4e]

$C$DW$133	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$133, DW_AT_name("INTM")
	.dwattr $C$DW$133, DW_AT_location[DW_OP_regx 0x23]

$C$DW$134	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$134, DW_AT_name("IFR")
	.dwattr $C$DW$134, DW_AT_location[DW_OP_regx 0x24]

$C$DW$135	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$135, DW_AT_name("IER")
	.dwattr $C$DW$135, DW_AT_location[DW_OP_regx 0x25]

$C$DW$136	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$136, DW_AT_name("V")
	.dwattr $C$DW$136, DW_AT_location[DW_OP_regx 0x26]

$C$DW$137	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$137, DW_AT_name("PSEUDOH")
	.dwattr $C$DW$137, DW_AT_location[DW_OP_regx 0x4c]

$C$DW$138	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$138, DW_AT_name("VOL")
	.dwattr $C$DW$138, DW_AT_location[DW_OP_regx 0x4d]

$C$DW$139	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$139, DW_AT_name("AR0")
	.dwattr $C$DW$139, DW_AT_location[DW_OP_reg4]

$C$DW$140	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$140, DW_AT_name("XAR0")
	.dwattr $C$DW$140, DW_AT_location[DW_OP_reg5]

$C$DW$141	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$141, DW_AT_name("AR1")
	.dwattr $C$DW$141, DW_AT_location[DW_OP_reg6]

$C$DW$142	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$142, DW_AT_name("XAR1")
	.dwattr $C$DW$142, DW_AT_location[DW_OP_reg7]

$C$DW$143	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$143, DW_AT_name("AR2")
	.dwattr $C$DW$143, DW_AT_location[DW_OP_reg8]

$C$DW$144	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$144, DW_AT_name("XAR2")
	.dwattr $C$DW$144, DW_AT_location[DW_OP_reg9]

$C$DW$145	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$145, DW_AT_name("AR3")
	.dwattr $C$DW$145, DW_AT_location[DW_OP_reg10]

$C$DW$146	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$146, DW_AT_name("XAR3")
	.dwattr $C$DW$146, DW_AT_location[DW_OP_reg11]

$C$DW$147	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$147, DW_AT_name("AR4")
	.dwattr $C$DW$147, DW_AT_location[DW_OP_reg12]

$C$DW$148	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$148, DW_AT_name("XAR4")
	.dwattr $C$DW$148, DW_AT_location[DW_OP_reg13]

$C$DW$149	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$149, DW_AT_name("AR5")
	.dwattr $C$DW$149, DW_AT_location[DW_OP_reg14]

$C$DW$150	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$150, DW_AT_name("XAR5")
	.dwattr $C$DW$150, DW_AT_location[DW_OP_reg15]

$C$DW$151	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$151, DW_AT_name("AR6")
	.dwattr $C$DW$151, DW_AT_location[DW_OP_reg16]

$C$DW$152	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$152, DW_AT_name("XAR6")
	.dwattr $C$DW$152, DW_AT_location[DW_OP_reg17]

$C$DW$153	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$153, DW_AT_name("AR7")
	.dwattr $C$DW$153, DW_AT_location[DW_OP_reg18]

$C$DW$154	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$154, DW_AT_name("XAR7")
	.dwattr $C$DW$154, DW_AT_location[DW_OP_reg19]

$C$DW$155	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$155, DW_AT_name("R0H")
	.dwattr $C$DW$155, DW_AT_location[DW_OP_regx 0x2b]

$C$DW$156	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$156, DW_AT_name("R1H")
	.dwattr $C$DW$156, DW_AT_location[DW_OP_regx 0x2f]

$C$DW$157	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$157, DW_AT_name("R2H")
	.dwattr $C$DW$157, DW_AT_location[DW_OP_regx 0x33]

$C$DW$158	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$158, DW_AT_name("R3H")
	.dwattr $C$DW$158, DW_AT_location[DW_OP_regx 0x37]

$C$DW$159	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$159, DW_AT_name("R4H")
	.dwattr $C$DW$159, DW_AT_location[DW_OP_regx 0x3b]

$C$DW$160	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$160, DW_AT_name("R5H")
	.dwattr $C$DW$160, DW_AT_location[DW_OP_regx 0x3f]

$C$DW$161	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$161, DW_AT_name("R6H")
	.dwattr $C$DW$161, DW_AT_location[DW_OP_regx 0x43]

$C$DW$162	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$162, DW_AT_name("R7H")
	.dwattr $C$DW$162, DW_AT_location[DW_OP_regx 0x47]

$C$DW$163	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$163, DW_AT_name("RB")
	.dwattr $C$DW$163, DW_AT_location[DW_OP_regx 0x4a]

$C$DW$164	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$164, DW_AT_name("STF")
	.dwattr $C$DW$164, DW_AT_location[DW_OP_regx 0x28]

$C$DW$165	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$165, DW_AT_name("FPUHAZ")
	.dwattr $C$DW$165, DW_AT_location[DW_OP_reg27]

$C$DW$166	.dwtag  DW_TAG_TI_assign_register
	.dwattr $C$DW$166, DW_AT_name("STF_HWDIV")
	.dwattr $C$DW$166, DW_AT_location[DW_OP_regx 0x4f]

	.dwendtag $C$DW$CU

