NES APU 
Whats it consists of : 5 channels 
a- two pulse wave generators 
b- triangle wave
c- delta modulation channel
d- noise
----------------------------------------------
REGISTERS:

a- Pulse 1) ($4000-$4003)

$4000 / $4004	DDLC VVVV	 Duty (D), envelope loop / length counter halt (L), constant volume (C), volume/envelope (V)
$4001 / $4005	EPPP NSSS	 Sweep unit: enabled (E), period (P), negate (N), shift (S)
$4002 / $4006	TTTT TTTT	 Timer low (T)
$4003 / $4007	LLLL LTTT	 Length counter load (L), timer high (T)
http://wiki.nesdev.com/w/index.php/APU_Pulse

Pulse 2) ($4004-$4007)

$4008	CRRR RRRR	 Length counter halt / linear counter control (C), linear counter load (R)
$4009	---- ----	 Unused
$400A	TTTT TTTT	 Timer low (T)
$400B	LLLL LTTT	 Length counter load (L), timer high (T)
http://wiki.nesdev.com/w/index.php/APU_Triangle

b- Triangle ($4008-400B)

$4008	CRRR RRRR	 Length counter halt / linear counter control (C), linear counter load (R)
$4009	---- ----	 Unused
$400A	TTTT TTTT	 Timer low (T)
$400B	LLLL LTTT	 Length counter load (L), timer high (T)
http://wiki.nesdev.com/w/index.php/APU_Triangle

c- Noise) ($400C-$400F)

$400C	--LC VVVV	 Envelope loop / length counter halt (L), constant volume (C), volume/envelope (V)
$400D	---- ----	 Unused
$400E	L--- PPPP	 Loop noise (L), noise period (P)
$400F	LLLL L---	 Length counter load (L)
http://wiki.nesdev.com/w/index.php/APU_Noise

d-DMC (Delta Modulation Channel) ) ($4010-$4013)

$4010	IL-- RRRR	 IRQ enable (I), loop (L), frequency (R)
$4011	-DDD DDDD	 Load counter (D)
$4012	AAAA AAAA	 Sample address (A)
$4013	LLLL LLLL	 Sample length (L)
http://wiki.nesdev.com/w/index.php/APU_DMC

e- Status ($4015)

The status register is used to enable and disable individual channels, control the DMC, and can read the status of length counters and APU interrupts.

$4015 write	---D NT21	 Enable DMC (D), noise (N), triangle (T), and pulse channels (2/1)

Writing a zero to any of the channel enable bits will silence that channel and immediately set its length counter to 0.
If the DMC bit is clear, the DMC bytes remaining will be set to 0 and the DMC will silence when it empties.
If the DMC bit is set, the DMC sample will be restarted only if its bytes remaining is 0. If there are bits remaining in the 1-byte sample buffer, these will finish playing before the next sample is fetched.
Writing to this register clears the DMC interrupt flag.


$4015 read	IF-D NT21	 DMC interrupt (I), frame interrupt (F), DMC active (D), length counter > 0 (N/T/2/1)

N/T/2/1 will read as 1 if the corresponding length counter is greater than 0. For the triangle channel, the status of the linear counter is irrelevant.
D will read as 1 if the DMC bytes remaining is more than 0.
Reading this register clears the frame interrupt flag (but not the DMC interrupt flag).
If an interrupt flag was set at the same moment of the read, it will read back as 1 but it will not be cleared.

f- Frame Counter ($4017)

$4017	MI-- ----	 Mode (M, 0 = 4-step, 1 = 5-step), IRQ inhibit flag (I)
http://wiki.nesdev.com/w/index.php/APU_Frame_Counter
