/*
autogenerated with asic_reg.py
Considers GMC versions: 6_0, 7_0, 7_1, 8_1, 8_2
*/

#ifndef GMC_H
#define GMC_H
#pragma pack(push, 1) // bios data must use byte alignment

#define mmATC_ATS_CNTL_6_0 0xCC9 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_ats_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		disable_atc      :0-0 +1,
		disable_pri      :1-1 +1,
		disable_pasid    :2-2 +1,
		_rsvd00          :7-3 +1,
		credits_ats_rpb :13-8 +1,
		_rsvd01         :15-14 +1,
		debug_eco       :19-16 +1,
		_rsvd02         :31-20 +1;
	};
};


#define mmATC_ATS_DEBUG_6_0 0xCCA // 6_0
union atc_ats_debug_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_all                                         :0-0 +1,
		ident_return                                           :1-1 +1,
		address_translation_request_write_perms                :2-2 +1,
		_rsvd00                                                :4-3 +1,
		page_requests_use_relaxed_ordering                     :5-5 +1,
		priv_bit                                               :6-6 +1,
		exe_bit                                                :7-7 +1,
		page_request_perms                                     :8-8 +1,
		untranslated_only_requests_carry_size                  :9-9 +1,
		num_requests_at_err                                   :13-10 +1,
		disallow_err_to_done                                  :14-14 +1,
		ignore_fed                                            :15-15 +1,
		invalidation_requests_disallowed_when_atc_is_disabled :16-16 +1,
		_rsvd01                                               :31-17 +1;
	};
};

#define mmATC_ATS_DEBUG_7_0 0xCCA // 7_0
union atc_ats_debug_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_all                                         :0-0 +1,
		ident_return                                           :1-1 +1,
		address_translation_request_write_perms                :2-2 +1,
		_rsvd00                                                :4-3 +1,
		page_requests_use_relaxed_ordering                     :5-5 +1,
		priv_bit                                               :6-6 +1,
		exe_bit                                                :7-7 +1,
		page_request_perms                                     :8-8 +1,
		untranslated_only_requests_carry_size                  :9-9 +1,
		num_requests_at_err                                   :13-10 +1,
		disallow_err_to_done                                  :14-14 +1,
		ignore_fed                                            :15-15 +1,
		invalidation_requests_disallowed_when_atc_is_disabled :16-16 +1,
		debug_bus_select                                      :17-17 +1,
		_rsvd01                                               :31-18 +1;
	};
};

#define mmATC_ATS_DEBUG_7_1 0xCCA // 7_1
union atc_ats_debug_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		invalidate_all                                         :0-0 +1,
		ident_return                                           :1-1 +1,
		address_translation_request_write_perms                :2-2 +1,
		_rsvd00                                                :4-3 +1,
		page_requests_use_relaxed_ordering                     :5-5 +1,
		priv_bit                                               :6-6 +1,
		exe_bit                                                :7-7 +1,
		page_request_perms                                     :8-8 +1,
		untranslated_only_requests_carry_size                  :9-9 +1,
		num_requests_at_err                                   :13-10 +1,
		disallow_err_to_done                                  :14-14 +1,
		ignore_fed                                            :15-15 +1,
		invalidation_requests_disallowed_when_atc_is_disabled :16-16 +1,
		debug_bus_select                                      :17-17 +1,
		disable_invalidate_per_domain                         :18-18 +1,
		_rsvd01                                               :31-19 +1;
	};
};

#define mmATC_ATS_DEBUG_8_1 0xCCA // 8_1, 8_2
union atc_ats_debug_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_all                                         :0-0 +1,
		ident_return                                           :1-1 +1,
		address_translation_request_write_perms                :2-2 +1,
		_rsvd00                                                :4-3 +1,
		page_requests_use_relaxed_ordering                     :5-5 +1,
		priv_bit                                               :6-6 +1,
		exe_bit                                                :7-7 +1,
		page_request_perms                                     :8-8 +1,
		untranslated_only_requests_carry_size                  :9-9 +1,
		num_requests_at_err                                   :13-10 +1,
		disallow_err_to_done                                  :14-14 +1,
		ignore_fed                                            :15-15 +1,
		invalidation_requests_disallowed_when_atc_is_disabled :16-16 +1,
		debug_bus_select                                      :17-17 +1,
		disable_invalidate_per_domain                         :18-18 +1,
		disable_vmid0_pasid_mapping                           :19-19 +1,
		disable_invalidation_on_world_switch                  :20-20 +1,
		enable_invalidation_on_virtualization_entry_and_exit  :21-21 +1,
		_rsvd01                                               :31-22 +1;
	};
};


#define mmATC_ATS_DEFAULT_PAGE_CNTL_6_0 0xCD1 // 6_0, 7_0, 7_1
union atc_ats_default_page_cntl_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		send_default_page :0-0 +1,
		_rsvd00           :1-1 +1,
		default_page_high :5-2 +1,
		_rsvd01          :31-6 +1;
	};
};

#define mmATC_ATS_DEFAULT_PAGE_CNTL_8_1 0xCD1 // 8_1, 8_2
union atc_ats_default_page_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		send_default_page :0-0 +1,
		_rsvd00          :31-1 +1;
	};
};


#define mmATC_ATS_DEFAULT_PAGE_LOW_6_0 0xCD0 // 6_0, 7_0, 7_1
union atc_ats_default_page_low_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		default_page :31-0 +1;
	};
};

#define mmATC_ATS_DEFAULT_PAGE_LOW_8_1 0xCD0 // 8_1, 8_2
union atc_ats_default_page_low_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		default_page :27-0 +1,
		_rsvd00      :31-28 +1;
	};
};


#define mmATC_ATS_FAULT_CNTL_6_0 0xCCD // 6_0, 7_0, 7_1
union atc_ats_fault_cntl_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		fault_register_log     :5-0 +1,
		_rsvd00                :9-6 +1,
		fault_interrupt_table :15-10 +1,
		_rsvd01               :19-16 +1,
		fault_crash_table     :25-20 +1,
		_rsvd02               :31-26 +1;
	};
};

#define mmATC_ATS_FAULT_CNTL_8_1 0xCCD // 8_1, 8_2
union atc_ats_fault_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		fault_register_log     :8-0 +1,
		_rsvd00                :9-9 +1,
		fault_interrupt_table :18-10 +1,
		_rsvd01               :19-19 +1,
		fault_crash_table     :28-20 +1,
		_rsvd02               :31-29 +1;
	};
};


#define mmATC_ATS_FAULT_DEBUG_6_0 0xCCB // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_ats_fault_debug_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		credits_ats_ih                             :4-0 +1,
		_rsvd00                                    :7-5 +1,
		allow_subsequent_fault_status_addr_updates :8-8 +1,
		_rsvd01                                   :15-9 +1,
		clear_fault_status_addr                   :16-16 +1,
		_rsvd02                                   :31-17 +1;
	};
};


#define mmATC_ATS_FAULT_STATUS_ADDR_6_0 0xCCF // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_ats_fault_status_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		page_addr :31-0 +1;
	};
};


#define mmATC_ATS_FAULT_STATUS_INFO_6_0 0xCCE // 6_0, 7_0, 7_1
union atc_ats_fault_status_info_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		fault_type      :5-0 +1,
		_rsvd00         :9-6 +1,
		vmid           :14-10 +1,
		extra_info     :15-15 +1,
		extra_info2    :16-16 +1,
		invalidation   :17-17 +1,
		page_request   :18-18 +1,
		status         :23-19 +1,
		page_addr_high :27-24 +1,
		_rsvd01        :31-28 +1;
	};
};

#define mmATC_ATS_FAULT_STATUS_INFO_8_1 0xCCE // 8_1, 8_2
union atc_ats_fault_status_info_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		fault_type      :8-0 +1,
		_rsvd00         :9-9 +1,
		vmid           :14-10 +1,
		extra_info     :15-15 +1,
		extra_info2    :16-16 +1,
		invalidation   :17-17 +1,
		page_request   :18-18 +1,
		status         :23-19 +1,
		page_addr_high :27-24 +1,
		_rsvd01        :31-28 +1;
	};
};


#define mmATC_ATS_FAULT_STATUS_INFO2_8_1 0xCD2 // 8_1, 8_2
union atc_ats_fault_status_info2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf       :0-0 +1,
		vfid     :5-1 +1,
		_rsvd00  :8-6 +1,
		l1_id   :16-9 +1,
		_rsvd01 :31-17 +1;
	};
};


#define mmATC_ATS_SMU_STATUS_8_1 0xD08 // 8_1, 8_2
union atc_ats_smu_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vddgfx_powered_down :0-0 +1,
		_rsvd00            :31-1 +1;
	};
};


#define mmATC_ATS_STATUS_6_0 0xCCC // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_ats_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy               :0-0 +1,
		crashed            :1-1 +1,
		deadlock_detection :2-2 +1,
		_rsvd00           :31-3 +1;
	};
};


#define mmATC_ATS_VMID_STATUS_8_1 0xD07 // 8_1, 8_2
union atc_ats_vmid_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vmid0_outstanding   :0-0 +1,
		vmid1_outstanding   :1-1 +1,
		vmid2_outstanding   :2-2 +1,
		vmid3_outstanding   :3-3 +1,
		vmid4_outstanding   :4-4 +1,
		vmid5_outstanding   :5-5 +1,
		vmid6_outstanding   :6-6 +1,
		vmid7_outstanding   :7-7 +1,
		vmid8_outstanding   :8-8 +1,
		vmid9_outstanding   :9-9 +1,
		vmid10_outstanding :10-10 +1,
		vmid11_outstanding :11-11 +1,
		vmid12_outstanding :12-12 +1,
		vmid13_outstanding :13-13 +1,
		vmid14_outstanding :14-14 +1,
		vmid15_outstanding :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmATC_L1_ADDRESS_OFFSET_6_0 0xCDD // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_l1_address_offset_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_address :31-0 +1;
	};
};


#define mmATC_L1_CNTL_6_0 0xCDC // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_l1_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dont_need_ats_behavior :1-0 +1,
		need_ats_behavior      :2-2 +1,
		_rsvd00                :3-3 +1,
		need_ats_snoop_default :4-4 +1,
		_rsvd01               :31-5 +1;
	};
};


#define mmATC_L1RD_DEBUG2_TLB_8_1 0xCE2 // 8_1, 8_2
union atc_l1rd_debug2_tlb_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		xnack_retry_period       :11-0 +1,
		_rsvd00                  :13-12 +1,
		xnack_retry_mode         :15-14 +1,
		inject_soft_parity_error :16-16 +1,
		inject_hard_parity_error :17-17 +1,
		clear_cam_parity_error   :18-18 +1,
		cam_index                :23-19 +1,
		_rsvd01                  :31-24 +1;
	};
};


#define mmATC_L1RD_DEBUG_TLB_6_0 0xCDE // 6_0
union atc_l1rd_debug_tlb_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		disable_fragments          :0-0 +1,
		_rsvd00                    :3-1 +1,
		effective_cam_size         :7-4 +1,
		effective_work_queue_size :10-8 +1,
		_rsvd01                   :11-11 +1,
		credits_l1_l2             :17-12 +1,
		_rsvd02                   :19-18 +1,
		credits_l1_rpb            :27-20 +1,
		debug_eco                 :29-28 +1,
		invalidate_all            :30-30 +1,
		_rsvd03                   :31-31 +1;
	};
};

#define mmATC_L1RD_DEBUG_TLB_7_0 0xCDE // 7_0, 7_1, 8_1, 8_2
union atc_l1rd_debug_tlb_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		disable_fragments                   :0-0 +1,
		disable_invalidate_by_address_range :1-1 +1,
		_rsvd00                             :3-2 +1,
		effective_cam_size                  :7-4 +1,
		effective_work_queue_size          :10-8 +1,
		_rsvd01                            :11-11 +1,
		credits_l1_l2                      :17-12 +1,
		_rsvd02                            :19-18 +1,
		credits_l1_rpb                     :27-20 +1,
		debug_eco                          :29-28 +1,
		invalidate_all                     :30-30 +1,
		disable_caching_fault_returns      :31-31 +1;
	};
};


#define mmATC_L1RD_STATUS_6_0 0xCE0 // 6_0, 7_0, 7_1
union atc_l1rd_status_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		busy               :0-0 +1,
		deadlock_detection :1-1 +1,
		_rsvd00            :7-2 +1,
		bad_need_ats       :8-8 +1,
		_rsvd01           :31-9 +1;
	};
};

#define mmATC_L1RD_STATUS_8_1 0xCE0 // 8_1, 8_2
union atc_l1rd_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy               :0-0 +1,
		deadlock_detection :1-1 +1,
		_rsvd00            :7-2 +1,
		bad_need_ats       :8-8 +1,
		_rsvd01           :11-9 +1,
		cam_parity_errors :16-12 +1,
		cam_index         :21-17 +1,
		_rsvd02           :31-22 +1;
	};
};


#define mmATC_L1WR_DEBUG2_TLB_8_1 0xCE3 // 8_1, 8_2
union atc_l1wr_debug2_tlb_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		xnack_retry_period       :11-0 +1,
		_rsvd00                  :13-12 +1,
		xnack_retry_mode         :15-14 +1,
		inject_soft_parity_error :16-16 +1,
		inject_hard_parity_error :17-17 +1,
		clear_cam_parity_error   :18-18 +1,
		cam_index                :23-19 +1,
		_rsvd01                  :31-24 +1;
	};
};


#define mmATC_L1WR_DEBUG_TLB_6_0 0xCDF // 6_0
union atc_l1wr_debug_tlb_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		disable_fragments          :0-0 +1,
		_rsvd00                    :3-1 +1,
		effective_cam_size         :7-4 +1,
		effective_work_queue_size :10-8 +1,
		_rsvd01                   :11-11 +1,
		credits_l1_l2             :17-12 +1,
		_rsvd02                   :19-18 +1,
		credits_l1_rpb            :27-20 +1,
		debug_eco                 :29-28 +1,
		invalidate_all            :30-30 +1,
		_rsvd03                   :31-31 +1;
	};
};

#define mmATC_L1WR_DEBUG_TLB_7_0 0xCDF // 7_0, 7_1, 8_1, 8_2
union atc_l1wr_debug_tlb_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		disable_fragments                   :0-0 +1,
		disable_invalidate_by_address_range :1-1 +1,
		_rsvd00                             :3-2 +1,
		effective_cam_size                  :7-4 +1,
		effective_work_queue_size          :10-8 +1,
		_rsvd01                            :11-11 +1,
		credits_l1_l2                      :17-12 +1,
		_rsvd02                            :19-18 +1,
		credits_l1_rpb                     :27-20 +1,
		debug_eco                          :29-28 +1,
		invalidate_all                     :30-30 +1,
		disable_caching_fault_returns      :31-31 +1;
	};
};


#define mmATC_L1WR_STATUS_6_0 0xCE1 // 6_0, 7_0, 7_1
union atc_l1wr_status_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		busy               :0-0 +1,
		deadlock_detection :1-1 +1,
		_rsvd00            :7-2 +1,
		bad_need_ats       :8-8 +1,
		_rsvd01           :31-9 +1;
	};
};

#define mmATC_L1WR_STATUS_8_1 0xCE1 // 8_1, 8_2
union atc_l1wr_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy               :0-0 +1,
		deadlock_detection :1-1 +1,
		_rsvd00            :7-2 +1,
		bad_need_ats       :8-8 +1,
		_rsvd01           :11-9 +1,
		cam_parity_errors :16-12 +1,
		cam_index         :21-17 +1,
		_rsvd02           :31-22 +1;
	};
};


#define mmATC_L2_CACHE_DATA0_8_1 0xCD9 // 8_1, 8_2
union atc_l2_cache_data0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		data_register_valid        :0-0 +1,
		cache_entry_valid          :1-1 +1,
		cached_attributes         :24-2 +1,
		virtual_page_address_high :28-25 +1,
		_rsvd00                   :31-29 +1;
	};
};


#define mmATC_L2_CACHE_DATA1_8_1 0xCDA // 8_1, 8_2
union atc_l2_cache_data1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		virtual_page_address_low :31-0 +1;
	};
};


#define mmATC_L2_CACHE_DATA2_8_1 0xCDB // 8_1, 8_2
union atc_l2_cache_data2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_address_low :27-0 +1,
		_rsvd00                   :31-28 +1;
	};
};


#define mmATC_L2_CNTL_6_0 0xCD5 // 6_0
union atc_l2_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		number_of_translation_read_requests               :1-0 +1,
		_rsvd00                                           :3-2 +1,
		number_of_translation_write_requests              :5-4 +1,
		_rsvd01                                           :9-6 +1,
		number_of_translation_reads_depends_on_addr_mod  :10-10 +1,
		number_of_translation_writes_depends_on_addr_mod :11-11 +1,
		_rsvd02                                          :31-12 +1;
	};
};

#define mmATC_L2_CNTL_7_0 0xCD5 // 7_0, 7_1, 8_1, 8_2
union atc_l2_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		number_of_translation_read_requests              :1-0 +1,
		_rsvd00                                          :3-2 +1,
		number_of_translation_write_requests             :5-4 +1,
		_rsvd01                                          :7-6 +1,
		number_of_translation_reads_depends_on_addr_mod  :8-8 +1,
		number_of_translation_writes_depends_on_addr_mod :9-9 +1,
		_rsvd02                                         :31-10 +1;
	};
};


#define mmATC_L2_CNTL2_7_0 0xCD6 // 7_0, 7_1, 8_1, 8_2
union atc_l2_cntl2_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bank_select                               :5-0 +1,
		l2_cache_update_mode                      :7-6 +1,
		enable_l2_cache_lru_update_by_write       :8-8 +1,
		l2_cache_swap_tag_index_lsbs             :11-9 +1,
		l2_cache_vmid_mode                       :14-12 +1,
		l2_cache_update_wildcard_reference_value :20-15 +1,
		_rsvd00                                  :31-21 +1;
	};
};


#define mmATC_L2_CNTL3_8_1 0xD09 // 8_1, 8_2
union atc_l2_cntl3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable_hw_l2_cache_address_modes_switching            :6-0 +1,
		enable_free_counter                                   :7-7 +1,
		l2_cache_eviction_threshold                          :12-8 +1,
		disable_clear_cache_eviction_counter_on_invalidation :13-13 +1,
		l2_delay_send_invalidation_request                   :16-14 +1,
		_rsvd00                                              :31-17 +1;
	};
};


#define mmATC_L2_DEBUG_6_0 0xCD7 // 6_0, 7_0, 7_1
union atc_l2_debug_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		credits_l2_ats :5-0 +1,
		_rsvd00       :31-6 +1;
	};
};

#define mmATC_L2_DEBUG_8_1 0xCD7 // 8_1, 8_2
union atc_l2_debug_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		credits_l2_ats                  :5-0 +1,
		_rsvd00                         :6-6 +1,
		l2_mem_select                   :7-7 +1,
		cache_index                    :19-8 +1,
		_rsvd01                        :23-20 +1,
		cache_select                   :24-24 +1,
		cache_bank_select              :25-25 +1,
		_rsvd02                        :26-26 +1,
		cache_way_select               :27-27 +1,
		_rsvd03                        :28-28 +1,
		cache_read                     :29-29 +1,
		cache_inject_soft_parity_error :30-30 +1,
		cache_inject_hard_parity_error :31-31 +1;
	};
};


#define mmATC_L2_DEBUG2_7_0 0xCD8 // 7_0
union atc_l2_debug2_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		effective_cache_size                       :4-0 +1,
		effective_work_queue_size                  :7-5 +1,
		force_cache_miss                           :8-8 +1,
		invalidate_all                             :9-9 +1,
		disable_invalidate_per_domain             :10-10 +1,
		disable_caching_speculative_read_returns  :11-11 +1,
		disable_caching_speculative_write_returns :12-12 +1,
		_rsvd00                                   :13-13 +1,
		disable_caching_fault_returns             :14-14 +1,
		debug_bus_select                          :16-15 +1,
		debug_eco                                 :18-17 +1,
		_rsvd01                                   :31-19 +1;
	};
};

#define mmATC_L2_DEBUG2_7_1 0xCD8 // 7_1
union atc_l2_debug2_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		effective_cache_size                       :4-0 +1,
		effective_work_queue_size                  :7-5 +1,
		force_cache_miss                           :8-8 +1,
		invalidate_all                             :9-9 +1,
		_rsvd00                                   :10-10 +1,
		disable_caching_speculative_read_returns  :11-11 +1,
		disable_caching_speculative_write_returns :12-12 +1,
		_rsvd01                                   :13-13 +1,
		disable_caching_fault_returns             :14-14 +1,
		debug_bus_select                          :16-15 +1,
		debug_eco                                 :18-17 +1,
		_rsvd02                                   :31-19 +1;
	};
};

#define mmATC_L2_DEBUG2_8_1 0xCD8 // 8_1, 8_2
union atc_l2_debug2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		effective_cache_size                    :4-0 +1,
		effective_work_queue_size               :7-5 +1,
		force_cache_miss                        :8-8 +1,
		invalidate_all                          :9-9 +1,
		disable_2m_cache                       :10-10 +1,
		disable_caching_speculative_returns    :11-11 +1,
		_rsvd00                                :13-12 +1,
		disable_caching_fault_returns          :14-14 +1,
		debug_bus_select                       :16-15 +1,
		debug_eco                              :18-17 +1,
		effective_2m_cache_size                :22-19 +1,
		cache_parity_error_interrupt_threshold :30-23 +1,
		clear_parity_error_info                :31-31 +1;
	};
};


#define mmATC_L2_STATUS_8_1 0xD0A // 8_1, 8_2
union atc_l2_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy               :0-0 +1,
		parity_error_info :29-1 +1,
		_rsvd00           :31-30 +1;
	};
};


#define mmATC_L2_STATUS2_8_1 0xD0B // 8_1, 8_2
union atc_l2_status2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cache_address_mode :2-0 +1,
		parity_error_info :10-3 +1,
		_rsvd00           :31-11 +1;
	};
};


#define mmATC_MISC_CG_6_0 0xCD4 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_misc_cg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00        :5-0 +1,
		offdly        :11-6 +1,
		_rsvd01       :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd02       :31-20 +1;
	};
};


#define mmATC_PERFCOUNTER0_CFG_7_0 0x7C8 // 7_0, 7_1, 8_1, 8_2
union atc_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmATC_PERFCOUNTER1_CFG_7_0 0x7C9 // 7_0, 7_1, 8_1, 8_2
union atc_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmATC_PERFCOUNTER2_CFG_7_0 0x7CA // 7_0, 7_1, 8_1, 8_2
union atc_perfcounter2_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmATC_PERFCOUNTER3_CFG_7_0 0x7CB // 7_0, 7_1, 8_1, 8_2
union atc_perfcounter3_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmATC_PERFCOUNTER_HI_7_0 0x7AF // 7_0, 7_1, 8_1, 8_2
union atc_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmATC_PERFCOUNTER_LO_7_0 0x7A7 // 7_0, 7_1, 8_1, 8_2
union atc_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmATC_PERFCOUNTER_RSLT_CNTL_7_0 0x7D5 // 7_0, 7_1, 8_1, 8_2
union atc_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmATC_VM_APERTURE0_CNTL_6_0 0xCC4 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vm_aperture0_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ats_access_mode :1-0 +1,
		_rsvd00        :31-2 +1;
	};
};


#define mmATC_VM_APERTURE0_CNTL2_6_0 0xCC6 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vm_aperture0_cntl2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vmids_using_range :15-0 +1,
		_rsvd00           :31-16 +1;
	};
};


#define mmATC_VM_APERTURE0_HIGH_ADDR_6_0 0xCC2 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vm_aperture0_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		virtual_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmATC_VM_APERTURE0_LOW_ADDR_6_0 0xCC0 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vm_aperture0_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		virtual_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmATC_VM_APERTURE1_CNTL_6_0 0xCC5 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vm_aperture1_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ats_access_mode :1-0 +1,
		_rsvd00        :31-2 +1;
	};
};


#define mmATC_VM_APERTURE1_CNTL2_6_0 0xCC7 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vm_aperture1_cntl2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vmids_using_range :15-0 +1,
		_rsvd00           :31-16 +1;
	};
};


#define mmATC_VM_APERTURE1_HIGH_ADDR_6_0 0xCC3 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vm_aperture1_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		virtual_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmATC_VM_APERTURE1_LOW_ADDR_6_0 0xCC1 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vm_aperture1_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		virtual_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmATC_VMID0_PASID_MAPPING_6_0 0xCE7 // 6_0, 7_0, 7_1
union atc_vmid0_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID0_PASID_MAPPING_8_1 0xCE7 // 8_1, 8_2
union atc_vmid0_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID10_PASID_MAPPING_6_0 0xCF1 // 6_0, 7_0, 7_1
union atc_vmid10_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID10_PASID_MAPPING_8_1 0xCF1 // 8_1, 8_2
union atc_vmid10_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID11_PASID_MAPPING_6_0 0xCF2 // 6_0, 7_0, 7_1
union atc_vmid11_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID11_PASID_MAPPING_8_1 0xCF2 // 8_1, 8_2
union atc_vmid11_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID12_PASID_MAPPING_6_0 0xCF3 // 6_0, 7_0, 7_1
union atc_vmid12_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID12_PASID_MAPPING_8_1 0xCF3 // 8_1, 8_2
union atc_vmid12_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID13_PASID_MAPPING_6_0 0xCF4 // 6_0, 7_0, 7_1
union atc_vmid13_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID13_PASID_MAPPING_8_1 0xCF4 // 8_1, 8_2
union atc_vmid13_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID14_PASID_MAPPING_6_0 0xCF5 // 6_0, 7_0, 7_1
union atc_vmid14_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID14_PASID_MAPPING_8_1 0xCF5 // 8_1, 8_2
union atc_vmid14_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID15_PASID_MAPPING_6_0 0xCF6 // 6_0, 7_0, 7_1
union atc_vmid15_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID15_PASID_MAPPING_8_1 0xCF6 // 8_1, 8_2
union atc_vmid15_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID1_PASID_MAPPING_6_0 0xCE8 // 6_0, 7_0, 7_1
union atc_vmid1_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID1_PASID_MAPPING_8_1 0xCE8 // 8_1, 8_2
union atc_vmid1_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID2_PASID_MAPPING_6_0 0xCE9 // 6_0, 7_0, 7_1
union atc_vmid2_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID2_PASID_MAPPING_8_1 0xCE9 // 8_1, 8_2
union atc_vmid2_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID3_PASID_MAPPING_6_0 0xCEA // 6_0, 7_0, 7_1
union atc_vmid3_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID3_PASID_MAPPING_8_1 0xCEA // 8_1, 8_2
union atc_vmid3_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID4_PASID_MAPPING_6_0 0xCEB // 6_0, 7_0, 7_1
union atc_vmid4_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID4_PASID_MAPPING_8_1 0xCEB // 8_1, 8_2
union atc_vmid4_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID5_PASID_MAPPING_6_0 0xCEC // 6_0, 7_0, 7_1
union atc_vmid5_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID5_PASID_MAPPING_8_1 0xCEC // 8_1, 8_2
union atc_vmid5_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID6_PASID_MAPPING_6_0 0xCED // 6_0, 7_0, 7_1
union atc_vmid6_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID6_PASID_MAPPING_8_1 0xCED // 8_1, 8_2
union atc_vmid6_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID7_PASID_MAPPING_6_0 0xCEE // 6_0, 7_0, 7_1
union atc_vmid7_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID7_PASID_MAPPING_8_1 0xCEE // 8_1, 8_2
union atc_vmid7_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID8_PASID_MAPPING_6_0 0xCEF // 6_0, 7_0, 7_1
union atc_vmid8_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID8_PASID_MAPPING_8_1 0xCEF // 8_1, 8_2
union atc_vmid8_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID9_PASID_MAPPING_6_0 0xCF0 // 6_0, 7_0, 7_1
union atc_vmid9_pasid_mapping_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		pasid   :15-0 +1,
		_rsvd00 :30-16 +1,
		valid   :31-31 +1;
	};
};

#define mmATC_VMID9_PASID_MAPPING_8_1 0xCF0 // 8_1, 8_2
union atc_vmid9_pasid_mapping_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pasid           :15-0 +1,
		_rsvd00         :29-16 +1,
		no_invalidation :30-30 +1,
		valid           :31-31 +1;
	};
};


#define mmATC_VMID_PASID_MAPPING_UPDATE_STATUS_6_0 0xCE6 // 6_0, 7_0, 7_1, 8_1, 8_2
union atc_vmid_pasid_mapping_update_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vmid0_remapping_finished   :0-0 +1,
		vmid1_remapping_finished   :1-1 +1,
		vmid2_remapping_finished   :2-2 +1,
		vmid3_remapping_finished   :3-3 +1,
		vmid4_remapping_finished   :4-4 +1,
		vmid5_remapping_finished   :5-5 +1,
		vmid6_remapping_finished   :6-6 +1,
		vmid7_remapping_finished   :7-7 +1,
		vmid8_remapping_finished   :8-8 +1,
		vmid9_remapping_finished   :9-9 +1,
		vmid10_remapping_finished :10-10 +1,
		vmid11_remapping_finished :11-11 +1,
		vmid12_remapping_finished :12-12 +1,
		vmid13_remapping_finished :13-13 +1,
		vmid14_remapping_finished :14-14 +1,
		vmid15_remapping_finished :15-15 +1,
		_rsvd00                   :31-16 +1;
	};
};


#define mmCC_MC_MAX_CHANNEL_6_0 0x96E // 6_0, 7_0, 7_1, 8_1, 8_2
union cc_mc_max_channel_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00  :0-0 +1,
		noofchan :4-1 +1,
		_rsvd01 :31-5 +1;
	};
};


#define mmCHUB_ATC_L1_DEBUG_TLB_7_0 0x8C00 // 7_0
union chub_atc_l1_debug_tlb_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		disable_fragments                     :0-0 +1,
		disable_invalidate_by_address_range   :1-1 +1,
		_rsvd00                               :3-2 +1,
		effective_cam_size                    :7-4 +1,
		effective_work_queue_size            :10-8 +1,
		_rsvd01                              :11-11 +1,
		credits_l1_l2                        :17-12 +1,
		_rsvd02                              :19-18 +1,
		credits_l1_rpb                       :27-20 +1,
		debug_eco                            :29-28 +1,
		invalidate_all                       :30-30 +1,
		disable_caching_untranslated_returns :31-31 +1;
	};
};


#define mmCHUB_ATC_L1_STATUS_7_0 0x8C01 // 7_0
union chub_atc_l1_status_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		busy               :0-0 +1,
		deadlock_detection :1-1 +1,
		_rsvd00            :7-2 +1,
		bad_need_ats       :8-8 +1,
		_rsvd01           :31-9 +1;
	};
};


#define mmCHUB_ATC_PERFCOUNTER0_CFG_7_0 0x7D8 // 7_0, 7_1, 8_1, 8_2
union chub_atc_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmCHUB_ATC_PERFCOUNTER1_CFG_7_0 0x7D9 // 7_0, 7_1, 8_1, 8_2
union chub_atc_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmCHUB_ATC_PERFCOUNTER_HI_7_0 0x7D7 // 7_0, 7_1, 8_1, 8_2
union chub_atc_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmCHUB_ATC_PERFCOUNTER_LO_7_0 0x7D6 // 7_0, 7_1, 8_1, 8_2
union chub_atc_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL_7_0 0x7DA // 7_0, 7_1, 8_1, 8_2
union chub_atc_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmDLL_CNTL_6_0 0xAE9 // 6_0, 7_1, 8_1
union dll_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dll_reset_time :9-0 +1,
		_rsvd00       :11-10 +1,
		dll_lock_time :21-12 +1,
		_rsvd01       :23-22 +1,
		mrdck0_bypass :24-24 +1,
		mrdck1_bypass :25-25 +1,
		pwr2_mode     :26-26 +1,
		_rsvd02       :31-27 +1;
	};
};


#define mmGMCON_DEBUG_6_0 0xD5F // 6_0, 7_0, 7_1
union gmcon_debug_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		gfx_stall   :0-0 +1,
		gfx_clear   :1-1 +1,
		misc_flags :29-2 +1,
		_rsvd00    :31-30 +1;
	};
};

#define mmGMCON_DEBUG_8_1 0xD5F // 8_1, 8_2
union gmcon_debug_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		gfx_stall             :0-0 +1,
		gfx_clear             :1-1 +1,
		gmcon_debug_reserved0 :2-2 +1,
		sr_commit_state       :3-3 +1,
		stctrl_st             :7-4 +1,
		misc_flags           :31-8 +1;
	};
};


#define mmGMCON_LPT_TARGET_7_1 0xD53 // 7_1, 8_1, 8_2
union gmcon_lpt_target_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stctrl_lpt_target :31-0 +1;
	};
};


#define mmGMCON_MASK_7_0 0xD52 // 7_0
union gmcon_mask_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		stctrl_busy_mask_acp_rd  :0-0 +1,
		stctrl_busy_mask_acp_wr  :1-1 +1,
		stctrl_busy_mask_vce_rd  :2-2 +1,
		stctrl_busy_mask_vce_wr  :3-3 +1,
		stctrl_sr_handshake_mask :9-4 +1,
		_rsvd00                 :31-10 +1;
	};
};

#define mmGMCON_MASK_7_1 0xD52 // 7_1, 8_1, 8_2
union gmcon_mask_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stctrl_busy_mask_acp_rd   :0-0 +1,
		stctrl_busy_mask_acp_wr   :1-1 +1,
		stctrl_busy_mask_vce_rd   :2-2 +1,
		stctrl_busy_mask_vce_wr   :3-3 +1,
		stctrl_sr_handshake_mask :11-4 +1,
		_rsvd00                  :31-12 +1;
	};
};


#define mmGMCON_MISC_6_0 0xD43 // 6_0
union gmcon_misc_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                         :9-0 +1,
		reng_execute_now_mode          :10-10 +1,
		reng_execute_on_reg_update     :11-11 +1,
		reng_srbm_credits_mcd          :15-12 +1,
		stctrl_stutter_en              :16-16 +1,
		stctrl_gmc_idle_threshold      :18-17 +1,
		stctrl_srbm_idle_threshold     :20-19 +1,
		stctrl_ignore_pre_sr           :21-21 +1,
		stctrl_ignore_allow_stop       :22-22 +1,
		stctrl_ignore_sr_commit        :23-23 +1,
		stctrl_ignore_protection_fault :24-24 +1,
		stctrl_disable_allow_sr        :25-25 +1,
		stctrl_disable_gmc_offline     :26-26 +1,
		critical_regs_lock             :27-27 +1,
		allow_deep_sleep_mode          :29-28 +1,
		stctrl_force_allow_sr          :30-30 +1,
		_rsvd01                        :31-31 +1;
	};
};

#define mmGMCON_MISC_7_0 0xD43 // 7_0, 7_1, 8_1, 8_2
union gmcon_misc_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                         :9-0 +1,
		reng_execute_now_mode          :10-10 +1,
		reng_execute_on_reg_update     :11-11 +1,
		reng_srbm_credits_mcd          :15-12 +1,
		stctrl_stutter_en              :16-16 +1,
		stctrl_gmc_idle_threshold      :18-17 +1,
		stctrl_srbm_idle_threshold     :20-19 +1,
		stctrl_ignore_pre_sr           :21-21 +1,
		stctrl_ignore_allow_stop       :22-22 +1,
		stctrl_ignore_sr_commit        :23-23 +1,
		stctrl_ignore_protection_fault :24-24 +1,
		stctrl_disable_allow_sr        :25-25 +1,
		stctrl_disable_gmc_offline     :26-26 +1,
		critical_regs_lock             :27-27 +1,
		allow_deep_sleep_mode          :30-28 +1,
		stctrl_force_allow_sr          :31-31 +1;
	};
};


#define mmGMCON_MISC2_6_0 0xD44 // 6_0
union gmcon_misc2_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		reng_mem_power_ctrl_override0 :2-0 +1,
		reng_mem_power_ctrl_override1 :5-3 +1,
		_rsvd00                       :9-6 +1,
		reng_sr_hold_threshold       :15-10 +1,
		stctrl_lpt_target            :27-16 +1,
		stctrl_ignore_arb_busy       :28-28 +1,
		stctrl_extend_gmc_offline    :29-29 +1,
		_rsvd01                      :31-30 +1;
	};
};

#define mmGMCON_MISC2_7_0 0xD44 // 7_0
union gmcon_misc2_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		reng_mem_power_ctrl_override0  :2-0 +1,
		reng_mem_power_ctrl_override1  :5-3 +1,
		stctrl_nondisp_idle_threshold :10-6 +1,
		reng_sr_hold_threshold        :16-11 +1,
		stctrl_lpt_target             :28-17 +1,
		stctrl_ignore_arb_busy        :29-29 +1,
		stctrl_extend_gmc_offline     :30-30 +1,
		stctrl_timer_pulse_override   :31-31 +1;
	};
};

#define mmGMCON_MISC2_7_1 0xD44 // 7_1, 8_1, 8_2
union gmcon_misc2_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		gmcon_misc2_reserved0          :5-0 +1,
		stctrl_nondisp_idle_threshold :10-6 +1,
		reng_sr_hold_threshold        :16-11 +1,
		gmcon_misc2_reserved1         :28-17 +1,
		stctrl_ignore_arb_busy        :29-29 +1,
		stctrl_extend_gmc_offline     :30-30 +1,
		stctrl_timer_pulse_override   :31-31 +1;
	};
};


#define mmGMCON_MISC3_6_0 0xD51 // 6_0
union gmcon_misc3_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		reng_disable_mcc             :5-0 +1,
		reng_disable_mcd            :11-6 +1,
		stctrl_force_pgfsm_cmd_done :23-12 +1,
		_rsvd00                     :31-24 +1;
	};
};

#define mmGMCON_MISC3_7_0 0xD51 // 7_0
union gmcon_misc3_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		reng_disable_mcc               :5-0 +1,
		reng_disable_mcd              :11-6 +1,
		stctrl_force_pgfsm_cmd_done   :23-12 +1,
		stctrl_ignore_allow_stutter   :24-24 +1,
		reng_mem_ls_enable            :25-25 +1,
		stctrl_exclude_nonmem_clients :26-26 +1,
		_rsvd00                       :31-27 +1;
	};
};

#define mmGMCON_MISC3_7_1 0xD51 // 7_1, 8_1, 8_2
union gmcon_misc3_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		reng_disable_mcc               :7-0 +1,
		reng_disable_mcd              :15-8 +1,
		stctrl_force_pgfsm_cmd_done   :27-16 +1,
		stctrl_ignore_allow_stutter   :28-28 +1,
		reng_mem_ls_enable            :29-29 +1,
		stctrl_exclude_nonmem_clients :30-30 +1,
		_rsvd00                       :31-31 +1;
	};
};


#define mmGMCON_PERF_MON_CNTL0_6_0 0xD4A // 6_0, 7_0
union gmcon_perf_mon_cntl0_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		start_thresh :11-0 +1,
		stop_thresh  :23-12 +1,
		start_mode   :25-24 +1,
		stop_mode    :27-26 +1,
		allow_wrap   :28-28 +1,
		_rsvd00      :31-29 +1;
	};
};

#define mmGMCON_PERF_MON_CNTL0_7_1 0xD4A // 7_1, 8_1, 8_2
union gmcon_perf_mon_cntl0_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		start_thresh       :11-0 +1,
		stop_thresh        :23-12 +1,
		start_mode         :25-24 +1,
		stop_mode          :27-26 +1,
		allow_wrap         :28-28 +1,
		thresh_cntr_id_ext :29-29 +1,
		start_trig_id_ext  :30-30 +1,
		stop_trig_id_ext   :31-31 +1;
	};
};


#define mmGMCON_PERF_MON_CNTL1_6_0 0xD4B // 6_0, 7_0
union gmcon_perf_mon_cntl1_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		thresh_cntr_id :5-0 +1,
		start_trig_id :11-6 +1,
		stop_trig_id  :17-12 +1,
		mon0_id       :23-18 +1,
		mon1_id       :29-24 +1,
		_rsvd00       :31-30 +1;
	};
};

#define mmGMCON_PERF_MON_CNTL1_7_1 0xD4B // 7_1, 8_1, 8_2
union gmcon_perf_mon_cntl1_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		thresh_cntr_id :5-0 +1,
		start_trig_id :11-6 +1,
		stop_trig_id  :17-12 +1,
		mon0_id       :24-18 +1,
		mon1_id       :31-25 +1;
	};
};


#define mmGMCON_PERF_MON_RSLT0_6_0 0xD4C // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_perf_mon_rslt0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmGMCON_PERF_MON_RSLT1_6_0 0xD4D // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_perf_mon_rslt1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmGMCON_PGFSM_CONFIG_6_0 0xD4E // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_pgfsm_config_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		fsm_addr       :7-0 +1,
		power_down     :8-8 +1,
		power_up       :9-9 +1,
		p1_select     :10-10 +1,
		p2_select     :11-11 +1,
		write         :12-12 +1,
		read          :13-13 +1,
		rsrvd         :26-14 +1,
		srbm_override :27-27 +1,
		reg_addr      :31-28 +1;
	};
};


#define mmGMCON_PGFSM_READ_6_0 0xD50 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_pgfsm_read_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		read_value         :23-0 +1,
		pgfsm_select       :27-24 +1,
		serdes_master_busy :28-28 +1,
		_rsvd00            :31-29 +1;
	};
};


#define mmGMCON_PGFSM_WRITE_6_0 0xD4F // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_pgfsm_write_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		write_value :31-0 +1;
	};
};


#define mmGMCON_RENG_EXECUTE_6_0 0xD42 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_reng_execute_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		reng_execute_on_pwr_up      :0-0 +1,
		reng_execute_now            :1-1 +1,
		reng_execute_now_start_ptr :11-2 +1,
		reng_execute_dsp_end_ptr   :21-12 +1,
		reng_execute_end_ptr       :31-22 +1;
	};
};


#define mmGMCON_RENG_RAM_DATA_6_0 0xD41 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_reng_ram_data_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		reng_ram_data :31-0 +1;
	};
};


#define mmGMCON_RENG_RAM_INDEX_6_0 0xD40 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_reng_ram_index_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		reng_ram_index :9-0 +1,
		_rsvd00       :31-10 +1;
	};
};


#define mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0_6_0 0xD48 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_stctrl_register_save_excl_set0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stctrl_register_save_excl0 :15-0 +1,
		stctrl_register_save_excl1 :31-16 +1;
	};
};


#define mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1_6_0 0xD49 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_stctrl_register_save_excl_set1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stctrl_register_save_excl2 :15-0 +1,
		stctrl_register_save_excl3 :31-16 +1;
	};
};


#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE0_6_0 0xD45 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_stctrl_register_save_range0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stctrl_register_save_base0  :15-0 +1,
		stctrl_register_save_limit0 :31-16 +1;
	};
};


#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE1_6_0 0xD46 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_stctrl_register_save_range1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stctrl_register_save_base1  :15-0 +1,
		stctrl_register_save_limit1 :31-16 +1;
	};
};


#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE2_6_0 0xD47 // 6_0, 7_0, 7_1, 8_1, 8_2
union gmcon_stctrl_register_save_range2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stctrl_register_save_base2  :15-0 +1,
		stctrl_register_save_limit2 :31-16 +1;
	};
};


#define mmMC_ARB_ADDR_HASH_6_0 0x9DC // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_addr_hash_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bank_xor_enable :3-0 +1,
		col_xor        :11-4 +1,
		row_xor        :27-12 +1,
		_rsvd00        :31-28 +1;
	};
};


#define mmMC_ARB_ADDR_SWIZ0_7_0 0x9CB // 7_0, 7_1, 8_1, 8_2
union mc_arb_addr_swiz0_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		a8   :3-0 +1,
		a9   :7-4 +1,
		a10 :11-8 +1,
		a11 :15-12 +1,
		a12 :19-16 +1,
		a13 :23-20 +1,
		a14 :27-24 +1,
		a15 :31-28 +1;
	};
};


#define mmMC_ARB_ADDR_SWIZ1_7_0 0x9CC // 7_0, 7_1, 8_1, 8_2
union mc_arb_addr_swiz1_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		a16      :3-0 +1,
		a17      :7-4 +1,
		a18     :11-8 +1,
		a19     :15-12 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_ARB_AGE_CNTL_7_0 0x9BF // 7_0
union mc_arb_age_cntl_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		reset_rd_group0  :0-0 +1,
		reset_rd_group1  :1-1 +1,
		reset_rd_group2  :2-2 +1,
		reset_rd_group3  :3-3 +1,
		reset_rd_group4  :4-4 +1,
		reset_rd_group5  :5-5 +1,
		reset_rd_group6  :6-6 +1,
		reset_rd_group7  :7-7 +1,
		reset_wr_group0  :8-8 +1,
		reset_wr_group1  :9-9 +1,
		reset_wr_group2 :10-10 +1,
		reset_wr_group3 :11-11 +1,
		reset_wr_group4 :12-12 +1,
		reset_wr_group5 :13-13 +1,
		reset_wr_group6 :14-14 +1,
		reset_wr_group7 :15-15 +1,
		age_low_rate_rd :18-16 +1,
		age_low_rate_wr :21-19 +1,
		_rsvd00         :31-22 +1;
	};
};

#define mmMC_ARB_AGE_CNTL_7_1 0x9BF // 7_1, 8_1, 8_2
union mc_arb_age_cntl_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		reset_rd_group0   :0-0 +1,
		reset_rd_group1   :1-1 +1,
		reset_rd_group2   :2-2 +1,
		reset_rd_group3   :3-3 +1,
		reset_rd_group4   :4-4 +1,
		reset_rd_group5   :5-5 +1,
		reset_rd_group6   :6-6 +1,
		reset_rd_group7   :7-7 +1,
		reset_wr_group0   :8-8 +1,
		reset_wr_group1   :9-9 +1,
		reset_wr_group2  :10-10 +1,
		reset_wr_group3  :11-11 +1,
		reset_wr_group4  :12-12 +1,
		reset_wr_group5  :13-13 +1,
		reset_wr_group6  :14-14 +1,
		reset_wr_group7  :15-15 +1,
		age_low_rate_rd  :18-16 +1,
		age_low_rate_wr  :21-19 +1,
		timer_stall_rd   :22-22 +1,
		timer_stall_wr   :23-23 +1,
		extend_weight_rd :24-24 +1,
		extend_weight_wr :25-25 +1,
		_rsvd00          :31-26 +1;
	};
};


#define mmMC_ARB_AGE_RD_6_0 0x9E9 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_age_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rate_group0    :1-0 +1,
		rate_group1    :3-2 +1,
		rate_group2    :5-4 +1,
		rate_group3    :7-6 +1,
		rate_group4    :9-8 +1,
		rate_group5   :11-10 +1,
		rate_group6   :13-12 +1,
		rate_group7   :15-14 +1,
		enable_group0 :16-16 +1,
		enable_group1 :17-17 +1,
		enable_group2 :18-18 +1,
		enable_group3 :19-19 +1,
		enable_group4 :20-20 +1,
		enable_group5 :21-21 +1,
		enable_group6 :22-22 +1,
		enable_group7 :23-23 +1,
		divide_group0 :24-24 +1,
		divide_group1 :25-25 +1,
		divide_group2 :26-26 +1,
		divide_group3 :27-27 +1,
		divide_group4 :28-28 +1,
		divide_group5 :29-29 +1,
		divide_group6 :30-30 +1,
		divide_group7 :31-31 +1;
	};
};


#define mmMC_ARB_AGE_WR_6_0 0x9EA // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_age_wr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rate_group0    :1-0 +1,
		rate_group1    :3-2 +1,
		rate_group2    :5-4 +1,
		rate_group3    :7-6 +1,
		rate_group4    :9-8 +1,
		rate_group5   :11-10 +1,
		rate_group6   :13-12 +1,
		rate_group7   :15-14 +1,
		enable_group0 :16-16 +1,
		enable_group1 :17-17 +1,
		enable_group2 :18-18 +1,
		enable_group3 :19-19 +1,
		enable_group4 :20-20 +1,
		enable_group5 :21-21 +1,
		enable_group6 :22-22 +1,
		enable_group7 :23-23 +1,
		divide_group0 :24-24 +1,
		divide_group1 :25-25 +1,
		divide_group2 :26-26 +1,
		divide_group3 :27-27 +1,
		divide_group4 :28-28 +1,
		divide_group5 :29-29 +1,
		divide_group6 :30-30 +1,
		divide_group7 :31-31 +1;
	};
};


#define mmMC_ARB_ATOMIC_8_1 0x9BE // 8_1, 8_2
union mc_arb_atomic_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		tc_grp          :2-0 +1,
		tc_grp_en       :3-3 +1,
		sdma_grp        :6-4 +1,
		sdma_grp_en     :7-7 +1,
		outstanding    :15-8 +1,
		atomic_rtn_grp :23-16 +1,
		_rsvd00        :31-24 +1;
	};
};


#define mmMC_ARB_BANKMAP_6_0 0x9D7 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_bankmap_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bank0    :3-0 +1,
		bank1    :7-4 +1,
		bank2   :11-8 +1,
		bank3   :15-12 +1,
		rank    :19-16 +1,
		_rsvd00 :31-20 +1;
	};
};


#define mmMC_ARB_BURST_TIME_8_1 0xA02 // 8_1
union mc_arb_burst_time_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		state0   :4-0 +1,
		state1   :9-5 +1,
		trrds0  :14-10 +1,
		trrds1  :19-15 +1,
		trrdl0  :24-20 +1,
		trrdl1  :29-25 +1,
		_rsvd00 :31-30 +1;
	};
};

#define mmMC_ARB_BURST_TIME_6_0 0xA02 // 6_0, 7_0, 7_1, 8_2
union mc_arb_burst_time_6_0 { // 6_0, 7_0, 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		state0   :4-0 +1,
		state1   :9-5 +1,
		state2  :14-10 +1,
		state3  :19-15 +1,
		_rsvd00 :31-20 +1;
	};
};


#define mmMC_ARB_BUSY_STATUS_7_0 0x9FD // 7_0, 7_1
union mc_arb_busy_status_7_0 { // 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		lm_rd0     :0-0 +1,
		lm_rd1     :1-1 +1,
		lm_wr0     :2-2 +1,
		lm_wr1     :3-3 +1,
		hm_rd0     :4-4 +1,
		hm_rd1     :5-5 +1,
		hm_wr0     :6-6 +1,
		hm_wr1     :7-7 +1,
		wde_rd0    :8-8 +1,
		wde_rd1    :9-9 +1,
		wde_wr0   :10-10 +1,
		wde_wr1   :11-11 +1,
		pop0      :12-12 +1,
		pop1      :13-13 +1,
		tagfifo0  :14-14 +1,
		tagfifo1  :15-15 +1,
		replay0   :16-16 +1,
		replay1   :17-17 +1,
		rdret0    :18-18 +1,
		rdret1    :19-19 +1,
		gecc2_rd0 :20-20 +1,
		gecc2_rd1 :21-21 +1,
		gecc2_wr0 :22-22 +1,
		gecc2_wr1 :23-23 +1,
		wcdr0     :24-24 +1,
		wcdr1     :25-25 +1,
		rtt0      :26-26 +1,
		rtt1      :27-27 +1,
		rem_rd0   :28-28 +1,
		rem_rd1   :29-29 +1,
		rem_wr0   :30-30 +1,
		rem_wr1   :31-31 +1;
	};
};

#define mmMC_ARB_BUSY_STATUS_8_1 0x9FD // 8_1, 8_2
union mc_arb_busy_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		lm_rd0     :0-0 +1,
		lm_rd1     :1-1 +1,
		lm_wr0     :2-2 +1,
		lm_wr1     :3-3 +1,
		hm_rd0     :4-4 +1,
		hm_rd1     :5-5 +1,
		hm_wr0     :6-6 +1,
		hm_wr1     :7-7 +1,
		wde_rd0    :8-8 +1,
		wde_rd1    :9-9 +1,
		wde_wr0   :10-10 +1,
		wde_wr1   :11-11 +1,
		pop0      :12-12 +1,
		pop1      :13-13 +1,
		tagfifo0  :14-14 +1,
		tagfifo1  :15-15 +1,
		replay0   :16-16 +1,
		replay1   :17-17 +1,
		rdret0    :18-18 +1,
		rdret1    :19-19 +1,
		gecc2_rd0 :20-20 +1,
		gecc2_rd1 :21-21 +1,
		gecc2_wr0 :22-22 +1,
		gecc2_wr1 :23-23 +1,
		wrret0    :24-24 +1,
		wrret1    :25-25 +1,
		rtt0      :26-26 +1,
		rtt1      :27-27 +1,
		rem_rd0   :28-28 +1,
		rem_rd1   :29-29 +1,
		rem_wr0   :30-30 +1,
		rem_wr1   :31-31 +1;
	};
};


#define mmMC_ARB_CAC_CNTL_6_0 0x9D4 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_cac_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable          :0-0 +1,
		read_weight     :6-1 +1,
		write_weight   :12-7 +1,
		allow_overflow :13-13 +1,
		_rsvd00        :31-14 +1;
	};
};


#define mmMC_ARB_CG_6_0 0x9FA // 6_0
union mc_arb_cg_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		cg_arb_req   :7-0 +1,
		cg_arb_resp :15-8 +1,
		_rsvd00     :31-16 +1;
	};
};

#define mmMC_ARB_CG_7_0 0x9FA // 7_0, 7_1, 8_1, 8_2
union mc_arb_cg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cg_arb_req   :7-0 +1,
		cg_arb_resp :15-8 +1,
		rsv_0       :23-16 +1,
		rsv_1       :31-24 +1;
	};
};


#define mmMC_ARB_DRAM_TIMING_6_0 0x9DD // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_dram_timing_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		actrd      :7-0 +1,
		actwr     :15-8 +1,
		rasmactrd :23-16 +1,
		rasmactwr :31-24 +1;
	};
};


#define mmMC_ARB_DRAM_TIMING2_6_0 0x9DE // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_dram_timing2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ras2ras   :7-0 +1,
		rp       :15-8 +1,
		wrplusrp :23-16 +1,
		bus_turn :28-24 +1,
		_rsvd00  :31-29 +1;
	};
};


#define mmMC_ARB_DRAM_TIMING2_1_6_0 0x9FF // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_dram_timing2_1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ras2ras   :7-0 +1,
		rp       :15-8 +1,
		wrplusrp :23-16 +1,
		bus_turn :28-24 +1,
		_rsvd00  :31-29 +1;
	};
};


#define mmMC_ARB_DRAM_TIMING_1_6_0 0x9FC // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_dram_timing_1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		actrd      :7-0 +1,
		actwr     :15-8 +1,
		rasmactrd :23-16 +1,
		rasmactwr :31-24 +1;
	};
};


#define mmMC_ARB_FED_CNTL_6_0 0x9C1 // 6_0
union mc_arb_fed_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		mode                :1-0 +1,
		wr_err              :3-2 +1,
		keep_poison_in_page :4-4 +1,
		_rsvd00            :31-5 +1;
	};
};

#define mmMC_ARB_FED_CNTL_7_0 0x9C1 // 7_0, 7_1, 8_1, 8_2
union mc_arb_fed_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mode                :1-0 +1,
		wr_err              :3-2 +1,
		keep_poison_in_page :4-4 +1,
		rdret_parity_nack   :5-5 +1,
		use_legacy_nack     :6-6 +1,
		debug_rsv          :31-7 +1;
	};
};


#define mmMC_ARB_GDEC_RD_CNTL_6_0 0x9EE // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_gdec_rd_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pagebit0         :3-0 +1,
		pagebit1         :7-4 +1,
		use_rank         :8-8 +1,
		use_rsno         :9-9 +1,
		rem_default_grp :13-10 +1,
		_rsvd00         :31-14 +1;
	};
};


#define mmMC_ARB_GDEC_WR_CNTL_6_0 0x9EF // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_gdec_wr_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pagebit0         :3-0 +1,
		pagebit1         :7-4 +1,
		use_rank         :8-8 +1,
		use_rsno         :9-9 +1,
		rem_default_grp :13-10 +1,
		_rsvd00         :31-14 +1;
	};
};


#define mmMC_ARB_GECC2_6_0 0x9C9 // 6_0
union mc_arb_gecc2_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		enable          :0-0 +1,
		ecc_mode        :2-1 +1,
		page_bit0       :4-3 +1,
		exor_bank_sel   :6-5 +1,
		no_gecc_cli    :10-7 +1,
		read_err       :13-11 +1,
		close_bank_rmw :14-14 +1,
		colfifo_water  :20-15 +1,
		_rsvd00        :31-21 +1;
	};
};

#define mmMC_ARB_GECC2_7_0 0x9C9 // 7_0, 7_1, 8_1, 8_2
union mc_arb_gecc2_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		ecc_mode            :2-1 +1,
		page_bit0           :4-3 +1,
		exor_bank_sel       :6-5 +1,
		no_gecc_cli        :10-7 +1,
		read_err           :13-11 +1,
		close_bank_rmw     :14-14 +1,
		colfifo_water      :20-15 +1,
		wraddr_conv        :21-21 +1,
		rmwrd_uncor_poison :22-22 +1,
		_rsvd00            :31-23 +1;
	};
};


#define mmMC_ARB_GECC2_CLI_6_0 0x9CA // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_gecc2_cli_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		no_gecc_cli0  :7-0 +1,
		no_gecc_cli1 :15-8 +1,
		no_gecc_cli2 :23-16 +1,
		no_gecc_cli3 :31-24 +1;
	};
};


#define mmMC_ARB_GECC2_DEBUG_6_0 0x9C4 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_gecc2_debug_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		num_err_bits :1-0 +1,
		direction    :2-2 +1,
		data_field   :4-3 +1,
		sw_injection :5-5 +1,
		_rsvd00     :31-6 +1;
	};
};


#define mmMC_ARB_GECC2_DEBUG2_6_0 0x9C5 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_gecc2_debug2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		period      :7-0 +1,
		err0_start :15-8 +1,
		err1_start :23-16 +1,
		err2_start :31-24 +1;
	};
};


#define mmMC_ARB_GECC2_MISC_6_0 0x9C3 // 6_0
union mc_arb_gecc2_misc_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		streak_break :3-0 +1,
		_rsvd00     :31-4 +1;
	};
};

#define mmMC_ARB_GECC2_MISC_7_0 0x9C3 // 7_0
union mc_arb_gecc2_misc_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		streak_break            :3-0 +1,
		col10_hack              :4-4 +1,
		cwrd_in_replay          :5-5 +1,
		no_eob_all_wr_in_replay :6-6 +1,
		debug_rsv              :31-7 +1;
	};
};

#define mmMC_ARB_GECC2_MISC_7_1 0x9C3 // 7_1, 8_1, 8_2
union mc_arb_gecc2_misc_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		streak_break                :3-0 +1,
		col10_hack                  :4-4 +1,
		cwrd_in_replay              :5-5 +1,
		no_eob_all_wr_in_replay     :6-6 +1,
		rmw_lm_wr_stall             :7-7 +1,
		rmw_stall_release           :8-8 +1,
		wr_edc_mask_replay          :9-9 +1,
		cwrd_replay_again          :10-10 +1,
		wrrdwr_replay_again        :11-11 +1,
		allow_rmw_err_after_replay :12-12 +1,
		debug_rsv                  :31-13 +1;
	};
};


#define mmMC_ARB_GECC2_STATUS_6_0 0x9C2 // 6_0
union mc_arb_gecc2_status_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		corr_sts0      :0-0 +1,
		uncorr_sts0    :1-1 +1,
		fed_sts0       :2-2 +1,
		rsvd0          :3-3 +1,
		corr_sts1      :4-4 +1,
		uncorr_sts1    :5-5 +1,
		fed_sts1       :6-6 +1,
		rsvd1          :7-7 +1,
		corr_clear0    :8-8 +1,
		uncorr_clear0  :9-9 +1,
		fed_clear0    :10-10 +1,
		rsvd2         :11-11 +1,
		corr_clear1   :12-12 +1,
		uncorr_clear1 :13-13 +1,
		fed_clear1    :14-14 +1,
		_rsvd00       :31-15 +1;
	};
};

#define mmMC_ARB_GECC2_STATUS_7_0 0x9C2 // 7_0, 7_1, 8_1, 8_2
union mc_arb_gecc2_status_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		corr_sts0            :0-0 +1,
		uncorr_sts0          :1-1 +1,
		fed_sts0             :2-2 +1,
		rsvd0                :3-3 +1,
		corr_sts1            :4-4 +1,
		uncorr_sts1          :5-5 +1,
		fed_sts1             :6-6 +1,
		rsvd1                :7-7 +1,
		corr_clear0          :8-8 +1,
		uncorr_clear0        :9-9 +1,
		fed_clear0          :10-10 +1,
		rsvd2               :11-11 +1,
		corr_clear1         :12-12 +1,
		uncorr_clear1       :13-13 +1,
		fed_clear1          :14-14 +1,
		rsvd3               :15-15 +1,
		rmwrd_corr_sts0     :16-16 +1,
		rmwrd_uncorr_sts0   :17-17 +1,
		rsvd4               :19-18 +1,
		rmwrd_corr_sts1     :20-20 +1,
		rmwrd_uncorr_sts1   :21-21 +1,
		rsvd5               :23-22 +1,
		rmwrd_corr_clear0   :24-24 +1,
		rmwrd_uncorr_clear0 :25-25 +1,
		rsvd6               :27-26 +1,
		rmwrd_corr_clear1   :28-28 +1,
		rmwrd_uncorr_clear1 :29-29 +1,
		_rsvd00             :31-30 +1;
	};
};


#define mmMC_ARB_GRUB_8_1 0x9C8 // 8_1, 8_2
union mc_arb_grub_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		grub_watermark      :7-0 +1,
		grub_watermark_pri :15-8 +1,
		grub_watermark_med :23-16 +1,
		reg_wr_en          :25-24 +1,
		reg_rd_sel         :26-26 +1,
		_rsvd00            :31-27 +1;
	};
};


#define mmMC_ARB_GRUB2_8_1 0xA01 // 8_1, 8_2
union mc_arb_grub2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		realtime_grp_rd                       :7-0 +1,
		realtime_grp_wr                      :15-8 +1,
		disp_rd_stall_en                     :16-16 +1,
		acp_rd_stall_en                      :17-17 +1,
		uvd_rd_stall_en                      :18-18 +1,
		vce0_rd_stall_en                     :19-19 +1,
		vce1_rd_stall_en                     :20-20 +1,
		realtime_rd_wts                      :21-21 +1,
		realtime_wr_wts                      :22-22 +1,
		urgent_by_disp_stall                 :23-23 +1,
		promote_by_dmif_urg                  :24-24 +1,
		priority_urgent_outstanding_only_rd  :25-25 +1,
		priority_promote_outstanding_only_rd :26-26 +1,
		priority_urgent_outstanding_only_wr  :27-27 +1,
		priority_promote_outstanding_only_wr :28-28 +1,
		_rsvd00                              :31-29 +1;
	};
};


#define mmMC_ARB_GRUB_PRIORITY1_RD_8_1 0xDD8 // 8_1, 8_2
union mc_arb_grub_priority1_rd_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cb0        :1-0 +1,
		cbcmask0   :3-2 +1,
		cbfmask0   :5-4 +1,
		db0        :7-6 +1,
		dbhtile0   :9-8 +1,
		dbsten0   :11-10 +1,
		tc0       :13-12 +1,
		acpg      :15-14 +1,
		acpo      :17-16 +1,
		dmif      :19-18 +1,
		dmif_ext0 :21-20 +1,
		dmif_ext1 :23-22 +1,
		dmif_tw   :25-24 +1,
		mcif      :27-26 +1,
		rlc       :29-28 +1,
		vmc       :31-30 +1;
	};
};


#define mmMC_ARB_GRUB_PRIORITY1_WR_8_1 0xDD9 // 8_1, 8_2
union mc_arb_grub_priority1_wr_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cb0       :1-0 +1,
		cbcmask0  :3-2 +1,
		cbfmask0  :5-4 +1,
		cbimmed0  :7-6 +1,
		db0       :9-8 +1,
		dbhtile0 :11-10 +1,
		dbsten0  :13-12 +1,
		tc0      :15-14 +1,
		sh       :17-16 +1,
		acpg     :19-18 +1,
		acpo     :21-20 +1,
		mcif     :23-22 +1,
		rlc      :25-24 +1,
		sdma1    :27-26 +1,
		smu      :29-28 +1,
		vce0     :31-30 +1;
	};
};


#define mmMC_ARB_GRUB_PRIORITY2_RD_8_1 0xDDA // 8_1, 8_2
union mc_arb_grub_priority2_rd_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		sdma1     :1-0 +1,
		smu       :3-2 +1,
		vce0      :5-4 +1,
		vce1      :7-6 +1,
		xdmam     :9-8 +1,
		sdma0    :11-10 +1,
		hdp      :13-12 +1,
		umc      :15-14 +1,
		uvd      :17-16 +1,
		uvd_ext0 :19-18 +1,
		uvd_ext1 :21-20 +1,
		sem      :23-22 +1,
		sammsp   :25-24 +1,
		vp8      :27-26 +1,
		isp      :29-28 +1,
		rsv2     :31-30 +1;
	};
};


#define mmMC_ARB_GRUB_PRIORITY2_WR_8_1 0xDDB // 8_1, 8_2
union mc_arb_grub_priority2_wr_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vce1      :1-0 +1,
		sammsp    :3-2 +1,
		xdma      :5-4 +1,
		xdmam     :7-6 +1,
		sdma0     :9-8 +1,
		hdp      :11-10 +1,
		umc      :13-12 +1,
		uvd      :15-14 +1,
		uvd_ext0 :17-16 +1,
		uvd_ext1 :19-18 +1,
		xdp      :21-20 +1,
		sem      :23-22 +1,
		ih       :25-24 +1,
		vp8      :27-26 +1,
		isp      :29-28 +1,
		vin0     :31-30 +1;
	};
};


#define mmMC_ARB_GRUB_PROMOTE_8_1 0x9CE // 8_1, 8_2
union mc_arb_grub_promote_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		urgent_rd   :7-0 +1,
		urgent_wr  :15-8 +1,
		promote_rd :23-16 +1,
		promote_wr :31-24 +1;
	};
};


#define mmMC_ARB_GRUB_REALTIME_RD_8_1 0x9F9 // 8_1, 8_2
union mc_arb_grub_realtime_rd_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cb0        :0-0 +1,
		cbcmask0   :1-1 +1,
		cbfmask0   :2-2 +1,
		db0        :3-3 +1,
		dbhtile0   :4-4 +1,
		dbsten0    :5-5 +1,
		tc0        :6-6 +1,
		ia         :7-7 +1,
		acpg       :8-8 +1,
		acpo       :9-9 +1,
		dmif      :10-10 +1,
		dmif_ext0 :11-11 +1,
		dmif_ext1 :12-12 +1,
		dmif_tw   :13-13 +1,
		mcif      :14-14 +1,
		rlc       :15-15 +1,
		vmc       :16-16 +1,
		sdma1     :17-17 +1,
		smu       :18-18 +1,
		vce0      :19-19 +1,
		vce1      :20-20 +1,
		xdmam     :21-21 +1,
		sdma0     :22-22 +1,
		hdp       :23-23 +1,
		umc       :24-24 +1,
		uvd       :25-25 +1,
		uvd_ext0  :26-26 +1,
		uvd_ext1  :27-27 +1,
		sem       :28-28 +1,
		sammsp    :29-29 +1,
		vp8       :30-30 +1,
		isp       :31-31 +1;
	};
};


#define mmMC_ARB_GRUB_REALTIME_WR_8_1 0x9FB // 8_1, 8_2
union mc_arb_grub_realtime_wr_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cb0       :0-0 +1,
		cbcmask0  :1-1 +1,
		cbfmask0  :2-2 +1,
		cbimmed0  :3-3 +1,
		db0       :4-4 +1,
		dbhtile0  :5-5 +1,
		dbsten0   :6-6 +1,
		tc0       :7-7 +1,
		sh        :8-8 +1,
		acpg      :9-9 +1,
		acpo     :10-10 +1,
		mcif     :11-11 +1,
		rlc      :12-12 +1,
		sdma1    :13-13 +1,
		smu      :14-14 +1,
		vce0     :15-15 +1,
		vce1     :16-16 +1,
		sammsp   :17-17 +1,
		xdma     :18-18 +1,
		xdmam    :19-19 +1,
		sdma0    :20-20 +1,
		hdp      :21-21 +1,
		umc      :22-22 +1,
		uvd      :23-23 +1,
		uvd_ext0 :24-24 +1,
		uvd_ext1 :25-25 +1,
		xdp      :26-26 +1,
		sem      :27-27 +1,
		ih       :28-28 +1,
		vp8      :29-29 +1,
		isp      :30-30 +1,
		vin0     :31-31 +1;
	};
};


#define mmMC_ARB_HARSH_BWCNT0_RD_7_0 0xDCE // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_bwcnt0_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_BWCNT0_WR_7_0 0xDCF // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_bwcnt0_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_BWCNT1_RD_7_0 0xDD0 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_bwcnt1_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_BWCNT1_WR_7_0 0xDD1 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_bwcnt1_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_BWPERIOD0_RD_7_0 0xDCA // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_bwperiod0_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_BWPERIOD0_WR_7_0 0xDCB // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_bwperiod0_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_BWPERIOD1_RD_7_0 0xDCC // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_bwperiod1_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_BWPERIOD1_WR_7_0 0xDCD // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_bwperiod1_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_CTL_RD_7_0 0xDD6 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_ctl_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		force_highest     :7-0 +1,
		harsh_rr          :8-8 +1,
		bank_age_only     :9-9 +1,
		use_legacy_harsh :10-10 +1,
		bwcnt_catchup    :11-11 +1,
		st_mode          :13-12 +1,
		force_stall      :21-14 +1,
		perf_mon_sel     :24-22 +1,
		_rsvd00          :31-25 +1;
	};
};


#define mmMC_ARB_HARSH_CTL_WR_7_0 0xDD7 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_ctl_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		force_highest     :7-0 +1,
		harsh_rr          :8-8 +1,
		bank_age_only     :9-9 +1,
		use_legacy_harsh :10-10 +1,
		bwcnt_catchup    :11-11 +1,
		st_mode          :13-12 +1,
		force_stall      :21-14 +1,
		perf_mon_sel     :24-22 +1,
		_rsvd00          :31-25 +1;
	};
};


#define mmMC_ARB_HARSH_EN_RD_7_0 0xDC0 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_en_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		tx_pri   :7-0 +1,
		bw_pri  :15-8 +1,
		fix_pri :23-16 +1,
		st_pri  :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_EN_WR_7_0 0xDC1 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_en_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		tx_pri   :7-0 +1,
		bw_pri  :15-8 +1,
		fix_pri :23-16 +1,
		st_pri  :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_SAT0_RD_7_0 0xDD2 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_sat0_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_SAT0_WR_7_0 0xDD3 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_sat0_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_SAT1_RD_7_0 0xDD4 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_sat1_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_SAT1_WR_7_0 0xDD5 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_sat1_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_TX_HI0_RD_7_0 0xDC2 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_tx_hi0_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_TX_HI0_WR_7_0 0xDC3 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_tx_hi0_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_TX_HI1_RD_7_0 0xDC4 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_tx_hi1_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_TX_HI1_WR_7_0 0xDC5 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_tx_hi1_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_TX_LO0_RD_7_0 0xDC6 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_tx_lo0_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_TX_LO0_WR_7_0 0xDC7 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_tx_lo0_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_TX_LO1_RD_7_0 0xDC8 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_tx_lo1_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_HARSH_TX_LO1_WR_7_0 0xDC9 // 7_0, 7_1, 8_1, 8_2
union mc_arb_harsh_tx_lo1_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_LAZY0_RD_6_0 0x9E5 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_lazy0_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_LAZY0_WR_6_0 0x9E6 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_lazy0_wr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0  :7-0 +1,
		group1 :15-8 +1,
		group2 :23-16 +1,
		group3 :31-24 +1;
	};
};


#define mmMC_ARB_LAZY1_RD_6_0 0x9E7 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_lazy1_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_LAZY1_WR_6_0 0x9E8 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_lazy1_wr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group4  :7-0 +1,
		group5 :15-8 +1,
		group6 :23-16 +1,
		group7 :31-24 +1;
	};
};


#define mmMC_ARB_LM_RD_6_0 0x9F0 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_lm_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		streak_limit         :7-0 +1,
		streak_limit_uber   :15-8 +1,
		streak_break        :16-16 +1,
		streak_uber         :17-17 +1,
		enable_two_list     :18-18 +1,
		popidle_rst_twolist :19-19 +1,
		skid1_rst_twolist   :20-20 +1,
		bankgroup_config    :23-21 +1,
		_rsvd00             :31-24 +1;
	};
};


#define mmMC_ARB_LM_WR_6_0 0x9F1 // 6_0, 7_0
union mc_arb_lm_wr_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		streak_limit         :7-0 +1,
		streak_limit_uber   :15-8 +1,
		streak_break        :16-16 +1,
		streak_uber         :17-17 +1,
		enable_two_list     :18-18 +1,
		popidle_rst_twolist :19-19 +1,
		skid1_rst_twolist   :20-20 +1,
		bankgroup_config    :23-21 +1,
		_rsvd00             :31-24 +1;
	};
};

#define mmMC_ARB_LM_WR_7_1 0x9F1 // 7_1
union mc_arb_lm_wr_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		streak_limit         :7-0 +1,
		streak_limit_uber   :15-8 +1,
		streak_break        :16-16 +1,
		streak_uber         :17-17 +1,
		enable_two_list     :18-18 +1,
		popidle_rst_twolist :19-19 +1,
		skid1_rst_twolist   :20-20 +1,
		bankgroup_config    :23-21 +1,
		maskwr_lm_eob       :24-24 +1,
		_rsvd00             :31-25 +1;
	};
};

#define mmMC_ARB_LM_WR_8_1 0x9F1 // 8_1, 8_2
union mc_arb_lm_wr_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		streak_limit         :7-0 +1,
		streak_limit_uber   :15-8 +1,
		streak_break        :16-16 +1,
		streak_uber         :17-17 +1,
		enable_two_list     :18-18 +1,
		popidle_rst_twolist :19-19 +1,
		skid1_rst_twolist   :20-20 +1,
		bankgroup_config    :23-21 +1,
		maskwr_lm_eob       :24-24 +1,
		atomic_lm_eob       :25-25 +1,
		atomic_rtn_lm_eob   :26-26 +1,
		_rsvd00             :31-27 +1;
	};
};


#define mmMC_ARB_MAX_LAT_CID_7_0 0x9F6 // 7_0, 7_1, 8_1, 8_2
union mc_arb_max_lat_cid_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cid_ch0       :7-0 +1,
		cid_ch1      :15-8 +1,
		write_ch0    :16-16 +1,
		write_ch1    :17-17 +1,
		realtime_ch0 :18-18 +1,
		realtime_ch1 :19-19 +1,
		_rsvd00      :31-20 +1;
	};
};


#define mmMC_ARB_MAX_LAT_RSLT0_7_0 0x9F7 // 7_0, 7_1, 8_1, 8_2
union mc_arb_max_lat_rslt0_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		max_latency :31-0 +1;
	};
};


#define mmMC_ARB_MAX_LAT_RSLT1_7_0 0x9F8 // 7_0, 7_1, 8_1, 8_2
union mc_arb_max_lat_rslt1_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		max_latency :31-0 +1;
	};
};


#define mmMC_ARB_MINCLKS_6_0 0x9DA // 6_0
union mc_arb_minclks_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		read_clks      :7-0 +1,
		write_clks    :15-8 +1,
		arb_rw_switch :16-16 +1,
		_rsvd00       :31-17 +1;
	};
};

#define mmMC_ARB_MINCLKS_7_0 0x9DA // 7_0, 7_1, 8_1, 8_2
union mc_arb_minclks_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		read_clks        :7-0 +1,
		write_clks      :15-8 +1,
		arb_rw_switch   :16-16 +1,
		rw_switch_harsh :18-17 +1,
		_rsvd00         :31-19 +1;
	};
};


#define mmMC_ARB_MISC_6_0 0x9D6 // 6_0
union mc_arb_misc_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		sticky_rfsh       :0-0 +1,
		idle_rfsh         :1-1 +1,
		stutter_rfsh      :2-2 +1,
		chan_couple      :10-3 +1,
		harshness        :18-11 +1,
		smart_rdwr_sw    :19-19 +1,
		cali_enable      :20-20 +1,
		cali_rates       :22-21 +1,
		dispurgvld_nowrt :23-23 +1,
		dispurg_nosw2wr  :24-24 +1,
		dispurg_stall    :25-25 +1,
		dispurg_throttle :29-26 +1,
		_rsvd00          :31-30 +1;
	};
};

#define mmMC_ARB_MISC_7_0 0x9D6 // 7_0, 7_1, 8_1, 8_2
union mc_arb_misc_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		sticky_rfsh       :0-0 +1,
		idle_rfsh         :1-1 +1,
		stutter_rfsh      :2-2 +1,
		chan_couple      :10-3 +1,
		harshness        :18-11 +1,
		smart_rdwr_sw    :19-19 +1,
		cali_enable      :20-20 +1,
		cali_rates       :22-21 +1,
		dispurgvld_nowrt :23-23 +1,
		dispurg_nosw2wr  :24-24 +1,
		dispurg_stall    :25-25 +1,
		dispurg_throttle :29-26 +1,
		extend_weight    :30-30 +1,
		acpurg_stall     :31-31 +1;
	};
};


#define mmMC_ARB_MISC2_6_0 0x9D5 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_misc2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                      :4-0 +1,
		tccdl4_bankbit3_xor_enable   :5-5 +1,
		tccdl4_bankbit3_xor_colbit4  :6-6 +1,
		tccdl4_bankbit3_xor_colbit5  :7-7 +1,
		tccdl4_bankbit3_xor_colbit6  :8-8 +1,
		tccdl4_bankbit3_xor_colbit7  :9-9 +1,
		tccdl4_bankbit3_xor_colbit8 :10-10 +1,
		pop_idle_replay             :11-11 +1,
		rdret_no_reordering         :12-12 +1,
		rdret_no_bp                 :13-13 +1,
		rdret_seq_skid              :17-14 +1,
		gecc                        :18-18 +1,
		gecc_rst                    :19-19 +1,
		gecc_status                 :20-20 +1,
		tagfifo_threshold           :24-21 +1,
		wcdr_replay_maskcnt         :27-25 +1,
		replay_debug                :28-28 +1,
		arb_debug29                 :29-29 +1,
		seq_rdy_pop_idle            :30-30 +1,
		tccdl4_replay_eob           :31-31 +1;
	};
};


#define mmMC_ARB_MISC3_7_0 0x9CD // 7_0
union mc_arb_misc3_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		no_gecc_ext_eob :0-0 +1,
		tbd_field      :31-1 +1;
	};
};

#define mmMC_ARB_MISC3_7_1 0x9CD // 7_1
union mc_arb_misc3_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		no_gecc_ext_eob :0-0 +1,
		chan4_en        :1-1 +1,
		chan4_arb_sel   :2-2 +1,
		tbd_field      :31-3 +1;
	};
};

#define mmMC_ARB_MISC3_8_1 0x9CD // 8_1, 8_2
union mc_arb_misc3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		no_gecc_ext_eob      :0-0 +1,
		chan4_en             :1-1 +1,
		chan4_arb_sel        :2-2 +1,
		uvd_urg_mode         :3-3 +1,
		uvd_dmif_harsh_wt_en :4-4 +1,
		tbd_field           :31-5 +1;
	};
};


#define mmMC_ARB_PERF_CID_7_1 0x9C6 // 7_1, 8_1, 8_2
union mc_arb_perf_cid_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ch0      :7-0 +1,
		ch1     :15-8 +1,
		ch0_en  :16-16 +1,
		ch1_en  :17-17 +1,
		_rsvd00 :31-18 +1;
	};
};


#define mmMC_ARB_PERF_MON_CNTL0_ECC_7_0 0x7DB // 7_0, 7_1
union mc_arb_perf_mon_cntl0_ecc_7_0 { // 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		allow_wrap :0-0 +1,
		_rsvd00   :31-1 +1;
	};
};


#define mmMC_ARB_PERFCOUNTER0_CFG_7_0 0x7BC // 7_0, 7_1, 8_1, 8_2
union mc_arb_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_ARB_PERFCOUNTER1_CFG_7_0 0x7BD // 7_0, 7_1, 8_1, 8_2
union mc_arb_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_ARB_PERFCOUNTER2_CFG_7_0 0x7BE // 7_0, 7_1, 8_1, 8_2
union mc_arb_perfcounter2_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_ARB_PERFCOUNTER3_CFG_7_0 0x7BF // 7_0, 7_1, 8_1, 8_2
union mc_arb_perfcounter3_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_ARB_PERFCOUNTER_HI_7_0 0x7AE // 7_0, 7_1, 8_1, 8_2
union mc_arb_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmMC_ARB_PERFCOUNTER_LO_7_0 0x7A6 // 7_0, 7_1, 8_1, 8_2
union mc_arb_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmMC_ARB_PERFCOUNTER_RSLT_CNTL_7_0 0x7D4 // 7_0, 7_1, 8_1, 8_2
union mc_arb_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmMC_ARB_PM_CNTL_6_0 0x9ED // 6_0
union mc_arb_pm_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		override_cgstate :1-0 +1,
		ovrr_cgrfsh      :2-2 +1,
		ovrr_cgsqm       :3-3 +1,
		srfsh_on_d1      :4-4 +1,
		blkout_on_d1     :5-5 +1,
		idle_on_d1       :6-6 +1,
		ovrr_pm          :7-7 +1,
		ovrr_pm_state    :9-8 +1,
		ovrr_rd         :10-10 +1,
		ovrr_rd_state   :11-11 +1,
		ovrr_wr         :12-12 +1,
		ovrr_wr_state   :13-13 +1,
		ovrr_rfsh       :14-14 +1,
		ovrr_rfsh_state :15-15 +1,
		_rsvd00         :17-16 +1,
		idle_on_d2      :18-18 +1,
		idle_on_d3      :19-19 +1,
		idle_cnt        :23-20 +1,
		_rsvd01         :31-24 +1;
	};
};

#define mmMC_ARB_PM_CNTL_7_0 0x9ED // 7_0, 7_1
union mc_arb_pm_cntl_7_0 { // 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		override_cgstate :1-0 +1,
		ovrr_cgrfsh      :2-2 +1,
		ovrr_cgsqm       :3-3 +1,
		srfsh_on_d1      :4-4 +1,
		blkout_on_d1     :5-5 +1,
		idle_on_d1       :6-6 +1,
		ovrr_pm          :7-7 +1,
		ovrr_pm_state    :9-8 +1,
		ovrr_rd         :10-10 +1,
		ovrr_rd_state   :11-11 +1,
		ovrr_wr         :12-12 +1,
		ovrr_wr_state   :13-13 +1,
		ovrr_rfsh       :14-14 +1,
		ovrr_rfsh_state :15-15 +1,
		rsv_0           :17-16 +1,
		idle_on_d2      :18-18 +1,
		idle_on_d3      :19-19 +1,
		idle_cnt        :23-20 +1,
		rsv_1           :24-24 +1,
		rsv_2           :25-25 +1,
		_rsvd00         :31-26 +1;
	};
};

#define mmMC_ARB_PM_CNTL_8_1 0x9ED // 8_1, 8_2
union mc_arb_pm_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		override_cgstate :1-0 +1,
		ovrr_cgrfsh      :2-2 +1,
		ovrr_cgsqm       :3-3 +1,
		srfsh_on_d1      :4-4 +1,
		blkout_on_d1     :5-5 +1,
		idle_on_d1       :6-6 +1,
		ovrr_pm          :7-7 +1,
		ovrr_pm_state    :9-8 +1,
		ovrr_rd         :10-10 +1,
		ovrr_rd_state   :11-11 +1,
		ovrr_wr         :12-12 +1,
		ovrr_wr_state   :13-13 +1,
		ovrr_rfsh       :14-14 +1,
		ovrr_rfsh_state :15-15 +1,
		ovrr_rd0_busy   :16-16 +1,
		ovrr_rd1_busy   :17-17 +1,
		idle_on_d2      :18-18 +1,
		idle_on_d3      :19-19 +1,
		idle_cnt        :23-20 +1,
		ovrr_wr0_busy   :24-24 +1,
		ovrr_wr1_busy   :25-25 +1,
		_rsvd00         :31-26 +1;
	};
};


#define mmMC_ARB_POP_6_0 0x9D9 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_pop_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable_arb                :0-0 +1,
		spec_open                 :1-1 +1,
		pop_depth                 :5-2 +1,
		wrdataindex_depth        :11-6 +1,
		skid_depth               :14-12 +1,
		wait_after_rfsh          :16-15 +1,
		quick_stop               :17-17 +1,
		enable_two_page          :18-18 +1,
		allow_eob_by_wrret_stall :19-19 +1,
		_rsvd00                  :31-20 +1;
	};
};


#define mmMC_ARB_RAMCFG_6_0 0x9D8 // 6_0
union mc_arb_ramcfg_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		noofbank    :1-0 +1,
		noofranks   :2-2 +1,
		noofrows    :5-3 +1,
		noofcols    :7-6 +1,
		chansize    :8-8 +1,
		_rsvd00    :11-9 +1,
		noofgroups :12-12 +1,
		_rsvd01    :31-13 +1;
	};
};

#define mmMC_ARB_RAMCFG_7_0 0x9D8 // 7_0, 7_1, 8_1, 8_2
union mc_arb_ramcfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		noofbank    :1-0 +1,
		noofranks   :2-2 +1,
		noofrows    :5-3 +1,
		noofcols    :7-6 +1,
		chansize    :8-8 +1,
		rsv_1       :9-9 +1,
		rsv_2      :10-10 +1,
		rsv_3      :11-11 +1,
		noofgroups :12-12 +1,
		rsv_4      :17-13 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_ARB_REMREQ_6_0 0x9F2 // 6_0
union mc_arb_remreq_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		rd_water          :7-0 +1,
		wr_water         :15-8 +1,
		wr_maxburst_size :19-16 +1,
		wr_lazy_timer    :23-20 +1,
		_rsvd00          :31-24 +1;
	};
};

#define mmMC_ARB_REMREQ_7_0 0x9F2 // 7_0, 7_1, 8_1, 8_2
union mc_arb_remreq_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rd_water                :7-0 +1,
		wr_water               :15-8 +1,
		wr_maxburst_size       :19-16 +1,
		wr_lazy_timer          :23-20 +1,
		enable_remote_nack_req :24-24 +1,
		_rsvd00                :31-25 +1;
	};
};


#define mmMC_ARB_REPLAY_6_0 0x9F3 // 6_0
union mc_arb_replay_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		enable_rd           :0-0 +1,
		enable_wr           :1-1 +1,
		wrack_mode          :2-2 +1,
		waw_enable          :3-3 +1,
		raw_enable          :4-4 +1,
		ignore_wr_cdc       :5-5 +1,
		break_on_stall      :6-6 +1,
		bos_enable_wait_cyc :7-7 +1,
		bos_wait_cyc       :14-8 +1,
		_rsvd00            :31-15 +1;
	};
};

#define mmMC_ARB_REPLAY_7_0 0x9F3 // 7_0, 7_1, 8_1, 8_2
union mc_arb_replay_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable_rd               :0-0 +1,
		enable_wr               :1-1 +1,
		wrack_mode              :2-2 +1,
		waw_enable              :3-3 +1,
		raw_enable              :4-4 +1,
		ignore_wr_cdc           :5-5 +1,
		break_on_stall          :6-6 +1,
		bos_enable_wait_cyc     :7-7 +1,
		bos_wait_cyc           :14-8 +1,
		no_pch_at_replay_start :15-15 +1,
		_rsvd00                :31-16 +1;
	};
};


#define mmMC_ARB_RET_CREDITS2_7_0 0x9C0 // 7_0
union mc_arb_ret_credits2_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		acp_wr   :7-0 +1,
		_rsvd00 :31-8 +1;
	};
};

#define mmMC_ARB_RET_CREDITS2_7_1 0x9C0 // 7_1
union mc_arb_ret_credits2_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		acp_wr                    :7-0 +1,
		neckdown_cntr_en_rd       :8-8 +1,
		neckdown_cntr_en_wr       :9-9 +1,
		acp_rdret_urg            :10-10 +1,
		hdp_rdret_urg            :11-11 +1,
		neckdown_cntr_monitor_rd :12-12 +1,
		neckdown_cntr_monitor_wr :13-13 +1,
		_rsvd00                  :31-14 +1;
	};
};

#define mmMC_ARB_RET_CREDITS2_8_1 0x9C0 // 8_1, 8_2
union mc_arb_ret_credits2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		acp_wr                    :7-0 +1,
		neckdown_cntr_en_rd       :8-8 +1,
		neckdown_cntr_en_wr       :9-9 +1,
		acp_rdret_urg            :10-10 +1,
		hdp_rdret_urg            :11-11 +1,
		neckdown_cntr_monitor_rd :12-12 +1,
		neckdown_cntr_monitor_wr :13-13 +1,
		disable_disp_rdy_rd      :14-14 +1,
		disable_acp_rdy_wr       :15-15 +1,
		rdret_credit_med         :23-16 +1,
		_rsvd00                  :31-24 +1;
	};
};


#define mmMC_ARB_RET_CREDITS_RD_6_0 0x9F4 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_ret_credits_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		lcl            :7-0 +1,
		hub           :15-8 +1,
		disp          :23-16 +1,
		return_credit :31-24 +1;
	};
};


#define mmMC_ARB_RET_CREDITS_WR_6_0 0x9F5 // 6_0, 7_0
union mc_arb_ret_credits_wr_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		lcl             :7-0 +1,
		hub            :15-8 +1,
		return_credit  :23-16 +1,
		wrret_seq_skid :27-24 +1,
		_rsvd00        :31-28 +1;
	};
};

#define mmMC_ARB_RET_CREDITS_WR_7_1 0x9F5 // 7_1, 8_1, 8_2
union mc_arb_ret_credits_wr_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		lcl             :7-0 +1,
		hub            :15-8 +1,
		return_credit  :23-16 +1,
		wrret_seq_skid :27-24 +1,
		wrret_bp       :28-28 +1,
		_rsvd00        :31-29 +1;
	};
};


#define mmMC_ARB_RFSH_CNTL_6_0 0x9EB // 6_0, 7_0
union mc_arb_rfsh_cntl_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable   :0-0 +1,
		urg0     :5-1 +1,
		urg1    :10-6 +1,
		accum   :11-11 +1,
		_rsvd00 :31-12 +1;
	};
};

#define mmMC_ARB_RFSH_CNTL_8_1 0x9EB // 8_1
union mc_arb_rfsh_cntl_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                    :0-0 +1,
		urg0                      :5-1 +1,
		urg1                     :10-6 +1,
		accum                    :11-11 +1,
		single_bank              :12-12 +1,
		push_single_bank_refresh :13-13 +1,
		pending_rate_sel         :16-14 +1,
		refsb_per_page           :17-17 +1,
		_rsvd00                  :31-18 +1;
	};
};

#define mmMC_ARB_RFSH_CNTL_7_1 0x9EB // 7_1, 8_2
union mc_arb_rfsh_cntl_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                    :0-0 +1,
		urg0                      :5-1 +1,
		urg1                     :10-6 +1,
		accum                    :11-11 +1,
		single_bank              :12-12 +1,
		push_single_bank_refresh :13-13 +1,
		pending_rate_sel         :16-14 +1,
		_rsvd00                  :31-17 +1;
	};
};


#define mmMC_ARB_RFSH_RATE_6_0 0x9EC // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_rfsh_rate_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		powermode0 :7-0 +1,
		_rsvd00   :31-8 +1;
	};
};


#define mmMC_ARB_RTT_CNTL0_6_0 0x9D0 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_rtt_cntl0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		start_idle          :1-1 +1,
		start_r2w           :3-2 +1,
		flush_on_enter      :4-4 +1,
		harsh_start         :5-5 +1,
		tps_harsh_priority  :6-6 +1,
		twrt_harsh_priority :7-7 +1,
		break_on_harsh      :8-8 +1,
		break_on_urgentrd   :9-9 +1,
		break_on_urgentwr  :10-10 +1,
		train_period       :13-11 +1,
		start_r2w_rfsh     :14-14 +1,
		debug_rsv_0        :15-15 +1,
		debug_rsv_1        :16-16 +1,
		debug_rsv_2        :17-17 +1,
		debug_rsv_3        :18-18 +1,
		debug_rsv_4        :19-19 +1,
		debug_rsv_5        :20-20 +1,
		debug_rsv_6        :21-21 +1,
		debug_rsv_7        :22-22 +1,
		debug_rsv_8        :23-23 +1,
		data_cntl          :24-24 +1,
		neighbor_bit       :25-25 +1,
		_rsvd00            :31-26 +1;
	};
};


#define mmMC_ARB_RTT_CNTL1_6_0 0x9D1 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_rtt_cntl1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		window_size           :4-0 +1,
		window_update         :5-5 +1,
		window_inc_threshold :12-6 +1,
		window_dec_threshold :19-13 +1,
		window_size_max      :24-20 +1,
		window_size_min      :29-25 +1,
		window_update_count  :31-30 +1;
	};
};


#define mmMC_ARB_RTT_CNTL2_6_0 0x9D2 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_rtt_cntl2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		sample_cnt              :5-0 +1,
		phase_adjust_threshold :11-6 +1,
		phase_adjust_size      :12-12 +1,
		filter_cntl            :13-13 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_ARB_RTT_DATA_6_0 0x9CF // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_rtt_data_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pattern  :7-0 +1,
		_rsvd00 :31-8 +1;
	};
};


#define mmMC_ARB_RTT_DEBUG_6_0 0x9D3 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_rtt_debug_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		debug_byte_ch0     :1-0 +1,
		debug_byte_ch1     :3-2 +1,
		shifted_phase_ch0 :11-4 +1,
		window_size_ch0   :16-12 +1,
		shifted_phase_ch1 :24-17 +1,
		window_size_ch1   :29-25 +1,
		_rsvd00           :31-30 +1;
	};
};


#define mmMC_ARB_SNOOP_8_1 0x9C7 // 8_1, 8_2
union mc_arb_snoop_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		tc_grp_rd       :2-0 +1,
		tc_grp_rd_en    :3-3 +1,
		tc_grp_wr       :6-4 +1,
		tc_grp_wr_en    :7-7 +1,
		sdma_grp_rd    :10-8 +1,
		sdma_grp_rd_en :11-11 +1,
		sdma_grp_wr    :14-12 +1,
		sdma_grp_wr_en :15-15 +1,
		outstanding_rd :23-16 +1,
		outstanding_wr :31-24 +1;
	};
};


#define mmMC_ARB_SQM_CNTL_6_0 0x9DB // 6_0
union mc_arb_sqm_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		min_penal      :7-0 +1,
		dyn_sqm_enable :8-8 +1,
		sqm_reserve   :15-9 +1,
		ratio         :23-16 +1,
		ratio_debug   :31-24 +1;
	};
};

#define mmMC_ARB_SQM_CNTL_7_0 0x9DB // 7_0, 7_1, 8_1, 8_2
union mc_arb_sqm_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		min_penal      :7-0 +1,
		dyn_sqm_enable :8-8 +1,
		sqm_rdy16      :9-9 +1,
		sqm_reserve   :15-10 +1,
		ratio         :23-16 +1,
		ratio_debug   :31-24 +1;
	};
};


#define mmMC_ARB_SSM_7_0 0x9F9 // 7_0, 7_1
union mc_arb_ssm_7_0 { // 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		format   :4-0 +1,
		_rsvd00 :31-5 +1;
	};
};


#define mmMC_ARB_TM_CNTL_RD_6_0 0x9E3 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_tm_cntl_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		groupby_rank :0-0 +1,
		bank_select  :2-1 +1,
		match_rank   :3-3 +1,
		match_bank   :4-4 +1,
		_rsvd00     :31-5 +1;
	};
};


#define mmMC_ARB_TM_CNTL_WR_6_0 0x9E4 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_tm_cntl_wr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		groupby_rank :0-0 +1,
		bank_select  :2-1 +1,
		match_rank   :3-3 +1,
		match_bank   :4-4 +1,
		_rsvd00     :31-5 +1;
	};
};


#define mmMC_ARB_WCDR_6_0 0x9FB // 6_0, 7_0, 7_1
union mc_arb_wcdr_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		idle_enable           :0-0 +1,
		seq_idle              :1-1 +1,
		idle_period           :6-2 +1,
		idle_burst           :12-7 +1,
		idle_burst_mode      :13-13 +1,
		idle_wakeup          :15-14 +1,
		idle_deglitch_enable :16-16 +1,
		wpre_enable          :17-17 +1,
		wpre_threshold       :21-18 +1,
		wpre_max_burst       :24-22 +1,
		wpre_inc_read        :25-25 +1,
		wpre_inc_skididle    :26-26 +1,
		wpre_inc_seqidle     :27-27 +1,
		wpre_twopage         :28-28 +1,
		_rsvd00              :31-29 +1;
	};
};


#define mmMC_ARB_WCDR_2_6_0 0x9CE // 6_0, 7_0, 7_1
union mc_arb_wcdr_2_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		wpre_inc_step      :3-0 +1,
		wpre_min_threshold :8-4 +1,
		debug_0            :9-9 +1,
		debug_1           :10-10 +1,
		debug_2           :11-11 +1,
		debug_3           :12-12 +1,
		debug_4           :13-13 +1,
		debug_5           :14-14 +1,
		_rsvd00           :31-15 +1;
	};
};


#define mmMC_ARB_WTM_CNTL_RD_6_0 0x9DF // 6_0
union mc_arb_wtm_cntl_rd_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		wtmode              :1-0 +1,
		harsh_pri           :2-2 +1,
		allow_stutter_grp0  :3-3 +1,
		allow_stutter_grp1  :4-4 +1,
		allow_stutter_grp2  :5-5 +1,
		allow_stutter_grp3  :6-6 +1,
		allow_stutter_grp4  :7-7 +1,
		allow_stutter_grp5  :8-8 +1,
		allow_stutter_grp6  :9-9 +1,
		allow_stutter_grp7 :10-10 +1,
		_rsvd00            :31-11 +1;
	};
};

#define mmMC_ARB_WTM_CNTL_RD_7_0 0x9DF // 7_0, 7_1, 8_1, 8_2
union mc_arb_wtm_cntl_rd_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wtmode              :1-0 +1,
		harsh_pri           :2-2 +1,
		allow_stutter_grp0  :3-3 +1,
		allow_stutter_grp1  :4-4 +1,
		allow_stutter_grp2  :5-5 +1,
		allow_stutter_grp3  :6-6 +1,
		allow_stutter_grp4  :7-7 +1,
		allow_stutter_grp5  :8-8 +1,
		allow_stutter_grp6  :9-9 +1,
		allow_stutter_grp7 :10-10 +1,
		acp_harsh_pri      :11-11 +1,
		acp_over_disp      :12-12 +1,
		force_acp_urg      :13-13 +1,
		_rsvd00            :31-14 +1;
	};
};


#define mmMC_ARB_WTM_CNTL_WR_6_0 0x9E0 // 6_0
union mc_arb_wtm_cntl_wr_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		wtmode              :1-0 +1,
		harsh_pri           :2-2 +1,
		allow_stutter_grp0  :3-3 +1,
		allow_stutter_grp1  :4-4 +1,
		allow_stutter_grp2  :5-5 +1,
		allow_stutter_grp3  :6-6 +1,
		allow_stutter_grp4  :7-7 +1,
		allow_stutter_grp5  :8-8 +1,
		allow_stutter_grp6  :9-9 +1,
		allow_stutter_grp7 :10-10 +1,
		_rsvd00            :31-11 +1;
	};
};

#define mmMC_ARB_WTM_CNTL_WR_7_0 0x9E0 // 7_0, 7_1, 8_1, 8_2
union mc_arb_wtm_cntl_wr_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wtmode              :1-0 +1,
		harsh_pri           :2-2 +1,
		allow_stutter_grp0  :3-3 +1,
		allow_stutter_grp1  :4-4 +1,
		allow_stutter_grp2  :5-5 +1,
		allow_stutter_grp3  :6-6 +1,
		allow_stutter_grp4  :7-7 +1,
		allow_stutter_grp5  :8-8 +1,
		allow_stutter_grp6  :9-9 +1,
		allow_stutter_grp7 :10-10 +1,
		acp_harsh_pri      :11-11 +1,
		acp_over_disp      :12-12 +1,
		force_acp_urg      :13-13 +1,
		_rsvd00            :31-14 +1;
	};
};


#define mmMC_ARB_WTM_GRPWT_RD_6_0 0x9E1 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_wtm_grpwt_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		grp0     :1-0 +1,
		grp1     :3-2 +1,
		grp2     :5-4 +1,
		grp3     :7-6 +1,
		grp4     :9-8 +1,
		grp5    :11-10 +1,
		grp6    :13-12 +1,
		grp7    :15-14 +1,
		grp_ext :23-16 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_ARB_WTM_GRPWT_WR_6_0 0x9E2 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_arb_wtm_grpwt_wr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		grp0     :1-0 +1,
		grp1     :3-2 +1,
		grp2     :5-4 +1,
		grp3     :7-6 +1,
		grp4     :9-8 +1,
		grp5    :11-10 +1,
		grp6    :13-12 +1,
		grp7    :15-14 +1,
		grp_ext :23-16 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_BIST_AUTO_CNTL_6_0 0xA06 // 6_0, 7_1, 8_1
union mc_bist_auto_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mop         :1-0 +1,
		_rsvd00     :3-2 +1,
		adr_gen     :7-4 +1,
		lfsr_key   :23-8 +1,
		lfsr_reset :24-24 +1,
		adr_reset  :25-25 +1,
		_rsvd01    :31-26 +1;
	};
};


#define mmMC_BIST_CMD_CNTL_6_0 0xA8E // 6_0, 7_1, 8_1
union mc_bist_cmd_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		reset              :0-0 +1,
		cmd_issue_mode     :1-1 +1,
		cmd_issue_loop     :2-2 +1,
		loop_end_condition :3-3 +1,
		loop_cnt_max      :15-4 +1,
		cmd_issue_mode_u  :16-16 +1,
		cmd_issue_run     :17-17 +1,
		loop_cnt_rd       :27-18 +1,
		enable_d0         :28-28 +1,
		enable_d1         :29-29 +1,
		status_ch         :30-30 +1,
		done              :31-31 +1;
	};
};


#define mmMC_BIST_CMP_CNTL_6_0 0xA8D // 6_0, 7_1, 8_1
union mc_bist_cmp_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cmp_mask_byte    :3-0 +1,
		cmp_mask_bit    :11-4 +1,
		load_rtedc      :12-12 +1,
		data_store_sel  :13-13 +1,
		edc_store_sel   :14-14 +1,
		enable_cmd_fifo :15-15 +1,
		cmp             :17-16 +1,
		dat_mode        :18-18 +1,
		edc_store_mode  :19-19 +1,
		data_store_mode :21-20 +1,
		mismatch_cnt    :31-22 +1;
	};
};


#define mmMC_BIST_CMP_CNTL_2_6_0 0xAB6 // 6_0, 7_1, 8_1
union mc_bist_cmp_cntl_2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data_store_cnt     :4-0 +1,
		_rsvd00            :7-5 +1,
		data_store_cnt_rst :8-8 +1,
		_rsvd01           :11-9 +1,
		edc_store_cnt     :16-12 +1,
		_rsvd02           :19-17 +1,
		edc_store_cnt_rst :20-20 +1,
		_rsvd03           :31-21 +1;
	};
};


#define mmMC_BIST_CNTL_6_0 0xA05 // 6_0, 7_1, 8_1
union mc_bist_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		reset           :0-0 +1,
		run             :1-1 +1,
		ptr_rst_d0      :2-2 +1,
		ptr_rst_d1      :3-3 +1,
		mop_mode        :4-4 +1,
		adr_mode        :5-5 +1,
		dat_mode        :6-6 +1,
		_rsvd00         :9-7 +1,
		loop           :11-10 +1,
		enable_d0      :12-12 +1,
		enable_d1      :13-13 +1,
		load_rtdata_ch :14-14 +1,
		_rsvd01        :15-15 +1,
		loop_cnt       :27-16 +1,
		_rsvd02        :29-28 +1,
		done           :30-30 +1,
		load_rtdata    :31-31 +1;
	};
};


#define mmMC_BIST_DATA_MASK_6_0 0xA12 // 6_0, 7_1, 8_1
union mc_bist_data_mask_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mask :31-0 +1;
	};
};


#define mmMC_BIST_DATA_WORD0_6_0 0xA0A // 6_0, 7_1, 8_1
union mc_bist_data_word0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_BIST_DATA_WORD1_6_0 0xA0B // 6_0, 7_1, 8_1
union mc_bist_data_word1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_BIST_DATA_WORD2_6_0 0xA0C // 6_0, 7_1, 8_1
union mc_bist_data_word2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_BIST_DATA_WORD3_6_0 0xA0D // 6_0, 7_1, 8_1
union mc_bist_data_word3_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_BIST_DATA_WORD4_6_0 0xA0E // 6_0, 7_1, 8_1
union mc_bist_data_word4_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_BIST_DATA_WORD5_6_0 0xA0F // 6_0, 7_1, 8_1
union mc_bist_data_word5_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_BIST_DATA_WORD6_6_0 0xA10 // 6_0, 7_1, 8_1
union mc_bist_data_word6_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_BIST_DATA_WORD7_6_0 0xA11 // 6_0, 7_1, 8_1
union mc_bist_data_word7_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_BIST_DIR_CNTL_6_0 0xA07 // 6_0, 7_1, 8_1
union mc_bist_dir_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mop        :2-0 +1,
		eob        :3-3 +1,
		mop_load   :4-4 +1,
		data_load  :5-5 +1,
		cmd_rtr_d0 :6-6 +1,
		dat_rtr_d0 :7-7 +1,
		cmd_rtr_d1 :8-8 +1,
		dat_rtr_d1 :9-9 +1,
		mop3      :10-10 +1,
		_rsvd00   :31-11 +1;
	};
};


#define mmMC_BIST_EADDR_6_0 0xA09 // 6_0, 7_1, 8_1
union mc_bist_eaddr_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		col   :9-0 +1,
		row  :23-10 +1,
		bank :27-24 +1,
		rank :28-28 +1,
		colh :29-29 +1,
		rowh :31-30 +1;
	};
};


#define mmMC_BIST_MISMATCH_ADDR_6_0 0xA13 // 6_0, 7_1, 8_1
union mc_bist_mismatch_addr_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		col   :9-0 +1,
		row  :23-10 +1,
		bank :27-24 +1,
		rank :28-28 +1,
		colh :29-29 +1,
		rowh :31-30 +1;
	};
};


#define mmMC_BIST_RDATA_EDC_6_0 0xA1D // 6_0, 7_1, 8_1
union mc_bist_rdata_edc_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_MASK_6_0 0xA1C // 6_0, 7_1, 8_1
union mc_bist_rdata_mask_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mask :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_WORD0_6_0 0xA14 // 6_0, 7_1, 8_1
union mc_bist_rdata_word0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_WORD1_6_0 0xA15 // 6_0, 7_1, 8_1
union mc_bist_rdata_word1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_WORD2_6_0 0xA16 // 6_0, 7_1, 8_1
union mc_bist_rdata_word2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_WORD3_6_0 0xA17 // 6_0, 7_1, 8_1
union mc_bist_rdata_word3_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_WORD4_6_0 0xA18 // 6_0, 7_1, 8_1
union mc_bist_rdata_word4_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_WORD5_6_0 0xA19 // 6_0, 7_1, 8_1
union mc_bist_rdata_word5_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_WORD6_6_0 0xA1A // 6_0, 7_1, 8_1
union mc_bist_rdata_word6_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_BIST_RDATA_WORD7_6_0 0xA1B // 6_0, 7_1, 8_1
union mc_bist_rdata_word7_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_BIST_SADDR_6_0 0xA08 // 6_0, 7_1, 8_1
union mc_bist_saddr_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		col   :9-0 +1,
		row  :23-10 +1,
		bank :27-24 +1,
		rank :28-28 +1,
		colh :29-29 +1,
		rowh :31-30 +1;
	};
};


#define mmMC_CG_CONFIG_6_0 0x96F // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_cg_config_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcdw_wr_enable :0-0 +1,
		mcdx_wr_enable :1-1 +1,
		mcdy_wr_enable :2-2 +1,
		mcdz_wr_enable :3-3 +1,
		mc_rd_enable   :5-4 +1,
		index         :21-6 +1,
		_rsvd00       :31-22 +1;
	};
};


#define mmMC_CG_CONFIG_MCD_6_0 0x829 // 6_0, 7_0
union mc_cg_config_mcd_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		mcd0_wr_enable :0-0 +1,
		mcd1_wr_enable :1-1 +1,
		mcd2_wr_enable :2-2 +1,
		mcd3_wr_enable :3-3 +1,
		mcd4_wr_enable :4-4 +1,
		mcd5_wr_enable :5-5 +1,
		_rsvd00        :7-6 +1,
		mc_rd_enable  :10-8 +1,
		_rsvd01       :12-11 +1,
		index         :28-13 +1,
		_rsvd02       :31-29 +1;
	};
};

#define mmMC_CG_CONFIG_MCD_7_1 0x829 // 7_1, 8_1, 8_2
union mc_cg_config_mcd_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcd0_wr_enable    :0-0 +1,
		mcd1_wr_enable    :1-1 +1,
		mcd2_wr_enable    :2-2 +1,
		mcd3_wr_enable    :3-3 +1,
		mcd4_wr_enable    :4-4 +1,
		mcd5_wr_enable    :5-5 +1,
		mcd6_wr_enable    :6-6 +1,
		mcd7_wr_enable    :7-7 +1,
		mc_rd_enable     :10-8 +1,
		mc_rd_enable_sub :11-11 +1,
		_rsvd00          :12-12 +1,
		index            :28-13 +1,
		_rsvd01          :31-29 +1;
	};
};


#define mmMC_CG_DATAPORT_6_0 0xA21 // 6_0, 7_1, 8_1
#define mmMC_CG_DATAPORT_7_0 0xA32 // 7_0, 8_2
union mc_cg_dataport_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		data_field :31-0 +1;
	};
};


#define mmMC_CITF_CNTL_6_0 0x970 // 6_0
union mc_citf_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00              :1-0 +1,
		ignorepm             :2-2 +1,
		exemptpm             :3-3 +1,
		gfx_idle_override    :5-4 +1,
		mcd_srbm_mask_enable :6-6 +1,
		_rsvd01             :31-7 +1;
	};
};

#define mmMC_CITF_CNTL_7_0 0x970 // 7_0
union mc_citf_cntl_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                  :1-0 +1,
		ignorepm                 :2-2 +1,
		exemptpm                 :3-3 +1,
		gfx_idle_override        :5-4 +1,
		mcd_srbm_mask_enable     :6-6 +1,
		cntr_chmap_mode          :7-7 +1,
		remote_rb_connect_enable :8-8 +1,
		_rsvd01                 :31-9 +1;
	};
};

#define mmMC_CITF_CNTL_7_1 0x970 // 7_1, 8_1, 8_2
union mc_citf_cntl_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                  :1-0 +1,
		ignorepm                 :2-2 +1,
		exemptpm                 :3-3 +1,
		gfx_idle_override        :5-4 +1,
		mcd_srbm_mask_enable     :6-6 +1,
		cntr_chmap_mode          :8-7 +1,
		remote_rb_connect_enable :9-9 +1,
		_rsvd01                 :31-10 +1;
	};
};


#define mmMC_CITF_CREDITS_ARB_RD_6_0 0x972 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_credits_arb_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		read_lcl  :7-0 +1,
		read_hub :15-8 +1,
		read_pri :23-16 +1,
		lcl_pri  :24-24 +1,
		hub_pri  :25-25 +1,
		_rsvd00  :31-26 +1;
	};
};


#define mmMC_CITF_CREDITS_ARB_RD2_8_1 0x97E // 8_1, 8_2
union mc_citf_credits_arb_rd2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		read_med :7-0 +1,
		_rsvd00 :31-8 +1;
	};
};


#define mmMC_CITF_CREDITS_ARB_WR_6_0 0x973 // 6_0, 7_0
union mc_citf_credits_arb_wr_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		write_lcl  :7-0 +1,
		write_hub :15-8 +1,
		hub_pri   :16-16 +1,
		lcl_pri   :17-17 +1,
		_rsvd00   :31-18 +1;
	};
};

#define mmMC_CITF_CREDITS_ARB_WR_7_1 0x973 // 7_1, 8_1, 8_2
union mc_citf_credits_arb_wr_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		write_lcl  :7-0 +1,
		write_hub :15-8 +1,
		write_pri :23-16 +1,
		hub_pri   :24-24 +1,
		lcl_pri   :25-25 +1,
		_rsvd00   :31-26 +1;
	};
};


#define mmMC_CITF_CREDITS_VM_6_0 0x971 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_credits_vm_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		read_all   :5-0 +1,
		write_all :11-6 +1,
		_rsvd00   :31-12 +1;
	};
};


#define mmMC_CITF_CREDITS_XBAR_6_0 0x989 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_credits_xbar_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		read_lcl   :7-0 +1,
		write_lcl :15-8 +1,
		_rsvd00   :31-16 +1;
	};
};


#define mmMC_CITF_DAGB_CNTL_6_0 0x974 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_dagb_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		jump_ahead          :0-0 +1,
		center_rd_max_burst :4-1 +1,
		disable_self_init   :5-5 +1,
		center_wr_max_burst :9-6 +1,
		_rsvd00            :31-10 +1;
	};
};


#define mmMC_CITF_DAGB_DLY_6_0 0x977 // 6_0, 7_0
union mc_citf_dagb_dly_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		dly      :4-0 +1,
		_rsvd00 :15-5 +1,
		cli     :20-16 +1,
		_rsvd01 :23-21 +1,
		pos     :28-24 +1,
		_rsvd02 :31-29 +1;
	};
};

#define mmMC_CITF_DAGB_DLY_7_1 0x977 // 7_1
union mc_citf_dagb_dly_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		dly      :4-0 +1,
		_rsvd00 :15-5 +1,
		cli     :21-16 +1,
		_rsvd01 :23-22 +1,
		pos     :28-24 +1,
		_rsvd02 :31-29 +1;
	};
};

#define mmMC_CITF_DAGB_DLY_8_1 0x977 // 8_1, 8_2
union mc_citf_dagb_dly_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dly      :4-0 +1,
		_rsvd00 :15-5 +1,
		cli     :21-16 +1,
		_rsvd01 :23-22 +1,
		pos     :29-24 +1,
		_rsvd02 :31-30 +1;
	};
};


#define mmMC_CITF_INT_CREDITS_6_0 0x975 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_int_credits_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		remrdret        :5-0 +1,
		_rsvd00        :11-6 +1,
		cntr_rd_hub_lp :17-12 +1,
		cntr_rd_hub_hp :23-18 +1,
		cntr_rd_lcl    :29-24 +1,
		_rsvd01        :31-30 +1;
	};
};


#define mmMC_CITF_INT_CREDITS_WR_6_0 0x97D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_int_credits_wr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cntr_wr_hub  :5-0 +1,
		cntr_wr_lcl :11-6 +1,
		_rsvd00     :31-12 +1;
	};
};


#define mmMC_CITF_MISC_RD_CG_6_0 0x992 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_misc_rd_cg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ondly          :5-0 +1,
		offdly        :11-6 +1,
		rdydly        :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_CITF_MISC_VM_CG_6_0 0x994 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_misc_vm_cg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ondly          :5-0 +1,
		offdly        :11-6 +1,
		rdydly        :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_CITF_MISC_WR_CG_6_0 0x993 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_misc_wr_cg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ondly          :5-0 +1,
		offdly        :11-6 +1,
		rdydly        :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_CITF_PERF_MON_CNTL2_6_0 0x98E // 6_0
union mc_citf_perf_mon_cntl2_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		cid      :8-0 +1,
		_rsvd00 :31-9 +1;
	};
};

#define mmMC_CITF_PERF_MON_CNTL2_7_0 0x98E // 7_0, 7_1, 8_1, 8_2
union mc_citf_perf_mon_cntl2_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cid      :7-0 +1,
		_rsvd00 :31-8 +1;
	};
};


#define mmMC_CITF_PERF_MON_RSLT2_6_0 0x991 // 6_0, 7_0, 7_1
union mc_citf_perf_mon_rslt2_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00      :5-0 +1,
		cb_rd_busy   :6-6 +1,
		db_rd_busy   :7-7 +1,
		tc0_rd_busy  :8-8 +1,
		vc0_rd_busy  :9-9 +1,
		tc1_rd_busy :10-10 +1,
		vc1_rd_busy :11-11 +1,
		cb_wr_busy  :12-12 +1,
		db_wr_busy  :13-13 +1,
		sx_wr_busy  :14-14 +1,
		tc2_rd_busy :15-15 +1,
		tc0_wr_busy :16-16 +1,
		tc1_wr_busy :17-17 +1,
		tc2_wr_busy :18-18 +1,
		_rsvd01     :31-19 +1;
	};
};

#define mmMC_CITF_PERF_MON_RSLT2_8_1 0x991 // 8_1, 8_2
union mc_citf_perf_mon_rslt2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00        :0-0 +1,
		cb_rd_busy     :1-1 +1,
		db_rd_busy     :2-2 +1,
		tc0_rd_busy    :3-3 +1,
		vc0_rd_busy    :4-4 +1,
		tc1_rd_busy    :5-5 +1,
		vc1_rd_busy    :6-6 +1,
		cb_wr_busy     :7-7 +1,
		db_wr_busy     :8-8 +1,
		sx_wr_busy     :9-9 +1,
		tc2_rd_busy   :10-10 +1,
		tc0_wr_busy   :11-11 +1,
		tc1_wr_busy   :12-12 +1,
		tc2_wr_busy   :13-13 +1,
		tc0_atom_busy :14-14 +1,
		tc1_atom_busy :15-15 +1,
		tc2_atom_busy :16-16 +1,
		cb_atom_busy  :17-17 +1,
		db_atom_busy  :18-18 +1,
		_rsvd01       :31-19 +1;
	};
};


#define mmMC_CITF_PERFCOUNTER0_CFG_7_0 0x7B0 // 7_0, 7_1, 8_1, 8_2
union mc_citf_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_CITF_PERFCOUNTER1_CFG_7_0 0x7B1 // 7_0, 7_1, 8_1, 8_2
union mc_citf_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_CITF_PERFCOUNTER2_CFG_7_0 0x7B2 // 7_0, 7_1, 8_1, 8_2
union mc_citf_perfcounter2_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_CITF_PERFCOUNTER3_CFG_7_0 0x7B3 // 7_0, 7_1, 8_1, 8_2
union mc_citf_perfcounter3_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_CITF_PERFCOUNTER_HI_7_0 0x7A8 // 7_0, 7_1, 8_1, 8_2
union mc_citf_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmMC_CITF_PERFCOUNTER_LO_7_0 0x7A0 // 7_0, 7_1, 8_1, 8_2
union mc_citf_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmMC_CITF_PERFCOUNTER_RSLT_CNTL_7_0 0x7CE // 7_0, 7_1, 8_1, 8_2
union mc_citf_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmMC_CITF_REMREQ_6_0 0x97A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_citf_remreq_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		read_credits    :6-0 +1,
		write_credits  :13-7 +1,
		credits_enable :14-14 +1,
		_rsvd00        :31-15 +1;
	};
};


#define mmMC_CITF_RET_MODE_6_0 0x976 // 6_0, 7_0
union mc_citf_ret_mode_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		inorder_rd :0-0 +1,
		inorder_wr :1-1 +1,
		rempri_rd  :2-2 +1,
		rempri_wr  :3-3 +1,
		lclpri_rd  :4-4 +1,
		lclpri_wr  :5-5 +1,
		_rsvd00   :31-6 +1;
	};
};

#define mmMC_CITF_RET_MODE_7_1 0x976 // 7_1, 8_1, 8_2
union mc_citf_ret_mode_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		inorder_rd             :0-0 +1,
		inorder_wr             :1-1 +1,
		rempri_rd              :2-2 +1,
		rempri_wr              :3-3 +1,
		lclpri_rd              :4-4 +1,
		lclpri_wr              :5-5 +1,
		rdret_stall_en         :6-6 +1,
		rdret_stall_threshold :14-7 +1,
		_rsvd00               :31-15 +1;
	};
};


#define mmMC_CITF_WTM_RD_CNTL_6_0 0x97F // 6_0
union mc_citf_wtm_rd_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		group0_decrement  :2-0 +1,
		group1_decrement  :5-3 +1,
		group2_decrement  :8-6 +1,
		group3_decrement :11-9 +1,
		group4_decrement :14-12 +1,
		group5_decrement :17-15 +1,
		group6_decrement :20-18 +1,
		group7_decrement :23-21 +1,
		disable_remote   :24-24 +1,
		_rsvd00          :31-25 +1;
	};
};

#define mmMC_CITF_WTM_RD_CNTL_7_0 0x97F // 7_0, 7_1, 8_1, 8_2
union mc_citf_wtm_rd_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0_decrement  :2-0 +1,
		group1_decrement  :5-3 +1,
		group2_decrement  :8-6 +1,
		group3_decrement :11-9 +1,
		group4_decrement :14-12 +1,
		group5_decrement :17-15 +1,
		group6_decrement :20-18 +1,
		group7_decrement :23-21 +1,
		disable_remote   :24-24 +1,
		disable_local    :25-25 +1,
		_rsvd00          :31-26 +1;
	};
};


#define mmMC_CITF_WTM_WR_CNTL_6_0 0x980 // 6_0
union mc_citf_wtm_wr_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		group0_decrement  :2-0 +1,
		group1_decrement  :5-3 +1,
		group2_decrement  :8-6 +1,
		group3_decrement :11-9 +1,
		group4_decrement :14-12 +1,
		group5_decrement :17-15 +1,
		group6_decrement :20-18 +1,
		group7_decrement :23-21 +1,
		disable_remote   :24-24 +1,
		_rsvd00          :31-25 +1;
	};
};

#define mmMC_CITF_WTM_WR_CNTL_7_0 0x980 // 7_0, 7_1, 8_1, 8_2
union mc_citf_wtm_wr_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0_decrement  :2-0 +1,
		group1_decrement  :5-3 +1,
		group2_decrement  :8-6 +1,
		group3_decrement :11-9 +1,
		group4_decrement :14-12 +1,
		group5_decrement :17-15 +1,
		group6_decrement :20-18 +1,
		group7_decrement :23-21 +1,
		disable_remote   :24-24 +1,
		disable_local    :25-25 +1,
		_rsvd00          :31-26 +1;
	};
};


#define mmMC_CITF_XTRA_ENABLE_6_0 0x96D // 6_0
union mc_citf_xtra_enable_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		cb1_rd   :0-0 +1,
		cb1_wr   :1-1 +1,
		db1_rd   :2-2 +1,
		db1_wr   :3-3 +1,
		tc2_rd   :4-4 +1,
		_rsvd00  :7-5 +1,
		arb_dbg :11-8 +1,
		tc2_wr  :12-12 +1,
		_rsvd01 :31-13 +1;
	};
};

#define mmMC_CITF_XTRA_ENABLE_7_0 0x96D // 7_0, 7_1, 8_1, 8_2
union mc_citf_xtra_enable_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cb1_rd               :0-0 +1,
		cb1_wr               :1-1 +1,
		db1_rd               :2-2 +1,
		db1_wr               :3-3 +1,
		tc2_rd               :4-4 +1,
		_rsvd00              :7-5 +1,
		arb_dbg             :11-8 +1,
		tc2_wr              :12-12 +1,
		cb0_connect_cntl    :14-13 +1,
		db0_connect_cntl    :16-15 +1,
		cb1_connect_cntl    :18-17 +1,
		db1_connect_cntl    :20-19 +1,
		tc0_connect_cntl    :22-21 +1,
		tc1_connect_cntl    :24-23 +1,
		cb0_cid_cntl_enable :25-25 +1,
		db0_cid_cntl_enable :26-26 +1,
		cb1_cid_cntl_enable :27-27 +1,
		db1_cid_cntl_enable :28-28 +1,
		tc2_repair_enable   :30-29 +1,
		_rsvd01             :31-31 +1;
	};
};


#define mmMC_CONFIG_6_0 0x800 // 6_0, 7_0
union mc_config_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		mcdw_wr_enable         :0-0 +1,
		mcdx_wr_enable         :1-1 +1,
		mcdy_wr_enable         :2-2 +1,
		mcdz_wr_enable         :3-3 +1,
		mc_rd_enable           :5-4 +1,
		_rsvd00               :30-6 +1,
		mcc_index_mode_enable :31-31 +1;
	};
};

#define mmMC_CONFIG_7_1 0x800 // 7_1, 8_1, 8_2
union mc_config_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcdw_wr_enable         :0-0 +1,
		mcdx_wr_enable         :1-1 +1,
		mcdy_wr_enable         :2-2 +1,
		mcdz_wr_enable         :3-3 +1,
		mcds_wr_enable         :4-4 +1,
		mcdt_wr_enable         :5-5 +1,
		mcdu_wr_enable         :6-6 +1,
		mcdv_wr_enable         :7-7 +1,
		mc_rd_enable          :10-8 +1,
		_rsvd00               :30-11 +1,
		mcc_index_mode_enable :31-31 +1;
	};
};


#define mmMC_CONFIG_MCD_6_0 0x828 // 6_0, 7_0
union mc_config_mcd_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		mcd0_wr_enable         :0-0 +1,
		mcd1_wr_enable         :1-1 +1,
		mcd2_wr_enable         :2-2 +1,
		mcd3_wr_enable         :3-3 +1,
		mcd4_wr_enable         :4-4 +1,
		mcd5_wr_enable         :5-5 +1,
		_rsvd00                :7-6 +1,
		mc_rd_enable          :10-8 +1,
		_rsvd01               :30-11 +1,
		mcd_index_mode_enable :31-31 +1;
	};
};

#define mmMC_CONFIG_MCD_7_1 0x828 // 7_1, 8_1, 8_2
union mc_config_mcd_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcd0_wr_enable         :0-0 +1,
		mcd1_wr_enable         :1-1 +1,
		mcd2_wr_enable         :2-2 +1,
		mcd3_wr_enable         :3-3 +1,
		mcd4_wr_enable         :4-4 +1,
		mcd5_wr_enable         :5-5 +1,
		mcd6_wr_enable         :6-6 +1,
		mcd7_wr_enable         :7-7 +1,
		mc_rd_enable          :10-8 +1,
		mc_rd_enable_sub      :11-11 +1,
		arb0_wr_enable        :12-12 +1,
		arb1_wr_enable        :13-13 +1,
		_rsvd00               :30-14 +1,
		mcd_index_mode_enable :31-31 +1;
	};
};


#define mmMC_DLB_CONFIG0_7_1 0xD93 // 7_1, 8_1
union mc_dlb_config0_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		conf_en_ch0  :0-0 +1,
		conf_en_ch1  :1-1 +1,
		conf_auto_en :2-2 +1,
		_rsvd00      :3-3 +1,
		mask         :7-4 +1,
		ptr         :17-8 +1,
		_rsvd01     :31-18 +1;
	};
};


#define mmMC_DLB_CONFIG1_7_1 0xD94 // 7_1, 8_1
union mc_dlb_config1_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_MISCCTRL0_7_1 0xD90 // 7_1, 8_1
union mc_dlb_miscctrl0_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		udd_on_status_bits :0-0 +1,
		load_data_sel      :1-1 +1,
		load_udd           :2-2 +1,
		adr_status_sel     :3-3 +1,
		data_sel           :7-4 +1,
		prbs_chk_load_cnt :14-8 +1,
		_rsvd00           :15-15 +1,
		udd               :31-16 +1;
	};
};


#define mmMC_DLB_MISCCTRL1_7_1 0xD91 // 7_1, 8_1
union mc_dlb_miscctrl1_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		prbs_err_cnt_limit :31-0 +1;
	};
};


#define mmMC_DLB_MISCCTRL2_7_1 0xD92 // 7_1, 8_1
union mc_dlb_miscctrl2_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		prbs_run_length  :16-0 +1,
		prbs_freerun     :17-17 +1,
		prbs15_mode      :18-18 +1,
		prbs23_mode      :19-19 +1,
		stop_on_next_err :20-20 +1,
		stop_clk         :21-21 +1,
		_rsvd00          :23-22 +1,
		sweep_dly        :25-24 +1,
		gray_code_en     :26-26 +1,
		_rsvd01          :27-27 +1,
		sel_phy_prbs_chk :28-28 +1,
		sel_ac_prbs_chk  :29-29 +1,
		status_sel       :30-30 +1,
		_rsvd02          :31-31 +1;
	};
};


#define mmMC_DLB_SETUP_7_1 0xD95 // 7_1, 8_1
union mc_dlb_setup_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dlb_en         :0-0 +1,
		dlb_fifo_en    :1-1 +1,
		dlb_status_en  :2-2 +1,
		dlb_config_en  :3-3 +1,
		dlb_prbs_en    :4-4 +1,
		prbs_gen_rst   :5-5 +1,
		prbs_chk_rst   :6-6 +1,
		prbs_phy_rst   :7-7 +1,
		qdr_mode       :8-8 +1,
		_rsvd00       :15-9 +1,
		chk_data_bits :23-16 +1,
		mem_bit_sel   :28-24 +1,
		_rsvd01       :30-29 +1,
		rxtxlp_en     :31-31 +1;
	};
};


#define mmMC_DLB_SETUPFIFO_7_1 0xD97 // 7_1, 8_1
union mc_dlb_setupfifo_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		write_fifo_rst     :0-0 +1,
		read_fifo_rst      :1-1 +1,
		both_fifo_rst      :2-2 +1,
		sync_rst           :3-3 +1,
		sync_rst_mask      :5-4 +1,
		output_en_rst      :6-6 +1,
		_rsvd00            :7-7 +1,
		shift_wr_fifo_ptr  :9-8 +1,
		delay_rd_fifo_ptr :12-10 +1,
		_rsvd01           :15-13 +1,
		strobe            :19-16 +1,
		_rsvd02           :31-20 +1;
	};
};


#define mmMC_DLB_SETUPSWEEP_7_1 0xD96 // 7_1, 8_1
union mc_dlb_setupsweep_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dll_rst   :0-0 +1,
		config    :1-1 +1,
		master    :2-2 +1,
		_rsvd00   :3-3 +1,
		dlldly    :7-4 +1,
		dllsteps :12-8 +1,
		_rsvd01  :31-13 +1;
	};
};


#define mmMC_DLB_STATUS_7_1 0xD99 // 7_1, 8_1
union mc_dlb_status_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		stick_error :3-0 +1,
		lock        :7-4 +1,
		sweep_done :11-8 +1,
		_rsvd00    :31-12 +1;
	};
};


#define mmMC_DLB_STATUS_MISC0_7_1 0xD9A // 7_1, 8_1
union mc_dlb_status_misc0_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_STATUS_MISC1_7_1 0xD9B // 7_1, 8_1
union mc_dlb_status_misc1_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_STATUS_MISC2_7_1 0xD9C // 7_1, 8_1
union mc_dlb_status_misc2_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_STATUS_MISC3_7_1 0xD9D // 7_1, 8_1
union mc_dlb_status_misc3_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_STATUS_MISC4_7_1 0xD9E // 7_1, 8_1
union mc_dlb_status_misc4_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_STATUS_MISC5_7_1 0xD9F // 7_1, 8_1
union mc_dlb_status_misc5_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_STATUS_MISC6_7_1 0xDA0 // 7_1, 8_1
union mc_dlb_status_misc6_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_STATUS_MISC7_7_1 0xDA1 // 7_1, 8_1
union mc_dlb_status_misc7_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_DLB_WRITE_MASK_7_1 0xD98 // 7_1, 8_1
union mc_dlb_write_mask_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit_mask :21-0 +1,
		_rsvd00  :23-22 +1,
		ch_mask  :27-24 +1,
		_rsvd01  :31-28 +1;
	};
};


#define mmMC_FUS_ARB_GARLIC_CNTL_7_0 0xA20 // 7_0, 8_2
union mc_fus_arb_garlic_cntl_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rx_rdresp_fifo_ptr_init_value  :7-0 +1,
		rx_wrresp_fifo_ptr_init_value :14-8 +1,
		en_64_byte_write              :15-15 +1,
		edc_response_enable           :16-16 +1,
		outstanding_rdresp_limit      :25-17 +1,
		outstanding_wrresp_limit      :31-26 +1;
	};
};


#define mmMC_FUS_ARB_GARLIC_ISOC_PRI_7_0 0xA1F // 7_0, 8_2
union mc_fus_arb_garlic_isoc_pri_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dmif_rd_tokurg_en      :0-0 +1,
		uvd_rd_tokurg_en       :1-1 +1,
		vce_rd_tokurg_en       :2-2 +1,
		acp_rd_tokurg_en       :3-3 +1,
		dmif_rd_priurg_en      :4-4 +1,
		uvd_rd_priurg_en       :5-5 +1,
		vce_rd_priurg_en       :6-6 +1,
		acp_rd_priurg_en       :7-7 +1,
		dmif_rd_isoc_en        :8-8 +1,
		uvd_rd_isoc_en         :9-9 +1,
		vce_rd_isoc_en        :10-10 +1,
		mcif_rd_isoc_en       :11-11 +1,
		umc_rd_isoc_en        :12-12 +1,
		vceu_rd_isoc_en       :13-13 +1,
		acp_rd_isoc_en        :14-14 +1,
		reqpri_override_en    :15-15 +1,
		reqpri_override_val   :17-16 +1,
		priprmte_override_en  :18-18 +1,
		tokurg_override_en    :19-19 +1,
		priurg_override_en    :20-20 +1,
		priprmte_override_val :21-21 +1,
		tokurg_override_val   :22-22 +1,
		priurg_override_val   :23-23 +1,
		garlic_req_credits    :28-24 +1,
		mm_rel_late           :29-29 +1,
		_rsvd00               :31-30 +1;
	};
};


#define mmMC_FUS_ARB_GARLIC_WR_PRI_7_0 0xA21 // 7_0, 8_2
union mc_fus_arb_garlic_wr_pri_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cb_wr_pri    :1-0 +1,
		db_wr_pri    :3-2 +1,
		tc_wr_pri    :5-4 +1,
		cp_wr_pri    :7-6 +1,
		hdp_wr_pri   :9-8 +1,
		xdp_wr_pri  :11-10 +1,
		umc_wr_pri  :13-12 +1,
		uvd_wr_pri  :15-14 +1,
		rlc_wr_pri  :17-16 +1,
		ih_wr_pri   :19-18 +1,
		sdma_wr_pri :21-20 +1,
		sem_wr_pri  :23-22 +1,
		sh_wr_pri   :25-24 +1,
		mcif_wr_pri :27-26 +1,
		vce_wr_pri  :29-28 +1,
		vceu_wr_pri :31-30 +1;
	};
};


#define mmMC_FUS_ARB_GARLIC_WR_PRI2_7_0 0xA22 // 7_0, 8_2
union mc_fus_arb_garlic_wr_pri2_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		smu_wr_pri :1-0 +1,
		sam_wr_pri :3-2 +1,
		acp_wr_pri :5-4 +1,
		_rsvd00   :31-6 +1;
	};
};


#define mmMC_FUS_DRAM0_BANK_ADDR_MAPPING_7_0 0xA11 // 7_0, 8_2
union mc_fus_dram0_bank_addr_mapping_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dimm0addrmap    :3-0 +1,
		dimm1addrmap    :7-4 +1,
		bankswizzlemode :8-8 +1,
		bankswap        :9-9 +1,
		_rsvd00        :31-10 +1;
	};
};


#define mmMC_FUS_DRAM0_CS0_BASE_7_0 0xA05 // 7_0, 8_2
union mc_fus_dram0_cs0_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		csenable       :0-0 +1,
		_rsvd00        :4-1 +1,
		baseaddr21_11 :15-5 +1,
		_rsvd01       :18-16 +1,
		baseaddr38_27 :30-19 +1,
		_rsvd02       :31-31 +1;
	};
};


#define mmMC_FUS_DRAM0_CS1_BASE_7_0 0xA07 // 7_0, 8_2
union mc_fus_dram0_cs1_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		csenable       :0-0 +1,
		_rsvd00        :4-1 +1,
		baseaddr21_11 :15-5 +1,
		_rsvd01       :18-16 +1,
		baseaddr38_27 :30-19 +1,
		_rsvd02       :31-31 +1;
	};
};


#define mmMC_FUS_DRAM0_CS2_BASE_7_0 0xA09 // 7_0, 8_2
union mc_fus_dram0_cs2_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		csenable       :0-0 +1,
		_rsvd00        :4-1 +1,
		baseaddr21_11 :15-5 +1,
		_rsvd01       :18-16 +1,
		baseaddr38_27 :30-19 +1,
		_rsvd02       :31-31 +1;
	};
};


#define mmMC_FUS_DRAM0_CS3_BASE_7_0 0xA0B // 7_0, 8_2
union mc_fus_dram0_cs3_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		csenable       :0-0 +1,
		_rsvd00        :4-1 +1,
		baseaddr21_11 :15-5 +1,
		_rsvd01       :18-16 +1,
		baseaddr38_27 :30-19 +1,
		_rsvd02       :31-31 +1;
	};
};


#define mmMC_FUS_DRAM0_CTL_BASE_7_0 0xA13 // 7_0, 8_2
union mc_fus_dram0_ctl_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dctsel       :2-0 +1,
		dctintlven   :6-3 +1,
		dctbaseaddr :27-7 +1,
		dctoffseten :28-28 +1,
		_rsvd00     :31-29 +1;
	};
};


#define mmMC_FUS_DRAM0_CTL_LIMIT_7_0 0xA15 // 7_0, 8_2
union mc_fus_dram0_ctl_limit_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dctlimitaddr  :20-0 +1,
		dramholevalid :21-21 +1,
		_rsvd00       :31-22 +1;
	};
};


#define mmMC_FUS_DRAM1_BANK_ADDR_MAPPING_7_0 0xA12 // 7_0, 8_2
union mc_fus_dram1_bank_addr_mapping_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dimm0addrmap    :3-0 +1,
		dimm1addrmap    :7-4 +1,
		bankswizzlemode :8-8 +1,
		bankswap        :9-9 +1,
		_rsvd00        :31-10 +1;
	};
};


#define mmMC_FUS_DRAM1_CS0_BASE_7_0 0xA06 // 7_0, 8_2
union mc_fus_dram1_cs0_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		csenable       :0-0 +1,
		_rsvd00        :4-1 +1,
		baseaddr21_11 :15-5 +1,
		_rsvd01       :18-16 +1,
		baseaddr38_27 :30-19 +1,
		_rsvd02       :31-31 +1;
	};
};


#define mmMC_FUS_DRAM1_CS1_BASE_7_0 0xA08 // 7_0, 8_2
union mc_fus_dram1_cs1_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		csenable       :0-0 +1,
		_rsvd00        :4-1 +1,
		baseaddr21_11 :15-5 +1,
		_rsvd01       :18-16 +1,
		baseaddr38_27 :30-19 +1,
		_rsvd02       :31-31 +1;
	};
};


#define mmMC_FUS_DRAM1_CS2_BASE_7_0 0xA0A // 7_0, 8_2
union mc_fus_dram1_cs2_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		csenable       :0-0 +1,
		_rsvd00        :4-1 +1,
		baseaddr21_11 :15-5 +1,
		_rsvd01       :18-16 +1,
		baseaddr38_27 :30-19 +1,
		_rsvd02       :31-31 +1;
	};
};


#define mmMC_FUS_DRAM1_CS3_BASE_7_0 0xA0C // 7_0, 8_2
union mc_fus_dram1_cs3_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		csenable       :0-0 +1,
		_rsvd00        :4-1 +1,
		baseaddr21_11 :15-5 +1,
		_rsvd01       :18-16 +1,
		baseaddr38_27 :30-19 +1,
		_rsvd02       :31-31 +1;
	};
};


#define mmMC_FUS_DRAM1_CTL_BASE_7_0 0xA14 // 7_0, 8_2
union mc_fus_dram1_ctl_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dctsel       :2-0 +1,
		dctintlven   :6-3 +1,
		dctbaseaddr :27-7 +1,
		dctoffseten :28-28 +1,
		_rsvd00     :31-29 +1;
	};
};


#define mmMC_FUS_DRAM1_CTL_LIMIT_7_0 0xA16 // 7_0, 8_2
union mc_fus_dram1_ctl_limit_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dctlimitaddr  :20-0 +1,
		dramholevalid :21-21 +1,
		_rsvd00       :31-22 +1;
	};
};


#define mmMC_FUS_DRAM_APER_BASE_7_0 0xA1A // 7_0, 8_2
union mc_fus_dram_aper_base_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base    :19-0 +1,
		_rsvd00 :31-20 +1;
	};
};


#define mmMC_FUS_DRAM_APER_DEF_7_0 0xA1E // 7_0, 8_2
union mc_fus_dram_aper_def_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		def                   :27-0 +1,
		lock_mc_fus_dram_regs :28-28 +1,
		_rsvd00               :31-29 +1;
	};
};


#define mmMC_FUS_DRAM_APER_TOP_7_0 0xA1B // 7_0, 8_2
union mc_fus_dram_aper_top_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		top     :19-0 +1,
		_rsvd00 :31-20 +1;
	};
};


#define mmMC_FUS_DRAM_C6SAVE_APER_BASE_7_0 0xA1C // 7_0
union mc_fus_dram_c6save_aper_base_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		base    :19-0 +1,
		_rsvd00 :31-20 +1;
	};
};


#define mmMC_FUS_DRAM_C6SAVE_APER_TOP_7_0 0xA1D // 7_0
union mc_fus_dram_c6save_aper_top_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		top     :19-0 +1,
		_rsvd00 :31-20 +1;
	};
};


#define mmMC_FUS_DRAM_CTL_HIGH_01_7_0 0xA17 // 7_0, 8_2
union mc_fus_dram_ctl_high_01_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dcthighaddroff0 :11-0 +1,
		dcthighaddroff1 :23-12 +1,
		_rsvd00         :31-24 +1;
	};
};


#define mmMC_FUS_DRAM_CTL_HIGH_23_7_0 0xA18 // 7_0, 8_2
union mc_fus_dram_ctl_high_23_7_0 { // 7_0, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dcthighaddroff2 :11-0 +1,
		dcthighaddroff3 :23-12 +1,
		_rsvd00         :31-24 +1;
	};
};


#define mmMC_FUS_DRAM_MODE_7_0 0xA19 // 7_0
union mc_fus_dram_mode_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		dctselintlvaddr :2-0 +1,
		gddr5en         :3-3 +1,
		dramholeoffset :12-4 +1,
		_rsvd00        :31-13 +1;
	};
};

#define mmMC_FUS_DRAM_MODE_8_2 0xA19 // 8_2
union mc_fus_dram_mode_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		dctselintlvaddr :2-0 +1,
		dramtype        :5-3 +1,
		dramholeoffset :14-6 +1,
		ddr3lpx32      :15-15 +1,
		bankgroupswap  :16-16 +1,
		_rsvd00        :31-17 +1;
	};
};


#define mmMC_GRUB_FEATURES_8_2 0xA36 // 8_2
union mc_grub_features_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_combine_off          :0-0 +1,
		sclk_cg_disable         :1-1 +1,
		prb_filter_disable      :2-2 +1,
		arb_nrt_stack_disable   :3-3 +1,
		arb_fixed_priority      :4-4 +1,
		priority_update_disable :5-5 +1,
		rt_bypass_off           :6-6 +1,
		sync_on_error_disable   :7-7 +1,
		sync_reflect_disable    :8-8 +1,
		_rsvd00                 :9-9 +1,
		arb_stall_en           :10-10 +1,
		credit_stall_en        :11-11 +1,
		arb_stall_set_sel      :13-12 +1,
		arb_stall_clr_sel      :15-14 +1,
		credit_stall_set_sel   :17-16 +1,
		credit_stall_clr_sel   :19-18 +1,
		wr_reorder_off         :20-20 +1,
		_rsvd01                :31-21 +1;
	};
};


#define mmMC_GRUB_PERFCOUNTER0_CFG_8_2 0x7E6 // 8_2
union mc_grub_perfcounter0_cfg_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_GRUB_PERFCOUNTER1_CFG_8_2 0x7E7 // 8_2
union mc_grub_perfcounter1_cfg_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_GRUB_PERFCOUNTER_HI_8_2 0x7E5 // 8_2
union mc_grub_perfcounter_hi_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmMC_GRUB_PERFCOUNTER_LO_8_2 0x7E4 // 8_2
union mc_grub_perfcounter_lo_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmMC_GRUB_PERFCOUNTER_RSLT_CNTL_8_2 0x7E8 // 8_2
union mc_grub_perfcounter_rslt_cntl_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmMC_GRUB_POST_PROBE_DELAY_8_2 0xA34 // 8_2
union mc_grub_post_probe_delay_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		req_to_rsp_delay     :4-0 +1,
		_rsvd00              :7-5 +1,
		reqlcl_to_ret_delay :12-8 +1,
		_rsvd01             :15-13 +1,
		reqrem_to_ret_delay :20-16 +1,
		_rsvd02             :31-21 +1;
	};
};


#define mmMC_GRUB_PROBE_CREDITS_8_2 0xA35 // 8_2
union mc_grub_probe_credits_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		credits_limit_lo       :5-0 +1,
		_rsvd00                :7-6 +1,
		credits_limit_hi      :13-8 +1,
		_rsvd01               :14-14 +1,
		intprb_fifo_level     :15-15 +1,
		intprb_timeout_thresh :18-16 +1,
		_rsvd02               :19-19 +1,
		mem_timeout_thresh    :22-20 +1,
		_rsvd03               :31-23 +1;
	};
};


#define mmMC_GRUB_PROBE_MAP_8_2 0xA33 // 8_2
union mc_grub_probe_map_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		addr0_to_tc_map    :1-0 +1,
		addr1_to_tc_map    :3-2 +1,
		addr2_to_tc_map    :5-4 +1,
		addr3_to_tc_map    :7-6 +1,
		addr0_to_grub_map  :8-8 +1,
		addr1_to_grub_map  :9-9 +1,
		addr2_to_grub_map :10-10 +1,
		addr3_to_grub_map :11-11 +1,
		_rsvd00           :31-12 +1;
	};
};


#define mmMC_GRUB_TCB_DATA_HI_8_2 0xA3A // 8_2
union mc_grub_tcb_data_hi_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_GRUB_TCB_DATA_LO_8_2 0xA39 // 8_2
union mc_grub_tcb_data_lo_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_GRUB_TCB_INDEX_8_2 0xA38 // 8_2
union mc_grub_tcb_index_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		index      :6-0 +1,
		_rsvd00    :7-7 +1,
		tcb0_wr_en :8-8 +1,
		tcb1_wr_en :9-9 +1,
		rd_en     :10-10 +1,
		tcb_sel   :11-11 +1,
		_rsvd01   :31-12 +1;
	};
};


#define mmMC_GRUB_TX_CREDITS_8_2 0xA37 // 8_2
union mc_grub_tx_credits_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		srctag_limit       :5-0 +1,
		_rsvd00            :7-6 +1,
		srctag_rt_reserve :11-8 +1,
		npc_rt_reserve    :15-12 +1,
		npd_rt_reserve    :19-16 +1,
		tx_fifo_depth     :24-20 +1,
		_rsvd01           :31-25 +1;
	};
};


#define mmMC_HUB_MISC_ATOMIC_IDLE_STATUS_8_1 0x84F // 8_1
union mc_hub_misc_atomic_idle_status_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		outstanding_gfx_atomic     :0-0 +1,
		outstanding_rlc_atomic     :1-1 +1,
		outstanding_sdma0_atomic   :2-2 +1,
		outstanding_sdma1_atomic   :3-3 +1,
		outstanding_disp_atomic    :4-4 +1,
		outstanding_uvd_atomic     :5-5 +1,
		outstanding_smu_atomic     :6-6 +1,
		outstanding_hdp_atomic     :7-7 +1,
		outstanding_oth_atomic     :8-8 +1,
		outstanding_vmc_atomic     :9-9 +1,
		outstanding_vce_atomic    :10-10 +1,
		outstanding_acp_atomic    :11-11 +1,
		outstanding_sammsp_atomic :12-12 +1,
		outstanding_xdma_atomic   :13-13 +1,
		outstanding_isp_atomic    :14-14 +1,
		outstanding_vp8_atomic    :15-15 +1,
		outstanding_vin0_read     :16-16 +1,
		outstanding_vin0_write    :17-17 +1,
		outstanding_vin0_atomic   :18-18 +1,
		outstanding_tls_read      :19-19 +1,
		outstanding_tls_write     :20-20 +1,
		outstanding_tls_atomic    :21-21 +1,
		_rsvd00                   :31-22 +1;
	};
};

#define mmMC_HUB_MISC_ATOMIC_IDLE_STATUS_8_2 0x84F // 8_2
union mc_hub_misc_atomic_idle_status_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		outstanding_gfx_atomic     :0-0 +1,
		outstanding_rlc_atomic     :1-1 +1,
		outstanding_sdma0_atomic   :2-2 +1,
		outstanding_sdma1_atomic   :3-3 +1,
		outstanding_disp_atomic    :4-4 +1,
		outstanding_uvd_atomic     :5-5 +1,
		outstanding_smu_atomic     :6-6 +1,
		outstanding_hdp_atomic     :7-7 +1,
		outstanding_oth_atomic     :8-8 +1,
		outstanding_vmc_atomic     :9-9 +1,
		outstanding_vce_atomic    :10-10 +1,
		outstanding_acp_atomic    :11-11 +1,
		outstanding_sammsp_atomic :12-12 +1,
		outstanding_xdma_atomic   :13-13 +1,
		outstanding_isp_atomic    :14-14 +1,
		outstanding_vp8_atomic    :15-15 +1,
		_rsvd00                   :31-16 +1;
	};
};


#define mmMC_HUB_MISC_DBG_6_0 0x831 // 6_0
union mc_hub_misc_dbg_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		select0  :3-0 +1,
		select1  :7-4 +1,
		_rsvd00 :31-8 +1;
	};
};

#define mmMC_HUB_MISC_DBG_7_0 0x831 // 7_0
union mc_hub_misc_dbg_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		select0  :3-0 +1,
		select1  :7-4 +1,
		ctrl0   :12-8 +1,
		ctrl1   :17-13 +1,
		_rsvd00 :31-18 +1;
	};
};


#define mmMC_HUB_MISC_FRAMING_6_0 0x834 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_misc_framing_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bits :31-0 +1;
	};
};


#define mmMC_HUB_MISC_HUB_CG_6_0 0x82E // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_misc_hub_cg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ondly          :5-0 +1,
		offdly        :11-6 +1,
		rdydly        :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_HUB_MISC_IDLE_STATUS_6_0 0x847 // 6_0
union mc_hub_misc_idle_status_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		outstanding_cp_read     :0-0 +1,
		outstanding_cp_write    :1-1 +1,
		outstanding_gfx_read    :2-2 +1,
		outstanding_gfx_write   :3-3 +1,
		_rsvd00                 :5-4 +1,
		outstanding_rlc_read    :6-6 +1,
		outstanding_rlc_write   :7-7 +1,
		_rsvd01                 :9-8 +1,
		outstanding_disp_read  :10-10 +1,
		outstanding_disp_write :11-11 +1,
		outstanding_uvd_read   :12-12 +1,
		outstanding_uvd_write  :13-13 +1,
		outstanding_smu_read   :14-14 +1,
		outstanding_smu_write  :15-15 +1,
		outstanding_hdp_read   :16-16 +1,
		outstanding_hdp_write  :17-17 +1,
		outstanding_oth_read   :18-18 +1,
		outstanding_oth_write  :19-19 +1,
		outstanding_vmc_read   :20-20 +1,
		outstanding_vmc_write  :21-21 +1,
		_rsvd02                :23-22 +1,
		outstanding_vce_read   :24-24 +1,
		outstanding_vce_write  :25-25 +1,
		_rsvd03                :31-26 +1;
	};
};

#define mmMC_HUB_MISC_IDLE_STATUS_7_0 0x847 // 7_0
union mc_hub_misc_idle_status_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		outstanding_gfx_read    :0-0 +1,
		outstanding_gfx_write   :1-1 +1,
		outstanding_rlc_read    :2-2 +1,
		outstanding_rlc_write   :3-3 +1,
		outstanding_sdma0_read  :4-4 +1,
		outstanding_sdma0_write :5-5 +1,
		outstanding_sdma1_read  :6-6 +1,
		outstanding_sdma1_write :7-7 +1,
		outstanding_disp_read   :8-8 +1,
		outstanding_disp_write  :9-9 +1,
		outstanding_uvd_read   :10-10 +1,
		outstanding_uvd_write  :11-11 +1,
		outstanding_smu_read   :12-12 +1,
		outstanding_smu_write  :13-13 +1,
		outstanding_hdp_read   :14-14 +1,
		outstanding_hdp_write  :15-15 +1,
		outstanding_oth_read   :16-16 +1,
		outstanding_oth_write  :17-17 +1,
		outstanding_vmc_read   :18-18 +1,
		outstanding_vmc_write  :19-19 +1,
		outstanding_ia_read    :20-20 +1,
		outstanding_ia_write   :21-21 +1,
		outstanding_vce_read   :22-22 +1,
		outstanding_vce_write  :23-23 +1,
		outstanding_acp_read   :24-24 +1,
		outstanding_acp_write  :25-25 +1,
		outstanding_cp_read    :26-26 +1,
		outstanding_cp_write   :27-27 +1,
		outstanding_xdma_read  :28-28 +1,
		outstanding_xdma_write :29-29 +1,
		_rsvd00                :31-30 +1;
	};
};

#define mmMC_HUB_MISC_IDLE_STATUS_7_1 0x847 // 7_1
union mc_hub_misc_idle_status_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		outstanding_gfx_read    :0-0 +1,
		outstanding_gfx_write   :1-1 +1,
		outstanding_rlc_read    :2-2 +1,
		outstanding_rlc_write   :3-3 +1,
		outstanding_sdma0_read  :4-4 +1,
		outstanding_sdma0_write :5-5 +1,
		outstanding_sdma1_read  :6-6 +1,
		outstanding_sdma1_write :7-7 +1,
		outstanding_disp_read   :8-8 +1,
		outstanding_disp_write  :9-9 +1,
		outstanding_uvd_read   :10-10 +1,
		outstanding_uvd_write  :11-11 +1,
		outstanding_smu_read   :12-12 +1,
		outstanding_smu_write  :13-13 +1,
		outstanding_hdp_read   :14-14 +1,
		outstanding_hdp_write  :15-15 +1,
		outstanding_oth_read   :16-16 +1,
		outstanding_oth_write  :17-17 +1,
		outstanding_vmc_read   :18-18 +1,
		outstanding_vmc_write  :19-19 +1,
		outstanding_ia_read    :20-20 +1,
		outstanding_ia_write   :21-21 +1,
		outstanding_vce_read   :22-22 +1,
		outstanding_vce_write  :23-23 +1,
		outstanding_acp_read   :24-24 +1,
		outstanding_acp_write  :25-25 +1,
		outstanding_cp_read    :26-26 +1,
		outstanding_cp_write   :27-27 +1,
		outstanding_xdma_read  :28-28 +1,
		outstanding_xdma_write :29-29 +1,
		outstanding_isp_read   :30-30 +1,
		outstanding_isp_write  :31-31 +1;
	};
};

#define mmMC_HUB_MISC_IDLE_STATUS_8_1 0x847 // 8_1, 8_2
union mc_hub_misc_idle_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		outstanding_gfx_read      :0-0 +1,
		outstanding_gfx_write     :1-1 +1,
		outstanding_rlc_read      :2-2 +1,
		outstanding_rlc_write     :3-3 +1,
		outstanding_sdma0_read    :4-4 +1,
		outstanding_sdma0_write   :5-5 +1,
		outstanding_sdma1_read    :6-6 +1,
		outstanding_sdma1_write   :7-7 +1,
		outstanding_disp_read     :8-8 +1,
		outstanding_disp_write    :9-9 +1,
		outstanding_uvd_read     :10-10 +1,
		outstanding_uvd_write    :11-11 +1,
		outstanding_smu_read     :12-12 +1,
		outstanding_smu_write    :13-13 +1,
		outstanding_hdp_read     :14-14 +1,
		outstanding_hdp_write    :15-15 +1,
		outstanding_oth_read     :16-16 +1,
		outstanding_oth_write    :17-17 +1,
		outstanding_vmc_read     :18-18 +1,
		outstanding_vmc_write    :19-19 +1,
		outstanding_vce_read     :20-20 +1,
		outstanding_vce_write    :21-21 +1,
		outstanding_acp_read     :22-22 +1,
		outstanding_acp_write    :23-23 +1,
		outstanding_sammsp_read  :24-24 +1,
		outstanding_sammsp_write :25-25 +1,
		outstanding_xdma_read    :26-26 +1,
		outstanding_xdma_write   :27-27 +1,
		outstanding_isp_read     :28-28 +1,
		outstanding_isp_write    :29-29 +1,
		outstanding_vp8_read     :30-30 +1,
		outstanding_vp8_write    :31-31 +1;
	};
};


#define mmMC_HUB_MISC_OVERRIDE_6_0 0x833 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_misc_override_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		idle     :1-0 +1,
		_rsvd00 :31-2 +1;
	};
};


#define mmMC_HUB_MISC_POWER_6_0 0x82D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_misc_power_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00            :1-0 +1,
		srbm_gate_override :2-2 +1,
		pm_blackout_cntl   :4-3 +1,
		_rsvd01           :31-5 +1;
	};
};


#define mmMC_HUB_MISC_SIP_CG_6_0 0x830 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_misc_sip_cg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ondly          :5-0 +1,
		offdly        :11-6 +1,
		rdydly        :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_HUB_MISC_STATUS_6_0 0x832 // 6_0, 7_0, 7_1
union mc_hub_misc_status_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		outstanding_read        :0-0 +1,
		outstanding_write       :1-1 +1,
		outstanding_hub_rdreq   :2-2 +1,
		outstanding_hub_rdret   :3-3 +1,
		outstanding_hub_wrreq   :4-4 +1,
		outstanding_hub_wrret   :5-5 +1,
		outstanding_rpb_read    :6-6 +1,
		outstanding_rpb_write   :7-7 +1,
		outstanding_mcd_read    :8-8 +1,
		outstanding_mcd_write   :9-9 +1,
		rpb_busy               :10-10 +1,
		write_deadlock_warning :11-11 +1,
		read_deadlock_warning  :12-12 +1,
		gfx_busy               :13-13 +1,
		_rsvd00                :31-14 +1;
	};
};

#define mmMC_HUB_MISC_STATUS_8_1 0x832 // 8_1, 8_2
union mc_hub_misc_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		outstanding_read           :0-0 +1,
		outstanding_write          :1-1 +1,
		outstanding_atomic         :2-2 +1,
		outstanding_hub_rdreq      :3-3 +1,
		outstanding_hub_rdret      :4-4 +1,
		outstanding_hub_wrreq      :5-5 +1,
		outstanding_hub_wrret      :6-6 +1,
		outstanding_hub_atomic_req :7-7 +1,
		outstanding_hub_atomic_ret :8-8 +1,
		outstanding_rpb_read       :9-9 +1,
		outstanding_rpb_write     :10-10 +1,
		outstanding_rpb_atomic    :11-11 +1,
		outstanding_mcd_read      :12-12 +1,
		outstanding_mcd_write     :13-13 +1,
		outstanding_mcd_atomic    :14-14 +1,
		rpb_busy                  :15-15 +1,
		write_deadlock_warning    :16-16 +1,
		read_deadlock_warning     :17-17 +1,
		atomic_deadlock_warning   :18-18 +1,
		gfx_busy                  :19-19 +1,
		_rsvd00                   :31-20 +1;
	};
};


#define mmMC_HUB_MISC_VM_CG_6_0 0x82F // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_misc_vm_cg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ondly          :5-0 +1,
		offdly        :11-6 +1,
		rdydly        :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_HUB_PERFCOUNTER0_CFG_7_0 0x7B4 // 7_0, 7_1, 8_1, 8_2
union mc_hub_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_HUB_PERFCOUNTER1_CFG_7_0 0x7B5 // 7_0, 7_1, 8_1, 8_2
union mc_hub_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_HUB_PERFCOUNTER2_CFG_7_0 0x7B6 // 7_0, 7_1, 8_1, 8_2
union mc_hub_perfcounter2_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_HUB_PERFCOUNTER3_CFG_7_0 0x7B7 // 7_0, 7_1, 8_1, 8_2
union mc_hub_perfcounter3_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_HUB_PERFCOUNTER_HI_7_0 0x7A9 // 7_0, 7_1, 8_1, 8_2
union mc_hub_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmMC_HUB_PERFCOUNTER_LO_7_0 0x7A1 // 7_0, 7_1, 8_1, 8_2
union mc_hub_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmMC_HUB_PERFCOUNTER_RSLT_CNTL_7_0 0x7CF // 7_0, 7_1, 8_1, 8_2
union mc_hub_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmMC_HUB_RDREQ_ACPG_7_0 0x883 // 7_0, 7_1
#define mmMC_HUB_RDREQ_ACPG_8_1 0x881 // 8_1, 8_2
union mc_hub_rdreq_acpg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_ACPG_LIMIT_7_0 0x849 // 7_0, 7_1, 8_1, 8_2
union mc_hub_rdreq_acpg_limit_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable      :1-0 +1,
		limit_count :6-2 +1,
		_rsvd00    :31-7 +1;
	};
};


#define mmMC_HUB_RDREQ_ACPO_7_0 0x884 // 7_0, 7_1
#define mmMC_HUB_RDREQ_ACPO_8_1 0x882 // 8_1, 8_2
union mc_hub_rdreq_acpo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_BYPASS_GBL0_7_1 0x84C // 7_1, 8_1, 8_2
union mc_hub_rdreq_bypass_gbl0_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable   :0-0 +1,
		cid1     :8-1 +1,
		cid2    :16-9 +1,
		_rsvd00 :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_CNTL_6_0 0x83B // 6_0
union mc_hub_rdreq_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		remote_blackout         :0-0 +1,
		_rsvd00                 :1-1 +1,
		jumpahead_gbl0          :2-2 +1,
		jumpahead_gbl1          :3-3 +1,
		override_stall_enable   :4-4 +1,
		mcdw_stall_mode         :5-5 +1,
		mcdx_stall_mode         :6-6 +1,
		mcdy_stall_mode         :7-7 +1,
		mcdz_stall_mode         :8-8 +1,
		break_hdp_deadlock      :9-9 +1,
		debug_reg              :16-10 +1,
		disable_self_init_gbl0 :17-17 +1,
		disable_self_init_gbl1 :18-18 +1,
		pwrxpress_mode         :19-19 +1,
		_rsvd01                :31-20 +1;
	};
};

#define mmMC_HUB_RDREQ_CNTL_7_0 0x83B // 7_0
union mc_hub_rdreq_cntl_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		remote_blackout          :0-0 +1,
		_rsvd00                  :1-1 +1,
		jumpahead_gbl0           :2-2 +1,
		jumpahead_gbl1           :3-3 +1,
		override_stall_enable    :4-4 +1,
		mcdw_stall_mode          :5-5 +1,
		mcdx_stall_mode          :6-6 +1,
		mcdy_stall_mode          :7-7 +1,
		mcdz_stall_mode          :8-8 +1,
		break_hdp_deadlock       :9-9 +1,
		debug_reg               :16-10 +1,
		disable_self_init_gbl0  :17-17 +1,
		disable_self_init_gbl1  :18-18 +1,
		pwrxpress_mode          :19-19 +1,
		acpg_hp_to_mcd_override :20-20 +1,
		_rsvd01                 :31-21 +1;
	};
};

#define mmMC_HUB_RDREQ_CNTL_7_1 0x83B // 7_1
union mc_hub_rdreq_cntl_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		remote_blackout          :0-0 +1,
		_rsvd00                  :1-1 +1,
		jumpahead_gbl0           :2-2 +1,
		jumpahead_gbl1           :3-3 +1,
		override_stall_enable    :4-4 +1,
		mcdw_stall_mode          :5-5 +1,
		mcdx_stall_mode          :6-6 +1,
		mcdy_stall_mode          :7-7 +1,
		mcdz_stall_mode          :8-8 +1,
		mcds_stall_mode          :9-9 +1,
		mcdt_stall_mode         :10-10 +1,
		mcdu_stall_mode         :11-11 +1,
		mcdv_stall_mode         :12-12 +1,
		break_hdp_deadlock      :13-13 +1,
		debug_reg               :20-14 +1,
		disable_self_init_gbl0  :21-21 +1,
		disable_self_init_gbl1  :22-22 +1,
		pwrxpress_mode          :23-23 +1,
		acpg_hp_to_mcd_override :24-24 +1,
		gbl0_pri_enable         :25-25 +1,
		_rsvd01                 :31-26 +1;
	};
};

#define mmMC_HUB_RDREQ_CNTL_8_1 0x83B // 8_1, 8_2
union mc_hub_rdreq_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		remote_blackout          :0-0 +1,
		_rsvd00                  :1-1 +1,
		jumpahead_gbl0           :2-2 +1,
		jumpahead_gbl1           :3-3 +1,
		override_stall_enable    :4-4 +1,
		mcdw_stall_mode          :5-5 +1,
		mcdx_stall_mode          :6-6 +1,
		mcdy_stall_mode          :7-7 +1,
		mcdz_stall_mode          :8-8 +1,
		mcds_stall_mode          :9-9 +1,
		mcdt_stall_mode         :10-10 +1,
		mcdu_stall_mode         :11-11 +1,
		mcdv_stall_mode         :12-12 +1,
		break_hdp_deadlock      :13-13 +1,
		debug_reg               :20-14 +1,
		disable_self_init_gbl0  :21-21 +1,
		disable_self_init_gbl1  :22-22 +1,
		pwrxpress_mode          :23-23 +1,
		acpg_hp_to_mcd_override :24-24 +1,
		gbl0_pri_enable         :25-25 +1,
		uvd_transcode_enable    :26-26 +1,
		dmif_urg_threshold      :30-27 +1,
		_rsvd01                 :31-31 +1;
	};
};


#define mmMC_HUB_RDREQ_CPC_7_0 0x889 // 7_0
union mc_hub_rdreq_cpc_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_CPC_7_1 0x889 // 7_1
union mc_hub_rdreq_cpc_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_CPF_7_0 0x88A // 7_0
union mc_hub_rdreq_cpf_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_CPF_7_1 0x88A // 7_1
union mc_hub_rdreq_cpf_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_CPG_7_0 0x859 // 7_0
union mc_hub_rdreq_cpg_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_CPG_7_1 0x859 // 7_1
union mc_hub_rdreq_cpg_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_CREDITS_6_0 0x844 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_rdreq_credits_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vm0    :7-0 +1,
		vm1   :15-8 +1,
		stor0 :23-16 +1,
		stor1 :31-24 +1;
	};
};


#define mmMC_HUB_RDREQ_CREDITS2_6_0 0x845 // 6_0, 7_0
union mc_hub_rdreq_credits2_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		stor1_pri :7-0 +1,
		_rsvd00  :31-8 +1;
	};
};

#define mmMC_HUB_RDREQ_CREDITS2_7_1 0x845 // 7_1, 8_1, 8_2
union mc_hub_rdreq_credits2_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stor0_pri  :7-0 +1,
		stor1_pri :15-8 +1,
		_rsvd00   :31-16 +1;
	};
};


#define mmMC_HUB_RDREQ_DMIF_6_0 0x863 // 6_0, 7_0
union mc_hub_rdreq_dmif_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_DMIF_7_1 0x863 // 7_1
#define mmMC_HUB_RDREQ_DMIF_8_1 0x862 // 8_1, 8_2
union mc_hub_rdreq_dmif_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_DMIF_LIMIT_6_0 0x848 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_rdreq_dmif_limit_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable      :1-0 +1,
		limit_count :6-2 +1,
		_rsvd00    :31-7 +1;
	};
};


#define mmMC_HUB_RDREQ_GBL0_6_0 0x856 // 6_0, 7_0
union mc_hub_rdreq_gbl0_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		stall_threshold :7-0 +1,
		_rsvd00        :31-8 +1;
	};
};

#define mmMC_HUB_RDREQ_GBL0_7_1 0x856 // 7_1, 8_1, 8_2
union mc_hub_rdreq_gbl0_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_threshold      :7-0 +1,
		stall_threshold_pri :15-8 +1,
		_rsvd00             :31-16 +1;
	};
};


#define mmMC_HUB_RDREQ_GBL1_6_0 0x857 // 6_0, 7_0
union mc_hub_rdreq_gbl1_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		stall_threshold :7-0 +1,
		_rsvd00        :31-8 +1;
	};
};

#define mmMC_HUB_RDREQ_GBL1_7_1 0x857 // 7_1, 8_1, 8_2
union mc_hub_rdreq_gbl1_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_threshold      :7-0 +1,
		stall_threshold_pri :15-8 +1,
		_rsvd00             :31-16 +1;
	};
};


#define mmMC_HUB_RDREQ_HDP_6_0 0x85B // 6_0, 7_0
union mc_hub_rdreq_hdp_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_HDP_7_1 0x85B // 7_1
#define mmMC_HUB_RDREQ_HDP_8_1 0x85A // 8_1, 8_2
union mc_hub_rdreq_hdp_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_IA_7_0 0x862 // 7_0
union mc_hub_rdreq_ia_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_IA_7_1 0x862 // 7_1
union mc_hub_rdreq_ia_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_IA0_7_0 0x84F // 7_0
union mc_hub_rdreq_ia0_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_IA0_7_1 0x84F // 7_1
union mc_hub_rdreq_ia0_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_IA1_7_0 0x850 // 7_0
union mc_hub_rdreq_ia1_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_IA1_7_1 0x850 // 7_1
union mc_hub_rdreq_ia1_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_ISP_CCPU_7_1 0xDE2 // 7_1, 8_1, 8_2
union mc_hub_rdreq_isp_ccpu_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_ISP_MPM_7_1 0xDE1 // 7_1, 8_1, 8_2
union mc_hub_rdreq_isp_mpm_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_ISP_SPM_7_1 0xDE0 // 7_1, 8_1, 8_2
union mc_hub_rdreq_isp_spm_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCDS_8_1 0xDE7 // 8_1
union mc_hub_rdreq_mcds_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		med_credits     :31-25 +1;
	};
};

#define mmMC_HUB_RDREQ_MCDS_7_1 0xDE7 // 7_1, 8_2
union mc_hub_rdreq_mcds_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		stall_threshold :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCDT_8_1 0xDE8 // 8_1
union mc_hub_rdreq_mcdt_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		med_credits     :31-25 +1;
	};
};

#define mmMC_HUB_RDREQ_MCDT_7_1 0xDE8 // 7_1, 8_2
union mc_hub_rdreq_mcdt_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		stall_threshold :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCDU_8_1 0xDE9 // 8_1
union mc_hub_rdreq_mcdu_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		med_credits     :31-25 +1;
	};
};

#define mmMC_HUB_RDREQ_MCDU_7_1 0xDE9 // 7_1, 8_2
union mc_hub_rdreq_mcdu_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		stall_threshold :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCDV_8_1 0xDEA // 8_1
union mc_hub_rdreq_mcdv_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		med_credits     :31-25 +1;
	};
};

#define mmMC_HUB_RDREQ_MCDV_7_1 0xDEA // 7_1, 8_2
union mc_hub_rdreq_mcdv_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		stall_threshold :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCDW_6_0 0x851 // 6_0, 7_0, 7_1
union mc_hub_rdreq_mcdw_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		stall_threshold :31-25 +1;
	};
};

#define mmMC_HUB_RDREQ_MCDW_8_1 0x851 // 8_1, 8_2
union mc_hub_rdreq_mcdw_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		med_credits     :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCDX_6_0 0x852 // 6_0, 7_0, 7_1
union mc_hub_rdreq_mcdx_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		stall_threshold :31-25 +1;
	};
};

#define mmMC_HUB_RDREQ_MCDX_8_1 0x852 // 8_1, 8_2
union mc_hub_rdreq_mcdx_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		med_credits     :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCDY_6_0 0x853 // 6_0, 7_0, 7_1
union mc_hub_rdreq_mcdy_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		stall_threshold :31-25 +1;
	};
};

#define mmMC_HUB_RDREQ_MCDY_8_1 0x853 // 8_1, 8_2
union mc_hub_rdreq_mcdy_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		med_credits     :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCDZ_6_0 0x854 // 6_0, 7_0, 7_1
union mc_hub_rdreq_mcdz_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		stall_threshold :31-25 +1;
	};
};

#define mmMC_HUB_RDREQ_MCDZ_8_1 0x854 // 8_1, 8_2
union mc_hub_rdreq_mcdz_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		bus              :2-2 +1,
		maxburst         :6-3 +1,
		lazy_timer      :10-7 +1,
		ask_credits     :17-11 +1,
		display_credits :24-18 +1,
		med_credits     :31-25 +1;
	};
};


#define mmMC_HUB_RDREQ_MCIF_6_0 0x864 // 6_0, 7_0
union mc_hub_rdreq_mcif_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_MCIF_7_1 0x864 // 7_1
#define mmMC_HUB_RDREQ_MCIF_8_1 0x863 // 8_1, 8_2
union mc_hub_rdreq_mcif_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_RLC_6_0 0x85D // 6_0, 7_0
union mc_hub_rdreq_rlc_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_RLC_7_1 0x85D // 7_1
#define mmMC_HUB_RDREQ_RLC_8_1 0x85C // 8_1, 8_2
union mc_hub_rdreq_rlc_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_SAM_7_0 0x885 // 7_0
union mc_hub_rdreq_sam_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_SAM_7_1 0x885 // 7_1
union mc_hub_rdreq_sam_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_SAMMSP_8_1 0x883 // 8_1, 8_2
union mc_hub_rdreq_sammsp_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_SDMA0_7_0 0x85A // 7_0
union mc_hub_rdreq_sdma0_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_SDMA0_7_1 0x85A // 7_1
#define mmMC_HUB_RDREQ_SDMA0_8_1 0x859 // 8_1, 8_2
union mc_hub_rdreq_sdma0_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_SDMA1_7_0 0x85C // 7_0
union mc_hub_rdreq_sdma1_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_SDMA1_7_1 0x85C // 7_1
#define mmMC_HUB_RDREQ_SDMA1_8_1 0x85B // 8_1, 8_2
union mc_hub_rdreq_sdma1_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_SEM_6_0 0x85E // 6_0, 7_0
union mc_hub_rdreq_sem_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_SEM_7_1 0x85E // 7_1
#define mmMC_HUB_RDREQ_SEM_8_1 0x85D // 8_1, 8_2
union mc_hub_rdreq_sem_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_SIP_6_0 0x855 // 6_0, 7_0, 7_1
union mc_hub_rdreq_sip_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		ask_credits      :6-0 +1,
		dummy            :7-7 +1,
		display_credits :14-8 +1,
		_rsvd00         :31-15 +1;
	};
};

#define mmMC_HUB_RDREQ_SIP_8_1 0x855 // 8_1, 8_2
union mc_hub_rdreq_sip_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ask_credits      :6-0 +1,
		med_credit_sel   :7-7 +1,
		display_credits :14-8 +1,
		_rsvd00         :31-15 +1;
	};
};


#define mmMC_HUB_RDREQ_SMU_6_0 0x858 // 6_0, 7_0
union mc_hub_rdreq_smu_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_SMU_7_1 0x858 // 7_1, 8_1, 8_2
union mc_hub_rdreq_smu_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_STATUS_6_0 0x839 // 6_0, 7_0
union mc_hub_rdreq_status_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		sip_avail              :0-0 +1,
		mcdw_rd_avail          :1-1 +1,
		mcdx_rd_avail          :2-2 +1,
		mcdy_rd_avail          :3-3 +1,
		mcdz_rd_avail          :4-4 +1,
		gbl0_vm_full           :5-5 +1,
		gbl0_stor_full         :6-6 +1,
		gbl0_bypass_stor_full  :7-7 +1,
		gbl1_vm_full           :8-8 +1,
		gbl1_stor_full         :9-9 +1,
		gbl1_bypass_stor_full :10-10 +1,
		pwrxpress_err         :11-11 +1,
		_rsvd00               :31-12 +1;
	};
};

#define mmMC_HUB_RDREQ_STATUS_7_1 0x839 // 7_1, 8_1, 8_2
union mc_hub_rdreq_status_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		sip_avail              :0-0 +1,
		mcdw_rd_avail          :1-1 +1,
		mcdx_rd_avail          :2-2 +1,
		mcdy_rd_avail          :3-3 +1,
		mcdz_rd_avail          :4-4 +1,
		mcds_rd_avail          :5-5 +1,
		mcdt_rd_avail          :6-6 +1,
		mcdu_rd_avail          :7-7 +1,
		mcdv_rd_avail          :8-8 +1,
		gbl0_vm_full           :9-9 +1,
		gbl0_stor_full        :10-10 +1,
		gbl0_bypass_stor_full :11-11 +1,
		gbl1_vm_full          :12-12 +1,
		gbl1_stor_full        :13-13 +1,
		gbl1_bypass_stor_full :14-14 +1,
		pwrxpress_err         :15-15 +1,
		_rsvd00               :31-16 +1;
	};
};


#define mmMC_HUB_RDREQ_TLS_8_1 0x861 // 8_1
union mc_hub_rdreq_tls_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_UMC_6_0 0x860 // 6_0, 7_0
union mc_hub_rdreq_umc_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_UMC_7_1 0x860 // 7_1
#define mmMC_HUB_RDREQ_UMC_8_1 0x85F // 8_1, 8_2
union mc_hub_rdreq_umc_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_RDREQ_UVD_6_0 0x861 // 6_0, 7_0
union mc_hub_rdreq_uvd_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		vm_bypass          :16-16 +1,
		_rsvd00            :31-17 +1;
	};
};

#define mmMC_HUB_RDREQ_UVD_7_1 0x861 // 7_1
#define mmMC_HUB_RDREQ_UVD_8_1 0x860 // 8_1, 8_2
union mc_hub_rdreq_uvd_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_RDREQ_VCE_6_0 0x85F // 6_0, 7_0
union mc_hub_rdreq_vce_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_VCE_7_1 0x85F // 7_1
union mc_hub_rdreq_vce_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_RDREQ_VCE0_8_1 0x85E // 8_1, 8_2
union mc_hub_rdreq_vce0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_RDREQ_VCE1_8_1 0xDFC // 8_1, 8_2
union mc_hub_rdreq_vce1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_RDREQ_VCEU_6_0 0x866 // 6_0, 7_0
union mc_hub_rdreq_vceu_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_VCEU_7_1 0x866 // 7_1
union mc_hub_rdreq_vceu_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_VCEU0_8_1 0x865 // 8_1, 8_2
union mc_hub_rdreq_vceu0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_VCEU1_8_1 0xDFD // 8_1, 8_2
union mc_hub_rdreq_vceu1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_VMC_6_0 0x865 // 6_0, 7_0
union mc_hub_rdreq_vmc_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_VMC_7_1 0x865 // 7_1
#define mmMC_HUB_RDREQ_VMC_8_1 0x864 // 8_1, 8_2
union mc_hub_rdreq_vmc_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_VP8_8_1 0x884 // 8_1, 8_2
union mc_hub_rdreq_vp8_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_VP8U_8_1 0x885 // 8_1, 8_2
union mc_hub_rdreq_vp8u_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_RDREQ_WTM_CNTL_6_0 0x83D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_rdreq_wtm_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0_decrement  :2-0 +1,
		group1_decrement  :5-3 +1,
		group2_decrement  :8-6 +1,
		group3_decrement :11-9 +1,
		group4_decrement :14-12 +1,
		group5_decrement :17-15 +1,
		group6_decrement :20-18 +1,
		group7_decrement :23-21 +1,
		_rsvd00          :31-24 +1;
	};
};


#define mmMC_HUB_RDREQ_XDMAM_6_0 0x882 // 6_0, 7_0
union mc_hub_rdreq_xdmam_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_RDREQ_XDMAM_7_1 0x882 // 7_1
#define mmMC_HUB_RDREQ_XDMAM_8_1 0x880 // 8_1, 8_2
union mc_hub_rdreq_xdmam_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_SHARED_DAGB_DLY_6_0 0x846 // 6_0, 7_0
union mc_hub_shared_dagb_dly_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		dly      :5-0 +1,
		_rsvd00 :15-6 +1,
		cli     :20-16 +1,
		_rsvd01 :23-21 +1,
		pos     :28-24 +1,
		_rsvd02 :31-29 +1;
	};
};

#define mmMC_HUB_SHARED_DAGB_DLY_7_1 0x846 // 7_1, 8_1, 8_2
union mc_hub_shared_dagb_dly_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dly      :5-0 +1,
		_rsvd00 :15-6 +1,
		cli     :21-16 +1,
		_rsvd01 :23-22 +1,
		pos     :28-24 +1,
		_rsvd02 :31-29 +1;
	};
};


#define mmMC_HUB_WDP_ACPG_8_1 0x886 // 8_1
union mc_hub_wdp_acpg_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		priority_disable          :18-18 +1,
		stall_filter_enable       :19-19 +1,
		stall_threshold           :25-20 +1,
		_rsvd00                   :31-26 +1;
	};
};

#define mmMC_HUB_WDP_ACPG_7_0 0x886 // 7_0, 7_1, 8_2
union mc_hub_wdp_acpg_7_0 { // 7_0, 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_WDP_ACPO_8_1 0x887 // 8_1
union mc_hub_wdp_acpo_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		priority_disable          :18-18 +1,
		stall_filter_enable       :19-19 +1,
		stall_threshold           :25-20 +1,
		_rsvd00                   :31-26 +1;
	};
};

#define mmMC_HUB_WDP_ACPO_7_0 0x887 // 7_0, 7_1, 8_2
union mc_hub_wdp_acpo_7_0 { // 7_0, 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_WDP_BP_6_0 0x837 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_wdp_bp_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable   :0-0 +1,
		rdret   :17-1 +1,
		wrreq   :29-18 +1,
		_rsvd00 :31-30 +1;
	};
};


#define mmMC_HUB_WDP_BP2_7_1 0xDFB // 7_1, 8_1, 8_2
union mc_hub_wdp_bp2_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rdret   :15-0 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_HUB_WDP_BYPASS_GBL0_7_1 0x84A // 7_1, 8_1, 8_2
union mc_hub_wdp_bypass_gbl0_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable             :0-0 +1,
		cid1               :8-1 +1,
		cid2              :16-9 +1,
		hdp_priority_time :23-17 +1,
		oth_priority_time :30-24 +1,
		_rsvd00           :31-31 +1;
	};
};


#define mmMC_HUB_WDP_BYPASS_GBL1_7_1 0x84B // 7_1, 8_1, 8_2
union mc_hub_wdp_bypass_gbl1_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable             :0-0 +1,
		cid1               :8-1 +1,
		cid2              :16-9 +1,
		hdp_priority_time :23-17 +1,
		oth_priority_time :30-24 +1,
		_rsvd00           :31-31 +1;
	};
};


#define mmMC_HUB_WDP_CNTL_6_0 0x835 // 6_0, 7_0
union mc_hub_wdp_cntl_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                     :0-0 +1,
		jumpahead_gbl0              :1-1 +1,
		jumpahead_gbl1              :2-2 +1,
		jumpahead_internal          :3-3 +1,
		override_stall_enable       :4-4 +1,
		debug_reg                  :12-5 +1,
		disable_self_init_gbl0     :13-13 +1,
		disable_self_init_gbl1     :14-14 +1,
		disable_self_init_internal :15-15 +1,
		fair_ch_sw                 :16-16 +1,
		lclwrreq_bypass            :17-17 +1,
		disp_wait_eop              :18-18 +1,
		mcd_wait_eop               :19-19 +1,
		sip_wait_eop               :20-20 +1,
		_rsvd01                    :31-21 +1;
	};
};

#define mmMC_HUB_WDP_CNTL_7_1 0x835 // 7_1
union mc_hub_wdp_cntl_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                     :0-0 +1,
		jumpahead_gbl0              :1-1 +1,
		jumpahead_gbl1              :2-2 +1,
		jumpahead_internal          :3-3 +1,
		override_stall_enable       :4-4 +1,
		debug_reg                  :12-5 +1,
		disable_self_init_gbl0     :13-13 +1,
		disable_self_init_gbl1     :14-14 +1,
		disable_self_init_internal :15-15 +1,
		fair_ch_sw                 :16-16 +1,
		lclwrreq_bypass            :17-17 +1,
		disp_wait_eop              :18-18 +1,
		mcd_wait_eop               :19-19 +1,
		sip_wait_eop               :20-20 +1,
		uvd_vce_write_pri_en       :21-21 +1,
		write_pri_en               :22-22 +1,
		_rsvd01                    :31-23 +1;
	};
};

#define mmMC_HUB_WDP_CNTL_8_1 0x835 // 8_1, 8_2
union mc_hub_wdp_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                     :0-0 +1,
		jumpahead_gbl0              :1-1 +1,
		jumpahead_gbl1              :2-2 +1,
		jumpahead_internal          :3-3 +1,
		override_stall_enable       :4-4 +1,
		debug_reg                  :12-5 +1,
		disable_self_init_gbl0     :13-13 +1,
		disable_self_init_gbl1     :14-14 +1,
		disable_self_init_internal :15-15 +1,
		fair_ch_sw                 :16-16 +1,
		lclwrreq_bypass            :17-17 +1,
		disp_wait_eop              :18-18 +1,
		mcd_wait_eop               :19-19 +1,
		sip_wait_eop               :20-20 +1,
		uvd_vce_write_pri_en       :21-21 +1,
		write_pri_en               :22-22 +1,
		ih_physaddr_enable         :23-23 +1,
		_rsvd01                    :31-24 +1;
	};
};


#define mmMC_HUB_WDP_CPC_7_0 0x88B // 7_0
union mc_hub_wdp_cpc_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_CPC_7_1 0x88B // 7_1
union mc_hub_wdp_cpc_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_CPF_7_0 0x88C // 7_0
union mc_hub_wdp_cpf_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_CPF_7_1 0x88C // 7_1
union mc_hub_wdp_cpf_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_CPG_7_0 0x86C // 7_0
union mc_hub_wdp_cpg_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_CPG_7_1 0x86C // 7_1
union mc_hub_wdp_cpg_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_6_0 0x83F // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_wdp_credits_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vm0    :7-0 +1,
		vm1   :15-8 +1,
		stor0 :23-16 +1,
		stor1 :31-24 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS2_7_1 0x840 // 7_1
union mc_hub_wdp_credits2_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		stor0_pri  :7-0 +1,
		stor1_pri :15-8 +1,
		_rsvd00   :31-16 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS2_8_1 0x840 // 8_1
union mc_hub_wdp_credits2_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		stor0_pri  :7-0 +1,
		stor1_pri :15-8 +1,
		vm2       :23-16 +1,
		vm3       :31-24 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS2_8_2 0x840 // 8_2
union mc_hub_wdp_credits2_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		stor0_pri  :7-0 +1,
		stor1_pri :15-8 +1,
		vm2       :23-16 +1,
		_rsvd00   :31-24 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS3_8_1 0x843 // 8_1
union mc_hub_wdp_credits3_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		stor0_urg  :7-0 +1,
		stor1_urg :15-8 +1,
		_rsvd00   :31-16 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_MCDS_8_1 0xDF7 // 8_1
union mc_hub_wdp_credits_mcds_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		wr_urg                 :20-14 +1,
		wr_urg_stall_threshold :27-21 +1,
		_rsvd00                :31-28 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS_MCDS_7_1 0xDF7 // 7_1, 8_2
union mc_hub_wdp_credits_mcds_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_MCDT_8_1 0xDF8 // 8_1
union mc_hub_wdp_credits_mcdt_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		wr_urg                 :20-14 +1,
		wr_urg_stall_threshold :27-21 +1,
		_rsvd00                :31-28 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS_MCDT_7_1 0xDF8 // 7_1, 8_2
union mc_hub_wdp_credits_mcdt_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_MCDU_8_1 0xDF9 // 8_1
union mc_hub_wdp_credits_mcdu_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		wr_urg                 :20-14 +1,
		wr_urg_stall_threshold :27-21 +1,
		_rsvd00                :31-28 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS_MCDU_7_1 0xDF9 // 7_1, 8_2
union mc_hub_wdp_credits_mcdu_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_MCDV_8_1 0xDFA // 8_1
union mc_hub_wdp_credits_mcdv_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		wr_urg                 :20-14 +1,
		wr_urg_stall_threshold :27-21 +1,
		_rsvd00                :31-28 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS_MCDV_7_1 0xDFA // 7_1, 8_2
union mc_hub_wdp_credits_mcdv_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_MCDW_8_1 0xDF3 // 8_1
union mc_hub_wdp_credits_mcdw_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		wr_urg                 :20-14 +1,
		wr_urg_stall_threshold :27-21 +1,
		_rsvd00                :31-28 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS_MCDW_7_1 0xDF3 // 7_1, 8_2
union mc_hub_wdp_credits_mcdw_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_MCDX_8_1 0xDF4 // 8_1
union mc_hub_wdp_credits_mcdx_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		wr_urg                 :20-14 +1,
		wr_urg_stall_threshold :27-21 +1,
		_rsvd00                :31-28 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS_MCDX_7_1 0xDF4 // 7_1, 8_2
union mc_hub_wdp_credits_mcdx_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_MCDY_8_1 0xDF5 // 8_1
union mc_hub_wdp_credits_mcdy_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		wr_urg                 :20-14 +1,
		wr_urg_stall_threshold :27-21 +1,
		_rsvd00                :31-28 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS_MCDY_7_1 0xDF5 // 7_1, 8_2
union mc_hub_wdp_credits_mcdy_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_HUB_WDP_CREDITS_MCDZ_8_1 0xDF6 // 8_1
union mc_hub_wdp_credits_mcdz_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		wr_urg                 :20-14 +1,
		wr_urg_stall_threshold :27-21 +1,
		_rsvd00                :31-28 +1;
	};
};

#define mmMC_HUB_WDP_CREDITS_MCDZ_7_1 0xDF6 // 7_1, 8_2
union mc_hub_wdp_credits_mcdz_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_pri                  :6-0 +1,
		wr_pri_stall_threshold :13-7 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_HUB_WDP_ERR_6_0 0x836 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_wdp_err_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mgpu1_targ_sys :0-0 +1,
		mgpu2_targ_sys :1-1 +1,
		_rsvd00       :31-2 +1;
	};
};


#define mmMC_HUB_WDP_GBL0_6_0 0x841 // 6_0, 7_0
union mc_hub_wdp_gbl0_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		maxburst         :3-0 +1,
		lazy_timer       :7-4 +1,
		stall_threshold :15-8 +1,
		stall_mode      :16-16 +1,
		_rsvd00         :31-17 +1;
	};
};

#define mmMC_HUB_WDP_GBL0_8_1 0x841 // 8_1
union mc_hub_wdp_gbl0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		maxburst             :3-0 +1,
		lazy_timer           :7-4 +1,
		stall_threshold     :15-8 +1,
		stall_mode          :16-16 +1,
		stall_threshold_pri :24-17 +1,
		stall_threshold_urg :31-25 +1;
	};
};

#define mmMC_HUB_WDP_GBL0_7_1 0x841 // 7_1, 8_2
union mc_hub_wdp_gbl0_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		maxburst             :3-0 +1,
		lazy_timer           :7-4 +1,
		stall_threshold     :15-8 +1,
		stall_mode          :16-16 +1,
		stall_threshold_pri :24-17 +1,
		_rsvd00             :31-25 +1;
	};
};


#define mmMC_HUB_WDP_GBL1_6_0 0x842 // 6_0, 7_0
union mc_hub_wdp_gbl1_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		maxburst         :3-0 +1,
		lazy_timer       :7-4 +1,
		stall_threshold :15-8 +1,
		stall_mode      :16-16 +1,
		_rsvd00         :31-17 +1;
	};
};

#define mmMC_HUB_WDP_GBL1_8_1 0x842 // 8_1
union mc_hub_wdp_gbl1_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		maxburst             :3-0 +1,
		lazy_timer           :7-4 +1,
		stall_threshold     :15-8 +1,
		stall_mode          :16-16 +1,
		stall_threshold_pri :24-17 +1,
		stall_threshold_urg :31-25 +1;
	};
};

#define mmMC_HUB_WDP_GBL1_7_1 0x842 // 7_1, 8_2
union mc_hub_wdp_gbl1_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		maxburst             :3-0 +1,
		lazy_timer           :7-4 +1,
		stall_threshold     :15-8 +1,
		stall_mode          :16-16 +1,
		stall_threshold_pri :24-17 +1,
		_rsvd00             :31-25 +1;
	};
};


#define mmMC_HUB_WDP_HDP_6_0 0x879 // 6_0, 7_0
union mc_hub_wdp_hdp_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_HDP_8_1 0x877 // 8_1
union mc_hub_wdp_hdp_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_HDP_7_1 0x879 // 7_1
#define mmMC_HUB_WDP_HDP_8_2 0x877 // 8_2
union mc_hub_wdp_hdp_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_IH_6_0 0x872 // 6_0, 7_0
union mc_hub_wdp_ih_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_IH_8_1 0x870 // 8_1
union mc_hub_wdp_ih_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_IH_7_1 0x872 // 7_1
#define mmMC_HUB_WDP_IH_8_2 0x870 // 8_2
union mc_hub_wdp_ih_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_ISP_CCPU_8_1 0xDE6 // 8_1
union mc_hub_wdp_isp_ccpu_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		priority_disable          :18-18 +1,
		stall_filter_enable       :19-19 +1,
		stall_threshold           :25-20 +1,
		_rsvd00                   :31-26 +1;
	};
};

#define mmMC_HUB_WDP_ISP_CCPU_7_1 0xDE6 // 7_1, 8_2
union mc_hub_wdp_isp_ccpu_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_WDP_ISP_MPM_8_1 0xDE5 // 8_1
union mc_hub_wdp_isp_mpm_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		priority_disable          :18-18 +1,
		stall_filter_enable       :19-19 +1,
		stall_threshold           :25-20 +1,
		_rsvd00                   :31-26 +1;
	};
};

#define mmMC_HUB_WDP_ISP_MPM_7_1 0xDE5 // 7_1, 8_2
union mc_hub_wdp_isp_mpm_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_WDP_ISP_MPS_8_1 0xDE4 // 8_1
union mc_hub_wdp_isp_mps_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		priority_disable          :18-18 +1,
		stall_filter_enable       :19-19 +1,
		stall_threshold           :25-20 +1,
		_rsvd00                   :31-26 +1;
	};
};

#define mmMC_HUB_WDP_ISP_MPS_7_1 0xDE4 // 7_1, 8_2
union mc_hub_wdp_isp_mps_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_WDP_ISP_SPM_8_1 0xDE3 // 8_1
union mc_hub_wdp_isp_spm_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		priority_disable          :18-18 +1,
		stall_filter_enable       :19-19 +1,
		stall_threshold           :25-20 +1,
		_rsvd00                   :31-26 +1;
	};
};

#define mmMC_HUB_WDP_ISP_SPM_7_1 0xDE3 // 7_1, 8_2
union mc_hub_wdp_isp_spm_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		priority_disable      :17-17 +1,
		stall_filter_enable   :18-18 +1,
		stall_threshold       :24-19 +1,
		_rsvd00               :31-25 +1;
	};
};


#define mmMC_HUB_WDP_MCDS_7_1 0xDEB // 7_1, 8_1, 8_2
union mc_hub_wdp_mcds_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		stall_mode       :2-2 +1,
		maxburst         :6-3 +1,
		ask_credits     :12-7 +1,
		lazy_timer      :16-13 +1,
		stall_threshold :23-17 +1,
		ask_credits_w   :30-24 +1,
		_rsvd00         :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MCDT_7_1 0xDEC // 7_1, 8_1, 8_2
union mc_hub_wdp_mcdt_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		stall_mode       :2-2 +1,
		maxburst         :6-3 +1,
		ask_credits     :12-7 +1,
		lazy_timer      :16-13 +1,
		stall_threshold :23-17 +1,
		ask_credits_w   :30-24 +1,
		_rsvd00         :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MCDU_7_1 0xDED // 7_1, 8_1, 8_2
union mc_hub_wdp_mcdu_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		stall_mode       :2-2 +1,
		maxburst         :6-3 +1,
		ask_credits     :12-7 +1,
		lazy_timer      :16-13 +1,
		stall_threshold :23-17 +1,
		ask_credits_w   :30-24 +1,
		_rsvd00         :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MCDV_7_1 0xDEE // 7_1, 8_1, 8_2
union mc_hub_wdp_mcdv_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		stall_mode       :2-2 +1,
		maxburst         :6-3 +1,
		ask_credits     :12-7 +1,
		lazy_timer      :16-13 +1,
		stall_threshold :23-17 +1,
		ask_credits_w   :30-24 +1,
		_rsvd00         :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MCDW_6_0 0x867 // 6_0, 7_0, 7_1
#define mmMC_HUB_WDP_MCDW_8_1 0x866 // 8_1, 8_2
union mc_hub_wdp_mcdw_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		stall_mode       :2-2 +1,
		maxburst         :6-3 +1,
		ask_credits     :12-7 +1,
		lazy_timer      :16-13 +1,
		stall_threshold :23-17 +1,
		ask_credits_w   :30-24 +1,
		_rsvd00         :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MCDX_6_0 0x868 // 6_0, 7_0, 7_1
#define mmMC_HUB_WDP_MCDX_8_1 0x867 // 8_1, 8_2
union mc_hub_wdp_mcdx_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		stall_mode       :2-2 +1,
		maxburst         :6-3 +1,
		ask_credits     :12-7 +1,
		lazy_timer      :16-13 +1,
		stall_threshold :23-17 +1,
		ask_credits_w   :30-24 +1,
		_rsvd00         :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MCDY_6_0 0x869 // 6_0, 7_0, 7_1
#define mmMC_HUB_WDP_MCDY_8_1 0x868 // 8_1, 8_2
union mc_hub_wdp_mcdy_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		stall_mode       :2-2 +1,
		maxburst         :6-3 +1,
		ask_credits     :12-7 +1,
		lazy_timer      :16-13 +1,
		stall_threshold :23-17 +1,
		ask_credits_w   :30-24 +1,
		_rsvd00         :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MCDZ_6_0 0x86A // 6_0, 7_0, 7_1
#define mmMC_HUB_WDP_MCDZ_8_1 0x869 // 8_1, 8_2
union mc_hub_wdp_mcdz_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable           :0-0 +1,
		blackout_exempt  :1-1 +1,
		stall_mode       :2-2 +1,
		maxburst         :6-3 +1,
		ask_credits     :12-7 +1,
		lazy_timer      :16-13 +1,
		stall_threshold :23-17 +1,
		ask_credits_w   :30-24 +1,
		_rsvd00         :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MCIF_6_0 0x86F // 6_0, 7_0
union mc_hub_wdp_mcif_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_MCIF_8_1 0x86D // 8_1
union mc_hub_wdp_mcif_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_MCIF_7_1 0x86F // 7_1
#define mmMC_HUB_WDP_MCIF_8_2 0x86D // 8_2
union mc_hub_wdp_mcif_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_MGPU_6_0 0x843 // 6_0, 7_0
union mc_hub_wdp_mgpu_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		stor                :7-0 +1,
		cid                :15-8 +1,
		mgpu_priority_time :22-16 +1,
		enable             :23-23 +1,
		oth_priority_time  :30-24 +1,
		_rsvd00            :31-31 +1;
	};
};


#define mmMC_HUB_WDP_MGPU2_6_0 0x840 // 6_0, 7_0
union mc_hub_wdp_mgpu2_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		cid2     :7-0 +1,
		_rsvd00 :31-8 +1;
	};
};


#define mmMC_HUB_WDP_RLC_6_0 0x873 // 6_0, 7_0
union mc_hub_wdp_rlc_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_RLC_8_1 0x871 // 8_1
union mc_hub_wdp_rlc_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_RLC_7_1 0x873 // 7_1
#define mmMC_HUB_WDP_RLC_8_2 0x871 // 8_2
union mc_hub_wdp_rlc_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SAM_7_0 0x888 // 7_0
union mc_hub_wdp_sam_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SAM_7_1 0x888 // 7_1
union mc_hub_wdp_sam_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SAMMSP_8_1 0x888 // 8_1
union mc_hub_wdp_sammsp_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SAMMSP_8_2 0x888 // 8_2
union mc_hub_wdp_sammsp_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SDMA0_7_0 0x87A // 7_0
union mc_hub_wdp_sdma0_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SDMA0_8_1 0x878 // 8_1
union mc_hub_wdp_sdma0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SDMA0_7_1 0x87A // 7_1
#define mmMC_HUB_WDP_SDMA0_8_2 0x878 // 8_2
union mc_hub_wdp_sdma0_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SDMA1_7_0 0x86D // 7_0
union mc_hub_wdp_sdma1_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SDMA1_8_1 0x86B // 8_1
union mc_hub_wdp_sdma1_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SDMA1_7_1 0x86D // 7_1
#define mmMC_HUB_WDP_SDMA1_8_2 0x86B // 8_2
union mc_hub_wdp_sdma1_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SEM_6_0 0x874 // 6_0, 7_0
union mc_hub_wdp_sem_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SEM_8_1 0x872 // 8_1
union mc_hub_wdp_sem_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SEM_7_1 0x874 // 7_1
#define mmMC_HUB_WDP_SEM_8_2 0x872 // 8_2
union mc_hub_wdp_sem_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SH0_6_0 0x86E // 6_0, 7_0
union mc_hub_wdp_sh0_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SH0_8_1 0x86C // 8_1
union mc_hub_wdp_sh0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SH0_7_1 0x86E // 7_1
#define mmMC_HUB_WDP_SH0_8_2 0x86C // 8_2
union mc_hub_wdp_sh0_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SH1_6_0 0x876 // 6_0, 7_0
union mc_hub_wdp_sh1_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SH1_8_1 0x874 // 8_1
union mc_hub_wdp_sh1_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SH1_7_1 0x876 // 7_1
#define mmMC_HUB_WDP_SH1_8_2 0x874 // 8_2
union mc_hub_wdp_sh1_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SH2_7_0 0x84D // 7_0
union mc_hub_wdp_sh2_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SH2_8_1 0x84D // 8_1
union mc_hub_wdp_sh2_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SH2_7_1 0x84D // 7_1, 8_2
union mc_hub_wdp_sh2_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SH3_7_0 0x84E // 7_0
union mc_hub_wdp_sh3_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SH3_8_1 0x84E // 8_1
union mc_hub_wdp_sh3_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SH3_7_1 0x84E // 7_1, 8_2
union mc_hub_wdp_sh3_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_SIP_6_0 0x86B // 6_0, 7_0, 7_1
#define mmMC_HUB_WDP_SIP_8_1 0x86A // 8_1, 8_2
union mc_hub_wdp_sip_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode  :1-0 +1,
		ask_credits :8-2 +1,
		_rsvd00    :31-9 +1;
	};
};


#define mmMC_HUB_WDP_SMU_6_0 0x875 // 6_0, 7_0
union mc_hub_wdp_smu_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_SMU_8_1 0x873 // 8_1
union mc_hub_wdp_smu_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_SMU_7_1 0x875 // 7_1
#define mmMC_HUB_WDP_SMU_8_2 0x873 // 8_2
union mc_hub_wdp_smu_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_STATUS_6_0 0x838 // 6_0
union mc_hub_wdp_status_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		sip_avail              :0-0 +1,
		mcdw_rd_avail          :1-1 +1,
		mcdx_rd_avail          :2-2 +1,
		mcdy_rd_avail          :3-3 +1,
		mcdz_rd_avail          :4-4 +1,
		gbl0_vm_full           :5-5 +1,
		gbl0_stor_full         :6-6 +1,
		gbl0_bypass_stor_full  :7-7 +1,
		gbl1_vm_full           :8-8 +1,
		gbl1_stor_full         :9-9 +1,
		gbl1_bypass_stor_full :10-10 +1,
		mcdw_wr_avail         :11-11 +1,
		mcdx_wr_avail         :12-12 +1,
		mcdy_wr_avail         :13-13 +1,
		mcdz_wr_avail         :14-14 +1,
		_rsvd00               :31-15 +1;
	};
};

#define mmMC_HUB_WDP_STATUS_7_0 0x838 // 7_0
union mc_hub_wdp_status_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		sip_avail              :0-0 +1,
		mcdw_rd_avail          :1-1 +1,
		mcdx_rd_avail          :2-2 +1,
		mcdy_rd_avail          :3-3 +1,
		mcdz_rd_avail          :4-4 +1,
		gbl0_vm_full           :5-5 +1,
		gbl0_stor_full         :6-6 +1,
		gbl0_bypass_stor_full  :7-7 +1,
		gbl1_vm_full           :8-8 +1,
		gbl1_stor_full         :9-9 +1,
		gbl1_bypass_stor_full :10-10 +1,
		_rsvd00               :31-11 +1;
	};
};

#define mmMC_HUB_WDP_STATUS_7_1 0x838 // 7_1, 8_1, 8_2
union mc_hub_wdp_status_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		sip_avail              :0-0 +1,
		mcdw_rd_avail          :1-1 +1,
		mcdx_rd_avail          :2-2 +1,
		mcdy_rd_avail          :3-3 +1,
		mcdz_rd_avail          :4-4 +1,
		mcds_rd_avail          :5-5 +1,
		mcdt_rd_avail          :6-6 +1,
		mcdu_rd_avail          :7-7 +1,
		mcdv_rd_avail          :8-8 +1,
		mcdw_wr_avail          :9-9 +1,
		mcdx_wr_avail         :10-10 +1,
		mcdy_wr_avail         :11-11 +1,
		mcdz_wr_avail         :12-12 +1,
		mcds_wr_avail         :13-13 +1,
		mcdt_wr_avail         :14-14 +1,
		mcdu_wr_avail         :15-15 +1,
		mcdv_wr_avail         :16-16 +1,
		gbl0_vm_full          :17-17 +1,
		gbl0_stor_full        :18-18 +1,
		gbl0_bypass_stor_full :19-19 +1,
		gbl1_vm_full          :20-20 +1,
		gbl1_stor_full        :21-21 +1,
		gbl1_bypass_stor_full :22-22 +1,
		_rsvd00               :31-23 +1;
	};
};


#define mmMC_HUB_WDP_UMC_6_0 0x877 // 6_0, 7_0
union mc_hub_wdp_umc_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_UMC_8_1 0x875 // 8_1
union mc_hub_wdp_umc_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_UMC_7_1 0x877 // 7_1
#define mmMC_HUB_WDP_UMC_8_2 0x875 // 8_2
union mc_hub_wdp_umc_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_UVD_6_0 0x878 // 6_0, 7_0
union mc_hub_wdp_uvd_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		vm_bypass          :16-16 +1,
		_rsvd00            :31-17 +1;
	};
};

#define mmMC_HUB_WDP_UVD_8_1 0x876 // 8_1
union mc_hub_wdp_uvd_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		vm_bypass                 :16-16 +1,
		bypass_avail_override     :17-17 +1,
		urg_bypass_avail_override :18-18 +1,
		_rsvd00                   :31-19 +1;
	};
};

#define mmMC_HUB_WDP_UVD_7_1 0x878 // 7_1
#define mmMC_HUB_WDP_UVD_8_2 0x876 // 8_2
union mc_hub_wdp_uvd_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_WDP_VCE_6_0 0x870 // 6_0, 7_0
union mc_hub_wdp_vce_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_VCE_7_1 0x870 // 7_1
union mc_hub_wdp_vce_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_WDP_VCE0_8_1 0x86E // 8_1
union mc_hub_wdp_vce0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		vm_bypass                 :16-16 +1,
		bypass_avail_override     :17-17 +1,
		urg_bypass_avail_override :18-18 +1,
		_rsvd00                   :31-19 +1;
	};
};

#define mmMC_HUB_WDP_VCE0_8_2 0x86E // 8_2
union mc_hub_wdp_vce0_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_WDP_VCE1_8_1 0xDFE // 8_1
union mc_hub_wdp_vce1_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		vm_bypass                 :16-16 +1,
		bypass_avail_override     :17-17 +1,
		urg_bypass_avail_override :18-18 +1,
		_rsvd00                   :31-19 +1;
	};
};

#define mmMC_HUB_WDP_VCE1_8_2 0xDFE // 8_2
union mc_hub_wdp_vce1_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		vm_bypass             :16-16 +1,
		bypass_avail_override :17-17 +1,
		_rsvd00               :31-18 +1;
	};
};


#define mmMC_HUB_WDP_VCEU_6_0 0x87F // 6_0, 7_0
union mc_hub_wdp_vceu_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_VCEU_7_1 0x87F // 7_1
union mc_hub_wdp_vceu_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_VCEU0_8_1 0x87D // 8_1
union mc_hub_wdp_vceu0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_VCEU0_8_2 0x87D // 8_2
union mc_hub_wdp_vceu0_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_VCEU1_8_1 0xDFF // 8_1
union mc_hub_wdp_vceu1_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_VCEU1_8_2 0xDFF // 8_2
union mc_hub_wdp_vceu1_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_VIN0_8_1 0x850 // 8_1
union mc_hub_wdp_vin0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};


#define mmMC_HUB_WDP_VP8_8_1 0x889 // 8_1
union mc_hub_wdp_vp8_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_VP8_8_2 0x889 // 8_2
union mc_hub_wdp_vp8_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_VP8U_8_1 0x88A // 8_1
union mc_hub_wdp_vp8u_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_VP8U_8_2 0x88A // 8_2
union mc_hub_wdp_vp8u_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_WTM_CNTL_6_0 0x83E // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_wdp_wtm_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		group0_decrement  :2-0 +1,
		group1_decrement  :5-3 +1,
		group2_decrement  :8-6 +1,
		group3_decrement :11-9 +1,
		group4_decrement :14-12 +1,
		group5_decrement :17-15 +1,
		group6_decrement :20-18 +1,
		group7_decrement :23-21 +1,
		_rsvd00          :31-24 +1;
	};
};


#define mmMC_HUB_WDP_XDMA_8_1 0x87F // 8_1
union mc_hub_wdp_xdma_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_XDMA_6_0 0x881 // 6_0, 7_0, 7_1
#define mmMC_HUB_WDP_XDMA_8_2 0x87F // 8_2
union mc_hub_wdp_xdma_6_0 { // 6_0, 7_0, 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_XDMAM_8_1 0x87E // 8_1
union mc_hub_wdp_xdmam_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_XDMAM_6_0 0x880 // 6_0, 7_0, 7_1
#define mmMC_HUB_WDP_XDMAM_8_2 0x87E // 8_2
union mc_hub_wdp_xdmam_6_0 { // 6_0, 7_0, 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WDP_XDP_6_0 0x871 // 6_0, 7_0
union mc_hub_wdp_xdp_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		maxburst           :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};

#define mmMC_HUB_WDP_XDP_8_1 0x86F // 8_1
union mc_hub_wdp_xdp_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable                     :0-0 +1,
		prescale                   :2-1 +1,
		blackout_exempt            :3-3 +1,
		stall_mode                 :5-4 +1,
		stall_override             :6-6 +1,
		maxburst                  :10-7 +1,
		lazy_timer                :14-11 +1,
		stall_override_wtm        :15-15 +1,
		bypass_avail_override     :16-16 +1,
		urg_bypass_avail_override :17-17 +1,
		_rsvd00                   :31-18 +1;
	};
};

#define mmMC_HUB_WDP_XDP_7_1 0x871 // 7_1
#define mmMC_HUB_WDP_XDP_8_2 0x86F // 8_2
union mc_hub_wdp_xdp_7_1 { // 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable                 :0-0 +1,
		prescale               :2-1 +1,
		blackout_exempt        :3-3 +1,
		stall_mode             :5-4 +1,
		stall_override         :6-6 +1,
		maxburst              :10-7 +1,
		lazy_timer            :14-11 +1,
		stall_override_wtm    :15-15 +1,
		bypass_avail_override :16-16 +1,
		_rsvd00               :31-17 +1;
	};
};


#define mmMC_HUB_WRRET_CNTL_6_0 0x83C // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_hub_wrret_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		jumpahead          :0-0 +1,
		bp                :20-1 +1,
		bp_enable         :21-21 +1,
		debug_reg         :29-22 +1,
		disable_self_init :30-30 +1,
		fair_ch_sw        :31-31 +1;
	};
};


#define mmMC_HUB_WRRET_MCDS_7_1 0xDEF // 7_1, 8_1, 8_2
union mc_hub_wrret_mcds_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode   :0-0 +1,
		credit_count :7-1 +1,
		_rsvd00     :31-8 +1;
	};
};


#define mmMC_HUB_WRRET_MCDT_7_1 0xDF0 // 7_1, 8_1, 8_2
union mc_hub_wrret_mcdt_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode   :0-0 +1,
		credit_count :7-1 +1,
		_rsvd00     :31-8 +1;
	};
};


#define mmMC_HUB_WRRET_MCDU_7_1 0xDF1 // 7_1, 8_1, 8_2
union mc_hub_wrret_mcdu_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode   :0-0 +1,
		credit_count :7-1 +1,
		_rsvd00     :31-8 +1;
	};
};


#define mmMC_HUB_WRRET_MCDV_7_1 0xDF2 // 7_1, 8_1, 8_2
union mc_hub_wrret_mcdv_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode   :0-0 +1,
		credit_count :7-1 +1,
		_rsvd00     :31-8 +1;
	};
};


#define mmMC_HUB_WRRET_MCDW_6_0 0x87B // 6_0, 7_0, 7_1
#define mmMC_HUB_WRRET_MCDW_8_1 0x879 // 8_1, 8_2
union mc_hub_wrret_mcdw_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode   :0-0 +1,
		credit_count :7-1 +1,
		_rsvd00     :31-8 +1;
	};
};


#define mmMC_HUB_WRRET_MCDX_6_0 0x87C // 6_0, 7_0, 7_1
#define mmMC_HUB_WRRET_MCDX_8_1 0x87A // 8_1, 8_2
union mc_hub_wrret_mcdx_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode   :0-0 +1,
		credit_count :7-1 +1,
		_rsvd00     :31-8 +1;
	};
};


#define mmMC_HUB_WRRET_MCDY_6_0 0x87D // 6_0, 7_0, 7_1
#define mmMC_HUB_WRRET_MCDY_8_1 0x87B // 8_1, 8_2
union mc_hub_wrret_mcdy_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode   :0-0 +1,
		credit_count :7-1 +1,
		_rsvd00     :31-8 +1;
	};
};


#define mmMC_HUB_WRRET_MCDZ_6_0 0x87E // 6_0, 7_0, 7_1
#define mmMC_HUB_WRRET_MCDZ_8_1 0x87C // 8_1, 8_2
union mc_hub_wrret_mcdz_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		stall_mode   :0-0 +1,
		credit_count :7-1 +1,
		_rsvd00     :31-8 +1;
	};
};


#define mmMC_HUB_WRRET_STATUS_6_0 0x83A // 6_0, 7_0
union mc_hub_wrret_status_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		mcdw_avail :0-0 +1,
		mcdx_avail :1-1 +1,
		mcdy_avail :2-2 +1,
		mcdz_avail :3-3 +1,
		_rsvd00   :31-4 +1;
	};
};

#define mmMC_HUB_WRRET_STATUS_7_1 0x83A // 7_1, 8_1, 8_2
union mc_hub_wrret_status_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcdw_avail :0-0 +1,
		mcdx_avail :1-1 +1,
		mcdy_avail :2-2 +1,
		mcdz_avail :3-3 +1,
		mcds_avail :4-4 +1,
		mcdt_avail :5-5 +1,
		mcdu_avail :6-6 +1,
		mcdv_avail :7-7 +1,
		_rsvd00   :31-8 +1;
	};
};


#define mmMC_IMP_CNTL_6_0 0xA36 // 6_0, 7_1, 8_1
union mc_imp_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mem_io_update_rate :4-0 +1,
		cal_vref_sel       :5-5 +1,
		cal_vrefmode       :6-6 +1,
		_rsvd00            :7-7 +1,
		timeout_err        :8-8 +1,
		clear_timeout_err  :9-9 +1,
		_rsvd01           :12-10 +1,
		mem_io_sample_cnt :15-13 +1,
		cal_vref          :22-16 +1,
		_rsvd02           :28-23 +1,
		cal_when_idle     :29-29 +1,
		cal_when_refresh  :30-30 +1,
		cal_pwron         :31-31 +1;
	};
};


#define mmMC_IMP_DEBUG_6_0 0xA37 // 6_0, 7_1, 8_1
union mc_imp_debug_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		tstartup_cntr    :7-0 +1,
		timeout_cntr    :15-8 +1,
		pmvcal_reserved :27-16 +1,
		debug_cal_en    :28-28 +1,
		debug_cal_start :29-29 +1,
		debug_cal_intr  :30-30 +1,
		debug_cal_done  :31-31 +1;
	};
};


#define mmMC_IMP_DQ_STATUS_6_0 0xABC // 6_0, 7_1, 8_1
union mc_imp_dq_status_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ch0_dq_pstr  :7-0 +1,
		ch0_dq_nstr :15-8 +1,
		ch1_dq_pstr :23-16 +1,
		ch1_dq_nstr :31-24 +1;
	};
};


#define mmMC_IMP_STATUS_6_0 0xA38 // 6_0, 7_1, 8_1
union mc_imp_status_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pstr_cal        :7-0 +1,
		pstr_accum_val :15-8 +1,
		nstr_cal       :23-16 +1,
		nstr_accum_val :31-24 +1;
	};
};


#define mmMC_IO_APHY_STR_CNTL_D0_6_0 0xA97 // 6_0, 7_1, 8_1
union mc_io_aphy_str_cntl_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pstr_off_a     :5-0 +1,
		nstr_off_a    :11-6 +1,
		pstr_off_d_rd :17-12 +1,
		_rsvd00       :23-18 +1,
		use_a_cal     :24-24 +1,
		use_d_rd_cal  :25-25 +1,
		cal_sel       :27-26 +1,
		load_a_str    :28-28 +1,
		load_d_rd_str :29-29 +1,
		_rsvd01       :31-30 +1;
	};
};


#define mmMC_IO_APHY_STR_CNTL_D1_6_0 0xA98 // 6_0, 7_1, 8_1
union mc_io_aphy_str_cntl_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pstr_off_a     :5-0 +1,
		nstr_off_a    :11-6 +1,
		pstr_off_d_rd :17-12 +1,
		_rsvd00       :23-18 +1,
		use_a_cal     :24-24 +1,
		use_d_rd_cal  :25-25 +1,
		cal_sel       :27-26 +1,
		load_a_str    :28-28 +1,
		load_d_rd_str :29-29 +1,
		_rsvd01       :31-30 +1;
	};
};


#define mmMC_IO_CDRCNTL1_D0_6_0 0xADD // 6_0, 7_1, 8_1
union mc_io_cdrcntl1_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq_rxphase_b0    :7-0 +1,
		dq_rxphase_b1   :15-8 +1,
		wcdr_txphase_b0 :23-16 +1,
		wcdr_txphase_b1 :31-24 +1;
	};
};


#define mmMC_IO_CDRCNTL1_D1_6_0 0xADE // 6_0, 7_1, 8_1
union mc_io_cdrcntl1_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq_rxphase_b0    :7-0 +1,
		dq_rxphase_b1   :15-8 +1,
		wcdr_txphase_b0 :23-16 +1,
		wcdr_txphase_b1 :31-24 +1;
	};
};


#define mmMC_IO_CDRCNTL2_D0_6_0 0xAE4 // 6_0
union mc_io_cdrcntl2_d0_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		cdr_fb_sel0   :0-0 +1,
		cdr_fb_sel1   :1-1 +1,
		edc_rxen_ovr0 :2-2 +1,
		edc_rxen_ovr1 :3-3 +1,
		txcdrbypass0  :4-4 +1,
		txcdrbypass1  :5-5 +1,
		wck_rxen_ovr0 :6-6 +1,
		wck_rxen_ovr1 :7-7 +1,
		_rsvd00      :31-8 +1;
	};
};

#define mmMC_IO_CDRCNTL2_D0_7_1 0xAE4 // 7_1, 8_1
union mc_io_cdrcntl2_d0_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cdr_fb_sel0   :0-0 +1,
		cdr_fb_sel1   :1-1 +1,
		edc_rxen_ovr0 :2-2 +1,
		edc_rxen_ovr1 :3-3 +1,
		txcdrbypass0  :4-4 +1,
		txcdrbypass1  :5-5 +1,
		wck_rxen_ovr0 :6-6 +1,
		wck_rxen_ovr1 :7-7 +1,
		wcdrtxpwron  :11-8 +1,
		wcdrtxsel    :15-12 +1,
		wcdrtrack01  :19-16 +1,
		_rsvd00      :31-20 +1;
	};
};


#define mmMC_IO_CDRCNTL2_D1_6_0 0xAE5 // 6_0
union mc_io_cdrcntl2_d1_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		cdr_fb_sel0   :0-0 +1,
		cdr_fb_sel1   :1-1 +1,
		edc_rxen_ovr0 :2-2 +1,
		edc_rxen_ovr1 :3-3 +1,
		txcdrbypass0  :4-4 +1,
		txcdrbypass1  :5-5 +1,
		wck_rxen_ovr0 :6-6 +1,
		wck_rxen_ovr1 :7-7 +1,
		_rsvd00      :31-8 +1;
	};
};

#define mmMC_IO_CDRCNTL2_D1_7_1 0xAE5 // 7_1, 8_1
union mc_io_cdrcntl2_d1_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cdr_fb_sel0   :0-0 +1,
		cdr_fb_sel1   :1-1 +1,
		edc_rxen_ovr0 :2-2 +1,
		edc_rxen_ovr1 :3-3 +1,
		txcdrbypass0  :4-4 +1,
		txcdrbypass1  :5-5 +1,
		wck_rxen_ovr0 :6-6 +1,
		wck_rxen_ovr1 :7-7 +1,
		wcdrtxpwron  :11-8 +1,
		wcdrtxsel    :15-12 +1,
		wcdrtrack01  :19-16 +1,
		_rsvd00      :31-20 +1;
	};
};


#define mmMC_IO_CDRCNTL_D0_6_0 0xA55 // 6_0, 7_1, 8_1
union mc_io_cdrcntl_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rxphase_b01      :3-0 +1,
		rxphase_b23      :7-4 +1,
		rxcdren_b01      :8-8 +1,
		rxcdren_b23      :9-9 +1,
		rxcdrbypass_b01 :10-10 +1,
		rxcdrbypass_b23 :11-11 +1,
		rxphase1_b01    :15-12 +1,
		rxphase1_b23    :19-16 +1,
		dqtxcdren_b0    :20-20 +1,
		dqtxcdren_b1    :21-21 +1,
		dqrxcdren_b0    :22-22 +1,
		dqrxcdren_b1    :23-23 +1,
		wcdrrxcdren_b0  :24-24 +1,
		wcdrrxcdren_b1  :25-25 +1,
		wcdredc_b0      :26-26 +1,
		wcdredc_b1      :27-27 +1,
		dqrxsel_b0      :28-28 +1,
		dqrxsel_b1      :29-29 +1,
		dqtxsel_b0      :30-30 +1,
		dqtxsel_b1      :31-31 +1;
	};
};


#define mmMC_IO_CDRCNTL_D1_6_0 0xA56 // 6_0, 7_1, 8_1
union mc_io_cdrcntl_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rxphase_b01      :3-0 +1,
		rxphase_b23      :7-4 +1,
		rxcdren_b01      :8-8 +1,
		rxcdren_b23      :9-9 +1,
		rxcdrbypass_b01 :10-10 +1,
		rxcdrbypass_b23 :11-11 +1,
		rxphase1_b01    :15-12 +1,
		rxphase1_b23    :19-16 +1,
		dqtxcdren_b0    :20-20 +1,
		dqtxcdren_b1    :21-21 +1,
		dqrxcdren_b0    :22-22 +1,
		dqrxcdren_b1    :23-23 +1,
		wcdrrxcdren_b0  :24-24 +1,
		wcdrrxcdren_b1  :25-25 +1,
		wcdredc_b0      :26-26 +1,
		wcdredc_b1      :27-27 +1,
		dqrxsel_b0      :28-28 +1,
		dqrxsel_b1      :29-29 +1,
		dqtxsel_b0      :30-30 +1,
		dqtxsel_b1      :31-31 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_CLKSEL_D0_6_0 0xCE // 6_0, 7_1, 8_1
union mc_io_debug_acmd_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_CLKSEL_D1_6_0 0xDE // 6_0, 7_1, 8_1
union mc_io_debug_acmd_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_MISC_D0_6_0 0xAE // 6_0, 7_1, 8_1
union mc_io_debug_acmd_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_MISC_D1_6_0 0xBE // 6_0, 7_1, 8_1
union mc_io_debug_acmd_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_OFSCAL_D0_6_0 0xEE // 6_0, 7_1, 8_1
union mc_io_debug_acmd_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_OFSCAL_D1_6_0 0xFE // 6_0, 7_1, 8_1
union mc_io_debug_acmd_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_RXPHASE_D0_6_0 0x10E // 6_0, 7_1, 8_1
union mc_io_debug_acmd_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_RXPHASE_D1_6_0 0x11E // 6_0, 7_1, 8_1
union mc_io_debug_acmd_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_TXBST_PD_D0_6_0 0x18E // 6_0, 7_1, 8_1
union mc_io_debug_acmd_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_TXBST_PD_D1_6_0 0x19E // 6_0, 7_1, 8_1
union mc_io_debug_acmd_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_TXBST_PU_D0_6_0 0x1AE // 6_0, 7_1, 8_1
union mc_io_debug_acmd_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_TXBST_PU_D1_6_0 0x1BE // 6_0, 7_1, 8_1
union mc_io_debug_acmd_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_TXPHASE_D0_6_0 0x12E // 6_0, 7_1, 8_1
union mc_io_debug_acmd_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_TXPHASE_D1_6_0 0x13E // 6_0, 7_1, 8_1
union mc_io_debug_acmd_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_TXSLF_D0_6_0 0x16E // 6_0, 7_1, 8_1
union mc_io_debug_acmd_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ACMD_TXSLF_D1_6_0 0x17E // 6_0, 7_1, 8_1
union mc_io_debug_acmd_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_CLKSEL_D0_6_0 0xCD // 6_0, 7_1, 8_1
union mc_io_debug_addrh_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_CLKSEL_D1_6_0 0xDD // 6_0, 7_1, 8_1
union mc_io_debug_addrh_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_MISC_D0_6_0 0xAD // 6_0, 7_1, 8_1
union mc_io_debug_addrh_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_MISC_D1_6_0 0xBD // 6_0, 7_1, 8_1
union mc_io_debug_addrh_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_RXPHASE_D0_6_0 0x10D // 6_0, 7_1, 8_1
union mc_io_debug_addrh_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_RXPHASE_D1_6_0 0x11D // 6_0, 7_1, 8_1
union mc_io_debug_addrh_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0_6_0 0x18D // 6_0, 7_1, 8_1
union mc_io_debug_addrh_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1_6_0 0x19D // 6_0, 7_1, 8_1
union mc_io_debug_addrh_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0_6_0 0x1AD // 6_0, 7_1, 8_1
union mc_io_debug_addrh_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1_6_0 0x1BD // 6_0, 7_1, 8_1
union mc_io_debug_addrh_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_TXPHASE_D0_6_0 0x12D // 6_0, 7_1, 8_1
union mc_io_debug_addrh_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_TXPHASE_D1_6_0 0x13D // 6_0, 7_1, 8_1
union mc_io_debug_addrh_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_TXSLF_D0_6_0 0x16D // 6_0, 7_1, 8_1
union mc_io_debug_addrh_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRH_TXSLF_D1_6_0 0x17D // 6_0, 7_1, 8_1
union mc_io_debug_addrh_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_CLKSEL_D0_6_0 0xCC // 6_0, 7_1, 8_1
union mc_io_debug_addrl_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_CLKSEL_D1_6_0 0xDC // 6_0, 7_1, 8_1
union mc_io_debug_addrl_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_MISC_D0_6_0 0xAC // 6_0, 7_1, 8_1
union mc_io_debug_addrl_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_MISC_D1_6_0 0xBC // 6_0, 7_1, 8_1
union mc_io_debug_addrl_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_RXPHASE_D0_6_0 0x10C // 6_0, 7_1, 8_1
union mc_io_debug_addrl_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_RXPHASE_D1_6_0 0x11C // 6_0, 7_1, 8_1
union mc_io_debug_addrl_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0_6_0 0x18C // 6_0, 7_1, 8_1
union mc_io_debug_addrl_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1_6_0 0x19C // 6_0, 7_1, 8_1
union mc_io_debug_addrl_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0_6_0 0x1AC // 6_0, 7_1, 8_1
union mc_io_debug_addrl_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1_6_0 0x1BC // 6_0, 7_1, 8_1
union mc_io_debug_addrl_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_TXPHASE_D0_6_0 0x12C // 6_0, 7_1, 8_1
union mc_io_debug_addrl_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_TXPHASE_D1_6_0 0x13C // 6_0, 7_1, 8_1
union mc_io_debug_addrl_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_TXSLF_D0_6_0 0x16C // 6_0, 7_1, 8_1
union mc_io_debug_addrl_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_ADDRL_TXSLF_D1_6_0 0x17C // 6_0, 7_1, 8_1
union mc_io_debug_addrl_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_CLKSEL_D0_6_0 0xCB // 6_0, 7_1, 8_1
union mc_io_debug_ck_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_CLKSEL_D1_6_0 0xDB // 6_0, 7_1, 8_1
union mc_io_debug_ck_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_MISC_D0_6_0 0xAB // 6_0, 7_1, 8_1
union mc_io_debug_ck_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_MISC_D1_6_0 0xBB // 6_0, 7_1, 8_1
union mc_io_debug_ck_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_RXPHASE_D0_6_0 0x10B // 6_0, 7_1, 8_1
union mc_io_debug_ck_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_RXPHASE_D1_6_0 0x11B // 6_0, 7_1, 8_1
union mc_io_debug_ck_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_TXBST_PD_D0_6_0 0x18B // 6_0, 7_1, 8_1
union mc_io_debug_ck_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_TXBST_PD_D1_6_0 0x19B // 6_0, 7_1, 8_1
union mc_io_debug_ck_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_TXBST_PU_D0_6_0 0x1AB // 6_0, 7_1, 8_1
union mc_io_debug_ck_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_TXBST_PU_D1_6_0 0x1BB // 6_0, 7_1, 8_1
union mc_io_debug_ck_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_TXPHASE_D0_6_0 0x12B // 6_0, 7_1, 8_1
union mc_io_debug_ck_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_TXPHASE_D1_6_0 0x13B // 6_0, 7_1, 8_1
union mc_io_debug_ck_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_TXSLF_D0_6_0 0x16B // 6_0, 7_1, 8_1
union mc_io_debug_ck_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CK_TXSLF_D1_6_0 0x17B // 6_0, 7_1, 8_1
union mc_io_debug_ck_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_CLKSEL_D0_6_0 0xCF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_CLKSEL_D1_6_0 0xDF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_MISC_D0_6_0 0xAF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_MISC_D1_6_0 0xBF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_OFSCAL_D0_6_0 0xEF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_OFSCAL_D1_6_0 0xFF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_RX_EQ_D0_6_0 0x1CF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_RX_EQ_D1_6_0 0x1DF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_RXPHASE_D0_6_0 0x10F // 6_0, 7_1, 8_1
union mc_io_debug_cmd_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_RXPHASE_D1_6_0 0x11F // 6_0, 7_1, 8_1
union mc_io_debug_cmd_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_TXBST_PD_D0_6_0 0x18F // 6_0, 7_1, 8_1
union mc_io_debug_cmd_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_TXBST_PD_D1_6_0 0x19F // 6_0, 7_1, 8_1
union mc_io_debug_cmd_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_TXBST_PU_D0_6_0 0x1AF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_TXBST_PU_D1_6_0 0x1BF // 6_0, 7_1, 8_1
union mc_io_debug_cmd_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_TXPHASE_D0_6_0 0x12F // 6_0, 7_1, 8_1
union mc_io_debug_cmd_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_TXPHASE_D1_6_0 0x13F // 6_0, 7_1, 8_1
union mc_io_debug_cmd_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_TXSLF_D0_6_0 0x16F // 6_0, 7_1, 8_1
union mc_io_debug_cmd_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_CMD_TXSLF_D1_6_0 0x17F // 6_0, 7_1, 8_1
union mc_io_debug_cmd_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0_6_0 0x14F // 6_0, 7_1, 8_1
union mc_io_debug_dbi_cdr_phsize_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1_6_0 0x15F // 6_0, 7_1, 8_1
union mc_io_debug_dbi_cdr_phsize_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_CLKSEL_D0_6_0 0xC8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_CLKSEL_D1_6_0 0xD8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_MISC_D0_6_0 0xA8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_MISC_D1_6_0 0xB8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_OFSCAL_D0_6_0 0xE8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_OFSCAL_D1_6_0 0xF8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_RX_EQ_D0_6_0 0x1C8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_RX_EQ_D1_6_0 0x1D8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0_6_0 0x148 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1_6_0 0x158 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_RXPHASE_D0_6_0 0x108 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_RXPHASE_D1_6_0 0x118 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_TXBST_PD_D0_6_0 0x188 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_TXBST_PD_D1_6_0 0x198 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_TXBST_PU_D0_6_0 0x1A8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_TXBST_PU_D1_6_0 0x1B8 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_TXPHASE_D0_6_0 0x128 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_TXPHASE_D1_6_0 0x138 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_TXSLF_D0_6_0 0x168 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DBI_TXSLF_D1_6_0 0x178 // 6_0, 7_1, 8_1
union mc_io_debug_dbi_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0_6_0 0x1CD // 6_0, 7_1, 8_1
union mc_io_debug_dq0_rx_dyn_pm_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1_6_0 0x1DD // 6_0, 7_1, 8_1
union mc_io_debug_dq0_rx_dyn_pm_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0_6_0 0x1CB // 6_0, 7_1, 8_1
union mc_io_debug_dq0_rx_eq_pm_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1_6_0 0x1DB // 6_0, 7_1, 8_1
union mc_io_debug_dq0_rx_eq_pm_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0_6_0 0x1CE // 6_0, 7_1, 8_1
union mc_io_debug_dq1_rx_dyn_pm_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1_6_0 0x1DE // 6_0, 7_1, 8_1
union mc_io_debug_dq1_rx_dyn_pm_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0_6_0 0x1CC // 6_0, 7_1, 8_1
union mc_io_debug_dq1_rx_eq_pm_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1_6_0 0x1DC // 6_0, 7_1, 8_1
union mc_io_debug_dq1_rx_eq_pm_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0_6_0 0x14B // 6_0, 7_1, 8_1
union mc_io_debug_dqb0_cdr_phsize_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1_6_0 0x15B // 6_0, 7_1, 8_1
union mc_io_debug_dqb0_cdr_phsize_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_CLKSEL_D0_6_0 0xC1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_CLKSEL_D1_6_0 0xD1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_MISC_D0_6_0 0xA1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_MISC_D1_6_0 0xB1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_OFSCAL_D0_6_0 0xE1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_OFSCAL_D1_6_0 0xF1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_RX_EQ_D0_6_0 0x1C1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_RX_EQ_D1_6_0 0x1D1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0_6_0 0x141 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1_6_0 0x151 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_RXPHASE_D0_6_0 0x101 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_RXPHASE_D1_6_0 0x111 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0_6_0 0x181 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1_6_0 0x191 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0_6_0 0x1A1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1_6_0 0x1B1 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_TXPHASE_D0_6_0 0x121 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_TXPHASE_D1_6_0 0x131 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_TXSLF_D0_6_0 0x161 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0H_TXSLF_D1_6_0 0x171 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0h_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_CLKSEL_D0_6_0 0xC0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_CLKSEL_D1_6_0 0xD0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_MISC_D0_6_0 0xA0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_MISC_D1_6_0 0xB0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_OFSCAL_D0_6_0 0xE0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_OFSCAL_D1_6_0 0xF0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_RX_EQ_D0_6_0 0x1C0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_RX_EQ_D1_6_0 0x1D0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0_6_0 0x140 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1_6_0 0x150 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_RXPHASE_D0_6_0 0x100 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_RXPHASE_D1_6_0 0x110 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0_6_0 0x180 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1_6_0 0x190 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0_6_0 0x1A0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1_6_0 0x1B0 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_TXPHASE_D0_6_0 0x120 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_TXPHASE_D1_6_0 0x130 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_TXSLF_D0_6_0 0x160 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB0L_TXSLF_D1_6_0 0x170 // 6_0, 7_1, 8_1
union mc_io_debug_dqb0l_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0_6_0 0x14C // 6_0, 7_1, 8_1
union mc_io_debug_dqb1_cdr_phsize_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1_6_0 0x15C // 6_0, 7_1, 8_1
union mc_io_debug_dqb1_cdr_phsize_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_CLKSEL_D0_6_0 0xC3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_CLKSEL_D1_6_0 0xD3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_MISC_D0_6_0 0xA3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_MISC_D1_6_0 0xB3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_OFSCAL_D0_6_0 0xE3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_OFSCAL_D1_6_0 0xF3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_RX_EQ_D0_6_0 0x1C3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_RX_EQ_D1_6_0 0x1D3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0_6_0 0x143 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1_6_0 0x153 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_RXPHASE_D0_6_0 0x103 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_RXPHASE_D1_6_0 0x113 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0_6_0 0x183 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1_6_0 0x193 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0_6_0 0x1A3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1_6_0 0x1B3 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_TXPHASE_D0_6_0 0x123 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_TXPHASE_D1_6_0 0x133 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_TXSLF_D0_6_0 0x163 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1H_TXSLF_D1_6_0 0x173 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1h_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_CLKSEL_D0_6_0 0xC2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_CLKSEL_D1_6_0 0xD2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_MISC_D0_6_0 0xA2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_MISC_D1_6_0 0xB2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_OFSCAL_D0_6_0 0xE2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_OFSCAL_D1_6_0 0xF2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_RX_EQ_D0_6_0 0x1C2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_RX_EQ_D1_6_0 0x1D2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0_6_0 0x142 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1_6_0 0x152 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_RXPHASE_D0_6_0 0x102 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_RXPHASE_D1_6_0 0x112 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0_6_0 0x182 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1_6_0 0x192 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0_6_0 0x1A2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1_6_0 0x1B2 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_TXPHASE_D0_6_0 0x122 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_TXPHASE_D1_6_0 0x132 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_TXSLF_D0_6_0 0x162 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB1L_TXSLF_D1_6_0 0x172 // 6_0, 7_1, 8_1
union mc_io_debug_dqb1l_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0_6_0 0x14D // 6_0, 7_1, 8_1
union mc_io_debug_dqb2_cdr_phsize_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1_6_0 0x15D // 6_0, 7_1, 8_1
union mc_io_debug_dqb2_cdr_phsize_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_CLKSEL_D0_6_0 0xC5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_CLKSEL_D1_6_0 0xD5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_MISC_D0_6_0 0xA5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_MISC_D1_6_0 0xB5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_OFSCAL_D0_6_0 0xE5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_OFSCAL_D1_6_0 0xF5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_RX_EQ_D0_6_0 0x1C5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_RX_EQ_D1_6_0 0x1D5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0_6_0 0x145 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1_6_0 0x155 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_RXPHASE_D0_6_0 0x105 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_RXPHASE_D1_6_0 0x115 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0_6_0 0x185 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1_6_0 0x195 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0_6_0 0x1A5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1_6_0 0x1B5 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_TXPHASE_D0_6_0 0x125 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_TXPHASE_D1_6_0 0x135 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_TXSLF_D0_6_0 0x165 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2H_TXSLF_D1_6_0 0x175 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2h_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_CLKSEL_D0_6_0 0xC4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_CLKSEL_D1_6_0 0xD4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_MISC_D0_6_0 0xA4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_MISC_D1_6_0 0xB4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_OFSCAL_D0_6_0 0xE4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_OFSCAL_D1_6_0 0xF4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_RX_EQ_D0_6_0 0x1C4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_RX_EQ_D1_6_0 0x1D4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0_6_0 0x144 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1_6_0 0x154 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_RXPHASE_D0_6_0 0x104 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_RXPHASE_D1_6_0 0x114 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0_6_0 0x184 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1_6_0 0x194 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0_6_0 0x1A4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1_6_0 0x1B4 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_TXPHASE_D0_6_0 0x124 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_TXPHASE_D1_6_0 0x134 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_TXSLF_D0_6_0 0x164 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB2L_TXSLF_D1_6_0 0x174 // 6_0, 7_1, 8_1
union mc_io_debug_dqb2l_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0_6_0 0x14E // 6_0, 7_1, 8_1
union mc_io_debug_dqb3_cdr_phsize_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1_6_0 0x15E // 6_0, 7_1, 8_1
union mc_io_debug_dqb3_cdr_phsize_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_CLKSEL_D0_6_0 0xC7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_CLKSEL_D1_6_0 0xD7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_MISC_D0_6_0 0xA7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_MISC_D1_6_0 0xB7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_OFSCAL_D0_6_0 0xE7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_OFSCAL_D1_6_0 0xF7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_RX_EQ_D0_6_0 0x1C7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_RX_EQ_D1_6_0 0x1D7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0_6_0 0x147 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1_6_0 0x157 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_RXPHASE_D0_6_0 0x107 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_RXPHASE_D1_6_0 0x117 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0_6_0 0x187 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1_6_0 0x197 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0_6_0 0x1A7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1_6_0 0x1B7 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_TXPHASE_D0_6_0 0x127 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_TXPHASE_D1_6_0 0x137 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_TXSLF_D0_6_0 0x167 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3H_TXSLF_D1_6_0 0x177 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3h_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_CLKSEL_D0_6_0 0xC6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_CLKSEL_D1_6_0 0xD6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_MISC_D0_6_0 0xA6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_MISC_D1_6_0 0xB6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_OFSCAL_D0_6_0 0xE6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_OFSCAL_D1_6_0 0xF6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_RX_EQ_D0_6_0 0x1C6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_RX_EQ_D1_6_0 0x1D6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0_6_0 0x146 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1_6_0 0x156 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_RXPHASE_D0_6_0 0x106 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_RXPHASE_D1_6_0 0x116 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0_6_0 0x186 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1_6_0 0x196 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0_6_0 0x1A6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1_6_0 0x1B6 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_TXPHASE_D0_6_0 0x126 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_TXPHASE_D1_6_0 0x136 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_TXSLF_D0_6_0 0x166 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_DQB3L_TXSLF_D1_6_0 0x176 // 6_0, 7_1, 8_1
union mc_io_debug_dqb3l_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0_6_0 0xED // 6_0, 7_1, 8_1
union mc_io_debug_edc_cdr_phsize_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1_6_0 0xFD // 6_0, 7_1, 8_1
union mc_io_debug_edc_cdr_phsize_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_CLKSEL_D0_6_0 0xC9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_CLKSEL_D1_6_0 0xD9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_MISC_D0_6_0 0xA9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_MISC_D1_6_0 0xB9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_OFSCAL_D0_6_0 0xE9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_OFSCAL_D1_6_0 0xF9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0_6_0 0xEC // 6_0, 7_1, 8_1
union mc_io_debug_edc_rx_dyn_pm_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1_6_0 0xFC // 6_0, 7_1, 8_1
union mc_io_debug_edc_rx_dyn_pm_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RX_EQ_D0_6_0 0x1C9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RX_EQ_D1_6_0 0x1D9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0_6_0 0xEB // 6_0, 7_1, 8_1
union mc_io_debug_edc_rx_eq_pm_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1_6_0 0xFB // 6_0, 7_1, 8_1
union mc_io_debug_edc_rx_eq_pm_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0_6_0 0x149 // 6_0, 7_1, 8_1
union mc_io_debug_edc_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1_6_0 0x159 // 6_0, 7_1, 8_1
union mc_io_debug_edc_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RXPHASE_D0_6_0 0x109 // 6_0, 7_1, 8_1
union mc_io_debug_edc_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_RXPHASE_D1_6_0 0x119 // 6_0, 7_1, 8_1
union mc_io_debug_edc_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_TXBST_PD_D0_6_0 0x189 // 6_0, 7_1, 8_1
union mc_io_debug_edc_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_TXBST_PD_D1_6_0 0x199 // 6_0, 7_1, 8_1
union mc_io_debug_edc_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_TXBST_PU_D0_6_0 0x1A9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_TXBST_PU_D1_6_0 0x1B9 // 6_0, 7_1, 8_1
union mc_io_debug_edc_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_TXPHASE_D0_6_0 0x129 // 6_0, 7_1, 8_1
union mc_io_debug_edc_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_TXPHASE_D1_6_0 0x139 // 6_0, 7_1, 8_1
union mc_io_debug_edc_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_TXSLF_D0_6_0 0x169 // 6_0, 7_1, 8_1
union mc_io_debug_edc_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_EDC_TXSLF_D1_6_0 0x179 // 6_0, 7_1, 8_1
union mc_io_debug_edc_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_0_6_0 0x0 // 6_0, 7_1, 8_1
union mc_io_debug_up_0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_1_6_0 0x1 // 6_0, 7_1, 8_1
union mc_io_debug_up_1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_10_6_0 0xA // 6_0, 7_1, 8_1
union mc_io_debug_up_10_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_100_6_0 0x64 // 6_0, 7_1, 8_1
union mc_io_debug_up_100_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_101_6_0 0x65 // 6_0, 7_1, 8_1
union mc_io_debug_up_101_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_102_6_0 0x66 // 6_0, 7_1, 8_1
union mc_io_debug_up_102_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_103_6_0 0x67 // 6_0, 7_1, 8_1
union mc_io_debug_up_103_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_104_6_0 0x68 // 6_0, 7_1, 8_1
union mc_io_debug_up_104_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_105_6_0 0x69 // 6_0, 7_1, 8_1
union mc_io_debug_up_105_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_106_6_0 0x6A // 6_0, 7_1, 8_1
union mc_io_debug_up_106_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_107_6_0 0x6B // 6_0, 7_1, 8_1
union mc_io_debug_up_107_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_108_6_0 0x6C // 6_0, 7_1, 8_1
union mc_io_debug_up_108_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_109_6_0 0x6D // 6_0, 7_1, 8_1
union mc_io_debug_up_109_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_11_6_0 0xB // 6_0, 7_1, 8_1
union mc_io_debug_up_11_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_110_6_0 0x6E // 6_0, 7_1, 8_1
union mc_io_debug_up_110_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_111_6_0 0x6F // 6_0, 7_1, 8_1
union mc_io_debug_up_111_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_112_6_0 0x70 // 6_0, 7_1, 8_1
union mc_io_debug_up_112_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_113_6_0 0x71 // 6_0, 7_1, 8_1
union mc_io_debug_up_113_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_114_6_0 0x72 // 6_0, 7_1, 8_1
union mc_io_debug_up_114_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_115_6_0 0x73 // 6_0, 7_1, 8_1
union mc_io_debug_up_115_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_116_6_0 0x74 // 6_0, 7_1, 8_1
union mc_io_debug_up_116_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_117_6_0 0x75 // 6_0, 7_1, 8_1
union mc_io_debug_up_117_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_118_6_0 0x76 // 6_0, 7_1, 8_1
union mc_io_debug_up_118_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_119_6_0 0x77 // 6_0, 7_1, 8_1
union mc_io_debug_up_119_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_12_6_0 0xC // 6_0, 7_1, 8_1
union mc_io_debug_up_12_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_120_6_0 0x78 // 6_0, 7_1, 8_1
union mc_io_debug_up_120_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_121_6_0 0x79 // 6_0, 7_1, 8_1
union mc_io_debug_up_121_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_122_6_0 0x7A // 6_0, 7_1, 8_1
union mc_io_debug_up_122_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_123_6_0 0x7B // 6_0, 7_1, 8_1
union mc_io_debug_up_123_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_124_6_0 0x7C // 6_0, 7_1, 8_1
union mc_io_debug_up_124_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_125_6_0 0x7D // 6_0, 7_1, 8_1
union mc_io_debug_up_125_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_126_6_0 0x7E // 6_0, 7_1, 8_1
union mc_io_debug_up_126_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_127_6_0 0x7F // 6_0, 7_1, 8_1
union mc_io_debug_up_127_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_128_6_0 0x80 // 6_0, 7_1, 8_1
union mc_io_debug_up_128_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_129_6_0 0x81 // 6_0, 7_1, 8_1
union mc_io_debug_up_129_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_13_6_0 0xD // 6_0, 7_1, 8_1
union mc_io_debug_up_13_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_130_6_0 0x82 // 6_0, 7_1, 8_1
union mc_io_debug_up_130_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_131_6_0 0x83 // 6_0, 7_1, 8_1
union mc_io_debug_up_131_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_132_6_0 0x84 // 6_0, 7_1, 8_1
union mc_io_debug_up_132_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_133_6_0 0x85 // 6_0, 7_1, 8_1
union mc_io_debug_up_133_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_134_6_0 0x86 // 6_0, 7_1, 8_1
union mc_io_debug_up_134_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_135_6_0 0x87 // 6_0, 7_1, 8_1
union mc_io_debug_up_135_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_136_6_0 0x88 // 6_0, 7_1, 8_1
union mc_io_debug_up_136_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_137_6_0 0x89 // 6_0, 7_1, 8_1
union mc_io_debug_up_137_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_138_6_0 0x8A // 6_0, 7_1, 8_1
union mc_io_debug_up_138_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_139_6_0 0x8B // 6_0, 7_1, 8_1
union mc_io_debug_up_139_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_14_6_0 0xE // 6_0, 7_1, 8_1
union mc_io_debug_up_14_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_140_6_0 0x8C // 6_0, 7_1, 8_1
union mc_io_debug_up_140_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_141_6_0 0x8D // 6_0, 7_1, 8_1
union mc_io_debug_up_141_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_142_6_0 0x8E // 6_0, 7_1, 8_1
union mc_io_debug_up_142_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_143_6_0 0x8F // 6_0, 7_1, 8_1
union mc_io_debug_up_143_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_144_6_0 0x90 // 6_0, 7_1, 8_1
union mc_io_debug_up_144_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_145_6_0 0x91 // 6_0, 7_1, 8_1
union mc_io_debug_up_145_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_146_6_0 0x92 // 6_0, 7_1, 8_1
union mc_io_debug_up_146_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_147_6_0 0x93 // 6_0, 7_1, 8_1
union mc_io_debug_up_147_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_148_6_0 0x94 // 6_0, 7_1, 8_1
union mc_io_debug_up_148_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_149_6_0 0x95 // 6_0, 7_1, 8_1
union mc_io_debug_up_149_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_15_6_0 0xF // 6_0, 7_1, 8_1
union mc_io_debug_up_15_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_150_6_0 0x96 // 6_0, 7_1, 8_1
union mc_io_debug_up_150_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_151_6_0 0x97 // 6_0, 7_1, 8_1
union mc_io_debug_up_151_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_152_6_0 0x98 // 6_0, 7_1, 8_1
union mc_io_debug_up_152_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_153_6_0 0x99 // 6_0, 7_1, 8_1
union mc_io_debug_up_153_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_154_6_0 0x9A // 6_0, 7_1, 8_1
union mc_io_debug_up_154_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_155_6_0 0x9B // 6_0, 7_1, 8_1
union mc_io_debug_up_155_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_156_6_0 0x9C // 6_0, 7_1, 8_1
union mc_io_debug_up_156_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_157_6_0 0x9D // 6_0, 7_1, 8_1
union mc_io_debug_up_157_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_158_6_0 0x9E // 6_0, 7_1, 8_1
union mc_io_debug_up_158_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_159_6_0 0x9F // 6_0, 7_1, 8_1
union mc_io_debug_up_159_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_16_6_0 0x10 // 6_0, 7_1, 8_1
union mc_io_debug_up_16_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_17_6_0 0x11 // 6_0, 7_1, 8_1
union mc_io_debug_up_17_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_18_6_0 0x12 // 6_0, 7_1, 8_1
union mc_io_debug_up_18_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_19_6_0 0x13 // 6_0, 7_1, 8_1
union mc_io_debug_up_19_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_2_6_0 0x2 // 6_0, 7_1, 8_1
union mc_io_debug_up_2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_20_6_0 0x14 // 6_0, 7_1, 8_1
union mc_io_debug_up_20_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_21_6_0 0x15 // 6_0, 7_1, 8_1
union mc_io_debug_up_21_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_22_6_0 0x16 // 6_0, 7_1, 8_1
union mc_io_debug_up_22_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_23_6_0 0x17 // 6_0, 7_1, 8_1
union mc_io_debug_up_23_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_24_6_0 0x18 // 6_0, 7_1, 8_1
union mc_io_debug_up_24_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_25_6_0 0x19 // 6_0, 7_1, 8_1
union mc_io_debug_up_25_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_26_6_0 0x1A // 6_0, 7_1, 8_1
union mc_io_debug_up_26_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_27_6_0 0x1B // 6_0, 7_1, 8_1
union mc_io_debug_up_27_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_28_6_0 0x1C // 6_0, 7_1, 8_1
union mc_io_debug_up_28_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_29_6_0 0x1D // 6_0, 7_1, 8_1
union mc_io_debug_up_29_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_3_6_0 0x3 // 6_0, 7_1, 8_1
union mc_io_debug_up_3_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_30_6_0 0x1E // 6_0, 7_1, 8_1
union mc_io_debug_up_30_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_31_6_0 0x1F // 6_0, 7_1, 8_1
union mc_io_debug_up_31_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_32_6_0 0x20 // 6_0, 7_1, 8_1
union mc_io_debug_up_32_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_33_6_0 0x21 // 6_0, 7_1, 8_1
union mc_io_debug_up_33_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_34_6_0 0x22 // 6_0, 7_1, 8_1
union mc_io_debug_up_34_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_35_6_0 0x23 // 6_0, 7_1, 8_1
union mc_io_debug_up_35_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_36_6_0 0x24 // 6_0, 7_1, 8_1
union mc_io_debug_up_36_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_37_6_0 0x25 // 6_0, 7_1, 8_1
union mc_io_debug_up_37_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_38_6_0 0x26 // 6_0, 7_1, 8_1
union mc_io_debug_up_38_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_39_6_0 0x27 // 6_0, 7_1, 8_1
union mc_io_debug_up_39_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_4_6_0 0x4 // 6_0, 7_1, 8_1
union mc_io_debug_up_4_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_40_6_0 0x28 // 6_0, 7_1, 8_1
union mc_io_debug_up_40_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_41_6_0 0x29 // 6_0, 7_1, 8_1
union mc_io_debug_up_41_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_42_6_0 0x2A // 6_0, 7_1, 8_1
union mc_io_debug_up_42_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_43_6_0 0x2B // 6_0, 7_1, 8_1
union mc_io_debug_up_43_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_44_6_0 0x2C // 6_0, 7_1, 8_1
union mc_io_debug_up_44_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_45_6_0 0x2D // 6_0, 7_1, 8_1
union mc_io_debug_up_45_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_46_6_0 0x2E // 6_0, 7_1, 8_1
union mc_io_debug_up_46_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_47_6_0 0x2F // 6_0, 7_1, 8_1
union mc_io_debug_up_47_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_48_6_0 0x30 // 6_0, 7_1, 8_1
union mc_io_debug_up_48_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_49_6_0 0x31 // 6_0, 7_1, 8_1
union mc_io_debug_up_49_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_5_6_0 0x5 // 6_0, 7_1, 8_1
union mc_io_debug_up_5_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_50_6_0 0x32 // 6_0, 7_1, 8_1
union mc_io_debug_up_50_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_51_6_0 0x33 // 6_0, 7_1, 8_1
union mc_io_debug_up_51_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_52_6_0 0x34 // 6_0, 7_1, 8_1
union mc_io_debug_up_52_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_53_6_0 0x35 // 6_0, 7_1, 8_1
union mc_io_debug_up_53_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_54_6_0 0x36 // 6_0, 7_1, 8_1
union mc_io_debug_up_54_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_55_6_0 0x37 // 6_0, 7_1, 8_1
union mc_io_debug_up_55_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_56_6_0 0x38 // 6_0, 7_1, 8_1
union mc_io_debug_up_56_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_57_6_0 0x39 // 6_0, 7_1, 8_1
union mc_io_debug_up_57_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_58_6_0 0x3A // 6_0, 7_1, 8_1
union mc_io_debug_up_58_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_59_6_0 0x3B // 6_0, 7_1, 8_1
union mc_io_debug_up_59_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_6_6_0 0x6 // 6_0, 7_1, 8_1
union mc_io_debug_up_6_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_60_6_0 0x3C // 6_0, 7_1, 8_1
union mc_io_debug_up_60_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_61_6_0 0x3D // 6_0, 7_1, 8_1
union mc_io_debug_up_61_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_62_6_0 0x3E // 6_0, 7_1, 8_1
union mc_io_debug_up_62_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_63_6_0 0x3F // 6_0, 7_1, 8_1
union mc_io_debug_up_63_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_64_6_0 0x40 // 6_0, 7_1, 8_1
union mc_io_debug_up_64_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_65_6_0 0x41 // 6_0, 7_1, 8_1
union mc_io_debug_up_65_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_66_6_0 0x42 // 6_0, 7_1, 8_1
union mc_io_debug_up_66_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_67_6_0 0x43 // 6_0, 7_1, 8_1
union mc_io_debug_up_67_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_68_6_0 0x44 // 6_0, 7_1, 8_1
union mc_io_debug_up_68_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_69_6_0 0x45 // 6_0, 7_1, 8_1
union mc_io_debug_up_69_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_7_6_0 0x7 // 6_0, 7_1, 8_1
union mc_io_debug_up_7_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_70_6_0 0x46 // 6_0, 7_1, 8_1
union mc_io_debug_up_70_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_71_6_0 0x47 // 6_0, 7_1, 8_1
union mc_io_debug_up_71_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_72_6_0 0x48 // 6_0, 7_1, 8_1
union mc_io_debug_up_72_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_73_6_0 0x49 // 6_0, 7_1, 8_1
union mc_io_debug_up_73_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_74_6_0 0x4A // 6_0, 7_1, 8_1
union mc_io_debug_up_74_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_75_6_0 0x4B // 6_0, 7_1, 8_1
union mc_io_debug_up_75_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_76_6_0 0x4C // 6_0, 7_1, 8_1
union mc_io_debug_up_76_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_77_6_0 0x4D // 6_0, 7_1, 8_1
union mc_io_debug_up_77_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_78_6_0 0x4E // 6_0, 7_1, 8_1
union mc_io_debug_up_78_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_79_6_0 0x4F // 6_0, 7_1, 8_1
union mc_io_debug_up_79_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_8_6_0 0x8 // 6_0, 7_1, 8_1
union mc_io_debug_up_8_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_80_6_0 0x50 // 6_0, 7_1, 8_1
union mc_io_debug_up_80_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_81_6_0 0x51 // 6_0, 7_1, 8_1
union mc_io_debug_up_81_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_82_6_0 0x52 // 6_0, 7_1, 8_1
union mc_io_debug_up_82_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_83_6_0 0x53 // 6_0, 7_1, 8_1
union mc_io_debug_up_83_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_84_6_0 0x54 // 6_0, 7_1, 8_1
union mc_io_debug_up_84_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_85_6_0 0x55 // 6_0, 7_1, 8_1
union mc_io_debug_up_85_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_86_6_0 0x56 // 6_0, 7_1, 8_1
union mc_io_debug_up_86_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_87_6_0 0x57 // 6_0, 7_1, 8_1
union mc_io_debug_up_87_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_88_6_0 0x58 // 6_0, 7_1, 8_1
union mc_io_debug_up_88_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_89_6_0 0x59 // 6_0, 7_1, 8_1
union mc_io_debug_up_89_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_9_6_0 0x9 // 6_0, 7_1, 8_1
union mc_io_debug_up_9_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_90_6_0 0x5A // 6_0, 7_1, 8_1
union mc_io_debug_up_90_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_91_6_0 0x5B // 6_0, 7_1, 8_1
union mc_io_debug_up_91_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_92_6_0 0x5C // 6_0, 7_1, 8_1
union mc_io_debug_up_92_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_93_6_0 0x5D // 6_0, 7_1, 8_1
union mc_io_debug_up_93_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_94_6_0 0x5E // 6_0, 7_1, 8_1
union mc_io_debug_up_94_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_95_6_0 0x5F // 6_0, 7_1, 8_1
union mc_io_debug_up_95_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_96_6_0 0x60 // 6_0, 7_1, 8_1
union mc_io_debug_up_96_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_97_6_0 0x61 // 6_0, 7_1, 8_1
union mc_io_debug_up_97_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_98_6_0 0x62 // 6_0, 7_1, 8_1
union mc_io_debug_up_98_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_UP_99_6_0 0x63 // 6_0, 7_1, 8_1
union mc_io_debug_up_99_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0_6_0 0x1EA // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_cdr_phsize_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1_6_0 0x1FA // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_cdr_phsize_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_CLKSEL_D0_6_0 0x1E1 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_CLKSEL_D1_6_0 0x1F1 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_MISC_D0_6_0 0x1E0 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_MISC_D1_6_0 0x1F0 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_OFSCAL_D0_6_0 0x1E2 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_OFSCAL_D1_6_0 0x1F2 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0_6_0 0x1EC // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rx_dyn_pm_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1_6_0 0x1FC // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rx_dyn_pm_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RX_EQ_D0_6_0 0x1E9 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RX_EQ_D1_6_0 0x1F9 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0_6_0 0x1EB // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rx_eq_pm_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1_6_0 0x1FB // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rx_eq_pm_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0_6_0 0x1E5 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1_6_0 0x1F5 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RXPHASE_D0_6_0 0x1E3 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_RXPHASE_D1_6_0 0x1F3 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_TXBST_PD_D0_6_0 0x1E7 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_TXBST_PD_D1_6_0 0x1F7 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_TXBST_PU_D0_6_0 0x1E8 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_TXBST_PU_D1_6_0 0x1F8 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_TXPHASE_D0_6_0 0x1E4 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_TXPHASE_D1_6_0 0x1F4 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_TXSLF_D0_6_0 0x1E6 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCDR_TXSLF_D1_6_0 0x1F6 // 6_0, 7_1, 8_1
union mc_io_debug_wcdr_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_CLKSEL_D0_6_0 0xCA // 6_0, 7_1, 8_1
union mc_io_debug_wck_clksel_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_CLKSEL_D1_6_0 0xDA // 6_0, 7_1, 8_1
union mc_io_debug_wck_clksel_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_MISC_D0_6_0 0xAA // 6_0, 7_1, 8_1
union mc_io_debug_wck_misc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_MISC_D1_6_0 0xBA // 6_0, 7_1, 8_1
union mc_io_debug_wck_misc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_OFSCAL_D0_6_0 0xEA // 6_0, 7_1, 8_1
union mc_io_debug_wck_ofscal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_OFSCAL_D1_6_0 0xFA // 6_0, 7_1, 8_1
union mc_io_debug_wck_ofscal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_RX_EQ_D0_6_0 0x1CA // 6_0, 7_1, 8_1
union mc_io_debug_wck_rx_eq_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_RX_EQ_D1_6_0 0x1DA // 6_0, 7_1, 8_1
union mc_io_debug_wck_rx_eq_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0_6_0 0x14A // 6_0, 7_1, 8_1
union mc_io_debug_wck_rx_vref_cal_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1_6_0 0x15A // 6_0, 7_1, 8_1
union mc_io_debug_wck_rx_vref_cal_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_RXPHASE_D0_6_0 0x10A // 6_0, 7_1, 8_1
union mc_io_debug_wck_rxphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_RXPHASE_D1_6_0 0x11A // 6_0, 7_1, 8_1
union mc_io_debug_wck_rxphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_TXBST_PD_D0_6_0 0x18A // 6_0, 7_1, 8_1
union mc_io_debug_wck_txbst_pd_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_TXBST_PD_D1_6_0 0x19A // 6_0, 7_1, 8_1
union mc_io_debug_wck_txbst_pd_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_TXBST_PU_D0_6_0 0x1AA // 6_0, 7_1, 8_1
union mc_io_debug_wck_txbst_pu_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_TXBST_PU_D1_6_0 0x1BA // 6_0, 7_1, 8_1
union mc_io_debug_wck_txbst_pu_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_TXPHASE_D0_6_0 0x12A // 6_0, 7_1, 8_1
union mc_io_debug_wck_txphase_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_TXPHASE_D1_6_0 0x13A // 6_0, 7_1, 8_1
union mc_io_debug_wck_txphase_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_TXSLF_D0_6_0 0x16A // 6_0, 7_1, 8_1
union mc_io_debug_wck_txslf_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define ixMC_IO_DEBUG_WCK_TXSLF_D1_6_0 0x17A // 6_0, 7_1, 8_1
union mc_io_debug_wck_txslf_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value0  :7-0 +1,
		value1 :15-8 +1,
		value2 :23-16 +1,
		value3 :31-24 +1;
	};
};


#define mmMC_IO_DPHY_STR_CNTL_D0_6_0 0xA4E // 6_0
union mc_io_dphy_str_cntl_d0_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		pstr_off_d  :5-0 +1,
		nstr_off_d :11-6 +1,
		pstr_off_s :17-12 +1,
		nstr_off_s :23-18 +1,
		use_d_cal  :24-24 +1,
		use_s_cal  :25-25 +1,
		cal_sel    :27-26 +1,
		load_d_str :28-28 +1,
		load_s_str :29-29 +1,
		_rsvd00    :31-30 +1;
	};
};

#define mmMC_IO_DPHY_STR_CNTL_D0_7_1 0xA4E // 7_1, 8_1
union mc_io_dphy_str_cntl_d0_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pstr_off_d   :5-0 +1,
		nstr_off_d  :11-6 +1,
		pstr_off_s  :17-12 +1,
		nstr_off_s  :23-18 +1,
		use_d_cal   :24-24 +1,
		use_s_cal   :25-25 +1,
		cal_sel     :27-26 +1,
		load_d_str  :28-28 +1,
		load_s_str  :29-29 +1,
		auto_ld_str :30-30 +1,
		_rsvd00     :31-31 +1;
	};
};


#define mmMC_IO_DPHY_STR_CNTL_D1_6_0 0xA54 // 6_0
union mc_io_dphy_str_cntl_d1_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		pstr_off_d  :5-0 +1,
		nstr_off_d :11-6 +1,
		pstr_off_s :17-12 +1,
		nstr_off_s :23-18 +1,
		use_d_cal  :24-24 +1,
		use_s_cal  :25-25 +1,
		cal_sel    :27-26 +1,
		load_d_str :28-28 +1,
		load_s_str :29-29 +1,
		_rsvd00    :31-30 +1;
	};
};

#define mmMC_IO_DPHY_STR_CNTL_D1_7_1 0xA54 // 7_1, 8_1
union mc_io_dphy_str_cntl_d1_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pstr_off_d   :5-0 +1,
		nstr_off_d  :11-6 +1,
		pstr_off_s  :17-12 +1,
		nstr_off_s  :23-18 +1,
		use_d_cal   :24-24 +1,
		use_s_cal   :25-25 +1,
		cal_sel     :27-26 +1,
		load_d_str  :28-28 +1,
		load_s_str  :29-29 +1,
		auto_ld_str :30-30 +1,
		_rsvd00     :31-31 +1;
	};
};


#define mmMC_IO_PAD_CNTL_6_0 0xA73 // 6_0, 7_1, 8_1
union mc_io_pad_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mem_io_imp_min  :7-0 +1,
		mem_io_imp_max :15-8 +1,
		txphase_gray   :16-16 +1,
		rxphase_gray   :17-17 +1,
		ovl_yclkon_d0  :18-18 +1,
		ovl_yclkon_d1  :19-19 +1,
		atbsel         :23-20 +1,
		atben          :29-24 +1,
		atbsel_d1      :30-30 +1,
		atbsel_d0      :31-31 +1;
	};
};


#define mmMC_IO_PAD_CNTL_D0_6_0 0xA74 // 6_0, 7_1, 8_1
union mc_io_pad_cntl_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00          :1-0 +1,
		delay_clk_sync   :2-2 +1,
		delay_cmd_sync   :3-3 +1,
		delay_adr_sync   :4-4 +1,
		_rsvd01          :6-5 +1,
		mem_fall_out_clk :7-7 +1,
		mem_fall_out_cmd :8-8 +1,
		mem_fall_out_adr :9-9 +1,
		force_en_rd_str :10-10 +1,
		en_rd_str_dly   :11-11 +1,
		disable_cmd     :12-12 +1,
		disable_adr     :13-13 +1,
		vrefi_en        :14-14 +1,
		vrefi_sel       :19-15 +1,
		ck_auto_en      :20-20 +1,
		ck_delay_sel    :21-21 +1,
		ck_delay_n      :23-22 +1,
		ck_delay_p      :25-24 +1,
		_rsvd02         :26-26 +1,
		txpwroff_cke    :27-27 +1,
		uni_str         :28-28 +1,
		diff_str        :29-29 +1,
		gddr_pwron      :30-30 +1,
		txpwroff_clk    :31-31 +1;
	};
};


#define mmMC_IO_PAD_CNTL_D1_6_0 0xA75 // 6_0, 7_1, 8_1
union mc_io_pad_cntl_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		delay_data_sync   :0-0 +1,
		delay_str_sync    :1-1 +1,
		delay_clk_sync    :2-2 +1,
		delay_cmd_sync    :3-3 +1,
		delay_adr_sync    :4-4 +1,
		mem_fall_out_data :5-5 +1,
		mem_fall_out_str  :6-6 +1,
		mem_fall_out_clk  :7-7 +1,
		mem_fall_out_cmd  :8-8 +1,
		mem_fall_out_adr  :9-9 +1,
		force_en_rd_str  :10-10 +1,
		en_rd_str_dly    :11-11 +1,
		disable_cmd      :12-12 +1,
		disable_adr      :13-13 +1,
		vrefi_en         :14-14 +1,
		vrefi_sel        :19-15 +1,
		ck_auto_en       :20-20 +1,
		ck_delay_sel     :21-21 +1,
		ck_delay_n       :23-22 +1,
		ck_delay_p       :25-24 +1,
		_rsvd00          :26-26 +1,
		txpwroff_cke     :27-27 +1,
		uni_str          :28-28 +1,
		diff_str         :29-29 +1,
		gddr_pwron       :30-30 +1,
		txpwroff_clk     :31-31 +1;
	};
};


#define mmMC_IO_RXCNTL1_DPHY0_D0_6_0 0xADF // 6_0
union mc_io_rxcntl1_dphy0_d0_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		vrefcal1_msb  :3-0 +1,
		vrefcal2_msb  :7-4 +1,
		vrefcal3     :15-8 +1,
		vrefsel2     :16-16 +1,
		vrefsel3     :17-17 +1,
		vrefpdnb_1   :18-18 +1,
		_rsvd00      :24-19 +1,
		pmd_loopback :27-25 +1,
		dll_rsv      :31-28 +1;
	};
};

#define mmMC_IO_RXCNTL1_DPHY0_D0_7_1 0xADF // 7_1, 8_1
union mc_io_rxcntl1_dphy0_d0_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vrefcal1_msb     :3-0 +1,
		vrefcal2_msb     :7-4 +1,
		vrefcal3        :15-8 +1,
		vrefsel2        :16-16 +1,
		vrefsel3        :17-17 +1,
		vrefpdnb_1      :18-18 +1,
		dll_pwrgood_ovr :19-19 +1,
		dll_vctrladc_en :20-20 +1,
		dll_mstr_stby   :21-21 +1,
		rxleq_en        :22-22 +1,
		rxleq_nxt       :23-23 +1,
		_rsvd00         :24-24 +1,
		pmd_loopback    :27-25 +1,
		dll_rsv         :31-28 +1;
	};
};


#define mmMC_IO_RXCNTL1_DPHY0_D1_6_0 0xAE1 // 6_0
union mc_io_rxcntl1_dphy0_d1_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		vrefcal1_msb  :3-0 +1,
		vrefcal2_msb  :7-4 +1,
		vrefcal3     :15-8 +1,
		vrefsel2     :16-16 +1,
		vrefsel3     :17-17 +1,
		vrefpdnb_1   :18-18 +1,
		_rsvd00      :24-19 +1,
		pmd_loopback :27-25 +1,
		dll_rsv      :31-28 +1;
	};
};

#define mmMC_IO_RXCNTL1_DPHY0_D1_7_1 0xAE1 // 7_1, 8_1
union mc_io_rxcntl1_dphy0_d1_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vrefcal1_msb     :3-0 +1,
		vrefcal2_msb     :7-4 +1,
		vrefcal3        :15-8 +1,
		vrefsel2        :16-16 +1,
		vrefsel3        :17-17 +1,
		vrefpdnb_1      :18-18 +1,
		dll_pwrgood_ovr :19-19 +1,
		dll_vctrladc_en :20-20 +1,
		dll_mstr_stby   :21-21 +1,
		rxleq_en        :22-22 +1,
		rxleq_nxt       :23-23 +1,
		_rsvd00         :24-24 +1,
		pmd_loopback    :27-25 +1,
		dll_rsv         :31-28 +1;
	};
};


#define mmMC_IO_RXCNTL1_DPHY1_D0_6_0 0xAE0 // 6_0
union mc_io_rxcntl1_dphy1_d0_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		vrefcal1_msb  :3-0 +1,
		vrefcal2_msb  :7-4 +1,
		vrefcal3     :15-8 +1,
		vrefsel2     :16-16 +1,
		vrefsel3     :17-17 +1,
		vrefpdnb_1   :18-18 +1,
		_rsvd00      :24-19 +1,
		pmd_loopback :27-25 +1,
		dll_rsv      :31-28 +1;
	};
};

#define mmMC_IO_RXCNTL1_DPHY1_D0_7_1 0xAE0 // 7_1, 8_1
union mc_io_rxcntl1_dphy1_d0_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vrefcal1_msb     :3-0 +1,
		vrefcal2_msb     :7-4 +1,
		vrefcal3        :15-8 +1,
		vrefsel2        :16-16 +1,
		vrefsel3        :17-17 +1,
		vrefpdnb_1      :18-18 +1,
		dll_pwrgood_ovr :19-19 +1,
		dll_vctrladc_en :20-20 +1,
		dll_mstr_stby   :21-21 +1,
		rxleq_en        :22-22 +1,
		rxleq_nxt       :23-23 +1,
		_rsvd00         :24-24 +1,
		pmd_loopback    :27-25 +1,
		dll_rsv         :31-28 +1;
	};
};


#define mmMC_IO_RXCNTL1_DPHY1_D1_6_0 0xAE2 // 6_0
union mc_io_rxcntl1_dphy1_d1_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		vrefcal1_msb  :3-0 +1,
		vrefcal2_msb  :7-4 +1,
		vrefcal3     :15-8 +1,
		vrefsel2     :16-16 +1,
		vrefsel3     :17-17 +1,
		vrefpdnb_1   :18-18 +1,
		_rsvd00      :24-19 +1,
		pmd_loopback :27-25 +1,
		dll_rsv      :31-28 +1;
	};
};

#define mmMC_IO_RXCNTL1_DPHY1_D1_7_1 0xAE2 // 7_1, 8_1
union mc_io_rxcntl1_dphy1_d1_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vrefcal1_msb     :3-0 +1,
		vrefcal2_msb     :7-4 +1,
		vrefcal3        :15-8 +1,
		vrefsel2        :16-16 +1,
		vrefsel3        :17-17 +1,
		vrefpdnb_1      :18-18 +1,
		dll_pwrgood_ovr :19-19 +1,
		dll_vctrladc_en :20-20 +1,
		dll_mstr_stby   :21-21 +1,
		rxleq_en        :22-22 +1,
		rxleq_nxt       :23-23 +1,
		_rsvd00         :24-24 +1,
		pmd_loopback    :27-25 +1,
		dll_rsv         :31-28 +1;
	};
};


#define mmMC_IO_RXCNTL_DPHY0_D0_6_0 0xA4C // 6_0, 7_1, 8_1
union mc_io_rxcntl_dphy0_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rxbiassel     :1-0 +1,
		rcvsel        :2-2 +1,
		vrefpdnb      :3-3 +1,
		rxdpwron_dly  :5-4 +1,
		rxpdnb        :6-6 +1,
		rxlp          :7-7 +1,
		vrefcal      :11-8 +1,
		vrefcal_str  :15-12 +1,
		vrefsel      :16-16 +1,
		_rsvd00      :17-17 +1,
		rx_peaksel   :19-18 +1,
		dll_adj_b0   :22-20 +1,
		_rsvd01      :23-23 +1,
		dll_adj_b1   :26-24 +1,
		_rsvd02      :27-27 +1,
		dll_adj_m    :28-28 +1,
		refclk_pwron :29-29 +1,
		dll_bw_ctrl  :31-30 +1;
	};
};


#define mmMC_IO_RXCNTL_DPHY0_D1_6_0 0xA52 // 6_0, 7_1, 8_1
union mc_io_rxcntl_dphy0_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rxbiassel     :1-0 +1,
		rcvsel        :2-2 +1,
		vrefpdnb      :3-3 +1,
		rxdpwron_dly  :5-4 +1,
		rxpdnb        :6-6 +1,
		rxlp          :7-7 +1,
		vrefcal      :11-8 +1,
		vrefcal_str  :15-12 +1,
		vrefsel      :16-16 +1,
		_rsvd00      :17-17 +1,
		rx_peaksel   :19-18 +1,
		dll_adj_b0   :22-20 +1,
		_rsvd01      :23-23 +1,
		dll_adj_b1   :26-24 +1,
		_rsvd02      :27-27 +1,
		dll_adj_m    :28-28 +1,
		refclk_pwron :29-29 +1,
		dll_bw_ctrl  :31-30 +1;
	};
};


#define mmMC_IO_RXCNTL_DPHY1_D0_6_0 0xA4D // 6_0, 7_1, 8_1
union mc_io_rxcntl_dphy1_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rxbiassel     :1-0 +1,
		rcvsel        :2-2 +1,
		vrefpdnb      :3-3 +1,
		rxdpwron_dly  :5-4 +1,
		rxpdnb        :6-6 +1,
		rxlp          :7-7 +1,
		vrefcal      :11-8 +1,
		vrefcal_str  :15-12 +1,
		vrefsel      :16-16 +1,
		_rsvd00      :17-17 +1,
		rx_peaksel   :19-18 +1,
		dll_adj_b0   :22-20 +1,
		_rsvd01      :23-23 +1,
		dll_adj_b1   :26-24 +1,
		_rsvd02      :27-27 +1,
		dll_adj_m    :28-28 +1,
		refclk_pwron :29-29 +1,
		dll_bw_ctrl  :31-30 +1;
	};
};


#define mmMC_IO_RXCNTL_DPHY1_D1_6_0 0xA53 // 6_0, 7_1, 8_1
union mc_io_rxcntl_dphy1_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rxbiassel     :1-0 +1,
		rcvsel        :2-2 +1,
		vrefpdnb      :3-3 +1,
		rxdpwron_dly  :5-4 +1,
		rxpdnb        :6-6 +1,
		rxlp          :7-7 +1,
		vrefcal      :11-8 +1,
		vrefcal_str  :15-12 +1,
		vrefsel      :16-16 +1,
		_rsvd00      :17-17 +1,
		rx_peaksel   :19-18 +1,
		dll_adj_b0   :22-20 +1,
		_rsvd01      :23-23 +1,
		dll_adj_b1   :26-24 +1,
		_rsvd02      :27-27 +1,
		dll_adj_m    :28-28 +1,
		refclk_pwron :29-29 +1,
		dll_bw_ctrl  :31-30 +1;
	};
};


#define mmMC_IO_TXCNTL_APHY_D0_6_0 0xA4B // 6_0, 7_1, 8_1
union mc_io_txcntl_aphy_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		biassel        :1-0 +1,
		drvduty        :3-2 +1,
		lowcmen        :4-4 +1,
		qdr            :5-5 +1,
		emph           :6-6 +1,
		txpd           :7-7 +1,
		pterm         :11-8 +1,
		txbpass_sel   :12-12 +1,
		pma_loopback  :15-13 +1,
		pdrv          :19-16 +1,
		ndrv          :22-20 +1,
		yclkon        :23-23 +1,
		tsten         :24-24 +1,
		txreset       :25-25 +1,
		txbypass      :26-26 +1,
		txbypass_data :29-27 +1,
		cke_bit       :30-30 +1,
		cke_sel       :31-31 +1;
	};
};


#define mmMC_IO_TXCNTL_APHY_D1_6_0 0xA51 // 6_0, 7_1, 8_1
union mc_io_txcntl_aphy_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		biassel        :1-0 +1,
		drvduty        :3-2 +1,
		lowcmen        :4-4 +1,
		qdr            :5-5 +1,
		emph           :6-6 +1,
		txpd           :7-7 +1,
		pterm         :11-8 +1,
		txbpass_sel   :12-12 +1,
		pma_loopback  :15-13 +1,
		pdrv          :19-16 +1,
		ndrv          :22-20 +1,
		yclkon        :23-23 +1,
		tsten         :24-24 +1,
		txreset       :25-25 +1,
		txbypass      :26-26 +1,
		txbypass_data :29-27 +1,
		cke_bit       :30-30 +1,
		cke_sel       :31-31 +1;
	};
};


#define mmMC_IO_TXCNTL_DPHY0_D0_6_0 0xA49 // 6_0, 7_1, 8_1
union mc_io_txcntl_dphy0_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		biassel           :1-0 +1,
		drvduty           :3-2 +1,
		lowcmen           :4-4 +1,
		qdr               :5-5 +1,
		emph              :6-6 +1,
		txpd              :7-7 +1,
		pterm            :11-8 +1,
		nterm            :15-12 +1,
		pdrv             :19-16 +1,
		ndrv             :23-20 +1,
		tsten            :24-24 +1,
		edctx_clkgate_en :25-25 +1,
		txbypass         :26-26 +1,
		pll_loopbck      :27-27 +1,
		txbypass_data    :31-28 +1;
	};
};


#define mmMC_IO_TXCNTL_DPHY0_D1_6_0 0xA4F // 6_0, 7_1, 8_1
union mc_io_txcntl_dphy0_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		biassel           :1-0 +1,
		drvduty           :3-2 +1,
		lowcmen           :4-4 +1,
		qdr               :5-5 +1,
		emph              :6-6 +1,
		txpd              :7-7 +1,
		pterm            :11-8 +1,
		nterm            :15-12 +1,
		pdrv             :19-16 +1,
		ndrv             :23-20 +1,
		tsten            :24-24 +1,
		edctx_clkgate_en :25-25 +1,
		txbypass         :26-26 +1,
		pll_loopbck      :27-27 +1,
		txbypass_data    :31-28 +1;
	};
};


#define mmMC_IO_TXCNTL_DPHY1_D0_6_0 0xA4A // 6_0, 7_1, 8_1
union mc_io_txcntl_dphy1_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		biassel           :1-0 +1,
		drvduty           :3-2 +1,
		lowcmen           :4-4 +1,
		qdr               :5-5 +1,
		emph              :6-6 +1,
		txpd              :7-7 +1,
		pterm            :11-8 +1,
		nterm            :15-12 +1,
		pdrv             :19-16 +1,
		ndrv             :23-20 +1,
		tsten            :24-24 +1,
		edctx_clkgate_en :25-25 +1,
		txbypass         :26-26 +1,
		pll_loopbck      :27-27 +1,
		txbypass_data    :31-28 +1;
	};
};


#define mmMC_IO_TXCNTL_DPHY1_D1_6_0 0xA50 // 6_0, 7_1, 8_1
union mc_io_txcntl_dphy1_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		biassel           :1-0 +1,
		drvduty           :3-2 +1,
		lowcmen           :4-4 +1,
		qdr               :5-5 +1,
		emph              :6-6 +1,
		txpd              :7-7 +1,
		pterm            :11-8 +1,
		nterm            :15-12 +1,
		pdrv             :19-16 +1,
		ndrv             :23-20 +1,
		tsten            :24-24 +1,
		edctx_clkgate_en :25-25 +1,
		txbypass         :26-26 +1,
		pll_loopbck      :27-27 +1,
		txbypass_data    :31-28 +1;
	};
};


#define mmMC_MCBVM_PERFCOUNTER0_CFG_7_0 0x7C0 // 7_0, 7_1, 8_1, 8_2
union mc_mcbvm_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_MCBVM_PERFCOUNTER1_CFG_7_0 0x7C1 // 7_0, 7_1, 8_1, 8_2
union mc_mcbvm_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_MCBVM_PERFCOUNTER2_CFG_7_0 0x7C2 // 7_0, 7_1, 8_1, 8_2
union mc_mcbvm_perfcounter2_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_MCBVM_PERFCOUNTER3_CFG_7_0 0x7C3 // 7_0, 7_1, 8_1, 8_2
union mc_mcbvm_perfcounter3_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_MCBVM_PERFCOUNTER_HI_7_0 0x7AA // 7_0, 7_1, 8_1, 8_2
union mc_mcbvm_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmMC_MCBVM_PERFCOUNTER_LO_7_0 0x7A3 // 7_0, 7_1, 8_1, 8_2
union mc_mcbvm_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL_7_0 0x7D1 // 7_0, 7_1, 8_1, 8_2
union mc_mcbvm_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmMC_MCDVM_PERFCOUNTER0_CFG_7_0 0x7C4 // 7_0, 7_1, 8_1, 8_2
union mc_mcdvm_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_MCDVM_PERFCOUNTER1_CFG_7_0 0x7C5 // 7_0, 7_1, 8_1, 8_2
union mc_mcdvm_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_MCDVM_PERFCOUNTER2_CFG_7_0 0x7C6 // 7_0, 7_1, 8_1, 8_2
union mc_mcdvm_perfcounter2_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_MCDVM_PERFCOUNTER3_CFG_7_0 0x7C7 // 7_0, 7_1, 8_1, 8_2
union mc_mcdvm_perfcounter3_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_MCDVM_PERFCOUNTER_HI_7_0 0x7AB // 7_0, 7_1, 8_1, 8_2
union mc_mcdvm_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmMC_MCDVM_PERFCOUNTER_LO_7_0 0x7A4 // 7_0, 7_1, 8_1, 8_2
union mc_mcdvm_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL_7_0 0x7D2 // 7_0, 7_1, 8_1, 8_2
union mc_mcdvm_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmMC_MEM_POWER_LS_6_0 0x82A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_mem_power_ls_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ls_setup :5-0 +1,
		ls_hold :11-6 +1,
		_rsvd00 :31-12 +1;
	};
};


#define mmMC_NPL_STATUS_6_0 0xA76 // 6_0, 7_1, 8_1
union mc_npl_status_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		d0_pdelay  :1-0 +1,
		d0_ndelay  :3-2 +1,
		d0_pearly  :4-4 +1,
		d0_nearly  :5-5 +1,
		d1_pdelay  :7-6 +1,
		d1_ndelay  :9-8 +1,
		d1_pearly :10-10 +1,
		d1_nearly :11-11 +1,
		_rsvd00   :31-12 +1;
	};
};


#define mmMC_PHY_TIMING_2_6_0 0xACE // 6_0
union mc_phy_timing_2_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		ind_ld_cnt    :6-0 +1,
		_rsvd00       :7-7 +1,
		rxc0_inv      :8-8 +1,
		rxc1_inv      :9-9 +1,
		txc0_inv     :10-10 +1,
		txc1_inv     :11-11 +1,
		rxc0_frc     :12-12 +1,
		rxc1_frc     :13-13 +1,
		txc0_frc     :14-14 +1,
		txc1_frc     :15-15 +1,
		tx_cdren_d0  :16-16 +1,
		tx_cdren_d1  :17-17 +1,
		adr_clken_d0 :18-18 +1,
		adr_clken_d1 :19-19 +1,
		wr_dly       :23-20 +1,
		_rsvd01      :31-24 +1;
	};
};

#define mmMC_PHY_TIMING_2_7_1 0xACE // 7_1, 8_1
union mc_phy_timing_2_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ind_ld_cnt      :6-0 +1,
		_rsvd00         :7-7 +1,
		rxc0_inv        :8-8 +1,
		rxc1_inv        :9-9 +1,
		txc0_inv       :10-10 +1,
		txc1_inv       :11-11 +1,
		rxc0_frc       :12-12 +1,
		rxc1_frc       :13-13 +1,
		txc0_frc       :14-14 +1,
		txc1_frc       :15-15 +1,
		tx_cdren_d0    :16-16 +1,
		tx_cdren_d1    :17-17 +1,
		adr_clken_d0   :18-18 +1,
		adr_clken_d1   :19-19 +1,
		wr_dly         :23-20 +1,
		rxdpwronc0_frc :24-24 +1,
		rxdpwronc1_frc :25-25 +1,
		_rsvd01        :31-26 +1;
	};
};


#define mmMC_PHY_TIMING_D0_6_0 0xACC // 6_0, 7_1, 8_1
union mc_phy_timing_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rxc0_dly  :3-0 +1,
		rxc0_ext  :7-4 +1,
		rxc1_dly :11-8 +1,
		rxc1_ext :15-12 +1,
		txc0_dly :18-16 +1,
		_rsvd00  :19-19 +1,
		txc0_ext :23-20 +1,
		txc1_dly :26-24 +1,
		_rsvd01  :27-27 +1,
		txc1_ext :31-28 +1;
	};
};


#define mmMC_PHY_TIMING_D1_6_0 0xACD // 6_0, 7_1, 8_1
union mc_phy_timing_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rxc0_dly  :3-0 +1,
		rxc0_ext  :7-4 +1,
		rxc1_dly :11-8 +1,
		rxc1_ext :15-12 +1,
		txc0_dly :18-16 +1,
		_rsvd00  :19-19 +1,
		txc0_ext :23-20 +1,
		txc1_dly :26-24 +1,
		_rsvd01  :27-27 +1,
		txc1_ext :31-28 +1;
	};
};


#define mmMC_PMG_AUTO_CFG_6_0 0xA35 // 6_0, 7_1, 8_1
union mc_pmg_auto_cfg_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		syc_clk             :0-0 +1,
		rst_mrs             :1-1 +1,
		tri_mio             :2-2 +1,
		_rsvd00             :3-3 +1,
		xsr_tmr             :7-4 +1,
		ss_always_slf       :8-8 +1,
		ss_s_slf            :9-9 +1,
		scds_mode          :10-10 +1,
		exit_allow_stop    :11-11 +1,
		rfs_srx            :12-12 +1,
		prea_srx           :13-13 +1,
		stutter_en         :14-14 +1,
		selfrefr_commit_0  :15-15 +1,
		mrs_wait_cnt       :19-16 +1,
		write_during_dlock :20-20 +1,
		yclk_on            :21-21 +1,
		rxpdnb             :22-22 +1,
		selfrefr_commit_1  :23-23 +1,
		dll_cnt            :31-24 +1;
	};
};


#define mmMC_PMG_AUTO_CMD_6_0 0xA34 // 6_0, 7_1, 8_1
union mc_pmg_auto_cmd_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :16-0 +1,
		_rsvd00  :27-17 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_PMG_CFG_6_0 0xA84 // 6_0, 7_1, 8_1
union mc_pmg_cfg_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		syc_clk             :0-0 +1,
		rst_mrs             :1-1 +1,
		rst_emrs            :2-2 +1,
		tri_mio             :3-3 +1,
		xsr_tmr             :7-4 +1,
		rst_mrs1            :8-8 +1,
		rst_mrs2            :9-9 +1,
		dpm_wake           :10-10 +1,
		_rsvd00            :11-11 +1,
		rfs_srx            :12-12 +1,
		prea_srx           :13-13 +1,
		_rsvd01            :15-14 +1,
		mrs_wait_cnt       :19-16 +1,
		write_during_dlock :20-20 +1,
		yclk_on            :21-21 +1,
		early_ack_acpi     :22-22 +1,
		_rsvd02            :24-23 +1,
		rxpdnb             :25-25 +1,
		zqcl_send          :27-26 +1,
		_rsvd03            :31-28 +1;
	};
};


#define mmMC_PMG_CMD_EMRS_6_0 0xA83 // 6_0, 7_1, 8_1
union mc_pmg_cmd_emrs_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :27-23 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_PMG_CMD_MRS_6_0 0xAAB // 6_0, 7_1, 8_1
union mc_pmg_cmd_mrs_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :27-23 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_PMG_CMD_MRS1_6_0 0xAD1 // 6_0, 7_1, 8_1
union mc_pmg_cmd_mrs1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :27-23 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_PMG_CMD_MRS2_6_0 0xAD7 // 6_0, 7_1, 8_1
union mc_pmg_cmd_mrs2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :27-23 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_RD_CB_6_0 0x981 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rd_cb_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_RD_DB_6_0 0x982 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rd_db_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_RD_GRP_EXT_6_0 0x978 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rd_grp_ext_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dbsten0  :3-0 +1,
		tc0      :7-4 +1,
		_rsvd00 :31-8 +1;
	};
};


#define mmMC_RD_GRP_GFX_6_0 0x803 // 6_0
union mc_rd_grp_gfx_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		cp       :3-0 +1,
		_rsvd00 :15-4 +1,
		xdmam   :19-16 +1,
		_rsvd01 :31-20 +1;
	};
};

#define mmMC_RD_GRP_GFX_7_0 0x803 // 7_0
union mc_rd_grp_gfx_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		cp       :3-0 +1,
		sh       :7-4 +1,
		ia      :11-8 +1,
		acpg    :15-12 +1,
		acpo    :19-16 +1,
		xdmam   :23-20 +1,
		_rsvd00 :31-24 +1;
	};
};

#define mmMC_RD_GRP_GFX_7_1 0x803 // 7_1
union mc_rd_grp_gfx_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		cp       :3-0 +1,
		sh       :7-4 +1,
		ia      :11-8 +1,
		acpg    :15-12 +1,
		acpo    :19-16 +1,
		isp     :23-20 +1,
		xdmam   :27-24 +1,
		_rsvd00 :31-28 +1;
	};
};

#define mmMC_RD_GRP_GFX_8_1 0x803 // 8_1
union mc_rd_grp_gfx_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		cp     :3-0 +1,
		sh     :7-4 +1,
		tls   :11-8 +1,
		acpg  :15-12 +1,
		acpo  :19-16 +1,
		xdmam :23-20 +1,
		isp   :27-24 +1,
		vp8   :31-28 +1;
	};
};

#define mmMC_RD_GRP_GFX_8_2 0x803 // 8_2
union mc_rd_grp_gfx_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		cp     :3-0 +1,
		sh     :7-4 +1,
		ia    :11-8 +1,
		acpg  :15-12 +1,
		acpo  :19-16 +1,
		xdmam :23-20 +1,
		isp   :27-24 +1,
		vp8   :31-28 +1;
	};
};


#define mmMC_RD_GRP_LCL_6_0 0x98A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rd_grp_lcl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00  :11-0 +1,
		cb0      :15-12 +1,
		cbcmask0 :19-16 +1,
		cbfmask0 :23-20 +1,
		db0      :27-24 +1,
		dbhtile0 :31-28 +1;
	};
};


#define mmMC_RD_GRP_OTH_6_0 0x807 // 6_0
union mc_rd_grp_oth_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		uvd_ext0  :3-0 +1,
		_rsvd00   :7-4 +1,
		hdp      :11-8 +1,
		sem      :15-12 +1,
		umc      :19-16 +1,
		uvd      :23-20 +1,
		uvd_ext1 :27-24 +1,
		_rsvd01  :31-28 +1;
	};
};

#define mmMC_RD_GRP_OTH_7_0 0x807 // 7_0, 7_1
union mc_rd_grp_oth_7_0 { // 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		uvd_ext0  :3-0 +1,
		sdma0     :7-4 +1,
		hdp      :11-8 +1,
		sem      :15-12 +1,
		umc      :19-16 +1,
		uvd      :23-20 +1,
		uvd_ext1 :27-24 +1,
		sam      :31-28 +1;
	};
};

#define mmMC_RD_GRP_OTH_8_1 0x807 // 8_1, 8_2
union mc_rd_grp_oth_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		uvd_ext0  :3-0 +1,
		sdma0     :7-4 +1,
		hdp      :11-8 +1,
		sem      :15-12 +1,
		umc      :19-16 +1,
		uvd      :23-20 +1,
		uvd_ext1 :27-24 +1,
		sammsp   :31-28 +1;
	};
};


#define mmMC_RD_GRP_SYS_6_0 0x805 // 6_0
union mc_rd_grp_sys_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		rlc      :3-0 +1,
		vmc      :7-4 +1,
		_rsvd00 :11-8 +1,
		dmif    :15-12 +1,
		mcif    :19-16 +1,
		smu     :23-20 +1,
		vce     :27-24 +1,
		vceu    :31-28 +1;
	};
};

#define mmMC_RD_GRP_SYS_7_0 0x805 // 7_0, 7_1
union mc_rd_grp_sys_7_0 { // 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		rlc    :3-0 +1,
		vmc    :7-4 +1,
		sdma1 :11-8 +1,
		dmif  :15-12 +1,
		mcif  :19-16 +1,
		smu   :23-20 +1,
		vce   :27-24 +1,
		vceu  :31-28 +1;
	};
};

#define mmMC_RD_GRP_SYS_8_1 0x805 // 8_1, 8_2
union mc_rd_grp_sys_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rlc    :3-0 +1,
		vmc    :7-4 +1,
		sdma1 :11-8 +1,
		dmif  :15-12 +1,
		mcif  :19-16 +1,
		smu   :23-20 +1,
		vce0  :27-24 +1,
		vce1  :31-28 +1;
	};
};


#define mmMC_RD_HUB_6_0 0x985 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rd_hub_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_RD_TC0_6_0 0x983 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rd_tc0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_RD_TC1_6_0 0x984 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rd_tc1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_RPB_ARB_CNTL_6_0 0x951 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_arb_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_switch_num   :7-0 +1,
		rd_switch_num  :15-8 +1,
		atc_switch_num :23-16 +1,
		_rsvd00        :31-24 +1;
	};
};


#define mmMC_RPB_BIF_CNTL_6_0 0x952 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_bif_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		arb_switch_num  :7-0 +1,
		xpb_switch_num :15-8 +1,
		_rsvd00        :31-16 +1;
	};
};


#define mmMC_RPB_CID_QUEUE_EX_6_0 0x95A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_cid_queue_ex_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		start    :0-0 +1,
		offset   :5-1 +1,
		_rsvd00 :31-6 +1;
	};
};


#define mmMC_RPB_CID_QUEUE_EX_DATA_6_0 0x95B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_cid_queue_ex_data_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		write_entries :15-0 +1,
		read_entries  :31-16 +1;
	};
};


#define mmMC_RPB_CID_QUEUE_RD_6_0 0x957 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_cid_queue_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		client_id   :7-0 +1,
		write_queue :9-8 +1,
		read_queue :11-10 +1,
		_rsvd00    :31-12 +1;
	};
};


#define mmMC_RPB_CID_QUEUE_WR_6_0 0x956 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_cid_queue_wr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		client_id    :7-0 +1,
		update_mode  :8-8 +1,
		write_queue :10-9 +1,
		read_queue  :12-11 +1,
		update      :13-13 +1,
		_rsvd00     :31-14 +1;
	};
};


#define mmMC_RPB_CONF_6_0 0x94D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_conf_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00           :14-0 +1,
		xpb_pcie_order    :15-15 +1,
		rpb_rd_pcie_order :16-16 +1,
		rpb_wr_pcie_order :17-17 +1,
		_rsvd01           :31-18 +1;
	};
};


#define mmMC_RPB_DBG1_6_0 0x94F // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_dbg1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rpb_bif_outstanding_rd      :7-0 +1,
		rpb_bif_outstanding_rd_32b :19-8 +1,
		debug_bits                 :31-20 +1;
	};
};


#define mmMC_RPB_EFF_CNTL_6_0 0x950 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_eff_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wr_lazy_timer  :7-0 +1,
		rd_lazy_timer :15-8 +1,
		_rsvd00       :31-16 +1;
	};
};


#define mmMC_RPB_IF_CONF_6_0 0x94E // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_if_conf_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rpb_bif_credits        :7-0 +1,
		outstanding_wrret_ask :15-8 +1,
		_rsvd00               :31-16 +1;
	};
};


#define mmMC_RPB_PERF_COUNTER_CNTL_6_0 0x958 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_perf_counter_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select         :1-0 +1,
		clear_selected_perf_counter :2-2 +1,
		clear_all_perf_counters     :3-3 +1,
		stop_on_counter_saturation  :4-4 +1,
		enable_perf_counters        :8-5 +1,
		perf_counter_assign_0      :13-9 +1,
		perf_counter_assign_1      :18-14 +1,
		perf_counter_assign_2      :23-19 +1,
		perf_counter_assign_3      :28-24 +1,
		_rsvd00                    :31-29 +1;
	};
};


#define mmMC_RPB_PERF_COUNTER_STATUS_6_0 0x959 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_perf_counter_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		performance_counter_value :31-0 +1;
	};
};


#define mmMC_RPB_PERFCOUNTER0_CFG_7_0 0x7B8 // 7_0, 7_1, 8_1, 8_2
union mc_rpb_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_RPB_PERFCOUNTER1_CFG_7_0 0x7B9 // 7_0, 7_1, 8_1, 8_2
union mc_rpb_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_RPB_PERFCOUNTER2_CFG_7_0 0x7BA // 7_0, 7_1, 8_1, 8_2
union mc_rpb_perfcounter2_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_RPB_PERFCOUNTER3_CFG_7_0 0x7BB // 7_0, 7_1, 8_1, 8_2
union mc_rpb_perfcounter3_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_RPB_PERFCOUNTER_HI_7_0 0x7AC // 7_0, 7_1, 8_1, 8_2
union mc_rpb_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmMC_RPB_PERFCOUNTER_LO_7_0 0x7A2 // 7_0, 7_1, 8_1, 8_2
union mc_rpb_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmMC_RPB_PERFCOUNTER_RSLT_CNTL_7_0 0x7D0 // 7_0, 7_1, 8_1, 8_2
union mc_rpb_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmMC_RPB_RD_SWITCH_CNTL_6_0 0x955 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_rd_switch_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		queue0_switch_num  :7-0 +1,
		queue1_switch_num :15-8 +1,
		queue2_switch_num :23-16 +1,
		queue3_switch_num :31-24 +1;
	};
};


#define mmMC_RPB_TCI_CNTL_7_1 0x95C // 7_1, 8_1, 8_2
union mc_rpb_tci_cntl_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		tci_enable       :0-0 +1,
		tci_policy       :2-1 +1,
		tci_vol          :3-3 +1,
		tci_vmid         :7-4 +1,
		tci_req_credits :15-8 +1,
		tci_max_writes  :23-16 +1,
		tci_max_reads   :31-24 +1;
	};
};


#define mmMC_RPB_TCI_CNTL2_8_1 0x95D // 8_1, 8_2
union mc_rpb_tci_cntl2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		tci_policy       :0-0 +1,
		tci_mtype        :2-1 +1,
		tci_snoop        :3-3 +1,
		tci_physical     :4-4 +1,
		tci_perf_cntr_en :5-5 +1,
		tci_exe          :6-6 +1,
		_rsvd00         :31-7 +1;
	};
};


#define mmMC_RPB_WR_COMBINE_CNTL_6_0 0x954 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_wr_combine_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wc_enable          :0-0 +1,
		wc_max_packet_size :2-1 +1,
		wc_flush_timer     :6-3 +1,
		wc_align           :7-7 +1,
		_rsvd00           :31-8 +1;
	};
};


#define mmMC_RPB_WR_SWITCH_CNTL_6_0 0x953 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_rpb_wr_switch_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		queue0_switch_num  :7-0 +1,
		queue1_switch_num :15-8 +1,
		queue2_switch_num :23-16 +1,
		queue3_switch_num :31-24 +1;
	};
};


#define mmMC_SEQ_BIT_REMAP_B0_D0_6_0 0xAA3 // 6_0, 7_1, 8_1
union mc_seq_bit_remap_b0_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit0     :2-0 +1,
		bit1     :5-3 +1,
		bit2     :8-6 +1,
		bit3    :11-9 +1,
		bit4    :14-12 +1,
		bit5    :17-15 +1,
		bit6    :20-18 +1,
		bit7    :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_SEQ_BIT_REMAP_B0_D1_6_0 0xAA7 // 6_0, 7_1, 8_1
union mc_seq_bit_remap_b0_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit0     :2-0 +1,
		bit1     :5-3 +1,
		bit2     :8-6 +1,
		bit3    :11-9 +1,
		bit4    :14-12 +1,
		bit5    :17-15 +1,
		bit6    :20-18 +1,
		bit7    :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_SEQ_BIT_REMAP_B1_D0_6_0 0xAA4 // 6_0, 7_1, 8_1
union mc_seq_bit_remap_b1_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit0     :2-0 +1,
		bit1     :5-3 +1,
		bit2     :8-6 +1,
		bit3    :11-9 +1,
		bit4    :14-12 +1,
		bit5    :17-15 +1,
		bit6    :20-18 +1,
		bit7    :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_SEQ_BIT_REMAP_B1_D1_6_0 0xAA8 // 6_0, 7_1, 8_1
union mc_seq_bit_remap_b1_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit0     :2-0 +1,
		bit1     :5-3 +1,
		bit2     :8-6 +1,
		bit3    :11-9 +1,
		bit4    :14-12 +1,
		bit5    :17-15 +1,
		bit6    :20-18 +1,
		bit7    :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_SEQ_BIT_REMAP_B2_D0_6_0 0xAA5 // 6_0, 7_1, 8_1
union mc_seq_bit_remap_b2_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit0     :2-0 +1,
		bit1     :5-3 +1,
		bit2     :8-6 +1,
		bit3    :11-9 +1,
		bit4    :14-12 +1,
		bit5    :17-15 +1,
		bit6    :20-18 +1,
		bit7    :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_SEQ_BIT_REMAP_B2_D1_6_0 0xAA9 // 6_0, 7_1, 8_1
union mc_seq_bit_remap_b2_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit0     :2-0 +1,
		bit1     :5-3 +1,
		bit2     :8-6 +1,
		bit3    :11-9 +1,
		bit4    :14-12 +1,
		bit5    :17-15 +1,
		bit6    :20-18 +1,
		bit7    :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_SEQ_BIT_REMAP_B3_D0_6_0 0xAA6 // 6_0, 7_1, 8_1
union mc_seq_bit_remap_b3_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit0     :2-0 +1,
		bit1     :5-3 +1,
		bit2     :8-6 +1,
		bit3    :11-9 +1,
		bit4    :14-12 +1,
		bit5    :17-15 +1,
		bit6    :20-18 +1,
		bit7    :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_SEQ_BIT_REMAP_B3_D1_6_0 0xAAA // 6_0, 7_1, 8_1
union mc_seq_bit_remap_b3_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bit0     :2-0 +1,
		bit1     :5-3 +1,
		bit2     :8-6 +1,
		bit3    :11-9 +1,
		bit4    :14-12 +1,
		bit5    :17-15 +1,
		bit6    :20-18 +1,
		bit7    :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};


#define mmMC_SEQ_BYTE_REMAP_D0_6_0 0xA93 // 6_0, 7_1, 8_1
union mc_seq_byte_remap_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0    :1-0 +1,
		byte1    :3-2 +1,
		byte2    :5-4 +1,
		byte3    :7-6 +1,
		_rsvd00 :31-8 +1;
	};
};


#define mmMC_SEQ_BYTE_REMAP_D1_6_0 0xA94 // 6_0, 7_1, 8_1
union mc_seq_byte_remap_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0    :1-0 +1,
		byte1    :3-2 +1,
		byte2    :5-4 +1,
		byte3    :7-6 +1,
		_rsvd00 :31-8 +1;
	};
};


#define mmMC_SEQ_CAS_TIMING_6_0 0xA29 // 6_0, 7_1, 8_1
union mc_seq_cas_timing_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		tnopw    :1-0 +1,
		tnopr    :3-2 +1,
		tr2w     :8-4 +1,
		tccdl   :11-9 +1,
		tr2r    :15-12 +1,
		tw2r    :20-16 +1,
		_rsvd00 :23-21 +1,
		tcl     :28-24 +1,
		_rsvd01 :31-29 +1;
	};
};


#define mmMC_SEQ_CAS_TIMING_LP_6_0 0xA9C // 6_0, 7_1, 8_1
union mc_seq_cas_timing_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		tnopw    :1-0 +1,
		tnopr    :3-2 +1,
		tr2w     :8-4 +1,
		tccdl   :11-9 +1,
		tr2r    :15-12 +1,
		tw2r    :20-16 +1,
		_rsvd00 :23-21 +1,
		tcl     :28-24 +1,
		_rsvd01 :31-29 +1;
	};
};


#define mmMC_SEQ_CG_6_0 0xA9A // 6_0, 7_1, 8_1
union mc_seq_cg_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cg_seq_req   :7-0 +1,
		cg_seq_resp :15-8 +1,
		seq_cg_req  :23-16 +1,
		seq_cg_resp :31-24 +1;
	};
};


#define mmMC_SEQ_CMD_6_0 0xA31 // 6_0, 7_1, 8_1
union mc_seq_cmd_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :19-16 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :23-23 +1,
		chan0    :24-24 +1,
		chan1    :25-25 +1,
		_rsvd01  :27-26 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd02  :31-30 +1;
	};
};


#define mmMC_SEQ_CNTL_6_0 0xA25 // 6_0, 7_1, 8_1
union mc_seq_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mem_addr_map_cols :1-0 +1,
		mem_addr_map_bank :3-2 +1,
		safe_mode         :5-4 +1,
		dat_inv           :6-6 +1,
		msk_df1           :7-7 +1,
		channel_disable   :9-8 +1,
		_rsvd00          :13-10 +1,
		mskoff_dat_tl    :14-14 +1,
		mskoff_dat_th    :15-15 +1,
		ret_hold_eop     :16-16 +1,
		bankgroup_size   :17-17 +1,
		bankgroup_enb    :18-18 +1,
		rtr_override     :19-19 +1,
		arb_reqcmd_wmk   :23-20 +1,
		arb_reqdat_wmk   :27-24 +1,
		arb_rtdat_wmk    :31-28 +1;
	};
};


#define mmMC_SEQ_CNTL_2_6_0 0xAD4 // 6_0
union mc_seq_cntl_2_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00           :7-0 +1,
		arb_rtdat_wmk_msb :9-8 +1,
		drst_nstr        :15-10 +1,
		drst_pstr        :21-16 +1,
		pll_tx_pwron_d0  :22-22 +1,
		pll_tx_pwron_d1  :23-23 +1,
		pll_rx_pwron_d0  :27-24 +1,
		pll_rx_pwron_d1  :31-28 +1;
	};
};

#define mmMC_SEQ_CNTL_2_7_1 0xAD4 // 7_1, 8_1
union mc_seq_cntl_2_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		drst_pdrv         :3-0 +1,
		drst_pu           :4-4 +1,
		drst_pd           :5-5 +1,
		_rsvd00           :7-6 +1,
		arb_rtdat_wmk_msb :9-8 +1,
		drst_nstr        :15-10 +1,
		drst_pstr        :21-16 +1,
		pll_tx_pwron_d0  :22-22 +1,
		pll_tx_pwron_d1  :23-23 +1,
		pll_rx_pwron_d0  :27-24 +1,
		pll_rx_pwron_d1  :31-28 +1;
	};
};


#define mmMC_SEQ_CNTL_3_7_1 0xD80 // 7_1, 8_1
union mc_seq_cntl_3_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pipe_delay_out_d0 :2-0 +1,
		pipe_delay_in_d0  :5-3 +1,
		pipe_delay_out_d1 :8-6 +1,
		pipe_delay_in_d1 :11-9 +1,
		repcg_en_d0      :12-12 +1,
		repcg_en_d1      :13-13 +1,
		_rsvd00          :15-14 +1,
		repcg_off_dly    :19-16 +1,
		fck_frc          :20-20 +1,
		dbi_frc          :21-21 +1,
		prgrm_cdc        :22-22 +1,
		dqs_frc          :23-23 +1,
		dqs_frc_pat      :27-24 +1,
		_rsvd01          :29-28 +1,
		idsc_en          :30-30 +1,
		cac_en           :31-31 +1;
	};
};


#define mmMC_SEQ_DLL_STBY_7_1 0xD8E // 7_1, 8_1
union mc_seq_dll_stby_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		en               :0-0 +1,
		vctrladc_frc     :1-1 +1,
		vctrladc_val     :2-2 +1,
		mstrstby_frc     :3-3 +1,
		mstrstby_val     :4-4 +1,
		entr_dly         :7-5 +1,
		stby_dly        :11-8 +1,
		tcke_pulse_extn :15-12 +1,
		tcke_extn       :23-16 +1,
		exit_dly        :29-24 +1,
		_rsvd00         :31-30 +1;
	};
};


#define mmMC_SEQ_DLL_STBY_LP_7_1 0xD8F // 7_1, 8_1
union mc_seq_dll_stby_lp_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		en               :0-0 +1,
		vctrladc_frc     :1-1 +1,
		vctrladc_val     :2-2 +1,
		mstrstby_frc     :3-3 +1,
		mstrstby_val     :4-4 +1,
		entr_dly         :7-5 +1,
		stby_dly        :11-8 +1,
		tcke_pulse_extn :15-12 +1,
		tcke_extn       :23-16 +1,
		exit_dly        :29-24 +1,
		_rsvd00         :31-30 +1;
	};
};


#define mmMC_SEQ_DRAM_6_0 0xA26 // 6_0
union mc_seq_dram_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		adr_2ck      :0-0 +1,
		adr_mux      :1-1 +1,
		adr_df1      :2-2 +1,
		ap8          :3-3 +1,
		dat_df1      :4-4 +1,
		dqs_df1      :5-5 +1,
		dqm_df1      :6-6 +1,
		dqm_act      :7-7 +1,
		stb_cnt     :11-8 +1,
		cke_dyn     :12-12 +1,
		cke_act     :13-13 +1,
		bo4         :14-14 +1,
		dll_clr     :15-15 +1,
		dll_cnt     :23-16 +1,
		dat_inv     :24-24 +1,
		inv_acm     :25-25 +1,
		odt_enb     :26-26 +1,
		odt_act     :27-27 +1,
		rst_ctl     :28-28 +1,
		tri_mio_dyn :29-29 +1,
		tri_cke     :30-30 +1,
		_rsvd00     :31-31 +1;
	};
};

#define mmMC_SEQ_DRAM_7_1 0xA26 // 7_1, 8_1
union mc_seq_dram_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr_2ck          :0-0 +1,
		adr_mux          :1-1 +1,
		adr_df1          :2-2 +1,
		ap8              :3-3 +1,
		dat_df1          :4-4 +1,
		dqs_df1          :5-5 +1,
		dqm_df1          :6-6 +1,
		dqm_act          :7-7 +1,
		stb_cnt         :11-8 +1,
		cke_dyn         :12-12 +1,
		cke_act         :13-13 +1,
		bo4             :14-14 +1,
		dll_clr         :15-15 +1,
		dll_cnt         :23-16 +1,
		dat_inv         :24-24 +1,
		inv_acm         :25-25 +1,
		odt_enb         :26-26 +1,
		odt_act         :27-27 +1,
		rst_ctl         :28-28 +1,
		tri_mio_dyn     :29-29 +1,
		tri_cke         :30-30 +1,
		rdstrb_rsyc_dis :31-31 +1;
	};
};


#define mmMC_SEQ_DRAM_2_6_0 0xA27 // 6_0, 7_1, 8_1
union mc_seq_dram_2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr_ddr      :0-0 +1,
		adr_dbi      :1-1 +1,
		adr_dbi_acm  :2-2 +1,
		cmd_qdr      :3-3 +1,
		dat_qdr      :4-4 +1,
		wdat_edc     :5-5 +1,
		rdat_edc     :6-6 +1,
		dqm_est      :7-7 +1,
		rd_dqs       :8-8 +1,
		wr_dqs       :9-9 +1,
		pll_est     :10-10 +1,
		pll_clr     :11-11 +1,
		dll_est     :12-12 +1,
		bnk_mrs     :13-13 +1,
		dbi_ovr     :14-14 +1,
		tri_clk     :15-15 +1,
		pll_cnt     :23-16 +1,
		pch_bnk     :24-24 +1,
		adbi_df1    :25-25 +1,
		adbi_act    :26-26 +1,
		dbi_df1     :27-27 +1,
		dbi_act     :28-28 +1,
		dbi_edc_df1 :29-29 +1,
		testchip_en :30-30 +1,
		cs_by16     :31-31 +1;
	};
};


#define mmMC_SEQ_DRAM_ERROR_INSERTION_6_0 0xACB // 6_0, 7_1, 8_1
union mc_seq_dram_error_insertion_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		tx :15-0 +1,
		rx :31-16 +1;
	};
};


#define mmMC_SEQ_FIFO_CTL_6_0 0xA57 // 6_0
union mc_seq_fifo_ctl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		w_ld_init_d0  :1-0 +1,
		w_syc_sel     :3-2 +1,
		r_ld_init     :5-4 +1,
		r_syc_sel     :7-6 +1,
		cg_dis_d0     :8-8 +1,
		cg_dis_d1     :9-9 +1,
		w_ld_init_d1 :11-10 +1,
		syc_dly      :14-12 +1,
		_rsvd00      :15-15 +1,
		w_asyc_ext   :17-16 +1,
		w_dsyc_ext   :19-18 +1,
		_rsvd01      :31-20 +1;
	};
};

#define mmMC_SEQ_FIFO_CTL_7_1 0xA57 // 7_1, 8_1
union mc_seq_fifo_ctl_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		w_ld_init_d0   :1-0 +1,
		w_syc_sel      :3-2 +1,
		r_ld_init      :5-4 +1,
		r_syc_sel      :7-6 +1,
		cg_dis_d0      :8-8 +1,
		cg_dis_d1      :9-9 +1,
		w_ld_init_d1  :11-10 +1,
		syc_dly       :14-12 +1,
		_rsvd00       :15-15 +1,
		w_asyc_ext    :17-16 +1,
		w_dsyc_ext    :19-18 +1,
		r_dqs_ld_init :23-20 +1,
		r_dqs_step    :27-24 +1,
		r_dqs_frc     :28-28 +1,
		_rsvd01       :31-29 +1;
	};
};


#define mmMC_SEQ_G5PDX_CMD0_7_1 0xD83 // 7_1, 8_1
union mc_seq_g5pdx_cmd0_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cmd :31-0 +1;
	};
};


#define mmMC_SEQ_G5PDX_CMD0_LP_7_1 0xD84 // 7_1, 8_1
union mc_seq_g5pdx_cmd0_lp_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cmd :31-0 +1;
	};
};


#define mmMC_SEQ_G5PDX_CMD1_7_1 0xD85 // 7_1, 8_1
union mc_seq_g5pdx_cmd1_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cmd :31-0 +1;
	};
};


#define mmMC_SEQ_G5PDX_CMD1_LP_7_1 0xD86 // 7_1, 8_1
union mc_seq_g5pdx_cmd1_lp_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cmd :31-0 +1;
	};
};


#define mmMC_SEQ_G5PDX_CTRL_7_1 0xD81 // 7_1, 8_1
union mc_seq_g5pdx_ctrl_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ch0_enable   :0-0 +1,
		ch1_enable   :1-1 +1,
		wckoff_early :2-2 +1,
		wckoff_late  :3-3 +1,
		tpd2mrs      :9-4 +1,
		_rsvd00     :11-10 +1,
		tmrs2wck    :15-12 +1,
		twck2mrs    :19-16 +1,
		tmrd        :23-20 +1,
		_rsvd01     :31-24 +1;
	};
};


#define mmMC_SEQ_G5PDX_CTRL_LP_7_1 0xD82 // 7_1, 8_1
union mc_seq_g5pdx_ctrl_lp_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ch0_enable   :0-0 +1,
		ch1_enable   :1-1 +1,
		wckoff_early :2-2 +1,
		wckoff_late  :3-3 +1,
		tpd2mrs      :9-4 +1,
		_rsvd00     :11-10 +1,
		tmrs2wck    :15-12 +1,
		twck2mrs    :19-16 +1,
		tmrd        :23-20 +1,
		_rsvd01     :31-24 +1;
	};
};


#define mmMC_SEQ_IO_DEBUG_DATA_6_0 0xA92 // 6_0, 7_1, 8_1
union mc_seq_io_debug_data_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		io_debug_data :31-0 +1;
	};
};


#define mmMC_SEQ_IO_DEBUG_INDEX_6_0 0xA91 // 6_0, 7_1, 8_1
union mc_seq_io_debug_index_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		io_debug_index :8-0 +1,
		_rsvd00       :31-9 +1;
	};
};


#define mmMC_SEQ_IO_RDBI_6_0 0xAB4 // 6_0, 7_1, 8_1
union mc_seq_io_rdbi_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mask :31-0 +1;
	};
};


#define mmMC_SEQ_IO_REDC_6_0 0xAB5 // 6_0, 7_1, 8_1
union mc_seq_io_redc_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc :31-0 +1;
	};
};


#define mmMC_SEQ_IO_RESERVE_D0_6_0 0xAB7 // 6_0, 7_1, 8_1
union mc_seq_io_reserve_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dphy0_rsv :11-0 +1,
		dphy1_rsv :23-12 +1,
		aphy_rsv  :31-24 +1;
	};
};


#define mmMC_SEQ_IO_RESERVE_D1_6_0 0xAB8 // 6_0, 7_1, 8_1
union mc_seq_io_reserve_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dphy0_rsv :11-0 +1,
		dphy1_rsv :23-12 +1,
		aphy_rsv  :31-24 +1;
	};
};


#define mmMC_SEQ_IO_RWORD0_6_0 0xAAC // 6_0, 7_1, 8_1
union mc_seq_io_rword0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_SEQ_IO_RWORD1_6_0 0xAAD // 6_0, 7_1, 8_1
union mc_seq_io_rword1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_SEQ_IO_RWORD2_6_0 0xAAE // 6_0, 7_1, 8_1
union mc_seq_io_rword2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_SEQ_IO_RWORD3_6_0 0xAAF // 6_0, 7_1, 8_1
union mc_seq_io_rword3_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_SEQ_IO_RWORD4_6_0 0xAB0 // 6_0, 7_1, 8_1
union mc_seq_io_rword4_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_SEQ_IO_RWORD5_6_0 0xAB1 // 6_0, 7_1, 8_1
union mc_seq_io_rword5_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_SEQ_IO_RWORD6_6_0 0xAB2 // 6_0, 7_1, 8_1
union mc_seq_io_rword6_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_SEQ_IO_RWORD7_6_0 0xAB3 // 6_0, 7_1, 8_1
union mc_seq_io_rword7_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rdata :31-0 +1;
	};
};


#define mmMC_SEQ_MISC0_6_0 0xA80 // 6_0, 7_1, 8_1
union mc_seq_misc0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC1_6_0 0xA81 // 6_0, 7_1, 8_1
union mc_seq_misc1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC3_6_0 0xA8B // 6_0, 7_1, 8_1
union mc_seq_misc3_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC4_6_0 0xA8C // 6_0, 7_1, 8_1
union mc_seq_misc4_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC5_6_0 0xA95 // 6_0, 7_1, 8_1
union mc_seq_misc5_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC6_6_0 0xA96 // 6_0, 7_1, 8_1
union mc_seq_misc6_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC7_6_0 0xA99 // 6_0, 7_1, 8_1
union mc_seq_misc7_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC8_6_0 0xA5F // 6_0, 7_1, 8_1
union mc_seq_misc8_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC9_6_0 0xAE7 // 6_0, 7_1, 8_1
union mc_seq_misc9_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_MISC_TIMING_6_0 0xA2A // 6_0, 7_1, 8_1
union mc_seq_misc_timing_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		trp_wra  :5-0 +1,
		_rsvd00  :7-6 +1,
		trp_rda :13-8 +1,
		_rsvd01 :14-14 +1,
		trp     :19-15 +1,
		trfc    :28-20 +1,
		_rsvd02 :31-29 +1;
	};
};


#define mmMC_SEQ_MISC_TIMING2_6_0 0xA2B // 6_0, 7_1, 8_1
union mc_seq_misc_timing2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pa2rdata  :2-0 +1,
		_rsvd00   :3-3 +1,
		pa2wdata  :6-4 +1,
		_rsvd01   :7-7 +1,
		faw      :12-8 +1,
		tredc    :15-13 +1,
		twedc    :20-16 +1,
		t32aw    :24-21 +1,
		_rsvd02  :27-25 +1,
		twdatatr :31-28 +1;
	};
};


#define mmMC_SEQ_MISC_TIMING2_LP_6_0 0xA9E // 6_0, 7_1, 8_1
union mc_seq_misc_timing2_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pa2rdata  :2-0 +1,
		_rsvd00   :3-3 +1,
		pa2wdata  :6-4 +1,
		_rsvd01   :7-7 +1,
		faw      :12-8 +1,
		tredc    :15-13 +1,
		twedc    :20-16 +1,
		tadr     :23-21 +1,
		tfcktr   :27-24 +1,
		twdatatr :31-28 +1;
	};
};


#define mmMC_SEQ_MISC_TIMING_LP_6_0 0xA9D // 6_0, 7_1, 8_1
union mc_seq_misc_timing_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		trp_wra  :5-0 +1,
		_rsvd00  :7-6 +1,
		trp_rda :13-8 +1,
		_rsvd01 :14-14 +1,
		trp     :19-15 +1,
		trfc    :28-20 +1,
		_rsvd02 :31-29 +1;
	};
};


#define mmMC_SEQ_MPLL_OVERRIDE_6_0 0xA22 // 6_0, 7_1, 8_1
union mc_seq_mpll_override_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ad_pll_reset_override        :0-0 +1,
		dq_0_0_pll_reset_override    :1-1 +1,
		dq_0_1_pll_reset_override    :2-2 +1,
		dq_1_0_pll_reset_override    :3-3 +1,
		dq_1_1_pll_reset_override    :4-4 +1,
		atgm_clk_sel_override        :5-5 +1,
		test_bypass_clk_en_override  :6-6 +1,
		test_bypass_clk_sel_override :7-7 +1,
		_rsvd00                     :31-8 +1;
	};
};


#define mmMC_SEQ_PERF_CNTL_6_0 0xA77 // 6_0, 7_1, 8_1
union mc_seq_perf_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		monitor_period :29-0 +1,
		cntl           :31-30 +1;
	};
};


#define mmMC_SEQ_PERF_CNTL_1_6_0 0xAFD // 6_0, 7_1, 8_1
union mc_seq_perf_cntl_1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pause          :0-0 +1,
		_rsvd00        :7-1 +1,
		sel_a_msb      :8-8 +1,
		sel_b_msb      :9-9 +1,
		sel_ch0_c_msb :10-10 +1,
		sel_ch0_d_msb :11-11 +1,
		sel_ch1_a_msb :12-12 +1,
		sel_ch1_b_msb :13-13 +1,
		sel_ch1_c_msb :14-14 +1,
		sel_ch1_d_msb :15-15 +1,
		_rsvd01       :31-16 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CNT_A_I0_6_0 0xA79 // 6_0, 7_1, 8_1
union mc_seq_perf_seq_cnt_a_i0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CNT_A_I1_6_0 0xA7A // 6_0, 7_1, 8_1
union mc_seq_perf_seq_cnt_a_i1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CNT_B_I0_6_0 0xA7B // 6_0, 7_1, 8_1
union mc_seq_perf_seq_cnt_b_i0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CNT_B_I1_6_0 0xA7C // 6_0, 7_1, 8_1
union mc_seq_perf_seq_cnt_b_i1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CNT_C_I0_6_0 0xAD9 // 6_0, 7_1, 8_1
union mc_seq_perf_seq_cnt_c_i0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CNT_C_I1_6_0 0xADA // 6_0, 7_1, 8_1
union mc_seq_perf_seq_cnt_c_i1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CNT_D_I0_6_0 0xADB // 6_0, 7_1, 8_1
union mc_seq_perf_seq_cnt_d_i0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CNT_D_I1_6_0 0xADC // 6_0, 7_1, 8_1
union mc_seq_perf_seq_cnt_d_i1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_PERF_SEQ_CTL_6_0 0xA78 // 6_0, 7_1, 8_1
union mc_seq_perf_seq_ctl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		sel_a      :3-0 +1,
		sel_b      :7-4 +1,
		sel_ch0_c :11-8 +1,
		sel_ch0_d :15-12 +1,
		sel_ch1_a :19-16 +1,
		sel_ch1_b :23-20 +1,
		sel_ch1_c :27-24 +1,
		sel_ch1_d :31-28 +1;
	};
};


#define mmMC_SEQ_PHYREG_BCAST_7_1 0xD89 // 7_1, 8_1
union mc_seq_phyreg_bcast_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ch0_en     :0-0 +1,
		ch1_en     :1-1 +1,
		_rsvd00    :6-2 +1,
		cke_mask   :7-7 +1,
		dq_mask    :8-8 +1,
		dbi_mask   :9-9 +1,
		edc_mask  :10-10 +1,
		wck_mask  :11-11 +1,
		wcdr_mask :12-12 +1,
		clk_mask  :13-13 +1,
		cmd_mask  :14-14 +1,
		adr_mask  :15-15 +1,
		_rsvd01   :31-16 +1;
	};
};


#define mmMC_SEQ_PMG_CMD_EMRS_LP_6_0 0xAA1 // 6_0, 7_1, 8_1
union mc_seq_pmg_cmd_emrs_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :27-23 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_SEQ_PMG_CMD_MRS1_LP_6_0 0xAD2 // 6_0, 7_1, 8_1
union mc_seq_pmg_cmd_mrs1_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :27-23 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_SEQ_PMG_CMD_MRS2_LP_6_0 0xAD8 // 6_0, 7_1, 8_1
union mc_seq_pmg_cmd_mrs2_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :27-23 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_SEQ_PMG_CMD_MRS_LP_6_0 0xAA2 // 6_0, 7_1, 8_1
union mc_seq_pmg_cmd_mrs_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		_rsvd00  :27-23 +1,
		adr_msb1 :28-28 +1,
		adr_msb0 :29-29 +1,
		_rsvd01  :31-30 +1;
	};
};


#define mmMC_SEQ_PMG_DVS_CMD_7_1 0xD8C // 7_1, 8_1
union mc_seq_pmg_dvs_cmd_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		adr_msb1 :23-23 +1,
		adr_msb0 :24-24 +1,
		_rsvd00  :31-25 +1;
	};
};


#define mmMC_SEQ_PMG_DVS_CMD_LP_7_1 0xD8D // 7_1, 8_1
union mc_seq_pmg_dvs_cmd_lp_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		adr      :15-0 +1,
		mop      :18-16 +1,
		bnk_msb  :19-19 +1,
		end      :20-20 +1,
		csb      :22-21 +1,
		adr_msb1 :23-23 +1,
		adr_msb0 :24-24 +1,
		_rsvd00  :31-25 +1;
	};
};


#define mmMC_SEQ_PMG_DVS_CTL_7_1 0xD8A // 7_1, 8_1
union mc_seq_pmg_dvs_ctl_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable   :0-0 +1,
		tdvs     :5-1 +1,
		_rsvd00 :31-6 +1;
	};
};


#define mmMC_SEQ_PMG_DVS_CTL_LP_7_1 0xD8B // 7_1, 8_1
union mc_seq_pmg_dvs_ctl_lp_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		enable   :0-0 +1,
		tdvs     :5-1 +1,
		_rsvd00 :31-6 +1;
	};
};


#define mmMC_SEQ_PMG_PG_HWCNTL_6_0 0xAB9 // 6_0, 7_1, 8_1
union mc_seq_pmg_pg_hwcntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pwrgate_en :0-0 +1,
		stagger_en :1-1 +1,
		tpgcg      :5-2 +1,
		d_dly      :7-6 +1,
		ac_dly     :9-8 +1,
		g_dly     :13-10 +1,
		_rsvd00   :15-14 +1,
		txao      :16-16 +1,
		rxao      :17-17 +1,
		acao      :18-18 +1,
		_rsvd01   :31-19 +1;
	};
};


#define mmMC_SEQ_PMG_PG_SWCNTL_0_6_0 0xABA // 6_0, 7_1, 8_1
union mc_seq_pmg_pg_swcntl_0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pmd0_dq_tx_enb     :0-0 +1,
		pmd0_dbi_tx_enb    :1-1 +1,
		pmd0_edc_tx_enb    :2-2 +1,
		pmd0_wclkx_tx_enb  :3-3 +1,
		pmd0_dq_rx_enb     :4-4 +1,
		pmd0_dbi_rx_enb    :5-5 +1,
		pmd0_edc_rx_enb    :6-6 +1,
		pmd0_wclkx_rx_enb  :7-7 +1,
		pmd1_dq_tx_enb     :8-8 +1,
		pmd1_dbi_tx_enb    :9-9 +1,
		pmd1_edc_tx_enb   :10-10 +1,
		pmd1_wclkx_tx_enb :11-11 +1,
		pmd1_dq_rx_enb    :12-12 +1,
		pmd1_dbi_rx_enb   :13-13 +1,
		pmd1_edc_rx_enb   :14-14 +1,
		pmd1_wclkx_rx_enb :15-15 +1,
		pma0_ac_enb       :16-16 +1,
		_rsvd00           :30-17 +1,
		gmcon_sr_commit   :31-31 +1;
	};
};


#define mmMC_SEQ_PMG_PG_SWCNTL_1_6_0 0xABB // 6_0, 7_1, 8_1
union mc_seq_pmg_pg_swcntl_1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pmd2_dq_tx_enb     :0-0 +1,
		pmd2_dbi_tx_enb    :1-1 +1,
		pmd2_edc_tx_enb    :2-2 +1,
		pmd2_wclkx_tx_enb  :3-3 +1,
		pmd2_dq_rx_enb     :4-4 +1,
		pmd2_dbi_rx_enb    :5-5 +1,
		pmd2_edc_rx_enb    :6-6 +1,
		pmd2_wclkx_rx_enb  :7-7 +1,
		pmd3_dq_tx_enb     :8-8 +1,
		pmd3_dbi_tx_enb    :9-9 +1,
		pmd3_edc_tx_enb   :10-10 +1,
		pmd3_wclkx_tx_enb :11-11 +1,
		pmd3_dq_rx_enb    :12-12 +1,
		pmd3_dbi_rx_enb   :13-13 +1,
		pmd3_edc_rx_enb   :14-14 +1,
		pmd3_wclkx_rx_enb :15-15 +1,
		pma1_ac_enb       :16-16 +1,
		_rsvd00           :30-17 +1,
		gmcon_sr_commit   :31-31 +1;
	};
};


#define mmMC_SEQ_PMG_TIMING_6_0 0xA2C // 6_0, 7_1, 8_1
union mc_seq_pmg_timing_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		tcksre          :2-0 +1,
		_rsvd00         :3-3 +1,
		tcksrx          :6-4 +1,
		_rsvd01         :7-7 +1,
		tcke_pulse     :11-8 +1,
		tcke           :17-12 +1,
		seq_idle       :20-18 +1,
		_rsvd02        :22-21 +1,
		tcke_pulse_msb :23-23 +1,
		seq_idle_ss    :31-24 +1;
	};
};


#define mmMC_SEQ_PMG_TIMING_LP_6_0 0xAD3 // 6_0, 7_1, 8_1
union mc_seq_pmg_timing_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		tcksre          :2-0 +1,
		_rsvd00         :3-3 +1,
		tcksrx          :6-4 +1,
		_rsvd01         :7-7 +1,
		tcke_pulse     :11-8 +1,
		tcke           :17-12 +1,
		seq_idle       :20-18 +1,
		_rsvd02        :22-21 +1,
		tcke_pulse_msb :23-23 +1,
		seq_idle_ss    :31-24 +1;
	};
};


#define mmMC_SEQ_RAS_TIMING_6_0 0xA28 // 6_0, 7_1, 8_1
union mc_seq_ras_timing_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		trcdw    :4-0 +1,
		trcdwa   :9-5 +1,
		trcdr   :14-10 +1,
		trcdra  :19-15 +1,
		trrd    :23-20 +1,
		trc     :30-24 +1,
		_rsvd00 :31-31 +1;
	};
};


#define mmMC_SEQ_RAS_TIMING_LP_6_0 0xA9B // 6_0, 7_1, 8_1
union mc_seq_ras_timing_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		trcdw    :4-0 +1,
		trcdwa   :9-5 +1,
		trcdr   :14-10 +1,
		trcdra  :19-15 +1,
		trrd    :23-20 +1,
		trc     :30-24 +1,
		_rsvd00 :31-31 +1;
	};
};


#define mmMC_SEQ_RD_CTL_D0_6_0 0xA2D // 6_0, 7_1, 8_1
union mc_seq_rd_ctl_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rcv_dly       :2-0 +1,
		rcv_ext       :7-3 +1,
		rst_sel       :9-8 +1,
		rxdpwron_dly :11-10 +1,
		rst_hld      :15-12 +1,
		str_pre      :16-16 +1,
		str_pst      :17-17 +1,
		_rsvd00      :19-18 +1,
		rbs_dly      :24-20 +1,
		rbs_wedc_dly :29-25 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_SEQ_RD_CTL_D0_LP_6_0 0xAC7 // 6_0, 7_1, 8_1
union mc_seq_rd_ctl_d0_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rcv_dly       :2-0 +1,
		rcv_ext       :7-3 +1,
		rst_sel       :9-8 +1,
		rxdpwron_dly :11-10 +1,
		rst_hld      :15-12 +1,
		str_pre      :16-16 +1,
		str_pst      :17-17 +1,
		_rsvd00      :19-18 +1,
		rbs_dly      :24-20 +1,
		rbs_wedc_dly :29-25 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_SEQ_RD_CTL_D1_6_0 0xA2E // 6_0, 7_1, 8_1
union mc_seq_rd_ctl_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rcv_dly       :2-0 +1,
		rcv_ext       :7-3 +1,
		rst_sel       :9-8 +1,
		rxdpwron_dly :11-10 +1,
		rst_hld      :15-12 +1,
		str_pre      :16-16 +1,
		str_pst      :17-17 +1,
		_rsvd00      :19-18 +1,
		rbs_dly      :24-20 +1,
		rbs_wedc_dly :29-25 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_SEQ_RD_CTL_D1_LP_6_0 0xAC8 // 6_0, 7_1, 8_1
union mc_seq_rd_ctl_d1_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		rcv_dly       :2-0 +1,
		rcv_ext       :7-3 +1,
		rst_sel       :9-8 +1,
		rxdpwron_dly :11-10 +1,
		rst_hld      :15-12 +1,
		str_pre      :16-16 +1,
		str_pst      :17-17 +1,
		_rsvd00      :19-18 +1,
		rbs_dly      :24-20 +1,
		rbs_wedc_dly :29-25 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_SEQ_RESERVE_0_S_7_1 0xA1E // 7_1
union mc_seq_reserve_0_s_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		mclk_gck_sel :0-0 +1,
		sclk_field  :31-1 +1;
	};
};

#define mmMC_SEQ_RESERVE_0_S_6_0 0xA1E // 6_0, 8_1
union mc_seq_reserve_0_s_6_0 { // 6_0, 8_1
	uint32_t raw_data;
	struct { uint32_t
		sclk_field :31-0 +1;
	};
};


#define mmMC_SEQ_RESERVE_1_S_6_0 0xA1F // 6_0, 7_1, 8_1
union mc_seq_reserve_1_s_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		sclk_field :31-0 +1;
	};
};


#define mmMC_SEQ_RESERVE_M_6_0 0xA82 // 6_0, 7_1, 8_1
union mc_seq_reserve_m_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mclk_field :31-0 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_BYTE0_D0_6_0 0xA67 // 6_0, 7_1, 8_1
union mc_seq_rxframing_byte0_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_BYTE0_D1_6_0 0xA6D // 6_0, 7_1, 8_1
union mc_seq_rxframing_byte0_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_BYTE1_D0_6_0 0xA68 // 6_0, 7_1, 8_1
union mc_seq_rxframing_byte1_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_BYTE1_D1_6_0 0xA6E // 6_0, 7_1, 8_1
union mc_seq_rxframing_byte1_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_BYTE2_D0_6_0 0xA69 // 6_0, 7_1, 8_1
union mc_seq_rxframing_byte2_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_BYTE2_D1_6_0 0xA6F // 6_0, 7_1, 8_1
union mc_seq_rxframing_byte2_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_BYTE3_D0_6_0 0xA6A // 6_0, 7_1, 8_1
union mc_seq_rxframing_byte3_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_BYTE3_D1_6_0 0xA70 // 6_0, 7_1, 8_1
union mc_seq_rxframing_byte3_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_DBI_D0_6_0 0xA6B // 6_0, 7_1, 8_1
union mc_seq_rxframing_dbi_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dbi0     :3-0 +1,
		dbi1     :7-4 +1,
		dbi2    :11-8 +1,
		dbi3    :15-12 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_DBI_D1_6_0 0xA71 // 6_0, 7_1, 8_1
union mc_seq_rxframing_dbi_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dbi0     :3-0 +1,
		dbi1     :7-4 +1,
		dbi2    :11-8 +1,
		dbi3    :15-12 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_EDC_D0_6_0 0xA6C // 6_0, 7_1, 8_1
union mc_seq_rxframing_edc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc0   :3-0 +1,
		edc1   :7-4 +1,
		edc2  :11-8 +1,
		edc3  :15-12 +1,
		wcdr0 :19-16 +1,
		wcdr1 :23-20 +1,
		wcdr2 :27-24 +1,
		wcdr3 :31-28 +1;
	};
};


#define mmMC_SEQ_RXFRAMING_EDC_D1_6_0 0xA72 // 6_0, 7_1, 8_1
union mc_seq_rxframing_edc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc0   :3-0 +1,
		edc1   :7-4 +1,
		edc2  :11-8 +1,
		edc3  :15-12 +1,
		wcdr0 :19-16 +1,
		wcdr1 :23-20 +1,
		wcdr2 :27-24 +1,
		wcdr3 :31-28 +1;
	};
};


#define mmMC_SEQ_SREG_READ_7_1 0xD87 // 7_1, 8_1
union mc_seq_sreg_read_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_SEQ_SREG_STATUS_7_1 0xD88 // 7_1, 8_1
union mc_seq_sreg_status_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		avail_rtn :3-0 +1,
		_rsvd00   :7-4 +1,
		pnd_rd   :11-8 +1,
		pnd_wr   :15-12 +1,
		_rsvd01  :31-16 +1;
	};
};


#define mmMC_SEQ_STATUS_M_6_0 0xA7D // 6_0
union mc_seq_status_m_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		pwrup_compl_d0          :0-0 +1,
		pwrup_compl_d1          :1-1 +1,
		cmd_rdy_d0              :2-2 +1,
		cmd_rdy_d1              :3-3 +1,
		slf_d0                  :4-4 +1,
		slf_d1                  :5-5 +1,
		ss_slf_d0               :6-6 +1,
		ss_slf_d1               :7-7 +1,
		seq0_arb_cmd_fifo_empty :8-8 +1,
		seq1_arb_cmd_fifo_empty :9-9 +1,
		_rsvd00                :11-10 +1,
		seq0_rs_data_fifo_full :12-12 +1,
		seq1_rs_data_fifo_full :13-13 +1,
		seq0_busy              :14-14 +1,
		seq1_busy              :15-15 +1,
		pmg_pwrstate           :16-16 +1,
		_rsvd01                :19-17 +1,
		pmg_fsmstate           :24-20 +1,
		seq0_busy_hys          :25-25 +1,
		seq1_busy_hys          :26-26 +1,
		_rsvd02                :31-27 +1;
	};
};

#define mmMC_SEQ_STATUS_M_7_1 0xA7D // 7_1, 8_1
union mc_seq_status_m_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pwrup_compl_d0          :0-0 +1,
		pwrup_compl_d1          :1-1 +1,
		cmd_rdy_d0              :2-2 +1,
		cmd_rdy_d1              :3-3 +1,
		slf_d0                  :4-4 +1,
		slf_d1                  :5-5 +1,
		ss_slf_d0               :6-6 +1,
		ss_slf_d1               :7-7 +1,
		seq0_arb_cmd_fifo_empty :8-8 +1,
		seq1_arb_cmd_fifo_empty :9-9 +1,
		_rsvd00                :11-10 +1,
		seq0_rs_data_fifo_full :12-12 +1,
		seq1_rs_data_fifo_full :13-13 +1,
		seq0_busy              :14-14 +1,
		seq1_busy              :15-15 +1,
		pmg_pwrstate           :16-16 +1,
		_rsvd01                :19-17 +1,
		pmg_fsmstate           :24-20 +1,
		seq0_busy_hys          :25-25 +1,
		seq1_busy_hys          :26-26 +1,
		seq0_allowstop         :27-27 +1,
		seq1_allowstop         :28-28 +1,
		_rsvd02                :31-29 +1;
	};
};


#define mmMC_SEQ_STATUS_S_6_0 0xA20 // 6_0, 7_1, 8_1
union mc_seq_status_s_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		seq0_arb_data_fifo_full :0-0 +1,
		seq1_arb_data_fifo_full :1-1 +1,
		_rsvd00                 :3-2 +1,
		seq0_arb_cmd_fifo_full  :4-4 +1,
		seq1_arb_cmd_fifo_full  :5-5 +1,
		_rsvd01                 :7-6 +1,
		seq0_rs_data_fifo_empty :8-8 +1,
		seq1_rs_data_fifo_empty :9-9 +1,
		_rsvd02                :31-10 +1;
	};
};


#define mmMC_SEQ_SUP_CNTL_6_0 0xA32 // 6_0, 7_1, 8_1
union mc_seq_sup_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		run         :0-0 +1,
		single_step :1-1 +1,
		sw_wake     :2-2 +1,
		reset_pc    :3-3 +1,
		pgm_write   :4-4 +1,
		pgm_read    :5-5 +1,
		fast_write  :6-6 +1,
		bkpt_clear  :7-7 +1,
		_rsvd00    :22-8 +1,
		pgm_chksum :31-23 +1;
	};
};


#define mmMC_SEQ_SUP_DEC_STAT_6_0 0xA88 // 6_0, 7_1, 8_1
union mc_seq_sup_dec_stat_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		status :31-0 +1;
	};
};


#define mmMC_SEQ_SUP_GP0_STAT_6_0 0xA8F // 6_0, 7_1, 8_1
union mc_seq_sup_gp0_stat_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		status :31-0 +1;
	};
};


#define mmMC_SEQ_SUP_GP1_STAT_6_0 0xA90 // 6_0, 7_1, 8_1
union mc_seq_sup_gp1_stat_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		status :31-0 +1;
	};
};


#define mmMC_SEQ_SUP_GP2_STAT_6_0 0xA85 // 6_0, 7_1, 8_1
union mc_seq_sup_gp2_stat_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		status :31-0 +1;
	};
};


#define mmMC_SEQ_SUP_GP3_STAT_6_0 0xA86 // 6_0, 7_1, 8_1
union mc_seq_sup_gp3_stat_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		status :31-0 +1;
	};
};


#define mmMC_SEQ_SUP_IR_STAT_6_0 0xA87 // 6_0, 7_1, 8_1
union mc_seq_sup_ir_stat_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		status :31-0 +1;
	};
};


#define mmMC_SEQ_SUP_PGM_6_0 0xA33 // 6_0, 7_1, 8_1
union mc_seq_sup_pgm_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		cntl :31-0 +1;
	};
};


#define mmMC_SEQ_SUP_PGM_STAT_6_0 0xA89 // 6_0, 7_1, 8_1
union mc_seq_sup_pgm_stat_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		status :31-0 +1;
	};
};


#define mmMC_SEQ_SUP_R_PGM_6_0 0xA8A // 6_0, 7_1, 8_1
union mc_seq_sup_r_pgm_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		pgm :31-0 +1;
	};
};


#define mmMC_SEQ_TCG_CNTL_6_0 0xABD // 6_0
union mc_seq_tcg_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		reset        :0-0 +1,
		enable_d0    :1-1 +1,
		enable_d1    :2-2 +1,
		start        :3-3 +1,
		nfifo        :6-4 +1,
		infinite_cmd :7-7 +1,
		mop         :11-8 +1,
		data_cnt    :15-12 +1,
		load_fifo   :16-16 +1,
		short_ldff  :17-17 +1,
		frame_train :18-18 +1,
		burst_num   :21-19 +1,
		issue_aref  :22-22 +1,
		txdbi_cntl  :23-23 +1,
		vptr_mask   :24-24 +1,
		aref_last   :25-25 +1,
		aref_both   :26-26 +1,
		_rsvd00     :30-27 +1,
		done        :31-31 +1;
	};
};

#define mmMC_SEQ_TCG_CNTL_7_1 0xABD // 7_1, 8_1
union mc_seq_tcg_cntl_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		reset          :0-0 +1,
		enable_d0      :1-1 +1,
		enable_d1      :2-2 +1,
		start          :3-3 +1,
		nfifo          :6-4 +1,
		infinite_cmd   :7-7 +1,
		mop           :11-8 +1,
		data_cnt      :15-12 +1,
		load_fifo     :16-16 +1,
		short_ldff    :17-17 +1,
		frame_train   :18-18 +1,
		burst_num     :21-19 +1,
		issue_aref    :22-22 +1,
		txdbi_cntl    :23-23 +1,
		vptr_mask     :24-24 +1,
		aref_last     :25-25 +1,
		aref_both     :26-26 +1,
		_rsvd00       :27-27 +1,
		ld_rtdata_ovr :28-28 +1,
		ld_rtdata_ch  :29-29 +1,
		_rsvd01       :30-30 +1,
		done          :31-31 +1;
	};
};


#define mmMC_SEQ_TIMER_RD_6_0 0xACA // 6_0, 7_1, 8_1
union mc_seq_timer_rd_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		counter :31-0 +1;
	};
};


#define mmMC_SEQ_TIMER_WR_6_0 0xAC9 // 6_0, 7_1, 8_1
union mc_seq_timer_wr_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		counter :31-0 +1;
	};
};


#define mmMC_SEQ_TRAIN_CAPTURE_6_0 0xA3E // 6_0
union mc_seq_train_capture_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		d0_arf_wakeup              :0-0 +1,
		d1_arf_wakeup              :1-1 +1,
		d0_redc_wakeup             :2-2 +1,
		d1_redc_wakeup             :3-3 +1,
		d0_wedc_wakeup             :4-4 +1,
		d1_wedc_wakeup             :5-5 +1,
		mclk_freq_change_wakeup    :6-6 +1,
		sclk_srbm_ready_wakeup     :7-7 +1,
		d0_cmd_fifo_ready_wakeup   :8-8 +1,
		d1_cmd_fifo_ready_wakeup   :9-9 +1,
		d0_data_fifo_ready_wakeup :10-10 +1,
		d1_data_fifo_ready_wakeup :11-11 +1,
		software_wakeup_wakeup    :12-12 +1,
		reserve0_wakeup           :13-13 +1,
		tsm_done_wakeup           :14-14 +1,
		timer_done_wakeup         :15-15 +1,
		_rsvd00                   :16-16 +1,
		tcg_done_wakeup           :17-17 +1,
		allowstop0_wakeup         :18-18 +1,
		allowstop1_wakeup         :19-19 +1,
		dpm_wakeup                :20-20 +1,
		allowstopb0_wakeup        :21-21 +1,
		allowstopb1_wakeup        :22-22 +1,
		dpm_lpt_wakeup            :23-23 +1,
		d0_idleh_wakeup           :24-24 +1,
		d1_idleh_wakeup           :25-25 +1,
		phy_pg_wakeup             :26-26 +1,
		_rsvd01                   :31-27 +1;
	};
};

#define mmMC_SEQ_TRAIN_CAPTURE_7_1 0xA3E // 7_1, 8_1
union mc_seq_train_capture_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		d0_arf_wakeup              :0-0 +1,
		d1_arf_wakeup              :1-1 +1,
		d0_redc_wakeup             :2-2 +1,
		d1_redc_wakeup             :3-3 +1,
		d0_wedc_wakeup             :4-4 +1,
		d1_wedc_wakeup             :5-5 +1,
		mclk_freq_change_wakeup    :6-6 +1,
		sclk_srbm_ready_wakeup     :7-7 +1,
		d0_cmd_fifo_ready_wakeup   :8-8 +1,
		d1_cmd_fifo_ready_wakeup   :9-9 +1,
		d0_data_fifo_ready_wakeup :10-10 +1,
		d1_data_fifo_ready_wakeup :11-11 +1,
		software_wakeup_wakeup    :12-12 +1,
		reserve0_wakeup           :13-13 +1,
		tsm_done_wakeup           :14-14 +1,
		timer_done_wakeup         :15-15 +1,
		_rsvd00                   :16-16 +1,
		tcg_done_wakeup           :17-17 +1,
		allowstop0_wakeup         :18-18 +1,
		allowstop1_wakeup         :19-19 +1,
		dpm_wakeup                :20-20 +1,
		allowstopb0_wakeup        :21-21 +1,
		allowstopb1_wakeup        :22-22 +1,
		dpm_lpt_wakeup            :23-23 +1,
		d0_idleh_wakeup           :24-24 +1,
		d1_idleh_wakeup           :25-25 +1,
		phy_pg_wakeup             :26-26 +1,
		sreg_wakeup               :27-27 +1,
		_rsvd01                   :31-28 +1;
	};
};


#define mmMC_SEQ_TRAIN_EDC_THRESHOLD_6_0 0xA3B // 6_0, 7_1, 8_1
union mc_seq_train_edc_threshold_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		write_edc_threshold :15-0 +1,
		read_edc_threshold  :31-16 +1;
	};
};


#define mmMC_SEQ_TRAIN_EDC_THRESHOLD2_6_0 0xAFE // 6_0, 7_1, 8_1
union mc_seq_train_edc_threshold2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		threshold_period :31-0 +1;
	};
};


#define mmMC_SEQ_TRAIN_EDC_THRESHOLD3_6_0 0xAFF // 6_0, 7_1, 8_1
union mc_seq_train_edc_threshold3_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ch0_link_retrain_status      :0-0 +1,
		ch1_link_retrain_status      :1-1 +1,
		clear_retrain_status         :2-2 +1,
		retrain_vbi                  :3-3 +1,
		retrain_monitor              :5-4 +1,
		_rsvd00                      :7-6 +1,
		ch0_link_retrain_in_progress :8-8 +1,
		ch1_link_retrain_in_progress :9-9 +1,
		_rsvd01                     :31-10 +1;
	};
};


#define mmMC_SEQ_TRAIN_TIMING_6_0 0xA40 // 6_0, 7_1, 8_1
union mc_seq_train_timing_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		twt2rt   :4-0 +1,
		tarf2t   :9-5 +1,
		tt2row  :14-10 +1,
		tld2ld  :19-15 +1,
		_rsvd00 :31-20 +1;
	};
};


#define mmMC_SEQ_TRAIN_WAKEUP_CLEAR_6_0 0xA3F // 6_0
union mc_seq_train_wakeup_clear_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		d0_arf_wakeup              :0-0 +1,
		d1_arf_wakeup              :1-1 +1,
		d0_redc_wakeup             :2-2 +1,
		d1_redc_wakeup             :3-3 +1,
		d0_wedc_wakeup             :4-4 +1,
		d1_wedc_wakeup             :5-5 +1,
		mclk_freq_change_wakeup    :6-6 +1,
		sclk_srbm_ready_wakeup     :7-7 +1,
		d0_cmd_fifo_ready_wakeup   :8-8 +1,
		d1_cmd_fifo_ready_wakeup   :9-9 +1,
		d0_data_fifo_ready_wakeup :10-10 +1,
		d1_data_fifo_ready_wakeup :11-11 +1,
		software_wakeup_wakeup    :12-12 +1,
		reserve0_wakeup           :13-13 +1,
		tsm_done_wakeup           :14-14 +1,
		timer_done_wakeup         :15-15 +1,
		clearall                  :16-16 +1,
		tcg_done_wakeup           :17-17 +1,
		allowstop0_wakeup         :18-18 +1,
		allowstop1_wakeup         :19-19 +1,
		dpm_wakeup                :20-20 +1,
		allowstopb0_wakeup        :21-21 +1,
		allowstopb1_wakeup        :22-22 +1,
		dpm_lpt_wakeup            :23-23 +1,
		d0_idleh_wakeup           :24-24 +1,
		d1_idleh_wakeup           :25-25 +1,
		phy_pg_wakeup             :26-26 +1,
		_rsvd00                   :31-27 +1;
	};
};

#define mmMC_SEQ_TRAIN_WAKEUP_CLEAR_7_1 0xA3F // 7_1, 8_1
union mc_seq_train_wakeup_clear_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		d0_arf_wakeup              :0-0 +1,
		d1_arf_wakeup              :1-1 +1,
		d0_redc_wakeup             :2-2 +1,
		d1_redc_wakeup             :3-3 +1,
		d0_wedc_wakeup             :4-4 +1,
		d1_wedc_wakeup             :5-5 +1,
		mclk_freq_change_wakeup    :6-6 +1,
		sclk_srbm_ready_wakeup     :7-7 +1,
		d0_cmd_fifo_ready_wakeup   :8-8 +1,
		d1_cmd_fifo_ready_wakeup   :9-9 +1,
		d0_data_fifo_ready_wakeup :10-10 +1,
		d1_data_fifo_ready_wakeup :11-11 +1,
		software_wakeup_wakeup    :12-12 +1,
		reserve0_wakeup           :13-13 +1,
		tsm_done_wakeup           :14-14 +1,
		timer_done_wakeup         :15-15 +1,
		clearall                  :16-16 +1,
		tcg_done_wakeup           :17-17 +1,
		allowstop0_wakeup         :18-18 +1,
		allowstop1_wakeup         :19-19 +1,
		dpm_wakeup                :20-20 +1,
		allowstopb0_wakeup        :21-21 +1,
		allowstopb1_wakeup        :22-22 +1,
		dpm_lpt_wakeup            :23-23 +1,
		d0_idleh_wakeup           :24-24 +1,
		d1_idleh_wakeup           :25-25 +1,
		phy_pg_wakeup             :26-26 +1,
		sreg_wakeup               :27-27 +1,
		_rsvd00                   :31-28 +1;
	};
};


#define mmMC_SEQ_TRAIN_WAKEUP_CNTL_6_0 0xA3A // 6_0, 7_1, 8_1
union mc_seq_train_wakeup_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		boot_up_addr_train         :0-0 +1,
		boot_up_wck_train          :1-1 +1,
		boot_up_read_train         :2-2 +1,
		boot_up_write_train        :3-3 +1,
		self_refresh_addr_train    :4-4 +1,
		self_refresh_wck_train     :5-5 +1,
		self_refresh_read_train    :6-6 +1,
		self_refresh_write_train   :7-7 +1,
		auto_refresh_addr_train    :8-8 +1,
		auto_refresh_wck_train     :9-9 +1,
		auto_refresh_read_train   :10-10 +1,
		auto_refresh_write_train  :11-11 +1,
		write_ecc_addr_train      :12-12 +1,
		write_ecc_wck_train       :13-13 +1,
		write_ecc_read_train      :14-14 +1,
		write_ecc_write_train     :15-15 +1,
		read_ecc_addr_train       :16-16 +1,
		read_ecc_wck_train        :17-17 +1,
		read_ecc_read_train       :18-18 +1,
		read_ecc_write_train      :19-19 +1,
		auto_refresh_wakeup_early :20-20 +1,
		stop_wck_d0               :21-21 +1,
		stop_wck_d1               :22-22 +1,
		_rsvd00                   :23-23 +1,
		block_arb_rd_d0           :24-24 +1,
		block_arb_wr_d0           :25-25 +1,
		block_arb_rd_d1           :26-26 +1,
		block_arb_wr_d1           :27-27 +1,
		sw_wakeup                 :28-28 +1,
		disp_astop_wakeup         :29-29 +1,
		train_done_d0             :30-30 +1,
		train_done_d1             :31-31 +1;
	};
};


#define mmMC_SEQ_TRAIN_WAKEUP_EDGE_6_0 0xA3C // 6_0
union mc_seq_train_wakeup_edge_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		d0_arf_wakeup              :0-0 +1,
		d1_arf_wakeup              :1-1 +1,
		d0_redc_wakeup             :2-2 +1,
		d1_redc_wakeup             :3-3 +1,
		d0_wedc_wakeup             :4-4 +1,
		d1_wedc_wakeup             :5-5 +1,
		mclk_freq_change_wakeup    :6-6 +1,
		sclk_srbm_ready_wakeup     :7-7 +1,
		d0_cmd_fifo_ready_wakeup   :8-8 +1,
		d1_cmd_fifo_ready_wakeup   :9-9 +1,
		d0_data_fifo_ready_wakeup :10-10 +1,
		d1_data_fifo_ready_wakeup :11-11 +1,
		software_wakeup_wakeup    :12-12 +1,
		reserve0_wakeup           :13-13 +1,
		tsm_done_wakeup           :14-14 +1,
		timer_done_wakeup         :15-15 +1,
		_rsvd00                   :16-16 +1,
		tcg_done_wakeup           :17-17 +1,
		allowstop0_wakeup         :18-18 +1,
		allowstop1_wakeup         :19-19 +1,
		dpm_wakeup                :20-20 +1,
		allowstopb0_wakeup        :21-21 +1,
		allowstopb1_wakeup        :22-22 +1,
		dpm_lpt_wakeup            :23-23 +1,
		d0_idleh_wakeup           :24-24 +1,
		d1_idleh_wakeup           :25-25 +1,
		phy_pg_wakeup             :26-26 +1,
		_rsvd01                   :31-27 +1;
	};
};

#define mmMC_SEQ_TRAIN_WAKEUP_EDGE_7_1 0xA3C // 7_1, 8_1
union mc_seq_train_wakeup_edge_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		d0_arf_wakeup              :0-0 +1,
		d1_arf_wakeup              :1-1 +1,
		d0_redc_wakeup             :2-2 +1,
		d1_redc_wakeup             :3-3 +1,
		d0_wedc_wakeup             :4-4 +1,
		d1_wedc_wakeup             :5-5 +1,
		mclk_freq_change_wakeup    :6-6 +1,
		sclk_srbm_ready_wakeup     :7-7 +1,
		d0_cmd_fifo_ready_wakeup   :8-8 +1,
		d1_cmd_fifo_ready_wakeup   :9-9 +1,
		d0_data_fifo_ready_wakeup :10-10 +1,
		d1_data_fifo_ready_wakeup :11-11 +1,
		software_wakeup_wakeup    :12-12 +1,
		reserve0_wakeup           :13-13 +1,
		tsm_done_wakeup           :14-14 +1,
		timer_done_wakeup         :15-15 +1,
		_rsvd00                   :16-16 +1,
		tcg_done_wakeup           :17-17 +1,
		allowstop0_wakeup         :18-18 +1,
		allowstop1_wakeup         :19-19 +1,
		dpm_wakeup                :20-20 +1,
		allowstopb0_wakeup        :21-21 +1,
		allowstopb1_wakeup        :22-22 +1,
		dpm_lpt_wakeup            :23-23 +1,
		d0_idleh_wakeup           :24-24 +1,
		d1_idleh_wakeup           :25-25 +1,
		phy_pg_wakeup             :26-26 +1,
		sreg_wakeup               :27-27 +1,
		_rsvd01                   :31-28 +1;
	};
};


#define mmMC_SEQ_TRAIN_WAKEUP_MASK_6_0 0xA3D // 6_0
union mc_seq_train_wakeup_mask_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		d0_arf_wakeup              :0-0 +1,
		d1_arf_wakeup              :1-1 +1,
		d0_redc_wakeup             :2-2 +1,
		d1_redc_wakeup             :3-3 +1,
		d0_wedc_wakeup             :4-4 +1,
		d1_wedc_wakeup             :5-5 +1,
		mclk_freq_change_wakeup    :6-6 +1,
		sclk_srbm_ready_wakeup     :7-7 +1,
		d0_cmd_fifo_ready_wakeup   :8-8 +1,
		d1_cmd_fifo_ready_wakeup   :9-9 +1,
		d0_data_fifo_ready_wakeup :10-10 +1,
		d1_data_fifo_ready_wakeup :11-11 +1,
		software_wakeup_wakeup    :12-12 +1,
		reserve0_wakeup           :13-13 +1,
		tsm_done_wakeup           :14-14 +1,
		timer_done_wakeup         :15-15 +1,
		_rsvd00                   :16-16 +1,
		tcg_done_wakeup           :17-17 +1,
		allowstop0_wakeup         :18-18 +1,
		allowstop1_wakeup         :19-19 +1,
		dpm_wakeup                :20-20 +1,
		allowstopb0_wakeup        :21-21 +1,
		allowstopb1_wakeup        :22-22 +1,
		dpm_lpt_wakeup            :23-23 +1,
		d0_idleh_wakeup           :24-24 +1,
		d1_idleh_wakeup           :25-25 +1,
		phy_pg_wakeup             :26-26 +1,
		_rsvd01                   :31-27 +1;
	};
};

#define mmMC_SEQ_TRAIN_WAKEUP_MASK_7_1 0xA3D // 7_1, 8_1
union mc_seq_train_wakeup_mask_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		d0_arf_wakeup              :0-0 +1,
		d1_arf_wakeup              :1-1 +1,
		d0_redc_wakeup             :2-2 +1,
		d1_redc_wakeup             :3-3 +1,
		d0_wedc_wakeup             :4-4 +1,
		d1_wedc_wakeup             :5-5 +1,
		mclk_freq_change_wakeup    :6-6 +1,
		sclk_srbm_ready_wakeup     :7-7 +1,
		d0_cmd_fifo_ready_wakeup   :8-8 +1,
		d1_cmd_fifo_ready_wakeup   :9-9 +1,
		d0_data_fifo_ready_wakeup :10-10 +1,
		d1_data_fifo_ready_wakeup :11-11 +1,
		software_wakeup_wakeup    :12-12 +1,
		reserve0_wakeup           :13-13 +1,
		tsm_done_wakeup           :14-14 +1,
		timer_done_wakeup         :15-15 +1,
		_rsvd00                   :16-16 +1,
		tcg_done_wakeup           :17-17 +1,
		allowstop0_wakeup         :18-18 +1,
		allowstop1_wakeup         :19-19 +1,
		dpm_wakeup                :20-20 +1,
		allowstopb0_wakeup        :21-21 +1,
		allowstopb1_wakeup        :22-22 +1,
		dpm_lpt_wakeup            :23-23 +1,
		d0_idleh_wakeup           :24-24 +1,
		d1_idleh_wakeup           :25-25 +1,
		phy_pg_wakeup             :26-26 +1,
		sreg_wakeup               :27-27 +1,
		_rsvd01                   :31-28 +1;
	};
};


#define mmMC_SEQ_TSM_BCNT_6_0 0xAC2 // 6_0, 7_1, 8_1
union mc_seq_tsm_bcnt_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		true_act    :3-0 +1,
		false_act   :7-4 +1,
		bcnt_tests :15-8 +1,
		comp_value :23-16 +1,
		done_tests :31-24 +1;
	};
};


#define mmMC_SEQ_TSM_CTRL_6_0 0xABE // 6_0
union mc_seq_tsm_ctrl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		start         :0-0 +1,
		capture_start :1-1 +1,
		done          :2-2 +1,
		err           :3-3 +1,
		step          :4-4 +1,
		direction     :5-5 +1,
		invert        :6-6 +1,
		mask_bits     :7-7 +1,
		update_loop   :9-8 +1,
		rot_inv      :10-10 +1,
		_rsvd00      :15-11 +1,
		pointer      :31-16 +1;
	};
};

#define mmMC_SEQ_TSM_CTRL_7_1 0xABE // 7_1, 8_1
union mc_seq_tsm_ctrl_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		start         :0-0 +1,
		capture_start :1-1 +1,
		done          :2-2 +1,
		err           :3-3 +1,
		step          :4-4 +1,
		direction     :5-5 +1,
		invert        :6-6 +1,
		mask_bits     :7-7 +1,
		update_loop   :9-8 +1,
		rot_inv      :10-10 +1,
		dual_ch_en   :11-11 +1,
		done0        :12-12 +1,
		done1        :13-13 +1,
		_rsvd00      :15-14 +1,
		pointer      :31-16 +1;
	};
};


#define mmMC_SEQ_TSM_DBI_6_0 0xAC6 // 6_0, 7_1, 8_1
union mc_seq_tsm_dbi_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dbi :31-0 +1;
	};
};


#define mmMC_SEQ_TSM_DEBUG_DATA_6_0 0xAD0 // 6_0, 7_1, 8_1
union mc_seq_tsm_debug_data_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		tsm_debug_data :31-0 +1;
	};
};


#define mmMC_SEQ_TSM_DEBUG_INDEX_6_0 0xACF // 6_0, 7_1, 8_1
union mc_seq_tsm_debug_index_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		tsm_debug_index :4-0 +1,
		_rsvd00        :31-5 +1;
	};
};


#define mmMC_SEQ_TSM_EDC_6_0 0xAC5 // 6_0, 7_1, 8_1
union mc_seq_tsm_edc_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc :31-0 +1;
	};
};


#define mmMC_SEQ_TSM_FLAG_6_0 0xAC3 // 6_0, 7_1, 8_1
union mc_seq_tsm_flag_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		true_act     :3-0 +1,
		false_act    :7-4 +1,
		flag_tests  :15-8 +1,
		nbbl_mask   :19-16 +1,
		_rsvd00     :23-20 +1,
		error_tests :31-24 +1;
	};
};


#define mmMC_SEQ_TSM_GCNT_6_0 0xABF // 6_0, 7_1, 8_1
union mc_seq_tsm_gcnt_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		true_act    :3-0 +1,
		false_act   :7-4 +1,
		tests      :15-8 +1,
		comp_value :31-16 +1;
	};
};


#define mmMC_SEQ_TSM_MISC_6_0 0xAE6 // 6_0
union mc_seq_tsm_misc_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		wcdr_ptr  :15-0 +1,
		wcdr_mask :19-16 +1,
		_rsvd00   :31-20 +1;
	};
};

#define mmMC_SEQ_TSM_MISC_7_1 0xAE6 // 7_1, 8_1
union mc_seq_tsm_misc_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		wcdr_ptr        :15-0 +1,
		wcdr_mask       :19-16 +1,
		ch1_offset      :25-20 +1,
		ch1_wcdr_offset :31-26 +1;
	};
};


#define mmMC_SEQ_TSM_NCNT_6_0 0xAC1 // 6_0, 7_1, 8_1
union mc_seq_tsm_ncnt_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		true_act     :3-0 +1,
		false_act    :7-4 +1,
		tests       :15-8 +1,
		range_low   :19-16 +1,
		range_high  :23-20 +1,
		nibble_skip :27-24 +1,
		_rsvd00     :31-28 +1;
	};
};


#define mmMC_SEQ_TSM_OCNT_6_0 0xAC0 // 6_0, 7_1, 8_1
union mc_seq_tsm_ocnt_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		true_act   :3-0 +1,
		false_act  :7-4 +1,
		tests     :15-8 +1,
		cmp_value :31-16 +1;
	};
};


#define mmMC_SEQ_TSM_UPDATE_6_0 0xAC4 // 6_0, 7_1, 8_1
union mc_seq_tsm_update_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		true_act     :3-0 +1,
		false_act    :7-4 +1,
		updt_tests  :15-8 +1,
		aref_count  :23-16 +1,
		captr_tests :31-24 +1;
	};
};


#define mmMC_SEQ_TSM_WCDR_6_0 0xAE3 // 6_0, 7_1, 8_1
union mc_seq_tsm_wcdr_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		wcdr :31-0 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_BYTE0_D0_6_0 0xA58 // 6_0, 7_1, 8_1
union mc_seq_txframing_byte0_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_BYTE0_D1_6_0 0xA60 // 6_0, 7_1, 8_1
union mc_seq_txframing_byte0_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_BYTE1_D0_6_0 0xA59 // 6_0, 7_1, 8_1
union mc_seq_txframing_byte1_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_BYTE1_D1_6_0 0xA61 // 6_0, 7_1, 8_1
union mc_seq_txframing_byte1_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_BYTE2_D0_6_0 0xA5A // 6_0, 7_1, 8_1
union mc_seq_txframing_byte2_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_BYTE2_D1_6_0 0xA62 // 6_0, 7_1, 8_1
union mc_seq_txframing_byte2_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_BYTE3_D0_6_0 0xA5B // 6_0, 7_1, 8_1
union mc_seq_txframing_byte3_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_BYTE3_D1_6_0 0xA63 // 6_0, 7_1, 8_1
union mc_seq_txframing_byte3_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq0  :3-0 +1,
		dq1  :7-4 +1,
		dq2 :11-8 +1,
		dq3 :15-12 +1,
		dq4 :19-16 +1,
		dq5 :23-20 +1,
		dq6 :27-24 +1,
		dq7 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_DBI_D0_6_0 0xA5C // 6_0, 7_1, 8_1
union mc_seq_txframing_dbi_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dbi0     :3-0 +1,
		dbi1     :7-4 +1,
		dbi2    :11-8 +1,
		dbi3    :15-12 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_DBI_D1_6_0 0xA64 // 6_0, 7_1, 8_1
union mc_seq_txframing_dbi_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dbi0     :3-0 +1,
		dbi1     :7-4 +1,
		dbi2    :11-8 +1,
		dbi3    :15-12 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_EDC_D0_6_0 0xA5D // 6_0, 7_1, 8_1
union mc_seq_txframing_edc_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc0   :3-0 +1,
		edc1   :7-4 +1,
		edc2  :11-8 +1,
		edc3  :15-12 +1,
		wcdr0 :19-16 +1,
		wcdr1 :23-20 +1,
		wcdr2 :27-24 +1,
		wcdr3 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_EDC_D1_6_0 0xA65 // 6_0, 7_1, 8_1
union mc_seq_txframing_edc_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc0   :3-0 +1,
		edc1   :7-4 +1,
		edc2  :11-8 +1,
		edc3  :15-12 +1,
		wcdr0 :19-16 +1,
		wcdr1 :23-20 +1,
		wcdr2 :27-24 +1,
		wcdr3 :31-28 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_FCK_D0_6_0 0xA5E // 6_0, 7_1, 8_1
union mc_seq_txframing_fck_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		fck0     :3-0 +1,
		fck1     :7-4 +1,
		fck2    :11-8 +1,
		fck3    :15-12 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_SEQ_TXFRAMING_FCK_D1_6_0 0xA66 // 6_0, 7_1, 8_1
union mc_seq_txframing_fck_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		fck0     :3-0 +1,
		fck1     :7-4 +1,
		fck2    :11-8 +1,
		fck3    :15-12 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_SEQ_VENDOR_ID_I0_6_0 0xA7E // 6_0, 7_1, 8_1
union mc_seq_vendor_id_i0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_VENDOR_ID_I1_6_0 0xA7F // 6_0, 7_1, 8_1
union mc_seq_vendor_id_i1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		value :31-0 +1;
	};
};


#define mmMC_SEQ_WCDR_CTRL_6_0 0xA39 // 6_0, 7_1, 8_1
union mc_seq_wcdr_ctrl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		wcdr_pre  :7-0 +1,
		wcdr_tim :11-8 +1,
		wr_en    :12-12 +1,
		rd_en    :13-13 +1,
		aref_en  :14-14 +1,
		train_en :15-15 +1,
		twcdrl   :19-16 +1,
		prbs_en  :20-20 +1,
		prbs_rst :21-21 +1,
		_rsvd00  :23-22 +1,
		preamble :27-24 +1,
		pre_mask :31-28 +1;
	};
};


#define mmMC_SEQ_WR_CTL_2_6_0 0xAD5 // 6_0, 7_1, 8_1
union mc_seq_wr_ctl_2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dat_dly_h_d0 :0-0 +1,
		dqs_dly_h_d0 :1-1 +1,
		oen_dly_h_d0 :2-2 +1,
		dat_dly_h_d1 :3-3 +1,
		dqs_dly_h_d1 :4-4 +1,
		oen_dly_h_d1 :5-5 +1,
		wcdr_en      :6-6 +1,
		_rsvd00     :31-7 +1;
	};
};


#define mmMC_SEQ_WR_CTL_2_LP_6_0 0xAD6 // 6_0, 7_1, 8_1
union mc_seq_wr_ctl_2_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dat_dly_h_d0 :0-0 +1,
		dqs_dly_h_d0 :1-1 +1,
		oen_dly_h_d0 :2-2 +1,
		dat_dly_h_d1 :3-3 +1,
		dqs_dly_h_d1 :4-4 +1,
		oen_dly_h_d1 :5-5 +1,
		wcdr_en      :6-6 +1,
		_rsvd00     :31-7 +1;
	};
};


#define mmMC_SEQ_WR_CTL_D0_6_0 0xA2F // 6_0, 7_1, 8_1
union mc_seq_wr_ctl_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dat_dly     :3-0 +1,
		dqs_dly     :7-4 +1,
		dqs_xtr     :8-8 +1,
		dat_2y_dly  :9-9 +1,
		adr_2y_dly :10-10 +1,
		cmd_2y_dly :11-11 +1,
		oen_dly    :15-12 +1,
		oen_ext    :19-16 +1,
		oen_sel    :21-20 +1,
		_rsvd00    :23-22 +1,
		odt_dly    :27-24 +1,
		odt_ext    :28-28 +1,
		adr_dly    :29-29 +1,
		cmd_dly    :30-30 +1,
		_rsvd01    :31-31 +1;
	};
};


#define mmMC_SEQ_WR_CTL_D0_LP_6_0 0xA9F // 6_0, 7_1, 8_1
union mc_seq_wr_ctl_d0_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dat_dly     :3-0 +1,
		dqs_dly     :7-4 +1,
		dqs_xtr     :8-8 +1,
		dat_2y_dly  :9-9 +1,
		adr_2y_dly :10-10 +1,
		cmd_2y_dly :11-11 +1,
		oen_dly    :15-12 +1,
		oen_ext    :19-16 +1,
		oen_sel    :21-20 +1,
		_rsvd00    :23-22 +1,
		odt_dly    :27-24 +1,
		odt_ext    :28-28 +1,
		adr_dly    :29-29 +1,
		cmd_dly    :30-30 +1,
		_rsvd01    :31-31 +1;
	};
};


#define mmMC_SEQ_WR_CTL_D1_6_0 0xA30 // 6_0, 7_1, 8_1
union mc_seq_wr_ctl_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dat_dly     :3-0 +1,
		dqs_dly     :7-4 +1,
		dqs_xtr     :8-8 +1,
		dat_2y_dly  :9-9 +1,
		adr_2y_dly :10-10 +1,
		cmd_2y_dly :11-11 +1,
		oen_dly    :15-12 +1,
		oen_ext    :19-16 +1,
		oen_sel    :21-20 +1,
		_rsvd00    :23-22 +1,
		odt_dly    :27-24 +1,
		odt_ext    :28-28 +1,
		adr_dly    :29-29 +1,
		cmd_dly    :30-30 +1,
		_rsvd01    :31-31 +1;
	};
};


#define mmMC_SEQ_WR_CTL_D1_LP_6_0 0xAA0 // 6_0, 7_1, 8_1
union mc_seq_wr_ctl_d1_lp_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dat_dly     :3-0 +1,
		dqs_dly     :7-4 +1,
		dqs_xtr     :8-8 +1,
		dat_2y_dly  :9-9 +1,
		adr_2y_dly :10-10 +1,
		cmd_2y_dly :11-11 +1,
		oen_dly    :15-12 +1,
		oen_ext    :19-16 +1,
		oen_sel    :21-20 +1,
		_rsvd00    :23-22 +1,
		odt_dly    :27-24 +1,
		odt_ext    :28-28 +1,
		adr_dly    :29-29 +1,
		cmd_dly    :30-30 +1,
		_rsvd01    :31-31 +1;
	};
};


#define mmMC_SHARED_ACTIVE_FCN_ID_8_1 0x81F // 8_1, 8_2
union mc_shared_active_fcn_id_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vfid     :3-0 +1,
		_rsvd00 :30-4 +1,
		vf      :31-31 +1;
	};
};


#define mmMC_SHARED_BLACKOUT_CNTL_6_0 0x82B // 6_0, 7_0, 7_1
union mc_shared_blackout_cntl_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		blackout_mode :2-0 +1,
		_rsvd00      :31-3 +1;
	};
};

#define mmMC_SHARED_BLACKOUT_CNTL_8_1 0x82B // 8_1, 8_2
union mc_shared_blackout_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		blackout_mode           :2-0 +1,
		blackout_seq_free       :3-3 +1,
		blackout_mcd_num       :11-4 +1,
		free_tie_high          :12-12 +1,
		srbm_dummy_read_return :13-13 +1,
		_rsvd00                :31-14 +1;
	};
};


#define mmMC_SHARED_CHMAP_6_0 0x801 // 6_0, 7_0
union mc_shared_chmap_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		chan0     :3-0 +1,
		chan1     :7-4 +1,
		chan2    :11-8 +1,
		noofchan :15-12 +1,
		_rsvd00  :31-16 +1;
	};
};

#define mmMC_SHARED_CHMAP_7_1 0x801 // 7_1, 8_1, 8_2
union mc_shared_chmap_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		chan0     :3-0 +1,
		chan1     :7-4 +1,
		chan2    :11-8 +1,
		noofchan :15-12 +1,
		chan3    :19-16 +1,
		chan4    :23-20 +1,
		_rsvd00  :31-24 +1;
	};
};


#define mmMC_SHARED_CHREMAP_6_0 0x802 // 6_0, 7_0
union mc_shared_chremap_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		chan0    :2-0 +1,
		chan1    :5-3 +1,
		chan2    :8-6 +1,
		chan3   :11-9 +1,
		chan4   :14-12 +1,
		chan5   :17-15 +1,
		chan6   :20-18 +1,
		chan7   :23-21 +1,
		_rsvd00 :31-24 +1;
	};
};

#define mmMC_SHARED_CHREMAP_7_1 0x802 // 7_1, 8_1, 8_2
union mc_shared_chremap_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		chan0  :3-0 +1,
		chan1  :7-4 +1,
		chan2 :11-8 +1,
		chan3 :15-12 +1,
		chan4 :19-16 +1,
		chan5 :23-20 +1,
		chan6 :27-24 +1,
		chan7 :31-28 +1;
	};
};


#define mmMC_SHARED_CHREMAP2_7_1 0x81C // 7_1, 8_1, 8_2
union mc_shared_chremap2_7_1 { // 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		chan8   :3-0 +1,
		chan9   :7-4 +1,
		chan10 :11-8 +1,
		chan11 :15-12 +1,
		chan12 :19-16 +1,
		chan13 :23-20 +1,
		chan14 :27-24 +1,
		chan15 :31-28 +1;
	};
};


#define mmMC_SHARED_VF_ENABLE_8_1 0x81D // 8_1, 8_2
union mc_shared_vf_enable_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_enable :0-0 +1,
		_rsvd00  :31-1 +1;
	};
};


#define mmMC_SHARED_VIRT_RESET_REQ_8_1 0x81E // 8_1, 8_2
union mc_shared_virt_reset_req_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf      :15-0 +1,
		_rsvd00 :30-16 +1,
		pf      :31-31 +1;
	};
};


#define mmMC_TRAIN_EDC_STATUS_D0_6_0 0xA45 // 6_0, 7_1, 8_1
union mc_train_edc_status_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		wedc_cnt :15-0 +1,
		redc_cnt :31-16 +1;
	};
};


#define mmMC_TRAIN_EDC_STATUS_D1_6_0 0xA48 // 6_0, 7_1, 8_1
union mc_train_edc_status_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		wedc_cnt :15-0 +1,
		redc_cnt :31-16 +1;
	};
};


#define mmMC_TRAIN_EDCCDR_R_D0_6_0 0xA41 // 6_0, 7_1, 8_1
union mc_train_edccdr_r_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc0  :7-0 +1,
		edc1 :15-8 +1,
		edc2 :23-16 +1,
		edc3 :31-24 +1;
	};
};


#define mmMC_TRAIN_EDCCDR_R_D1_6_0 0xA42 // 6_0, 7_1, 8_1
union mc_train_edccdr_r_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		edc0  :7-0 +1,
		edc1 :15-8 +1,
		edc2 :23-16 +1,
		edc3 :31-24 +1;
	};
};


#define mmMC_TRAIN_PRBSERR_0_D0_6_0 0xA43 // 6_0, 7_1, 8_1
union mc_train_prbserr_0_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq_status :31-0 +1;
	};
};


#define mmMC_TRAIN_PRBSERR_0_D1_6_0 0xA46 // 6_0, 7_1, 8_1
union mc_train_prbserr_0_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dq_status :31-0 +1;
	};
};


#define mmMC_TRAIN_PRBSERR_1_D0_6_0 0xA44 // 6_0, 7_1, 8_1
union mc_train_prbserr_1_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dbi_status    :3-0 +1,
		edc_status    :7-4 +1,
		wck_status   :11-8 +1,
		wcdr_status  :15-12 +1,
		_rsvd00      :27-16 +1,
		pma_prbsclr  :28-28 +1,
		pmd0_prbsclr :29-29 +1,
		pmd1_prbsclr :30-30 +1,
		_rsvd01      :31-31 +1;
	};
};


#define mmMC_TRAIN_PRBSERR_1_D1_6_0 0xA47 // 6_0, 7_1, 8_1
union mc_train_prbserr_1_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dbi_status    :3-0 +1,
		edc_status    :7-4 +1,
		wck_status   :11-8 +1,
		wcdr_status  :15-12 +1,
		_rsvd00      :27-16 +1,
		pma_prbsclr  :28-28 +1,
		pmd0_prbsclr :29-29 +1,
		pmd1_prbsclr :30-30 +1,
		_rsvd01      :31-31 +1;
	};
};


#define mmMC_TRAIN_PRBSERR_2_D0_6_0 0xAFB // 6_0, 7_1, 8_1
union mc_train_prbserr_2_d0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ck_status    :0-0 +1,
		ckb_status   :1-1 +1,
		_rsvd00      :3-2 +1,
		cs_status    :5-4 +1,
		_rsvd01      :7-6 +1,
		cke_status   :8-8 +1,
		ras_status   :9-9 +1,
		cas_status  :10-10 +1,
		we_status   :11-11 +1,
		_rsvd02     :15-12 +1,
		addr_status :25-16 +1,
		_rsvd03     :27-26 +1,
		abi_status  :28-28 +1,
		_rsvd04     :31-29 +1;
	};
};


#define mmMC_TRAIN_PRBSERR_2_D1_6_0 0xAFC // 6_0, 7_1, 8_1
union mc_train_prbserr_2_d1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		ck_status    :0-0 +1,
		ckb_status   :1-1 +1,
		_rsvd00      :3-2 +1,
		cs_status    :5-4 +1,
		_rsvd01      :7-6 +1,
		cke_status   :8-8 +1,
		ras_status   :9-9 +1,
		cas_status  :10-10 +1,
		we_status   :11-11 +1,
		_rsvd02     :15-12 +1,
		addr_status :25-16 +1,
		_rsvd03     :27-26 +1,
		abi_status  :28-28 +1,
		_rsvd04     :31-29 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT0_6_0 0x3 // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt0_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT1_6_0 0x4 // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT10_6_0 0xD // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt10_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT2_6_0 0x5 // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT3_6_0 0x6 // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt3_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT4_6_0 0x7 // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt4_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT5_6_0 0x8 // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt5_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT6_6_0 0x9 // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt6_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT7_6_0 0xA // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt7_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT8_6_0 0xB // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt8_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BCNT9_6_0 0xC // 6_0, 7_1, 8_1
union mc_tsm_debug_bcnt9_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		byte0  :7-0 +1,
		byte1 :15-8 +1,
		byte2 :23-16 +1,
		byte3 :31-24 +1;
	};
};


#define ixMC_TSM_DEBUG_BKPT_6_0 0x13 // 6_0, 7_1, 8_1
union mc_tsm_debug_bkpt_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define ixMC_TSM_DEBUG_FLAG_6_0 0x1 // 6_0, 7_1, 8_1
union mc_tsm_debug_flag_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define ixMC_TSM_DEBUG_GCNT_6_0 0x0 // 6_0, 7_1, 8_1
union mc_tsm_debug_gcnt_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define ixMC_TSM_DEBUG_MISC_6_0 0x2 // 6_0, 7_1, 8_1
union mc_tsm_debug_misc_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		flag     :7-0 +1,
		ncnt_rd :11-8 +1,
		ncnt_wr :15-12 +1,
		_rsvd00 :31-16 +1;
	};
};


#define ixMC_TSM_DEBUG_ST01_6_0 0x10 // 6_0, 7_1, 8_1
union mc_tsm_debug_st01_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define ixMC_TSM_DEBUG_ST23_6_0 0x11 // 6_0, 7_1, 8_1
union mc_tsm_debug_st23_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define ixMC_TSM_DEBUG_ST45_6_0 0x12 // 6_0, 7_1, 8_1
union mc_tsm_debug_st45_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		data :31-0 +1;
	};
};


#define mmMC_VM_AGP_BASE_6_0 0x80C // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_agp_base_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		agp_base :17-0 +1,
		_rsvd00  :31-18 +1;
	};
};


#define mmMC_VM_AGP_BOT_6_0 0x80B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_agp_bot_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		agp_bot :17-0 +1,
		_rsvd00 :31-18 +1;
	};
};


#define mmMC_VM_AGP_TOP_6_0 0x80A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_agp_top_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		agp_top :17-0 +1,
		_rsvd00 :31-18 +1;
	};
};


#define mmMC_VM_DC_WRITE_CNTL_6_0 0x810 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dc_write_hit_region_0_mode :1-0 +1,
		dc_write_hit_region_1_mode :3-2 +1,
		dc_write_hit_region_2_mode :5-4 +1,
		dc_write_hit_region_3_mode :7-6 +1,
		dc_memory_write_local      :8-8 +1,
		dc_memory_write_system     :9-9 +1,
		_rsvd00                   :31-10 +1;
	};
};


#define mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR_6_0 0x815 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_hit_region_0_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_address :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR_6_0 0x811 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_hit_region_0_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_address :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR_6_0 0x816 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_hit_region_1_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_address :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR_6_0 0x812 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_hit_region_1_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_address :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR_6_0 0x817 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_hit_region_2_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_address :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR_6_0 0x813 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_hit_region_2_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_address :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR_6_0 0x818 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_hit_region_3_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_address :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR_6_0 0x814 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_dc_write_hit_region_3_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_address :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmMC_VM_FB_LOCATION_6_0 0x809 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_fb_location_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		fb_base :15-0 +1,
		fb_top  :31-16 +1;
	};
};


#define mmMC_VM_FB_OFFSET_6_0 0x81A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_fb_offset_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		fb_offset :17-0 +1,
		_rsvd00   :31-18 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF0_8_1 0xF980 // 8_1, 8_2
union mc_vm_fb_size_offset_vf0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF1_8_1 0xF981 // 8_1, 8_2
union mc_vm_fb_size_offset_vf1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF10_8_1 0xF98A // 8_1, 8_2
union mc_vm_fb_size_offset_vf10_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF11_8_1 0xF98B // 8_1, 8_2
union mc_vm_fb_size_offset_vf11_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF12_8_1 0xF98C // 8_1, 8_2
union mc_vm_fb_size_offset_vf12_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF13_8_1 0xF98D // 8_1, 8_2
union mc_vm_fb_size_offset_vf13_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF14_8_1 0xF98E // 8_1, 8_2
union mc_vm_fb_size_offset_vf14_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF15_8_1 0xF98F // 8_1, 8_2
union mc_vm_fb_size_offset_vf15_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF2_8_1 0xF982 // 8_1, 8_2
union mc_vm_fb_size_offset_vf2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF3_8_1 0xF983 // 8_1, 8_2
union mc_vm_fb_size_offset_vf3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF4_8_1 0xF984 // 8_1, 8_2
union mc_vm_fb_size_offset_vf4_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF5_8_1 0xF985 // 8_1, 8_2
union mc_vm_fb_size_offset_vf5_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF6_8_1 0xF986 // 8_1, 8_2
union mc_vm_fb_size_offset_vf6_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF7_8_1 0xF987 // 8_1, 8_2
union mc_vm_fb_size_offset_vf7_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF8_8_1 0xF988 // 8_1, 8_2
union mc_vm_fb_size_offset_vf8_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_FB_SIZE_OFFSET_VF9_8_1 0xF989 // 8_1, 8_2
union mc_vm_fb_size_offset_vf9_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		vf_fb_size   :15-0 +1,
		vf_fb_offset :31-16 +1;
	};
};


#define mmMC_VM_L2_PERFCOUNTER0_CFG_7_0 0x7CC // 7_0, 7_1, 8_1, 8_2
union mc_vm_l2_perfcounter0_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_VM_L2_PERFCOUNTER1_CFG_7_0 0x7CD // 7_0, 7_1, 8_1, 8_2
union mc_vm_l2_perfcounter1_cfg_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_sel      :7-0 +1,
		perf_sel_end :15-8 +1,
		_rsvd00      :23-16 +1,
		perf_mode    :27-24 +1,
		enable       :28-28 +1,
		clear        :29-29 +1,
		_rsvd01      :31-30 +1;
	};
};


#define mmMC_VM_L2_PERFCOUNTER_HI_7_0 0x7AD // 7_0, 7_1, 8_1, 8_2
union mc_vm_l2_perfcounter_hi_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_hi    :15-0 +1,
		compare_value :31-16 +1;
	};
};


#define mmMC_VM_L2_PERFCOUNTER_LO_7_0 0x7A5 // 7_0, 7_1, 8_1, 8_2
union mc_vm_l2_perfcounter_lo_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		counter_lo :31-0 +1;
	};
};


#define mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL_7_0 0x7D3 // 7_0, 7_1, 8_1, 8_2
union mc_vm_l2_perfcounter_rslt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		perf_counter_select   :3-0 +1,
		_rsvd00               :7-4 +1,
		start_trigger        :15-8 +1,
		stop_trigger         :23-16 +1,
		enable_any           :24-24 +1,
		clear_all            :25-25 +1,
		stop_all_on_saturate :26-26 +1,
		_rsvd01              :31-27 +1;
	};
};


#define mmMC_VM_MARC_BASE_HI_0_8_1 0xF999 // 8_1, 8_2
union mc_vm_marc_base_hi_0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_base_hi_0 :19-0 +1,
		_rsvd00        :31-20 +1;
	};
};


#define mmMC_VM_MARC_BASE_HI_1_8_1 0xF99F // 8_1, 8_2
union mc_vm_marc_base_hi_1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_base_hi_1 :19-0 +1,
		_rsvd00        :31-20 +1;
	};
};


#define mmMC_VM_MARC_BASE_HI_2_8_1 0xF9A5 // 8_1, 8_2
union mc_vm_marc_base_hi_2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_base_hi_2 :19-0 +1,
		_rsvd00        :31-20 +1;
	};
};


#define mmMC_VM_MARC_BASE_HI_3_8_1 0xF9AB // 8_1, 8_2
union mc_vm_marc_base_hi_3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_base_hi_3 :19-0 +1,
		_rsvd00        :31-20 +1;
	};
};


#define mmMC_VM_MARC_BASE_LO_0_8_1 0xF998 // 8_1, 8_2
union mc_vm_marc_base_lo_0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00        :11-0 +1,
		marc_base_lo_0 :31-12 +1;
	};
};


#define mmMC_VM_MARC_BASE_LO_1_8_1 0xF99E // 8_1, 8_2
union mc_vm_marc_base_lo_1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00        :11-0 +1,
		marc_base_lo_1 :31-12 +1;
	};
};


#define mmMC_VM_MARC_BASE_LO_2_8_1 0xF9A4 // 8_1, 8_2
union mc_vm_marc_base_lo_2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00        :11-0 +1,
		marc_base_lo_2 :31-12 +1;
	};
};


#define mmMC_VM_MARC_BASE_LO_3_8_1 0xF9AA // 8_1, 8_2
union mc_vm_marc_base_lo_3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00        :11-0 +1,
		marc_base_lo_3 :31-12 +1;
	};
};


#define mmMC_VM_MARC_CNTL_8_1 0xF9B0 // 8_1, 8_2
union mc_vm_marc_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable_all_clients :0-0 +1,
		_rsvd00           :31-1 +1;
	};
};


#define mmMC_VM_MARC_LEN_HI_0_8_1 0xF99D // 8_1, 8_2
union mc_vm_marc_len_hi_0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_len_hi_0 :19-0 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_VM_MARC_LEN_HI_1_8_1 0xF9A3 // 8_1, 8_2
union mc_vm_marc_len_hi_1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_len_hi_1 :19-0 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_VM_MARC_LEN_HI_2_8_1 0xF9A9 // 8_1, 8_2
union mc_vm_marc_len_hi_2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_len_hi_2 :19-0 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_VM_MARC_LEN_HI_3_8_1 0xF9AF // 8_1, 8_2
union mc_vm_marc_len_hi_3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_len_hi_3 :19-0 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_VM_MARC_LEN_LO_0_8_1 0xF99C // 8_1, 8_2
union mc_vm_marc_len_lo_0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00       :11-0 +1,
		marc_len_lo_0 :31-12 +1;
	};
};


#define mmMC_VM_MARC_LEN_LO_1_8_1 0xF9A2 // 8_1, 8_2
union mc_vm_marc_len_lo_1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00       :11-0 +1,
		marc_len_lo_1 :31-12 +1;
	};
};


#define mmMC_VM_MARC_LEN_LO_2_8_1 0xF9A8 // 8_1, 8_2
union mc_vm_marc_len_lo_2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00       :11-0 +1,
		marc_len_lo_2 :31-12 +1;
	};
};


#define mmMC_VM_MARC_LEN_LO_3_8_1 0xF9AE // 8_1, 8_2
union mc_vm_marc_len_lo_3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00       :11-0 +1,
		marc_len_lo_3 :31-12 +1;
	};
};


#define mmMC_VM_MARC_RELOC_HI_0_8_1 0xF99B // 8_1, 8_2
union mc_vm_marc_reloc_hi_0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_reloc_hi_0 :19-0 +1,
		_rsvd00         :31-20 +1;
	};
};


#define mmMC_VM_MARC_RELOC_HI_1_8_1 0xF9A1 // 8_1, 8_2
union mc_vm_marc_reloc_hi_1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_reloc_hi_1 :19-0 +1,
		_rsvd00         :31-20 +1;
	};
};


#define mmMC_VM_MARC_RELOC_HI_2_8_1 0xF9A7 // 8_1, 8_2
union mc_vm_marc_reloc_hi_2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_reloc_hi_2 :19-0 +1,
		_rsvd00         :31-20 +1;
	};
};


#define mmMC_VM_MARC_RELOC_HI_3_8_1 0xF9AD // 8_1, 8_2
union mc_vm_marc_reloc_hi_3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_reloc_hi_3 :19-0 +1,
		_rsvd00         :31-20 +1;
	};
};


#define mmMC_VM_MARC_RELOC_LO_0_8_1 0xF99A // 8_1, 8_2
union mc_vm_marc_reloc_lo_0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_enable_0    :0-0 +1,
		marc_readonly_0  :1-1 +1,
		_rsvd00         :11-2 +1,
		marc_reloc_lo_0 :31-12 +1;
	};
};


#define mmMC_VM_MARC_RELOC_LO_1_8_1 0xF9A0 // 8_1, 8_2
union mc_vm_marc_reloc_lo_1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_enable_1    :0-0 +1,
		marc_readonly_1  :1-1 +1,
		_rsvd00         :11-2 +1,
		marc_reloc_lo_1 :31-12 +1;
	};
};


#define mmMC_VM_MARC_RELOC_LO_2_8_1 0xF9A6 // 8_1, 8_2
union mc_vm_marc_reloc_lo_2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_enable_2    :0-0 +1,
		marc_readonly_2  :1-1 +1,
		_rsvd00         :11-2 +1,
		marc_reloc_lo_2 :31-12 +1;
	};
};


#define mmMC_VM_MARC_RELOC_LO_3_8_1 0xF9AC // 8_1, 8_2
union mc_vm_marc_reloc_lo_3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		marc_enable_3    :0-0 +1,
		marc_readonly_3  :1-1 +1,
		_rsvd00         :11-2 +1,
		marc_reloc_lo_3 :31-12 +1;
	};
};


#define mmMC_VM_MB_L1_TLB0_DEBUG_6_0 0x891 // 6_0
union mc_vm_mb_l1_tlb0_debug_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		_rsvd01                 :31-19 +1;
	};
};

#define mmMC_VM_MB_L1_TLB0_DEBUG_7_0 0x891 // 7_0, 7_1, 8_1, 8_2
union mc_vm_mb_l1_tlb0_debug_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		l1_tlb_force_miss       :19-19 +1,
		_rsvd01                 :31-20 +1;
	};
};


#define mmMC_VM_MB_L1_TLB0_STATUS_6_0 0x895 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_mb_l1_tlb0_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy     :0-0 +1,
		_rsvd00 :31-1 +1;
	};
};


#define mmMC_VM_MB_L1_TLB1_DEBUG_8_1 0x892 // 8_1, 8_2
union mc_vm_mb_l1_tlb1_debug_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		l1_tlb_force_miss       :19-19 +1,
		_rsvd01                 :31-20 +1;
	};
};


#define mmMC_VM_MB_L1_TLB1_STATUS_6_0 0x896 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_mb_l1_tlb1_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy     :0-0 +1,
		_rsvd00 :31-1 +1;
	};
};


#define mmMC_VM_MB_L1_TLB2_DEBUG_6_0 0x893 // 6_0
union mc_vm_mb_l1_tlb2_debug_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		_rsvd01                 :31-19 +1;
	};
};

#define mmMC_VM_MB_L1_TLB2_DEBUG_7_0 0x893 // 7_0, 7_1, 8_1, 8_2
union mc_vm_mb_l1_tlb2_debug_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		l1_tlb_force_miss       :19-19 +1,
		_rsvd01                 :31-20 +1;
	};
};


#define mmMC_VM_MB_L1_TLB2_STATUS_6_0 0x897 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_mb_l1_tlb2_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy     :0-0 +1,
		_rsvd00 :31-1 +1;
	};
};


#define mmMC_VM_MB_L1_TLB3_DEBUG_6_0 0x8A5 // 6_0
union mc_vm_mb_l1_tlb3_debug_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		_rsvd01                 :31-19 +1;
	};
};

#define mmMC_VM_MB_L1_TLB3_DEBUG_7_0 0x8A5 // 7_0, 7_1, 8_1, 8_2
union mc_vm_mb_l1_tlb3_debug_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		l1_tlb_force_miss       :19-19 +1,
		_rsvd01                 :31-20 +1;
	};
};


#define mmMC_VM_MB_L1_TLB3_STATUS_6_0 0x8A6 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_mb_l1_tlb3_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy     :0-0 +1,
		_rsvd00 :31-1 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL0_8_1 0xF9B1 // 8_1
union mc_vm_mb_l1_tls0_cntl0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL1_8_1 0xF9B4 // 8_1
union mc_vm_mb_l1_tls0_cntl1_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL2_8_1 0xF9B7 // 8_1
union mc_vm_mb_l1_tls0_cntl2_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL3_8_1 0xF9BA // 8_1
union mc_vm_mb_l1_tls0_cntl3_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL4_8_1 0xF9BD // 8_1
union mc_vm_mb_l1_tls0_cntl4_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL5_8_1 0xF9C0 // 8_1
union mc_vm_mb_l1_tls0_cntl5_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL6_8_1 0xF9C3 // 8_1
union mc_vm_mb_l1_tls0_cntl6_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL7_8_1 0xF9C6 // 8_1
union mc_vm_mb_l1_tls0_cntl7_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_CNTL8_8_1 0xF9C9 // 8_1
union mc_vm_mb_l1_tls0_cntl8_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		req_stream_id  :8-0 +1,
		_rsvd00       :11-9 +1,
		en            :12-12 +1,
		prefetch_done :13-13 +1,
		_rsvd01       :31-14 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR0_8_1 0xF9B3 // 8_1
union mc_vm_mb_l1_tls0_end_addr0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR1_8_1 0xF9B6 // 8_1
union mc_vm_mb_l1_tls0_end_addr1_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR2_8_1 0xF9B9 // 8_1
union mc_vm_mb_l1_tls0_end_addr2_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR3_8_1 0xF9BC // 8_1
union mc_vm_mb_l1_tls0_end_addr3_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR4_8_1 0xF9BF // 8_1
union mc_vm_mb_l1_tls0_end_addr4_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR5_8_1 0xF9C2 // 8_1
union mc_vm_mb_l1_tls0_end_addr5_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR6_8_1 0xF9C5 // 8_1
union mc_vm_mb_l1_tls0_end_addr6_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR7_8_1 0xF9C8 // 8_1
union mc_vm_mb_l1_tls0_end_addr7_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_END_ADDR8_8_1 0xF9CB // 8_1
union mc_vm_mb_l1_tls0_end_addr8_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		end_addr :27-0 +1,
		_rsvd00  :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_PROTECTION_FAULT_ADDR_8_1 0xF9CD // 8_1
union mc_vm_mb_l1_tls0_protection_fault_addr_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		logical_page_addr :27-0 +1,
		_rsvd00           :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS_8_1 0xF9CC // 8_1
union mc_vm_mb_l1_tls0_protection_fault_status_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		protections       :7-0 +1,
		_rsvd00          :11-8 +1,
		memory_client_id :20-12 +1,
		_rsvd01          :23-21 +1,
		memory_client_rw :24-24 +1,
		vmid             :28-25 +1,
		atomic           :29-29 +1,
		_rsvd02          :31-30 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR0_8_1 0xF9B2 // 8_1
union mc_vm_mb_l1_tls0_start_addr0_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR1_8_1 0xF9B5 // 8_1
union mc_vm_mb_l1_tls0_start_addr1_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR2_8_1 0xF9B8 // 8_1
union mc_vm_mb_l1_tls0_start_addr2_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR3_8_1 0xF9BB // 8_1
union mc_vm_mb_l1_tls0_start_addr3_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR4_8_1 0xF9BE // 8_1
union mc_vm_mb_l1_tls0_start_addr4_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR5_8_1 0xF9C1 // 8_1
union mc_vm_mb_l1_tls0_start_addr5_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR6_8_1 0xF9C4 // 8_1
union mc_vm_mb_l1_tls0_start_addr6_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR7_8_1 0xF9C7 // 8_1
union mc_vm_mb_l1_tls0_start_addr7_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L1_TLS0_START_ADDR8_8_1 0xF9CA // 8_1
union mc_vm_mb_l1_tls0_start_addr8_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		start_addr :27-0 +1,
		_rsvd00    :31-28 +1;
	};
};


#define mmMC_VM_MB_L2ARBITER_L2_CREDITS_6_0 0x8A1 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_mb_l2arbiter_l2_credits_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		l2_if_credits :5-0 +1,
		_rsvd00      :31-6 +1;
	};
};


#define mmMC_VM_MD_L1_TLB0_DEBUG_6_0 0x998 // 6_0
union mc_vm_md_l1_tlb0_debug_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		_rsvd01                 :31-19 +1;
	};
};

#define mmMC_VM_MD_L1_TLB0_DEBUG_7_0 0x998 // 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l1_tlb0_debug_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		l1_tlb_force_miss       :19-19 +1,
		_rsvd01                 :31-20 +1;
	};
};


#define mmMC_VM_MD_L1_TLB0_STATUS_6_0 0x99B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l1_tlb0_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy     :0-0 +1,
		_rsvd00 :31-1 +1;
	};
};


#define mmMC_VM_MD_L1_TLB1_DEBUG_6_0 0x999 // 6_0
union mc_vm_md_l1_tlb1_debug_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		_rsvd01                 :31-19 +1;
	};
};

#define mmMC_VM_MD_L1_TLB1_DEBUG_7_0 0x999 // 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l1_tlb1_debug_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		l1_tlb_force_miss       :19-19 +1,
		_rsvd01                 :31-20 +1;
	};
};


#define mmMC_VM_MD_L1_TLB1_STATUS_6_0 0x99C // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l1_tlb1_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy     :0-0 +1,
		_rsvd00 :31-1 +1;
	};
};


#define mmMC_VM_MD_L1_TLB2_DEBUG_6_0 0x99A // 6_0
union mc_vm_md_l1_tlb2_debug_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		_rsvd01                 :31-19 +1;
	};
};

#define mmMC_VM_MD_L1_TLB2_DEBUG_7_0 0x99A // 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l1_tlb2_debug_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		l1_tlb_force_miss       :19-19 +1,
		_rsvd01                 :31-20 +1;
	};
};


#define mmMC_VM_MD_L1_TLB2_STATUS_6_0 0x99D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l1_tlb2_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy     :0-0 +1,
		_rsvd00 :31-1 +1;
	};
};


#define mmMC_VM_MD_L1_TLB3_DEBUG_6_0 0x9A7 // 6_0
union mc_vm_md_l1_tlb3_debug_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		_rsvd01                 :31-19 +1;
	};
};

#define mmMC_VM_MD_L1_TLB3_DEBUG_7_0 0x9A7 // 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l1_tlb3_debug_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_l1_tlb        :0-0 +1,
		_rsvd00                  :7-1 +1,
		send_free_at_rtn         :8-8 +1,
		effective_l1_tlb_size   :11-9 +1,
		effective_l1_queue_size :14-12 +1,
		l1_tlb_debug            :18-15 +1,
		l1_tlb_force_miss       :19-19 +1,
		_rsvd01                 :31-20 +1;
	};
};


#define mmMC_VM_MD_L1_TLB3_STATUS_6_0 0x9A8 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l1_tlb3_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		busy     :0-0 +1,
		_rsvd00 :31-1 +1;
	};
};


#define mmMC_VM_MD_L2ARBITER_L2_CREDITS_6_0 0x9A4 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_md_l2arbiter_l2_credits_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		l2_if_credits :5-0 +1,
		_rsvd00      :31-6 +1;
	};
};


#define mmMC_VM_MX_L1_TLB_CNTL_6_0 0x819 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_mx_l1_tlb_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable_l1_tlb                   :0-0 +1,
		enable_l1_fragment_processing   :1-1 +1,
		_rsvd00                         :2-2 +1,
		system_access_mode              :4-3 +1,
		system_aperture_unmapped_access :5-5 +1,
		enable_advanced_driver_model    :6-6 +1,
		eco_bits                       :10-7 +1,
		_rsvd01                        :31-11 +1;
	};
};


#define mmMC_VM_NB_LOWER_TOP_OF_DRAM2_8_1 0xF995 // 8_1, 8_2
union mc_vm_nb_lower_top_of_dram2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable      :0-0 +1,
		_rsvd00    :22-1 +1,
		lower_tom2 :31-23 +1;
	};
};


#define mmMC_VM_NB_MMIOBASE_8_1 0xF990 // 8_1, 8_2
union mc_vm_nb_mmiobase_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mmiobase :31-0 +1;
	};
};


#define mmMC_VM_NB_MMIOLIMIT_8_1 0xF991 // 8_1, 8_2
union mc_vm_nb_mmiolimit_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mmiolimit :31-0 +1;
	};
};


#define mmMC_VM_NB_PCI_ARB_8_1 0xF993 // 8_1, 8_2
union mc_vm_nb_pci_arb_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00  :2-0 +1,
		vga_hole :3-3 +1,
		_rsvd01 :31-4 +1;
	};
};


#define mmMC_VM_NB_PCI_CTRL_8_1 0xF992 // 8_1, 8_2
union mc_vm_nb_pci_ctrl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00    :22-0 +1,
		mmioenable :23-23 +1,
		_rsvd01    :31-24 +1;
	};
};


#define mmMC_VM_NB_TOP_OF_DRAM3_8_1 0xF997 // 8_1, 8_2
union mc_vm_nb_top_of_dram3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		tom3_limit  :29-0 +1,
		_rsvd00     :30-30 +1,
		tom3_enable :31-31 +1;
	};
};


#define mmMC_VM_NB_TOP_OF_DRAM_SLOT1_8_1 0xF994 // 8_1, 8_2
union mc_vm_nb_top_of_dram_slot1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00     :22-0 +1,
		top_of_dram :31-23 +1;
	};
};


#define mmMC_VM_NB_UPPER_TOP_OF_DRAM2_8_1 0xF996 // 8_1, 8_2
union mc_vm_nb_upper_top_of_dram2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		upper_tom2 :7-0 +1,
		_rsvd00   :31-8 +1;
	};
};


#define mmMC_VM_STEERING_7_0 0x81B // 7_0, 7_1, 8_1, 8_2
union mc_vm_steering_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		default_steering :1-0 +1,
		_rsvd00         :31-2 +1;
	};
};


#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_6_0 0x80F // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_system_aperture_default_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR_6_0 0x80E // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_system_aperture_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmMC_VM_SYSTEM_APERTURE_LOW_ADDR_6_0 0x80D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_vm_system_aperture_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmMC_WR_CB_6_0 0x986 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_wr_cb_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_WR_DB_6_0 0x987 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_wr_db_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_WR_GRP_EXT_6_0 0x979 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_wr_grp_ext_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dbsten0  :3-0 +1,
		tc0      :7-4 +1,
		_rsvd00 :31-8 +1;
	};
};


#define mmMC_WR_GRP_GFX_6_0 0x804 // 6_0
union mc_wr_grp_gfx_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		cp       :3-0 +1,
		_rsvd00 :11-4 +1,
		xdma    :15-12 +1,
		xdmam   :19-16 +1,
		_rsvd01 :31-20 +1;
	};
};

#define mmMC_WR_GRP_GFX_7_0 0x804 // 7_0
union mc_wr_grp_gfx_7_0 { // 7_0
	uint32_t raw_data;
	struct { uint32_t
		cp       :3-0 +1,
		sh       :7-4 +1,
		acpg    :11-8 +1,
		acpo    :15-12 +1,
		xdma    :19-16 +1,
		xdmam   :23-20 +1,
		_rsvd00 :31-24 +1;
	};
};

#define mmMC_WR_GRP_GFX_7_1 0x804 // 7_1
union mc_wr_grp_gfx_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		cp       :3-0 +1,
		sh       :7-4 +1,
		acpg    :11-8 +1,
		acpo    :15-12 +1,
		isp     :19-16 +1,
		xdma    :23-20 +1,
		xdmam   :27-24 +1,
		_rsvd00 :31-28 +1;
	};
};

#define mmMC_WR_GRP_GFX_8_1 0x804 // 8_1
union mc_wr_grp_gfx_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		vin0   :3-0 +1,
		sh     :7-4 +1,
		acpg  :11-8 +1,
		acpo  :15-12 +1,
		isp   :19-16 +1,
		vp8   :23-20 +1,
		xdma  :27-24 +1,
		xdmam :31-28 +1;
	};
};

#define mmMC_WR_GRP_GFX_8_2 0x804 // 8_2
union mc_wr_grp_gfx_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		cp     :3-0 +1,
		sh     :7-4 +1,
		acpg  :11-8 +1,
		acpo  :15-12 +1,
		isp   :19-16 +1,
		vp8   :23-20 +1,
		xdma  :27-24 +1,
		xdmam :31-28 +1;
	};
};


#define mmMC_WR_GRP_LCL_6_0 0x98B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_wr_grp_lcl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cb0       :3-0 +1,
		cbcmask0  :7-4 +1,
		cbfmask0 :11-8 +1,
		db0      :15-12 +1,
		dbhtile0 :19-16 +1,
		sx0      :23-20 +1,
		_rsvd00  :27-24 +1,
		cbimmed0 :31-28 +1;
	};
};


#define mmMC_WR_GRP_OTH_6_0 0x808 // 6_0
union mc_wr_grp_oth_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		uvd_ext0  :3-0 +1,
		_rsvd00   :7-4 +1,
		hdp      :11-8 +1,
		sem      :15-12 +1,
		umc      :19-16 +1,
		uvd      :23-20 +1,
		xdp      :27-24 +1,
		uvd_ext1 :31-28 +1;
	};
};

#define mmMC_WR_GRP_OTH_7_0 0x808 // 7_0, 7_1, 8_1, 8_2
union mc_wr_grp_oth_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		uvd_ext0  :3-0 +1,
		sdma0     :7-4 +1,
		hdp      :11-8 +1,
		sem      :15-12 +1,
		umc      :19-16 +1,
		uvd      :23-20 +1,
		xdp      :27-24 +1,
		uvd_ext1 :31-28 +1;
	};
};


#define mmMC_WR_GRP_SYS_6_0 0x806 // 6_0
union mc_wr_grp_sys_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		ih       :3-0 +1,
		mcif     :7-4 +1,
		rlc     :11-8 +1,
		_rsvd00 :19-12 +1,
		smu     :23-20 +1,
		vce     :27-24 +1,
		vceu    :31-28 +1;
	};
};

#define mmMC_WR_GRP_SYS_7_0 0x806 // 7_0, 7_1
union mc_wr_grp_sys_7_0 { // 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		ih     :3-0 +1,
		mcif   :7-4 +1,
		rlc   :11-8 +1,
		sam   :15-12 +1,
		smu   :19-16 +1,
		sdma1 :23-20 +1,
		vce   :27-24 +1,
		vceu  :31-28 +1;
	};
};

#define mmMC_WR_GRP_SYS_8_1 0x806 // 8_1, 8_2
union mc_wr_grp_sys_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ih      :3-0 +1,
		mcif    :7-4 +1,
		rlc    :11-8 +1,
		sammsp :15-12 +1,
		smu    :19-16 +1,
		sdma1  :23-20 +1,
		vce0   :27-24 +1,
		vce1   :31-28 +1;
	};
};


#define mmMC_WR_HUB_6_0 0x988 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_wr_hub_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_WR_TC0_6_0 0x97B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_wr_tc0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_WR_TC1_6_0 0x97C // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_wr_tc1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable              :0-0 +1,
		prescale            :2-1 +1,
		blackout_exempt     :3-3 +1,
		stall_mode          :5-4 +1,
		stall_override      :6-6 +1,
		max_burst          :10-7 +1,
		lazy_timer         :14-11 +1,
		stall_override_wtm :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmMC_XBAR_ADDR_DEC_6_0 0xC80 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_addr_dec_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		no_div_by_3    :0-0 +1,
		gecc           :1-1 +1,
		rb_split       :2-2 +1,
		rb_split_colhi :3-3 +1,
		_rsvd00       :31-4 +1;
	};
};


#define mmMC_XBAR_ARB_6_0 0xC8D // 6_0, 7_0, 7_1
union mc_xbar_arb_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		hubrd_highest             :0-0 +1,
		disable_hub_stall_highest :1-1 +1,
		break_burst_cid_change    :2-2 +1,
		_rsvd00                  :31-3 +1;
	};
};

#define mmMC_XBAR_ARB_8_1 0xC8D // 8_1
union mc_xbar_arb_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		hubrd_highest             :0-0 +1,
		disable_hub_stall_highest :1-1 +1,
		break_burst_cid_change    :2-2 +1,
		acp_rdret_urg             :3-3 +1,
		hdp_rdret_urg             :4-4 +1,
		break_burst_by_urg        :5-5 +1,
		_rsvd00                  :31-6 +1;
	};
};

#define mmMC_XBAR_ARB_8_2 0xC8D // 8_2
union mc_xbar_arb_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		hubrd_highest             :0-0 +1,
		disable_hub_stall_highest :1-1 +1,
		break_burst_cid_change    :2-2 +1,
		acp_rdret_urg             :3-3 +1,
		hdp_rdret_urg             :4-4 +1,
		_rsvd00                  :31-5 +1;
	};
};


#define mmMC_XBAR_ARB_MAX_BURST_6_0 0xC8E // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_arb_max_burst_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rd_port0  :3-0 +1,
		rd_port1  :7-4 +1,
		rd_port2 :11-8 +1,
		rd_port3 :15-12 +1,
		wr_port0 :19-16 +1,
		wr_port1 :23-20 +1,
		wr_port2 :27-24 +1,
		wr_port3 :31-28 +1;
	};
};


#define mmMC_XBAR_CHTRIREMAP_6_0 0xC8B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_chtriremap_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ch0      :1-0 +1,
		ch1      :3-2 +1,
		ch2      :5-4 +1,
		_rsvd00 :31-6 +1;
	};
};


#define mmMC_XBAR_FIFO_MON_CNTL0_8_1 0xC8F // 8_1, 8_2
union mc_xbar_fifo_mon_cntl0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		start_thresh :11-0 +1,
		stop_thresh  :23-12 +1,
		start_mode   :25-24 +1,
		stop_mode    :27-26 +1,
		allow_wrap   :28-28 +1,
		_rsvd00      :31-29 +1;
	};
};


#define mmMC_XBAR_FIFO_MON_CNTL1_8_1 0xC90 // 8_1, 8_2
union mc_xbar_fifo_mon_cntl1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		thresh_cntr_id :7-0 +1,
		start_trig_id :15-8 +1,
		stop_trig_id  :23-16 +1,
		_rsvd00       :31-24 +1;
	};
};


#define mmMC_XBAR_FIFO_MON_CNTL2_8_1 0xC91 // 8_1, 8_2
union mc_xbar_fifo_mon_cntl2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mon0_id  :7-0 +1,
		mon1_id :15-8 +1,
		mon2_id :23-16 +1,
		mon3_id :31-24 +1;
	};
};


#define mmMC_XBAR_FIFO_MON_MAX_THSH_8_1 0xC96 // 8_1, 8_2
union mc_xbar_fifo_mon_max_thsh_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mon0  :7-0 +1,
		mon1 :15-8 +1,
		mon2 :23-16 +1,
		mon3 :31-24 +1;
	};
};


#define mmMC_XBAR_FIFO_MON_RSLT0_8_1 0xC92 // 8_1, 8_2
union mc_xbar_fifo_mon_rslt0_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmMC_XBAR_FIFO_MON_RSLT1_8_1 0xC93 // 8_1, 8_2
union mc_xbar_fifo_mon_rslt1_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmMC_XBAR_FIFO_MON_RSLT2_8_1 0xC94 // 8_1, 8_2
union mc_xbar_fifo_mon_rslt2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmMC_XBAR_FIFO_MON_RSLT3_8_1 0xC95 // 8_1, 8_2
union mc_xbar_fifo_mon_rslt3_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmMC_XBAR_PERF_MON_CNTL0_6_0 0xC8F // 6_0, 7_0, 7_1
union mc_xbar_perf_mon_cntl0_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		start_thresh :11-0 +1,
		stop_thresh  :23-12 +1,
		start_mode   :25-24 +1,
		stop_mode    :27-26 +1,
		allow_wrap   :28-28 +1,
		_rsvd00      :31-29 +1;
	};
};


#define mmMC_XBAR_PERF_MON_CNTL1_6_0 0xC90 // 6_0, 7_0, 7_1
union mc_xbar_perf_mon_cntl1_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		thresh_cntr_id :7-0 +1,
		start_trig_id :15-8 +1,
		stop_trig_id  :23-16 +1,
		_rsvd00       :31-24 +1;
	};
};


#define mmMC_XBAR_PERF_MON_CNTL2_6_0 0xC91 // 6_0, 7_0, 7_1
union mc_xbar_perf_mon_cntl2_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		mon0_id  :7-0 +1,
		mon1_id :15-8 +1,
		mon2_id :23-16 +1,
		mon3_id :31-24 +1;
	};
};


#define mmMC_XBAR_PERF_MON_MAX_THSH_6_0 0xC96 // 6_0, 7_0, 7_1
union mc_xbar_perf_mon_max_thsh_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		mon0  :7-0 +1,
		mon1 :15-8 +1,
		mon2 :23-16 +1,
		mon3 :31-24 +1;
	};
};


#define mmMC_XBAR_PERF_MON_RSLT0_6_0 0xC92 // 6_0, 7_0, 7_1
union mc_xbar_perf_mon_rslt0_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmMC_XBAR_PERF_MON_RSLT1_6_0 0xC93 // 6_0, 7_0, 7_1
union mc_xbar_perf_mon_rslt1_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmMC_XBAR_PERF_MON_RSLT2_6_0 0xC94 // 6_0, 7_0, 7_1
union mc_xbar_perf_mon_rslt2_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmMC_XBAR_PERF_MON_RSLT3_6_0 0xC95 // 6_0, 7_0, 7_1
union mc_xbar_perf_mon_rslt3_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		count :31-0 +1;
	};
};


#define mmMC_XBAR_RDREQ_CREDIT_6_0 0xC83 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_rdreq_credit_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out0  :7-0 +1,
		out1 :15-8 +1,
		out2 :23-16 +1,
		out3 :31-24 +1;
	};
};


#define mmMC_XBAR_RDREQ_PRI_CREDIT_6_0 0xC84 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_rdreq_pri_credit_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out0  :7-0 +1,
		out1 :15-8 +1,
		out2 :23-16 +1,
		out3 :31-24 +1;
	};
};


#define mmMC_XBAR_RDRET_CREDIT1_6_0 0xC87 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_rdret_credit1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out0  :7-0 +1,
		out1 :15-8 +1,
		out2 :23-16 +1,
		out3 :31-24 +1;
	};
};


#define mmMC_XBAR_RDRET_CREDIT2_6_0 0xC88 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_rdret_credit2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out4               :7-0 +1,
		out5              :15-8 +1,
		hub_lp_rdret_skid :23-16 +1,
		_rsvd00           :31-24 +1;
	};
};


#define mmMC_XBAR_RDRET_PRI_CREDIT1_6_0 0xC89 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_rdret_pri_credit1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out0  :7-0 +1,
		out1 :15-8 +1,
		out2 :23-16 +1,
		out3 :31-24 +1;
	};
};


#define mmMC_XBAR_RDRET_PRI_CREDIT2_6_0 0xC8A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_rdret_pri_credit2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out4     :7-0 +1,
		out5    :15-8 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_XBAR_REMOTE_6_0 0xC81 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_remote_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wrreq_en_goq :0-0 +1,
		rdreq_en_goq :1-1 +1,
		_rsvd00     :31-2 +1;
	};
};


#define mmMC_XBAR_SPARE0_6_0 0xC97 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_spare0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bit :31-0 +1;
	};
};


#define mmMC_XBAR_SPARE1_6_0 0xC98 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_spare1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bit :31-0 +1;
	};
};


#define mmMC_XBAR_TWOCHAN_6_0 0xC8C // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_twochan_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		disable_oneport :0-0 +1,
		ch0             :2-1 +1,
		ch1             :4-3 +1,
		_rsvd00        :31-5 +1;
	};
};


#define mmMC_XBAR_WRREQ_CREDIT_6_0 0xC82 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_wrreq_credit_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out0  :7-0 +1,
		out1 :15-8 +1,
		out2 :23-16 +1,
		out3 :31-24 +1;
	};
};


#define mmMC_XBAR_WRRET_CREDIT1_6_0 0xC85 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_wrret_credit1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out0  :7-0 +1,
		out1 :15-8 +1,
		out2 :23-16 +1,
		out3 :31-24 +1;
	};
};


#define mmMC_XBAR_WRRET_CREDIT2_6_0 0xC86 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xbar_wrret_credit2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		out4     :7-0 +1,
		out5    :15-8 +1,
		_rsvd00 :31-16 +1;
	};
};


#define mmMC_XPB_CLG_CFG0_6_0 0x8E9 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG1_6_0 0x8EA // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG10_6_0 0x8F3 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg10_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG11_6_0 0x8F4 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg11_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG12_6_0 0x8F5 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg12_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG13_6_0 0x8F6 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg13_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG14_6_0 0x8F7 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg14_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG15_6_0 0x8F8 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg15_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG16_6_0 0x8F9 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg16_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG17_6_0 0x8FA // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg17_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG18_6_0 0x8FB // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg18_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG19_6_0 0x8FC // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg19_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG2_6_0 0x8EB // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG20_6_0 0x928 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg20_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG21_6_0 0x929 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg21_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG22_6_0 0x92A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg22_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG23_6_0 0x92B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg23_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG24_6_0 0x92C // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg24_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG25_6_0 0x92D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg25_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG26_6_0 0x92E // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg26_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG27_6_0 0x92F // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg27_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG28_6_0 0x930 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg28_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG29_6_0 0x931 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg29_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG3_6_0 0x8EC // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg3_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG30_6_0 0x932 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg30_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG31_6_0 0x933 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg31_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG32_6_0 0x936 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg32_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG33_6_0 0x937 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg33_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG34_6_0 0x938 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg34_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG35_6_0 0x939 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg35_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG36_6_0 0x93A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg36_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG4_6_0 0x8ED // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg4_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG5_6_0 0x8EE // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg5_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG6_6_0 0x8EF // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg6_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG7_6_0 0x8F0 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg7_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG8_6_0 0x8F1 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg8_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_CFG9_6_0 0x8F2 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_cfg9_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_num     :3-0 +1,
		lb_type     :6-4 +1,
		p2p_bar     :9-7 +1,
		host_flush :13-10 +1,
		side_flush :17-14 +1,
		_rsvd00    :31-18 +1;
	};
};


#define mmMC_XPB_CLG_EXTRA_6_0 0x8FD // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_extra_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cmp0     :7-0 +1,
		msk0    :15-8 +1,
		vld0    :16-16 +1,
		cmp1    :24-17 +1,
		vld1    :25-25 +1,
		_rsvd00 :31-26 +1;
	};
};


#define mmMC_XPB_CLG_EXTRA_RD_6_0 0x935 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clg_extra_rd_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cmp0     :7-0 +1,
		msk0    :15-8 +1,
		vld0    :16-16 +1,
		cmp1    :24-17 +1,
		vld1    :25-25 +1,
		_rsvd00 :31-26 +1;
	};
};


#define mmMC_XPB_CLK_GAT_6_0 0x91E // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_clk_gat_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		ondly          :5-0 +1,
		offdly        :11-6 +1,
		rdydly        :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd00       :31-20 +1;
	};
};


#define mmMC_XPB_INTF_CFG_6_0 0x91F // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_intf_cfg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rpb_wrreq_crd      :7-0 +1,
		mc_wrret_ask      :15-8 +1,
		xsp_req_crd       :22-16 +1,
		bif_reg_snoop_sel :23-23 +1,
		bif_reg_snoop_val :24-24 +1,
		bif_mem_snoop_sel :25-25 +1,
		bif_mem_snoop_val :26-26 +1,
		xsp_snoop_sel     :28-27 +1,
		xsp_snoop_val     :29-29 +1,
		xsp_ordering_sel  :30-30 +1,
		xsp_ordering_val  :31-31 +1;
	};
};


#define mmMC_XPB_INTF_CFG2_6_0 0x934 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_intf_cfg2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rpb_rdreq_crd :7-0 +1,
		_rsvd00      :31-8 +1;
	};
};


#define mmMC_XPB_INTF_STS_6_0 0x920 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_intf_sts_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		rpb_wrreq_crd      :7-0 +1,
		xsp_req_crd       :14-8 +1,
		hop_data_buf_full :15-15 +1,
		hop_attr_buf_full :16-16 +1,
		cns_buf_full      :17-17 +1,
		cns_buf_busy      :18-18 +1,
		rpb_rdreq_crd     :26-19 +1,
		_rsvd00           :31-27 +1;
	};
};


#define mmMC_XPB_LB_ADDR_6_0 0x8FE // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_lb_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cmp0   :9-0 +1,
		mask0 :19-10 +1,
		cmp1  :25-20 +1,
		mask1 :31-26 +1;
	};
};


#define mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB_6_0 0x923 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_map_invert_flush_num_lsb_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		alter_flush_num :15-0 +1,
		_rsvd00         :31-16 +1;
	};
};


#define mmMC_XPB_MISC_CFG_6_0 0x927 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_misc_cfg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		fieldname0   :7-0 +1,
		fieldname1  :15-8 +1,
		fieldname2  :23-16 +1,
		fieldname3  :30-24 +1,
		triggername :31-31 +1;
	};
};


#define mmMC_XPB_P2P_BAR0_6_0 0x904 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		host_flush    :3-0 +1,
		reg_sys_bar   :7-4 +1,
		mem_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR1_6_0 0x905 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		host_flush    :3-0 +1,
		reg_sys_bar   :7-4 +1,
		mem_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR2_6_0 0x906 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		host_flush    :3-0 +1,
		reg_sys_bar   :7-4 +1,
		mem_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR3_6_0 0x907 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar3_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		host_flush    :3-0 +1,
		reg_sys_bar   :7-4 +1,
		mem_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR4_6_0 0x908 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar4_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		host_flush    :3-0 +1,
		reg_sys_bar   :7-4 +1,
		mem_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR5_6_0 0x909 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar5_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		host_flush    :3-0 +1,
		reg_sys_bar   :7-4 +1,
		mem_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR6_6_0 0x90A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar6_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		host_flush    :3-0 +1,
		reg_sys_bar   :7-4 +1,
		mem_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR7_6_0 0x90B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar7_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		host_flush    :3-0 +1,
		reg_sys_bar   :7-4 +1,
		mem_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR_CFG_6_0 0x903 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar_cfg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		addr_size           :3-0 +1,
		send_bar            :5-4 +1,
		snoop               :6-6 +1,
		send_dis            :7-7 +1,
		compress_dis        :8-8 +1,
		update_dis          :9-9 +1,
		regbar_from_sysbar :10-10 +1,
		rd_en              :11-11 +1,
		atc_translated     :12-12 +1,
		_rsvd00            :31-13 +1;
	};
};


#define mmMC_XPB_P2P_BAR_DEBUG_6_0 0x90D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar_debug_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		sel          :7-0 +1,
		host_flush  :11-8 +1,
		mem_sys_bar :15-12 +1,
		_rsvd00     :31-16 +1;
	};
};


#define mmMC_XPB_P2P_BAR_DELTA_ABOVE_6_0 0x90E // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar_delta_above_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		en       :7-0 +1,
		delta   :27-8 +1,
		_rsvd00 :31-28 +1;
	};
};


#define mmMC_XPB_P2P_BAR_DELTA_BELOW_6_0 0x90F // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar_delta_below_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		en       :7-0 +1,
		delta   :27-8 +1,
		_rsvd00 :31-28 +1;
	};
};


#define mmMC_XPB_P2P_BAR_SETUP_6_0 0x90C // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_p2p_bar_setup_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		sel           :7-0 +1,
		reg_sys_bar  :11-8 +1,
		valid        :12-12 +1,
		send_dis     :13-13 +1,
		compress_dis :14-14 +1,
		reserved     :15-15 +1,
		address      :31-16 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR0_6_0 0x910 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR1_6_0 0x911 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR2_6_0 0x912 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR3_6_0 0x913 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar3_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR4_6_0 0x914 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar4_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR5_6_0 0x915 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar5_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR6_6_0 0x916 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar6_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR7_6_0 0x917 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar7_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR8_6_0 0x918 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar8_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PEER_SYS_BAR9_6_0 0x919 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_peer_sys_bar9_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_PERF_KNOBS_6_0 0x924 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_perf_knobs_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cns_fifo_depth      :5-0 +1,
		wcb_hst_fifo_depth :11-6 +1,
		wcb_sid_fifo_depth :17-12 +1,
		_rsvd00            :31-18 +1;
	};
};


#define mmMC_XPB_PIPE_STS_6_0 0x921 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_pipe_sts_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wcb_any_pbuf             :0-0 +1,
		wcb_hst_data_buf_cnt     :7-1 +1,
		wcb_sid_data_buf_cnt    :14-8 +1,
		wcb_hst_rd_ptr_buf_full :15-15 +1,
		wcb_sid_rd_ptr_buf_full :16-16 +1,
		wcb_hst_req_fifo_full   :17-17 +1,
		wcb_sid_req_fifo_full   :18-18 +1,
		wcb_hst_req_obuf_full   :19-19 +1,
		wcb_sid_req_obuf_full   :20-20 +1,
		wcb_hst_data_obuf_full  :21-21 +1,
		wcb_sid_data_obuf_full  :22-22 +1,
		ret_buf_full            :23-23 +1,
		xpb_clk_busy_bits       :31-24 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP0_6_0 0x8DB // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP1_6_0 0x8DC // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP2_6_0 0x8DD // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP3_6_0 0x8DE // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map3_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP4_6_0 0x8DF // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map4_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP5_6_0 0x8E0 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map5_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP6_6_0 0x8E1 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map6_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP7_6_0 0x8E2 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map7_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP8_6_0 0x8E3 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map8_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_DEST_MAP9_6_0 0x8E4 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_dest_map9_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR0_6_0 0x8CD // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR1_6_0 0x8CE // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR2_6_0 0x8CF // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR3_6_0 0x8D0 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr3_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR4_6_0 0x8D1 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr4_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR5_6_0 0x8D2 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr5_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR6_6_0 0x8D3 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr6_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR7_6_0 0x8D4 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr7_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR8_6_0 0x8D5 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr8_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_RTR_SRC_APRTR9_6_0 0x8D6 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_rtr_src_aprtr9_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_STICKY_6_0 0x925 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_sticky_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bits :31-0 +1;
	};
};


#define mmMC_XPB_STICKY_W1C_6_0 0x926 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_sticky_w1c_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bits :31-0 +1;
	};
};


#define mmMC_XPB_SUB_CTRL_6_0 0x922 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_sub_ctrl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		wrreq_bypass_xpb       :0-0 +1,
		stall_cns_rtr_req      :1-1 +1,
		stall_rtr_rpb_wrreq    :2-2 +1,
		stall_rtr_map_req      :3-3 +1,
		stall_map_wcb_req      :4-4 +1,
		stall_wcb_sid_req      :5-5 +1,
		stall_mc_xsp_req_send  :6-6 +1,
		stall_wcb_hst_req      :7-7 +1,
		stall_hst_hop_req      :8-8 +1,
		stall_xpb_rpb_req_attr :9-9 +1,
		reset_cns             :10-10 +1,
		reset_rtr             :11-11 +1,
		reset_ret             :12-12 +1,
		reset_map             :13-13 +1,
		reset_wcb             :14-14 +1,
		reset_hst             :15-15 +1,
		reset_hop             :16-16 +1,
		reset_sid             :17-17 +1,
		reset_srb             :18-18 +1,
		reset_cgr             :19-19 +1,
		_rsvd00               :31-20 +1;
	};
};


#define mmMC_XPB_UNC_THRESH_HST_6_0 0x8FF // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_unc_thresh_hst_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		change_pref  :5-0 +1,
		strong_pref :11-6 +1,
		use_unfull  :17-12 +1,
		_rsvd00     :31-18 +1;
	};
};


#define mmMC_XPB_UNC_THRESH_SID_6_0 0x900 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_unc_thresh_sid_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		change_pref  :5-0 +1,
		strong_pref :11-6 +1,
		use_unfull  :17-12 +1,
		_rsvd00     :31-18 +1;
	};
};


#define mmMC_XPB_WCB_CFG_6_0 0x902 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_wcb_cfg_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		timeout :15-0 +1,
		hst_max :17-16 +1,
		sid_max :19-18 +1,
		_rsvd00 :31-20 +1;
	};
};


#define mmMC_XPB_WCB_STS_6_0 0x901 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_wcb_sts_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		pbuf_vld             :15-0 +1,
		wcb_hst_data_buf_cnt :22-16 +1,
		wcb_sid_data_buf_cnt :29-23 +1,
		_rsvd00              :31-30 +1;
	};
};


#define mmMC_XPB_XDMA_PEER_SYS_BAR0_6_0 0x91A // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_peer_sys_bar0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_XDMA_PEER_SYS_BAR1_6_0 0x91B // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_peer_sys_bar1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_XDMA_PEER_SYS_BAR2_6_0 0x91C // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_peer_sys_bar2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_XDMA_PEER_SYS_BAR3_6_0 0x91D // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_peer_sys_bar3_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		valid    :0-0 +1,
		side_ok  :1-1 +1,
		addr    :26-2 +1,
		_rsvd00 :31-27 +1;
	};
};


#define mmMC_XPB_XDMA_RTR_DEST_MAP0_6_0 0x8E5 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_rtr_dest_map0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_XDMA_RTR_DEST_MAP1_6_0 0x8E6 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_rtr_dest_map1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_XDMA_RTR_DEST_MAP2_6_0 0x8E7 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_rtr_dest_map2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_XDMA_RTR_DEST_MAP3_6_0 0x8E8 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_rtr_dest_map3_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		nmr           :0-0 +1,
		dest_offset  :19-1 +1,
		dest_sel     :23-20 +1,
		dest_sel_rpb :24-24 +1,
		side_ok      :25-25 +1,
		aprtr_size   :30-26 +1,
		_rsvd00      :31-31 +1;
	};
};


#define mmMC_XPB_XDMA_RTR_SRC_APRTR0_6_0 0x8D7 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_rtr_src_aprtr0_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_XDMA_RTR_SRC_APRTR1_6_0 0x8D8 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_rtr_src_aprtr1_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_XDMA_RTR_SRC_APRTR2_6_0 0x8D9 // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_rtr_src_aprtr2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMC_XPB_XDMA_RTR_SRC_APRTR3_6_0 0x8DA // 6_0, 7_0, 7_1, 8_1, 8_2
union mc_xpb_xdma_rtr_src_aprtr3_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		base_addr :24-0 +1,
		_rsvd00   :31-25 +1;
	};
};


#define mmMCIF_WB_ARBITRATION_CONTROL_8_1 0x5E84 // 8_1, 8_2
union mcif_wb_arbitration_control_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_client_arbitration_slice :1-0 +1,
		_rsvd00                         :25-2 +1,
		mcif_wb_time_per_pixel          :31-26 +1;
	};
};


#define mmMCIF_WB_BUF_1_ADDR_C_8_1 0x5E8A // 8_1, 8_2
union mcif_wb_buf_1_addr_c_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_1_addr_c :31-0 +1;
	};
};


#define mmMCIF_WB_BUF_1_ADDR_C_OFFSET_8_1 0x5E8B // 8_1, 8_2
union mcif_wb_buf_1_addr_c_offset_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_1_addr_c_offset :17-0 +1,
		_rsvd00                     :31-18 +1;
	};
};


#define mmMCIF_WB_BUF_1_ADDR_Y_8_1 0x5E88 // 8_1, 8_2
union mcif_wb_buf_1_addr_y_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_1_addr_y :31-0 +1;
	};
};


#define mmMCIF_WB_BUF_1_ADDR_Y_OFFSET_8_1 0x5E89 // 8_1, 8_2
union mcif_wb_buf_1_addr_y_offset_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_1_addr_y_offset :17-0 +1,
		_rsvd00                     :31-18 +1;
	};
};


#define mmMCIF_WB_BUF_1_STATUS_8_1 0x5E7C // 8_1, 8_2
union mcif_wb_buf_1_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_1_active              :0-0 +1,
		mcif_wb_buf_1_sw_locked           :1-1 +1,
		mcif_wb_buf_1_vce_locked          :2-2 +1,
		mcif_wb_buf_1_overflow            :3-3 +1,
		mcif_wb_buf_1_disable             :4-4 +1,
		mcif_wb_buf_1_mode                :7-5 +1,
		mcif_wb_buf_1_buftag             :11-8 +1,
		mcif_wb_buf_1_nxt_buf            :14-12 +1,
		mcif_wb_buf_1_field              :15-15 +1,
		mcif_wb_buf_1_cur_line_l         :28-16 +1,
		mcif_wb_buf_1_long_line_error    :29-29 +1,
		mcif_wb_buf_1_short_line_error   :30-30 +1,
		mcif_wb_buf_1_frame_length_error :31-31 +1;
	};
};


#define mmMCIF_WB_BUF_1_STATUS2_8_1 0x5E7D // 8_1, 8_2
union mcif_wb_buf_1_status2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_1_cur_line_r  :12-0 +1,
		mcif_wb_buf_1_new_content :13-13 +1,
		mcif_wb_buf_1_color_depth :14-14 +1,
		_rsvd00                   :31-15 +1;
	};
};


#define mmMCIF_WB_BUF_2_ADDR_C_8_1 0x5E8E // 8_1, 8_2
union mcif_wb_buf_2_addr_c_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_2_addr_c :31-0 +1;
	};
};


#define mmMCIF_WB_BUF_2_ADDR_C_OFFSET_8_1 0x5E8F // 8_1, 8_2
union mcif_wb_buf_2_addr_c_offset_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_2_addr_c_offset :17-0 +1,
		_rsvd00                     :31-18 +1;
	};
};


#define mmMCIF_WB_BUF_2_ADDR_Y_8_1 0x5E8C // 8_1, 8_2
union mcif_wb_buf_2_addr_y_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_2_addr_y :31-0 +1;
	};
};


#define mmMCIF_WB_BUF_2_ADDR_Y_OFFSET_8_1 0x5E8D // 8_1, 8_2
union mcif_wb_buf_2_addr_y_offset_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_2_addr_y_offset :17-0 +1,
		_rsvd00                     :31-18 +1;
	};
};


#define mmMCIF_WB_BUF_2_STATUS_8_1 0x5E7E // 8_1, 8_2
union mcif_wb_buf_2_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_2_active              :0-0 +1,
		mcif_wb_buf_2_sw_locked           :1-1 +1,
		mcif_wb_buf_2_vce_locked          :2-2 +1,
		mcif_wb_buf_2_overflow            :3-3 +1,
		mcif_wb_buf_2_disable             :4-4 +1,
		mcif_wb_buf_2_mode                :7-5 +1,
		mcif_wb_buf_2_buftag             :11-8 +1,
		mcif_wb_buf_2_nxt_buf            :14-12 +1,
		mcif_wb_buf_2_field              :15-15 +1,
		mcif_wb_buf_2_cur_line_l         :28-16 +1,
		mcif_wb_buf_2_long_line_error    :29-29 +1,
		mcif_wb_buf_2_short_line_error   :30-30 +1,
		mcif_wb_buf_2_frame_length_error :31-31 +1;
	};
};


#define mmMCIF_WB_BUF_2_STATUS2_8_1 0x5E7F // 8_1, 8_2
union mcif_wb_buf_2_status2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_2_cur_line_r  :12-0 +1,
		mcif_wb_buf_2_new_content :13-13 +1,
		mcif_wb_buf_2_color_depth :14-14 +1,
		_rsvd00                   :31-15 +1;
	};
};


#define mmMCIF_WB_BUF_3_ADDR_C_8_1 0x5E92 // 8_1, 8_2
union mcif_wb_buf_3_addr_c_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_3_addr_c :31-0 +1;
	};
};


#define mmMCIF_WB_BUF_3_ADDR_C_OFFSET_8_1 0x5E93 // 8_1, 8_2
union mcif_wb_buf_3_addr_c_offset_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_3_addr_c_offset :17-0 +1,
		_rsvd00                     :31-18 +1;
	};
};


#define mmMCIF_WB_BUF_3_ADDR_Y_8_1 0x5E90 // 8_1, 8_2
union mcif_wb_buf_3_addr_y_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_3_addr_y :31-0 +1;
	};
};


#define mmMCIF_WB_BUF_3_ADDR_Y_OFFSET_8_1 0x5E91 // 8_1, 8_2
union mcif_wb_buf_3_addr_y_offset_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_3_addr_y_offset :17-0 +1,
		_rsvd00                     :31-18 +1;
	};
};


#define mmMCIF_WB_BUF_3_STATUS_8_1 0x5E80 // 8_1, 8_2
union mcif_wb_buf_3_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_3_active              :0-0 +1,
		mcif_wb_buf_3_sw_locked           :1-1 +1,
		mcif_wb_buf_3_vce_locked          :2-2 +1,
		mcif_wb_buf_3_overflow            :3-3 +1,
		mcif_wb_buf_3_disable             :4-4 +1,
		mcif_wb_buf_3_mode                :7-5 +1,
		mcif_wb_buf_3_buftag             :11-8 +1,
		mcif_wb_buf_3_nxt_buf            :14-12 +1,
		mcif_wb_buf_3_field              :15-15 +1,
		mcif_wb_buf_3_cur_line_l         :28-16 +1,
		mcif_wb_buf_3_long_line_error    :29-29 +1,
		mcif_wb_buf_3_short_line_error   :30-30 +1,
		mcif_wb_buf_3_frame_length_error :31-31 +1;
	};
};


#define mmMCIF_WB_BUF_3_STATUS2_8_1 0x5E81 // 8_1, 8_2
union mcif_wb_buf_3_status2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_3_cur_line_r  :12-0 +1,
		mcif_wb_buf_3_new_content :13-13 +1,
		mcif_wb_buf_3_color_depth :14-14 +1,
		_rsvd00                   :31-15 +1;
	};
};


#define mmMCIF_WB_BUF_4_ADDR_C_8_1 0x5E96 // 8_1, 8_2
union mcif_wb_buf_4_addr_c_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_4_addr_c :31-0 +1;
	};
};


#define mmMCIF_WB_BUF_4_ADDR_C_OFFSET_8_1 0x5E97 // 8_1, 8_2
union mcif_wb_buf_4_addr_c_offset_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_4_addr_c_offset :17-0 +1,
		_rsvd00                     :31-18 +1;
	};
};


#define mmMCIF_WB_BUF_4_ADDR_Y_8_1 0x5E94 // 8_1, 8_2
union mcif_wb_buf_4_addr_y_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_4_addr_y :31-0 +1;
	};
};


#define mmMCIF_WB_BUF_4_ADDR_Y_OFFSET_8_1 0x5E95 // 8_1, 8_2
union mcif_wb_buf_4_addr_y_offset_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_4_addr_y_offset :17-0 +1,
		_rsvd00                     :31-18 +1;
	};
};


#define mmMCIF_WB_BUF_4_STATUS_8_1 0x5E82 // 8_1, 8_2
union mcif_wb_buf_4_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_4_active              :0-0 +1,
		mcif_wb_buf_4_sw_locked           :1-1 +1,
		mcif_wb_buf_4_vce_locked          :2-2 +1,
		mcif_wb_buf_4_overflow            :3-3 +1,
		mcif_wb_buf_4_disable             :4-4 +1,
		mcif_wb_buf_4_mode                :7-5 +1,
		mcif_wb_buf_4_buftag             :11-8 +1,
		mcif_wb_buf_4_nxt_buf            :14-12 +1,
		mcif_wb_buf_4_field              :15-15 +1,
		mcif_wb_buf_4_cur_line_l         :28-16 +1,
		mcif_wb_buf_4_long_line_error    :29-29 +1,
		mcif_wb_buf_4_short_line_error   :30-30 +1,
		mcif_wb_buf_4_frame_length_error :31-31 +1;
	};
};


#define mmMCIF_WB_BUF_4_STATUS2_8_1 0x5E83 // 8_1, 8_2
union mcif_wb_buf_4_status2_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_buf_4_cur_line_r  :12-0 +1,
		mcif_wb_buf_4_new_content :13-13 +1,
		mcif_wb_buf_4_color_depth :14-14 +1,
		_rsvd00                   :31-15 +1;
	};
};


#define mmMCIF_WB_BUF_PITCH_8_1 0x5E7B // 8_1, 8_2
union mcif_wb_buf_pitch_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                   :7-0 +1,
		mcif_wb_buf_luma_pitch   :15-8 +1,
		_rsvd01                  :23-16 +1,
		mcif_wb_buf_chroma_pitch :31-24 +1;
	};
};


#define mmMCIF_WB_BUFMGR_CUR_LINE_R_8_1 0x5E79 // 8_1, 8_2
union mcif_wb_bufmgr_cur_line_r_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_bufmgr_cur_line_r :12-0 +1,
		_rsvd00                   :31-13 +1;
	};
};


#define mmMCIF_WB_BUFMGR_STATUS_8_1 0x5E7A // 8_1, 8_2
union mcif_wb_bufmgr_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_bufmgr_vce_int_status :0-0 +1,
		mcif_wb_bufmgr_sw_int_status  :1-1 +1,
		_rsvd00                       :3-2 +1,
		mcif_wb_bufmgr_cur_buf        :6-4 +1,
		mcif_wb_buf_dualsize_status   :7-7 +1,
		mcif_wb_bufmgr_buftag        :11-8 +1,
		mcif_wb_bufmgr_cur_line_l    :24-12 +1,
		_rsvd01                      :27-25 +1,
		mcif_wb_bufmgr_next_buf      :30-28 +1,
		_rsvd02                      :31-31 +1;
	};
};


#define mmMCIF_WB_BUFMGR_SW_CONTROL_8_1 0x5E78 // 8_1, 8_2
union mcif_wb_bufmgr_sw_control_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_bufmgr_enable          :0-0 +1,
		mcif_wb_buf_dualsize_req       :1-1 +1,
		_rsvd00                        :3-2 +1,
		mcif_wb_bufmgr_sw_int_en       :4-4 +1,
		mcif_wb_bufmgr_sw_int_ack      :5-5 +1,
		mcif_wb_bufmgr_sw_slice_int_en :6-6 +1,
		_rsvd01                        :7-7 +1,
		mcif_wb_bufmgr_sw_lock        :11-8 +1,
		_rsvd02                       :15-12 +1,
		mcif_wb_p_vmid                :19-16 +1,
		_rsvd03                       :31-20 +1;
	};
};


#define mmMCIF_WB_BUFMGR_VCE_CONTROL_8_1 0x5E98 // 8_1, 8_2
union mcif_wb_bufmgr_vce_control_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_bufmgr_vce_lock_ignore  :0-0 +1,
		_rsvd00                         :3-1 +1,
		mcif_wb_bufmgr_vce_int_en       :4-4 +1,
		mcif_wb_bufmgr_vce_int_ack      :5-5 +1,
		mcif_wb_bufmgr_vce_slice_int_en :6-6 +1,
		_rsvd01                         :7-7 +1,
		mcif_wb_bufmgr_vce_lock        :11-8 +1,
		_rsvd02                        :15-12 +1,
		mcif_wb_bufmgr_slice_size      :28-16 +1,
		_rsvd03                        :31-29 +1;
	};
};


#define mmMCIF_WB_HVVMID_CONTROL_8_1 0x5E99 // 8_1, 8_2
union mcif_wb_hvvmid_control_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00                    :7-0 +1,
		mcif_wb_default_vmid      :11-8 +1,
		_rsvd01                   :15-12 +1,
		mcif_wb_allowed_vmid_mask :31-16 +1;
	};
};


#define mmMCIF_WB_TEST_DEBUG_DATA_8_1 0x5E87 // 8_1, 8_2
union mcif_wb_test_debug_data_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_test_debug_data :31-0 +1;
	};
};


#define mmMCIF_WB_TEST_DEBUG_INDEX_8_1 0x5E86 // 8_1, 8_2
union mcif_wb_test_debug_index_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_test_debug_index    :7-0 +1,
		mcif_wb_test_debug_write_en :8-8 +1,
		_rsvd00                    :31-9 +1;
	};
};


#define mmMCIF_WB_URGENCY_WATERMARK_8_1 0x5E85 // 8_1, 8_2
union mcif_wb_urgency_watermark_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		mcif_wb_client0_urgency_watermark :15-0 +1,
		mcif_wb_client1_urgency_watermark :31-16 +1;
	};
};


#define mmMCLK_PWRMGT_CNTL_6_0 0xAE8 // 6_0, 7_1, 8_1
union mclk_pwrmgt_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		dll_speed       :4-0 +1,
		_rsvd00         :5-5 +1,
		dll_ready       :6-6 +1,
		mc_int_cntl     :7-7 +1,
		mrdck0_pdnb     :8-8 +1,
		mrdck1_pdnb     :9-9 +1,
		_rsvd01        :15-10 +1,
		mrdck0_reset   :16-16 +1,
		mrdck1_reset   :17-17 +1,
		_rsvd02        :23-18 +1,
		dll_ready_read :24-24 +1,
		_rsvd03        :31-25 +1;
	};
};


#define mmMPLL_AD_FUNC_CNTL_6_0 0xAF0 // 6_0, 7_1, 8_1
union mpll_ad_func_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		yclk_post_div :2-0 +1,
		spare        :31-3 +1;
	};
};


#define mmMPLL_AD_STATUS_6_0 0xAF6 // 6_0, 7_1, 8_1
union mpll_ad_status_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vctrladc            :2-0 +1,
		_rsvd00             :3-3 +1,
		test_fbdiv_frac     :6-4 +1,
		test_fbdiv_int     :16-7 +1,
		oint_reset         :17-17 +1,
		freq_lock          :18-18 +1,
		freq_unlock_sticky :19-19 +1,
		_rsvd01            :31-20 +1;
	};
};


#define mmMPLL_CNTL_MODE_6_0 0xAEC // 6_0, 7_1
union mpll_cntl_mode_6_0 { // 6_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		instr_delay         :7-0 +1,
		mpll_sw_dir_control :8-8 +1,
		_rsvd00            :10-9 +1,
		mpll_mclk_sel      :11-11 +1,
		spare_1            :12-12 +1,
		qdr                :13-13 +1,
		mpll_ctlreq        :14-14 +1,
		_rsvd01            :15-15 +1,
		mpll_chg_status    :16-16 +1,
		force_testmode     :17-17 +1,
		_rsvd02            :19-18 +1,
		fast_lock_en       :20-20 +1,
		fast_lock_cntrl    :22-21 +1,
		spare_2            :23-23 +1,
		ss_ssen            :25-24 +1,
		ss_dsmode_en       :26-26 +1,
		vtoi_bias_cntrl    :27-27 +1,
		spare_3            :30-28 +1,
		global_mpll_reset  :31-31 +1;
	};
};

#define mmMPLL_CNTL_MODE_8_1 0xAEC // 8_1
union mpll_cntl_mode_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		instr_delay         :7-0 +1,
		mpll_sw_dir_control :8-8 +1,
		gddr_pwron_ovr      :9-9 +1,
		_rsvd00            :10-10 +1,
		mpll_mclk_sel      :11-11 +1,
		spare_1            :12-12 +1,
		qdr                :13-13 +1,
		mpll_ctlreq        :14-14 +1,
		_rsvd01            :15-15 +1,
		mpll_chg_status    :16-16 +1,
		force_testmode     :17-17 +1,
		_rsvd02            :19-18 +1,
		fast_lock_en       :20-20 +1,
		fast_lock_cntrl    :22-21 +1,
		spare_2            :23-23 +1,
		ss_ssen            :25-24 +1,
		ss_dsmode_en       :26-26 +1,
		vtoi_bias_cntrl    :27-27 +1,
		spare_3            :30-28 +1,
		global_mpll_reset  :31-31 +1;
	};
};


#define mmMPLL_CONTROL_6_0 0xAF5 // 6_0, 7_1, 8_1
union mpll_control_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		gddr_pwron        :0-0 +1,
		refclk_pwron      :1-1 +1,
		pll_buf_pwron_tx  :2-2 +1,
		_rsvd00          :11-3 +1,
		ad_bg_pwron      :12-12 +1,
		ad_pll_pwron     :13-13 +1,
		ad_pll_reset     :14-14 +1,
		spare_ad_0       :15-15 +1,
		dq_0_0_bg_pwron  :16-16 +1,
		dq_0_0_pll_pwron :17-17 +1,
		dq_0_0_pll_reset :18-18 +1,
		spare_dq_0_0     :19-19 +1,
		dq_0_1_bg_pwron  :20-20 +1,
		dq_0_1_pll_pwron :21-21 +1,
		dq_0_1_pll_reset :22-22 +1,
		spare_dq_0_1     :23-23 +1,
		dq_1_0_bg_pwron  :24-24 +1,
		dq_1_0_pll_pwron :25-25 +1,
		dq_1_0_pll_reset :26-26 +1,
		spare_dq_1_0     :27-27 +1,
		dq_1_1_bg_pwron  :28-28 +1,
		dq_1_1_pll_pwron :29-29 +1,
		dq_1_1_pll_reset :30-30 +1,
		spare_dq_1_1     :31-31 +1;
	};
};


#define mmMPLL_DQ_0_0_STATUS_6_0 0xAF7 // 6_0, 7_1, 8_1
union mpll_dq_0_0_status_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vctrladc            :2-0 +1,
		_rsvd00             :3-3 +1,
		test_fbdiv_frac     :6-4 +1,
		test_fbdiv_int     :16-7 +1,
		oint_reset         :17-17 +1,
		freq_lock          :18-18 +1,
		freq_unlock_sticky :19-19 +1,
		_rsvd01            :31-20 +1;
	};
};


#define mmMPLL_DQ_0_1_STATUS_6_0 0xAF8 // 6_0, 7_1, 8_1
union mpll_dq_0_1_status_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vctrladc            :2-0 +1,
		_rsvd00             :3-3 +1,
		test_fbdiv_frac     :6-4 +1,
		test_fbdiv_int     :16-7 +1,
		oint_reset         :17-17 +1,
		freq_lock          :18-18 +1,
		freq_unlock_sticky :19-19 +1,
		_rsvd01            :31-20 +1;
	};
};


#define mmMPLL_DQ_1_0_STATUS_6_0 0xAF9 // 6_0, 7_1, 8_1
union mpll_dq_1_0_status_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vctrladc            :2-0 +1,
		_rsvd00             :3-3 +1,
		test_fbdiv_frac     :6-4 +1,
		test_fbdiv_int     :16-7 +1,
		oint_reset         :17-17 +1,
		freq_lock          :18-18 +1,
		freq_unlock_sticky :19-19 +1,
		_rsvd01            :31-20 +1;
	};
};


#define mmMPLL_DQ_1_1_STATUS_6_0 0xAFA // 6_0, 7_1, 8_1
union mpll_dq_1_1_status_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vctrladc            :2-0 +1,
		_rsvd00             :3-3 +1,
		test_fbdiv_frac     :6-4 +1,
		test_fbdiv_int     :16-7 +1,
		oint_reset         :17-17 +1,
		freq_lock          :18-18 +1,
		freq_unlock_sticky :19-19 +1,
		_rsvd01            :31-20 +1;
	};
};


#define mmMPLL_DQ_FUNC_CNTL_6_0 0xAF1 // 6_0, 7_1, 8_1
union mpll_dq_func_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		yclk_post_div :2-0 +1,
		spare_0       :3-3 +1,
		yclk_sel      :4-4 +1,
		spare        :31-5 +1;
	};
};


#define mmMPLL_FUNC_CNTL_6_0 0xAED // 6_0, 7_1, 8_1
union mpll_func_cntl_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00    :4-0 +1,
		spare_0    :5-5 +1,
		_rsvd01    :7-6 +1,
		bg_100adj :11-8 +1,
		_rsvd02   :15-12 +1,
		bg_135adj :19-16 +1,
		bwctrl    :27-20 +1,
		_rsvd03   :29-28 +1,
		reg_bias  :31-30 +1;
	};
};


#define mmMPLL_FUNC_CNTL_1_6_0 0xAEE // 6_0, 7_1, 8_1
union mpll_func_cntl_1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vco_mode :1-0 +1,
		spare_0  :3-2 +1,
		clkfrac :15-4 +1,
		clkf    :27-16 +1,
		spare_1 :31-28 +1;
	};
};


#define mmMPLL_FUNC_CNTL_2_6_0 0xAEF // 6_0
union mpll_func_cntl_2_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		vctrladc_en            :0-0 +1,
		test_vctl_en           :1-1 +1,
		reset_en               :2-2 +1,
		test_bypclk_en         :3-3 +1,
		test_bypclk_src        :4-4 +1,
		test_fbdiv_frac_bypass :5-5 +1,
		test_bypmclk           :6-6 +1,
		mpll_unlock_clear      :7-7 +1,
		test_vctl_cntrl        :8-8 +1,
		test_fbdiv_ssc_bypass  :9-9 +1,
		reset_timer           :11-10 +1,
		pfd_reset_cntrl       :13-12 +1,
		_rsvd00               :16-14 +1,
		backup_2              :19-17 +1,
		lf_cntrl              :26-20 +1,
		backup                :31-27 +1;
	};
};

#define mmMPLL_FUNC_CNTL_2_7_1 0xAEF // 7_1, 8_1
union mpll_func_cntl_2_7_1 { // 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		vctrladc_en            :0-0 +1,
		test_vctl_en           :1-1 +1,
		reset_en               :2-2 +1,
		test_bypclk_en         :3-3 +1,
		test_bypclk_src        :4-4 +1,
		test_fbdiv_frac_bypass :5-5 +1,
		test_bypmclk           :6-6 +1,
		mpll_unlock_clear      :7-7 +1,
		test_vctl_cntrl        :8-8 +1,
		test_fbdiv_ssc_bypass  :9-9 +1,
		reset_timer           :11-10 +1,
		pfd_reset_cntrl       :13-12 +1,
		risefbvco_en          :14-14 +1,
		pwrgood_ovr           :15-15 +1,
		iso_dis_p             :16-16 +1,
		backup_2              :19-17 +1,
		lf_cntrl              :26-20 +1,
		backup                :31-27 +1;
	};
};


#define mmMPLL_SEQ_UCODE_1_6_0 0xAEA // 6_0, 7_1, 8_1
union mpll_seq_ucode_1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		instr0  :3-0 +1,
		instr1  :7-4 +1,
		instr2 :11-8 +1,
		instr3 :15-12 +1,
		instr4 :19-16 +1,
		instr5 :23-20 +1,
		instr6 :27-24 +1,
		instr7 :31-28 +1;
	};
};


#define mmMPLL_SEQ_UCODE_2_6_0 0xAEB // 6_0, 7_1, 8_1
union mpll_seq_ucode_2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		instr8   :3-0 +1,
		instr9   :7-4 +1,
		instr10 :11-8 +1,
		instr11 :15-12 +1,
		instr12 :19-16 +1,
		instr13 :23-20 +1,
		instr14 :27-24 +1,
		instr15 :31-28 +1;
	};
};


#define mmMPLL_SS1_6_0 0xAF3 // 6_0, 7_1, 8_1
union mpll_ss1_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		clkv  :25-0 +1,
		spare :31-26 +1;
	};
};


#define mmMPLL_SS2_6_0 0xAF4 // 6_0, 7_1, 8_1
union mpll_ss2_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		clks  :11-0 +1,
		spare :31-12 +1;
	};
};


#define mmMPLL_TIME_6_0 0xAF2 // 6_0, 7_1, 8_1
union mpll_time_6_0 { // 6_0, 7_1, 8_1
	uint32_t raw_data;
	struct { uint32_t
		mpll_lock_time  :15-0 +1,
		mpll_reset_time :31-16 +1;
	};
};


#define mmVM_CONTEXT0_CNTL_6_0 0x504 // 6_0, 7_0, 7_1
union vm_context0_cntl_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable_context                                :0-0 +1,
		page_table_depth                              :2-1 +1,
		range_protection_fault_enable_interrupt       :3-3 +1,
		range_protection_fault_enable_default         :4-4 +1,
		_rsvd00                                       :5-5 +1,
		dummy_page_protection_fault_enable_interrupt  :6-6 +1,
		dummy_page_protection_fault_enable_default    :7-7 +1,
		_rsvd01                                       :8-8 +1,
		pde0_protection_fault_enable_interrupt        :9-9 +1,
		pde0_protection_fault_enable_default         :10-10 +1,
		pde0_protection_fault_enable_save            :11-11 +1,
		valid_protection_fault_enable_interrupt      :12-12 +1,
		valid_protection_fault_enable_default        :13-13 +1,
		valid_protection_fault_enable_save           :14-14 +1,
		read_protection_fault_enable_interrupt       :15-15 +1,
		read_protection_fault_enable_default         :16-16 +1,
		read_protection_fault_enable_save            :17-17 +1,
		write_protection_fault_enable_interrupt      :18-18 +1,
		write_protection_fault_enable_default        :19-19 +1,
		write_protection_fault_enable_save           :20-20 +1,
		privileged_protection_fault_enable_interrupt :21-21 +1,
		privileged_protection_fault_enable_default   :22-22 +1,
		privileged_protection_fault_enable_save      :23-23 +1,
		page_table_block_size                        :27-24 +1,
		_rsvd02                                      :31-28 +1;
	};
};

#define mmVM_CONTEXT0_CNTL_8_1 0x504 // 8_1, 8_2
union vm_context0_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable_context                               :0-0 +1,
		page_table_depth                             :2-1 +1,
		range_protection_fault_enable_interrupt      :3-3 +1,
		range_protection_fault_enable_default        :4-4 +1,
		_rsvd00                                      :5-5 +1,
		dummy_page_protection_fault_enable_interrupt :6-6 +1,
		dummy_page_protection_fault_enable_default   :7-7 +1,
		_rsvd01                                      :8-8 +1,
		pde0_protection_fault_enable_interrupt       :9-9 +1,
		pde0_protection_fault_enable_default        :10-10 +1,
		pde0_protection_fault_enable_save           :11-11 +1,
		valid_protection_fault_enable_interrupt     :12-12 +1,
		valid_protection_fault_enable_default       :13-13 +1,
		valid_protection_fault_enable_save          :14-14 +1,
		read_protection_fault_enable_interrupt      :15-15 +1,
		read_protection_fault_enable_default        :16-16 +1,
		read_protection_fault_enable_save           :17-17 +1,
		write_protection_fault_enable_interrupt     :18-18 +1,
		write_protection_fault_enable_default       :19-19 +1,
		write_protection_fault_enable_save          :20-20 +1,
		execute_protection_fault_enable_interrupt   :21-21 +1,
		execute_protection_fault_enable_default     :22-22 +1,
		execute_protection_fault_enable_save        :23-23 +1,
		page_table_block_size                       :27-24 +1,
		_rsvd02                                     :31-28 +1;
	};
};


#define mmVM_CONTEXT0_CNTL2_6_0 0x50C // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context0_cntl2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		clear_protection_fault_status_addr                                :0-0 +1,
		enable_clear_protection_fault_status_addr_when_invalidate_context :1-1 +1,
		enable_interrupt_processing_for_subsequent_faults_per_context     :2-2 +1,
		allow_subsequent_protection_fault_status_addr_updates             :3-3 +1,
		wait_for_idle_when_invalidate                                     :4-4 +1,
		_rsvd00                                                          :31-5 +1;
	};
};


#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_6_0 0x54F // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context0_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_6_0 0x55F // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context0_page_table_end_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_6_0 0x557 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context0_page_table_start_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_CONTEXT0_PROTECTION_FAULT_ADDR_6_0 0x53E // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context0_protection_fault_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_addr :27-0 +1,
		_rsvd00           :31-28 +1;
	};
};


#define mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_6_0 0x546 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context0_protection_fault_default_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_addr :27-0 +1,
		_rsvd00            :31-28 +1;
	};
};


#define mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT_7_0 0x538 // 7_0, 7_1, 8_1, 8_2
union vm_context0_protection_fault_mcclient_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		name :31-0 +1;
	};
};


#define mmVM_CONTEXT0_PROTECTION_FAULT_STATUS_6_0 0x536 // 6_0, 7_0
union vm_context0_protection_fault_status_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		protections       :7-0 +1,
		_rsvd00          :11-8 +1,
		memory_client_id :19-12 +1,
		_rsvd01          :23-20 +1,
		memory_client_rw :24-24 +1,
		vmid             :28-25 +1,
		_rsvd02          :31-29 +1;
	};
};

#define mmVM_CONTEXT0_PROTECTION_FAULT_STATUS_7_1 0x536 // 7_1
union vm_context0_protection_fault_status_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		protections       :7-0 +1,
		_rsvd00          :11-8 +1,
		memory_client_id :20-12 +1,
		_rsvd01          :23-21 +1,
		memory_client_rw :24-24 +1,
		vmid             :28-25 +1,
		_rsvd02          :31-29 +1;
	};
};

#define mmVM_CONTEXT0_PROTECTION_FAULT_STATUS_8_1 0x536 // 8_1, 8_2
union vm_context0_protection_fault_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		protections       :7-0 +1,
		_rsvd00          :11-8 +1,
		memory_client_id :20-12 +1,
		_rsvd01          :23-21 +1,
		memory_client_rw :24-24 +1,
		vmid             :28-25 +1,
		atomic           :29-29 +1,
		_rsvd02          :31-30 +1;
	};
};


#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_6_0 0x510 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context10_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_6_0 0x511 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context11_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_6_0 0x512 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context12_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_6_0 0x513 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context13_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_6_0 0x514 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context14_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_6_0 0x515 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context15_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT1_CNTL_6_0 0x505 // 6_0, 7_0, 7_1
union vm_context1_cntl_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		enable_context                                :0-0 +1,
		page_table_depth                              :2-1 +1,
		range_protection_fault_enable_interrupt       :3-3 +1,
		range_protection_fault_enable_default         :4-4 +1,
		_rsvd00                                       :5-5 +1,
		dummy_page_protection_fault_enable_interrupt  :6-6 +1,
		dummy_page_protection_fault_enable_default    :7-7 +1,
		_rsvd01                                       :8-8 +1,
		pde0_protection_fault_enable_interrupt        :9-9 +1,
		pde0_protection_fault_enable_default         :10-10 +1,
		pde0_protection_fault_enable_save            :11-11 +1,
		valid_protection_fault_enable_interrupt      :12-12 +1,
		valid_protection_fault_enable_default        :13-13 +1,
		valid_protection_fault_enable_save           :14-14 +1,
		read_protection_fault_enable_interrupt       :15-15 +1,
		read_protection_fault_enable_default         :16-16 +1,
		read_protection_fault_enable_save            :17-17 +1,
		write_protection_fault_enable_interrupt      :18-18 +1,
		write_protection_fault_enable_default        :19-19 +1,
		write_protection_fault_enable_save           :20-20 +1,
		privileged_protection_fault_enable_interrupt :21-21 +1,
		privileged_protection_fault_enable_default   :22-22 +1,
		privileged_protection_fault_enable_save      :23-23 +1,
		page_table_block_size                        :27-24 +1,
		_rsvd02                                      :31-28 +1;
	};
};

#define mmVM_CONTEXT1_CNTL_8_1 0x505 // 8_1, 8_2
union vm_context1_cntl_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable_context                               :0-0 +1,
		page_table_depth                             :2-1 +1,
		range_protection_fault_enable_interrupt      :3-3 +1,
		range_protection_fault_enable_default        :4-4 +1,
		_rsvd00                                      :5-5 +1,
		dummy_page_protection_fault_enable_interrupt :6-6 +1,
		dummy_page_protection_fault_enable_default   :7-7 +1,
		_rsvd01                                      :8-8 +1,
		pde0_protection_fault_enable_interrupt       :9-9 +1,
		pde0_protection_fault_enable_default        :10-10 +1,
		pde0_protection_fault_enable_save           :11-11 +1,
		valid_protection_fault_enable_interrupt     :12-12 +1,
		valid_protection_fault_enable_default       :13-13 +1,
		valid_protection_fault_enable_save          :14-14 +1,
		read_protection_fault_enable_interrupt      :15-15 +1,
		read_protection_fault_enable_default        :16-16 +1,
		read_protection_fault_enable_save           :17-17 +1,
		write_protection_fault_enable_interrupt     :18-18 +1,
		write_protection_fault_enable_default       :19-19 +1,
		write_protection_fault_enable_save          :20-20 +1,
		execute_protection_fault_enable_interrupt   :21-21 +1,
		execute_protection_fault_enable_default     :22-22 +1,
		execute_protection_fault_enable_save        :23-23 +1,
		page_table_block_size                       :27-24 +1,
		_rsvd02                                     :31-28 +1;
	};
};


#define mmVM_CONTEXT1_CNTL2_6_0 0x50D // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context1_cntl2_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		clear_protection_fault_status_addr                                :0-0 +1,
		enable_clear_protection_fault_status_addr_when_invalidate_context :1-1 +1,
		enable_interrupt_processing_for_subsequent_faults_per_context     :2-2 +1,
		allow_subsequent_protection_fault_status_addr_updates             :3-3 +1,
		wait_for_idle_when_invalidate                                     :4-4 +1,
		_rsvd00                                                          :31-5 +1;
	};
};


#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_6_0 0x550 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context1_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_6_0 0x560 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context1_page_table_end_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_6_0 0x558 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context1_page_table_start_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_CONTEXT1_PROTECTION_FAULT_ADDR_6_0 0x53F // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context1_protection_fault_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_addr :27-0 +1,
		_rsvd00           :31-28 +1;
	};
};


#define mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR_6_0 0x547 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context1_protection_fault_default_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_addr :27-0 +1,
		_rsvd00            :31-28 +1;
	};
};


#define mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT_7_0 0x539 // 7_0, 7_1, 8_1, 8_2
union vm_context1_protection_fault_mcclient_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		name :31-0 +1;
	};
};


#define mmVM_CONTEXT1_PROTECTION_FAULT_STATUS_6_0 0x537 // 6_0, 7_0
union vm_context1_protection_fault_status_6_0 { // 6_0, 7_0
	uint32_t raw_data;
	struct { uint32_t
		protections       :7-0 +1,
		_rsvd00          :11-8 +1,
		memory_client_id :19-12 +1,
		_rsvd01          :23-20 +1,
		memory_client_rw :24-24 +1,
		vmid             :28-25 +1,
		_rsvd02          :31-29 +1;
	};
};

#define mmVM_CONTEXT1_PROTECTION_FAULT_STATUS_7_1 0x537 // 7_1
union vm_context1_protection_fault_status_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		protections       :7-0 +1,
		_rsvd00          :11-8 +1,
		memory_client_id :20-12 +1,
		_rsvd01          :23-21 +1,
		memory_client_rw :24-24 +1,
		vmid             :28-25 +1,
		_rsvd02          :31-29 +1;
	};
};

#define mmVM_CONTEXT1_PROTECTION_FAULT_STATUS_8_1 0x537 // 8_1, 8_2
union vm_context1_protection_fault_status_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		protections       :7-0 +1,
		_rsvd00          :11-8 +1,
		memory_client_id :20-12 +1,
		_rsvd01          :23-21 +1,
		memory_client_rw :24-24 +1,
		vmid             :28-25 +1,
		atomic           :29-29 +1,
		_rsvd02          :31-30 +1;
	};
};


#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_6_0 0x551 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context2_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_6_0 0x552 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context3_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_6_0 0x553 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context4_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_6_0 0x554 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context5_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_6_0 0x555 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context6_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_6_0 0x556 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context7_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_6_0 0x50E // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context8_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_6_0 0x50F // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_context9_page_table_base_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_number :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_CONTEXTS_DISABLE_6_0 0x535 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_contexts_disable_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		disable_context_0   :0-0 +1,
		disable_context_1   :1-1 +1,
		disable_context_2   :2-2 +1,
		disable_context_3   :3-3 +1,
		disable_context_4   :4-4 +1,
		disable_context_5   :5-5 +1,
		disable_context_6   :6-6 +1,
		disable_context_7   :7-7 +1,
		disable_context_8   :8-8 +1,
		disable_context_9   :9-9 +1,
		disable_context_10 :10-10 +1,
		disable_context_11 :11-11 +1,
		disable_context_12 :12-12 +1,
		disable_context_13 :13-13 +1,
		disable_context_14 :14-14 +1,
		disable_context_15 :15-15 +1,
		_rsvd00            :31-16 +1;
	};
};


#define mmVM_DEBUG_6_0 0x56F // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_debug_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		flags :31-0 +1;
	};
};


#define mmVM_DUMMY_PAGE_FAULT_ADDR_6_0 0x507 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_dummy_page_fault_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dummy_page_addr :27-0 +1,
		_rsvd00         :31-28 +1;
	};
};


#define mmVM_DUMMY_PAGE_FAULT_CNTL_6_0 0x506 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_dummy_page_fault_cntl_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		dummy_page_fault_enable    :0-0 +1,
		dummy_page_address_logical :1-1 +1,
		dummy_page_compare_mask    :3-2 +1,
		_rsvd00                   :31-4 +1;
	};
};


#define mmVM_FAULT_CLIENT_ID_6_0 0x54E // 6_0, 7_0, 7_1
union vm_fault_client_id_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		memory_client       :8-0 +1,
		memory_client_mask :17-9 +1,
		_rsvd00            :31-18 +1;
	};
};

#define mmVM_FAULT_CLIENT_ID_8_1 0x54E // 8_1, 8_2
union vm_fault_client_id_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		memory_client              :8-0 +1,
		memory_client_mask        :17-9 +1,
		memory_client_id_msb      :18-18 +1,
		memory_client_id_mask_msb :19-19 +1,
		_rsvd00                   :31-20 +1;
	};
};


#define mmVM_INVALIDATE_REQUEST_6_0 0x51E // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_invalidate_request_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_domain_0   :0-0 +1,
		invalidate_domain_1   :1-1 +1,
		invalidate_domain_2   :2-2 +1,
		invalidate_domain_3   :3-3 +1,
		invalidate_domain_4   :4-4 +1,
		invalidate_domain_5   :5-5 +1,
		invalidate_domain_6   :6-6 +1,
		invalidate_domain_7   :7-7 +1,
		invalidate_domain_8   :8-8 +1,
		invalidate_domain_9   :9-9 +1,
		invalidate_domain_10 :10-10 +1,
		invalidate_domain_11 :11-11 +1,
		invalidate_domain_12 :12-12 +1,
		invalidate_domain_13 :13-13 +1,
		invalidate_domain_14 :14-14 +1,
		invalidate_domain_15 :15-15 +1,
		_rsvd00              :31-16 +1;
	};
};


#define mmVM_INVALIDATE_RESPONSE_6_0 0x51F // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_invalidate_response_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		domain_invalidated_0   :0-0 +1,
		domain_invalidated_1   :1-1 +1,
		domain_invalidated_2   :2-2 +1,
		domain_invalidated_3   :3-3 +1,
		domain_invalidated_4   :4-4 +1,
		domain_invalidated_5   :5-5 +1,
		domain_invalidated_6   :6-6 +1,
		domain_invalidated_7   :7-7 +1,
		domain_invalidated_8   :8-8 +1,
		domain_invalidated_9   :9-9 +1,
		domain_invalidated_10 :10-10 +1,
		domain_invalidated_11 :11-11 +1,
		domain_invalidated_12 :12-12 +1,
		domain_invalidated_13 :13-13 +1,
		domain_invalidated_14 :14-14 +1,
		domain_invalidated_15 :15-15 +1,
		_rsvd00               :31-16 +1;
	};
};


#define mmVM_L2_BANK_SELECT_MASKA_6_0 0x572 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_l2_bank_select_maska_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bank_select_mask :27-0 +1,
		_rsvd00          :31-28 +1;
	};
};


#define mmVM_L2_BANK_SELECT_MASKB_7_1 0x573 // 7_1
union vm_l2_bank_select_maskb_7_1 { // 7_1
	uint32_t raw_data;
	struct { uint32_t
		bank_select_mask :8-0 +1,
		_rsvd00         :31-9 +1;
	};
};

#define mmVM_L2_BANK_SELECT_MASKB_6_0 0x573 // 6_0, 7_0, 8_1
union vm_l2_bank_select_maskb_6_0 { // 6_0, 7_0, 8_1
	uint32_t raw_data;
	struct { uint32_t
		bank_select_mask :7-0 +1,
		_rsvd00         :31-8 +1;
	};
};

#define mmVM_L2_BANK_SELECT_MASKB_8_2 0x573 // 8_2
union vm_l2_bank_select_maskb_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		bank_select_mask :6-0 +1,
		_rsvd00         :31-7 +1;
	};
};


#define mmVM_L2_BANK_SELECT_RESERVED_CID_8_1 0x579 // 8_1, 8_2
union vm_l2_bank_select_reserved_cid_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		reserved_read_client_id              :8-0 +1,
		_rsvd00                              :9-9 +1,
		reserved_write_client_id            :18-10 +1,
		_rsvd01                             :19-19 +1,
		enable                              :20-20 +1,
		_rsvd02                             :23-21 +1,
		reserved_cache_invalidation_mode    :24-24 +1,
		reserved_cache_private_invalidation :25-25 +1,
		_rsvd03                             :31-26 +1;
	};
};


#define mmVM_L2_BANK_SELECT_RESERVED_CID2_8_1 0x57A // 8_1
union vm_l2_bank_select_reserved_cid2_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		reserved_read_client_id              :8-0 +1,
		_rsvd00                              :9-9 +1,
		reserved_write_client_id            :18-10 +1,
		_rsvd01                             :19-19 +1,
		enable                              :20-20 +1,
		_rsvd02                             :23-21 +1,
		reserved_cache_invalidation_mode    :24-24 +1,
		reserved_cache_private_invalidation :25-25 +1,
		_rsvd03                             :31-26 +1;
	};
};


#define mmVM_L2_CG_6_0 0x570 // 6_0, 7_0, 7_1
union vm_l2_cg_6_0 { // 6_0, 7_0, 7_1
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00        :5-0 +1,
		offdly        :11-6 +1,
		_rsvd01       :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		_rsvd02       :31-20 +1;
	};
};

#define mmVM_L2_CG_8_1 0x570 // 8_1, 8_2
union vm_l2_cg_8_1 { // 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		_rsvd00        :5-0 +1,
		offdly        :11-6 +1,
		_rsvd01       :17-12 +1,
		enable        :18-18 +1,
		mem_ls_enable :19-19 +1,
		override      :20-20 +1,
		_rsvd02       :31-21 +1;
	};
};


#define mmVM_L2_CNTL_6_0 0x500 // 6_0
union vm_l2_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		enable_l2_cache                           :0-0 +1,
		enable_l2_fragment_processing             :1-1 +1,
		l2_cache_pte_endian_swap_mode             :3-2 +1,
		l2_cache_pde_endian_swap_mode             :5-4 +1,
		_rsvd00                                   :7-6 +1,
		l2_pde0_cache_tag_generation_mode         :8-8 +1,
		enable_l2_pte_cache_lru_update_by_write   :9-9 +1,
		enable_l2_pde0_cache_lru_update_by_write :10-10 +1,
		_rsvd01                                  :11-11 +1,
		l2_pde0_cache_split_mode                 :14-12 +1,
		effective_l2_queue_size                  :17-15 +1,
		pde_fault_classification                 :18-18 +1,
		context1_identity_access_mode            :20-19 +1,
		identity_mode_fragment_size              :25-21 +1,
		l2_cache_4k_swap_tag_index_lsbs          :27-26 +1,
		l2_cache_bigk_swap_tag_index_lsbs        :30-28 +1,
		_rsvd02                                  :31-31 +1;
	};
};

#define mmVM_L2_CNTL_7_0 0x500 // 7_0, 7_1, 8_1, 8_2
union vm_l2_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		enable_l2_cache                           :0-0 +1,
		enable_l2_fragment_processing             :1-1 +1,
		l2_cache_pte_endian_swap_mode             :3-2 +1,
		l2_cache_pde_endian_swap_mode             :5-4 +1,
		_rsvd00                                   :7-6 +1,
		l2_pde0_cache_tag_generation_mode         :8-8 +1,
		enable_l2_pte_cache_lru_update_by_write   :9-9 +1,
		enable_l2_pde0_cache_lru_update_by_write :10-10 +1,
		enable_default_page_out_to_system_memory :11-11 +1,
		l2_pde0_cache_split_mode                 :14-12 +1,
		effective_l2_queue_size                  :17-15 +1,
		pde_fault_classification                 :18-18 +1,
		context1_identity_access_mode            :20-19 +1,
		identity_mode_fragment_size              :25-21 +1,
		l2_cache_4k_swap_tag_index_lsbs          :27-26 +1,
		l2_cache_bigk_swap_tag_index_lsbs        :30-28 +1,
		_rsvd01                                  :31-31 +1;
	};
};


#define mmVM_L2_CNTL2_6_0 0x501 // 6_0
union vm_l2_cntl2_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		invalidate_all_l1_tlbs           :0-0 +1,
		invalidate_l2_cache              :1-1 +1,
		_rsvd00                         :20-2 +1,
		disable_invalidate_per_domain   :21-21 +1,
		disable_bigk_cache_optimization :22-22 +1,
		l2_cache_bigk_vmid_mode         :25-23 +1,
		invalidate_cache_mode           :27-26 +1,
		_rsvd01                         :31-28 +1;
	};
};

#define mmVM_L2_CNTL2_7_0 0x501 // 7_0, 7_1, 8_1, 8_2
union vm_l2_cntl2_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		invalidate_all_l1_tlbs           :0-0 +1,
		invalidate_l2_cache              :1-1 +1,
		_rsvd00                         :20-2 +1,
		disable_invalidate_per_domain   :21-21 +1,
		disable_bigk_cache_optimization :22-22 +1,
		l2_cache_bigk_vmid_mode         :25-23 +1,
		invalidate_cache_mode           :27-26 +1,
		pde_cache_effective_size        :30-28 +1,
		_rsvd01                         :31-31 +1;
	};
};


#define mmVM_L2_CNTL3_6_0 0x502 // 6_0
union vm_l2_cntl3_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		bank_select                               :5-0 +1,
		l2_cache_update_mode                      :7-6 +1,
		l2_cache_update_wildcard_reference_value :12-8 +1,
		_rsvd00                                  :14-13 +1,
		l2_cache_bigk_fragment_size              :19-15 +1,
		l2_cache_bigk_associativity              :20-20 +1,
		l2_cache_4k_effective_size               :23-21 +1,
		l2_cache_bigk_effective_size             :27-24 +1,
		l2_cache_4k_force_miss                   :28-28 +1,
		l2_cache_bigk_force_miss                 :29-29 +1,
		_rsvd01                                  :31-30 +1;
	};
};

#define mmVM_L2_CNTL3_8_1 0x502 // 8_1
union vm_l2_cntl3_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		bank_select                               :5-0 +1,
		l2_cache_update_mode                      :7-6 +1,
		l2_cache_update_wildcard_reference_value :12-8 +1,
		_rsvd00                                  :14-13 +1,
		l2_cache_bigk_fragment_size              :19-15 +1,
		l2_cache_bigk_associativity              :20-20 +1,
		l2_cache_4k_effective_size               :23-21 +1,
		l2_cache_bigk_effective_size             :27-24 +1,
		l2_cache_4k_force_miss                   :28-28 +1,
		l2_cache_bigk_force_miss                 :29-29 +1,
		pde_cache_force_miss                     :30-30 +1,
		l2_cache_4k_associativity                :31-31 +1;
	};
};

#define mmVM_L2_CNTL3_7_0 0x502 // 7_0, 7_1, 8_2
union vm_l2_cntl3_7_0 { // 7_0, 7_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		bank_select                               :5-0 +1,
		l2_cache_update_mode                      :7-6 +1,
		l2_cache_update_wildcard_reference_value :12-8 +1,
		_rsvd00                                  :14-13 +1,
		l2_cache_bigk_fragment_size              :19-15 +1,
		l2_cache_bigk_associativity              :20-20 +1,
		l2_cache_4k_effective_size               :23-21 +1,
		l2_cache_bigk_effective_size             :27-24 +1,
		l2_cache_4k_force_miss                   :28-28 +1,
		l2_cache_bigk_force_miss                 :29-29 +1,
		pde_cache_force_miss                     :30-30 +1,
		_rsvd01                                  :31-31 +1;
	};
};


#define mmVM_L2_CNTL4_8_1 0x578 // 8_1
union vm_l2_cntl4_8_1 { // 8_1
	uint32_t raw_data;
	struct { uint32_t
		l2_cache_4k_partition_count            :5-0 +1,
		vmc_tap_context0_pde_request_physical  :6-6 +1,
		vmc_tap_context0_pde_request_shared    :7-7 +1,
		vmc_tap_context0_pde_request_snoop     :8-8 +1,
		vmc_tap_context0_pte_request_physical  :9-9 +1,
		vmc_tap_context0_pte_request_shared   :10-10 +1,
		vmc_tap_context0_pte_request_snoop    :11-11 +1,
		vmc_tap_context1_pde_request_physical :12-12 +1,
		vmc_tap_context1_pde_request_shared   :13-13 +1,
		vmc_tap_context1_pde_request_snoop    :14-14 +1,
		vmc_tap_context1_pte_request_physical :15-15 +1,
		vmc_tap_context1_pte_request_shared   :16-16 +1,
		vmc_tap_context1_pte_request_snoop    :17-17 +1,
		l2_cache_4k_lru_addr_matching         :18-18 +1,
		_rsvd00                               :31-19 +1;
	};
};

#define mmVM_L2_CNTL4_8_2 0x578 // 8_2
union vm_l2_cntl4_8_2 { // 8_2
	uint32_t raw_data;
	struct { uint32_t
		l2_cache_4k_partition_count            :5-0 +1,
		vmc_tap_context0_pde_request_physical  :6-6 +1,
		vmc_tap_context0_pde_request_shared    :7-7 +1,
		vmc_tap_context0_pde_request_snoop     :8-8 +1,
		vmc_tap_context0_pte_request_physical  :9-9 +1,
		vmc_tap_context0_pte_request_shared   :10-10 +1,
		vmc_tap_context0_pte_request_snoop    :11-11 +1,
		vmc_tap_context1_pde_request_physical :12-12 +1,
		vmc_tap_context1_pde_request_shared   :13-13 +1,
		vmc_tap_context1_pde_request_snoop    :14-14 +1,
		vmc_tap_context1_pte_request_physical :15-15 +1,
		vmc_tap_context1_pte_request_shared   :16-16 +1,
		vmc_tap_context1_pte_request_snoop    :17-17 +1,
		_rsvd00                               :31-18 +1;
	};
};


#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_6_0 0x576 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_l2_context1_identity_aperture_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_6_0 0x575 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_l2_context1_identity_aperture_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_6_0 0x577 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_l2_context_identity_physical_offset_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		physical_page_offset :27-0 +1,
		_rsvd00              :31-28 +1;
	};
};


#define mmVM_L2_STATUS_6_0 0x503 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_l2_status_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		l2_busy              :0-0 +1,
		context_domain_busy :16-1 +1,
		_rsvd00             :31-17 +1;
	};
};


#define mmVM_PRT_APERTURE0_HIGH_ADDR_6_0 0x530 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_prt_aperture0_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_PRT_APERTURE0_LOW_ADDR_6_0 0x52C // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_prt_aperture0_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_PRT_APERTURE1_HIGH_ADDR_6_0 0x531 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_prt_aperture1_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_PRT_APERTURE1_LOW_ADDR_6_0 0x52D // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_prt_aperture1_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_PRT_APERTURE2_HIGH_ADDR_6_0 0x532 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_prt_aperture2_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_PRT_APERTURE2_LOW_ADDR_6_0 0x52E // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_prt_aperture2_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_PRT_APERTURE3_HIGH_ADDR_6_0 0x533 // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_prt_aperture3_high_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_PRT_APERTURE3_LOW_ADDR_6_0 0x52F // 6_0, 7_0, 7_1, 8_1, 8_2
union vm_prt_aperture3_low_addr_6_0 { // 6_0, 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		logical_page_number :27-0 +1,
		_rsvd00             :31-28 +1;
	};
};


#define mmVM_PRT_CNTL_6_0 0x534 // 6_0
union vm_prt_cntl_6_0 { // 6_0
	uint32_t raw_data;
	struct { uint32_t
		cb_disable_fault_on_unmapped_access :0-0 +1,
		tc_disable_fault_on_unmapped_access :1-1 +1,
		l2_cache_store_invalid_entries      :2-2 +1,
		l1_tlb_store_invalid_entries        :3-3 +1,
		_rsvd00                            :31-4 +1;
	};
};

#define mmVM_PRT_CNTL_7_0 0x534 // 7_0, 7_1, 8_1, 8_2
union vm_prt_cntl_7_0 { // 7_0, 7_1, 8_1, 8_2
	uint32_t raw_data;
	struct { uint32_t
		cb_disable_read_fault_on_unmapped_access  :0-0 +1,
		tc_disable_read_fault_on_unmapped_access  :1-1 +1,
		l2_cache_store_invalid_entries            :2-2 +1,
		l1_tlb_store_invalid_entries              :3-3 +1,
		cb_disable_write_fault_on_unmapped_access :4-4 +1,
		tc_disable_write_fault_on_unmapped_access :5-5 +1,
		mask_pde0_fault                           :6-6 +1,
		_rsvd00                                  :31-7 +1;
	};
};


#pragma pack(pop) // restore old packing
#endif
