// Seed: 2329069160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1,
    input  wire id_2,
    output wor  id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_4;
  id_5(
      1, 1
  );
  assign id_2 = id_4;
  `define pp_6 (  pp_7  )  0
  tri1 id_8;
  always @(*) begin
    id_2 = 1;
  end
  always @(posedge 1 or negedge id_8) $display(1, !`pp_6, 1'h0, 1);
  logic [7:0]
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39;
  assign id_24[1'b0] = "";
  module_0(
      id_8, id_4, id_4, id_2, id_2
  );
endmodule
