
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.092697                       # Number of seconds simulated
sim_ticks                                 92696579000                       # Number of ticks simulated
final_tick                                92696579000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 353129                       # Simulator instruction rate (inst/s)
host_op_rate                                   355782                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106338031                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682784                       # Number of bytes of host memory used
host_seconds                                   871.72                       # Real time elapsed on the host
sim_insts                                   307828101                       # Number of instructions simulated
sim_ops                                     310141121                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           44864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        44864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44864                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 968                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             483988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             184343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                668331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        483988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           483988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            483988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            184343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               668331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  62016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   92696553500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.216495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.664025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.531262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     30.93%     30.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     29.38%     60.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     11.86%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      9.28%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.09%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.61%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.03%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21     10.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          194                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     17346500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                35515250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17901.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36651.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      762                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   95662077.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1142400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5397840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              9995520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               395520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        32594880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        11688480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      22218315180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            22289326260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.454680                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          92673632750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       641500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  92571710750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     30438750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      18404750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     71483250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   159390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3306000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               334080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        19819470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3223200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      22233336840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            22266337860                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.206684                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          92688413000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       690000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  92636601750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8393500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5615250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     43458500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                79084292                       # Number of BP lookups
system.cpu.branchPred.condPredicted          70363848                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1715541                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             47312640                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                46792977                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.901640                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2308795                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          486196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             483642                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2554                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2087                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        185393160                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           51685556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      366013591                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    79084292                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           49585414                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     131925073                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3433358                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                  50774502                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                482959                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          185327308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.988794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.733569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 62983024     33.98%     33.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 22303595     12.03%     46.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22123697     11.94%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  9641139      5.20%     63.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 68275853     36.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            185327308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.426576                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.974256                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 52284851                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22495139                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  98907713                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               9923311                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1716294                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             44317552                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   399                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              354771940                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1047                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1716294                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 55847995                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9158294                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6308                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 104014221                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14584196                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              351377868                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 52011                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6995679                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4030847                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2288                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           396906302                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             575523441                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        437615194                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             1675                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             357817259                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 39089043                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             96                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  20546372                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             63018560                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18709145                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1520748                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           891406                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  343220342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 321546202                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             67978                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        33079301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     36897415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     185327308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.735018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.380183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            48585149     26.22%     26.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            36750506     19.83%     46.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            40249384     21.72%     67.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            34672148     18.71%     86.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            25070121     13.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       185327308                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     26    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                48      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             238737006     74.25%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              9396295      2.92%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   5      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 13      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  107      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  205      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  192      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 127      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             57429054     17.86%     95.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15983110      4.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              321546202                       # Type of FU issued
system.cpu.iq.rate                           1.734402                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          26                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          828485536                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         376299648                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    318097065                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads               2180                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes              1441                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses         1067                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              321545138                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                   1042                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1649784                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      8105258                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1366                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3435243                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       193556                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1716294                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7133160                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    11                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           344188482                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            368980                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              63018560                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             18709145                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 80                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1366                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1126697                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       886356                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2013053                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             319855733                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              57148435                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1690469                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        968059                       # number of nop insts executed
system.cpu.iew.exec_refs                     73061732                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 66256256                       # Number of branches executed
system.cpu.iew.exec_stores                   15913297                       # Number of stores executed
system.cpu.iew.exec_rate                     1.725283                       # Inst execution rate
system.cpu.iew.wb_sent                      319136038                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     318098132                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 181967385                       # num instructions producing a value
system.cpu.iew.wb_consumers                 319006775                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.715803                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.570419                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        33117180                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1715156                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    176478579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.762658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.495064                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51206368     29.02%     29.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     34991482     19.83%     48.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29299318     16.60%     65.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     26444460     14.98%     80.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     34536951     19.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    176478579                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            308758282                       # Number of instructions committed
system.cpu.commit.committedOps              311071302                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       70187204                       # Number of memory references committed
system.cpu.commit.loads                      54913302                       # Number of loads committed
system.cpu.commit.membars                          53                       # Number of memory barriers committed
system.cpu.commit.branches                   64428526                       # Number of branches committed
system.cpu.commit.vec_insts                       995                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 270998752                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2088748                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           44      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        231487141     74.42%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         9396266      3.02%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               24      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            11      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             107      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             188      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             176      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            125      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        54913302     17.65%     95.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15273902      4.91%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         311071302                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34536951                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    486129954                       # The number of ROB reads
system.cpu.rob.rob_writes                   697244802                       # The number of ROB writes
system.cpu.timesIdled                             510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           65852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   307828101                       # Number of Instructions Simulated
system.cpu.committedOps                     310141121                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.602262                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.602262                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.660407                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.660407                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                399219641                       # number of integer regfile reads
system.cpu.int_regfile_writes               238528984                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     1397                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     798                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 127834494                       # number of cc regfile reads
system.cpu.cc_regfile_writes                128974323                       # number of cc regfile writes
system.cpu.misc_regfile_reads               226884955                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    227                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           214.974463                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            69996074                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          252693.407942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            105500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   214.974463                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.209936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.209936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.261719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         139994337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        139994337                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     54722663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        54722663                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15272961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15272961                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           57                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           57                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      69995624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         69995624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     69995688                       # number of overall hits
system.cpu.dcache.overall_hits::total        69995688                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           322                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          906                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1230                       # number of overall misses
system.cpu.dcache.overall_misses::total          1230                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     24831500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24831500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     63452976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63452976                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       253500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       253500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     88284476                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     88284476                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     88284476                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     88284476                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     54722985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     54722985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15273867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15273867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     69996852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     69996852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     69996918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     69996918                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.030303                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.030303                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77116.459627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77116.459627                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70036.397351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70036.397351                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        84500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71892.895765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71892.895765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71775.996748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71775.996748                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1754                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          881                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.850000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.888889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          767                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          952                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          952                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     12796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12232999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12232999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       188500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       188500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        74500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        74500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     25029499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25029499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     25217999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25217999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.030303                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030303                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.016667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 93405.109489                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93405.109489                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88007.187050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88007.187050                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        94250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        94250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        74500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90686.590580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90686.590580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90712.226619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90712.226619                       # average overall mshr miss latency
system.cpu.dcache.replacements                      9                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.947164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            50774320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               736                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          68986.847826                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   367.947164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.718647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.718647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         101549740                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        101549740                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     50773584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        50773584                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      50773584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         50773584                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     50773584                       # number of overall hits
system.cpu.icache.overall_hits::total        50773584                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           918                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          918                       # number of overall misses
system.cpu.icache.overall_misses::total           918                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     75559500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75559500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     75559500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75559500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     75559500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75559500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     50774502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50774502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     50774502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50774502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     50774502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50774502                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 82308.823529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82308.823529                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 82308.823529                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82308.823529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 82308.823529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82308.823529                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          508                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   101.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          261                       # number of writebacks
system.cpu.icache.writebacks::total               261                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          179                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          179                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          179                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          739                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          739                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          739                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          739                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61831000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61831000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61831000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61831000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83668.470907                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83668.470907                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83668.470907                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83668.470907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83668.470907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83668.470907                       # average overall mshr miss latency
system.cpu.icache.replacements                    261                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   630.922289                       # Cycle average of tags in use
system.l2.tags.total_refs                        1272                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       967                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.315408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        419.946978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        210.975311                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.012816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019254                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          631                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029510                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11199                       # Number of tag accesses
system.l2.tags.data_accesses                    11199                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            5                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                5                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              252                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 37                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     7                       # number of demand (read+write) hits
system.l2.demand_hits::total                       44                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   37                       # number of overall hits
system.l2.overall_hits::cpu.data                    7                       # number of overall hits
system.l2.overall_hits::total                      44                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 139                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              702                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             133                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 702                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 272                       # number of demand (read+write) misses
system.l2.demand_misses::total                    974                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                702                       # number of overall misses
system.l2.overall_misses::cpu.data                272                       # number of overall misses
system.l2.overall_misses::total                   974                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12022000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12022000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     60390000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60390000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     12849500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12849500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      60390000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      24871500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         85261500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     60390000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     24871500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        85261500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          252                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               739                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               279                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1018                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              739                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              279                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1018                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.949932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949932                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.950000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.949932                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.974910                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.956778                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.949932                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.974910                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.956778                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86489.208633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86489.208633                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86025.641026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86025.641026                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 96612.781955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96612.781955                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86025.641026                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91439.338235                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87537.474333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86025.641026                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91439.338235                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87537.474333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            139                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          702                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          129                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               970                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              970                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     10632000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10632000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     11247000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11247000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     21879000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     75269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     21879000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     75269000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.949932                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949932                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.921429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921429                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.949932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.960573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.949932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.960573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952849                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76489.208633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76489.208633                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76054.131054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76054.131054                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87186.046512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87186.046512                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76054.131054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81638.059701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77596.907216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76054.131054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81638.059701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77596.907216                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           969                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                828                       # Transaction distribution
system.membus.trans_dist::ReadExReq               139                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           830                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        61888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               969                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     969    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 969                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1183500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5119250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          281                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  92696579000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          261                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           739                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          140                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  81920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1018                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019646                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138850                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    998     98.04%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     20      1.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1018                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             910000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            417496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
