impl_lib: AAA_Counter2_small
impl_cell: AAA_SyncDiv
root_dir: gen_outputs/bag_sar
lay_class: bag3_sync_sar_adc.layout.clk_sync_sar.SyncDivCounter
# lay_class: bag3_digital.layout.stdcells.util.STDCellWrapper
# #xbase.layout.mos.top.GenericWrapper

# params:
#   cls_name: bag3_sync_sar_adc.layout.clk_sync_sar.SyncDivCounter
divcount: True
cls_name: bag3_sync_sar_adc.layout.clk_sync_sar.SyncDivCounter
params:
  total_cycles: 6
  w_n: 84
  w_p: 110
  ridx_n: 0
  ridx_p: -1
  seg_dict:
    buf_in: [2, 4, 4]
    buf_out: [2, 4, 8, 16]
    buf_comp_clk: [2, 8, 24, 64]
    flop: 2
    inv: 2
    nand: 2
    nor: 2
  pinfo:
    tiles:
      - name: counter_tile
    tile_specs:
      arr_info:
        lch: 30
        top_layer: 3
        tr_widths:
          sig: {2: 1, 3: 1}
          clk: {2: 1, 3: 2}
          sup: {2: 2, 3: 2}
        tr_spaces: {}
      place_info:
        counter_tile:
          priority: 1
          bot_mirror: True
          top_mirror: True
          # options:
          #   same_col_sub: True
          row_specs:
            - mos_type: nch
              width: 84
              threshold: standard
              bot_wires:
                data: ['sup', 'sig<0:2>']
                shared: ['sup']
              top_wires: ['sig<0:3>']
              flip: True
            - mos_type: pch
              width: 110
              threshold: standard
              bot_wires: ['sig<2:0>']
              top_wires:
                data: ['sig<0:1>', 'sup']
                shared: ['sup']
      abut_list: []
