// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/22/2021 21:29:37"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module core (
	clock,
	start,
	dram_in,
	iram_in,
	dram_out,
	pc_out,
	ar_out,
	read_en,
	write_en,
	control_out,
	state,
	data_in_pc,
	alu_in_1,
	alu_in_2,
	alu_out);
input 	clock;
input 	start;
input 	[15:0] dram_in;
input 	[15:0] iram_in;
output 	[15:0] dram_out;
output 	[15:0] pc_out;
output 	[15:0] ar_out;
output 	[1:0] read_en;
output 	write_en;
output 	[19:0] control_out;
output 	[5:0] state;
output 	[15:0] data_in_pc;
output 	[15:0] alu_in_1;
output 	[15:0] alu_in_2;
output 	[15:0] alu_out;

// Design Ports Information
// dram_out[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[1]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[4]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[5]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[8]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[11]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[13]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[14]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_out[15]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[2]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[4]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[5]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[7]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[8]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[9]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[10]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[11]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[12]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[13]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[14]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[15]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[0]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[3]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[4]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[5]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[6]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[7]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[8]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[9]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[10]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[12]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[13]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[14]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ar_out[15]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_en[0]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_en[1]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_en	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[0]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[3]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[4]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[6]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[8]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[9]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[10]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[11]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[12]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[13]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[14]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[15]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[16]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[17]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[18]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[19]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[5]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[0]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[1]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[4]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[5]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[8]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[9]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[10]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[11]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[12]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[14]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_pc[15]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[1]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[8]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[9]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[11]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[12]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[13]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[14]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_1[15]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[4]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[7]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[8]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[9]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[10]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[11]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[12]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[13]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[14]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in_2[15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[4]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[6]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[7]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[9]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[10]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[11]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[12]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[15]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[2]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[6]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[7]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[8]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[9]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[10]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[12]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[13]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[14]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[15]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[1]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[3]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[4]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[8]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[9]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[10]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[11]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[12]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[13]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[14]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[15]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~0 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~1 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~2 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~3 ;
wire \dram_out[0]~output_o ;
wire \dram_out[1]~output_o ;
wire \dram_out[2]~output_o ;
wire \dram_out[3]~output_o ;
wire \dram_out[4]~output_o ;
wire \dram_out[5]~output_o ;
wire \dram_out[6]~output_o ;
wire \dram_out[7]~output_o ;
wire \dram_out[8]~output_o ;
wire \dram_out[9]~output_o ;
wire \dram_out[10]~output_o ;
wire \dram_out[11]~output_o ;
wire \dram_out[12]~output_o ;
wire \dram_out[13]~output_o ;
wire \dram_out[14]~output_o ;
wire \dram_out[15]~output_o ;
wire \pc_out[0]~output_o ;
wire \pc_out[1]~output_o ;
wire \pc_out[2]~output_o ;
wire \pc_out[3]~output_o ;
wire \pc_out[4]~output_o ;
wire \pc_out[5]~output_o ;
wire \pc_out[6]~output_o ;
wire \pc_out[7]~output_o ;
wire \pc_out[8]~output_o ;
wire \pc_out[9]~output_o ;
wire \pc_out[10]~output_o ;
wire \pc_out[11]~output_o ;
wire \pc_out[12]~output_o ;
wire \pc_out[13]~output_o ;
wire \pc_out[14]~output_o ;
wire \pc_out[15]~output_o ;
wire \ar_out[0]~output_o ;
wire \ar_out[1]~output_o ;
wire \ar_out[2]~output_o ;
wire \ar_out[3]~output_o ;
wire \ar_out[4]~output_o ;
wire \ar_out[5]~output_o ;
wire \ar_out[6]~output_o ;
wire \ar_out[7]~output_o ;
wire \ar_out[8]~output_o ;
wire \ar_out[9]~output_o ;
wire \ar_out[10]~output_o ;
wire \ar_out[11]~output_o ;
wire \ar_out[12]~output_o ;
wire \ar_out[13]~output_o ;
wire \ar_out[14]~output_o ;
wire \ar_out[15]~output_o ;
wire \read_en[0]~output_o ;
wire \read_en[1]~output_o ;
wire \write_en~output_o ;
wire \control_out[0]~output_o ;
wire \control_out[1]~output_o ;
wire \control_out[2]~output_o ;
wire \control_out[3]~output_o ;
wire \control_out[4]~output_o ;
wire \control_out[5]~output_o ;
wire \control_out[6]~output_o ;
wire \control_out[7]~output_o ;
wire \control_out[8]~output_o ;
wire \control_out[9]~output_o ;
wire \control_out[10]~output_o ;
wire \control_out[11]~output_o ;
wire \control_out[12]~output_o ;
wire \control_out[13]~output_o ;
wire \control_out[14]~output_o ;
wire \control_out[15]~output_o ;
wire \control_out[16]~output_o ;
wire \control_out[17]~output_o ;
wire \control_out[18]~output_o ;
wire \control_out[19]~output_o ;
wire \state[0]~output_o ;
wire \state[1]~output_o ;
wire \state[2]~output_o ;
wire \state[3]~output_o ;
wire \state[4]~output_o ;
wire \state[5]~output_o ;
wire \data_in_pc[0]~output_o ;
wire \data_in_pc[1]~output_o ;
wire \data_in_pc[2]~output_o ;
wire \data_in_pc[3]~output_o ;
wire \data_in_pc[4]~output_o ;
wire \data_in_pc[5]~output_o ;
wire \data_in_pc[6]~output_o ;
wire \data_in_pc[7]~output_o ;
wire \data_in_pc[8]~output_o ;
wire \data_in_pc[9]~output_o ;
wire \data_in_pc[10]~output_o ;
wire \data_in_pc[11]~output_o ;
wire \data_in_pc[12]~output_o ;
wire \data_in_pc[13]~output_o ;
wire \data_in_pc[14]~output_o ;
wire \data_in_pc[15]~output_o ;
wire \alu_in_1[0]~output_o ;
wire \alu_in_1[1]~output_o ;
wire \alu_in_1[2]~output_o ;
wire \alu_in_1[3]~output_o ;
wire \alu_in_1[4]~output_o ;
wire \alu_in_1[5]~output_o ;
wire \alu_in_1[6]~output_o ;
wire \alu_in_1[7]~output_o ;
wire \alu_in_1[8]~output_o ;
wire \alu_in_1[9]~output_o ;
wire \alu_in_1[10]~output_o ;
wire \alu_in_1[11]~output_o ;
wire \alu_in_1[12]~output_o ;
wire \alu_in_1[13]~output_o ;
wire \alu_in_1[14]~output_o ;
wire \alu_in_1[15]~output_o ;
wire \alu_in_2[0]~output_o ;
wire \alu_in_2[1]~output_o ;
wire \alu_in_2[2]~output_o ;
wire \alu_in_2[3]~output_o ;
wire \alu_in_2[4]~output_o ;
wire \alu_in_2[5]~output_o ;
wire \alu_in_2[6]~output_o ;
wire \alu_in_2[7]~output_o ;
wire \alu_in_2[8]~output_o ;
wire \alu_in_2[9]~output_o ;
wire \alu_in_2[10]~output_o ;
wire \alu_in_2[11]~output_o ;
wire \alu_in_2[12]~output_o ;
wire \alu_in_2[13]~output_o ;
wire \alu_in_2[14]~output_o ;
wire \alu_in_2[15]~output_o ;
wire \alu_out[0]~output_o ;
wire \alu_out[1]~output_o ;
wire \alu_out[2]~output_o ;
wire \alu_out[3]~output_o ;
wire \alu_out[4]~output_o ;
wire \alu_out[5]~output_o ;
wire \alu_out[6]~output_o ;
wire \alu_out[7]~output_o ;
wire \alu_out[8]~output_o ;
wire \alu_out[9]~output_o ;
wire \alu_out[10]~output_o ;
wire \alu_out[11]~output_o ;
wire \alu_out[12]~output_o ;
wire \alu_out[13]~output_o ;
wire \alu_out[14]~output_o ;
wire \alu_out[15]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \dram_in[0]~input_o ;
wire \state_machine|Add0~1 ;
wire \state_machine|Add0~2_combout ;
wire \iram_in[11]~input_o ;
wire \control_Unit|Selector5~0_combout ;
wire \~GND~combout ;
wire \iram_in[12]~input_o ;
wire \state_machine|Add0~3 ;
wire \state_machine|Add0~5 ;
wire \state_machine|Add0~6_combout ;
wire \iram_in[15]~input_o ;
wire \iram_in[14]~input_o ;
wire \processor|IR|data_out[14]~feeder_combout ;
wire \state_machine|state~4_combout ;
wire \start~input_o ;
wire \iram_in[13]~input_o ;
wire \state_machine|state~5_combout ;
wire \state_machine|state[3]~12_combout ;
wire \state_machine|state[4]~13_combout ;
wire \state_machine|state[3]~14_combout ;
wire \state_machine|Add0~7 ;
wire \state_machine|Add0~8_combout ;
wire \state_machine|state[4]~15_combout ;
wire \state_machine|state[4]~16_combout ;
wire \control_Unit|control_out[15]~0_combout ;
wire \state_machine|always0~8_combout ;
wire \state_machine|always0~3_combout ;
wire \state_machine|always0~4_combout ;
wire \state_machine|Add0~9 ;
wire \state_machine|Add0~10_combout ;
wire \state_machine|state~17_combout ;
wire \control_Unit|control_out[15]~1_combout ;
wire \iram_in[10]~input_o ;
wire \state_machine|state~6_combout ;
wire \state_machine|state[1]~7_combout ;
wire \state_machine|state[1]~9_combout ;
wire \state_machine|always0~5_combout ;
wire \state_machine|state[1]~3_combout ;
wire \state_machine|state[1]~8_combout ;
wire \state_machine|state[2]~10_combout ;
wire \state_machine|Add0~4_combout ;
wire \state_machine|state[2]~11_combout ;
wire \state_machine|always0~6_combout ;
wire \state_machine|always0~7_combout ;
wire \state_machine|Selector4~0_combout ;
wire \state_machine|state~1_combout ;
wire \state_machine|Add0~0_combout ;
wire \state_machine|state~0_combout ;
wire \state_machine|state~2_combout ;
wire \control_Unit|Selector8~0_combout ;
wire \processor|R1|data_out[0]~_Duplicate_1_q ;
wire \control_Unit|Selector7~0_combout ;
wire \processor|ALU|alu_out[0]~16_combout ;
wire \processor|ALU|alu_out[0]~feeder_combout ;
wire \dram_in[1]~input_o ;
wire \dram_in[2]~input_o ;
wire \dram_in[3]~input_o ;
wire \dram_in[4]~input_o ;
wire \dram_in[5]~input_o ;
wire \dram_in[6]~input_o ;
wire \dram_in[7]~input_o ;
wire \dram_in[8]~input_o ;
wire \dram_in[9]~input_o ;
wire \dram_in[10]~input_o ;
wire \dram_in[11]~input_o ;
wire \dram_in[12]~input_o ;
wire \dram_in[13]~input_o ;
wire \dram_in[14]~input_o ;
wire \dram_in[15]~input_o ;
wire \processor|R2|data_out[6]~feeder_combout ;
wire \processor|R2|data_out[7]~feeder_combout ;
wire \processor|R2|data_out[9]~feeder_combout ;
wire \processor|R2|data_out[10]~feeder_combout ;
wire \processor|R2|data_out[15]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~dataout ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~0 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~1 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~2 ;
wire \processor|ALU|Mult0|auto_generated|mac_mult1~3 ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~dataout ;
wire \control_Unit|Selector2~1_combout ;
wire \control_Unit|control_out[0]~feeder_combout ;
wire \state_machine|state[0]~_wirecell_combout ;
wire \control_Unit|Selector15~0_combout ;
wire \processor|ALU|Equal1~0_combout ;
wire \processor|ALU|WideNor0~0_combout ;
wire \processor|AC|data_out[0]~feeder_combout ;
wire \control_Unit|control_out[10]~feeder_combout ;
wire \processor|R1|data_out[1]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[0]~17 ;
wire \processor|ALU|alu_out[1]~18_combout ;
wire \processor|ALU|alu_out[1]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \processor|AC|data_out[1]~feeder_combout ;
wire \processor|R1|data_out[2]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[1]~19 ;
wire \processor|ALU|alu_out[2]~20_combout ;
wire \processor|ALU|alu_out[2]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \processor|AC|data_out[2]~feeder_combout ;
wire \processor|R1|data_out[3]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[2]~21 ;
wire \processor|ALU|alu_out[3]~22_combout ;
wire \processor|ALU|alu_out[3]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \processor|AC|data_out[3]~feeder_combout ;
wire \processor|R1|data_out[4]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[3]~23 ;
wire \processor|ALU|alu_out[4]~24_combout ;
wire \processor|ALU|alu_out[4]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \processor|AC|data_out[4]~feeder_combout ;
wire \processor|R1|data_out[5]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[4]~25 ;
wire \processor|ALU|alu_out[5]~26_combout ;
wire \processor|ALU|alu_out[5]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \processor|AC|data_out[5]~feeder_combout ;
wire \processor|R1|data_out[6]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[5]~27 ;
wire \processor|ALU|alu_out[6]~28_combout ;
wire \processor|ALU|alu_out[6]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \processor|AC|data_out[6]~feeder_combout ;
wire \processor|R1|data_out[7]~_Duplicate_1feeder_combout ;
wire \processor|R1|data_out[7]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[6]~29 ;
wire \processor|ALU|alu_out[7]~30_combout ;
wire \processor|ALU|alu_out[7]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \processor|AC|data_out[7]~feeder_combout ;
wire \processor|R1|data_out[8]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[7]~31 ;
wire \processor|ALU|alu_out[8]~32_combout ;
wire \processor|ALU|alu_out[8]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \processor|AC|data_out[8]~feeder_combout ;
wire \processor|R1|data_out[9]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[8]~33 ;
wire \processor|ALU|alu_out[9]~34_combout ;
wire \processor|ALU|alu_out[9]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \processor|AC|data_out[9]~feeder_combout ;
wire \processor|R1|data_out[10]~_Duplicate_1feeder_combout ;
wire \processor|R1|data_out[10]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[9]~35 ;
wire \processor|ALU|alu_out[10]~36_combout ;
wire \processor|ALU|alu_out[10]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \processor|AC|data_out[10]~feeder_combout ;
wire \processor|R1|data_out[11]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[10]~37 ;
wire \processor|ALU|alu_out[11]~38_combout ;
wire \processor|ALU|alu_out[11]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \processor|R1|data_out[12]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[11]~39 ;
wire \processor|ALU|alu_out[12]~40_combout ;
wire \processor|ALU|alu_out[12]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \processor|AC|data_out[12]~feeder_combout ;
wire \processor|R1|data_out[13]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[12]~41 ;
wire \processor|ALU|alu_out[13]~42_combout ;
wire \processor|ALU|alu_out[13]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \processor|AC|data_out[13]~feeder_combout ;
wire \processor|R1|data_out[14]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[13]~43 ;
wire \processor|ALU|alu_out[14]~44_combout ;
wire \processor|ALU|alu_out[14]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \processor|AC|data_out[14]~feeder_combout ;
wire \processor|R1|data_out[15]~_Duplicate_1_q ;
wire \processor|ALU|alu_out[14]~45 ;
wire \processor|ALU|alu_out[15]~46_combout ;
wire \processor|ALU|alu_out[15]~feeder_combout ;
wire \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \processor|AC|data_out[15]~feeder_combout ;
wire \state_machine|always0~2_combout ;
wire \processor|PC|data_store[0]~15_combout ;
wire \processor|PC|data_out[0]~0_combout ;
wire \processor|PC|data_store[1]~16_combout ;
wire \processor|PC|data_store[1]~17 ;
wire \processor|PC|data_store[2]~18_combout ;
wire \processor|PC|data_out[2]~feeder_combout ;
wire \processor|PC|data_store[2]~19 ;
wire \processor|PC|data_store[3]~20_combout ;
wire \processor|PC|data_store[3]~21 ;
wire \processor|PC|data_store[4]~22_combout ;
wire \processor|PC|data_store[4]~23 ;
wire \processor|PC|data_store[5]~24_combout ;
wire \processor|PC|data_out[5]~feeder_combout ;
wire \processor|PC|data_store[5]~25 ;
wire \processor|PC|data_store[6]~26_combout ;
wire \processor|PC|data_out[6]~feeder_combout ;
wire \processor|PC|data_store[6]~27 ;
wire \processor|PC|data_store[7]~28_combout ;
wire \processor|PC|data_out[7]~feeder_combout ;
wire \processor|PC|data_store[7]~29 ;
wire \processor|PC|data_store[8]~30_combout ;
wire \processor|PC|data_out[8]~feeder_combout ;
wire \processor|PC|data_store[8]~31 ;
wire \processor|PC|data_store[9]~32_combout ;
wire \processor|PC|data_store[9]~33 ;
wire \processor|PC|data_store[10]~34_combout ;
wire \processor|PC|data_out[10]~feeder_combout ;
wire \processor|PC|data_store[10]~35 ;
wire \processor|PC|data_store[11]~36_combout ;
wire \processor|PC|data_out[11]~feeder_combout ;
wire \processor|PC|data_store[11]~37 ;
wire \processor|PC|data_store[12]~38_combout ;
wire \processor|PC|data_out[12]~feeder_combout ;
wire \processor|PC|data_store[12]~39 ;
wire \processor|PC|data_store[13]~40_combout ;
wire \processor|PC|data_out[13]~feeder_combout ;
wire \processor|PC|data_store[13]~41 ;
wire \processor|PC|data_store[14]~42_combout ;
wire \processor|PC|data_store[14]~43 ;
wire \processor|PC|data_store[15]~44_combout ;
wire \processor|PC|data_out[15]~feeder_combout ;
wire \iram_in[0]~input_o ;
wire \processor|IR|data_out[0]~feeder_combout ;
wire \control_Unit|Selector4~0_combout ;
wire \iram_in[1]~input_o ;
wire \processor|IR|data_out[1]~feeder_combout ;
wire \processor|AR|data_out[1]~feeder_combout ;
wire \iram_in[2]~input_o ;
wire \processor|AR|data_out[2]~feeder_combout ;
wire \iram_in[3]~input_o ;
wire \processor|IR|data_out[3]~feeder_combout ;
wire \processor|AR|data_out[3]~feeder_combout ;
wire \iram_in[4]~input_o ;
wire \processor|IR|data_out[4]~feeder_combout ;
wire \processor|AR|data_out[4]~feeder_combout ;
wire \iram_in[5]~input_o ;
wire \processor|IR|data_out[5]~feeder_combout ;
wire \iram_in[6]~input_o ;
wire \processor|IR|data_out[6]~feeder_combout ;
wire \processor|AR|data_out[6]~feeder_combout ;
wire \iram_in[7]~input_o ;
wire \processor|IR|data_out[7]~feeder_combout ;
wire \iram_in[8]~input_o ;
wire \processor|IR|data_out[8]~feeder_combout ;
wire \processor|AR|data_out[8]~feeder_combout ;
wire \iram_in[9]~input_o ;
wire \processor|IR|data_out[9]~feeder_combout ;
wire \processor|AR|data_out[10]~feeder_combout ;
wire \processor|AR|data_out[14]~feeder_combout ;
wire \processor|AR|data_out[15]~feeder_combout ;
wire \control_Unit|Selector2~0_combout ;
wire \control_Unit|Selector0~0_combout ;
wire \control_Unit|Selector2~1_wirecell_combout ;
wire \control_Unit|Selector11~0_combout ;
wire \control_Unit|Selector9~0_combout ;
wire [19:0] \control_Unit|control_out ;
wire [15:0] \processor|IR|data_out ;
wire [15:0] \processor|ALU|alu_out ;
wire [15:0] \processor|PC|data_store ;
wire [15:0] \processor|AC|data_out ;
wire [15:0] \processor|PC|data_out ;
wire [15:0] \processor|AR|data_out ;
wire [5:0] \state_machine|state ;
wire [15:0] \processor|R2|data_out ;

wire [35:0] \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \processor|ALU|Mult0|auto_generated|mac_out2~0  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \processor|ALU|Mult0|auto_generated|mac_out2~1  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \processor|ALU|Mult0|auto_generated|mac_out2~2  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \processor|ALU|Mult0|auto_generated|mac_out2~3  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \processor|ALU|Mult0|auto_generated|mac_out2~dataout  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT1  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT2  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT3  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT4  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT5  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT6  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT7  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT8  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT9  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT10  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT11  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT12  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT13  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT14  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT15  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT16  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT17  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT18  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT19  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT20  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT21  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT22  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT23  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT24  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT25  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT26  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT27  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT28  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT29  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT30  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT31  = \processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \processor|ALU|Mult0|auto_generated|mac_mult1~0  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~1  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~2  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~3  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~dataout  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31  = \processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \dram_out[0]~output (
	.i(\processor|AC|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[0]~output .bus_hold = "false";
defparam \dram_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \dram_out[1]~output (
	.i(\processor|AC|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[1]~output .bus_hold = "false";
defparam \dram_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneive_io_obuf \dram_out[2]~output (
	.i(\processor|AC|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[2]~output .bus_hold = "false";
defparam \dram_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneive_io_obuf \dram_out[3]~output (
	.i(\processor|AC|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[3]~output .bus_hold = "false";
defparam \dram_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cycloneive_io_obuf \dram_out[4]~output (
	.i(\processor|AC|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[4]~output .bus_hold = "false";
defparam \dram_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \dram_out[5]~output (
	.i(\processor|AC|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[5]~output .bus_hold = "false";
defparam \dram_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \dram_out[6]~output (
	.i(\processor|AC|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[6]~output .bus_hold = "false";
defparam \dram_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \dram_out[7]~output (
	.i(\processor|AC|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[7]~output .bus_hold = "false";
defparam \dram_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \dram_out[8]~output (
	.i(\processor|AC|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[8]~output .bus_hold = "false";
defparam \dram_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \dram_out[9]~output (
	.i(\processor|AC|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[9]~output .bus_hold = "false";
defparam \dram_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \dram_out[10]~output (
	.i(\processor|AC|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[10]~output .bus_hold = "false";
defparam \dram_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneive_io_obuf \dram_out[11]~output (
	.i(\processor|AC|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[11]~output .bus_hold = "false";
defparam \dram_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \dram_out[12]~output (
	.i(\processor|AC|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[12]~output .bus_hold = "false";
defparam \dram_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \dram_out[13]~output (
	.i(\processor|AC|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[13]~output .bus_hold = "false";
defparam \dram_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \dram_out[14]~output (
	.i(\processor|AC|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[14]~output .bus_hold = "false";
defparam \dram_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \dram_out[15]~output (
	.i(\processor|AC|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_out[15]~output .bus_hold = "false";
defparam \dram_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \pc_out[0]~output (
	.i(\processor|PC|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[0]~output .bus_hold = "false";
defparam \pc_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \pc_out[1]~output (
	.i(\processor|PC|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[1]~output .bus_hold = "false";
defparam \pc_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \pc_out[2]~output (
	.i(\processor|PC|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[2]~output .bus_hold = "false";
defparam \pc_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneive_io_obuf \pc_out[3]~output (
	.i(\processor|PC|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[3]~output .bus_hold = "false";
defparam \pc_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneive_io_obuf \pc_out[4]~output (
	.i(\processor|PC|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[4]~output .bus_hold = "false";
defparam \pc_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneive_io_obuf \pc_out[5]~output (
	.i(\processor|PC|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[5]~output .bus_hold = "false";
defparam \pc_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N16
cycloneive_io_obuf \pc_out[6]~output (
	.i(\processor|PC|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[6]~output .bus_hold = "false";
defparam \pc_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \pc_out[7]~output (
	.i(\processor|PC|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[7]~output .bus_hold = "false";
defparam \pc_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneive_io_obuf \pc_out[8]~output (
	.i(\processor|PC|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[8]~output .bus_hold = "false";
defparam \pc_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N23
cycloneive_io_obuf \pc_out[9]~output (
	.i(\processor|PC|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[9]~output .bus_hold = "false";
defparam \pc_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneive_io_obuf \pc_out[10]~output (
	.i(\processor|PC|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[10]~output .bus_hold = "false";
defparam \pc_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N2
cycloneive_io_obuf \pc_out[11]~output (
	.i(\processor|PC|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[11]~output .bus_hold = "false";
defparam \pc_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneive_io_obuf \pc_out[12]~output (
	.i(\processor|PC|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[12]~output .bus_hold = "false";
defparam \pc_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \pc_out[13]~output (
	.i(\processor|PC|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[13]~output .bus_hold = "false";
defparam \pc_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \pc_out[14]~output (
	.i(\processor|PC|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[14]~output .bus_hold = "false";
defparam \pc_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneive_io_obuf \pc_out[15]~output (
	.i(\processor|PC|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_out[15]~output .bus_hold = "false";
defparam \pc_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \ar_out[0]~output (
	.i(\processor|AR|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[0]~output .bus_hold = "false";
defparam \ar_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneive_io_obuf \ar_out[1]~output (
	.i(\processor|AR|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[1]~output .bus_hold = "false";
defparam \ar_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \ar_out[2]~output (
	.i(\processor|AR|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[2]~output .bus_hold = "false";
defparam \ar_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \ar_out[3]~output (
	.i(\processor|AR|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[3]~output .bus_hold = "false";
defparam \ar_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ar_out[4]~output (
	.i(\processor|AR|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[4]~output .bus_hold = "false";
defparam \ar_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \ar_out[5]~output (
	.i(\processor|AR|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[5]~output .bus_hold = "false";
defparam \ar_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \ar_out[6]~output (
	.i(\processor|AR|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[6]~output .bus_hold = "false";
defparam \ar_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \ar_out[7]~output (
	.i(\processor|AR|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[7]~output .bus_hold = "false";
defparam \ar_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ar_out[8]~output (
	.i(\processor|AR|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[8]~output .bus_hold = "false";
defparam \ar_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \ar_out[9]~output (
	.i(\processor|AR|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[9]~output .bus_hold = "false";
defparam \ar_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneive_io_obuf \ar_out[10]~output (
	.i(\processor|AR|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[10]~output .bus_hold = "false";
defparam \ar_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneive_io_obuf \ar_out[11]~output (
	.i(\processor|AR|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[11]~output .bus_hold = "false";
defparam \ar_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \ar_out[12]~output (
	.i(\processor|AR|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[12]~output .bus_hold = "false";
defparam \ar_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \ar_out[13]~output (
	.i(\processor|AR|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[13]~output .bus_hold = "false";
defparam \ar_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \ar_out[14]~output (
	.i(\processor|AR|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[14]~output .bus_hold = "false";
defparam \ar_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \ar_out[15]~output (
	.i(\processor|AR|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ar_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ar_out[15]~output .bus_hold = "false";
defparam \ar_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cycloneive_io_obuf \read_en[0]~output (
	.i(\control_Unit|control_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_en[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_en[0]~output .bus_hold = "false";
defparam \read_en[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \read_en[1]~output (
	.i(\control_Unit|control_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_en[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_en[1]~output .bus_hold = "false";
defparam \read_en[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N23
cycloneive_io_obuf \write_en~output (
	.i(\control_Unit|control_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_en~output_o ),
	.obar());
// synopsys translate_off
defparam \write_en~output .bus_hold = "false";
defparam \write_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \control_out[0]~output (
	.i(\control_Unit|control_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[0]~output .bus_hold = "false";
defparam \control_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneive_io_obuf \control_out[1]~output (
	.i(\control_Unit|control_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[1]~output .bus_hold = "false";
defparam \control_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \control_out[2]~output (
	.i(\control_Unit|control_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[2]~output .bus_hold = "false";
defparam \control_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \control_out[3]~output (
	.i(\control_Unit|control_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[3]~output .bus_hold = "false";
defparam \control_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneive_io_obuf \control_out[4]~output (
	.i(\control_Unit|control_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[4]~output .bus_hold = "false";
defparam \control_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneive_io_obuf \control_out[5]~output (
	.i(\control_Unit|control_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[5]~output .bus_hold = "false";
defparam \control_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N2
cycloneive_io_obuf \control_out[6]~output (
	.i(\control_Unit|control_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[6]~output .bus_hold = "false";
defparam \control_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \control_out[7]~output (
	.i(\control_Unit|control_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[7]~output .bus_hold = "false";
defparam \control_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \control_out[8]~output (
	.i(\control_Unit|control_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[8]~output .bus_hold = "false";
defparam \control_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \control_out[9]~output (
	.i(\control_Unit|control_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[9]~output .bus_hold = "false";
defparam \control_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \control_out[10]~output (
	.i(\control_Unit|control_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[10]~output .bus_hold = "false";
defparam \control_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N30
cycloneive_io_obuf \control_out[11]~output (
	.i(\control_Unit|control_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[11]~output .bus_hold = "false";
defparam \control_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \control_out[12]~output (
	.i(\control_Unit|control_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[12]~output .bus_hold = "false";
defparam \control_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \control_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[13]~output .bus_hold = "false";
defparam \control_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneive_io_obuf \control_out[14]~output (
	.i(\control_Unit|control_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[14]~output .bus_hold = "false";
defparam \control_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N9
cycloneive_io_obuf \control_out[15]~output (
	.i(\control_Unit|control_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[15]~output .bus_hold = "false";
defparam \control_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N16
cycloneive_io_obuf \control_out[16]~output (
	.i(\control_Unit|control_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[16]~output .bus_hold = "false";
defparam \control_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \control_out[17]~output (
	.i(\control_Unit|control_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[17]~output .bus_hold = "false";
defparam \control_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \control_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[18]~output .bus_hold = "false";
defparam \control_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \control_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[19]~output .bus_hold = "false";
defparam \control_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \state[0]~output (
	.i(\state_machine|state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \state[1]~output (
	.i(\state_machine|state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneive_io_obuf \state[2]~output (
	.i(\state_machine|state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N16
cycloneive_io_obuf \state[3]~output (
	.i(\state_machine|state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[3]~output .bus_hold = "false";
defparam \state[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \state[4]~output (
	.i(\state_machine|state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[4]~output .bus_hold = "false";
defparam \state[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \state[5]~output (
	.i(\state_machine|state [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[5]~output .bus_hold = "false";
defparam \state[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N9
cycloneive_io_obuf \data_in_pc[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[0]~output .bus_hold = "false";
defparam \data_in_pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \data_in_pc[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[1]~output .bus_hold = "false";
defparam \data_in_pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \data_in_pc[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[2]~output .bus_hold = "false";
defparam \data_in_pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneive_io_obuf \data_in_pc[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[3]~output .bus_hold = "false";
defparam \data_in_pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N9
cycloneive_io_obuf \data_in_pc[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[4]~output .bus_hold = "false";
defparam \data_in_pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \data_in_pc[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[5]~output .bus_hold = "false";
defparam \data_in_pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \data_in_pc[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[6]~output .bus_hold = "false";
defparam \data_in_pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \data_in_pc[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[7]~output .bus_hold = "false";
defparam \data_in_pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \data_in_pc[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[8]~output .bus_hold = "false";
defparam \data_in_pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N16
cycloneive_io_obuf \data_in_pc[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[9]~output .bus_hold = "false";
defparam \data_in_pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \data_in_pc[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[10]~output .bus_hold = "false";
defparam \data_in_pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \data_in_pc[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[11]~output .bus_hold = "false";
defparam \data_in_pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \data_in_pc[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[12]~output .bus_hold = "false";
defparam \data_in_pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \data_in_pc[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[13]~output .bus_hold = "false";
defparam \data_in_pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \data_in_pc[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[14]~output .bus_hold = "false";
defparam \data_in_pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N9
cycloneive_io_obuf \data_in_pc[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_pc[15]~output .bus_hold = "false";
defparam \data_in_pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \alu_in_1[0]~output (
	.i(\processor|R1|data_out[0]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[0]~output .bus_hold = "false";
defparam \alu_in_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \alu_in_1[1]~output (
	.i(\processor|R1|data_out[1]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[1]~output .bus_hold = "false";
defparam \alu_in_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \alu_in_1[2]~output (
	.i(\processor|R1|data_out[2]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[2]~output .bus_hold = "false";
defparam \alu_in_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cycloneive_io_obuf \alu_in_1[3]~output (
	.i(\processor|R1|data_out[3]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[3]~output .bus_hold = "false";
defparam \alu_in_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \alu_in_1[4]~output (
	.i(\processor|R1|data_out[4]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[4]~output .bus_hold = "false";
defparam \alu_in_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \alu_in_1[5]~output (
	.i(\processor|R1|data_out[5]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[5]~output .bus_hold = "false";
defparam \alu_in_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneive_io_obuf \alu_in_1[6]~output (
	.i(\processor|R1|data_out[6]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[6]~output .bus_hold = "false";
defparam \alu_in_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \alu_in_1[7]~output (
	.i(\processor|R1|data_out[7]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[7]~output .bus_hold = "false";
defparam \alu_in_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneive_io_obuf \alu_in_1[8]~output (
	.i(\processor|R1|data_out[8]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[8]~output .bus_hold = "false";
defparam \alu_in_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \alu_in_1[9]~output (
	.i(\processor|R1|data_out[9]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[9]~output .bus_hold = "false";
defparam \alu_in_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \alu_in_1[10]~output (
	.i(\processor|R1|data_out[10]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[10]~output .bus_hold = "false";
defparam \alu_in_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \alu_in_1[11]~output (
	.i(\processor|R1|data_out[11]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[11]~output .bus_hold = "false";
defparam \alu_in_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \alu_in_1[12]~output (
	.i(\processor|R1|data_out[12]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[12]~output .bus_hold = "false";
defparam \alu_in_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \alu_in_1[13]~output (
	.i(\processor|R1|data_out[13]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[13]~output .bus_hold = "false";
defparam \alu_in_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \alu_in_1[14]~output (
	.i(\processor|R1|data_out[14]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[14]~output .bus_hold = "false";
defparam \alu_in_1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \alu_in_1[15]~output (
	.i(\processor|R1|data_out[15]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_1[15]~output .bus_hold = "false";
defparam \alu_in_1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \alu_in_2[0]~output (
	.i(\processor|R2|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[0]~output .bus_hold = "false";
defparam \alu_in_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \alu_in_2[1]~output (
	.i(\processor|R2|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[1]~output .bus_hold = "false";
defparam \alu_in_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \alu_in_2[2]~output (
	.i(\processor|R2|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[2]~output .bus_hold = "false";
defparam \alu_in_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \alu_in_2[3]~output (
	.i(\processor|R2|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[3]~output .bus_hold = "false";
defparam \alu_in_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \alu_in_2[4]~output (
	.i(\processor|R2|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[4]~output .bus_hold = "false";
defparam \alu_in_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \alu_in_2[5]~output (
	.i(\processor|R2|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[5]~output .bus_hold = "false";
defparam \alu_in_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \alu_in_2[6]~output (
	.i(\processor|R2|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[6]~output .bus_hold = "false";
defparam \alu_in_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneive_io_obuf \alu_in_2[7]~output (
	.i(\processor|R2|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[7]~output .bus_hold = "false";
defparam \alu_in_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneive_io_obuf \alu_in_2[8]~output (
	.i(\processor|R2|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[8]~output .bus_hold = "false";
defparam \alu_in_2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \alu_in_2[9]~output (
	.i(\processor|R2|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[9]~output .bus_hold = "false";
defparam \alu_in_2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \alu_in_2[10]~output (
	.i(\processor|R2|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[10]~output .bus_hold = "false";
defparam \alu_in_2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneive_io_obuf \alu_in_2[11]~output (
	.i(\processor|R2|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[11]~output .bus_hold = "false";
defparam \alu_in_2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \alu_in_2[12]~output (
	.i(\processor|R2|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[12]~output .bus_hold = "false";
defparam \alu_in_2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \alu_in_2[13]~output (
	.i(\processor|R2|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[13]~output .bus_hold = "false";
defparam \alu_in_2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \alu_in_2[14]~output (
	.i(\processor|R2|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[14]~output .bus_hold = "false";
defparam \alu_in_2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \alu_in_2[15]~output (
	.i(\processor|R2|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in_2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in_2[15]~output .bus_hold = "false";
defparam \alu_in_2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cycloneive_io_obuf \alu_out[0]~output (
	.i(\processor|ALU|alu_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[0]~output .bus_hold = "false";
defparam \alu_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \alu_out[1]~output (
	.i(\processor|ALU|alu_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[1]~output .bus_hold = "false";
defparam \alu_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \alu_out[2]~output (
	.i(\processor|ALU|alu_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[2]~output .bus_hold = "false";
defparam \alu_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneive_io_obuf \alu_out[3]~output (
	.i(\processor|ALU|alu_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[3]~output .bus_hold = "false";
defparam \alu_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \alu_out[4]~output (
	.i(\processor|ALU|alu_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[4]~output .bus_hold = "false";
defparam \alu_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \alu_out[5]~output (
	.i(\processor|ALU|alu_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[5]~output .bus_hold = "false";
defparam \alu_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \alu_out[6]~output (
	.i(\processor|ALU|alu_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[6]~output .bus_hold = "false";
defparam \alu_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \alu_out[7]~output (
	.i(\processor|ALU|alu_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[7]~output .bus_hold = "false";
defparam \alu_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \alu_out[8]~output (
	.i(\processor|ALU|alu_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[8]~output .bus_hold = "false";
defparam \alu_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \alu_out[9]~output (
	.i(\processor|ALU|alu_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[9]~output .bus_hold = "false";
defparam \alu_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \alu_out[10]~output (
	.i(\processor|ALU|alu_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[10]~output .bus_hold = "false";
defparam \alu_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \alu_out[11]~output (
	.i(\processor|ALU|alu_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[11]~output .bus_hold = "false";
defparam \alu_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneive_io_obuf \alu_out[12]~output (
	.i(\processor|ALU|alu_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[12]~output .bus_hold = "false";
defparam \alu_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \alu_out[13]~output (
	.i(\processor|ALU|alu_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[13]~output .bus_hold = "false";
defparam \alu_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \alu_out[14]~output (
	.i(\processor|ALU|alu_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[14]~output .bus_hold = "false";
defparam \alu_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \alu_out[15]~output (
	.i(\processor|ALU|alu_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[15]~output .bus_hold = "false";
defparam \alu_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneive_io_ibuf \dram_in[0]~input (
	.i(dram_in[0]),
	.ibar(gnd),
	.o(\dram_in[0]~input_o ));
// synopsys translate_off
defparam \dram_in[0]~input .bus_hold = "false";
defparam \dram_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \state_machine|Add0~0 (
// Equation(s):
// \state_machine|Add0~0_combout  = \state_machine|state [0] $ (VCC)
// \state_machine|Add0~1  = CARRY(\state_machine|state [0])

	.dataa(\state_machine|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\state_machine|Add0~0_combout ),
	.cout(\state_machine|Add0~1 ));
// synopsys translate_off
defparam \state_machine|Add0~0 .lut_mask = 16'h55AA;
defparam \state_machine|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \state_machine|Add0~2 (
// Equation(s):
// \state_machine|Add0~2_combout  = (\state_machine|state [1] & (!\state_machine|Add0~1 )) # (!\state_machine|state [1] & ((\state_machine|Add0~1 ) # (GND)))
// \state_machine|Add0~3  = CARRY((!\state_machine|Add0~1 ) # (!\state_machine|state [1]))

	.dataa(gnd),
	.datab(\state_machine|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~1 ),
	.combout(\state_machine|Add0~2_combout ),
	.cout(\state_machine|Add0~3 ));
// synopsys translate_off
defparam \state_machine|Add0~2 .lut_mask = 16'h3C3F;
defparam \state_machine|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N8
cycloneive_io_ibuf \iram_in[11]~input (
	.i(iram_in[11]),
	.ibar(gnd),
	.o(\iram_in[11]~input_o ));
// synopsys translate_off
defparam \iram_in[11]~input .bus_hold = "false";
defparam \iram_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneive_lcell_comb \control_Unit|Selector5~0 (
// Equation(s):
// \control_Unit|Selector5~0_combout  = \state_machine|state [2] $ (((\state_machine|state [1] & \state_machine|state [0])))

	.dataa(\state_machine|state [2]),
	.datab(\state_machine|state [1]),
	.datac(gnd),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\control_Unit|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector5~0 .lut_mask = 16'h66AA;
defparam \control_Unit|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N15
cycloneive_io_ibuf \iram_in[12]~input (
	.i(iram_in[12]),
	.ibar(gnd),
	.o(\iram_in[12]~input_o ));
// synopsys translate_off
defparam \iram_in[12]~input .bus_hold = "false";
defparam \iram_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \processor|IR|data_out[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram_in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[12] .is_wysiwyg = "true";
defparam \processor|IR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \state_machine|Add0~4 (
// Equation(s):
// \state_machine|Add0~4_combout  = (\state_machine|state [2] & (\state_machine|Add0~3  $ (GND))) # (!\state_machine|state [2] & (!\state_machine|Add0~3  & VCC))
// \state_machine|Add0~5  = CARRY((\state_machine|state [2] & !\state_machine|Add0~3 ))

	.dataa(gnd),
	.datab(\state_machine|state [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~3 ),
	.combout(\state_machine|Add0~4_combout ),
	.cout(\state_machine|Add0~5 ));
// synopsys translate_off
defparam \state_machine|Add0~4 .lut_mask = 16'hC30C;
defparam \state_machine|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \state_machine|Add0~6 (
// Equation(s):
// \state_machine|Add0~6_combout  = (\state_machine|state [3] & (!\state_machine|Add0~5 )) # (!\state_machine|state [3] & ((\state_machine|Add0~5 ) # (GND)))
// \state_machine|Add0~7  = CARRY((!\state_machine|Add0~5 ) # (!\state_machine|state [3]))

	.dataa(\state_machine|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~5 ),
	.combout(\state_machine|Add0~6_combout ),
	.cout(\state_machine|Add0~7 ));
// synopsys translate_off
defparam \state_machine|Add0~6 .lut_mask = 16'h5A5F;
defparam \state_machine|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N22
cycloneive_io_ibuf \iram_in[15]~input (
	.i(iram_in[15]),
	.ibar(gnd),
	.o(\iram_in[15]~input_o ));
// synopsys translate_off
defparam \iram_in[15]~input .bus_hold = "false";
defparam \iram_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \processor|IR|data_out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram_in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[15] .is_wysiwyg = "true";
defparam \processor|IR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N22
cycloneive_io_ibuf \iram_in[14]~input (
	.i(iram_in[14]),
	.ibar(gnd),
	.o(\iram_in[14]~input_o ));
// synopsys translate_off
defparam \iram_in[14]~input .bus_hold = "false";
defparam \iram_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneive_lcell_comb \processor|IR|data_out[14]~feeder (
// Equation(s):
// \processor|IR|data_out[14]~feeder_combout  = \iram_in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[14]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \processor|IR|data_out[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[14] .is_wysiwyg = "true";
defparam \processor|IR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneive_lcell_comb \state_machine|state~4 (
// Equation(s):
// \state_machine|state~4_combout  = (\processor|IR|data_out [15]) # ((\processor|IR|data_out [14]) # ((\processor|IR|data_out [11] & \processor|IR|data_out [12])))

	.dataa(\processor|IR|data_out [15]),
	.datab(\processor|IR|data_out [11]),
	.datac(\processor|IR|data_out [12]),
	.datad(\processor|IR|data_out [14]),
	.cin(gnd),
	.combout(\state_machine|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~4 .lut_mask = 16'hFFEA;
defparam \state_machine|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N22
cycloneive_io_ibuf \iram_in[13]~input (
	.i(iram_in[13]),
	.ibar(gnd),
	.o(\iram_in[13]~input_o ));
// synopsys translate_off
defparam \iram_in[13]~input .bus_hold = "false";
defparam \iram_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y25_N31
dffeas \processor|IR|data_out[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram_in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[13] .is_wysiwyg = "true";
defparam \processor|IR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneive_lcell_comb \state_machine|state~5 (
// Equation(s):
// \state_machine|state~5_combout  = ((\state_machine|always0~6_combout  & ((\state_machine|state~4_combout ) # (\processor|IR|data_out [13])))) # (!\start~input_o )

	.dataa(\state_machine|state~4_combout ),
	.datab(\start~input_o ),
	.datac(\processor|IR|data_out [13]),
	.datad(\state_machine|always0~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~5 .lut_mask = 16'hFB33;
defparam \state_machine|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cycloneive_lcell_comb \state_machine|state[3]~12 (
// Equation(s):
// \state_machine|state[3]~12_combout  = (\state_machine|Add0~6_combout  & (!\state_machine|state~5_combout  & \state_machine|state[1]~8_combout ))

	.dataa(\state_machine|Add0~6_combout ),
	.datab(gnd),
	.datac(\state_machine|state~5_combout ),
	.datad(\state_machine|state[1]~8_combout ),
	.cin(gnd),
	.combout(\state_machine|state[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~12 .lut_mask = 16'h0A00;
defparam \state_machine|state[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneive_lcell_comb \state_machine|state[4]~13 (
// Equation(s):
// \state_machine|state[4]~13_combout  = (\state_machine|state[1]~3_combout  & (!\state_machine|state~5_combout  & \state_machine|always0~6_combout ))

	.dataa(\state_machine|state[1]~3_combout ),
	.datab(gnd),
	.datac(\state_machine|state~5_combout ),
	.datad(\state_machine|always0~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~13 .lut_mask = 16'h0A00;
defparam \state_machine|state[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneive_lcell_comb \state_machine|state[3]~14 (
// Equation(s):
// \state_machine|state[3]~14_combout  = (\state_machine|state[3]~12_combout ) # ((\processor|IR|data_out [11] & (!\processor|IR|data_out [12] & \state_machine|state[4]~13_combout )))

	.dataa(\processor|IR|data_out [11]),
	.datab(\processor|IR|data_out [12]),
	.datac(\state_machine|state[3]~12_combout ),
	.datad(\state_machine|state[4]~13_combout ),
	.cin(gnd),
	.combout(\state_machine|state[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~14 .lut_mask = 16'hF2F0;
defparam \state_machine|state[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N3
dffeas \state_machine|state[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state_machine|state[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[3] .is_wysiwyg = "true";
defparam \state_machine|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \state_machine|Add0~8 (
// Equation(s):
// \state_machine|Add0~8_combout  = (\state_machine|state [4] & (\state_machine|Add0~7  $ (GND))) # (!\state_machine|state [4] & (!\state_machine|Add0~7  & VCC))
// \state_machine|Add0~9  = CARRY((\state_machine|state [4] & !\state_machine|Add0~7 ))

	.dataa(gnd),
	.datab(\state_machine|state [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~7 ),
	.combout(\state_machine|Add0~8_combout ),
	.cout(\state_machine|Add0~9 ));
// synopsys translate_off
defparam \state_machine|Add0~8 .lut_mask = 16'hC30C;
defparam \state_machine|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cycloneive_lcell_comb \state_machine|state[4]~15 (
// Equation(s):
// \state_machine|state[4]~15_combout  = (\state_machine|Add0~8_combout  & (!\state_machine|state~5_combout  & \state_machine|state[1]~8_combout ))

	.dataa(\state_machine|Add0~8_combout ),
	.datab(gnd),
	.datac(\state_machine|state~5_combout ),
	.datad(\state_machine|state[1]~8_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~15 .lut_mask = 16'h0A00;
defparam \state_machine|state[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneive_lcell_comb \state_machine|state[4]~16 (
// Equation(s):
// \state_machine|state[4]~16_combout  = (\state_machine|state[4]~15_combout ) # ((\processor|IR|data_out [12] & \state_machine|state[4]~13_combout ))

	.dataa(gnd),
	.datab(\processor|IR|data_out [12]),
	.datac(\state_machine|state[4]~15_combout ),
	.datad(\state_machine|state[4]~13_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~16 .lut_mask = 16'hFCF0;
defparam \state_machine|state[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N25
dffeas \state_machine|state[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state_machine|state[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[4] .is_wysiwyg = "true";
defparam \state_machine|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \control_Unit|control_out[15]~0 (
// Equation(s):
// \control_Unit|control_out[15]~0_combout  = (\state_machine|state [4] & ((\state_machine|state [3]) # ((\state_machine|state [2] & \state_machine|state [1]))))

	.dataa(\state_machine|state [3]),
	.datab(\state_machine|state [2]),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state [4]),
	.cin(gnd),
	.combout(\control_Unit|control_out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|control_out[15]~0 .lut_mask = 16'hEA00;
defparam \control_Unit|control_out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneive_lcell_comb \state_machine|always0~8 (
// Equation(s):
// \state_machine|always0~8_combout  = (\state_machine|state [1] & (!\state_machine|state [0] & ((!\state_machine|state [4]) # (!\state_machine|state [2])))) # (!\state_machine|state [1] & (\state_machine|state [2] & ((\state_machine|state [4]))))

	.dataa(\state_machine|state [2]),
	.datab(\state_machine|state [0]),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state [4]),
	.cin(gnd),
	.combout(\state_machine|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~8 .lut_mask = 16'h1A30;
defparam \state_machine|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneive_lcell_comb \state_machine|always0~3 (
// Equation(s):
// \state_machine|always0~3_combout  = (\start~input_o  & !\state_machine|state [5])

	.dataa(gnd),
	.datab(\start~input_o ),
	.datac(\state_machine|state [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_machine|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~3 .lut_mask = 16'h0C0C;
defparam \state_machine|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \state_machine|always0~4 (
// Equation(s):
// \state_machine|always0~4_combout  = (\state_machine|always0~8_combout  & (\state_machine|always0~3_combout  & (\state_machine|state [3] $ (\state_machine|state [4]))))

	.dataa(\state_machine|state [3]),
	.datab(\state_machine|state [4]),
	.datac(\state_machine|always0~8_combout ),
	.datad(\state_machine|always0~3_combout ),
	.cin(gnd),
	.combout(\state_machine|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~4 .lut_mask = 16'h6000;
defparam \state_machine|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \state_machine|Add0~10 (
// Equation(s):
// \state_machine|Add0~10_combout  = \state_machine|Add0~9  $ (\state_machine|state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|state [5]),
	.cin(\state_machine|Add0~9 ),
	.combout(\state_machine|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Add0~10 .lut_mask = 16'h0FF0;
defparam \state_machine|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cycloneive_lcell_comb \state_machine|state~17 (
// Equation(s):
// \state_machine|state~17_combout  = (!\state_machine|always0~4_combout  & (\state_machine|Add0~10_combout  & \state_machine|state[1]~3_combout ))

	.dataa(\state_machine|always0~4_combout ),
	.datab(gnd),
	.datac(\state_machine|Add0~10_combout ),
	.datad(\state_machine|state[1]~3_combout ),
	.cin(gnd),
	.combout(\state_machine|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~17 .lut_mask = 16'h5000;
defparam \state_machine|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N27
dffeas \state_machine|state[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state_machine|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[5] .is_wysiwyg = "true";
defparam \state_machine|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \control_Unit|control_out[15]~1 (
// Equation(s):
// \control_Unit|control_out[15]~1_combout  = (!\control_Unit|control_out[15]~0_combout  & !\state_machine|state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_Unit|control_out[15]~0_combout ),
	.datad(\state_machine|state [5]),
	.cin(gnd),
	.combout(\control_Unit|control_out[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|control_out[15]~1 .lut_mask = 16'h000F;
defparam \control_Unit|control_out[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N21
dffeas \control_Unit|control_out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector5~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(\state_machine|state [3]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[11] .is_wysiwyg = "true";
defparam \control_Unit|control_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \processor|IR|data_out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram_in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[11] .is_wysiwyg = "true";
defparam \processor|IR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneive_io_ibuf \iram_in[10]~input (
	.i(iram_in[10]),
	.ibar(gnd),
	.o(\iram_in[10]~input_o ));
// synopsys translate_off
defparam \iram_in[10]~input .bus_hold = "false";
defparam \iram_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y25_N29
dffeas \processor|IR|data_out[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram_in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[10] .is_wysiwyg = "true";
defparam \processor|IR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cycloneive_lcell_comb \state_machine|state~6 (
// Equation(s):
// \state_machine|state~6_combout  = (\processor|IR|data_out [10] & ((!\processor|IR|data_out [12]))) # (!\processor|IR|data_out [10] & ((\processor|IR|data_out [11]) # (\processor|IR|data_out [12])))

	.dataa(\processor|IR|data_out [11]),
	.datab(gnd),
	.datac(\processor|IR|data_out [10]),
	.datad(\processor|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~6 .lut_mask = 16'h0FFA;
defparam \state_machine|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneive_lcell_comb \state_machine|state[1]~7 (
// Equation(s):
// \state_machine|state[1]~7_combout  = (\state_machine|state[1]~3_combout  & ((\state_machine|state~5_combout ) # ((\state_machine|state~6_combout  & \state_machine|always0~6_combout ))))

	.dataa(\state_machine|state[1]~3_combout ),
	.datab(\state_machine|state~6_combout ),
	.datac(\state_machine|state~5_combout ),
	.datad(\state_machine|always0~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~7 .lut_mask = 16'hA8A0;
defparam \state_machine|state[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneive_lcell_comb \state_machine|state[1]~9 (
// Equation(s):
// \state_machine|state[1]~9_combout  = (\state_machine|state[1]~7_combout ) # ((\state_machine|Add0~2_combout  & \state_machine|state[1]~8_combout ))

	.dataa(\state_machine|Add0~2_combout ),
	.datab(\state_machine|state[1]~7_combout ),
	.datac(gnd),
	.datad(\state_machine|state[1]~8_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~9 .lut_mask = 16'hEECC;
defparam \state_machine|state[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N9
dffeas \state_machine|state[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state_machine|state[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[1] .is_wysiwyg = "true";
defparam \state_machine|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \state_machine|always0~5 (
// Equation(s):
// \state_machine|always0~5_combout  = (!\state_machine|state [3] & (!\state_machine|state [4] & (!\state_machine|state [0] & \state_machine|always0~3_combout )))

	.dataa(\state_machine|state [3]),
	.datab(\state_machine|state [4]),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|always0~3_combout ),
	.cin(gnd),
	.combout(\state_machine|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~5 .lut_mask = 16'h0100;
defparam \state_machine|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneive_lcell_comb \state_machine|state[1]~3 (
// Equation(s):
// \state_machine|state[1]~3_combout  = (\start~input_o  & ((\state_machine|state [1]) # ((\state_machine|state [2]) # (!\state_machine|always0~5_combout ))))

	.dataa(\state_machine|state [1]),
	.datab(\state_machine|state [2]),
	.datac(\start~input_o ),
	.datad(\state_machine|always0~5_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~3 .lut_mask = 16'hE0F0;
defparam \state_machine|state[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneive_lcell_comb \state_machine|state[1]~8 (
// Equation(s):
// \state_machine|state[1]~8_combout  = (\state_machine|state[1]~3_combout  & (!\state_machine|always0~4_combout  & !\state_machine|always0~6_combout ))

	.dataa(\state_machine|state[1]~3_combout ),
	.datab(gnd),
	.datac(\state_machine|always0~4_combout ),
	.datad(\state_machine|always0~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~8 .lut_mask = 16'h000A;
defparam \state_machine|state[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneive_lcell_comb \state_machine|state[2]~10 (
// Equation(s):
// \state_machine|state[2]~10_combout  = (\state_machine|state[1]~3_combout  & ((\state_machine|state~5_combout ) # ((\processor|IR|data_out [10] & \state_machine|always0~6_combout ))))

	.dataa(\state_machine|state[1]~3_combout ),
	.datab(\processor|IR|data_out [10]),
	.datac(\state_machine|state~5_combout ),
	.datad(\state_machine|always0~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[2]~10 .lut_mask = 16'hA8A0;
defparam \state_machine|state[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \state_machine|state[2]~11 (
// Equation(s):
// \state_machine|state[2]~11_combout  = (\state_machine|state[2]~10_combout ) # ((\state_machine|state[1]~8_combout  & \state_machine|Add0~4_combout ))

	.dataa(\state_machine|state[1]~8_combout ),
	.datab(gnd),
	.datac(\state_machine|state[2]~10_combout ),
	.datad(\state_machine|Add0~4_combout ),
	.cin(gnd),
	.combout(\state_machine|state[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[2]~11 .lut_mask = 16'hFAF0;
defparam \state_machine|state[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N21
dffeas \state_machine|state[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state_machine|state[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[2] .is_wysiwyg = "true";
defparam \state_machine|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneive_lcell_comb \state_machine|always0~6 (
// Equation(s):
// \state_machine|always0~6_combout  = (\state_machine|state [2] & (\state_machine|state [1] & \state_machine|always0~5_combout ))

	.dataa(gnd),
	.datab(\state_machine|state [2]),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|always0~5_combout ),
	.cin(gnd),
	.combout(\state_machine|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~6 .lut_mask = 16'hC000;
defparam \state_machine|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneive_lcell_comb \state_machine|always0~7 (
// Equation(s):
// \state_machine|always0~7_combout  = (!\state_machine|state [2] & (\state_machine|always0~5_combout  & !\state_machine|state [1]))

	.dataa(gnd),
	.datab(\state_machine|state [2]),
	.datac(\state_machine|always0~5_combout ),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\state_machine|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~7 .lut_mask = 16'h0030;
defparam \state_machine|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneive_lcell_comb \state_machine|Selector4~0 (
// Equation(s):
// \state_machine|Selector4~0_combout  = (!\processor|IR|data_out [13] & ((\processor|IR|data_out [12] & (!\processor|IR|data_out [11])) # (!\processor|IR|data_out [12] & ((\processor|IR|data_out [11]) # (\processor|IR|data_out [10])))))

	.dataa(\processor|IR|data_out [12]),
	.datab(\processor|IR|data_out [13]),
	.datac(\processor|IR|data_out [11]),
	.datad(\processor|IR|data_out [10]),
	.cin(gnd),
	.combout(\state_machine|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Selector4~0 .lut_mask = 16'h1312;
defparam \state_machine|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneive_lcell_comb \state_machine|state~1 (
// Equation(s):
// \state_machine|state~1_combout  = (\state_machine|Selector4~0_combout  & (\start~input_o  & (!\processor|IR|data_out [15] & !\processor|IR|data_out [14])))

	.dataa(\state_machine|Selector4~0_combout ),
	.datab(\start~input_o ),
	.datac(\processor|IR|data_out [15]),
	.datad(\processor|IR|data_out [14]),
	.cin(gnd),
	.combout(\state_machine|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~1 .lut_mask = 16'h0008;
defparam \state_machine|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneive_lcell_comb \state_machine|state~0 (
// Equation(s):
// \state_machine|state~0_combout  = (\start~input_o  & (!\state_machine|always0~6_combout  & ((\state_machine|always0~4_combout ) # (\state_machine|Add0~0_combout ))))

	.dataa(\state_machine|always0~4_combout ),
	.datab(\start~input_o ),
	.datac(\state_machine|Add0~0_combout ),
	.datad(\state_machine|always0~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~0 .lut_mask = 16'h00C8;
defparam \state_machine|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneive_lcell_comb \state_machine|state~2 (
// Equation(s):
// \state_machine|state~2_combout  = (\state_machine|always0~7_combout ) # ((\state_machine|state~0_combout ) # ((\state_machine|always0~6_combout  & \state_machine|state~1_combout )))

	.dataa(\state_machine|always0~6_combout ),
	.datab(\state_machine|always0~7_combout ),
	.datac(\state_machine|state~1_combout ),
	.datad(\state_machine|state~0_combout ),
	.cin(gnd),
	.combout(\state_machine|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~2 .lut_mask = 16'hFFEC;
defparam \state_machine|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \state_machine|state[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state_machine|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[0] .is_wysiwyg = "true";
defparam \state_machine|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \control_Unit|Selector8~0 (
// Equation(s):
// \control_Unit|Selector8~0_combout  = (!\state_machine|state [2] & (\state_machine|state [0] $ (\state_machine|state [1])))

	.dataa(\state_machine|state [0]),
	.datab(\state_machine|state [2]),
	.datac(gnd),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\control_Unit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector8~0 .lut_mask = 16'h1122;
defparam \control_Unit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N17
dffeas \control_Unit|control_out[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector8~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(!\state_machine|state [3]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[8] .is_wysiwyg = "true";
defparam \control_Unit|control_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \processor|R1|data_out[0]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \control_Unit|Selector7~0 (
// Equation(s):
// \control_Unit|Selector7~0_combout  = (\state_machine|state [2] & (\state_machine|state [0] $ (\state_machine|state [1])))

	.dataa(\state_machine|state [0]),
	.datab(\state_machine|state [2]),
	.datac(gnd),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\control_Unit|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector7~0 .lut_mask = 16'h4488;
defparam \control_Unit|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \control_Unit|control_out[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector7~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(!\state_machine|state [3]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[9] .is_wysiwyg = "true";
defparam \control_Unit|control_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N17
dffeas \processor|R2|data_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[0] .is_wysiwyg = "true";
defparam \processor|R2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cycloneive_lcell_comb \processor|ALU|alu_out[0]~16 (
// Equation(s):
// \processor|ALU|alu_out[0]~16_combout  = (\processor|R1|data_out[0]~_Duplicate_1_q  & (\processor|R2|data_out [0] $ (VCC))) # (!\processor|R1|data_out[0]~_Duplicate_1_q  & (\processor|R2|data_out [0] & VCC))
// \processor|ALU|alu_out[0]~17  = CARRY((\processor|R1|data_out[0]~_Duplicate_1_q  & \processor|R2|data_out [0]))

	.dataa(\processor|R1|data_out[0]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[0]~16_combout ),
	.cout(\processor|ALU|alu_out[0]~17 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[0]~16 .lut_mask = 16'h6688;
defparam \processor|ALU|alu_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cycloneive_lcell_comb \processor|ALU|alu_out[0]~feeder (
// Equation(s):
// \processor|ALU|alu_out[0]~feeder_combout  = \processor|ALU|alu_out[0]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[0]~16_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneive_io_ibuf \dram_in[1]~input (
	.i(dram_in[1]),
	.ibar(gnd),
	.o(\dram_in[1]~input_o ));
// synopsys translate_off
defparam \dram_in[1]~input .bus_hold = "false";
defparam \dram_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N22
cycloneive_io_ibuf \dram_in[2]~input (
	.i(dram_in[2]),
	.ibar(gnd),
	.o(\dram_in[2]~input_o ));
// synopsys translate_off
defparam \dram_in[2]~input .bus_hold = "false";
defparam \dram_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N22
cycloneive_io_ibuf \dram_in[3]~input (
	.i(dram_in[3]),
	.ibar(gnd),
	.o(\dram_in[3]~input_o ));
// synopsys translate_off
defparam \dram_in[3]~input .bus_hold = "false";
defparam \dram_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneive_io_ibuf \dram_in[4]~input (
	.i(dram_in[4]),
	.ibar(gnd),
	.o(\dram_in[4]~input_o ));
// synopsys translate_off
defparam \dram_in[4]~input .bus_hold = "false";
defparam \dram_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N15
cycloneive_io_ibuf \dram_in[5]~input (
	.i(dram_in[5]),
	.ibar(gnd),
	.o(\dram_in[5]~input_o ));
// synopsys translate_off
defparam \dram_in[5]~input .bus_hold = "false";
defparam \dram_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N29
cycloneive_io_ibuf \dram_in[6]~input (
	.i(dram_in[6]),
	.ibar(gnd),
	.o(\dram_in[6]~input_o ));
// synopsys translate_off
defparam \dram_in[6]~input .bus_hold = "false";
defparam \dram_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N15
cycloneive_io_ibuf \dram_in[7]~input (
	.i(dram_in[7]),
	.ibar(gnd),
	.o(\dram_in[7]~input_o ));
// synopsys translate_off
defparam \dram_in[7]~input .bus_hold = "false";
defparam \dram_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N22
cycloneive_io_ibuf \dram_in[8]~input (
	.i(dram_in[8]),
	.ibar(gnd),
	.o(\dram_in[8]~input_o ));
// synopsys translate_off
defparam \dram_in[8]~input .bus_hold = "false";
defparam \dram_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N22
cycloneive_io_ibuf \dram_in[9]~input (
	.i(dram_in[9]),
	.ibar(gnd),
	.o(\dram_in[9]~input_o ));
// synopsys translate_off
defparam \dram_in[9]~input .bus_hold = "false";
defparam \dram_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N29
cycloneive_io_ibuf \dram_in[10]~input (
	.i(dram_in[10]),
	.ibar(gnd),
	.o(\dram_in[10]~input_o ));
// synopsys translate_off
defparam \dram_in[10]~input .bus_hold = "false";
defparam \dram_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N29
cycloneive_io_ibuf \dram_in[11]~input (
	.i(dram_in[11]),
	.ibar(gnd),
	.o(\dram_in[11]~input_o ));
// synopsys translate_off
defparam \dram_in[11]~input .bus_hold = "false";
defparam \dram_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N29
cycloneive_io_ibuf \dram_in[12]~input (
	.i(dram_in[12]),
	.ibar(gnd),
	.o(\dram_in[12]~input_o ));
// synopsys translate_off
defparam \dram_in[12]~input .bus_hold = "false";
defparam \dram_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \dram_in[13]~input (
	.i(dram_in[13]),
	.ibar(gnd),
	.o(\dram_in[13]~input_o ));
// synopsys translate_off
defparam \dram_in[13]~input .bus_hold = "false";
defparam \dram_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N29
cycloneive_io_ibuf \dram_in[14]~input (
	.i(dram_in[14]),
	.ibar(gnd),
	.o(\dram_in[14]~input_o ));
// synopsys translate_off
defparam \dram_in[14]~input .bus_hold = "false";
defparam \dram_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N22
cycloneive_io_ibuf \dram_in[15]~input (
	.i(dram_in[15]),
	.ibar(gnd),
	.o(\dram_in[15]~input_o ));
// synopsys translate_off
defparam \dram_in[15]~input .bus_hold = "false";
defparam \dram_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y25_N19
dffeas \processor|R2|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[1] .is_wysiwyg = "true";
defparam \processor|R2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N21
dffeas \processor|R2|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[2] .is_wysiwyg = "true";
defparam \processor|R2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N23
dffeas \processor|R2|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[3] .is_wysiwyg = "true";
defparam \processor|R2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \processor|R2|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[4] .is_wysiwyg = "true";
defparam \processor|R2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N27
dffeas \processor|R2|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[5] .is_wysiwyg = "true";
defparam \processor|R2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cycloneive_lcell_comb \processor|R2|data_out[6]~feeder (
// Equation(s):
// \processor|R2|data_out[6]~feeder_combout  = \dram_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_in[6]~input_o ),
	.cin(gnd),
	.combout(\processor|R2|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|R2|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|R2|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N25
dffeas \processor|R2|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|R2|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[6] .is_wysiwyg = "true";
defparam \processor|R2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cycloneive_lcell_comb \processor|R2|data_out[7]~feeder (
// Equation(s):
// \processor|R2|data_out[7]~feeder_combout  = \dram_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_in[7]~input_o ),
	.cin(gnd),
	.combout(\processor|R2|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|R2|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \processor|R2|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N31
dffeas \processor|R2|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|R2|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[7] .is_wysiwyg = "true";
defparam \processor|R2|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N17
dffeas \processor|R2|data_out[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[8] .is_wysiwyg = "true";
defparam \processor|R2|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N18
cycloneive_lcell_comb \processor|R2|data_out[9]~feeder (
// Equation(s):
// \processor|R2|data_out[9]~feeder_combout  = \dram_in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_in[9]~input_o ),
	.cin(gnd),
	.combout(\processor|R2|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|R2|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \processor|R2|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N19
dffeas \processor|R2|data_out[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|R2|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[9] .is_wysiwyg = "true";
defparam \processor|R2|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cycloneive_lcell_comb \processor|R2|data_out[10]~feeder (
// Equation(s):
// \processor|R2|data_out[10]~feeder_combout  = \dram_in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_in[10]~input_o ),
	.cin(gnd),
	.combout(\processor|R2|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|R2|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|R2|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N9
dffeas \processor|R2|data_out[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|R2|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[10] .is_wysiwyg = "true";
defparam \processor|R2|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N11
dffeas \processor|R2|data_out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[11] .is_wysiwyg = "true";
defparam \processor|R2|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N25
dffeas \processor|R2|data_out[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[12] .is_wysiwyg = "true";
defparam \processor|R2|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N27
dffeas \processor|R2|data_out[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[13] .is_wysiwyg = "true";
defparam \processor|R2|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N13
dffeas \processor|R2|data_out[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[14] .is_wysiwyg = "true";
defparam \processor|R2|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cycloneive_lcell_comb \processor|R2|data_out[15]~feeder (
// Equation(s):
// \processor|R2|data_out[15]~feeder_combout  = \dram_in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_in[15]~input_o ),
	.cin(gnd),
	.combout(\processor|R2|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|R2|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \processor|R2|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N7
dffeas \processor|R2|data_out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|R2|data_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R2|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R2|data_out[15] .is_wysiwyg = "true";
defparam \processor|R2|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X18_Y25_N0
cycloneive_mac_mult \processor|ALU|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(\control_Unit|control_out [8]),
	.dataa({\dram_in[15]~input_o ,\dram_in[14]~input_o ,\dram_in[13]~input_o ,\dram_in[12]~input_o ,\dram_in[11]~input_o ,\dram_in[10]~input_o ,\dram_in[9]~input_o ,\dram_in[8]~input_o ,\dram_in[7]~input_o ,\dram_in[6]~input_o ,\dram_in[5]~input_o ,\dram_in[4]~input_o ,
\dram_in[3]~input_o ,\dram_in[2]~input_o ,\dram_in[1]~input_o ,\dram_in[0]~input_o ,gnd,gnd}),
	.datab({\processor|R2|data_out [15],\processor|R2|data_out [14],\processor|R2|data_out [13],\processor|R2|data_out [12],\processor|R2|data_out [11],\processor|R2|data_out [10],\processor|R2|data_out [9],\processor|R2|data_out [8],\processor|R2|data_out [7],\processor|R2|data_out [6],\processor|R2|data_out [5],
\processor|R2|data_out [4],\processor|R2|data_out [3],\processor|R2|data_out [2],\processor|R2|data_out [1],\processor|R2|data_out [0],gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\processor|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \processor|ALU|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \processor|ALU|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \processor|ALU|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \processor|ALU|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \processor|ALU|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \processor|ALU|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y25_N2
cycloneive_mac_out \processor|ALU|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\processor|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\processor|ALU|Mult0|auto_generated|mac_mult1~dataout ,
\processor|ALU|Mult0|auto_generated|mac_mult1~3 ,\processor|ALU|Mult0|auto_generated|mac_mult1~2 ,\processor|ALU|Mult0|auto_generated|mac_mult1~1 ,\processor|ALU|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\processor|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \processor|ALU|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \processor|ALU|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \control_Unit|Selector2~1 (
// Equation(s):
// \control_Unit|Selector2~1_combout  = (\state_machine|state [0] & \state_machine|state [1])

	.dataa(\state_machine|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\control_Unit|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector2~1 .lut_mask = 16'hAA00;
defparam \control_Unit|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneive_lcell_comb \control_Unit|control_out[0]~feeder (
// Equation(s):
// \control_Unit|control_out[0]~feeder_combout  = \control_Unit|Selector2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_Unit|Selector2~1_combout ),
	.cin(gnd),
	.combout(\control_Unit|control_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|control_out[0]~feeder .lut_mask = 16'hFF00;
defparam \control_Unit|control_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \state_machine|state[0]~_wirecell (
// Equation(s):
// \state_machine|state[0]~_wirecell_combout  = !\state_machine|state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\state_machine|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \state_machine|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \control_Unit|control_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|control_out[0]~feeder_combout ),
	.asdata(\state_machine|state[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [4]),
	.sload(\state_machine|state [2]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[0] .is_wysiwyg = "true";
defparam \control_Unit|control_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneive_lcell_comb \control_Unit|Selector15~0 (
// Equation(s):
// \control_Unit|Selector15~0_combout  = (\state_machine|state [0] & \state_machine|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|state [2]),
	.cin(gnd),
	.combout(\control_Unit|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector15~0 .lut_mask = 16'hF000;
defparam \control_Unit|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \control_Unit|control_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [4]),
	.sload(gnd),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[1] .is_wysiwyg = "true";
defparam \control_Unit|control_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_lcell_comb \processor|ALU|Equal1~0 (
// Equation(s):
// \processor|ALU|Equal1~0_combout  = (!\control_Unit|control_out [0] & \control_Unit|control_out [1])

	.dataa(gnd),
	.datab(\control_Unit|control_out [0]),
	.datac(gnd),
	.datad(\control_Unit|control_out [1]),
	.cin(gnd),
	.combout(\processor|ALU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|Equal1~0 .lut_mask = 16'h3300;
defparam \processor|ALU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneive_lcell_comb \processor|ALU|WideNor0~0 (
// Equation(s):
// \processor|ALU|WideNor0~0_combout  = \control_Unit|control_out [0] $ (\control_Unit|control_out [1])

	.dataa(gnd),
	.datab(\control_Unit|control_out [0]),
	.datac(gnd),
	.datad(\control_Unit|control_out [1]),
	.cin(gnd),
	.combout(\processor|ALU|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|WideNor0~0 .lut_mask = 16'h33CC;
defparam \processor|ALU|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N9
dffeas \processor|ALU|alu_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[0]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~dataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[0] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneive_lcell_comb \processor|AC|data_out[0]~feeder (
// Equation(s):
// \processor|AC|data_out[0]~feeder_combout  = \processor|ALU|alu_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [0]),
	.cin(gnd),
	.combout(\processor|AC|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_lcell_comb \control_Unit|control_out[10]~feeder (
// Equation(s):
// \control_Unit|control_out[10]~feeder_combout  = \control_Unit|Selector2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_Unit|Selector2~1_combout ),
	.cin(gnd),
	.combout(\control_Unit|control_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|control_out[10]~feeder .lut_mask = 16'hFF00;
defparam \control_Unit|control_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \control_Unit|control_out[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|control_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [4]),
	.sload(\state_machine|state [2]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[10] .is_wysiwyg = "true";
defparam \control_Unit|control_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \processor|AC|data_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[0] .is_wysiwyg = "true";
defparam \processor|AC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N3
dffeas \processor|R1|data_out[1]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N2
cycloneive_lcell_comb \processor|ALU|alu_out[1]~18 (
// Equation(s):
// \processor|ALU|alu_out[1]~18_combout  = (\processor|R2|data_out [1] & ((\processor|R1|data_out[1]~_Duplicate_1_q  & (\processor|ALU|alu_out[0]~17  & VCC)) # (!\processor|R1|data_out[1]~_Duplicate_1_q  & (!\processor|ALU|alu_out[0]~17 )))) # 
// (!\processor|R2|data_out [1] & ((\processor|R1|data_out[1]~_Duplicate_1_q  & (!\processor|ALU|alu_out[0]~17 )) # (!\processor|R1|data_out[1]~_Duplicate_1_q  & ((\processor|ALU|alu_out[0]~17 ) # (GND)))))
// \processor|ALU|alu_out[1]~19  = CARRY((\processor|R2|data_out [1] & (!\processor|R1|data_out[1]~_Duplicate_1_q  & !\processor|ALU|alu_out[0]~17 )) # (!\processor|R2|data_out [1] & ((!\processor|ALU|alu_out[0]~17 ) # 
// (!\processor|R1|data_out[1]~_Duplicate_1_q ))))

	.dataa(\processor|R2|data_out [1]),
	.datab(\processor|R1|data_out[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[0]~17 ),
	.combout(\processor|ALU|alu_out[1]~18_combout ),
	.cout(\processor|ALU|alu_out[1]~19 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[1]~18 .lut_mask = 16'h9617;
defparam \processor|ALU|alu_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cycloneive_lcell_comb \processor|ALU|alu_out[1]~feeder (
// Equation(s):
// \processor|ALU|alu_out[1]~feeder_combout  = \processor|ALU|alu_out[1]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[1]~18_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N31
dffeas \processor|ALU|alu_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[1]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[1] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneive_lcell_comb \processor|AC|data_out[1]~feeder (
// Equation(s):
// \processor|AC|data_out[1]~feeder_combout  = \processor|ALU|alu_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [1]),
	.cin(gnd),
	.combout(\processor|AC|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \processor|AC|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[1] .is_wysiwyg = "true";
defparam \processor|AC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N5
dffeas \processor|R1|data_out[2]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N4
cycloneive_lcell_comb \processor|ALU|alu_out[2]~20 (
// Equation(s):
// \processor|ALU|alu_out[2]~20_combout  = ((\processor|R2|data_out [2] $ (\processor|R1|data_out[2]~_Duplicate_1_q  $ (!\processor|ALU|alu_out[1]~19 )))) # (GND)
// \processor|ALU|alu_out[2]~21  = CARRY((\processor|R2|data_out [2] & ((\processor|R1|data_out[2]~_Duplicate_1_q ) # (!\processor|ALU|alu_out[1]~19 ))) # (!\processor|R2|data_out [2] & (\processor|R1|data_out[2]~_Duplicate_1_q  & 
// !\processor|ALU|alu_out[1]~19 )))

	.dataa(\processor|R2|data_out [2]),
	.datab(\processor|R1|data_out[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[1]~19 ),
	.combout(\processor|ALU|alu_out[2]~20_combout ),
	.cout(\processor|ALU|alu_out[2]~21 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[2]~20 .lut_mask = 16'h698E;
defparam \processor|ALU|alu_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cycloneive_lcell_comb \processor|ALU|alu_out[2]~feeder (
// Equation(s):
// \processor|ALU|alu_out[2]~feeder_combout  = \processor|ALU|alu_out[2]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[2]~20_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N17
dffeas \processor|ALU|alu_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[2]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[2] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneive_lcell_comb \processor|AC|data_out[2]~feeder (
// Equation(s):
// \processor|AC|data_out[2]~feeder_combout  = \processor|ALU|alu_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [2]),
	.cin(gnd),
	.combout(\processor|AC|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \processor|AC|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[2] .is_wysiwyg = "true";
defparam \processor|AC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N7
dffeas \processor|R1|data_out[3]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N6
cycloneive_lcell_comb \processor|ALU|alu_out[3]~22 (
// Equation(s):
// \processor|ALU|alu_out[3]~22_combout  = (\processor|R1|data_out[3]~_Duplicate_1_q  & ((\processor|R2|data_out [3] & (\processor|ALU|alu_out[2]~21  & VCC)) # (!\processor|R2|data_out [3] & (!\processor|ALU|alu_out[2]~21 )))) # 
// (!\processor|R1|data_out[3]~_Duplicate_1_q  & ((\processor|R2|data_out [3] & (!\processor|ALU|alu_out[2]~21 )) # (!\processor|R2|data_out [3] & ((\processor|ALU|alu_out[2]~21 ) # (GND)))))
// \processor|ALU|alu_out[3]~23  = CARRY((\processor|R1|data_out[3]~_Duplicate_1_q  & (!\processor|R2|data_out [3] & !\processor|ALU|alu_out[2]~21 )) # (!\processor|R1|data_out[3]~_Duplicate_1_q  & ((!\processor|ALU|alu_out[2]~21 ) # (!\processor|R2|data_out 
// [3]))))

	.dataa(\processor|R1|data_out[3]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[2]~21 ),
	.combout(\processor|ALU|alu_out[3]~22_combout ),
	.cout(\processor|ALU|alu_out[3]~23 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[3]~22 .lut_mask = 16'h9617;
defparam \processor|ALU|alu_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cycloneive_lcell_comb \processor|ALU|alu_out[3]~feeder (
// Equation(s):
// \processor|ALU|alu_out[3]~feeder_combout  = \processor|ALU|alu_out[3]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[3]~22_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N7
dffeas \processor|ALU|alu_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[3]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[3] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_lcell_comb \processor|AC|data_out[3]~feeder (
// Equation(s):
// \processor|AC|data_out[3]~feeder_combout  = \processor|ALU|alu_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|ALU|alu_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|AC|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[3]~feeder .lut_mask = 16'hF0F0;
defparam \processor|AC|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \processor|AC|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[3] .is_wysiwyg = "true";
defparam \processor|AC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N29
dffeas \processor|R1|data_out[4]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N8
cycloneive_lcell_comb \processor|ALU|alu_out[4]~24 (
// Equation(s):
// \processor|ALU|alu_out[4]~24_combout  = ((\processor|R2|data_out [4] $ (\processor|R1|data_out[4]~_Duplicate_1_q  $ (!\processor|ALU|alu_out[3]~23 )))) # (GND)
// \processor|ALU|alu_out[4]~25  = CARRY((\processor|R2|data_out [4] & ((\processor|R1|data_out[4]~_Duplicate_1_q ) # (!\processor|ALU|alu_out[3]~23 ))) # (!\processor|R2|data_out [4] & (\processor|R1|data_out[4]~_Duplicate_1_q  & 
// !\processor|ALU|alu_out[3]~23 )))

	.dataa(\processor|R2|data_out [4]),
	.datab(\processor|R1|data_out[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[3]~23 ),
	.combout(\processor|ALU|alu_out[4]~24_combout ),
	.cout(\processor|ALU|alu_out[4]~25 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[4]~24 .lut_mask = 16'h698E;
defparam \processor|ALU|alu_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cycloneive_lcell_comb \processor|ALU|alu_out[4]~feeder (
// Equation(s):
// \processor|ALU|alu_out[4]~feeder_combout  = \processor|ALU|alu_out[4]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[4]~24_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[4]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N1
dffeas \processor|ALU|alu_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[4]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[4] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneive_lcell_comb \processor|AC|data_out[4]~feeder (
// Equation(s):
// \processor|AC|data_out[4]~feeder_combout  = \processor|ALU|alu_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|ALU|alu_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|AC|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[4]~feeder .lut_mask = 16'hF0F0;
defparam \processor|AC|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \processor|AC|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[4] .is_wysiwyg = "true";
defparam \processor|AC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N21
dffeas \processor|R1|data_out[5]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N10
cycloneive_lcell_comb \processor|ALU|alu_out[5]~26 (
// Equation(s):
// \processor|ALU|alu_out[5]~26_combout  = (\processor|R1|data_out[5]~_Duplicate_1_q  & ((\processor|R2|data_out [5] & (\processor|ALU|alu_out[4]~25  & VCC)) # (!\processor|R2|data_out [5] & (!\processor|ALU|alu_out[4]~25 )))) # 
// (!\processor|R1|data_out[5]~_Duplicate_1_q  & ((\processor|R2|data_out [5] & (!\processor|ALU|alu_out[4]~25 )) # (!\processor|R2|data_out [5] & ((\processor|ALU|alu_out[4]~25 ) # (GND)))))
// \processor|ALU|alu_out[5]~27  = CARRY((\processor|R1|data_out[5]~_Duplicate_1_q  & (!\processor|R2|data_out [5] & !\processor|ALU|alu_out[4]~25 )) # (!\processor|R1|data_out[5]~_Duplicate_1_q  & ((!\processor|ALU|alu_out[4]~25 ) # (!\processor|R2|data_out 
// [5]))))

	.dataa(\processor|R1|data_out[5]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[4]~25 ),
	.combout(\processor|ALU|alu_out[5]~26_combout ),
	.cout(\processor|ALU|alu_out[5]~27 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[5]~26 .lut_mask = 16'h9617;
defparam \processor|ALU|alu_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cycloneive_lcell_comb \processor|ALU|alu_out[5]~feeder (
// Equation(s):
// \processor|ALU|alu_out[5]~feeder_combout  = \processor|ALU|alu_out[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[5]~26_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N15
dffeas \processor|ALU|alu_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[5]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[5] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cycloneive_lcell_comb \processor|AC|data_out[5]~feeder (
// Equation(s):
// \processor|AC|data_out[5]~feeder_combout  = \processor|ALU|alu_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [5]),
	.cin(gnd),
	.combout(\processor|AC|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N13
dffeas \processor|AC|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[5] .is_wysiwyg = "true";
defparam \processor|AC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N31
dffeas \processor|R1|data_out[6]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cycloneive_lcell_comb \processor|ALU|alu_out[6]~28 (
// Equation(s):
// \processor|ALU|alu_out[6]~28_combout  = ((\processor|R1|data_out[6]~_Duplicate_1_q  $ (\processor|R2|data_out [6] $ (!\processor|ALU|alu_out[5]~27 )))) # (GND)
// \processor|ALU|alu_out[6]~29  = CARRY((\processor|R1|data_out[6]~_Duplicate_1_q  & ((\processor|R2|data_out [6]) # (!\processor|ALU|alu_out[5]~27 ))) # (!\processor|R1|data_out[6]~_Duplicate_1_q  & (\processor|R2|data_out [6] & 
// !\processor|ALU|alu_out[5]~27 )))

	.dataa(\processor|R1|data_out[6]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[5]~27 ),
	.combout(\processor|ALU|alu_out[6]~28_combout ),
	.cout(\processor|ALU|alu_out[6]~29 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[6]~28 .lut_mask = 16'h698E;
defparam \processor|ALU|alu_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneive_lcell_comb \processor|ALU|alu_out[6]~feeder (
// Equation(s):
// \processor|ALU|alu_out[6]~feeder_combout  = \processor|ALU|alu_out[6]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[6]~28_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \processor|ALU|alu_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[6]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[6] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneive_lcell_comb \processor|AC|data_out[6]~feeder (
// Equation(s):
// \processor|AC|data_out[6]~feeder_combout  = \processor|ALU|alu_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [6]),
	.cin(gnd),
	.combout(\processor|AC|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \processor|AC|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[6] .is_wysiwyg = "true";
defparam \processor|AC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N2
cycloneive_lcell_comb \processor|R1|data_out[7]~_Duplicate_1feeder (
// Equation(s):
// \processor|R1|data_out[7]~_Duplicate_1feeder_combout  = \dram_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_in[7]~input_o ),
	.cin(gnd),
	.combout(\processor|R1|data_out[7]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|R1|data_out[7]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \processor|R1|data_out[7]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N3
dffeas \processor|R1|data_out[7]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|R1|data_out[7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N14
cycloneive_lcell_comb \processor|ALU|alu_out[7]~30 (
// Equation(s):
// \processor|ALU|alu_out[7]~30_combout  = (\processor|R1|data_out[7]~_Duplicate_1_q  & ((\processor|R2|data_out [7] & (\processor|ALU|alu_out[6]~29  & VCC)) # (!\processor|R2|data_out [7] & (!\processor|ALU|alu_out[6]~29 )))) # 
// (!\processor|R1|data_out[7]~_Duplicate_1_q  & ((\processor|R2|data_out [7] & (!\processor|ALU|alu_out[6]~29 )) # (!\processor|R2|data_out [7] & ((\processor|ALU|alu_out[6]~29 ) # (GND)))))
// \processor|ALU|alu_out[7]~31  = CARRY((\processor|R1|data_out[7]~_Duplicate_1_q  & (!\processor|R2|data_out [7] & !\processor|ALU|alu_out[6]~29 )) # (!\processor|R1|data_out[7]~_Duplicate_1_q  & ((!\processor|ALU|alu_out[6]~29 ) # (!\processor|R2|data_out 
// [7]))))

	.dataa(\processor|R1|data_out[7]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[6]~29 ),
	.combout(\processor|ALU|alu_out[7]~30_combout ),
	.cout(\processor|ALU|alu_out[7]~31 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[7]~30 .lut_mask = 16'h9617;
defparam \processor|ALU|alu_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cycloneive_lcell_comb \processor|ALU|alu_out[7]~feeder (
// Equation(s):
// \processor|ALU|alu_out[7]~feeder_combout  = \processor|ALU|alu_out[7]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[7]~30_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[7]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N19
dffeas \processor|ALU|alu_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[7]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[7] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N22
cycloneive_lcell_comb \processor|AC|data_out[7]~feeder (
// Equation(s):
// \processor|AC|data_out[7]~feeder_combout  = \processor|ALU|alu_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [7]),
	.cin(gnd),
	.combout(\processor|AC|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N23
dffeas \processor|AC|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[7] .is_wysiwyg = "true";
defparam \processor|AC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N5
dffeas \processor|R1|data_out[8]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N16
cycloneive_lcell_comb \processor|ALU|alu_out[8]~32 (
// Equation(s):
// \processor|ALU|alu_out[8]~32_combout  = ((\processor|R1|data_out[8]~_Duplicate_1_q  $ (\processor|R2|data_out [8] $ (!\processor|ALU|alu_out[7]~31 )))) # (GND)
// \processor|ALU|alu_out[8]~33  = CARRY((\processor|R1|data_out[8]~_Duplicate_1_q  & ((\processor|R2|data_out [8]) # (!\processor|ALU|alu_out[7]~31 ))) # (!\processor|R1|data_out[8]~_Duplicate_1_q  & (\processor|R2|data_out [8] & 
// !\processor|ALU|alu_out[7]~31 )))

	.dataa(\processor|R1|data_out[8]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[7]~31 ),
	.combout(\processor|ALU|alu_out[8]~32_combout ),
	.cout(\processor|ALU|alu_out[8]~33 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[8]~32 .lut_mask = 16'h698E;
defparam \processor|ALU|alu_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cycloneive_lcell_comb \processor|ALU|alu_out[8]~feeder (
// Equation(s):
// \processor|ALU|alu_out[8]~feeder_combout  = \processor|ALU|alu_out[8]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[8]~32_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N13
dffeas \processor|ALU|alu_out[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[8]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[8] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cycloneive_lcell_comb \processor|AC|data_out[8]~feeder (
// Equation(s):
// \processor|AC|data_out[8]~feeder_combout  = \processor|ALU|alu_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [8]),
	.cin(gnd),
	.combout(\processor|AC|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N5
dffeas \processor|AC|data_out[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[8] .is_wysiwyg = "true";
defparam \processor|AC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \processor|R1|data_out[9]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N18
cycloneive_lcell_comb \processor|ALU|alu_out[9]~34 (
// Equation(s):
// \processor|ALU|alu_out[9]~34_combout  = (\processor|R1|data_out[9]~_Duplicate_1_q  & ((\processor|R2|data_out [9] & (\processor|ALU|alu_out[8]~33  & VCC)) # (!\processor|R2|data_out [9] & (!\processor|ALU|alu_out[8]~33 )))) # 
// (!\processor|R1|data_out[9]~_Duplicate_1_q  & ((\processor|R2|data_out [9] & (!\processor|ALU|alu_out[8]~33 )) # (!\processor|R2|data_out [9] & ((\processor|ALU|alu_out[8]~33 ) # (GND)))))
// \processor|ALU|alu_out[9]~35  = CARRY((\processor|R1|data_out[9]~_Duplicate_1_q  & (!\processor|R2|data_out [9] & !\processor|ALU|alu_out[8]~33 )) # (!\processor|R1|data_out[9]~_Duplicate_1_q  & ((!\processor|ALU|alu_out[8]~33 ) # (!\processor|R2|data_out 
// [9]))))

	.dataa(\processor|R1|data_out[9]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[8]~33 ),
	.combout(\processor|ALU|alu_out[9]~34_combout ),
	.cout(\processor|ALU|alu_out[9]~35 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[9]~34 .lut_mask = 16'h9617;
defparam \processor|ALU|alu_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cycloneive_lcell_comb \processor|ALU|alu_out[9]~feeder (
// Equation(s):
// \processor|ALU|alu_out[9]~feeder_combout  = \processor|ALU|alu_out[9]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[9]~34_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[9]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N11
dffeas \processor|ALU|alu_out[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[9]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[9] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cycloneive_lcell_comb \processor|AC|data_out[9]~feeder (
// Equation(s):
// \processor|AC|data_out[9]~feeder_combout  = \processor|ALU|alu_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [9]),
	.cin(gnd),
	.combout(\processor|AC|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N11
dffeas \processor|AC|data_out[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[9] .is_wysiwyg = "true";
defparam \processor|AC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cycloneive_lcell_comb \processor|R1|data_out[10]~_Duplicate_1feeder (
// Equation(s):
// \processor|R1|data_out[10]~_Duplicate_1feeder_combout  = \dram_in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_in[10]~input_o ),
	.cin(gnd),
	.combout(\processor|R1|data_out[10]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|R1|data_out[10]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \processor|R1|data_out[10]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N15
dffeas \processor|R1|data_out[10]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|R1|data_out[10]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N20
cycloneive_lcell_comb \processor|ALU|alu_out[10]~36 (
// Equation(s):
// \processor|ALU|alu_out[10]~36_combout  = ((\processor|R1|data_out[10]~_Duplicate_1_q  $ (\processor|R2|data_out [10] $ (!\processor|ALU|alu_out[9]~35 )))) # (GND)
// \processor|ALU|alu_out[10]~37  = CARRY((\processor|R1|data_out[10]~_Duplicate_1_q  & ((\processor|R2|data_out [10]) # (!\processor|ALU|alu_out[9]~35 ))) # (!\processor|R1|data_out[10]~_Duplicate_1_q  & (\processor|R2|data_out [10] & 
// !\processor|ALU|alu_out[9]~35 )))

	.dataa(\processor|R1|data_out[10]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[9]~35 ),
	.combout(\processor|ALU|alu_out[10]~36_combout ),
	.cout(\processor|ALU|alu_out[10]~37 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[10]~36 .lut_mask = 16'h698E;
defparam \processor|ALU|alu_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneive_lcell_comb \processor|ALU|alu_out[10]~feeder (
// Equation(s):
// \processor|ALU|alu_out[10]~feeder_combout  = \processor|ALU|alu_out[10]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[10]~36_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N5
dffeas \processor|ALU|alu_out[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[10]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[10] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneive_lcell_comb \processor|AC|data_out[10]~feeder (
// Equation(s):
// \processor|AC|data_out[10]~feeder_combout  = \processor|ALU|alu_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [10]),
	.cin(gnd),
	.combout(\processor|AC|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N13
dffeas \processor|AC|data_out[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[10] .is_wysiwyg = "true";
defparam \processor|AC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N1
dffeas \processor|R1|data_out[11]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N22
cycloneive_lcell_comb \processor|ALU|alu_out[11]~38 (
// Equation(s):
// \processor|ALU|alu_out[11]~38_combout  = (\processor|R2|data_out [11] & ((\processor|R1|data_out[11]~_Duplicate_1_q  & (\processor|ALU|alu_out[10]~37  & VCC)) # (!\processor|R1|data_out[11]~_Duplicate_1_q  & (!\processor|ALU|alu_out[10]~37 )))) # 
// (!\processor|R2|data_out [11] & ((\processor|R1|data_out[11]~_Duplicate_1_q  & (!\processor|ALU|alu_out[10]~37 )) # (!\processor|R1|data_out[11]~_Duplicate_1_q  & ((\processor|ALU|alu_out[10]~37 ) # (GND)))))
// \processor|ALU|alu_out[11]~39  = CARRY((\processor|R2|data_out [11] & (!\processor|R1|data_out[11]~_Duplicate_1_q  & !\processor|ALU|alu_out[10]~37 )) # (!\processor|R2|data_out [11] & ((!\processor|ALU|alu_out[10]~37 ) # 
// (!\processor|R1|data_out[11]~_Duplicate_1_q ))))

	.dataa(\processor|R2|data_out [11]),
	.datab(\processor|R1|data_out[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[10]~37 ),
	.combout(\processor|ALU|alu_out[11]~38_combout ),
	.cout(\processor|ALU|alu_out[11]~39 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[11]~38 .lut_mask = 16'h9617;
defparam \processor|ALU|alu_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cycloneive_lcell_comb \processor|ALU|alu_out[11]~feeder (
// Equation(s):
// \processor|ALU|alu_out[11]~feeder_combout  = \processor|ALU|alu_out[11]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[11]~38_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[11]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N27
dffeas \processor|ALU|alu_out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[11]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[11] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N9
dffeas \processor|AC|data_out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|ALU|alu_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[11] .is_wysiwyg = "true";
defparam \processor|AC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N9
dffeas \processor|R1|data_out[12]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cycloneive_lcell_comb \processor|ALU|alu_out[12]~40 (
// Equation(s):
// \processor|ALU|alu_out[12]~40_combout  = ((\processor|R1|data_out[12]~_Duplicate_1_q  $ (\processor|R2|data_out [12] $ (!\processor|ALU|alu_out[11]~39 )))) # (GND)
// \processor|ALU|alu_out[12]~41  = CARRY((\processor|R1|data_out[12]~_Duplicate_1_q  & ((\processor|R2|data_out [12]) # (!\processor|ALU|alu_out[11]~39 ))) # (!\processor|R1|data_out[12]~_Duplicate_1_q  & (\processor|R2|data_out [12] & 
// !\processor|ALU|alu_out[11]~39 )))

	.dataa(\processor|R1|data_out[12]~_Duplicate_1_q ),
	.datab(\processor|R2|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[11]~39 ),
	.combout(\processor|ALU|alu_out[12]~40_combout ),
	.cout(\processor|ALU|alu_out[12]~41 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[12]~40 .lut_mask = 16'h698E;
defparam \processor|ALU|alu_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cycloneive_lcell_comb \processor|ALU|alu_out[12]~feeder (
// Equation(s):
// \processor|ALU|alu_out[12]~feeder_combout  = \processor|ALU|alu_out[12]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[12]~40_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[12]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N29
dffeas \processor|ALU|alu_out[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[12]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[12] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_lcell_comb \processor|AC|data_out[12]~feeder (
// Equation(s):
// \processor|AC|data_out[12]~feeder_combout  = \processor|ALU|alu_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [12]),
	.cin(gnd),
	.combout(\processor|AC|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \processor|AC|data_out[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[12] .is_wysiwyg = "true";
defparam \processor|AC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N11
dffeas \processor|R1|data_out[13]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cycloneive_lcell_comb \processor|ALU|alu_out[13]~42 (
// Equation(s):
// \processor|ALU|alu_out[13]~42_combout  = (\processor|R2|data_out [13] & ((\processor|R1|data_out[13]~_Duplicate_1_q  & (\processor|ALU|alu_out[12]~41  & VCC)) # (!\processor|R1|data_out[13]~_Duplicate_1_q  & (!\processor|ALU|alu_out[12]~41 )))) # 
// (!\processor|R2|data_out [13] & ((\processor|R1|data_out[13]~_Duplicate_1_q  & (!\processor|ALU|alu_out[12]~41 )) # (!\processor|R1|data_out[13]~_Duplicate_1_q  & ((\processor|ALU|alu_out[12]~41 ) # (GND)))))
// \processor|ALU|alu_out[13]~43  = CARRY((\processor|R2|data_out [13] & (!\processor|R1|data_out[13]~_Duplicate_1_q  & !\processor|ALU|alu_out[12]~41 )) # (!\processor|R2|data_out [13] & ((!\processor|ALU|alu_out[12]~41 ) # 
// (!\processor|R1|data_out[13]~_Duplicate_1_q ))))

	.dataa(\processor|R2|data_out [13]),
	.datab(\processor|R1|data_out[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[12]~41 ),
	.combout(\processor|ALU|alu_out[13]~42_combout ),
	.cout(\processor|ALU|alu_out[13]~43 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[13]~42 .lut_mask = 16'h9617;
defparam \processor|ALU|alu_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cycloneive_lcell_comb \processor|ALU|alu_out[13]~feeder (
// Equation(s):
// \processor|ALU|alu_out[13]~feeder_combout  = \processor|ALU|alu_out[13]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[13]~42_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[13]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N3
dffeas \processor|ALU|alu_out[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[13]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[13] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
cycloneive_lcell_comb \processor|AC|data_out[13]~feeder (
// Equation(s):
// \processor|AC|data_out[13]~feeder_combout  = \processor|ALU|alu_out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [13]),
	.cin(gnd),
	.combout(\processor|AC|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N3
dffeas \processor|AC|data_out[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[13] .is_wysiwyg = "true";
defparam \processor|AC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N23
dffeas \processor|R1|data_out[14]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N28
cycloneive_lcell_comb \processor|ALU|alu_out[14]~44 (
// Equation(s):
// \processor|ALU|alu_out[14]~44_combout  = ((\processor|R2|data_out [14] $ (\processor|R1|data_out[14]~_Duplicate_1_q  $ (!\processor|ALU|alu_out[13]~43 )))) # (GND)
// \processor|ALU|alu_out[14]~45  = CARRY((\processor|R2|data_out [14] & ((\processor|R1|data_out[14]~_Duplicate_1_q ) # (!\processor|ALU|alu_out[13]~43 ))) # (!\processor|R2|data_out [14] & (\processor|R1|data_out[14]~_Duplicate_1_q  & 
// !\processor|ALU|alu_out[13]~43 )))

	.dataa(\processor|R2|data_out [14]),
	.datab(\processor|R1|data_out[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|ALU|alu_out[13]~43 ),
	.combout(\processor|ALU|alu_out[14]~44_combout ),
	.cout(\processor|ALU|alu_out[14]~45 ));
// synopsys translate_off
defparam \processor|ALU|alu_out[14]~44 .lut_mask = 16'h698E;
defparam \processor|ALU|alu_out[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cycloneive_lcell_comb \processor|ALU|alu_out[14]~feeder (
// Equation(s):
// \processor|ALU|alu_out[14]~feeder_combout  = \processor|ALU|alu_out[14]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[14]~44_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N21
dffeas \processor|ALU|alu_out[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[14]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[14] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_lcell_comb \processor|AC|data_out[14]~feeder (
// Equation(s):
// \processor|AC|data_out[14]~feeder_combout  = \processor|ALU|alu_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [14]),
	.cin(gnd),
	.combout(\processor|AC|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \processor|AC|data_out[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[14] .is_wysiwyg = "true";
defparam \processor|AC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N15
dffeas \processor|R1|data_out[15]~_Duplicate_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|R1|data_out[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|R1|data_out[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|R1|data_out[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N30
cycloneive_lcell_comb \processor|ALU|alu_out[15]~46 (
// Equation(s):
// \processor|ALU|alu_out[15]~46_combout  = \processor|R1|data_out[15]~_Duplicate_1_q  $ (\processor|ALU|alu_out[14]~45  $ (\processor|R2|data_out [15]))

	.dataa(gnd),
	.datab(\processor|R1|data_out[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\processor|R2|data_out [15]),
	.cin(\processor|ALU|alu_out[14]~45 ),
	.combout(\processor|ALU|alu_out[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[15]~46 .lut_mask = 16'hC33C;
defparam \processor|ALU|alu_out[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cycloneive_lcell_comb \processor|ALU|alu_out[15]~feeder (
// Equation(s):
// \processor|ALU|alu_out[15]~feeder_combout  = \processor|ALU|alu_out[15]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out[15]~46_combout ),
	.cin(gnd),
	.combout(\processor|ALU|alu_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ALU|alu_out[15]~feeder .lut_mask = 16'hFF00;
defparam \processor|ALU|alu_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N23
dffeas \processor|ALU|alu_out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|ALU|alu_out[15]~feeder_combout ),
	.asdata(\processor|ALU|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|ALU|Equal1~0_combout ),
	.ena(\processor|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ALU|alu_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ALU|alu_out[15] .is_wysiwyg = "true";
defparam \processor|ALU|alu_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_lcell_comb \processor|AC|data_out[15]~feeder (
// Equation(s):
// \processor|AC|data_out[15]~feeder_combout  = \processor|ALU|alu_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ALU|alu_out [15]),
	.cin(gnd),
	.combout(\processor|AC|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AC|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \processor|AC|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \processor|AC|data_out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AC|data_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AC|data_out[15] .is_wysiwyg = "true";
defparam \processor|AC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneive_lcell_comb \state_machine|always0~2 (
// Equation(s):
// \state_machine|always0~2_combout  = (!\state_machine|state [2] & (\state_machine|state [1] & !\state_machine|state [0]))

	.dataa(\state_machine|state [2]),
	.datab(\state_machine|state [1]),
	.datac(gnd),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\state_machine|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~2 .lut_mask = 16'h0044;
defparam \state_machine|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N23
dffeas \control_Unit|control_out[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state_machine|always0~2_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(\state_machine|state [3]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[14] .is_wysiwyg = "true";
defparam \control_Unit|control_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \processor|PC|data_store[0]~15 (
// Equation(s):
// \processor|PC|data_store[0]~15_combout  = \processor|PC|data_store [0] $ (\control_Unit|control_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|PC|data_store [0]),
	.datad(\control_Unit|control_out [14]),
	.cin(gnd),
	.combout(\processor|PC|data_store[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_store[0]~15 .lut_mask = 16'h0FF0;
defparam \processor|PC|data_store[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N31
dffeas \processor|PC|data_store[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[0] .is_wysiwyg = "true";
defparam \processor|PC|data_store[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
cycloneive_lcell_comb \processor|PC|data_out[0]~0 (
// Equation(s):
// \processor|PC|data_out[0]~0_combout  = !\processor|PC|data_store [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [0]),
	.cin(gnd),
	.combout(\processor|PC|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[0]~0 .lut_mask = 16'h00FF;
defparam \processor|PC|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N17
dffeas \processor|PC|data_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[0] .is_wysiwyg = "true";
defparam \processor|PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \processor|PC|data_store[1]~16 (
// Equation(s):
// \processor|PC|data_store[1]~16_combout  = (\processor|PC|data_store [0] & (\processor|PC|data_store [1] & VCC)) # (!\processor|PC|data_store [0] & (\processor|PC|data_store [1] $ (VCC)))
// \processor|PC|data_store[1]~17  = CARRY((!\processor|PC|data_store [0] & \processor|PC|data_store [1]))

	.dataa(\processor|PC|data_store [0]),
	.datab(\processor|PC|data_store [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor|PC|data_store[1]~16_combout ),
	.cout(\processor|PC|data_store[1]~17 ));
// synopsys translate_off
defparam \processor|PC|data_store[1]~16 .lut_mask = 16'h9944;
defparam \processor|PC|data_store[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N1
dffeas \processor|PC|data_store[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[1] .is_wysiwyg = "true";
defparam \processor|PC|data_store[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N15
dffeas \processor|PC|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|PC|data_store [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[1] .is_wysiwyg = "true";
defparam \processor|PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \processor|PC|data_store[2]~18 (
// Equation(s):
// \processor|PC|data_store[2]~18_combout  = (\processor|PC|data_store [2] & (!\processor|PC|data_store[1]~17 )) # (!\processor|PC|data_store [2] & ((\processor|PC|data_store[1]~17 ) # (GND)))
// \processor|PC|data_store[2]~19  = CARRY((!\processor|PC|data_store[1]~17 ) # (!\processor|PC|data_store [2]))

	.dataa(gnd),
	.datab(\processor|PC|data_store [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[1]~17 ),
	.combout(\processor|PC|data_store[2]~18_combout ),
	.cout(\processor|PC|data_store[2]~19 ));
// synopsys translate_off
defparam \processor|PC|data_store[2]~18 .lut_mask = 16'h3C3F;
defparam \processor|PC|data_store[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N3
dffeas \processor|PC|data_store[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[2] .is_wysiwyg = "true";
defparam \processor|PC|data_store[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
cycloneive_lcell_comb \processor|PC|data_out[2]~feeder (
// Equation(s):
// \processor|PC|data_out[2]~feeder_combout  = \processor|PC|data_store [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [2]),
	.cin(gnd),
	.combout(\processor|PC|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N29
dffeas \processor|PC|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[2] .is_wysiwyg = "true";
defparam \processor|PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \processor|PC|data_store[3]~20 (
// Equation(s):
// \processor|PC|data_store[3]~20_combout  = (\processor|PC|data_store [3] & (\processor|PC|data_store[2]~19  $ (GND))) # (!\processor|PC|data_store [3] & (!\processor|PC|data_store[2]~19  & VCC))
// \processor|PC|data_store[3]~21  = CARRY((\processor|PC|data_store [3] & !\processor|PC|data_store[2]~19 ))

	.dataa(gnd),
	.datab(\processor|PC|data_store [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[2]~19 ),
	.combout(\processor|PC|data_store[3]~20_combout ),
	.cout(\processor|PC|data_store[3]~21 ));
// synopsys translate_off
defparam \processor|PC|data_store[3]~20 .lut_mask = 16'hC30C;
defparam \processor|PC|data_store[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N5
dffeas \processor|PC|data_store[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[3] .is_wysiwyg = "true";
defparam \processor|PC|data_store[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N3
dffeas \processor|PC|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|PC|data_store [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[3] .is_wysiwyg = "true";
defparam \processor|PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneive_lcell_comb \processor|PC|data_store[4]~22 (
// Equation(s):
// \processor|PC|data_store[4]~22_combout  = (\processor|PC|data_store [4] & (!\processor|PC|data_store[3]~21 )) # (!\processor|PC|data_store [4] & ((\processor|PC|data_store[3]~21 ) # (GND)))
// \processor|PC|data_store[4]~23  = CARRY((!\processor|PC|data_store[3]~21 ) # (!\processor|PC|data_store [4]))

	.dataa(\processor|PC|data_store [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[3]~21 ),
	.combout(\processor|PC|data_store[4]~22_combout ),
	.cout(\processor|PC|data_store[4]~23 ));
// synopsys translate_off
defparam \processor|PC|data_store[4]~22 .lut_mask = 16'h5A5F;
defparam \processor|PC|data_store[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N7
dffeas \processor|PC|data_store[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[4] .is_wysiwyg = "true";
defparam \processor|PC|data_store[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N21
dffeas \processor|PC|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|PC|data_store [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[4] .is_wysiwyg = "true";
defparam \processor|PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \processor|PC|data_store[5]~24 (
// Equation(s):
// \processor|PC|data_store[5]~24_combout  = (\processor|PC|data_store [5] & (\processor|PC|data_store[4]~23  $ (GND))) # (!\processor|PC|data_store [5] & (!\processor|PC|data_store[4]~23  & VCC))
// \processor|PC|data_store[5]~25  = CARRY((\processor|PC|data_store [5] & !\processor|PC|data_store[4]~23 ))

	.dataa(gnd),
	.datab(\processor|PC|data_store [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[4]~23 ),
	.combout(\processor|PC|data_store[5]~24_combout ),
	.cout(\processor|PC|data_store[5]~25 ));
// synopsys translate_off
defparam \processor|PC|data_store[5]~24 .lut_mask = 16'hC30C;
defparam \processor|PC|data_store[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N9
dffeas \processor|PC|data_store[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[5] .is_wysiwyg = "true";
defparam \processor|PC|data_store[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
cycloneive_lcell_comb \processor|PC|data_out[5]~feeder (
// Equation(s):
// \processor|PC|data_out[5]~feeder_combout  = \processor|PC|data_store [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [5]),
	.cin(gnd),
	.combout(\processor|PC|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N23
dffeas \processor|PC|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[5] .is_wysiwyg = "true";
defparam \processor|PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \processor|PC|data_store[6]~26 (
// Equation(s):
// \processor|PC|data_store[6]~26_combout  = (\processor|PC|data_store [6] & (!\processor|PC|data_store[5]~25 )) # (!\processor|PC|data_store [6] & ((\processor|PC|data_store[5]~25 ) # (GND)))
// \processor|PC|data_store[6]~27  = CARRY((!\processor|PC|data_store[5]~25 ) # (!\processor|PC|data_store [6]))

	.dataa(\processor|PC|data_store [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[5]~25 ),
	.combout(\processor|PC|data_store[6]~26_combout ),
	.cout(\processor|PC|data_store[6]~27 ));
// synopsys translate_off
defparam \processor|PC|data_store[6]~26 .lut_mask = 16'h5A5F;
defparam \processor|PC|data_store[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N11
dffeas \processor|PC|data_store[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[6] .is_wysiwyg = "true";
defparam \processor|PC|data_store[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
cycloneive_lcell_comb \processor|PC|data_out[6]~feeder (
// Equation(s):
// \processor|PC|data_out[6]~feeder_combout  = \processor|PC|data_store [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [6]),
	.cin(gnd),
	.combout(\processor|PC|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N25
dffeas \processor|PC|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[6] .is_wysiwyg = "true";
defparam \processor|PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \processor|PC|data_store[7]~28 (
// Equation(s):
// \processor|PC|data_store[7]~28_combout  = (\processor|PC|data_store [7] & (\processor|PC|data_store[6]~27  $ (GND))) # (!\processor|PC|data_store [7] & (!\processor|PC|data_store[6]~27  & VCC))
// \processor|PC|data_store[7]~29  = CARRY((\processor|PC|data_store [7] & !\processor|PC|data_store[6]~27 ))

	.dataa(\processor|PC|data_store [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[6]~27 ),
	.combout(\processor|PC|data_store[7]~28_combout ),
	.cout(\processor|PC|data_store[7]~29 ));
// synopsys translate_off
defparam \processor|PC|data_store[7]~28 .lut_mask = 16'hA50A;
defparam \processor|PC|data_store[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N13
dffeas \processor|PC|data_store[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[7] .is_wysiwyg = "true";
defparam \processor|PC|data_store[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
cycloneive_lcell_comb \processor|PC|data_out[7]~feeder (
// Equation(s):
// \processor|PC|data_out[7]~feeder_combout  = \processor|PC|data_store [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [7]),
	.cin(gnd),
	.combout(\processor|PC|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N31
dffeas \processor|PC|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[7] .is_wysiwyg = "true";
defparam \processor|PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \processor|PC|data_store[8]~30 (
// Equation(s):
// \processor|PC|data_store[8]~30_combout  = (\processor|PC|data_store [8] & (!\processor|PC|data_store[7]~29 )) # (!\processor|PC|data_store [8] & ((\processor|PC|data_store[7]~29 ) # (GND)))
// \processor|PC|data_store[8]~31  = CARRY((!\processor|PC|data_store[7]~29 ) # (!\processor|PC|data_store [8]))

	.dataa(gnd),
	.datab(\processor|PC|data_store [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[7]~29 ),
	.combout(\processor|PC|data_store[8]~30_combout ),
	.cout(\processor|PC|data_store[8]~31 ));
// synopsys translate_off
defparam \processor|PC|data_store[8]~30 .lut_mask = 16'h3C3F;
defparam \processor|PC|data_store[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N15
dffeas \processor|PC|data_store[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[8] .is_wysiwyg = "true";
defparam \processor|PC|data_store[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneive_lcell_comb \processor|PC|data_out[8]~feeder (
// Equation(s):
// \processor|PC|data_out[8]~feeder_combout  = \processor|PC|data_store [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [8]),
	.cin(gnd),
	.combout(\processor|PC|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N9
dffeas \processor|PC|data_out[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[8] .is_wysiwyg = "true";
defparam \processor|PC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \processor|PC|data_store[9]~32 (
// Equation(s):
// \processor|PC|data_store[9]~32_combout  = (\processor|PC|data_store [9] & (\processor|PC|data_store[8]~31  $ (GND))) # (!\processor|PC|data_store [9] & (!\processor|PC|data_store[8]~31  & VCC))
// \processor|PC|data_store[9]~33  = CARRY((\processor|PC|data_store [9] & !\processor|PC|data_store[8]~31 ))

	.dataa(gnd),
	.datab(\processor|PC|data_store [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[8]~31 ),
	.combout(\processor|PC|data_store[9]~32_combout ),
	.cout(\processor|PC|data_store[9]~33 ));
// synopsys translate_off
defparam \processor|PC|data_store[9]~32 .lut_mask = 16'hC30C;
defparam \processor|PC|data_store[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \processor|PC|data_store[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[9] .is_wysiwyg = "true";
defparam \processor|PC|data_store[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N27
dffeas \processor|PC|data_out[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|PC|data_store [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[9] .is_wysiwyg = "true";
defparam \processor|PC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \processor|PC|data_store[10]~34 (
// Equation(s):
// \processor|PC|data_store[10]~34_combout  = (\processor|PC|data_store [10] & (!\processor|PC|data_store[9]~33 )) # (!\processor|PC|data_store [10] & ((\processor|PC|data_store[9]~33 ) # (GND)))
// \processor|PC|data_store[10]~35  = CARRY((!\processor|PC|data_store[9]~33 ) # (!\processor|PC|data_store [10]))

	.dataa(gnd),
	.datab(\processor|PC|data_store [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[9]~33 ),
	.combout(\processor|PC|data_store[10]~34_combout ),
	.cout(\processor|PC|data_store[10]~35 ));
// synopsys translate_off
defparam \processor|PC|data_store[10]~34 .lut_mask = 16'h3C3F;
defparam \processor|PC|data_store[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N19
dffeas \processor|PC|data_store[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[10] .is_wysiwyg = "true";
defparam \processor|PC|data_store[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
cycloneive_lcell_comb \processor|PC|data_out[10]~feeder (
// Equation(s):
// \processor|PC|data_out[10]~feeder_combout  = \processor|PC|data_store [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [10]),
	.cin(gnd),
	.combout(\processor|PC|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N13
dffeas \processor|PC|data_out[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[10] .is_wysiwyg = "true";
defparam \processor|PC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \processor|PC|data_store[11]~36 (
// Equation(s):
// \processor|PC|data_store[11]~36_combout  = (\processor|PC|data_store [11] & (\processor|PC|data_store[10]~35  $ (GND))) # (!\processor|PC|data_store [11] & (!\processor|PC|data_store[10]~35  & VCC))
// \processor|PC|data_store[11]~37  = CARRY((\processor|PC|data_store [11] & !\processor|PC|data_store[10]~35 ))

	.dataa(gnd),
	.datab(\processor|PC|data_store [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[10]~35 ),
	.combout(\processor|PC|data_store[11]~36_combout ),
	.cout(\processor|PC|data_store[11]~37 ));
// synopsys translate_off
defparam \processor|PC|data_store[11]~36 .lut_mask = 16'hC30C;
defparam \processor|PC|data_store[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N21
dffeas \processor|PC|data_store[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[11] .is_wysiwyg = "true";
defparam \processor|PC|data_store[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N10
cycloneive_lcell_comb \processor|PC|data_out[11]~feeder (
// Equation(s):
// \processor|PC|data_out[11]~feeder_combout  = \processor|PC|data_store [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [11]),
	.cin(gnd),
	.combout(\processor|PC|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N11
dffeas \processor|PC|data_out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[11] .is_wysiwyg = "true";
defparam \processor|PC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \processor|PC|data_store[12]~38 (
// Equation(s):
// \processor|PC|data_store[12]~38_combout  = (\processor|PC|data_store [12] & (!\processor|PC|data_store[11]~37 )) # (!\processor|PC|data_store [12] & ((\processor|PC|data_store[11]~37 ) # (GND)))
// \processor|PC|data_store[12]~39  = CARRY((!\processor|PC|data_store[11]~37 ) # (!\processor|PC|data_store [12]))

	.dataa(\processor|PC|data_store [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[11]~37 ),
	.combout(\processor|PC|data_store[12]~38_combout ),
	.cout(\processor|PC|data_store[12]~39 ));
// synopsys translate_off
defparam \processor|PC|data_store[12]~38 .lut_mask = 16'h5A5F;
defparam \processor|PC|data_store[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N23
dffeas \processor|PC|data_store[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[12] .is_wysiwyg = "true";
defparam \processor|PC|data_store[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
cycloneive_lcell_comb \processor|PC|data_out[12]~feeder (
// Equation(s):
// \processor|PC|data_out[12]~feeder_combout  = \processor|PC|data_store [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [12]),
	.cin(gnd),
	.combout(\processor|PC|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N5
dffeas \processor|PC|data_out[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[12] .is_wysiwyg = "true";
defparam \processor|PC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \processor|PC|data_store[13]~40 (
// Equation(s):
// \processor|PC|data_store[13]~40_combout  = (\processor|PC|data_store [13] & (\processor|PC|data_store[12]~39  $ (GND))) # (!\processor|PC|data_store [13] & (!\processor|PC|data_store[12]~39  & VCC))
// \processor|PC|data_store[13]~41  = CARRY((\processor|PC|data_store [13] & !\processor|PC|data_store[12]~39 ))

	.dataa(gnd),
	.datab(\processor|PC|data_store [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[12]~39 ),
	.combout(\processor|PC|data_store[13]~40_combout ),
	.cout(\processor|PC|data_store[13]~41 ));
// synopsys translate_off
defparam \processor|PC|data_store[13]~40 .lut_mask = 16'hC30C;
defparam \processor|PC|data_store[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \processor|PC|data_store[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[13]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[13] .is_wysiwyg = "true";
defparam \processor|PC|data_store[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
cycloneive_lcell_comb \processor|PC|data_out[13]~feeder (
// Equation(s):
// \processor|PC|data_out[13]~feeder_combout  = \processor|PC|data_store [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [13]),
	.cin(gnd),
	.combout(\processor|PC|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N19
dffeas \processor|PC|data_out[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[13] .is_wysiwyg = "true";
defparam \processor|PC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \processor|PC|data_store[14]~42 (
// Equation(s):
// \processor|PC|data_store[14]~42_combout  = (\processor|PC|data_store [14] & (!\processor|PC|data_store[13]~41 )) # (!\processor|PC|data_store [14] & ((\processor|PC|data_store[13]~41 ) # (GND)))
// \processor|PC|data_store[14]~43  = CARRY((!\processor|PC|data_store[13]~41 ) # (!\processor|PC|data_store [14]))

	.dataa(\processor|PC|data_store [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|PC|data_store[13]~41 ),
	.combout(\processor|PC|data_store[14]~42_combout ),
	.cout(\processor|PC|data_store[14]~43 ));
// synopsys translate_off
defparam \processor|PC|data_store[14]~42 .lut_mask = 16'h5A5F;
defparam \processor|PC|data_store[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N27
dffeas \processor|PC|data_store[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[14]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[14] .is_wysiwyg = "true";
defparam \processor|PC|data_store[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N1
dffeas \processor|PC|data_out[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|PC|data_store [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[14] .is_wysiwyg = "true";
defparam \processor|PC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \processor|PC|data_store[15]~44 (
// Equation(s):
// \processor|PC|data_store[15]~44_combout  = \processor|PC|data_store[14]~43  $ (!\processor|PC|data_store [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [15]),
	.cin(\processor|PC|data_store[14]~43 ),
	.combout(\processor|PC|data_store[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_store[15]~44 .lut_mask = 16'hF00F;
defparam \processor|PC|data_store[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N29
dffeas \processor|PC|data_store[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_store[15]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_store [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_store[15] .is_wysiwyg = "true";
defparam \processor|PC|data_store[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
cycloneive_lcell_comb \processor|PC|data_out[15]~feeder (
// Equation(s):
// \processor|PC|data_out[15]~feeder_combout  = \processor|PC|data_store [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|PC|data_store [15]),
	.cin(gnd),
	.combout(\processor|PC|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|PC|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \processor|PC|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N7
dffeas \processor|PC|data_out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|PC|data_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|PC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|PC|data_out[15] .is_wysiwyg = "true";
defparam \processor|PC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N8
cycloneive_io_ibuf \iram_in[0]~input (
	.i(iram_in[0]),
	.ibar(gnd),
	.o(\iram_in[0]~input_o ));
// synopsys translate_off
defparam \iram_in[0]~input .bus_hold = "false";
defparam \iram_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneive_lcell_comb \processor|IR|data_out[0]~feeder (
// Equation(s):
// \processor|IR|data_out[0]~feeder_combout  = \iram_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[0]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N27
dffeas \processor|IR|data_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[0] .is_wysiwyg = "true";
defparam \processor|IR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \control_Unit|Selector4~0 (
// Equation(s):
// \control_Unit|Selector4~0_combout  = (\state_machine|state [0] & (\state_machine|state [1] $ (((!\state_machine|state [2] & !\state_machine|state [3])))))

	.dataa(\state_machine|state [0]),
	.datab(\state_machine|state [1]),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [3]),
	.cin(gnd),
	.combout(\control_Unit|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector4~0 .lut_mask = 16'h8882;
defparam \control_Unit|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \control_Unit|control_out[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(gnd),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[12] .is_wysiwyg = "true";
defparam \control_Unit|control_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N21
dffeas \processor|AR|data_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|IR|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[0] .is_wysiwyg = "true";
defparam \processor|AR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N15
cycloneive_io_ibuf \iram_in[1]~input (
	.i(iram_in[1]),
	.ibar(gnd),
	.o(\iram_in[1]~input_o ));
// synopsys translate_off
defparam \iram_in[1]~input .bus_hold = "false";
defparam \iram_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneive_lcell_comb \processor|IR|data_out[1]~feeder (
// Equation(s):
// \processor|IR|data_out[1]~feeder_combout  = \iram_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[1]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \processor|IR|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[1] .is_wysiwyg = "true";
defparam \processor|IR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneive_lcell_comb \processor|AR|data_out[1]~feeder (
// Equation(s):
// \processor|AR|data_out[1]~feeder_combout  = \processor|IR|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [1]),
	.cin(gnd),
	.combout(\processor|AR|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N3
dffeas \processor|AR|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[1] .is_wysiwyg = "true";
defparam \processor|AR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N1
cycloneive_io_ibuf \iram_in[2]~input (
	.i(iram_in[2]),
	.ibar(gnd),
	.o(\iram_in[2]~input_o ));
// synopsys translate_off
defparam \iram_in[2]~input .bus_hold = "false";
defparam \iram_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y25_N7
dffeas \processor|IR|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[2] .is_wysiwyg = "true";
defparam \processor|IR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneive_lcell_comb \processor|AR|data_out[2]~feeder (
// Equation(s):
// \processor|AR|data_out[2]~feeder_combout  = \processor|IR|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [2]),
	.cin(gnd),
	.combout(\processor|AR|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \processor|AR|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[2] .is_wysiwyg = "true";
defparam \processor|AR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \iram_in[3]~input (
	.i(iram_in[3]),
	.ibar(gnd),
	.o(\iram_in[3]~input_o ));
// synopsys translate_off
defparam \iram_in[3]~input .bus_hold = "false";
defparam \iram_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N18
cycloneive_lcell_comb \processor|IR|data_out[3]~feeder (
// Equation(s):
// \processor|IR|data_out[3]~feeder_combout  = \iram_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[3]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N19
dffeas \processor|IR|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[3] .is_wysiwyg = "true";
defparam \processor|IR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N8
cycloneive_lcell_comb \processor|AR|data_out[3]~feeder (
// Equation(s):
// \processor|AR|data_out[3]~feeder_combout  = \processor|IR|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [3]),
	.cin(gnd),
	.combout(\processor|AR|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N9
dffeas \processor|AR|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[3] .is_wysiwyg = "true";
defparam \processor|AR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \iram_in[4]~input (
	.i(iram_in[4]),
	.ibar(gnd),
	.o(\iram_in[4]~input_o ));
// synopsys translate_off
defparam \iram_in[4]~input .bus_hold = "false";
defparam \iram_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N12
cycloneive_lcell_comb \processor|IR|data_out[4]~feeder (
// Equation(s):
// \processor|IR|data_out[4]~feeder_combout  = \iram_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[4]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N13
dffeas \processor|IR|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[4] .is_wysiwyg = "true";
defparam \processor|IR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N6
cycloneive_lcell_comb \processor|AR|data_out[4]~feeder (
// Equation(s):
// \processor|AR|data_out[4]~feeder_combout  = \processor|IR|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [4]),
	.cin(gnd),
	.combout(\processor|AR|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N7
dffeas \processor|AR|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[4] .is_wysiwyg = "true";
defparam \processor|AR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \iram_in[5]~input (
	.i(iram_in[5]),
	.ibar(gnd),
	.o(\iram_in[5]~input_o ));
// synopsys translate_off
defparam \iram_in[5]~input .bus_hold = "false";
defparam \iram_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N22
cycloneive_lcell_comb \processor|IR|data_out[5]~feeder (
// Equation(s):
// \processor|IR|data_out[5]~feeder_combout  = \iram_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[5]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N23
dffeas \processor|IR|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[5] .is_wysiwyg = "true";
defparam \processor|IR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N17
dffeas \processor|AR|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|IR|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[5] .is_wysiwyg = "true";
defparam \processor|AR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \iram_in[6]~input (
	.i(iram_in[6]),
	.ibar(gnd),
	.o(\iram_in[6]~input_o ));
// synopsys translate_off
defparam \iram_in[6]~input .bus_hold = "false";
defparam \iram_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N20
cycloneive_lcell_comb \processor|IR|data_out[6]~feeder (
// Equation(s):
// \processor|IR|data_out[6]~feeder_combout  = \iram_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[6]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N21
dffeas \processor|IR|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[6] .is_wysiwyg = "true";
defparam \processor|IR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N10
cycloneive_lcell_comb \processor|AR|data_out[6]~feeder (
// Equation(s):
// \processor|AR|data_out[6]~feeder_combout  = \processor|IR|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [6]),
	.cin(gnd),
	.combout(\processor|AR|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N11
dffeas \processor|AR|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[6] .is_wysiwyg = "true";
defparam \processor|AR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \iram_in[7]~input (
	.i(iram_in[7]),
	.ibar(gnd),
	.o(\iram_in[7]~input_o ));
// synopsys translate_off
defparam \iram_in[7]~input .bus_hold = "false";
defparam \iram_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N26
cycloneive_lcell_comb \processor|IR|data_out[7]~feeder (
// Equation(s):
// \processor|IR|data_out[7]~feeder_combout  = \iram_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[7]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N27
dffeas \processor|IR|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[7] .is_wysiwyg = "true";
defparam \processor|IR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N29
dffeas \processor|AR|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|IR|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[7] .is_wysiwyg = "true";
defparam \processor|AR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
cycloneive_io_ibuf \iram_in[8]~input (
	.i(iram_in[8]),
	.ibar(gnd),
	.o(\iram_in[8]~input_o ));
// synopsys translate_off
defparam \iram_in[8]~input .bus_hold = "false";
defparam \iram_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N24
cycloneive_lcell_comb \processor|IR|data_out[8]~feeder (
// Equation(s):
// \processor|IR|data_out[8]~feeder_combout  = \iram_in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[8]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N25
dffeas \processor|IR|data_out[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[8] .is_wysiwyg = "true";
defparam \processor|IR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N30
cycloneive_lcell_comb \processor|AR|data_out[8]~feeder (
// Equation(s):
// \processor|AR|data_out[8]~feeder_combout  = \processor|IR|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [8]),
	.cin(gnd),
	.combout(\processor|AR|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N31
dffeas \processor|AR|data_out[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[8] .is_wysiwyg = "true";
defparam \processor|AR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \iram_in[9]~input (
	.i(iram_in[9]),
	.ibar(gnd),
	.o(\iram_in[9]~input_o ));
// synopsys translate_off
defparam \iram_in[9]~input .bus_hold = "false";
defparam \iram_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N14
cycloneive_lcell_comb \processor|IR|data_out[9]~feeder (
// Equation(s):
// \processor|IR|data_out[9]~feeder_combout  = \iram_in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram_in[9]~input_o ),
	.cin(gnd),
	.combout(\processor|IR|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|IR|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \processor|IR|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N15
dffeas \processor|IR|data_out[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|IR|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|IR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|IR|data_out[9] .is_wysiwyg = "true";
defparam \processor|IR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N5
dffeas \processor|AR|data_out[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|IR|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[9] .is_wysiwyg = "true";
defparam \processor|AR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneive_lcell_comb \processor|AR|data_out[10]~feeder (
// Equation(s):
// \processor|AR|data_out[10]~feeder_combout  = \processor|IR|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [10]),
	.cin(gnd),
	.combout(\processor|AR|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \processor|AR|data_out[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[10] .is_wysiwyg = "true";
defparam \processor|AR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N9
dffeas \processor|AR|data_out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|IR|data_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[11] .is_wysiwyg = "true";
defparam \processor|AR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N19
dffeas \processor|AR|data_out[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|IR|data_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[12] .is_wysiwyg = "true";
defparam \processor|AR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \processor|AR|data_out[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|IR|data_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[13] .is_wysiwyg = "true";
defparam \processor|AR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneive_lcell_comb \processor|AR|data_out[14]~feeder (
// Equation(s):
// \processor|AR|data_out[14]~feeder_combout  = \processor|IR|data_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [14]),
	.cin(gnd),
	.combout(\processor|AR|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N15
dffeas \processor|AR|data_out[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[14] .is_wysiwyg = "true";
defparam \processor|AR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneive_lcell_comb \processor|AR|data_out[15]~feeder (
// Equation(s):
// \processor|AR|data_out[15]~feeder_combout  = \processor|IR|data_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|IR|data_out [15]),
	.cin(gnd),
	.combout(\processor|AR|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|AR|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \processor|AR|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \processor|AR|data_out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\processor|AR|data_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_Unit|control_out [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|AR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|AR|data_out[15] .is_wysiwyg = "true";
defparam \processor|AR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \control_Unit|Selector2~0 (
// Equation(s):
// \control_Unit|Selector2~0_combout  = \state_machine|state [3] $ (((\state_machine|state [0] & (\state_machine|state [1] & \state_machine|state [2]))))

	.dataa(\state_machine|state [0]),
	.datab(\state_machine|state [1]),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [3]),
	.cin(gnd),
	.combout(\control_Unit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector2~0 .lut_mask = 16'h7F80;
defparam \control_Unit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \control_Unit|control_out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(gnd),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[15] .is_wysiwyg = "true";
defparam \control_Unit|control_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneive_lcell_comb \control_Unit|Selector0~0 (
// Equation(s):
// \control_Unit|Selector0~0_combout  = (\state_machine|state [2] & ((!\state_machine|state [0]) # (!\state_machine|state [1]))) # (!\state_machine|state [2] & ((\state_machine|state [1]) # (\state_machine|state [0])))

	.dataa(\state_machine|state [2]),
	.datab(\state_machine|state [1]),
	.datac(gnd),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\control_Unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector0~0 .lut_mask = 16'h77EE;
defparam \control_Unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \control_Unit|control_out[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector0~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(\state_machine|state [3]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[17] .is_wysiwyg = "true";
defparam \control_Unit|control_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneive_lcell_comb \control_Unit|Selector2~1_wirecell (
// Equation(s):
// \control_Unit|Selector2~1_wirecell_combout  = !\control_Unit|Selector2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_Unit|Selector2~1_combout ),
	.cin(gnd),
	.combout(\control_Unit|Selector2~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector2~1_wirecell .lut_mask = 16'h00FF;
defparam \control_Unit|Selector2~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \control_Unit|control_out[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector2~1_wirecell_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [4]),
	.sload(\state_machine|state [2]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[16] .is_wysiwyg = "true";
defparam \control_Unit|control_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \control_Unit|Selector11~0 (
// Equation(s):
// \control_Unit|Selector11~0_combout  = (\state_machine|state [0] & ((\state_machine|state [1]) # ((!\state_machine|state [3])))) # (!\state_machine|state [0] & (!\state_machine|state [3] & ((\state_machine|state [1]) # (\state_machine|state [2]))))

	.dataa(\state_machine|state [0]),
	.datab(\state_machine|state [1]),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [3]),
	.cin(gnd),
	.combout(\control_Unit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector11~0 .lut_mask = 16'h88FE;
defparam \control_Unit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \control_Unit|control_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(gnd),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[5] .is_wysiwyg = "true";
defparam \control_Unit|control_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneive_lcell_comb \control_Unit|Selector9~0 (
// Equation(s):
// \control_Unit|Selector9~0_combout  = (!\state_machine|state [2] & (!\state_machine|state [1] & \state_machine|state [0]))

	.dataa(\state_machine|state [2]),
	.datab(\state_machine|state [1]),
	.datac(gnd),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\control_Unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_Unit|Selector9~0 .lut_mask = 16'h1100;
defparam \control_Unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N3
dffeas \control_Unit|control_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control_Unit|Selector9~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [4]),
	.sload(\state_machine|state [3]),
	.ena(\control_Unit|control_out[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_Unit|control_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control_Unit|control_out[7] .is_wysiwyg = "true";
defparam \control_Unit|control_out[7] .power_up = "low";
// synopsys translate_on

assign dram_out[0] = \dram_out[0]~output_o ;

assign dram_out[1] = \dram_out[1]~output_o ;

assign dram_out[2] = \dram_out[2]~output_o ;

assign dram_out[3] = \dram_out[3]~output_o ;

assign dram_out[4] = \dram_out[4]~output_o ;

assign dram_out[5] = \dram_out[5]~output_o ;

assign dram_out[6] = \dram_out[6]~output_o ;

assign dram_out[7] = \dram_out[7]~output_o ;

assign dram_out[8] = \dram_out[8]~output_o ;

assign dram_out[9] = \dram_out[9]~output_o ;

assign dram_out[10] = \dram_out[10]~output_o ;

assign dram_out[11] = \dram_out[11]~output_o ;

assign dram_out[12] = \dram_out[12]~output_o ;

assign dram_out[13] = \dram_out[13]~output_o ;

assign dram_out[14] = \dram_out[14]~output_o ;

assign dram_out[15] = \dram_out[15]~output_o ;

assign pc_out[0] = \pc_out[0]~output_o ;

assign pc_out[1] = \pc_out[1]~output_o ;

assign pc_out[2] = \pc_out[2]~output_o ;

assign pc_out[3] = \pc_out[3]~output_o ;

assign pc_out[4] = \pc_out[4]~output_o ;

assign pc_out[5] = \pc_out[5]~output_o ;

assign pc_out[6] = \pc_out[6]~output_o ;

assign pc_out[7] = \pc_out[7]~output_o ;

assign pc_out[8] = \pc_out[8]~output_o ;

assign pc_out[9] = \pc_out[9]~output_o ;

assign pc_out[10] = \pc_out[10]~output_o ;

assign pc_out[11] = \pc_out[11]~output_o ;

assign pc_out[12] = \pc_out[12]~output_o ;

assign pc_out[13] = \pc_out[13]~output_o ;

assign pc_out[14] = \pc_out[14]~output_o ;

assign pc_out[15] = \pc_out[15]~output_o ;

assign ar_out[0] = \ar_out[0]~output_o ;

assign ar_out[1] = \ar_out[1]~output_o ;

assign ar_out[2] = \ar_out[2]~output_o ;

assign ar_out[3] = \ar_out[3]~output_o ;

assign ar_out[4] = \ar_out[4]~output_o ;

assign ar_out[5] = \ar_out[5]~output_o ;

assign ar_out[6] = \ar_out[6]~output_o ;

assign ar_out[7] = \ar_out[7]~output_o ;

assign ar_out[8] = \ar_out[8]~output_o ;

assign ar_out[9] = \ar_out[9]~output_o ;

assign ar_out[10] = \ar_out[10]~output_o ;

assign ar_out[11] = \ar_out[11]~output_o ;

assign ar_out[12] = \ar_out[12]~output_o ;

assign ar_out[13] = \ar_out[13]~output_o ;

assign ar_out[14] = \ar_out[14]~output_o ;

assign ar_out[15] = \ar_out[15]~output_o ;

assign read_en[0] = \read_en[0]~output_o ;

assign read_en[1] = \read_en[1]~output_o ;

assign write_en = \write_en~output_o ;

assign control_out[0] = \control_out[0]~output_o ;

assign control_out[1] = \control_out[1]~output_o ;

assign control_out[2] = \control_out[2]~output_o ;

assign control_out[3] = \control_out[3]~output_o ;

assign control_out[4] = \control_out[4]~output_o ;

assign control_out[5] = \control_out[5]~output_o ;

assign control_out[6] = \control_out[6]~output_o ;

assign control_out[7] = \control_out[7]~output_o ;

assign control_out[8] = \control_out[8]~output_o ;

assign control_out[9] = \control_out[9]~output_o ;

assign control_out[10] = \control_out[10]~output_o ;

assign control_out[11] = \control_out[11]~output_o ;

assign control_out[12] = \control_out[12]~output_o ;

assign control_out[13] = \control_out[13]~output_o ;

assign control_out[14] = \control_out[14]~output_o ;

assign control_out[15] = \control_out[15]~output_o ;

assign control_out[16] = \control_out[16]~output_o ;

assign control_out[17] = \control_out[17]~output_o ;

assign control_out[18] = \control_out[18]~output_o ;

assign control_out[19] = \control_out[19]~output_o ;

assign state[0] = \state[0]~output_o ;

assign state[1] = \state[1]~output_o ;

assign state[2] = \state[2]~output_o ;

assign state[3] = \state[3]~output_o ;

assign state[4] = \state[4]~output_o ;

assign state[5] = \state[5]~output_o ;

assign data_in_pc[0] = \data_in_pc[0]~output_o ;

assign data_in_pc[1] = \data_in_pc[1]~output_o ;

assign data_in_pc[2] = \data_in_pc[2]~output_o ;

assign data_in_pc[3] = \data_in_pc[3]~output_o ;

assign data_in_pc[4] = \data_in_pc[4]~output_o ;

assign data_in_pc[5] = \data_in_pc[5]~output_o ;

assign data_in_pc[6] = \data_in_pc[6]~output_o ;

assign data_in_pc[7] = \data_in_pc[7]~output_o ;

assign data_in_pc[8] = \data_in_pc[8]~output_o ;

assign data_in_pc[9] = \data_in_pc[9]~output_o ;

assign data_in_pc[10] = \data_in_pc[10]~output_o ;

assign data_in_pc[11] = \data_in_pc[11]~output_o ;

assign data_in_pc[12] = \data_in_pc[12]~output_o ;

assign data_in_pc[13] = \data_in_pc[13]~output_o ;

assign data_in_pc[14] = \data_in_pc[14]~output_o ;

assign data_in_pc[15] = \data_in_pc[15]~output_o ;

assign alu_in_1[0] = \alu_in_1[0]~output_o ;

assign alu_in_1[1] = \alu_in_1[1]~output_o ;

assign alu_in_1[2] = \alu_in_1[2]~output_o ;

assign alu_in_1[3] = \alu_in_1[3]~output_o ;

assign alu_in_1[4] = \alu_in_1[4]~output_o ;

assign alu_in_1[5] = \alu_in_1[5]~output_o ;

assign alu_in_1[6] = \alu_in_1[6]~output_o ;

assign alu_in_1[7] = \alu_in_1[7]~output_o ;

assign alu_in_1[8] = \alu_in_1[8]~output_o ;

assign alu_in_1[9] = \alu_in_1[9]~output_o ;

assign alu_in_1[10] = \alu_in_1[10]~output_o ;

assign alu_in_1[11] = \alu_in_1[11]~output_o ;

assign alu_in_1[12] = \alu_in_1[12]~output_o ;

assign alu_in_1[13] = \alu_in_1[13]~output_o ;

assign alu_in_1[14] = \alu_in_1[14]~output_o ;

assign alu_in_1[15] = \alu_in_1[15]~output_o ;

assign alu_in_2[0] = \alu_in_2[0]~output_o ;

assign alu_in_2[1] = \alu_in_2[1]~output_o ;

assign alu_in_2[2] = \alu_in_2[2]~output_o ;

assign alu_in_2[3] = \alu_in_2[3]~output_o ;

assign alu_in_2[4] = \alu_in_2[4]~output_o ;

assign alu_in_2[5] = \alu_in_2[5]~output_o ;

assign alu_in_2[6] = \alu_in_2[6]~output_o ;

assign alu_in_2[7] = \alu_in_2[7]~output_o ;

assign alu_in_2[8] = \alu_in_2[8]~output_o ;

assign alu_in_2[9] = \alu_in_2[9]~output_o ;

assign alu_in_2[10] = \alu_in_2[10]~output_o ;

assign alu_in_2[11] = \alu_in_2[11]~output_o ;

assign alu_in_2[12] = \alu_in_2[12]~output_o ;

assign alu_in_2[13] = \alu_in_2[13]~output_o ;

assign alu_in_2[14] = \alu_in_2[14]~output_o ;

assign alu_in_2[15] = \alu_in_2[15]~output_o ;

assign alu_out[0] = \alu_out[0]~output_o ;

assign alu_out[1] = \alu_out[1]~output_o ;

assign alu_out[2] = \alu_out[2]~output_o ;

assign alu_out[3] = \alu_out[3]~output_o ;

assign alu_out[4] = \alu_out[4]~output_o ;

assign alu_out[5] = \alu_out[5]~output_o ;

assign alu_out[6] = \alu_out[6]~output_o ;

assign alu_out[7] = \alu_out[7]~output_o ;

assign alu_out[8] = \alu_out[8]~output_o ;

assign alu_out[9] = \alu_out[9]~output_o ;

assign alu_out[10] = \alu_out[10]~output_o ;

assign alu_out[11] = \alu_out[11]~output_o ;

assign alu_out[12] = \alu_out[12]~output_o ;

assign alu_out[13] = \alu_out[13]~output_o ;

assign alu_out[14] = \alu_out[14]~output_o ;

assign alu_out[15] = \alu_out[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
