INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'mark.pei' on host 'le760-mark' (Windows NT_amd64 version 6.2) on Tue Jul 31 15:44:31 +0800 2018
INFO: [HLS 200-10] In directory 'D:/000_MY_DATA/XILINX/my_FPGA_Training/HLS-Training/2D_convolution_with_linebuffer'
INFO: [HLS 200-10] Opening project 'D:/000_MY_DATA/XILINX/my_FPGA_Training/HLS-Training/2D_convolution_with_linebuffer/proj_2D_convolution_with_linebuffer'.
INFO: [HLS 200-10] Opening solution 'D:/000_MY_DATA/XILINX/my_FPGA_Training/HLS-Training/2D_convolution_with_linebuffer/proj_2D_convolution_with_linebuffer/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 31 15:44:52 2018...
