$date
	Wed Mar 20 22:23:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module s_addsub_wo_carry $end
$var wire 4 ! piA [3:0] $end
$var wire 4 " piB [3:0] $end
$var wire 1 # piOp $end
$var reg 4 $ poZ [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 $
0#
b1 "
b110 !
$end
#1000000
b1101 "
b1010 !
#2000001
