-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=16;
DEPTH=65536;

ADDRESS_RADIX=HEX;
DATA_RADIX=BIN;

CONTENT BEGIN
	00000  :   0000000000000000;
	00001  :   0101010010100000;
	00002  :   0101100010100000;
	00003  :   0001010010100101;
	00004  :   0001100100101010;
	00005  :   0001010010111111;
	00006  :   0000001111111101;
	00007  :   0011100000000011;
	00008  :   1111000000100101;
	[00009..0000A]  :   0000000000000000;
	0000B  :   0000000000001010;
	[0000C..00020]  :   0000000000000000;
	00021  :   1110001000000011;
	00022  :   0011001111111111;
	00023  :   0010100000000111;
	00024  :   0011010000001111;
	00025  :   0001011100000001;
	[00026..0FFFF]  :   0000000000000000;
END;
