<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="AXI_top_tb_from_file_behav.wdb" id="1">
         <top_modules>
            <top_module name="AXI_package" />
            <top_module name="AXI_top_tb_from_file" />
            <top_module name="Regex_coprocessor_package" />
            <top_module name="glbl" />
            <top_module name="instruction" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="7234fs"></ZoomStartTime>
      <ZoomEndTime time="53835fs"></ZoomEndTime>
      <Cursor1Time time="25000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="304"></NameColumnWidth>
      <ValueColumnWidth column_width="88"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="8" />
   <wvobject fp_name="/AXI_top_tb_from_file/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/AXI_top_tb_from_file/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="group41" type="group">
      <obj_property name="label">AXI</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/AXI_top_tb_from_file/data_in_register" type="array">
         <obj_property name="ElementShortName">data_in_register[31:0]</obj_property>
         <obj_property name="ObjectShortName">data_in_register[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/address_register" type="array">
         <obj_property name="ElementShortName">address_register[31:0]</obj_property>
         <obj_property name="ObjectShortName">address_register[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/start_cc_pointer_register" type="array">
         <obj_property name="ElementShortName">start_cc_pointer_register[31:0]</obj_property>
         <obj_property name="ObjectShortName">start_cc_pointer_register[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/end_cc_pointer_register" type="array">
         <obj_property name="ElementShortName">end_cc_pointer_register[31:0]</obj_property>
         <obj_property name="ObjectShortName">end_cc_pointer_register[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/cmd_register" type="array">
         <obj_property name="ElementShortName">cmd_register[31:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_register[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/status_register" type="array">
         <obj_property name="ElementShortName">status_register[31:0]</obj_property>
         <obj_property name="ObjectShortName">status_register[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/data_o_register" type="array">
         <obj_property name="ElementShortName">data_o_register[31:0]</obj_property>
         <obj_property name="ObjectShortName">data_o_register[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group64" type="group">
      <obj_property name="label">CTRL</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/cur_cc_pointer" type="array">
         <obj_property name="ElementShortName">cur_cc_pointer[31:0]</obj_property>
         <obj_property name="ObjectShortName">cur_cc_pointer[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/cur_cc" type="array">
         <obj_property name="ElementShortName">cur_cc[7:0]</obj_property>
         <obj_property name="ObjectShortName">cur_cc[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/cur_ccs" type="array">
         <obj_property name="ElementShortName">cur_ccs[63:0]</obj_property>
         <obj_property name="ObjectShortName">cur_ccs[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/cur_is_even_character" type="logic">
         <obj_property name="ElementShortName">cur_is_even_character</obj_property>
         <obj_property name="ObjectShortName">cur_is_even_character</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/override_pc_pc" type="array">
         <obj_property name="ElementShortName">override_pc_pc[7:0]</obj_property>
         <obj_property name="ObjectShortName">override_pc_pc[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/bbs_go" type="logic">
         <obj_property name="ElementShortName">bbs_go</obj_property>
         <obj_property name="ObjectShortName">bbs_go</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/any_bb_accept" type="logic">
         <obj_property name="ElementShortName">any_bb_accept</obj_property>
         <obj_property name="ObjectShortName">any_bb_accept</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/any_bb_running" type="logic">
         <obj_property name="ElementShortName">any_bb_running</obj_property>
         <obj_property name="ObjectShortName">any_bb_running</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/all_bb_full" type="logic">
         <obj_property name="ElementShortName">all_bb_full</obj_property>
         <obj_property name="ObjectShortName">all_bb_full</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/subcomponent_rst" type="logic">
         <obj_property name="ElementShortName">subcomponent_rst</obj_property>
         <obj_property name="ObjectShortName">subcomponent_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/cur_state" type="array">
         <obj_property name="ElementShortName">cur_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">cur_state[2:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group77" type="group">
      <obj_property name="label">BB[0]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /bb_accepts" type="logic">
         <obj_property name="ElementShortName">bb_accepts</obj_property>
         <obj_property name="ObjectShortName">bb_accepts</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /bb_running" type="logic">
         <obj_property name="ElementShortName">bb_running</obj_property>
         <obj_property name="ObjectShortName">bb_running</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /bb_full" type="logic">
         <obj_property name="ElementShortName">bb_full</obj_property>
         <obj_property name="ObjectShortName">bb_full</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /engine_full" type="logic">
         <obj_property name="ElementShortName">engine_full</obj_property>
         <obj_property name="ObjectShortName">engine_full</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /engine_running" type="logic">
         <obj_property name="ElementShortName">engine_running</obj_property>
         <obj_property name="ObjectShortName">engine_running</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group78" type="group">
      <obj_property name="label">BB[1]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /bb_accepts" type="logic">
         <obj_property name="ElementShortName">bb_accepts</obj_property>
         <obj_property name="ObjectShortName">bb_accepts</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /bb_running" type="logic">
         <obj_property name="ElementShortName">bb_running</obj_property>
         <obj_property name="ObjectShortName">bb_running</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /bb_full" type="logic">
         <obj_property name="ElementShortName">bb_full</obj_property>
         <obj_property name="ObjectShortName">bb_full</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /engine_full" type="logic">
         <obj_property name="ElementShortName">engine_full</obj_property>
         <obj_property name="ObjectShortName">engine_full</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /engine_running" type="logic">
         <obj_property name="ElementShortName">engine_running</obj_property>
         <obj_property name="ObjectShortName">engine_running</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group119" type="group">
      <obj_property name="label">cpu_0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/accepts" type="logic">
         <obj_property name="ElementShortName">accepts</obj_property>
         <obj_property name="ObjectShortName">accepts</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/running" type="logic">
         <obj_property name="ElementShortName">running</obj_property>
         <obj_property name="ObjectShortName">running</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/enable" type="logic">
         <obj_property name="ElementShortName">enable</obj_property>
         <obj_property name="ObjectShortName">enable</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/full" type="logic">
         <obj_property name="ElementShortName">full</obj_property>
         <obj_property name="ObjectShortName">full</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/memory_ready" type="logic">
         <obj_property name="ElementShortName">memory_ready</obj_property>
         <obj_property name="ObjectShortName">memory_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/memory_addr" type="array">
         <obj_property name="ElementShortName">memory_addr[8:0]</obj_property>
         <obj_property name="ObjectShortName">memory_addr[8:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/memory_data" type="array">
         <obj_property name="ElementShortName">memory_data[63:0]</obj_property>
         <obj_property name="ObjectShortName">memory_data[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/memory_valid" type="logic">
         <obj_property name="ElementShortName">memory_valid</obj_property>
         <obj_property name="ObjectShortName">memory_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/input_pc_valid" type="logic">
         <obj_property name="ElementShortName">input_pc_valid</obj_property>
         <obj_property name="ObjectShortName">input_pc_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/input_pc" type="array">
         <obj_property name="ElementShortName">input_pc[7:0]</obj_property>
         <obj_property name="ObjectShortName">input_pc[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/input_pc_is_directed_to_current" type="logic">
         <obj_property name="ElementShortName">input_pc_is_directed_to_current</obj_property>
         <obj_property name="ObjectShortName">input_pc_is_directed_to_current</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/input_pc_ready" type="logic">
         <obj_property name="ElementShortName">input_pc_ready</obj_property>
         <obj_property name="ObjectShortName">input_pc_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/output_pc_valid" type="logic">
         <obj_property name="ElementShortName">output_pc_valid</obj_property>
         <obj_property name="ObjectShortName">output_pc_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/output_pc" type="array">
         <obj_property name="ElementShortName">output_pc[7:0]</obj_property>
         <obj_property name="ObjectShortName">output_pc[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/output_pc_is_directed_to_current" type="logic">
         <obj_property name="ElementShortName">output_pc_is_directed_to_current</obj_property>
         <obj_property name="ObjectShortName">output_pc_is_directed_to_current</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /anEngine/anEngine/output_pc_ready" type="logic">
         <obj_property name="ElementShortName">output_pc_ready</obj_property>
         <obj_property name="ObjectShortName">output_pc_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /station/in_0_out_0" type="logic">
         <obj_property name="ElementShortName">in_0_out_0</obj_property>
         <obj_property name="ObjectShortName">in_0_out_0</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /station/out_0/latency" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">latency[6:0]</obj_property>
         <obj_property name="ObjectShortName">latency[6:0]</obj_property>
         <obj_property name="label">0-&gt;cpu</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[0].engine_and_station_i /station/out_1/latency" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">latency[6:0]</obj_property>
         <obj_property name="ObjectShortName">latency[6:0]</obj_property>
         <obj_property name="label">0-&gt;1</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group99" type="group">
      <obj_property name="label">cpu_1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/accepts" type="logic">
         <obj_property name="ElementShortName">accepts</obj_property>
         <obj_property name="ObjectShortName">accepts</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/running" type="logic">
         <obj_property name="ElementShortName">running</obj_property>
         <obj_property name="ObjectShortName">running</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/enable" type="logic">
         <obj_property name="ElementShortName">enable</obj_property>
         <obj_property name="ObjectShortName">enable</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/full" type="logic">
         <obj_property name="ElementShortName">full</obj_property>
         <obj_property name="ObjectShortName">full</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/output_pc" type="array">
         <obj_property name="ElementShortName">output_pc[7:0]</obj_property>
         <obj_property name="ObjectShortName">output_pc[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/input_pc" type="array">
         <obj_property name="ElementShortName">input_pc[7:0]</obj_property>
         <obj_property name="ObjectShortName">input_pc[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/memory_ready" type="logic">
         <obj_property name="ElementShortName">memory_ready</obj_property>
         <obj_property name="ObjectShortName">memory_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/memory_addr" type="array">
         <obj_property name="ElementShortName">memory_addr[8:0]</obj_property>
         <obj_property name="ObjectShortName">memory_addr[8:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/memory_data" type="array">
         <obj_property name="ElementShortName">memory_data[63:0]</obj_property>
         <obj_property name="ObjectShortName">memory_data[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/memory_valid" type="logic">
         <obj_property name="ElementShortName">memory_valid</obj_property>
         <obj_property name="ObjectShortName">memory_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/input_pc_is_directed_to_current" type="logic">
         <obj_property name="ElementShortName">input_pc_is_directed_to_current</obj_property>
         <obj_property name="ObjectShortName">input_pc_is_directed_to_current</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/input_pc_valid" type="logic">
         <obj_property name="ElementShortName">input_pc_valid</obj_property>
         <obj_property name="ObjectShortName">input_pc_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/input_pc" type="array">
         <obj_property name="ElementShortName">input_pc[7:0]</obj_property>
         <obj_property name="ObjectShortName">input_pc[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/input_pc_ready" type="logic">
         <obj_property name="ElementShortName">input_pc_ready</obj_property>
         <obj_property name="ObjectShortName">input_pc_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/input_pc_ready" type="logic">
         <obj_property name="ElementShortName">input_pc_ready</obj_property>
         <obj_property name="ObjectShortName">input_pc_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/output_pc_valid" type="logic">
         <obj_property name="ElementShortName">output_pc_valid</obj_property>
         <obj_property name="ObjectShortName">output_pc_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/output_pc" type="array">
         <obj_property name="ElementShortName">output_pc[7:0]</obj_property>
         <obj_property name="ObjectShortName">output_pc[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/output_pc_is_directed_to_current" type="logic">
         <obj_property name="ElementShortName">output_pc_is_directed_to_current</obj_property>
         <obj_property name="ObjectShortName">output_pc_is_directed_to_current</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /anEngine/anEngine/output_pc_ready" type="logic">
         <obj_property name="ElementShortName">output_pc_ready</obj_property>
         <obj_property name="ObjectShortName">output_pc_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /station/in_0_out_0" type="logic">
         <obj_property name="ElementShortName">in_0_out_0</obj_property>
         <obj_property name="ObjectShortName">in_0_out_0</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /switch2cpu/latency" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">latency[6:0]</obj_property>
         <obj_property name="ObjectShortName">latency[6:0]</obj_property>
         <obj_property name="label">latency1-&gt;cpu</obj_property>
      </wvobject>
      <wvobject fp_name="/AXI_top_tb_from_file/dut/a_regex_coprocessor/\genblk1.a_topology /\genblk1[1].engine_and_station_i /switch2channel/latency" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">latency[6:0]</obj_property>
         <obj_property name="ObjectShortName">latency[6:0]</obj_property>
         <obj_property name="label">latency1-&gt;0</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
