# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab62soc
# ** Warning: (vlib-34) Library already exists at "lab62soc".
# vmap lab62soc lab62soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62soc lab62soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/lab62soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:42 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/lab62soc.v 
# -- Compiling module lab62soc
# 
# Top level modules:
# 	lab62soc
# End time: 16:56:42 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:42 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 16:56:42 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:42 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 16:56:42 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:42 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 
# -- Compiling module lab62soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module lab62soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_avalon_st_adapter
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_usb_rst.v 
# -- Compiling module lab62soc_usb_rst
# 
# Top level modules:
# 	lab62soc_usb_rst
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v 
# -- Compiling module lab62soc_usb_gpx
# 
# Top level modules:
# 	lab62soc_usb_gpx
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_timer_0.v 
# -- Compiling module lab62soc_timer_0
# 
# Top level modules:
# 	lab62soc_timer_0
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 
# -- Compiling module lab62soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62soc_sysid_qsys_0
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_spi0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_spi0.v 
# -- Compiling module lab62soc_spi0
# 
# Top level modules:
# 	lab62soc_spi0
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v 
# -- Compiling module lab62soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62soc_sdram_pll_altpll_vg92
# -- Compiling module lab62soc_sdram_pll
# 
# Top level modules:
# 	lab62soc_sdram_pll
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_sdram.v 
# -- Compiling module lab62soc_sdram_input_efifo_module
# -- Compiling module lab62soc_sdram
# 
# Top level modules:
# 	lab62soc_sdram
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:43 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 
# -- Compiling module lab62soc_nios2_gen2_0
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0
# End time: 16:56:43 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab62soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab62soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab62soc_nios2_gen2_0_cpu
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_test_bench
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v 
# -- Compiling module lab62soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab62soc_jtag_uart_0_scfifo_w
# -- Compiling module lab62soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab62soc_jtag_uart_0_scfifo_r
# -- Compiling module lab62soc_jtag_uart_0
# 
# Top level modules:
# 	lab62soc_jtag_uart_0
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v 
# -- Compiling module lab62soc_hex_digits_pio
# 
# Top level modules:
# 	lab62soc_hex_digits_pio
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/score_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/score_ram.sv 
# -- Compiling module score_ram
# 
# Top level modules:
# 	score_ram
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/map_mask.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/map_mask.sv 
# -- Compiling module map_mask
# 
# Top level modules:
# 	map_mask
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/font_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/font_rom.sv 
# -- Compiling module font_rom
# 
# Top level modules:
# 	font_rom
# End time: 16:56:44 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:44 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/redghost.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/redghost.sv 
# -- Compiling module redghost
# 
# Top level modules:
# 	redghost
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/game_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/game_logic.sv 
# -- Compiling module game_logic
# 
# Top level modules:
# 	game_logic
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/score_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/score_reg.sv 
# -- Compiling module score_reg
# 
# Top level modules:
# 	score_reg
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman/output_files {C:/Users/caleb/Desktop/fpga-pacman/output_files/fruits_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman/output_files" C:/Users/caleb/Desktop/fpga-pacman/output_files/fruits_reg.sv 
# -- Compiling module fruits_reg
# 
# Top level modules:
# 	fruits_reg
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/dots.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/dots.sv 
# -- Compiling module dot
# -- Compiling module dots
# 
# Top level modules:
# 	dots
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/dot_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/dot_reg.sv 
# -- Compiling module dot_reg
# 
# Top level modules:
# 	dot_reg
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/dots_left_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/dots_left_reg.sv 
# -- Compiling module dots_left_reg
# 
# Top level modules:
# 	dots_left_reg
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/lives_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/lives_reg.sv 
# -- Compiling module lives_reg
# 
# Top level modules:
# 	lives_reg
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/random_dir.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/random_dir.sv 
# -- Compiling module random_dir
# 
# Top level modules:
# 	random_dir
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/dir_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/dir_reg.sv 
# -- Compiling module dir_reg
# 
# Top level modules:
# 	dir_reg
# End time: 16:56:45 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/lfsr_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:45 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/lfsr_reg.sv 
# -- Compiling module lfsr_reg
# 
# Top level modules:
# 	lfsr_reg
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/counter_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/counter_reg.sv 
# -- Compiling module counter_reg
# 
# Top level modules:
# 	counter_reg
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/second_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/second_counter.sv 
# -- Compiling module second_counter
# 
# Top level modules:
# 	second_counter
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/orangeghost.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/orangeghost.sv 
# -- Compiling module orangeghost
# 
# Top level modules:
# 	orangeghost
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv 
# -- Compiling module lab62soc_irq_mapper
# 
# Top level modules:
# 	lab62soc_irq_mapper
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab62soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_rsp_mux
# End time: 16:56:46 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab62soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_rsp_demux
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab62soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_cmd_mux
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab62soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_cmd_demux
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv 
# -- Compiling module lab62soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module lab62soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_router_007
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab62soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab62soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_router_002
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv 
# -- Compiling module lab62soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab62soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_router
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 16:56:47 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:47 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 16:56:48 on Dec 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62soc +incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules {C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:48 on Dec 08,2021
# vlog -reportprogress 300 -sv -work lab62soc "+incdir+C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules" C:/Users/caleb/Desktop/fpga-pacman/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 16:56:48 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/pacman_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:48 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/pacman_ram.sv 
# -- Compiling module pacman_ram
# 
# Top level modules:
# 	pacman_ram
# End time: 16:56:48 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/redghost_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:48 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/redghost_ram.sv 
# -- Compiling module redghost_ram
# 
# Top level modules:
# 	redghost_ram
# End time: 16:56:48 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/items_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:48 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/items_ram.sv 
# -- Compiling module items_ram
# 
# Top level modules:
# 	items_ram
# End time: 16:56:48 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/orangeghost_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:48 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/orangeghost_ram.sv 
# -- Compiling module orangeghost_ram
# 
# Top level modules:
# 	orangeghost_ram
# End time: 16:56:48 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/caleb/Desktop/fpga-pacman {C:/Users/caleb/Desktop/fpga-pacman/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:48 on Dec 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caleb/Desktop/fpga-pacman" C:/Users/caleb/Desktop/fpga-pacman/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:56:48 on Dec 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62soc -voptargs=""+acc"" testbench 
# Start time: 16:56:48 on Dec 08,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.redghost
# Loading work.second_counter
# Loading work.counter_reg
# Loading work.random_dir
# Loading work.lfsr_reg
# Loading work.dir_reg
# Loading work.ball
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
add wave -position end  sim:/testbench/b/Ball_X_Pos
add wave -position end  sim:/testbench/b/Ball_Y_Pos
restart -f
run
run 100 ns
run 1000 ns
