INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP/FIP.srcs/sources_1/new/Alpha_Beta_PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alpha_Beta_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP/FIP.srcs/sources_1/new/Alpha_Beta_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alpha_Beta_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP/FIP.srcs/sources_1/new/FIP_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIP_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP/FIP.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP/FIP.srcs/sources_1/new/Systolic_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Systolic_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP/FIP.srcs/sources_1/new/random_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_matrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP/FIP.srcs/sim_1/new/tb_FIP_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FIP_top
