# VLSI Design Lab

This repository contains the lab exercises and projects completed as part of the **VLSI Design Lab** course. The labs focus on digital design concepts, Verilog coding, hierarchical module design, and finite state machines (FSMs).

---

## Lab Exercises

### **Lab 1: Fibonacci Generator**
- Implemented a **Fibonacci number generator** using Verilog.
- Features:
  - **Synchronous and asynchronous reset**.
  - **Hierarchical design** using **D flip-flops** and **full adders**.
  - Modular implementation allowing scalability and reuse of components.

---

### **Lab 2: Counters and Traffic Light Controller**
- Developed a **simple up-down counter** with:
  - **Asynchronous reset**
  - **Enable signal**
- Extended the counter to implement a **traffic light system**:
  - **Highway-crossroad crossing scenario**
    - Red and Green lights controlled using FSM abstraction.
  - Expanded to a **3-color traffic light system** (Red, Yellow, Green).
- Demonstrated **FSM design techniques** and modular coding practices.

---

## Tools and Technologies
- **Hardware Description Language:** Verilog
- **Simulation and Synthesis Tool:** Synopsis, Vivado (for personal practicing)
- **Version Control:** Git (for personal referencing)

---

## Experiments
- [**Lab 1**](https://github.com/KaushikBalaji/vlsi_lab/tree/main/Lab%201)
- [**Lab 2**](https://github.com/KaushikBalaji/vlsi_lab/tree/main/Lab%202)

---

## Author
**Kaushik Balaji**  
M.Tech Student â€“ System-on-Chip Design (SoCD)
IIT Palakkad
