lbl_80B7DB20:
/* 80B7DB20 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80B7DB24 00000004  7C 08 02 A6 */	mflr r0
/* 80B7DB28 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80B7DB2C 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80B7DB30 00000010  93 C1 00 08 */	stw r30, 8(r1)
/* 80B7DB34 00000014  7C 7E 1B 78 */	mr r30, r3
/* 80B7DB38 00000018  7C 9F 23 78 */	mr r31, r4
/* 80B7DB3C 0000001C  38 00 00 03 */	li r0, 3
/* 80B7DB40 00000020  B0 03 14 E6 */	sth r0, 0x14e6(r3)
/* 80B7DB44 00000024  38 7E 14 80 */	addi r3, r30, 0x1480
/* 80B7DB48 00000028  4B 7E 44 D0 */	b __ptmf_test
/* 80B7DB4C 0000002C  2C 03 00 00 */	cmpwi r3, 0
/* 80B7DB50 00000030  41 82 00 18 */	beq lbl_80B7DB68
/* 80B7DB54 00000034  7F C3 F3 78 */	mr r3, r30
/* 80B7DB58 00000038  38 80 00 00 */	li r4, 0
/* 80B7DB5C 0000003C  39 9E 14 80 */	addi r12, r30, 0x1480
/* 80B7DB60 00000040  4B 7E 45 24 */	b __ptmf_scall
/* 80B7DB64 00000044  60 00 00 00 */	nop 
lbl_80B7DB68:
/* 80B7DB68 00000000  38 00 00 00 */	li r0, 0
/* 80B7DB6C 00000004  B0 1E 14 E6 */	sth r0, 0x14e6(r30)
/* 80B7DB70 00000008  80 7F 00 00 */	lwz r3, 0(r31)
/* 80B7DB74 0000000C  80 1F 00 04 */	lwz r0, 4(r31)
/* 80B7DB78 00000010  90 7E 14 80 */	stw r3, 0x1480(r30)
/* 80B7DB7C 00000014  90 1E 14 84 */	stw r0, 0x1484(r30)
/* 80B7DB80 00000018  80 1F 00 08 */	lwz r0, 8(r31)
/* 80B7DB84 0000001C  90 1E 14 88 */	stw r0, 0x1488(r30)
/* 80B7DB88 00000020  38 7E 14 80 */	addi r3, r30, 0x1480
/* 80B7DB8C 00000024  4B 7E 44 8C */	b __ptmf_test
/* 80B7DB90 00000028  2C 03 00 00 */	cmpwi r3, 0
/* 80B7DB94 0000002C  41 82 00 18 */	beq lbl_80B7DBAC
/* 80B7DB98 00000030  7F C3 F3 78 */	mr r3, r30
/* 80B7DB9C 00000034  38 80 00 00 */	li r4, 0
/* 80B7DBA0 00000038  39 9E 14 80 */	addi r12, r30, 0x1480
/* 80B7DBA4 0000003C  4B 7E 44 E0 */	b __ptmf_scall
/* 80B7DBA8 00000040  60 00 00 00 */	nop 
lbl_80B7DBAC:
/* 80B7DBAC 00000000  38 60 00 01 */	li r3, 1
/* 80B7DBB0 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80B7DBB4 00000008  83 C1 00 08 */	lwz r30, 8(r1)
/* 80B7DBB8 0000000C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80B7DBBC 00000010  7C 08 03 A6 */	mtlr r0
/* 80B7DBC0 00000014  38 21 00 10 */	addi r1, r1, 0x10
/* 80B7DBC4 00000018  4E 80 00 20 */	blr 
