-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "12/08/2019 23:10:26"

-- 
-- Device: Altera 5CSXFC6D6F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_pipelined_processor IS
    PORT (
	DMemWren : OUT std_logic;
	MIPSclock : IN std_logic;
	reset_n : IN std_logic;
	Writedata : IN std_logic_vector(31 DOWNTO 0);
	RegDst : OUT std_logic;
	ALUSrc : OUT std_logic;
	MemToReg : OUT std_logic;
	RegWrite : OUT std_logic;
	MemRead : OUT std_logic;
	MemWrite : OUT std_logic;
	Branch : OUT std_logic;
	Jump : OUT std_logic;
	ALUOP : OUT std_logic_vector(1 DOWNTO 0);
	ALUResult : OUT std_logic_vector(31 DOWNTO 0);
	DataMemOut : OUT std_logic_vector(31 DOWNTO 0);
	DMemAddress : OUT std_logic_vector(8 DOWNTO 2);
	DMemData : OUT std_logic_vector(31 DOWNTO 0);
	InstructionMemOut : OUT std_logic_vector(31 DOWNTO 0);
	PCValue : OUT std_logic_vector(31 DOWNTO 0);
	ReadData1Out : OUT std_logic_vector(31 DOWNTO 0);
	ReadData2Out : OUT std_logic_vector(31 DOWNTO 0)
	);
END mips_pipelined_processor;

-- Design Ports Information
-- DMemWren	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegDst	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrc	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemToReg	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegWrite	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemRead	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemWrite	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Branch	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Jump	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUOP[1]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUOP[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[31]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[30]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[29]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[28]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[27]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[26]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[25]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[24]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[23]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[22]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[21]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[20]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[19]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[18]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[17]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[16]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[15]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[14]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[13]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[12]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[11]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[10]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[9]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[7]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[4]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[3]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[2]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUResult[0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[31]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[30]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[29]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[28]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[27]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[26]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[25]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[24]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[23]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[22]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[21]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[20]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[19]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[18]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[17]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[16]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[15]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[13]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[12]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[10]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[9]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[8]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[7]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[4]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[1]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataMemOut[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemAddress[8]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemAddress[7]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemAddress[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemAddress[5]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemAddress[4]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemAddress[3]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemAddress[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[31]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[30]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[29]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[28]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[27]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[26]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[25]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[24]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[23]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[22]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[21]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[20]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[19]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[18]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[17]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[16]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[15]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[14]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[13]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[12]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[11]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[10]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[9]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[8]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[7]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[6]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[5]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[3]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[1]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DMemData[0]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[31]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[30]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[29]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[28]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[27]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[26]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[25]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[24]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[23]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[22]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[21]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[20]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[19]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[18]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[17]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[16]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[15]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[14]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[13]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[12]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[10]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[8]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[7]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[4]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[2]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[1]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionMemOut[0]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[31]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[30]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[29]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[28]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[27]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[26]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[24]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[22]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[21]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[20]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[19]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[18]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[17]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[16]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[15]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[14]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[13]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[12]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[10]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[9]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[8]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[4]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[3]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[1]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCValue[0]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[31]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[30]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[29]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[28]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[27]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[26]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[25]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[24]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[23]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[22]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[21]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[20]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[19]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[18]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[17]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[16]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[15]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[14]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[13]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[12]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[11]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[10]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[9]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[8]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[7]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[6]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[5]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[4]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[3]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[2]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[1]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1Out[0]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[31]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[30]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[29]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[28]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[27]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[26]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[25]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[24]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[23]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[22]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[21]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[20]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[19]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[18]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[17]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[16]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[15]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[14]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[13]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[12]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[11]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[10]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[9]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[6]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[5]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[4]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[1]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData2Out[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MIPSclock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_n	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[28]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[31]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[30]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[26]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[29]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[27]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[25]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[24]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[23]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[22]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[21]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[20]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[19]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[18]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[17]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[16]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[15]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[14]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[12]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[11]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[10]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[9]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[8]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[6]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[5]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[3]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[1]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Writedata[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips_pipelined_processor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_DMemWren : std_logic;
SIGNAL ww_MIPSclock : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_Writedata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RegDst : std_logic;
SIGNAL ww_ALUSrc : std_logic;
SIGNAL ww_MemToReg : std_logic;
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_MemRead : std_logic;
SIGNAL ww_MemWrite : std_logic;
SIGNAL ww_Branch : std_logic;
SIGNAL ww_Jump : std_logic;
SIGNAL ww_ALUOP : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUResult : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DataMemOut : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DMemAddress : std_logic_vector(8 DOWNTO 2);
SIGNAL ww_DMemData : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_InstructionMemOut : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PCValue : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ReadData1Out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ReadData2Out : std_logic_vector(31 DOWNTO 0);
SIGNAL \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \MIPSclock~input_o\ : std_logic;
SIGNAL \MIPSclock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Writedata[20]~input_o\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118_cout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \reset_n~input_o\ : std_logic;
SIGNAL \reset_n~inputCLKENA0_outclk\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \Writedata[0]~input_o\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \Writedata[1]~input_o\ : std_logic;
SIGNAL \Writedata[2]~input_o\ : std_logic;
SIGNAL \Writedata[3]~input_o\ : std_logic;
SIGNAL \Writedata[4]~input_o\ : std_logic;
SIGNAL \Writedata[5]~input_o\ : std_logic;
SIGNAL \Writedata[6]~input_o\ : std_logic;
SIGNAL \Writedata[7]~input_o\ : std_logic;
SIGNAL \Writedata[8]~input_o\ : std_logic;
SIGNAL \Writedata[9]~input_o\ : std_logic;
SIGNAL \Writedata[10]~input_o\ : std_logic;
SIGNAL \Writedata[11]~input_o\ : std_logic;
SIGNAL \Writedata[12]~input_o\ : std_logic;
SIGNAL \Writedata[13]~input_o\ : std_logic;
SIGNAL \Writedata[14]~input_o\ : std_logic;
SIGNAL \Writedata[15]~input_o\ : std_logic;
SIGNAL \Writedata[16]~input_o\ : std_logic;
SIGNAL \Writedata[17]~input_o\ : std_logic;
SIGNAL \Writedata[18]~input_o\ : std_logic;
SIGNAL \Writedata[19]~input_o\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem2|q_ALTERA_SYNTHESIZED[2]~0_combout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Writedata[21]~input_o\ : std_logic;
SIGNAL \Writedata[22]~input_o\ : std_logic;
SIGNAL \Writedata[23]~input_o\ : std_logic;
SIGNAL \Writedata[24]~input_o\ : std_logic;
SIGNAL \Writedata[25]~input_o\ : std_logic;
SIGNAL \Writedata[26]~input_o\ : std_logic;
SIGNAL \Writedata[27]~input_o\ : std_logic;
SIGNAL \Writedata[28]~input_o\ : std_logic;
SIGNAL \Writedata[29]~input_o\ : std_logic;
SIGNAL \Writedata[30]~input_o\ : std_logic;
SIGNAL \Writedata[31]~input_o\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \control|jumpand~combout\ : std_logic;
SIGNAL \Exreg|D0~q\ : std_logic;
SIGNAL \Imemreset|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Imemreset|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Imemreset|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Imemreset|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \control|RFormat~combout\ : std_logic;
SIGNAL \Exreg|D3~0_combout\ : std_logic;
SIGNAL \Exreg|D3~DUPLICATE_q\ : std_logic;
SIGNAL \alucontrol|and1~0_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ : std_logic;
SIGNAL \control|lw~combout\ : std_logic;
SIGNAL \WB|D0~q\ : std_logic;
SIGNAL \WBreg2|D0~q\ : std_logic;
SIGNAL \WB2|D0~feeder_combout\ : std_logic;
SIGNAL \WB2|D0~q\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ : std_logic;
SIGNAL \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \regmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfilemux|D1~q\ : std_logic;
SIGNAL \control|inst1~combout\ : std_logic;
SIGNAL \WB|D1~q\ : std_logic;
SIGNAL \WBreg2|D1~feeder_combout\ : std_logic;
SIGNAL \WBreg2|D1~q\ : std_logic;
SIGNAL \WB2|D1~feeder_combout\ : std_logic;
SIGNAL \WB2|D1~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \regmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfilemux|D4~q\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ : std_logic;
SIGNAL \regmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfilemux|D0~q\ : std_logic;
SIGNAL \regmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfilemux|D2~q\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \regmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfilemux|D3~q\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_5~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_7~combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_6~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_8~combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_4~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_3~combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_32~combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_9~combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_14~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_18~combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_22~combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_11~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_20~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_16~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_25~combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_17~combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_21~combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_12~combout\ : std_logic;
SIGNAL \WB2|D1~q\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_26~combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_23~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_15~combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_10~combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_19~combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_13~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_24~0_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_28~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_27~0_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_30~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_29~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_2~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alucontrol|and2~combout\ : std_logic;
SIGNAL \Exreg|D4~q\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \control|inst~combout\ : std_logic;
SIGNAL \Exreg|D2~q\ : std_logic;
SIGNAL \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ : std_logic;
SIGNAL \regfile|SYNTHESIZED_WIRE_31~combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem7|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem7|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \Exreg|D3~q\ : std_logic;
SIGNAL \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ : std_logic;
SIGNAL \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ : std_logic;
SIGNAL \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem7|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \IFIDIMem7|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem7|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem7|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ : std_logic;
SIGNAL \alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ : std_logic;
SIGNAL \alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \ALUreslt|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALUreslt|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem7|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALUreslt|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|zflag~0_combout\ : std_logic;
SIGNAL \alu|zflag~1_combout\ : std_logic;
SIGNAL \alu|zflag~2_combout\ : std_logic;
SIGNAL \alu|zflag~3_combout\ : std_logic;
SIGNAL \alu|zflag~5_combout\ : std_logic;
SIGNAL \alu|zflag~6_combout\ : std_logic;
SIGNAL \alu|zflag~4_combout\ : std_logic;
SIGNAL \alu|zflag~combout\ : std_logic;
SIGNAL \ALUff~q\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Imemreset|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Imemreset|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \control|beq~combout\ : std_logic;
SIGNAL \Exreg|D4~DUPLICATE_q\ : std_logic;
SIGNAL \mreg2|D2~feeder_combout\ : std_logic;
SIGNAL \mreg2|D2~q\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Imemreset|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \control|inst9~combout\ : std_logic;
SIGNAL \Mreg1|D1~q\ : std_logic;
SIGNAL \mreg2|D1~q\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \PC|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ : std_logic;
SIGNAL \PC|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \PC|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ : std_logic;
SIGNAL \PC|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \PC|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ : std_logic;
SIGNAL \PC|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \PC|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \BranchMux1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionmem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem6|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem5|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem4|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALUreslt|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \dmemorydatareg|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem2|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem7|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jumpreg|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem10|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \branchreg|q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \WBreg2|ALT_INV_D0~q\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfilemux|ALT_INV_D3~q\ : std_logic;
SIGNAL \WB2|ALT_INV_D1~q\ : std_logic;
SIGNAL \regfilemux|ALT_INV_D2~q\ : std_logic;
SIGNAL \regfilemux|ALT_INV_D4~q\ : std_logic;
SIGNAL \regfilemux|ALT_INV_D1~q\ : std_logic;
SIGNAL \regfilemux|ALT_INV_D0~q\ : std_logic;
SIGNAL \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \WB2|ALT_INV_D0~q\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \PC|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 11);
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(27 DOWNTO 2);
SIGNAL \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \control|ALT_INV_RFormat~combout\ : std_logic;
SIGNAL \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\ : std_logic;
SIGNAL \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_reset_n~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_reset_n~input_o\ : std_logic;
SIGNAL \alu|ALT_INV_zflag~6_combout\ : std_logic;
SIGNAL \alu|ALT_INV_zflag~5_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~8_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~7_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~6_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~6_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \WB|ALT_INV_D1~q\ : std_logic;
SIGNAL \WBreg2|ALT_INV_D1~q\ : std_logic;
SIGNAL \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(28 DOWNTO 2);
SIGNAL \alu|ALT_INV_zflag~4_combout\ : std_logic;
SIGNAL \alu|ALT_INV_zflag~3_combout\ : std_logic;
SIGNAL \alu|ALT_INV_zflag~2_combout\ : std_logic;
SIGNAL \alu|ALT_INV_zflag~1_combout\ : std_logic;
SIGNAL \alu|ALT_INV_zflag~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\ : std_logic;
SIGNAL \alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|ALT_INV_SYNTHESIZED_WIRE_4~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Exreg|ALT_INV_D0~q\ : std_logic;
SIGNAL \mreg2|ALT_INV_D2~q\ : std_logic;
SIGNAL \ALT_INV_ALUff~q\ : std_logic;
SIGNAL \alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \ALUMux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alucontrol|ALT_INV_and1~0_combout\ : std_logic;
SIGNAL \alucontrol|ALT_INV_and2~combout\ : std_logic;
SIGNAL \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ : std_logic;
SIGNAL \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Exreg|ALT_INV_D2~q\ : std_logic;
SIGNAL \Exreg|ALT_INV_D3~q\ : std_logic;
SIGNAL \Exreg|ALT_INV_D4~q\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \WB2|ALT_INV_D1~DUPLICATE_q\ : std_logic;
SIGNAL \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ : std_logic;
SIGNAL \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ : std_logic;
SIGNAL \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ : std_logic;
SIGNAL \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\ : std_logic;
SIGNAL \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Exreg|ALT_INV_D3~DUPLICATE_q\ : std_logic;
SIGNAL \Exreg|ALT_INV_D4~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[8]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[10]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ : std_logic;
SIGNAL \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ : std_logic;
SIGNAL \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \PC|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ : std_logic;
SIGNAL \PC|ALT_INV_q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ : std_logic;
SIGNAL \PC|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ : std_logic;
SIGNAL \PC|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ : std_logic;
SIGNAL \PC|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ : std_logic;

BEGIN

DMemWren <= ww_DMemWren;
ww_MIPSclock <= MIPSclock;
ww_reset_n <= reset_n;
ww_Writedata <= Writedata;
RegDst <= ww_RegDst;
ALUSrc <= ww_ALUSrc;
MemToReg <= ww_MemToReg;
RegWrite <= ww_RegWrite;
MemRead <= ww_MemRead;
MemWrite <= ww_MemWrite;
Branch <= ww_Branch;
Jump <= ww_Jump;
ALUOP <= ww_ALUOP;
ALUResult <= ww_ALUResult;
DataMemOut <= ww_DataMemOut;
DMemAddress <= ww_DMemAddress;
DMemData <= ww_DMemData;
InstructionMemOut <= ww_InstructionMemOut;
PCValue <= ww_PCValue;
ReadData1Out <= ww_ReadData1Out;
ReadData2Out <= ww_ReadData2Out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(31) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(30) & 
\dmemorydatareg|q_ALTERA_SYNTHESIZED\(29) & \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(27) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(26) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(25) & 
\dmemorydatareg|q_ALTERA_SYNTHESIZED\(24) & \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(22) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(21) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(20) & 
\dmemorydatareg|q_ALTERA_SYNTHESIZED\(19) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(18) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(17) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(16) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(15) & 
\dmemorydatareg|q_ALTERA_SYNTHESIZED\(14) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(13) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(12) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(11) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(10) & 
\dmemorydatareg|q_ALTERA_SYNTHESIZED\(9) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(8) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(7) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(6) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(5) & 
\dmemorydatareg|q_ALTERA_SYNTHESIZED\(4) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(3) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(2) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(1) & \dmemorydatareg|q_ALTERA_SYNTHESIZED\(0));

\Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ALUreslt|q_ALTERA_SYNTHESIZED\(8) & \ALUreslt|q_ALTERA_SYNTHESIZED\(7) & \ALUreslt|q_ALTERA_SYNTHESIZED\(6) & \ALUreslt|q_ALTERA_SYNTHESIZED\(5) & 
\ALUreslt|q_ALTERA_SYNTHESIZED\(4) & \ALUreslt|q_ALTERA_SYNTHESIZED\(3) & \ALUreslt|q_ALTERA_SYNTHESIZED\(2));

\Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\ALUreslt|q_ALTERA_SYNTHESIZED\(8) & \ALUreslt|q_ALTERA_SYNTHESIZED\(7) & \ALUreslt|q_ALTERA_SYNTHESIZED\(6) & \ALUreslt|q_ALTERA_SYNTHESIZED\(5) & 
\ALUreslt|q_ALTERA_SYNTHESIZED\(4) & \ALUreslt|q_ALTERA_SYNTHESIZED\(3) & \ALUreslt|q_ALTERA_SYNTHESIZED\(2));

\IFIDIMem6|q_ALTERA_SYNTHESIZED\(0) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(1) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(2) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(3) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(4) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(5) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(6) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(7) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(8) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(9) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(10) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(11) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(12) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(13) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(14) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(15) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(16) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(17) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(18) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(19) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(20) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(21) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(22) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(23) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(24) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(25) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(26) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(27) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(28) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(29) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(30) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\IFIDIMem6|q_ALTERA_SYNTHESIZED\(31) <= \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Writedata[31]~input_o\ & \Writedata[30]~input_o\ & \Writedata[29]~input_o\ & \Writedata[28]~input_o\ & 
\Writedata[27]~input_o\ & \Writedata[26]~input_o\ & \Writedata[25]~input_o\ & \Writedata[24]~input_o\ & \Writedata[23]~input_o\ & \Writedata[22]~input_o\ & \Writedata[21]~input_o\ & \Writedata[20]~input_o\);

\instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Imemreset|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & \Imemreset|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & 
\Imemreset|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ & \Imemreset|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ & \Imemreset|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ & 
\Imemreset|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ & \Imemreset|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

\instructionmem|altsyncram_component|auto_generated|q_a\(20) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\instructionmem|altsyncram_component|auto_generated|q_a\(21) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\instructionmem|altsyncram_component|auto_generated|q_a\(22) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\instructionmem|altsyncram_component|auto_generated|q_a\(23) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);
\instructionmem|altsyncram_component|auto_generated|q_a\(24) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(4);
\instructionmem|altsyncram_component|auto_generated|q_a\(25) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(5);
\instructionmem|altsyncram_component|auto_generated|q_a\(26) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(6);
\instructionmem|altsyncram_component|auto_generated|q_a\(27) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(7);
\instructionmem|altsyncram_component|auto_generated|q_a\(28) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(8);
\instructionmem|altsyncram_component|auto_generated|q_a\(29) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(9);
\instructionmem|altsyncram_component|auto_generated|q_a\(30) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(10);
\instructionmem|altsyncram_component|auto_generated|q_a\(31) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(11);

\instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\Writedata[19]~input_o\ & \Writedata[18]~input_o\ & \Writedata[17]~input_o\ & \Writedata[16]~input_o\ & \Writedata[15]~input_o\ & \Writedata[14]~input_o\ & 
\Writedata[13]~input_o\ & \Writedata[12]~input_o\ & \Writedata[11]~input_o\ & \Writedata[10]~input_o\ & \Writedata[9]~input_o\ & \Writedata[8]~input_o\ & \Writedata[7]~input_o\ & \Writedata[6]~input_o\ & \Writedata[5]~input_o\ & \Writedata[4]~input_o\ & 
\Writedata[3]~input_o\ & \Writedata[2]~input_o\ & \Writedata[1]~input_o\ & \Writedata[0]~input_o\);

\instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Imemreset|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & \Imemreset|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & 
\Imemreset|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ & \Imemreset|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ & \Imemreset|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ & 
\Imemreset|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ & \Imemreset|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

\instructionmem|altsyncram_component|auto_generated|q_a\(0) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\instructionmem|altsyncram_component|auto_generated|q_a\(1) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\instructionmem|altsyncram_component|auto_generated|q_a\(2) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\instructionmem|altsyncram_component|auto_generated|q_a\(3) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\instructionmem|altsyncram_component|auto_generated|q_a\(4) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\instructionmem|altsyncram_component|auto_generated|q_a\(5) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\instructionmem|altsyncram_component|auto_generated|q_a\(6) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\instructionmem|altsyncram_component|auto_generated|q_a\(7) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\instructionmem|altsyncram_component|auto_generated|q_a\(8) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\instructionmem|altsyncram_component|auto_generated|q_a\(9) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\instructionmem|altsyncram_component|auto_generated|q_a\(10) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\instructionmem|altsyncram_component|auto_generated|q_a\(11) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\instructionmem|altsyncram_component|auto_generated|q_a\(12) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\instructionmem|altsyncram_component|auto_generated|q_a\(13) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\instructionmem|altsyncram_component|auto_generated|q_a\(14) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\instructionmem|altsyncram_component|auto_generated|q_a\(15) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\instructionmem|altsyncram_component|auto_generated|q_a\(16) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\instructionmem|altsyncram_component|auto_generated|q_a\(17) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\instructionmem|altsyncram_component|auto_generated|q_a\(18) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\instructionmem|altsyncram_component|auto_generated|q_a\(19) <= \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\WBreg2|ALT_INV_D0~q\ <= NOT \WBreg2|D0~q\;
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(0);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(1);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(2);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(3);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(4);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(5);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(6);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(7);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(8);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(9);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(10);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(11);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(12);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(13);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(14);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(15);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(16);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(17);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(18);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(19);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(20);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(21);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(22);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(23);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(24);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(25);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(26);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(27);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(28);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(29);
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(30);
\regfilemux|ALT_INV_D3~q\ <= NOT \regfilemux|D3~q\;
\WB2|ALT_INV_D1~q\ <= NOT \WB2|D1~q\;
\regfilemux|ALT_INV_D2~q\ <= NOT \regfilemux|D2~q\;
\regfilemux|ALT_INV_D4~q\ <= NOT \regfilemux|D4~q\;
\regfilemux|ALT_INV_D1~q\ <= NOT \regfilemux|D1~q\;
\regfilemux|ALT_INV_D0~q\ <= NOT \regfilemux|D0~q\;
\dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\ <= NOT \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\;
\IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \IFIDIMem7|q_ALTERA_SYNTHESIZED\(31);
\WB2|ALT_INV_D0~q\ <= NOT \WB2|D0~q\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\;
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \PC|q_ALTERA_SYNTHESIZED\(6);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \PC|q_ALTERA_SYNTHESIZED\(7);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \PC|q_ALTERA_SYNTHESIZED\(8);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \PC|q_ALTERA_SYNTHESIZED\(9);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \PC|q_ALTERA_SYNTHESIZED\(10);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \PC|q_ALTERA_SYNTHESIZED\(11);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \PC|q_ALTERA_SYNTHESIZED\(12);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \PC|q_ALTERA_SYNTHESIZED\(13);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \PC|q_ALTERA_SYNTHESIZED\(14);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \PC|q_ALTERA_SYNTHESIZED\(15);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \PC|q_ALTERA_SYNTHESIZED\(16);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \PC|q_ALTERA_SYNTHESIZED\(17);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \PC|q_ALTERA_SYNTHESIZED\(18);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \PC|q_ALTERA_SYNTHESIZED\(19);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \PC|q_ALTERA_SYNTHESIZED\(20);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \PC|q_ALTERA_SYNTHESIZED\(21);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \PC|q_ALTERA_SYNTHESIZED\(22);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \PC|q_ALTERA_SYNTHESIZED\(26);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \PC|q_ALTERA_SYNTHESIZED\(27);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(2);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(5);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(6);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(7);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(8);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(9);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(11);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(12);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(14);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(15);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(16);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(17);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(18);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(19);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(21);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(24);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(25);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(26);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(28);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(30);
\instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \instructionmem|altsyncram_component|auto_generated|q_a\(31);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(1);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(2);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(3);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(4);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(5);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(6);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(7);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(8);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(9);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(10);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(11);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(12);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(13);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(14);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(15);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(16);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(17);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(18);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(19);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(20);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(21);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(22);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(23);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(24);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(25);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(26);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(27);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(28);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(29);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(30);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(31);
\IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \IFIDIMem6|q_ALTERA_SYNTHESIZED\(0);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \PC|q_ALTERA_SYNTHESIZED\(2);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \PC|q_ALTERA_SYNTHESIZED\(3);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \PC|q_ALTERA_SYNTHESIZED\(4);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(22);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(23);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(25);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(26);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(27);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(28);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(29);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(30);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(31);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \PC|q_ALTERA_SYNTHESIZED\(28);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \PC|q_ALTERA_SYNTHESIZED\(29);
\PC|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \PC|q_ALTERA_SYNTHESIZED\(31);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(11);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(16);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(17);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(18);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(19);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(20);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(21);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(22);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(23);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(24);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(25);
\ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \ALUreslt|q_ALTERA_SYNTHESIZED\(2);
\ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \ALUreslt|q_ALTERA_SYNTHESIZED\(3);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(0);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(1);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(2);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(3);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(4);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(5);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(6);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(7);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(8);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(9);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(10);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(11);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(12);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(13);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(14);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(15);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(16);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(17);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(18);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(19);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(20);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(21);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(22);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(23);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(24);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(25);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(27);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(28);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(29);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(30);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED\(31);
\control|ALT_INV_RFormat~combout\ <= NOT \control|RFormat~combout\;
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(27);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(29);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(26);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(30);
\IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \IFIDIMem|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30);
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\ <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\;
\IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\ <= NOT \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(31);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(31);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(0);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(1);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(2);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(4);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(6);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(7);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(8);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(9);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(10);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(11);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(12);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(14);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(15);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(20);
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(28);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(26);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(21);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23);
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(20);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(15);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(16);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(17);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(12);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(14);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(9);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(11);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\;
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(7);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(7);
\ALT_INV_reset_n~inputCLKENA0_outclk\ <= NOT \reset_n~inputCLKENA0_outclk\;
\ALT_INV_reset_n~input_o\ <= NOT \reset_n~input_o\;
\alu|ALT_INV_zflag~6_combout\ <= NOT \alu|zflag~6_combout\;
\alu|ALT_INV_zflag~5_combout\ <= NOT \alu|zflag~5_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~8_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~7_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\;
\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ <= NOT \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\;
\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~6_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\;
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~6_combout\ <= NOT \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\;
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_combout\ <= NOT \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\;
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\ <= NOT \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\;
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ <= NOT \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\;
\alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\WB|ALT_INV_D1~q\ <= NOT \WB|D1~q\;
\ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \ALUreslt|q_ALTERA_SYNTHESIZED\(13);
\ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \ALUreslt|q_ALTERA_SYNTHESIZED\(18);
\ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \ALUreslt|q_ALTERA_SYNTHESIZED\(21);
\ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \ALUreslt|q_ALTERA_SYNTHESIZED\(22);
\ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \ALUreslt|q_ALTERA_SYNTHESIZED\(27);
\WBreg2|ALT_INV_D1~q\ <= NOT \WBreg2|D1~q\;
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(2);
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(3);
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(6);
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(21);
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(22);
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(23);
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(26);
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(27);
\IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \IFIDIMem2|q_ALTERA_SYNTHESIZED\(28);
\alu|ALT_INV_zflag~4_combout\ <= NOT \alu|zflag~4_combout\;
\alu|ALT_INV_zflag~3_combout\ <= NOT \alu|zflag~3_combout\;
\alu|ALT_INV_zflag~2_combout\ <= NOT \alu|zflag~2_combout\;
\alu|ALT_INV_zflag~1_combout\ <= NOT \alu|zflag~1_combout\;
\alu|ALT_INV_zflag~0_combout\ <= NOT \alu|zflag~0_combout\;
\alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\ <= NOT \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\;
\alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\ <= NOT \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\;
\alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ <= NOT \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\;
\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ <= NOT \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\;
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\ <= NOT \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\;
\alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ <= NOT \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\;
\alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu22|ALT_INV_SYNTHESIZED_WIRE_4~0_combout\ <= NOT \alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\;
\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\;
\regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\;
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(0);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(0);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(2);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(2);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(3);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(3);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(4);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(4);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(5);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(5);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(6);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(6);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(7);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(7);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(8);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(8);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(9);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(9);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(10);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(10);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(11);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(11);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(11) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(11);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(12);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(12);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(12) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(12);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(13);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(13) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(13);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(14);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(14);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(14) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(14);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(15);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(15);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(15) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(15);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(16);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(16);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(16) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(16);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(17);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(17);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(17) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(17);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(18);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(18);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(18) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(18);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(19);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(19);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(19) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(19);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(20);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(20);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(20) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(20);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(21);
\BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\ <= NOT \BranchMux2|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\;
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(21);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(21) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(21);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(22);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(22);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(22) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(22);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(23);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(23) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(23);
\BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\ <= NOT \BranchMux2|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\;
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(24);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(24) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(24);
\BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\ <= NOT \BranchMux2|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\;
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(25);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(25) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(25);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(26);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(26) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(26);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(27);
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(27) <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED\(27);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(28);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(28) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(28);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(29);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(29) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(29);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(30);
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(30) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(30);
\branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \branchreg|q_ALTERA_SYNTHESIZED\(31);
\Exreg|ALT_INV_D0~q\ <= NOT \Exreg|D0~q\;
\mreg2|ALT_INV_D2~q\ <= NOT \mreg2|D2~q\;
\ALT_INV_ALUff~q\ <= NOT \ALUff~q\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(31) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(31);
\alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\ALUMux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\alucontrol|ALT_INV_and1~0_combout\ <= NOT \alucontrol|and1~0_combout\;
\alucontrol|ALT_INV_and2~combout\ <= NOT \alucontrol|and2~combout\;
\alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\ <= NOT \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\;
\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ <= NOT \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\;
\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(2);
\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(4);
\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(5) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(5);
\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(6) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(6);
\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ <= NOT \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\;
\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(7) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(7);
\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(8) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(8);
\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(9) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(9);
\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(10) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(10);
\Exreg|ALT_INV_D2~q\ <= NOT \Exreg|D2~q\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \jumpreg|q_ALTERA_SYNTHESIZED\(3);
\Exreg|ALT_INV_D3~q\ <= NOT \Exreg|D3~q\;
\Exreg|ALT_INV_D4~q\ <= NOT \Exreg|D4~q\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(0) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(0);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(1) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(1);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(2) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(3) <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(3);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\;
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\ <= NOT \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4);
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(4) <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4);
\WB2|ALT_INV_D1~DUPLICATE_q\ <= NOT \WB2|D1~DUPLICATE_q\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ <= NOT \jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\;
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ <= NOT \jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\;
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ <= NOT \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\;
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\;
\IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ <= NOT \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ <= NOT \jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\ <= NOT \jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\;
\jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ <= NOT \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\;
\Exreg|ALT_INV_D3~DUPLICATE_q\ <= NOT \Exreg|D3~DUPLICATE_q\;
\Exreg|ALT_INV_D4~DUPLICATE_q\ <= NOT \Exreg|D4~DUPLICATE_q\;
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\;
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\ <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\;
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\ <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\;
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\;
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\;
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\;
\regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ <= NOT \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\;
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\;
\regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ <= NOT \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\;
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[8]~DUPLICATE_q\ <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]~DUPLICATE_q\;
\regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ <= NOT \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\;
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\;
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[10]~DUPLICATE_q\ <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]~DUPLICATE_q\;
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\;
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\;
\regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ <= NOT \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\;
\regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ <= NOT \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\;
\regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ <= NOT \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\;
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\;
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\;
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\;
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\ <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\;
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\ <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\;
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\;
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\;
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\;
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\;
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\;
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\;
\regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ <= NOT \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\;
\regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ <= NOT \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\;
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\;
\regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ <= NOT \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\;
\regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ <= NOT \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\;
\regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ <= NOT \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\;
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\;
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\;
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\;
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\;
\regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ <= NOT \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\;
\regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ <= NOT \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\;
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\;
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\;
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\;
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\;
\regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ <= NOT \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\;
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\;
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\;
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\;
\regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ <= NOT \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\;
\regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\ <= NOT \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\;
\regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ <= NOT \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\;
\regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ <= NOT \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\;
\regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ <= NOT \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\;
\regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ <= NOT \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\;
\regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ <= NOT \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\;
\regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ <= NOT \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\;
\regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ <= NOT \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\;
\regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ <= NOT \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\;
\regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ <= NOT \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\;
\regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\ <= NOT \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\;
\IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ <= NOT \IFIDIMem5|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\;
\PC|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ <= NOT \PC|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\;
\PC|ALT_INV_q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ <= NOT \PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\;
\PC|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ <= NOT \PC|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\;
\PC|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ <= NOT \PC|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\;
\PC|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ <= NOT \PC|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\;

-- Location: IOOBUF_X60_Y0_N2
\DMemWren~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mreg2|D1~q\,
	devoe => ww_devoe,
	o => ww_DMemWren);

-- Location: IOOBUF_X6_Y0_N53
\RegDst~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|ALT_INV_RFormat~combout\,
	devoe => ww_devoe,
	o => ww_RegDst);

-- Location: IOOBUF_X32_Y0_N2
\ALUSrc~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|inst~combout\,
	devoe => ww_devoe,
	o => ww_ALUSrc);

-- Location: IOOBUF_X30_Y0_N19
\MemToReg~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|lw~combout\,
	devoe => ww_devoe,
	o => ww_MemToReg);

-- Location: IOOBUF_X72_Y0_N53
\RegWrite~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|inst1~combout\,
	devoe => ww_devoe,
	o => ww_RegWrite);

-- Location: IOOBUF_X30_Y0_N53
\MemRead~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|lw~combout\,
	devoe => ww_devoe,
	o => ww_MemRead);

-- Location: IOOBUF_X72_Y0_N2
\MemWrite~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|inst9~combout\,
	devoe => ww_devoe,
	o => ww_MemWrite);

-- Location: IOOBUF_X78_Y0_N19
\Branch~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|beq~combout\,
	devoe => ww_devoe,
	o => ww_Branch);

-- Location: IOOBUF_X70_Y0_N19
\Jump~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|jumpand~combout\,
	devoe => ww_devoe,
	o => ww_Jump);

-- Location: IOOBUF_X6_Y0_N36
\ALUOP[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|ALT_INV_RFormat~combout\,
	devoe => ww_devoe,
	o => ww_ALUOP(1));

-- Location: IOOBUF_X78_Y0_N53
\ALUOP[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|beq~combout\,
	devoe => ww_devoe,
	o => ww_ALUOP(0));

-- Location: IOOBUF_X36_Y0_N53
\ALUResult[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(31),
	devoe => ww_devoe,
	o => ww_ALUResult(31));

-- Location: IOOBUF_X14_Y81_N19
\ALUResult[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(30),
	devoe => ww_devoe,
	o => ww_ALUResult(30));

-- Location: IOOBUF_X18_Y0_N93
\ALUResult[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(29),
	devoe => ww_devoe,
	o => ww_ALUResult(29));

-- Location: IOOBUF_X30_Y81_N53
\ALUResult[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(28),
	devoe => ww_devoe,
	o => ww_ALUResult(28));

-- Location: IOOBUF_X60_Y0_N19
\ALUResult[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(27),
	devoe => ww_devoe,
	o => ww_ALUResult(27));

-- Location: IOOBUF_X6_Y81_N53
\ALUResult[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26),
	devoe => ww_devoe,
	o => ww_ALUResult(26));

-- Location: IOOBUF_X14_Y0_N19
\ALUResult[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(25),
	devoe => ww_devoe,
	o => ww_ALUResult(25));

-- Location: IOOBUF_X8_Y0_N19
\ALUResult[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(24),
	devoe => ww_devoe,
	o => ww_ALUResult(24));

-- Location: IOOBUF_X86_Y0_N36
\ALUResult[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(23),
	devoe => ww_devoe,
	o => ww_ALUResult(23));

-- Location: IOOBUF_X89_Y6_N56
\ALUResult[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(22),
	devoe => ww_devoe,
	o => ww_ALUResult(22));

-- Location: IOOBUF_X84_Y0_N2
\ALUResult[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(21),
	devoe => ww_devoe,
	o => ww_ALUResult(21));

-- Location: IOOBUF_X18_Y0_N42
\ALUResult[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(20),
	devoe => ww_devoe,
	o => ww_ALUResult(20));

-- Location: IOOBUF_X36_Y0_N36
\ALUResult[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(19),
	devoe => ww_devoe,
	o => ww_ALUResult(19));

-- Location: IOOBUF_X14_Y0_N36
\ALUResult[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(18),
	devoe => ww_devoe,
	o => ww_ALUResult(18));

-- Location: IOOBUF_X4_Y0_N2
\ALUResult[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(17),
	devoe => ww_devoe,
	o => ww_ALUResult(17));

-- Location: IOOBUF_X89_Y9_N39
\ALUResult[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(16),
	devoe => ww_devoe,
	o => ww_ALUResult(16));

-- Location: IOOBUF_X24_Y81_N36
\ALUResult[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(15),
	devoe => ww_devoe,
	o => ww_ALUResult(15));

-- Location: IOOBUF_X16_Y81_N53
\ALUResult[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(14),
	devoe => ww_devoe,
	o => ww_ALUResult(14));

-- Location: IOOBUF_X89_Y15_N5
\ALUResult[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(13),
	devoe => ww_devoe,
	o => ww_ALUResult(13));

-- Location: IOOBUF_X82_Y0_N93
\ALUResult[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(12),
	devoe => ww_devoe,
	o => ww_ALUResult(12));

-- Location: IOOBUF_X26_Y81_N93
\ALUResult[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(11),
	devoe => ww_devoe,
	o => ww_ALUResult(11));

-- Location: IOOBUF_X52_Y0_N19
\ALUResult[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(10),
	devoe => ww_devoe,
	o => ww_ALUResult(10));

-- Location: IOOBUF_X10_Y0_N93
\ALUResult[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(9),
	devoe => ww_devoe,
	o => ww_ALUResult(9));

-- Location: IOOBUF_X89_Y4_N62
\ALUResult[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(8),
	devoe => ww_devoe,
	o => ww_ALUResult(8));

-- Location: IOOBUF_X10_Y81_N76
\ALUResult[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(7),
	devoe => ww_devoe,
	o => ww_ALUResult(7));

-- Location: IOOBUF_X18_Y81_N59
\ALUResult[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(6),
	devoe => ww_devoe,
	o => ww_ALUResult(6));

-- Location: IOOBUF_X89_Y9_N5
\ALUResult[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(5),
	devoe => ww_devoe,
	o => ww_ALUResult(5));

-- Location: IOOBUF_X12_Y81_N36
\ALUResult[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(4),
	devoe => ww_devoe,
	o => ww_ALUResult(4));

-- Location: IOOBUF_X30_Y0_N36
\ALUResult[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(3),
	devoe => ww_devoe,
	o => ww_ALUResult(3));

-- Location: IOOBUF_X28_Y0_N53
\ALUResult[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(2),
	devoe => ww_devoe,
	o => ww_ALUResult(2));

-- Location: IOOBUF_X16_Y0_N2
\ALUResult[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(1),
	devoe => ww_devoe,
	o => ww_ALUResult(1));

-- Location: IOOBUF_X8_Y81_N36
\ALUResult[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(0),
	devoe => ww_devoe,
	o => ww_ALUResult(0));

-- Location: IOOBUF_X58_Y0_N76
\DataMemOut[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(31),
	devoe => ww_devoe,
	o => ww_DataMemOut(31));

-- Location: IOOBUF_X28_Y81_N36
\DataMemOut[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(30),
	devoe => ww_devoe,
	o => ww_DataMemOut(30));

-- Location: IOOBUF_X34_Y81_N93
\DataMemOut[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(29),
	devoe => ww_devoe,
	o => ww_DataMemOut(29));

-- Location: IOOBUF_X26_Y81_N76
\DataMemOut[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(28),
	devoe => ww_devoe,
	o => ww_DataMemOut(28));

-- Location: IOOBUF_X40_Y81_N19
\DataMemOut[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(27),
	devoe => ww_devoe,
	o => ww_DataMemOut(27));

-- Location: IOOBUF_X40_Y0_N19
\DataMemOut[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(26),
	devoe => ww_devoe,
	o => ww_DataMemOut(26));

-- Location: IOOBUF_X24_Y81_N19
\DataMemOut[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(25),
	devoe => ww_devoe,
	o => ww_DataMemOut(25));

-- Location: IOOBUF_X54_Y0_N53
\DataMemOut[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(24),
	devoe => ww_devoe,
	o => ww_DataMemOut(24));

-- Location: IOOBUF_X40_Y81_N53
\DataMemOut[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(23),
	devoe => ww_devoe,
	o => ww_DataMemOut(23));

-- Location: IOOBUF_X26_Y81_N59
\DataMemOut[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(22),
	devoe => ww_devoe,
	o => ww_DataMemOut(22));

-- Location: IOOBUF_X22_Y81_N2
\DataMemOut[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(21),
	devoe => ww_devoe,
	o => ww_DataMemOut(21));

-- Location: IOOBUF_X38_Y81_N19
\DataMemOut[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(20),
	devoe => ww_devoe,
	o => ww_DataMemOut(20));

-- Location: IOOBUF_X36_Y81_N53
\DataMemOut[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(19),
	devoe => ww_devoe,
	o => ww_DataMemOut(19));

-- Location: IOOBUF_X70_Y0_N53
\DataMemOut[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(18),
	devoe => ww_devoe,
	o => ww_DataMemOut(18));

-- Location: IOOBUF_X14_Y0_N2
\DataMemOut[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(17),
	devoe => ww_devoe,
	o => ww_DataMemOut(17));

-- Location: IOOBUF_X54_Y0_N19
\DataMemOut[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(16),
	devoe => ww_devoe,
	o => ww_DataMemOut(16));

-- Location: IOOBUF_X28_Y81_N19
\DataMemOut[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(15),
	devoe => ww_devoe,
	o => ww_DataMemOut(15));

-- Location: IOOBUF_X2_Y81_N59
\DataMemOut[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(14),
	devoe => ww_devoe,
	o => ww_DataMemOut(14));

-- Location: IOOBUF_X16_Y81_N19
\DataMemOut[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(13),
	devoe => ww_devoe,
	o => ww_DataMemOut(13));

-- Location: IOOBUF_X8_Y81_N19
\DataMemOut[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(12),
	devoe => ww_devoe,
	o => ww_DataMemOut(12));

-- Location: IOOBUF_X30_Y81_N36
\DataMemOut[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(11),
	devoe => ww_devoe,
	o => ww_DataMemOut(11));

-- Location: IOOBUF_X88_Y0_N3
\DataMemOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(10),
	devoe => ww_devoe,
	o => ww_DataMemOut(10));

-- Location: IOOBUF_X86_Y0_N53
\DataMemOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(9),
	devoe => ww_devoe,
	o => ww_DataMemOut(9));

-- Location: IOOBUF_X74_Y0_N59
\DataMemOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(8),
	devoe => ww_devoe,
	o => ww_DataMemOut(8));

-- Location: IOOBUF_X89_Y6_N22
\DataMemOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(7),
	devoe => ww_devoe,
	o => ww_DataMemOut(7));

-- Location: IOOBUF_X26_Y81_N42
\DataMemOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(6),
	devoe => ww_devoe,
	o => ww_DataMemOut(6));

-- Location: IOOBUF_X10_Y81_N42
\DataMemOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(5),
	devoe => ww_devoe,
	o => ww_DataMemOut(5));

-- Location: IOOBUF_X22_Y0_N53
\DataMemOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(4),
	devoe => ww_devoe,
	o => ww_DataMemOut(4));

-- Location: IOOBUF_X36_Y0_N2
\DataMemOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(3),
	devoe => ww_devoe,
	o => ww_DataMemOut(3));

-- Location: IOOBUF_X28_Y0_N2
\DataMemOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(2),
	devoe => ww_devoe,
	o => ww_DataMemOut(2));

-- Location: IOOBUF_X22_Y0_N36
\DataMemOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(1),
	devoe => ww_devoe,
	o => ww_DataMemOut(1));

-- Location: IOOBUF_X24_Y0_N2
\DataMemOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem6|q_ALTERA_SYNTHESIZED\(0),
	devoe => ww_devoe,
	o => ww_DataMemOut(0));

-- Location: IOOBUF_X24_Y0_N36
\DMemAddress[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALUreslt|q_ALTERA_SYNTHESIZED\(8),
	devoe => ww_devoe,
	o => ww_DMemAddress(8));

-- Location: IOOBUF_X89_Y13_N56
\DMemAddress[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALUreslt|q_ALTERA_SYNTHESIZED\(7),
	devoe => ww_devoe,
	o => ww_DMemAddress(7));

-- Location: IOOBUF_X89_Y8_N39
\DMemAddress[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALUreslt|q_ALTERA_SYNTHESIZED\(6),
	devoe => ww_devoe,
	o => ww_DMemAddress(6));

-- Location: IOOBUF_X86_Y0_N2
\DMemAddress[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALUreslt|q_ALTERA_SYNTHESIZED\(5),
	devoe => ww_devoe,
	o => ww_DMemAddress(5));

-- Location: IOOBUF_X89_Y23_N56
\DMemAddress[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALUreslt|q_ALTERA_SYNTHESIZED\(4),
	devoe => ww_devoe,
	o => ww_DMemAddress(4));

-- Location: IOOBUF_X89_Y13_N5
\DMemAddress[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALUreslt|q_ALTERA_SYNTHESIZED\(3),
	devoe => ww_devoe,
	o => ww_DMemAddress(3));

-- Location: IOOBUF_X16_Y0_N19
\DMemAddress[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALUreslt|q_ALTERA_SYNTHESIZED\(2),
	devoe => ww_devoe,
	o => ww_DMemAddress(2));

-- Location: IOOBUF_X70_Y0_N2
\DMemData[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(31),
	devoe => ww_devoe,
	o => ww_DMemData(31));

-- Location: IOOBUF_X56_Y0_N53
\DMemData[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(30),
	devoe => ww_devoe,
	o => ww_DMemData(30));

-- Location: IOOBUF_X40_Y0_N53
\DMemData[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(29),
	devoe => ww_devoe,
	o => ww_DMemData(29));

-- Location: IOOBUF_X40_Y81_N2
\DMemData[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(28),
	devoe => ww_devoe,
	o => ww_DMemData(28));

-- Location: IOOBUF_X56_Y0_N19
\DMemData[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(27),
	devoe => ww_devoe,
	o => ww_DMemData(27));

-- Location: IOOBUF_X4_Y0_N36
\DMemData[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(26),
	devoe => ww_devoe,
	o => ww_DMemData(26));

-- Location: IOOBUF_X20_Y81_N53
\DMemData[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(25),
	devoe => ww_devoe,
	o => ww_DMemData(25));

-- Location: IOOBUF_X8_Y0_N53
\DMemData[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(24),
	devoe => ww_devoe,
	o => ww_DMemData(24));

-- Location: IOOBUF_X64_Y0_N2
\DMemData[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(23),
	devoe => ww_devoe,
	o => ww_DMemData(23));

-- Location: IOOBUF_X89_Y4_N45
\DMemData[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(22),
	devoe => ww_devoe,
	o => ww_DMemData(22));

-- Location: IOOBUF_X64_Y0_N19
\DMemData[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(21),
	devoe => ww_devoe,
	o => ww_DMemData(21));

-- Location: IOOBUF_X32_Y81_N53
\DMemData[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(20),
	devoe => ww_devoe,
	o => ww_DMemData(20));

-- Location: IOOBUF_X36_Y81_N19
\DMemData[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(19),
	devoe => ww_devoe,
	o => ww_DMemData(19));

-- Location: IOOBUF_X16_Y0_N53
\DMemData[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(18),
	devoe => ww_devoe,
	o => ww_DMemData(18));

-- Location: IOOBUF_X64_Y0_N53
\DMemData[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(17),
	devoe => ww_devoe,
	o => ww_DMemData(17));

-- Location: IOOBUF_X66_Y0_N93
\DMemData[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(16),
	devoe => ww_devoe,
	o => ww_DMemData(16));

-- Location: IOOBUF_X12_Y0_N36
\DMemData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(15),
	devoe => ww_devoe,
	o => ww_DMemData(15));

-- Location: IOOBUF_X14_Y0_N53
\DMemData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(14),
	devoe => ww_devoe,
	o => ww_DMemData(14));

-- Location: IOOBUF_X40_Y81_N36
\DMemData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(13),
	devoe => ww_devoe,
	o => ww_DMemData(13));

-- Location: IOOBUF_X26_Y0_N76
\DMemData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(12),
	devoe => ww_devoe,
	o => ww_DMemData(12));

-- Location: IOOBUF_X62_Y0_N36
\DMemData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(11),
	devoe => ww_devoe,
	o => ww_DMemData(11));

-- Location: IOOBUF_X30_Y0_N2
\DMemData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(10),
	devoe => ww_devoe,
	o => ww_DMemData(10));

-- Location: IOOBUF_X10_Y0_N76
\DMemData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(9),
	devoe => ww_devoe,
	o => ww_DMemData(9));

-- Location: IOOBUF_X12_Y0_N53
\DMemData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(8),
	devoe => ww_devoe,
	o => ww_DMemData(8));

-- Location: IOOBUF_X50_Y0_N76
\DMemData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(7),
	devoe => ww_devoe,
	o => ww_DMemData(7));

-- Location: IOOBUF_X50_Y0_N59
\DMemData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(6),
	devoe => ww_devoe,
	o => ww_DMemData(6));

-- Location: IOOBUF_X8_Y81_N2
\DMemData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(5),
	devoe => ww_devoe,
	o => ww_DMemData(5));

-- Location: IOOBUF_X34_Y81_N42
\DMemData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(4),
	devoe => ww_devoe,
	o => ww_DMemData(4));

-- Location: IOOBUF_X6_Y0_N19
\DMemData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(3),
	devoe => ww_devoe,
	o => ww_DMemData(3));

-- Location: IOOBUF_X38_Y81_N2
\DMemData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(2),
	devoe => ww_devoe,
	o => ww_DMemData(2));

-- Location: IOOBUF_X10_Y0_N42
\DMemData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(1),
	devoe => ww_devoe,
	o => ww_DMemData(1));

-- Location: IOOBUF_X12_Y81_N2
\DMemData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(0),
	devoe => ww_devoe,
	o => ww_DMemData(0));

-- Location: IOOBUF_X68_Y0_N19
\InstructionMemOut[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(31),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(31));

-- Location: IOOBUF_X74_Y0_N76
\InstructionMemOut[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(30),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(30));

-- Location: IOOBUF_X68_Y0_N53
\InstructionMemOut[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(29),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(29));

-- Location: IOOBUF_X74_Y0_N42
\InstructionMemOut[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(28),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(28));

-- Location: IOOBUF_X72_Y0_N36
\InstructionMemOut[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(27),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(27));

-- Location: IOOBUF_X89_Y4_N96
\InstructionMemOut[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(26),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(26));

-- Location: IOOBUF_X89_Y16_N39
\InstructionMemOut[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(25),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(25));

-- Location: IOOBUF_X89_Y21_N22
\InstructionMemOut[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(24),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(24));

-- Location: IOOBUF_X89_Y20_N62
\InstructionMemOut[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(23),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(23));

-- Location: IOOBUF_X89_Y20_N79
\InstructionMemOut[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(22),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(22));

-- Location: IOOBUF_X89_Y20_N45
\InstructionMemOut[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(21),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(21));

-- Location: IOOBUF_X24_Y0_N19
\InstructionMemOut[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(20),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(20));

-- Location: IOOBUF_X89_Y16_N5
\InstructionMemOut[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(19),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(19));

-- Location: IOOBUF_X89_Y20_N96
\InstructionMemOut[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(18),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(18));

-- Location: IOOBUF_X89_Y16_N56
\InstructionMemOut[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(17),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(17));

-- Location: IOOBUF_X89_Y21_N39
\InstructionMemOut[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(16),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(16));

-- Location: IOOBUF_X38_Y0_N36
\InstructionMemOut[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(15),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(15));

-- Location: IOOBUF_X82_Y0_N42
\InstructionMemOut[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(14),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(14));

-- Location: IOOBUF_X89_Y15_N22
\InstructionMemOut[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(13),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(13));

-- Location: IOOBUF_X38_Y81_N53
\InstructionMemOut[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(12),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(12));

-- Location: IOOBUF_X20_Y0_N2
\InstructionMemOut[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(11),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(11));

-- Location: IOOBUF_X10_Y0_N59
\InstructionMemOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(10),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(10));

-- Location: IOOBUF_X89_Y11_N62
\InstructionMemOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(9),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(9));

-- Location: IOOBUF_X34_Y81_N59
\InstructionMemOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(8),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(8));

-- Location: IOOBUF_X89_Y11_N96
\InstructionMemOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(7),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(7));

-- Location: IOOBUF_X52_Y0_N36
\InstructionMemOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(6),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(6));

-- Location: IOOBUF_X36_Y81_N2
\InstructionMemOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(5),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(5));

-- Location: IOOBUF_X2_Y0_N76
\InstructionMemOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(4),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(4));

-- Location: IOOBUF_X24_Y81_N53
\InstructionMemOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(3),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(3));

-- Location: IOOBUF_X40_Y0_N36
\InstructionMemOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(2),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(2));

-- Location: IOOBUF_X89_Y13_N22
\InstructionMemOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(1),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(1));

-- Location: IOOBUF_X34_Y0_N42
\InstructionMemOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem|q_ALTERA_SYNTHESIZED\(0),
	devoe => ww_devoe,
	o => ww_InstructionMemOut(0));

-- Location: IOOBUF_X50_Y0_N93
\PCValue[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(31),
	devoe => ww_devoe,
	o => ww_PCValue(31));

-- Location: IOOBUF_X40_Y0_N2
\PCValue[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(30),
	devoe => ww_devoe,
	o => ww_PCValue(30));

-- Location: IOOBUF_X60_Y0_N36
\PCValue[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(29),
	devoe => ww_devoe,
	o => ww_PCValue(29));

-- Location: IOOBUF_X64_Y0_N36
\PCValue[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(28),
	devoe => ww_devoe,
	o => ww_PCValue(28));

-- Location: IOOBUF_X58_Y0_N42
\PCValue[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(27),
	devoe => ww_devoe,
	o => ww_PCValue(27));

-- Location: IOOBUF_X89_Y16_N22
\PCValue[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(26),
	devoe => ww_devoe,
	o => ww_PCValue(26));

-- Location: IOOBUF_X70_Y0_N36
\PCValue[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(25),
	devoe => ww_devoe,
	o => ww_PCValue(25));

-- Location: IOOBUF_X89_Y6_N5
\PCValue[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(24),
	devoe => ww_devoe,
	o => ww_PCValue(24));

-- Location: IOOBUF_X68_Y0_N36
\PCValue[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(23),
	devoe => ww_devoe,
	o => ww_PCValue(23));

-- Location: IOOBUF_X66_Y0_N76
\PCValue[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(22),
	devoe => ww_devoe,
	o => ww_PCValue(22));

-- Location: IOOBUF_X28_Y81_N2
\PCValue[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(21),
	devoe => ww_devoe,
	o => ww_PCValue(21));

-- Location: IOOBUF_X34_Y81_N76
\PCValue[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(20),
	devoe => ww_devoe,
	o => ww_PCValue(20));

-- Location: IOOBUF_X62_Y0_N53
\PCValue[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(19),
	devoe => ww_devoe,
	o => ww_PCValue(19));

-- Location: IOOBUF_X62_Y0_N2
\PCValue[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(18),
	devoe => ww_devoe,
	o => ww_PCValue(18));

-- Location: IOOBUF_X32_Y0_N19
\PCValue[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(17),
	devoe => ww_devoe,
	o => ww_PCValue(17));

-- Location: IOOBUF_X58_Y0_N59
\PCValue[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(16),
	devoe => ww_devoe,
	o => ww_PCValue(16));

-- Location: IOOBUF_X66_Y0_N42
\PCValue[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(15),
	devoe => ww_devoe,
	o => ww_PCValue(15));

-- Location: IOOBUF_X52_Y0_N2
\PCValue[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(14),
	devoe => ww_devoe,
	o => ww_PCValue(14));

-- Location: IOOBUF_X50_Y0_N42
\PCValue[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(13),
	devoe => ww_devoe,
	o => ww_PCValue(13));

-- Location: IOOBUF_X58_Y0_N93
\PCValue[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(12),
	devoe => ww_devoe,
	o => ww_PCValue(12));

-- Location: IOOBUF_X56_Y0_N2
\PCValue[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(11),
	devoe => ww_devoe,
	o => ww_PCValue(11));

-- Location: IOOBUF_X20_Y0_N19
\PCValue[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(10),
	devoe => ww_devoe,
	o => ww_PCValue(10));

-- Location: IOOBUF_X66_Y0_N59
\PCValue[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(9),
	devoe => ww_devoe,
	o => ww_PCValue(9));

-- Location: IOOBUF_X28_Y0_N19
\PCValue[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(8),
	devoe => ww_devoe,
	o => ww_PCValue(8));

-- Location: IOOBUF_X12_Y0_N2
\PCValue[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(7),
	devoe => ww_devoe,
	o => ww_PCValue(7));

-- Location: IOOBUF_X54_Y0_N2
\PCValue[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(6),
	devoe => ww_devoe,
	o => ww_PCValue(6));

-- Location: IOOBUF_X36_Y0_N19
\PCValue[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(5),
	devoe => ww_devoe,
	o => ww_PCValue(5));

-- Location: IOOBUF_X34_Y0_N93
\PCValue[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(4),
	devoe => ww_devoe,
	o => ww_PCValue(4));

-- Location: IOOBUF_X28_Y0_N36
\PCValue[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(3),
	devoe => ww_devoe,
	o => ww_PCValue(3));

-- Location: IOOBUF_X18_Y81_N42
\PCValue[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(2),
	devoe => ww_devoe,
	o => ww_PCValue(2));

-- Location: IOOBUF_X20_Y0_N36
\PCValue[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(0),
	devoe => ww_devoe,
	o => ww_PCValue(1));

-- Location: IOOBUF_X32_Y0_N53
\PCValue[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|q_ALTERA_SYNTHESIZED\(0),
	devoe => ww_devoe,
	o => ww_PCValue(0));

-- Location: IOOBUF_X32_Y0_N36
\ReadData1Out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(31),
	devoe => ww_devoe,
	o => ww_ReadData1Out(31));

-- Location: IOOBUF_X16_Y81_N2
\ReadData1Out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(30),
	devoe => ww_devoe,
	o => ww_ReadData1Out(30));

-- Location: IOOBUF_X22_Y0_N2
\ReadData1Out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(29),
	devoe => ww_devoe,
	o => ww_ReadData1Out(29));

-- Location: IOOBUF_X28_Y81_N53
\ReadData1Out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(28),
	devoe => ww_devoe,
	o => ww_ReadData1Out(28));

-- Location: IOOBUF_X60_Y0_N53
\ReadData1Out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(27),
	devoe => ww_devoe,
	o => ww_ReadData1Out(27));

-- Location: IOOBUF_X38_Y81_N36
\ReadData1Out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26),
	devoe => ww_devoe,
	o => ww_ReadData1Out(26));

-- Location: IOOBUF_X8_Y0_N36
\ReadData1Out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(25),
	devoe => ww_devoe,
	o => ww_ReadData1Out(25));

-- Location: IOOBUF_X8_Y0_N2
\ReadData1Out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(24),
	devoe => ww_devoe,
	o => ww_ReadData1Out(24));

-- Location: IOOBUF_X84_Y0_N19
\ReadData1Out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(23),
	devoe => ww_devoe,
	o => ww_ReadData1Out(23));

-- Location: IOOBUF_X89_Y8_N56
\ReadData1Out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(22),
	devoe => ww_devoe,
	o => ww_ReadData1Out(22));

-- Location: IOOBUF_X86_Y0_N19
\ReadData1Out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(21),
	devoe => ww_devoe,
	o => ww_ReadData1Out(21));

-- Location: IOOBUF_X26_Y0_N42
\ReadData1Out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(20),
	devoe => ww_devoe,
	o => ww_ReadData1Out(20));

-- Location: IOOBUF_X34_Y0_N76
\ReadData1Out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(19),
	devoe => ww_devoe,
	o => ww_ReadData1Out(19));

-- Location: IOOBUF_X16_Y0_N36
\ReadData1Out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(18),
	devoe => ww_devoe,
	o => ww_ReadData1Out(18));

-- Location: IOOBUF_X4_Y81_N53
\ReadData1Out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(17),
	devoe => ww_devoe,
	o => ww_ReadData1Out(17));

-- Location: IOOBUF_X89_Y9_N22
\ReadData1Out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(16),
	devoe => ww_devoe,
	o => ww_ReadData1Out(16));

-- Location: IOOBUF_X24_Y81_N2
\ReadData1Out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(15),
	devoe => ww_devoe,
	o => ww_ReadData1Out(15));

-- Location: IOOBUF_X12_Y81_N53
\ReadData1Out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(14),
	devoe => ww_devoe,
	o => ww_ReadData1Out(14));

-- Location: IOOBUF_X89_Y15_N56
\ReadData1Out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(13),
	devoe => ww_devoe,
	o => ww_ReadData1Out(13));

-- Location: IOOBUF_X82_Y0_N59
\ReadData1Out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(12),
	devoe => ww_devoe,
	o => ww_ReadData1Out(12));

-- Location: IOOBUF_X20_Y81_N2
\ReadData1Out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(11),
	devoe => ww_devoe,
	o => ww_ReadData1Out(11));

-- Location: IOOBUF_X56_Y0_N36
\ReadData1Out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(10),
	devoe => ww_devoe,
	o => ww_ReadData1Out(10));

-- Location: IOOBUF_X20_Y0_N53
\ReadData1Out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(9),
	devoe => ww_devoe,
	o => ww_ReadData1Out(9));

-- Location: IOOBUF_X89_Y4_N79
\ReadData1Out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(8),
	devoe => ww_devoe,
	o => ww_ReadData1Out(8));

-- Location: IOOBUF_X14_Y81_N2
\ReadData1Out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(7),
	devoe => ww_devoe,
	o => ww_ReadData1Out(7));

-- Location: IOOBUF_X14_Y81_N53
\ReadData1Out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(6),
	devoe => ww_devoe,
	o => ww_ReadData1Out(6));

-- Location: IOOBUF_X89_Y9_N56
\ReadData1Out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(5),
	devoe => ww_devoe,
	o => ww_ReadData1Out(5));

-- Location: IOOBUF_X18_Y81_N93
\ReadData1Out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(4),
	devoe => ww_devoe,
	o => ww_ReadData1Out(4));

-- Location: IOOBUF_X22_Y0_N19
\ReadData1Out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(3),
	devoe => ww_devoe,
	o => ww_ReadData1Out(3));

-- Location: IOOBUF_X38_Y0_N53
\ReadData1Out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(2),
	devoe => ww_devoe,
	o => ww_ReadData1Out(2));

-- Location: IOOBUF_X18_Y0_N76
\ReadData1Out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(1),
	devoe => ww_devoe,
	o => ww_ReadData1Out(1));

-- Location: IOOBUF_X8_Y81_N53
\ReadData1Out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(0),
	devoe => ww_devoe,
	o => ww_ReadData1Out(0));

-- Location: IOOBUF_X4_Y81_N36
\ReadData2Out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(31),
	devoe => ww_devoe,
	o => ww_ReadData2Out(31));

-- Location: IOOBUF_X68_Y0_N2
\ReadData2Out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(30),
	devoe => ww_devoe,
	o => ww_ReadData2Out(30));

-- Location: IOOBUF_X38_Y0_N19
\ReadData2Out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(29),
	devoe => ww_devoe,
	o => ww_ReadData2Out(29));

-- Location: IOOBUF_X12_Y81_N19
\ReadData2Out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(28),
	devoe => ww_devoe,
	o => ww_ReadData2Out(28));

-- Location: IOOBUF_X18_Y0_N59
\ReadData2Out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(27),
	devoe => ww_devoe,
	o => ww_ReadData2Out(27));

-- Location: IOOBUF_X6_Y81_N36
\ReadData2Out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(26),
	devoe => ww_devoe,
	o => ww_ReadData2Out(26));

-- Location: IOOBUF_X52_Y0_N53
\ReadData2Out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(25),
	devoe => ww_devoe,
	o => ww_ReadData2Out(25));

-- Location: IOOBUF_X4_Y0_N53
\ReadData2Out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(24),
	devoe => ww_devoe,
	o => ww_ReadData2Out(24));

-- Location: IOOBUF_X62_Y0_N19
\ReadData2Out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(23),
	devoe => ww_devoe,
	o => ww_ReadData2Out(23));

-- Location: IOOBUF_X76_Y0_N36
\ReadData2Out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(22),
	devoe => ww_devoe,
	o => ww_ReadData2Out(22));

-- Location: IOOBUF_X76_Y0_N19
\ReadData2Out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_ReadData2Out(21));

-- Location: IOOBUF_X80_Y0_N53
\ReadData2Out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(20),
	devoe => ww_devoe,
	o => ww_ReadData2Out(20));

-- Location: IOOBUF_X89_Y23_N22
\ReadData2Out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(19),
	devoe => ww_devoe,
	o => ww_ReadData2Out(19));

-- Location: IOOBUF_X26_Y0_N93
\ReadData2Out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_ReadData2Out(18));

-- Location: IOOBUF_X26_Y0_N59
\ReadData2Out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17),
	devoe => ww_devoe,
	o => ww_ReadData2Out(17));

-- Location: IOOBUF_X89_Y8_N22
\ReadData2Out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_ReadData2Out(16));

-- Location: IOOBUF_X89_Y25_N56
\ReadData2Out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(15),
	devoe => ww_devoe,
	o => ww_ReadData2Out(15));

-- Location: IOOBUF_X12_Y0_N19
\ReadData2Out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(14),
	devoe => ww_devoe,
	o => ww_ReadData2Out(14));

-- Location: IOOBUF_X89_Y13_N39
\ReadData2Out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(13),
	devoe => ww_devoe,
	o => ww_ReadData2Out(13));

-- Location: IOOBUF_X4_Y81_N19
\ReadData2Out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(12),
	devoe => ww_devoe,
	o => ww_ReadData2Out(12));

-- Location: IOOBUF_X38_Y0_N2
\ReadData2Out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(11),
	devoe => ww_devoe,
	o => ww_ReadData2Out(11));

-- Location: IOOBUF_X22_Y81_N19
\ReadData2Out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(10),
	devoe => ww_devoe,
	o => ww_ReadData2Out(10));

-- Location: IOOBUF_X89_Y25_N5
\ReadData2Out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(9),
	devoe => ww_devoe,
	o => ww_ReadData2Out(9));

-- Location: IOOBUF_X10_Y81_N59
\ReadData2Out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(8),
	devoe => ww_devoe,
	o => ww_ReadData2Out(8));

-- Location: IOOBUF_X78_Y0_N2
\ReadData2Out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(7),
	devoe => ww_devoe,
	o => ww_ReadData2Out(7));

-- Location: IOOBUF_X36_Y81_N36
\ReadData2Out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(6),
	devoe => ww_devoe,
	o => ww_ReadData2Out(6));

-- Location: IOOBUF_X89_Y25_N39
\ReadData2Out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(5),
	devoe => ww_devoe,
	o => ww_ReadData2Out(5));

-- Location: IOOBUF_X10_Y81_N93
\ReadData2Out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(4),
	devoe => ww_devoe,
	o => ww_ReadData2Out(4));

-- Location: IOOBUF_X84_Y0_N36
\ReadData2Out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(3),
	devoe => ww_devoe,
	o => ww_ReadData2Out(3));

-- Location: IOOBUF_X14_Y81_N36
\ReadData2Out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(2),
	devoe => ww_devoe,
	o => ww_ReadData2Out(2));

-- Location: IOOBUF_X88_Y0_N20
\ReadData2Out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_ReadData2Out(1));

-- Location: IOOBUF_X89_Y21_N5
\ReadData2Out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_ReadData2Out(0));

-- Location: IOIBUF_X89_Y25_N21
\MIPSclock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MIPSclock,
	o => \MIPSclock~input_o\);

-- Location: CLKCTRL_G10
\MIPSclock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \MIPSclock~input_o\,
	outclk => \MIPSclock~inputCLKENA0_outclk\);

-- Location: IOIBUF_X80_Y0_N18
\Writedata[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(20),
	o => \Writedata[20]~input_o\);

-- Location: LABCELL_X66_Y19_N0
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118_cout\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	cin => GND,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118_cout\);

-- Location: LABCELL_X66_Y19_N3
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(3) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118_cout\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(3) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118_cout\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: IOIBUF_X89_Y23_N4
\reset_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_n,
	o => \reset_n~input_o\);

-- Location: CLKCTRL_G8
\reset_n~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset_n~input_o\,
	outclk => \reset_n~inputCLKENA0_outclk\);

-- Location: FF_X66_Y19_N4
\IFIDIMem2|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(3));

-- Location: MLABCELL_X65_Y19_N12
\IFIDIMem10|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \IFIDIMem2|q_ALTERA_SYNTHESIZED\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \IFIDIMem10|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X65_Y19_N13
\IFIDIMem10|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(3));

-- Location: IOIBUF_X89_Y8_N4
\Writedata[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(0),
	o => \Writedata[0]~input_o\);

-- Location: LABCELL_X66_Y19_N6
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(4) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(4) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X66_Y19_N9
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\,
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: FF_X66_Y19_N10
\IFIDIMem2|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X63_Y19_N40
\IFIDIMem10|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(5),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X66_Y19_N12
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(6) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(6) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X66_Y19_N15
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(7) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(7) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: FF_X66_Y19_N16
\IFIDIMem2|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X64_Y19_N55
\IFIDIMem10|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(7),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(7));

-- Location: IOIBUF_X76_Y0_N1
\Writedata[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(1),
	o => \Writedata[1]~input_o\);

-- Location: IOIBUF_X18_Y81_N75
\Writedata[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(2),
	o => \Writedata[2]~input_o\);

-- Location: IOIBUF_X72_Y0_N18
\Writedata[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(3),
	o => \Writedata[3]~input_o\);

-- Location: IOIBUF_X22_Y81_N35
\Writedata[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(4),
	o => \Writedata[4]~input_o\);

-- Location: IOIBUF_X78_Y0_N35
\Writedata[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(5),
	o => \Writedata[5]~input_o\);

-- Location: IOIBUF_X32_Y81_N35
\Writedata[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(6),
	o => \Writedata[6]~input_o\);

-- Location: IOIBUF_X32_Y81_N18
\Writedata[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(7),
	o => \Writedata[7]~input_o\);

-- Location: IOIBUF_X20_Y81_N18
\Writedata[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(8),
	o => \Writedata[8]~input_o\);

-- Location: IOIBUF_X82_Y0_N75
\Writedata[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(9),
	o => \Writedata[9]~input_o\);

-- Location: IOIBUF_X30_Y81_N18
\Writedata[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(10),
	o => \Writedata[10]~input_o\);

-- Location: IOIBUF_X89_Y11_N78
\Writedata[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(11),
	o => \Writedata[11]~input_o\);

-- Location: IOIBUF_X89_Y15_N38
\Writedata[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(12),
	o => \Writedata[12]~input_o\);

-- Location: IOIBUF_X89_Y11_N44
\Writedata[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(13),
	o => \Writedata[13]~input_o\);

-- Location: IOIBUF_X76_Y0_N52
\Writedata[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(14),
	o => \Writedata[14]~input_o\);

-- Location: IOIBUF_X84_Y0_N52
\Writedata[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(15),
	o => \Writedata[15]~input_o\);

-- Location: IOIBUF_X89_Y6_N38
\Writedata[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(16),
	o => \Writedata[16]~input_o\);

-- Location: IOIBUF_X80_Y0_N35
\Writedata[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(17),
	o => \Writedata[17]~input_o\);

-- Location: IOIBUF_X22_Y81_N52
\Writedata[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(18),
	o => \Writedata[18]~input_o\);

-- Location: IOIBUF_X89_Y23_N38
\Writedata[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(19),
	o => \Writedata[19]~input_o\);

-- Location: M10K_X76_Y23_N0
\instructionmem|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400103000C200081000400000500104000C300082000410000F2820E2020D1820C1020B0820F2820E2020D1820C1020B0820901005000040000300002000010000F0010E0008D0004C0002B0001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "lab6MemInit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Mem1p128w32b:instructionmem|altsyncram:altsyncram_component|altsyncram_pb34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \MIPSclock~inputCLKENA0_outclk\,
	portadatain => \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instructionmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y23_N39
\IFIDIMem|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X68_Y23_N41
\IFIDIMem|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X79_Y25_N29
\jumpreg|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(6),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X66_Y19_N18
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(8) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(8) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: FF_X66_Y19_N19
\IFIDIMem2|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X65_Y19_N37
\IFIDIMem10|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(8),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X66_Y19_N14
\IFIDIMem2|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X60_Y19_N12
\IFIDIMem10|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \IFIDIMem2|q_ALTERA_SYNTHESIZED\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \IFIDIMem10|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X60_Y19_N13
\IFIDIMem10|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X66_Y19_N8
\IFIDIMem2|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X65_Y19_N47
\IFIDIMem10|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(4),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X63_Y23_N51
\IFIDIMem|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X63_Y23_N53
\IFIDIMem|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X79_Y25_N5
\jumpreg|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(2),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X75_Y23_N45
\IFIDIMem2|q_ALTERA_SYNTHESIZED[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem2|q_ALTERA_SYNTHESIZED[2]~0_combout\ = ( !\PC|q_ALTERA_SYNTHESIZED\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \IFIDIMem2|q_ALTERA_SYNTHESIZED[2]~0_combout\);

-- Location: FF_X75_Y23_N47
\IFIDIMem2|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem2|q_ALTERA_SYNTHESIZED[2]~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X68_Y23_N24
\IFIDIMem10|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \IFIDIMem2|q_ALTERA_SYNTHESIZED\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \IFIDIMem10|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X68_Y23_N25
\IFIDIMem10|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X79_Y25_N53
\jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(0),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y19_N0
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(2) ) + ( !VCC ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(2) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\,
	cin => GND,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: LABCELL_X68_Y19_N3
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(3) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(3) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(3) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(3) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X68_Y19_N6
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(4) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(4) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(4) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(4) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X68_Y19_N9
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(5) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(5) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(5) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(5) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: LABCELL_X68_Y19_N12
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(6) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(6) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\,
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X68_Y19_N15
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(7) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(7) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(7) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(7) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X68_Y19_N18
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(8) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(8) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(8) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(8) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: FF_X68_Y19_N20
\branchreg|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(8));

-- Location: MLABCELL_X65_Y19_N39
\BranchMux2|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\ = ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(8) & ( ((!\mreg2|D2~q\) # (!\ALUff~q\)) # (\branchreg|q_ALTERA_SYNTHESIZED\(8)) ) ) # ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(8) & ( 
-- (\branchreg|q_ALTERA_SYNTHESIZED\(8) & (\mreg2|D2~q\ & \ALUff~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111101111111011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \ALT_INV_ALUff~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X89_Y21_N55
\Writedata[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(21),
	o => \Writedata[21]~input_o\);

-- Location: IOIBUF_X34_Y0_N58
\Writedata[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(22),
	o => \Writedata[22]~input_o\);

-- Location: IOIBUF_X88_Y0_N36
\Writedata[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(23),
	o => \Writedata[23]~input_o\);

-- Location: IOIBUF_X32_Y81_N1
\Writedata[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(24),
	o => \Writedata[24]~input_o\);

-- Location: IOIBUF_X74_Y0_N92
\Writedata[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(25),
	o => \Writedata[25]~input_o\);

-- Location: IOIBUF_X30_Y81_N1
\Writedata[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(26),
	o => \Writedata[26]~input_o\);

-- Location: IOIBUF_X88_Y0_N53
\Writedata[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(27),
	o => \Writedata[27]~input_o\);

-- Location: IOIBUF_X80_Y0_N1
\Writedata[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(28),
	o => \Writedata[28]~input_o\);

-- Location: IOIBUF_X54_Y0_N35
\Writedata[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(29),
	o => \Writedata[29]~input_o\);

-- Location: IOIBUF_X20_Y81_N35
\Writedata[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(30),
	o => \Writedata[30]~input_o\);

-- Location: IOIBUF_X24_Y0_N52
\Writedata[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Writedata(31),
	o => \Writedata[31]~input_o\);

-- Location: M10K_X76_Y23_N0
\instructionmem|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008D3008D3008D3008D3008D300AD200AD200AD200AD200AD20000A000080000600004000020000A000080000600004000020020000200002000020000200002000020000200002000020000200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "lab6MemInit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Mem1p128w32b:instructionmem|altsyncram:altsyncram_component|altsyncram_pb34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \MIPSclock~inputCLKENA0_outclk\,
	portadatain => \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instructionmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: FF_X72_Y12_N53
\IFIDIMem|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(29),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(29));

-- Location: MLABCELL_X72_Y12_N12
\IFIDIMem|q_ALTERA_SYNTHESIZED[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[31]~feeder_combout\);

-- Location: FF_X72_Y12_N14
\IFIDIMem|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[31]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(31));

-- Location: MLABCELL_X72_Y12_N45
\IFIDIMem|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: FF_X72_Y12_N47
\IFIDIMem|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(30));

-- Location: MLABCELL_X72_Y12_N57
\IFIDIMem|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X72_Y12_N59
\IFIDIMem|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(28));

-- Location: MLABCELL_X72_Y12_N33
\control|jumpand\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|jumpand~combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(29) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(31) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \control|jumpand~combout\);

-- Location: FF_X72_Y12_N35
\Exreg|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \control|jumpand~combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Exreg|D0~q\);

-- Location: FF_X65_Y19_N40
\PC|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(8),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X75_Y23_N36
\Imemreset|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Imemreset|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ = ( \reset_n~input_o\ & ( \PC|q_ALTERA_SYNTHESIZED\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \Imemreset|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y23_N51
\IFIDIMem|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X67_Y23_N53
\IFIDIMem|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X79_Y25_N35
\jumpreg|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(5),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X68_Y19_N16
\branchreg|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X64_Y19_N57
\BranchMux2|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ = ( \ALUff~q\ & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(7) & ( (!\mreg2|D2~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(7)) ) ) ) # ( !\ALUff~q\ & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(7) ) 
-- ) # ( \ALUff~q\ & ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(7) & ( (\mreg2|D2~q\ & \branchreg|q_ALTERA_SYNTHESIZED\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010111111111111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mreg2|ALT_INV_D2~q\,
	datad => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datae => \ALT_INV_ALUff~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\);

-- Location: FF_X64_Y19_N58
\PC|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(7),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X75_Y23_N15
\Imemreset|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Imemreset|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ = ( \PC|q_ALTERA_SYNTHESIZED\(7) & ( \reset_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \Imemreset|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y23_N14
\IFIDIMem|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(4),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X79_Y25_N31
\jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(4),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\);

-- Location: FF_X68_Y19_N13
\branchreg|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(6));

-- Location: MLABCELL_X59_Y19_N51
\BranchMux2|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ = ( \ALUff~q\ & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(6) & ( (!\mreg2|D2~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(6)) ) ) ) # ( !\ALUff~q\ & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(6) ) 
-- ) # ( \ALUff~q\ & ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(6) & ( (\branchreg|q_ALTERA_SYNTHESIZED\(6) & \mreg2|D2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001111111111111111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \mreg2|ALT_INV_D2~q\,
	datae => \ALT_INV_ALUff~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\);

-- Location: FF_X59_Y19_N52
\PC|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE_q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X75_Y23_N24
\Imemreset|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Imemreset|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ = ( \reset_n~input_o\ & ( \PC|q_ALTERA_SYNTHESIZED\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \Imemreset|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y23_N20
\IFIDIMem|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(3),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X79_Y25_N38
\jumpreg|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(3),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X68_Y19_N10
\branchreg|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X56_Y19_N39
\BranchMux2|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ = ( \ALUff~q\ & ( (!\mreg2|D2~q\ & ((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(5)))) # (\mreg2|D2~q\ & (\branchreg|q_ALTERA_SYNTHESIZED\(5))) ) ) # ( !\ALUff~q\ & ( 
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \mreg2|ALT_INV_D2~q\,
	dataf => \ALT_INV_ALUff~q\,
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\);

-- Location: FF_X56_Y19_N40
\PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(5),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y23_N21
\Imemreset|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Imemreset|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ = ( \PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ & ( \reset_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PC|ALT_INV_q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\,
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \Imemreset|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y23_N44
\IFIDIMem|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(0),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X79_Y25_N52
\jumpreg|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(0),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(2));

-- Location: MLABCELL_X72_Y12_N0
\control|RFormat\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|RFormat~combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(27) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(27) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & ( (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(28)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(31))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \control|RFormat~combout\);

-- Location: LABCELL_X79_Y25_N15
\Exreg|D3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Exreg|D3~0_combout\ = !\control|RFormat~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_RFormat~combout\,
	combout => \Exreg|D3~0_combout\);

-- Location: FF_X79_Y25_N17
\Exreg|D3~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Exreg|D3~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Exreg|D3~DUPLICATE_q\);

-- Location: LABCELL_X80_Y26_N21
\alucontrol|and1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alucontrol|and1~0_combout\ = ( \Exreg|D3~DUPLICATE_q\ & ( (\jumpreg|q_ALTERA_SYNTHESIZED\(5)) # (\jumpreg|q_ALTERA_SYNTHESIZED\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	combout => \alucontrol|and1~0_combout\);

-- Location: LABCELL_X80_Y20_N42
\IFIDIMem|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X80_Y20_N44
\IFIDIMem|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X67_Y23_N5
\IFIDIMem|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(20),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X80_Y20_N27
\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\);

-- Location: LABCELL_X80_Y20_N9
\IFIDIMem|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X80_Y20_N11
\IFIDIMem|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X80_Y20_N51
\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(20) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(20) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\);

-- Location: MLABCELL_X72_Y12_N36
\control|lw\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|lw~combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(29) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(31) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(26) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \control|lw~combout\);

-- Location: FF_X72_Y12_N22
\WB|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \control|lw~combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WB|D0~q\);

-- Location: FF_X67_Y12_N16
\WBreg2|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \WB|D0~q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WBreg2|D0~q\);

-- Location: LABCELL_X67_Y25_N24
\WB2|D0~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \WB2|D0~feeder_combout\ = ( \WBreg2|D0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \WBreg2|ALT_INV_D0~q\,
	combout => \WB2|D0~feeder_combout\);

-- Location: FF_X67_Y25_N25
\WB2|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \WB2|D0~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WB2|D0~q\);

-- Location: LABCELL_X80_Y20_N18
\IFIDIMem|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X80_Y20_N20
\IFIDIMem|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X80_Y20_N36
\IFIDIMem|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X80_Y20_N38
\IFIDIMem|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X81_Y20_N57
\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\);

-- Location: FF_X78_Y22_N47
\IFIDIMem|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(23),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X79_Y22_N51
\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\);

-- Location: FF_X81_Y19_N17
\jumpreg|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(19),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X83_Y27_N36
\IFIDIMem|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X83_Y27_N38
\IFIDIMem|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X79_Y27_N5
\jumpreg|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(14),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X81_Y19_N12
\regmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ = ( \Exreg|D3~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(16) ) ) # ( !\Exreg|D3~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(16) & ( \jumpreg|q_ALTERA_SYNTHESIZED\(21) ) ) ) 
-- # ( !\Exreg|D3~DUPLICATE_q\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(16) & ( \jumpreg|q_ALTERA_SYNTHESIZED\(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y19_N13
\regfilemux|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfilemux|D1~q\);

-- Location: MLABCELL_X72_Y12_N18
\control|inst1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|inst1~combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(26) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(31))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(26) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(29) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \control|inst1~combout\);

-- Location: FF_X72_Y12_N19
\WB|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \control|inst1~combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WB|D1~q\);

-- Location: MLABCELL_X84_Y12_N36
\WBreg2|D1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \WBreg2|D1~feeder_combout\ = ( \WB|D1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \WB|ALT_INV_D1~q\,
	combout => \WBreg2|D1~feeder_combout\);

-- Location: FF_X84_Y12_N37
\WBreg2|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \WBreg2|D1~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WBreg2|D1~q\);

-- Location: LABCELL_X85_Y24_N48
\WB2|D1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \WB2|D1~feeder_combout\ = ( \WBreg2|D1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \WBreg2|ALT_INV_D1~q\,
	combout => \WB2|D1~feeder_combout\);

-- Location: FF_X85_Y24_N49
\WB2|D1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \WB2|D1~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WB2|D1~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y23_N9
\IFIDIMem|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X72_Y23_N11
\IFIDIMem|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X65_Y18_N43
\jumpreg|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(16),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X67_Y19_N24
\IFIDIMem|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X67_Y19_N26
\IFIDIMem|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X67_Y19_N27
\jumpreg|q_ALTERA_SYNTHESIZED[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \jumpreg|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ = \IFIDIMem|q_ALTERA_SYNTHESIZED\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \jumpreg|q_ALTERA_SYNTHESIZED[13]~feeder_combout\);

-- Location: FF_X67_Y19_N28
\jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \jumpreg|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\);

-- Location: LABCELL_X80_Y20_N54
\regmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(18) & ( \jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(18) & ( 
-- \jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ & ( \Exreg|D3~DUPLICATE_q\ ) ) ) # ( \jumpreg|q_ALTERA_SYNTHESIZED\(18) & ( !\jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ & ( !\Exreg|D3~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\,
	combout => \regmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y20_N55
\regfilemux|D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfilemux|D4~q\);

-- Location: LABCELL_X67_Y23_N9
\IFIDIMem|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X67_Y23_N11
\IFIDIMem|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X79_Y27_N53
\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(15),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\);

-- Location: FF_X81_Y19_N44
\jumpreg|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(20),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X81_Y19_N45
\regmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ = ( \Exreg|D3~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(22) & ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) ) ) # ( !\Exreg|D3~DUPLICATE_q\ & ( 
-- \jumpreg|q_ALTERA_SYNTHESIZED\(22) ) ) # ( \Exreg|D3~DUPLICATE_q\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(22) & ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datae => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y19_N46
\regfilemux|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfilemux|D0~q\);

-- Location: FF_X75_Y23_N8
\IFIDIMem|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(13),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X79_Y27_N29
\jumpreg|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(13),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X81_Y19_N55
\jumpreg|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(18),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X81_Y19_N57
\regmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(20) & ( (!\Exreg|D3~DUPLICATE_q\) # (\jumpreg|q_ALTERA_SYNTHESIZED\(15)) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (\jumpreg|q_ALTERA_SYNTHESIZED\(15) & \Exreg|D3~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \regmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y19_N58
\regfilemux|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfilemux|D2~q\);

-- Location: LABCELL_X68_Y23_N42
\IFIDIMem|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X68_Y23_N44
\IFIDIMem|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X67_Y23_N37
\jumpreg|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(17),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X67_Y23_N24
\IFIDIMem|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X67_Y23_N26
\IFIDIMem|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X77_Y25_N11
\jumpreg|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(12),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X80_Y20_N33
\regmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ = ( \Exreg|D3~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(14) ) ) # ( !\Exreg|D3~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(14) & ( \jumpreg|q_ALTERA_SYNTHESIZED\(19) ) ) ) 
-- # ( !\Exreg|D3~DUPLICATE_q\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(14) & ( \jumpreg|q_ALTERA_SYNTHESIZED\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y20_N34
\regfilemux|D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfilemux|D3~q\);

-- Location: LABCELL_X85_Y21_N30
\regfile|SYNTHESIZED_WIRE_5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_5~combout\ = ( \regfilemux|D2~q\ & ( !\regfilemux|D3~q\ & ( (\regfilemux|D1~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D4~q\ & !\regfilemux|D0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D1~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D4~q\,
	datad => \regfilemux|ALT_INV_D0~q\,
	datae => \regfilemux|ALT_INV_D2~q\,
	dataf => \regfilemux|ALT_INV_D3~q\,
	combout => \regfile|SYNTHESIZED_WIRE_5~combout\);

-- Location: FF_X70_Y23_N52
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y21_N9
\regfile|SYNTHESIZED_WIRE_7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_7~combout\ = ( \regfilemux|D1~q\ & ( !\regfilemux|D0~q\ & ( (!\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (\regfilemux|D3~q\ & \regfilemux|D2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D3~q\,
	datad => \regfilemux|ALT_INV_D2~q\,
	datae => \regfilemux|ALT_INV_D1~q\,
	dataf => \regfilemux|ALT_INV_D0~q\,
	combout => \regfile|SYNTHESIZED_WIRE_7~combout\);

-- Location: FF_X68_Y24_N13
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30));

-- Location: MLABCELL_X78_Y22_N9
\IFIDIMem|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X78_Y22_N11
\IFIDIMem|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X78_Y22_N26
\IFIDIMem|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(22),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X85_Y21_N3
\regfile|SYNTHESIZED_WIRE_6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_6~combout\ = ( \regfilemux|D1~q\ & ( !\regfilemux|D0~q\ & ( (\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D3~q\ & \regfilemux|D2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D3~q\,
	datad => \regfilemux|ALT_INV_D2~q\,
	datae => \regfilemux|ALT_INV_D1~q\,
	dataf => \regfilemux|ALT_INV_D0~q\,
	combout => \regfile|SYNTHESIZED_WIRE_6~combout\);

-- Location: FF_X68_Y24_N19
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y24_N15
\regfile|SYNTHESIZED_WIRE_8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_8~combout\ = ( \WB2|D1~DUPLICATE_q\ & ( \regfilemux|D3~q\ & ( (\regfilemux|D4~q\ & (\regfilemux|D2~q\ & (\regfilemux|D1~q\ & !\regfilemux|D0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \regfilemux|ALT_INV_D2~q\,
	datac => \regfilemux|ALT_INV_D1~q\,
	datad => \regfilemux|ALT_INV_D0~q\,
	datae => \WB2|ALT_INV_D1~DUPLICATE_q\,
	dataf => \regfilemux|ALT_INV_D3~q\,
	combout => \regfile|SYNTHESIZED_WIRE_8~combout\);

-- Location: FF_X67_Y24_N1
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X73_Y22_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30) & ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X85_Y24_N18
\regfile|SYNTHESIZED_WIRE_4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_4~combout\ = ( !\regfilemux|D0~q\ & ( \regfilemux|D3~q\ & ( (\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D2~q\ & \regfilemux|D1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D2~q\,
	datad => \regfilemux|ALT_INV_D1~q\,
	datae => \regfilemux|ALT_INV_D0~q\,
	dataf => \regfilemux|ALT_INV_D3~q\,
	combout => \regfile|SYNTHESIZED_WIRE_4~combout\);

-- Location: FF_X68_Y22_N55
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y21_N33
\regfile|SYNTHESIZED_WIRE_3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_3~combout\ = ( \regfilemux|D3~q\ & ( !\regfilemux|D2~q\ & ( (\regfilemux|D1~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D0~q\ & !\regfilemux|D4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D1~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D0~q\,
	datad => \regfilemux|ALT_INV_D4~q\,
	datae => \regfilemux|ALT_INV_D3~q\,
	dataf => \regfilemux|ALT_INV_D2~q\,
	combout => \regfile|SYNTHESIZED_WIRE_3~combout\);

-- Location: FF_X71_Y24_N47
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X71_Y23_N18
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y24_N57
\regfile|SYNTHESIZED_WIRE_32\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_32~combout\ = ( !\regfilemux|D3~q\ & ( \regfilemux|D1~q\ & ( (\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D2~q\ & !\regfilemux|D0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D2~q\,
	datad => \regfilemux|ALT_INV_D0~q\,
	datae => \regfilemux|ALT_INV_D3~q\,
	dataf => \regfilemux|ALT_INV_D1~q\,
	combout => \regfile|SYNTHESIZED_WIRE_32~combout\);

-- Location: FF_X71_Y23_N19
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X71_Y22_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(30))) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(30))) ) ) ) # ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(30)) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(30) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X85_Y21_N12
\regfile|SYNTHESIZED_WIRE_9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_9~combout\ = ( \regfilemux|D0~q\ & ( !\regfilemux|D1~q\ & ( (!\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D2~q\ & !\regfilemux|D3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D2~q\,
	datad => \regfilemux|ALT_INV_D3~q\,
	datae => \regfilemux|ALT_INV_D0~q\,
	dataf => \regfilemux|ALT_INV_D1~q\,
	combout => \regfile|SYNTHESIZED_WIRE_9~combout\);

-- Location: FF_X82_Y18_N53
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X79_Y18_N30
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y21_N57
\regfile|SYNTHESIZED_WIRE_14\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_14~combout\ = ( \regfilemux|D2~q\ & ( !\regfilemux|D1~q\ & ( (!\regfilemux|D4~q\ & (\regfilemux|D0~q\ & (\WB2|D1~DUPLICATE_q\ & !\regfilemux|D3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \regfilemux|ALT_INV_D0~q\,
	datac => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datad => \regfilemux|ALT_INV_D3~q\,
	datae => \regfilemux|ALT_INV_D2~q\,
	dataf => \regfilemux|ALT_INV_D1~q\,
	combout => \regfile|SYNTHESIZED_WIRE_14~combout\);

-- Location: FF_X79_Y18_N32
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y21_N54
\regfile|SYNTHESIZED_WIRE_18\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_18~combout\ = ( \regfilemux|D1~q\ & ( !\regfilemux|D2~q\ & ( (!\regfilemux|D4~q\ & (\regfilemux|D0~q\ & (!\regfilemux|D3~q\ & \WB2|D1~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \regfilemux|ALT_INV_D0~q\,
	datac => \regfilemux|ALT_INV_D3~q\,
	datad => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datae => \regfilemux|ALT_INV_D1~q\,
	dataf => \regfilemux|ALT_INV_D2~q\,
	combout => \regfile|SYNTHESIZED_WIRE_18~combout\);

-- Location: FF_X79_Y18_N43
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X79_Y18_N9
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y24_N45
\regfile|SYNTHESIZED_WIRE_22\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_22~combout\ = ( !\regfilemux|D3~q\ & ( \regfilemux|D2~q\ & ( (!\regfilemux|D4~q\ & (\regfilemux|D1~q\ & (\WB2|D1~DUPLICATE_q\ & \regfilemux|D0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \regfilemux|ALT_INV_D1~q\,
	datac => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datad => \regfilemux|ALT_INV_D0~q\,
	datae => \regfilemux|ALT_INV_D3~q\,
	dataf => \regfilemux|ALT_INV_D2~q\,
	combout => \regfile|SYNTHESIZED_WIRE_22~combout\);

-- Location: FF_X79_Y18_N11
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X79_Y18_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(30) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(30))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30) & ( 
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(30)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(30) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(30)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X85_Y21_N24
\regfile|SYNTHESIZED_WIRE_11\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_11~combout\ = ( !\regfilemux|D4~q\ & ( \regfilemux|D3~q\ & ( (!\regfilemux|D1~q\ & (\regfilemux|D0~q\ & (!\regfilemux|D2~q\ & \WB2|D1~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D1~q\,
	datab => \regfilemux|ALT_INV_D0~q\,
	datac => \regfilemux|ALT_INV_D2~q\,
	datad => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datae => \regfilemux|ALT_INV_D4~q\,
	dataf => \regfilemux|ALT_INV_D3~q\,
	combout => \regfile|SYNTHESIZED_WIRE_11~combout\);

-- Location: FF_X79_Y20_N26
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y24_N42
\regfile|SYNTHESIZED_WIRE_20\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_20~combout\ = ( !\regfilemux|D2~q\ & ( \regfilemux|D3~q\ & ( (!\regfilemux|D4~q\ & (\regfilemux|D1~q\ & (\regfilemux|D0~q\ & \WB2|D1~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \regfilemux|ALT_INV_D1~q\,
	datac => \regfilemux|ALT_INV_D0~q\,
	datad => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datae => \regfilemux|ALT_INV_D2~q\,
	dataf => \regfilemux|ALT_INV_D3~q\,
	combout => \regfile|SYNTHESIZED_WIRE_20~combout\);

-- Location: FF_X79_Y20_N8
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y21_N6
\regfile|SYNTHESIZED_WIRE_16\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_16~combout\ = ( \regfilemux|D0~q\ & ( !\regfilemux|D1~q\ & ( (!\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (\regfilemux|D2~q\ & \regfilemux|D3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D2~q\,
	datad => \regfilemux|ALT_INV_D3~q\,
	datae => \regfilemux|ALT_INV_D0~q\,
	dataf => \regfilemux|ALT_INV_D1~q\,
	combout => \regfile|SYNTHESIZED_WIRE_16~combout\);

-- Location: FF_X78_Y18_N34
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y24_N27
\regfile|SYNTHESIZED_WIRE_25\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_25~combout\ = ( \regfilemux|D3~q\ & ( !\regfilemux|D4~q\ & ( (\regfilemux|D2~q\ & (\regfilemux|D1~q\ & (\WB2|D1~DUPLICATE_q\ & \regfilemux|D0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D2~q\,
	datab => \regfilemux|ALT_INV_D1~q\,
	datac => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datad => \regfilemux|ALT_INV_D0~q\,
	datae => \regfilemux|ALT_INV_D3~q\,
	dataf => \regfilemux|ALT_INV_D4~q\,
	combout => \regfile|SYNTHESIZED_WIRE_25~combout\);

-- Location: FF_X79_Y20_N17
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X79_Y20_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(30)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(30))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(30)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30) & ( (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(30) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(30))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X85_Y21_N48
\regfile|SYNTHESIZED_WIRE_17\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_17~combout\ = ( !\regfilemux|D1~q\ & ( \regfilemux|D2~q\ & ( (\regfilemux|D0~q\ & (\WB2|D1~DUPLICATE_q\ & (\regfilemux|D3~q\ & \regfilemux|D4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D0~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D3~q\,
	datad => \regfilemux|ALT_INV_D4~q\,
	datae => \regfilemux|ALT_INV_D1~q\,
	dataf => \regfilemux|ALT_INV_D2~q\,
	combout => \regfile|SYNTHESIZED_WIRE_17~combout\);

-- Location: FF_X78_Y21_N2
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X83_Y22_N48
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y21_N51
\regfile|SYNTHESIZED_WIRE_21\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_21~combout\ = ( !\regfilemux|D2~q\ & ( \regfilemux|D1~q\ & ( (\regfilemux|D0~q\ & (\WB2|D1~DUPLICATE_q\ & (\regfilemux|D4~q\ & \regfilemux|D3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D0~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D4~q\,
	datad => \regfilemux|ALT_INV_D3~q\,
	datae => \regfilemux|ALT_INV_D2~q\,
	dataf => \regfilemux|ALT_INV_D1~q\,
	combout => \regfile|SYNTHESIZED_WIRE_21~combout\);

-- Location: FF_X83_Y22_N49
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X80_Y21_N45
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y21_N45
\regfile|SYNTHESIZED_WIRE_12\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_12~combout\ = ( !\regfilemux|D2~q\ & ( \regfilemux|D0~q\ & ( (!\regfilemux|D1~q\ & (\WB2|D1~DUPLICATE_q\ & (\regfilemux|D3~q\ & \regfilemux|D4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D1~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D3~q\,
	datad => \regfilemux|ALT_INV_D4~q\,
	datae => \regfilemux|ALT_INV_D2~q\,
	dataf => \regfilemux|ALT_INV_D0~q\,
	combout => \regfile|SYNTHESIZED_WIRE_12~combout\);

-- Location: FF_X80_Y21_N46
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(30));

-- Location: FF_X85_Y24_N50
\WB2|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \WB2|D1~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WB2|D1~q\);

-- Location: LABCELL_X85_Y24_N36
\regfile|SYNTHESIZED_WIRE_26\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_26~combout\ = ( \regfilemux|D1~q\ & ( \regfilemux|D0~q\ & ( (\WB2|D1~q\ & (\regfilemux|D4~q\ & (\regfilemux|D3~q\ & \regfilemux|D2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D1~q\,
	datab => \regfilemux|ALT_INV_D4~q\,
	datac => \regfilemux|ALT_INV_D3~q\,
	datad => \regfilemux|ALT_INV_D2~q\,
	datae => \regfilemux|ALT_INV_D1~q\,
	dataf => \regfilemux|ALT_INV_D0~q\,
	combout => \regfile|SYNTHESIZED_WIRE_26~combout\);

-- Location: FF_X78_Y21_N56
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30));

-- Location: MLABCELL_X78_Y21_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(30)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(30)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(30))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30) & ( (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(30) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(30)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(30))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X85_Y24_N24
\regfile|SYNTHESIZED_WIRE_23\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_23~combout\ = ( \regfilemux|D4~q\ & ( !\regfilemux|D3~q\ & ( (\regfilemux|D2~q\ & (\regfilemux|D1~q\ & (\regfilemux|D0~q\ & \WB2|D1~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D2~q\,
	datab => \regfilemux|ALT_INV_D1~q\,
	datac => \regfilemux|ALT_INV_D0~q\,
	datad => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datae => \regfilemux|ALT_INV_D4~q\,
	dataf => \regfilemux|ALT_INV_D3~q\,
	combout => \regfile|SYNTHESIZED_WIRE_23~combout\);

-- Location: FF_X77_Y19_N2
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y21_N0
\regfile|SYNTHESIZED_WIRE_15\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_15~combout\ = ( \regfilemux|D0~q\ & ( !\regfilemux|D1~q\ & ( (\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (\regfilemux|D2~q\ & !\regfilemux|D3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D2~q\,
	datad => \regfilemux|ALT_INV_D3~q\,
	datae => \regfilemux|ALT_INV_D0~q\,
	dataf => \regfilemux|ALT_INV_D1~q\,
	combout => \regfile|SYNTHESIZED_WIRE_15~combout\);

-- Location: FF_X77_Y19_N8
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y21_N27
\regfile|SYNTHESIZED_WIRE_10\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_10~combout\ = ( !\regfilemux|D3~q\ & ( \regfilemux|D4~q\ & ( (!\regfilemux|D1~q\ & (\regfilemux|D0~q\ & (\WB2|D1~DUPLICATE_q\ & !\regfilemux|D2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D1~q\,
	datab => \regfilemux|ALT_INV_D0~q\,
	datac => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datad => \regfilemux|ALT_INV_D2~q\,
	datae => \regfilemux|ALT_INV_D3~q\,
	dataf => \regfilemux|ALT_INV_D4~q\,
	combout => \regfile|SYNTHESIZED_WIRE_10~combout\);

-- Location: FF_X80_Y19_N35
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X77_Y19_N24
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y24_N21
\regfile|SYNTHESIZED_WIRE_19\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_19~combout\ = ( !\regfilemux|D3~q\ & ( \regfilemux|D0~q\ & ( (\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (\regfilemux|D1~q\ & !\regfilemux|D2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D1~q\,
	datad => \regfilemux|ALT_INV_D2~q\,
	datae => \regfilemux|ALT_INV_D3~q\,
	dataf => \regfilemux|ALT_INV_D0~q\,
	combout => \regfile|SYNTHESIZED_WIRE_19~combout\);

-- Location: FF_X77_Y19_N25
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X77_Y19_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(30) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(30) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(30) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X78_Y22_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X74_Y22_N24
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y24_N0
\regfile|SYNTHESIZED_WIRE_13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_13~0_combout\ = ( !\regfilemux|D1~q\ & ( !\regfilemux|D0~q\ & ( (!\regfilemux|D2~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D4~q\ & \regfilemux|D3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D2~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D4~q\,
	datad => \regfilemux|ALT_INV_D3~q\,
	datae => \regfilemux|ALT_INV_D1~q\,
	dataf => \regfilemux|ALT_INV_D0~q\,
	combout => \regfile|SYNTHESIZED_WIRE_13~0_combout\);

-- Location: FF_X74_Y22_N25
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y22_N36
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y24_N54
\regfile|SYNTHESIZED_WIRE_24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_24~0_combout\ = ( !\regfilemux|D1~q\ & ( \regfilemux|D3~q\ & ( (\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D0~q\ & !\regfilemux|D2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D0~q\,
	datad => \regfilemux|ALT_INV_D2~q\,
	datae => \regfilemux|ALT_INV_D1~q\,
	dataf => \regfilemux|ALT_INV_D3~q\,
	combout => \regfile|SYNTHESIZED_WIRE_24~0_combout\);

-- Location: FF_X68_Y22_N37
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y21_N36
\regfile|SYNTHESIZED_WIRE_28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_28~0_combout\ = ( \regfilemux|D4~q\ & ( !\regfilemux|D3~q\ & ( (\regfilemux|D2~q\ & (!\regfilemux|D0~q\ & (!\regfilemux|D1~q\ & \WB2|D1~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D2~q\,
	datab => \regfilemux|ALT_INV_D0~q\,
	datac => \regfilemux|ALT_INV_D1~q\,
	datad => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datae => \regfilemux|ALT_INV_D4~q\,
	dataf => \regfilemux|ALT_INV_D3~q\,
	combout => \regfile|SYNTHESIZED_WIRE_28~0_combout\);

-- Location: FF_X73_Y23_N13
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X74_Y23_N30
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y21_N18
\regfile|SYNTHESIZED_WIRE_27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_27~0_combout\ = ( !\regfilemux|D4~q\ & ( \regfilemux|D2~q\ & ( (!\regfilemux|D0~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D1~q\ & !\regfilemux|D3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D0~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D1~q\,
	datad => \regfilemux|ALT_INV_D3~q\,
	datae => \regfilemux|ALT_INV_D4~q\,
	dataf => \regfilemux|ALT_INV_D2~q\,
	combout => \regfile|SYNTHESIZED_WIRE_27~0_combout\);

-- Location: FF_X74_Y23_N31
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X85_Y21_N42
\regfile|SYNTHESIZED_WIRE_30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_30~0_combout\ = ( !\regfilemux|D0~q\ & ( \regfilemux|D2~q\ & ( (!\regfilemux|D1~q\ & (\WB2|D1~DUPLICATE_q\ & (\regfilemux|D4~q\ & \regfilemux|D3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D1~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D4~q\,
	datad => \regfilemux|ALT_INV_D3~q\,
	datae => \regfilemux|ALT_INV_D0~q\,
	dataf => \regfilemux|ALT_INV_D2~q\,
	combout => \regfile|SYNTHESIZED_WIRE_30~0_combout\);

-- Location: FF_X78_Y23_N40
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X77_Y23_N45
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y21_N39
\regfile|SYNTHESIZED_WIRE_29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_29~0_combout\ = ( \regfilemux|D3~q\ & ( !\regfilemux|D4~q\ & ( (\regfilemux|D2~q\ & (!\regfilemux|D0~q\ & (\WB2|D1~DUPLICATE_q\ & !\regfilemux|D1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D2~q\,
	datab => \regfilemux|ALT_INV_D0~q\,
	datac => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datad => \regfilemux|ALT_INV_D1~q\,
	datae => \regfilemux|ALT_INV_D3~q\,
	dataf => \regfilemux|ALT_INV_D4~q\,
	combout => \regfile|SYNTHESIZED_WIRE_29~0_combout\);

-- Location: FF_X77_Y23_N46
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30));

-- Location: MLABCELL_X78_Y23_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30) & ( 
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X72_Y23_N39
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: LABCELL_X85_Y21_N21
\regfile|SYNTHESIZED_WIRE_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_2~0_combout\ = ( !\regfilemux|D2~q\ & ( \regfilemux|D4~q\ & ( (!\regfilemux|D0~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D3~q\ & !\regfilemux|D1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D0~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D3~q\,
	datad => \regfilemux|ALT_INV_D1~q\,
	datae => \regfilemux|ALT_INV_D2~q\,
	dataf => \regfilemux|ALT_INV_D4~q\,
	combout => \regfile|SYNTHESIZED_WIRE_2~0_combout\);

-- Location: FF_X72_Y23_N40
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(30));

-- Location: MLABCELL_X78_Y22_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(30)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111101010101001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\,
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X78_Y22_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8_combout\);

-- Location: FF_X78_Y22_N38
\IFIDIMem4|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X80_Y26_N12
\alucontrol|and2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alucontrol|and2~combout\ = ( \Exreg|D3~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	combout => \alucontrol|and2~combout\);

-- Location: FF_X79_Y25_N10
\Exreg|D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \control|beq~combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Exreg|D4~q\);

-- Location: FF_X79_Y25_N26
\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(1),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y25_N21
\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & ( (!\Exreg|D3~DUPLICATE_q\ & !\Exreg|D4~q\) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & ( !\Exreg|D4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D4~q\,
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	combout => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: MLABCELL_X72_Y12_N9
\control|inst\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|inst~combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(31) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(26))) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(29) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(31) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \control|inst~combout\);

-- Location: FF_X80_Y25_N2
\Exreg|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \control|inst~combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Exreg|D2~q\);

-- Location: LABCELL_X80_Y26_N18
\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \Exreg|D3~DUPLICATE_q\ & ( ((\jumpreg|q_ALTERA_SYNTHESIZED\(5)) # (\jumpreg|q_ALTERA_SYNTHESIZED\(4))) # (\jumpreg|q_ALTERA_SYNTHESIZED\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	combout => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X75_Y21_N50
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X74_Y19_N5
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\);

-- Location: FF_X74_Y19_N38
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X74_Y19_N7
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X74_Y19_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\);

-- Location: FF_X70_Y20_N53
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X75_Y20_N41
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X75_Y20_N56
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X75_Y20_N28
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X75_Y20_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(29) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(29))))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(29) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(29))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(29) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(29))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\);

-- Location: FF_X74_Y21_N10
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X77_Y19_N14
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X77_Y19_N32
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X77_Y19_N56
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X77_Y19_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(29)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(29) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(29))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\);

-- Location: FF_X72_Y19_N25
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X73_Y20_N2
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X73_Y20_N52
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X73_Y20_N55
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X75_Y19_N3
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(29) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(29) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(29) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(29) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y19_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\);

-- Location: FF_X73_Y19_N8
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X70_Y21_N2
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X72_Y23_N55
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X74_Y23_N24
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]~feeder_combout\);

-- Location: FF_X74_Y23_N25
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X73_Y19_N38
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X72_Y19_N34
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X73_Y19_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(29) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(29) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(29) & ( 
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(29))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(29) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( 
-- !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(29)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\);

-- Location: FF_X72_Y22_N23
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X73_Y19_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(29) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(29)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111101010101001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\);

-- Location: FF_X70_Y23_N19
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X67_Y23_N43
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X68_Y24_N24
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]~feeder_combout\);

-- Location: FF_X68_Y24_N25
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X73_Y23_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(29) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(29) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(29) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(29) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X70_Y21_N27
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]~feeder_combout\);

-- Location: LABCELL_X85_Y21_N15
\regfile|SYNTHESIZED_WIRE_31\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|SYNTHESIZED_WIRE_31~combout\ = ( \regfilemux|D1~q\ & ( !\regfilemux|D0~q\ & ( (!\regfilemux|D4~q\ & (\WB2|D1~DUPLICATE_q\ & (!\regfilemux|D3~q\ & !\regfilemux|D2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfilemux|ALT_INV_D4~q\,
	datab => \WB2|ALT_INV_D1~DUPLICATE_q\,
	datac => \regfilemux|ALT_INV_D3~q\,
	datad => \regfilemux|ALT_INV_D2~q\,
	datae => \regfilemux|ALT_INV_D1~q\,
	dataf => \regfilemux|ALT_INV_D0~q\,
	combout => \regfile|SYNTHESIZED_WIRE_31~combout\);

-- Location: FF_X70_Y21_N28
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X71_Y24_N24
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]~feeder_combout\);

-- Location: FF_X71_Y24_N26
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X71_Y23_N21
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]~feeder_combout\);

-- Location: FF_X71_Y23_N22
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X68_Y23_N58
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X73_Y19_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(29)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(29) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(29))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X73_Y19_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & ( 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & ( (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8_combout\);

-- Location: FF_X73_Y19_N50
\IFIDIMem4|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X75_Y26_N42
\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29) $ (!\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X68_Y24_N27
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X68_Y24_N28
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X67_Y22_N47
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X68_Y22_N1
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X67_Y24_N38
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y22_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(28) & ( (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(28)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(28)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(28))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(28)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(28))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\);

-- Location: FF_X74_Y20_N29
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y20_N9
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X71_Y20_N10
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y20_N15
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X71_Y20_N16
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X72_Y21_N29
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(28));

-- Location: MLABCELL_X72_Y21_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(28)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(28))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\);

-- Location: FF_X73_Y20_N5
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X73_Y20_N49
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X72_Y21_N56
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X71_Y21_N37
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28));

-- Location: MLABCELL_X72_Y21_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28) & ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28))))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28) & ( 
-- \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28)))))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28)))))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\);

-- Location: FF_X73_Y21_N4
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\);

-- Location: FF_X74_Y19_N58
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X75_Y21_N25
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X75_Y21_N22
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X75_Y21_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(28) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(28))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(28) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(28))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(28) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(28) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # 
-- (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(28) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\,
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\);

-- Location: FF_X74_Y21_N5
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X75_Y19_N14
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X75_Y19_N30
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X75_Y19_N31
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X75_Y19_N8
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X75_Y19_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(28) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(28)))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(28))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X72_Y21_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) 
-- & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\,
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X70_Y23_N39
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X70_Y23_N40
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X71_Y22_N13
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X70_Y21_N26
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y22_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(28)))) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(28)))) ) ) ) # ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(28)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\);

-- Location: FF_X68_Y22_N8
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X71_Y22_N38
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X70_Y22_N55
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X70_Y22_N49
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X70_Y22_N13
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y22_N24
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X71_Y22_N25
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y22_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(28) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28) & ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(28))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(28) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(28))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\);

-- Location: FF_X72_Y22_N20
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y22_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(28) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(28)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011110000111100001111010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X72_Y21_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ & ( (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) ) ) ) # ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8_combout\);

-- Location: FF_X72_Y21_N38
\IFIDIMem4|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X77_Y18_N38
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X81_Y18_N3
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X81_Y18_N4
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X77_Y18_N28
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X77_Y18_N32
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X77_Y18_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(27)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(27) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(27))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(27)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\);

-- Location: FF_X75_Y20_N22
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X79_Y18_N3
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X79_Y18_N4
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X78_Y20_N37
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X74_Y18_N25
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X74_Y18_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(27))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(27))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(27)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(27) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y19_N50
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X79_Y19_N22
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X80_Y21_N44
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X79_Y19_N35
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X79_Y19_N33
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(27)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(27) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(27))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(27)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\);

-- Location: FF_X78_Y20_N43
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X74_Y20_N10
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X77_Y21_N50
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X74_Y20_N9
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(27) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(27) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(27) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y18_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X71_Y23_N3
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X71_Y23_N4
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\);

-- Location: FF_X67_Y22_N14
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X68_Y22_N19
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X70_Y21_N8
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X68_Y22_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[27]~DUPLICATE_q\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\);

-- Location: FF_X67_Y22_N19
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X68_Y24_N42
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X68_Y24_N43
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X68_Y22_N49
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X67_Y24_N54
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X67_Y24_N55
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X68_Y22_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27) & ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\);

-- Location: FF_X68_Y22_N26
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X73_Y22_N17
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X73_Y22_N59
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X72_Y22_N28
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X74_Y23_N1
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X73_Y22_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(27) & ( 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(27) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(27) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(27)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\);

-- Location: FF_X74_Y22_N38
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X72_Y22_N8
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X68_Y22_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(27) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(27)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011101000011110000111100110011000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X67_Y22_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\)) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8_combout\);

-- Location: FF_X67_Y22_N31
\IFIDIMem5|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X77_Y26_N24
\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(27) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(27) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & \Exreg|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000011111100001100001100001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datac => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y26_N47
\ALUreslt|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X78_Y26_N16
\IFIDIMem7|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(0),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X80_Y26_N42
\IFIDIMem7|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = \ALUreslt|q_ALTERA_SYNTHESIZED\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \IFIDIMem7|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X80_Y26_N43
\IFIDIMem7|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem7|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(2));

-- Location: MLABCELL_X72_Y27_N0
\IFIDIMem7|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \ALUreslt|q_ALTERA_SYNTHESIZED\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \IFIDIMem7|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X72_Y27_N1
\IFIDIMem7|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem7|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X75_Y27_N58
\IFIDIMem7|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(4),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X77_Y25_N55
\IFIDIMem7|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(5),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X80_Y25_N16
\IFIDIMem7|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(7),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X78_Y25_N17
\IFIDIMem7|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(8),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X48_Y74_N39
\dmemorydatareg|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X48_Y74_N40
\dmemorydatareg|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X75_Y27_N40
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X75_Y25_N46
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X75_Y25_N10
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X75_Y25_N41
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X75_Y25_N9
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(3))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(3) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(3) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(3))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(3) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(3) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(3) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X83_Y26_N12
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X83_Y26_N13
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X80_Y27_N49
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X80_Y27_N55
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(3));

-- Location: MLABCELL_X84_Y26_N54
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X84_Y26_N55
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X80_Y27_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(3) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(3) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(3))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(3) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(3))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\);

-- Location: FF_X85_Y22_N44
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X81_Y27_N0
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X81_Y27_N1
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X81_Y23_N43
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X81_Y27_N54
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X81_Y27_N55
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X87_Y23_N25
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(3));

-- Location: MLABCELL_X87_Y23_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(3) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(3))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(3) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(3))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(3) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(3)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(3) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\);

-- Location: FF_X88_Y23_N34
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X85_Y22_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(3) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(3))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(3))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000011110000111100001111001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\);

-- Location: FF_X82_Y21_N8
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3));

-- Location: MLABCELL_X82_Y21_N30
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X82_Y21_N31
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X82_Y21_N26
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X83_Y19_N39
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X83_Y19_N40
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3));

-- Location: MLABCELL_X82_Y21_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\);

-- Location: FF_X81_Y22_N56
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X82_Y24_N5
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X81_Y22_N13
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\);

-- Location: FF_X81_Y22_N28
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X81_Y22_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(3)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(3))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3) & ( (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(3) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y22_N55
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X77_Y22_N53
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X77_Y22_N14
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3));

-- Location: MLABCELL_X82_Y20_N9
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X82_Y20_N10
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X77_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3) & ( 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X80_Y19_N21
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X80_Y19_N22
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X81_Y21_N18
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X81_Y21_N19
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X80_Y19_N29
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X83_Y19_N56
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X83_Y19_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(3))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(3))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(3)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(3) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X84_Y22_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ 
-- & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X79_Y25_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\ ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\ ) ) ) # ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\);

-- Location: FF_X79_Y25_N8
\IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\);

-- Location: FF_X79_Y25_N41
\dmemorydatareg|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(3));

-- Location: MLABCELL_X84_Y21_N45
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X84_Y21_N47
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X81_Y21_N56
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X81_Y21_N50
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X81_Y21_N21
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X81_Y21_N22
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X81_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4))))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\);

-- Location: FF_X77_Y22_N8
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X83_Y20_N33
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X83_Y20_N34
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X87_Y22_N53
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X77_Y22_N2
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4));

-- Location: MLABCELL_X87_Y22_N51
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\);

-- Location: FF_X82_Y21_N38
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4));

-- Location: MLABCELL_X82_Y23_N18
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X82_Y23_N19
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X82_Y21_N20
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X82_Y21_N16
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4));

-- Location: MLABCELL_X82_Y21_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4) & ( 
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4))))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X82_Y24_N21
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X82_Y24_N23
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X82_Y24_N44
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X85_Y24_N30
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X85_Y24_N32
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X82_Y24_N38
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4));

-- Location: MLABCELL_X82_Y24_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(4))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(4))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(4)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(4) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X88_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\) 
-- ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\,
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X75_Y27_N30
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X75_Y27_N31
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\);

-- Location: FF_X75_Y25_N4
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X75_Y25_N55
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X75_Y25_N34
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y25_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(4))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(4) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(4) & ( 
-- !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(4))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(4) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\);

-- Location: FF_X81_Y24_N32
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X85_Y22_N37
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X81_Y24_N20
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X84_Y22_N26
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X84_Y22_N37
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(4));

-- Location: MLABCELL_X84_Y22_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(4))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(4))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(4) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(4)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(4) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(4) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\);

-- Location: FF_X87_Y22_N43
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(4));

-- Location: MLABCELL_X84_Y22_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(4) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(4))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(4))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000011110000111100001111001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\);

-- Location: FF_X83_Y26_N16
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X80_Y27_N5
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(4));

-- Location: MLABCELL_X84_Y26_N27
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X84_Y26_N29
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X80_Y27_N32
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X80_Y27_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(4)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(4)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(4) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(4))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(4) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(4)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X80_Y27_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\);

-- Location: FF_X80_Y27_N8
\IFIDIMem5|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(4));

-- Location: MLABCELL_X34_Y47_N0
\dmemorydatareg|q_ALTERA_SYNTHESIZED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[4]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[4]~feeder_combout\);

-- Location: FF_X34_Y47_N1
\dmemorydatareg|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X83_Y23_N56
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X84_Y23_N51
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X84_Y23_N53
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X84_Y22_N18
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X84_Y22_N19
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X83_Y25_N43
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X84_Y24_N50
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X84_Y24_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(5))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(5))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(5) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(5)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\);

-- Location: FF_X83_Y23_N32
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X83_Y23_N42
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X83_Y23_N43
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X83_Y23_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(5) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(5))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100010000011110000111100000101011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X78_Y27_N57
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X78_Y27_N58
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X78_Y27_N3
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X78_Y27_N5
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X82_Y27_N7
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X82_Y27_N14
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X82_Y27_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(5)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(5)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(5) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(5)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X82_Y23_N27
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X82_Y23_N28
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X82_Y21_N57
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X82_Y21_N59
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X78_Y21_N44
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X78_Y21_N26
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X78_Y21_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5) & ( 
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\);

-- Location: FF_X82_Y22_N2
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X81_Y22_N19
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X82_Y22_N18
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X82_Y22_N20
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X82_Y22_N32
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5));

-- Location: MLABCELL_X82_Y22_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(5))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(5))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(5)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(5) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y22_N45
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X79_Y22_N47
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X77_Y22_N37
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X77_Y22_N20
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X77_Y22_N30
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X77_Y22_N31
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X77_Y22_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5)))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X84_Y21_N12
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X84_Y21_N13
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X83_Y21_N37
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X83_Y21_N13
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X83_Y24_N13
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X83_Y21_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(5) & ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(5))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(5) & ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(5)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(5)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X83_Y22_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ ) ) 
-- ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\ ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\,
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\);

-- Location: FF_X83_Y26_N19
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X84_Y26_N22
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X80_Y27_N14
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X80_Y27_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(5)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(5)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(5)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(5))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X80_Y27_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\);

-- Location: FF_X80_Y27_N20
\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X80_Y27_N10
\dmemorydatareg|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(5),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X75_Y27_N12
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X75_Y27_N14
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X72_Y25_N58
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X75_Y25_N13
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X75_Y25_N30
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X75_Y25_N31
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X75_Y25_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(6))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(6))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(6) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(6) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(6) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(6) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\);

-- Location: FF_X77_Y22_N50
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X79_Y22_N9
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X79_Y22_N11
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X77_Y22_N26
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X77_Y22_N44
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X77_Y22_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X82_Y19_N57
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X82_Y19_N58
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X81_Y19_N30
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X81_Y19_N31
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X82_Y21_N52
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X81_Y19_N7
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X81_Y19_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(6) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(6) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(6) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(6)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(6) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\);

-- Location: FF_X84_Y21_N56
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(6));

-- Location: MLABCELL_X84_Y21_N42
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X84_Y21_N43
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X83_Y21_N42
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X83_Y21_N43
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X84_Y21_N26
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6));

-- Location: MLABCELL_X84_Y21_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(6)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(6) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(6))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\);

-- Location: FF_X81_Y22_N23
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X82_Y22_N47
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X83_Y20_N37
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X82_Y22_N49
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X83_Y20_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6) & ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(6) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(6))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(6) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(6) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(6)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y22_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\))) 
-- # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) 
-- & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\);

-- Location: FF_X78_Y23_N31
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X81_Y27_N22
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X85_Y23_N56
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X81_Y27_N49
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X85_Y23_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\);

-- Location: FF_X78_Y23_N56
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X83_Y23_N48
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X83_Y23_N49
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X83_Y23_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(6) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(6)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011110000111100011101000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\);

-- Location: FF_X83_Y25_N52
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X85_Y25_N55
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X85_Y25_N20
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X83_Y26_N43
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X85_Y25_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6) & ( 
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X85_Y25_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8_combout\);

-- Location: FF_X85_Y25_N8
\IFIDIMem5|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X53_Y25_N39
\dmemorydatareg|q_ALTERA_SYNTHESIZED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[6]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[6]~feeder_combout\);

-- Location: FF_X53_Y25_N40
\dmemorydatareg|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[6]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(6));

-- Location: FF_X78_Y27_N29
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X75_Y27_N18
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]~feeder_combout\);

-- Location: FF_X75_Y27_N19
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X78_Y27_N7
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X78_Y27_N20
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(7));

-- Location: MLABCELL_X78_Y27_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(7) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(7))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(7) & ( 
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(7)))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(7) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(7)))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(7) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\);

-- Location: FF_X83_Y21_N47
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X84_Y21_N17
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X83_Y21_N50
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X83_Y21_N7
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X83_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7) & ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7) & ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\);

-- Location: FF_X82_Y22_N38
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X81_Y22_N27
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]~feeder_combout\);

-- Location: FF_X81_Y22_N29
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X82_Y22_N44
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X82_Y22_N8
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(7));

-- Location: MLABCELL_X82_Y22_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(7) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(7)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(7) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y22_N3
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]~feeder_combout\);

-- Location: FF_X80_Y22_N4
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X79_Y22_N43
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X79_Y22_N13
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X79_Y22_N20
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X79_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(7) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(7) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(7) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(7))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(7) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(7) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(7)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\);

-- Location: FF_X82_Y23_N55
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X82_Y23_N16
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X82_Y21_N50
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X82_Y23_N29
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X83_Y23_N39
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(7))) ) ) ) # ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(7))) ) ) ) # ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(7)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datae => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X82_Y22_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\);

-- Location: FF_X83_Y26_N14
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X80_Y27_N45
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]~feeder_combout\);

-- Location: FF_X80_Y27_N46
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X83_Y26_N1
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X83_Y26_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(7)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(7) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(7))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(7)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\);

-- Location: FF_X81_Y23_N38
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(7));

-- Location: MLABCELL_X84_Y23_N0
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]~feeder_combout\);

-- Location: FF_X84_Y23_N2
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X80_Y23_N44
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X80_Y23_N13
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X80_Y23_N7
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X80_Y23_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7) & ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\);

-- Location: FF_X83_Y23_N14
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X83_Y23_N51
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]~feeder_combout\);

-- Location: FF_X83_Y23_N52
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X83_Y23_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(7) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(7))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000011110000111100100010011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X77_Y25_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\ & 
-- ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ & !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\);

-- Location: FF_X77_Y25_N1
\IFIDIMem5|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X61_Y1_N15
\dmemorydatareg|q_ALTERA_SYNTHESIZED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[7]~feeder_combout\);

-- Location: FF_X61_Y1_N16
\dmemorydatareg|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[7]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X78_Y27_N34
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X79_Y27_N22
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X78_Y27_N50
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X77_Y27_N48
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]~feeder_combout\);

-- Location: FF_X77_Y27_N49
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(8));

-- Location: MLABCELL_X78_Y27_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(8) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(8) & ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(8) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\);

-- Location: FF_X82_Y24_N55
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X85_Y22_N49
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X82_Y24_N26
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X82_Y24_N19
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8));

-- Location: MLABCELL_X82_Y24_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y22_N20
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X83_Y24_N43
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X80_Y22_N13
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X79_Y22_N42
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]~feeder_combout\);

-- Location: FF_X79_Y22_N44
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X80_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(8) & ( 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(8) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(8) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\);

-- Location: FF_X79_Y21_N22
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X82_Y21_N55
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X80_Y21_N31
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]~DUPLICATE_q\);

-- Location: FF_X79_Y21_N2
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X79_Y21_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]~DUPLICATE_q\))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(8)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[8]~DUPLICATE_q\,
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\);

-- Location: FF_X84_Y21_N20
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8));

-- Location: MLABCELL_X84_Y21_N15
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]~feeder_combout\);

-- Location: FF_X84_Y21_N16
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X84_Y21_N50
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X83_Y21_N1
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(8));

-- Location: MLABCELL_X84_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # ((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(8) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(8))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(8))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X80_Y22_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\) 
-- ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ & ( (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\,
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X85_Y25_N15
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]~feeder_combout\);

-- Location: FF_X85_Y25_N16
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X83_Y26_N22
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X83_Y26_N37
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X83_Y26_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(8)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(8) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(8))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\);

-- Location: FF_X84_Y24_N38
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X84_Y24_N56
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X80_Y23_N31
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X84_Y23_N37
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X84_Y24_N13
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8));

-- Location: MLABCELL_X84_Y24_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(8))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(8))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(8)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(8) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\);

-- Location: FF_X79_Y24_N50
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X83_Y23_N47
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X79_Y24_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(8) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(8))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001010000011110000111100010001010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X77_Y25_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\ & 
-- ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ & !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8_combout\);

-- Location: FF_X77_Y25_N50
\IFIDIMem5|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X48_Y25_N12
\dmemorydatareg|q_ALTERA_SYNTHESIZED[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[8]~feeder_combout\);

-- Location: FF_X48_Y25_N13
\dmemorydatareg|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[8]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X81_Y26_N16
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X83_Y25_N16
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X75_Y25_N48
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X75_Y25_N49
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X81_Y25_N3
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(12))) ) ) ) # ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(12))) ) ) ) # ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(12) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(12) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X84_Y23_N18
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X84_Y23_N20
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X84_Y24_N31
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(12));

-- Location: MLABCELL_X84_Y23_N45
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X84_Y23_N46
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X81_Y24_N13
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X81_Y24_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(12) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(12))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(12)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\);

-- Location: FF_X87_Y24_N56
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X81_Y24_N50
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X88_Y24_N24
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X88_Y24_N25
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X81_Y24_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(12))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(12))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000010011000011110000111101000110010101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\);

-- Location: FF_X83_Y26_N29
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X83_Y26_N10
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X85_Y26_N37
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X77_Y26_N46
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X81_Y26_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(12) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(12) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(12) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\);

-- Location: FF_X82_Y22_N56
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X82_Y22_N14
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X85_Y22_N30
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X85_Y22_N31
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X82_Y22_N25
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(12));

-- Location: MLABCELL_X82_Y22_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(12)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(12))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(12) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(12)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X82_Y21_N0
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X82_Y21_N2
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X82_Y23_N44
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X82_Y23_N38
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X82_Y23_N25
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(12));

-- Location: MLABCELL_X82_Y23_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(12) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(12) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(12) & ( 
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(12) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(12) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(12) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(12))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\);

-- Location: FF_X80_Y22_N26
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X80_Y22_N32
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X79_Y22_N6
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X79_Y22_N7
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X80_Y22_N53
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X80_Y22_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12) & ( (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(12)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(12))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(12)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(12))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\);

-- Location: FF_X84_Y21_N32
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X83_Y21_N40
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X84_Y21_N14
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X84_Y21_N2
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12));

-- Location: MLABCELL_X84_Y21_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(12)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(12))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(12)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y24_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X80_Y24_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\)) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\)) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\);

-- Location: FF_X80_Y24_N50
\IFIDIMem4|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X77_Y25_N32
\IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y25_N27
\alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\)) # 
-- (\Exreg|D2~q\ & ((\jumpreg|q_ALTERA_SYNTHESIZED\(14)))) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\)) # (\Exreg|D2~q\ & 
-- ((!\jumpreg|q_ALTERA_SYNTHESIZED\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011110000110011001111000000110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y25_N6
\alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alucontrol|and1~0_combout\ & ( (\alucontrol|and2~combout\ & 
-- ((\alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12)))) ) ) # ( !\alucontrol|and1~0_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & (\alucontrol|and2~combout\ & 
-- \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \alucontrol|ALT_INV_and2~combout\,
	datad => \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alucontrol|ALT_INV_and1~0_combout\,
	combout => \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X79_Y25_N16
\Exreg|D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Exreg|D3~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Exreg|D3~q\);

-- Location: FF_X68_Y23_N14
\IFIDIMem|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(10),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X77_Y25_N17
\jumpreg|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(10),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X77_Y25_N42
\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(10) & ( \jumpreg|q_ALTERA_SYNTHESIZED\(12) & ( (!\Exreg|D4~DUPLICATE_q\ & ((!\Exreg|D3~q\) # 
-- (!\jumpreg|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(10) & ( \jumpreg|q_ALTERA_SYNTHESIZED\(12) & ( !\Exreg|D2~q\ $ (((!\Exreg|D4~DUPLICATE_q\ & ((!\Exreg|D3~q\) # (!\jumpreg|q_ALTERA_SYNTHESIZED\(3)))))) ) ) ) # ( 
-- \IFIDIMem5|q_ALTERA_SYNTHESIZED\(10) & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(12) & ( !\Exreg|D2~q\ $ ((((\Exreg|D3~q\ & \jumpreg|q_ALTERA_SYNTHESIZED\(3))) # (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(10) & ( 
-- !\jumpreg|q_ALTERA_SYNTHESIZED\(12) & ( ((\Exreg|D3~q\ & \jumpreg|q_ALTERA_SYNTHESIZED\(3))) # (\Exreg|D4~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111101010000101011101010111101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	datab => \Exreg|ALT_INV_D3~q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \Exreg|ALT_INV_D2~q\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y25_N36
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) $ (((\Exreg|D2~q\ & !\jumpreg|q_ALTERA_SYNTHESIZED\(14))))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) $ (((!\Exreg|D2~q\) # (!\jumpreg|q_ALTERA_SYNTHESIZED\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100101010110101010010101011001100101100110100110010110011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datab => \Exreg|ALT_INV_D2~q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\,
	combout => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\);

-- Location: FF_X70_Y20_N41
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X75_Y20_N52
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X75_Y20_N1
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X75_Y20_N31
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X75_Y20_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\);

-- Location: FF_X73_Y21_N43
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X75_Y21_N21
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X75_Y21_N23
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X75_Y21_N56
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X75_Y21_N9
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X75_Y21_N10
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X75_Y21_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(11) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(11) & ( 
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(11))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(11) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(11)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X75_Y18_N27
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X75_Y18_N28
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X77_Y18_N14
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X77_Y18_N44
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X77_Y18_N57
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X77_Y18_N58
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X77_Y18_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( 
-- !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\);

-- Location: FF_X77_Y21_N2
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X71_Y21_N49
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X71_Y21_N43
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X77_Y21_N57
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X77_Y21_N58
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y21_N45
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(11) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(11) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datab => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\,
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y21_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X72_Y25_N36
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X72_Y25_N37
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y25_N45
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X73_Y25_N46
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X72_Y25_N8
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X72_Y25_N53
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X75_Y25_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(11) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(11)) ) ) ) # ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(11) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(11) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(11) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(11) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\,
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X68_Y23_N51
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X68_Y23_N52
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\);

-- Location: FF_X68_Y23_N22
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X71_Y24_N38
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X73_Y21_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(11))) ) ) ) # ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(11))) ) ) ) # ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\,
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\);

-- Location: FF_X74_Y21_N26
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X73_Y23_N26
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X73_Y23_N32
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X73_Y21_N14
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X74_Y23_N48
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X74_Y23_N49
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X73_Y23_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(11)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\);

-- Location: FF_X68_Y21_N29
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X72_Y23_N34
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X74_Y21_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(11) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(11))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000011110000111100001010010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X74_Y21_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\)))) ) ) ) 
-- # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8_combout\);

-- Location: FF_X74_Y21_N14
\IFIDIMem4|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X83_Y26_N15
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X83_Y26_N17
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X80_Y27_N39
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X80_Y27_N40
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X83_Y26_N7
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X85_Y24_N7
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X80_Y23_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10) & ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( 
-- !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\);

-- Location: FF_X85_Y24_N13
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X82_Y24_N1
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X82_Y24_N8
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X82_Y24_N13
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10));

-- Location: MLABCELL_X82_Y24_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(10) & ( 
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X82_Y21_N45
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X82_Y21_N47
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X82_Y23_N20
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X82_Y23_N2
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X82_Y23_N31
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10));

-- Location: MLABCELL_X82_Y23_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\);

-- Location: FF_X79_Y22_N26
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X80_Y22_N0
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X80_Y22_N2
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X79_Y22_N10
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X79_Y22_N49
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X79_Y22_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(10))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(10) & ( 
-- \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(10))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10)))))) ) ) ) # ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(10) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(10))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10)))))) ) ) ) # ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(10) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(10))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\);

-- Location: FF_X84_Y21_N38
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X84_Y21_N44
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X84_Y21_N8
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X83_Y21_N33
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X83_Y21_N34
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(10));

-- Location: MLABCELL_X84_Y21_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(10) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(10) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(10) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y23_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\);

-- Location: FF_X81_Y26_N44
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X81_Y26_N25
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(10));

-- Location: MLABCELL_X84_Y25_N54
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X84_Y25_N55
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X81_Y26_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(10) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(10) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(10) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datad => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\);

-- Location: FF_X87_Y23_N38
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X83_Y23_N24
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X83_Y23_N25
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(10));

-- Location: MLABCELL_X87_Y23_N33
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X87_Y23_N34
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X81_Y27_N27
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X81_Y27_N29
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X81_Y23_N31
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X80_Y23_N1
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X81_Y23_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10) & ( 
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X83_Y23_N9
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X83_Y23_N10
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(10));

-- Location: MLABCELL_X82_Y23_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(10) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(10)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100110011010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X81_Y23_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8_combout\);

-- Location: FF_X81_Y23_N14
\IFIDIMem4|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X67_Y23_N33
\IFIDIMem|q_ALTERA_SYNTHESIZED[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[8]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[8]~feeder_combout\);

-- Location: FF_X67_Y23_N35
\IFIDIMem|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[8]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(8));

-- Location: FF_X77_Y25_N53
\jumpreg|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(8),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X77_Y25_N57
\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(3) & ( \Exreg|D4~DUPLICATE_q\ & ( (!\Exreg|D2~q\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(8)))) # (\Exreg|D2~q\ & 
-- (!\jumpreg|q_ALTERA_SYNTHESIZED\(10))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(3) & ( \Exreg|D4~DUPLICATE_q\ & ( (!\Exreg|D2~q\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(8)))) # (\Exreg|D2~q\ & (!\jumpreg|q_ALTERA_SYNTHESIZED\(10))) ) ) ) # ( 
-- \jumpreg|q_ALTERA_SYNTHESIZED\(3) & ( !\Exreg|D4~DUPLICATE_q\ & ( !\Exreg|D3~q\ $ (((!\Exreg|D2~q\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(8)))) # (\Exreg|D2~q\ & (!\jumpreg|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(3) & ( 
-- !\Exreg|D4~DUPLICATE_q\ & ( (!\Exreg|D2~q\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED\(8)))) # (\Exreg|D2~q\ & (\jumpreg|q_ALTERA_SYNTHESIZED\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001101101100011011111010000010101111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \Exreg|ALT_INV_D3~q\,
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	combout => \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X82_Y26_N28
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(9));

-- Location: MLABCELL_X82_Y26_N12
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X82_Y26_N13
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X80_Y26_N41
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X82_Y26_N55
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(9));

-- Location: MLABCELL_X82_Y26_N21
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(9)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(9)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(9))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(9) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(9)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(9)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\);

-- Location: FF_X87_Y24_N38
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(9));

-- Location: MLABCELL_X87_Y25_N45
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X87_Y25_N46
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X84_Y23_N29
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X83_Y25_N33
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X83_Y25_N34
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X81_Y25_N26
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X81_Y25_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(9)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(9) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(9))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(9)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\);

-- Location: FF_X81_Y25_N14
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X83_Y23_N37
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X81_Y25_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(9) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(9)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011110000111100011101000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X83_Y26_N48
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X83_Y26_N50
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X83_Y26_N55
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X88_Y26_N39
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X88_Y26_N40
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X83_Y26_N18
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X83_Y26_N20
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X85_Y26_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(9) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(9) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(9) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\);

-- Location: FF_X85_Y24_N40
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(9));

-- Location: MLABCELL_X82_Y24_N18
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X82_Y24_N20
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X82_Y24_N49
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9));

-- Location: MLABCELL_X82_Y24_N30
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X82_Y24_N31
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(9));

-- Location: MLABCELL_X82_Y24_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(9)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9) & ( 
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(9))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(9) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(9))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(9) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y22_N38
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X83_Y20_N59
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X80_Y22_N1
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X80_Y22_N8
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X80_Y22_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9) & ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(9)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( 
-- !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9) & ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(9))))) ) ) ) # ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(9)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X88_Y21_N39
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X88_Y21_N40
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X83_Y21_N26
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X83_Y21_N20
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X83_Y21_N30
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X83_Y21_N31
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X83_Y21_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(9) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(9) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(9))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(9) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(9))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(9) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(9))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(9))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\);

-- Location: FF_X83_Y22_N8
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(9));

-- Location: MLABCELL_X82_Y21_N12
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X82_Y21_N13
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X83_Y22_N43
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X83_Y22_N25
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X83_Y22_N15
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(9) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(9) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(9))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(9))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y25_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) 
-- & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\)))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y25_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ & 
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\);

-- Location: FF_X81_Y25_N32
\IFIDIMem4|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X77_Y25_N20
\IFIDIMem5|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(9));

-- Location: MLABCELL_X84_Y25_N39
\IFIDIMem|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X84_Y25_N41
\IFIDIMem|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X77_Y25_N4
\jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(9),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y25_N48
\alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED\(9))) # (\Exreg|D2~q\ & 
-- ((\jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\))) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & (!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(9))) # (\Exreg|D2~q\ & 
-- ((!\jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Exreg|ALT_INV_D2~q\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y25_N2
\IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\);

-- Location: LABCELL_X88_Y23_N51
\IFIDIMem|q_ALTERA_SYNTHESIZED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[7]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[7]~feeder_combout\);

-- Location: FF_X88_Y23_N53
\IFIDIMem|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[7]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X77_Y25_N35
\jumpreg|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(7),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X77_Y25_N45
\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(9) & ( (!\Exreg|D4~DUPLICATE_q\ & ((!\Exreg|D3~q\) # 
-- (!\jumpreg|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(9) & ( !\Exreg|D2~q\ $ (((!\Exreg|D4~DUPLICATE_q\ & ((!\Exreg|D3~q\) # (!\jumpreg|q_ALTERA_SYNTHESIZED\(3)))))) ) ) ) # ( 
-- \IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(9) & ( !\Exreg|D2~q\ $ ((((\Exreg|D3~q\ & \jumpreg|q_ALTERA_SYNTHESIZED\(3))) # (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\ & ( 
-- !\jumpreg|q_ALTERA_SYNTHESIZED\(9) & ( ((\Exreg|D3~q\ & \jumpreg|q_ALTERA_SYNTHESIZED\(3))) # (\Exreg|D4~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111101001011000011101011010011110001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	datab => \Exreg|ALT_INV_D3~q\,
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[7]~DUPLICATE_q\,
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y27_N19
\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y25_N39
\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ & ( (!\Exreg|D4~DUPLICATE_q\ & 
-- ((!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\) # (!\Exreg|D3~DUPLICATE_q\))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ & ( !\Exreg|D2~q\ $ ((((\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & 
-- \Exreg|D3~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( \jumpreg|q_ALTERA_SYNTHESIZED\(7) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ & ( !\Exreg|D2~q\ $ (((!\Exreg|D4~DUPLICATE_q\ & ((!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\) # 
-- (!\Exreg|D3~DUPLICATE_q\))))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(7) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\ & ( ((\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & \Exreg|D3~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111110000011100000000111111110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datab => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datac => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D2~q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~DUPLICATE_q\,
	combout => \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y25_N33
\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X79_Y25_N0
\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(6) & ( (!\Exreg|D4~DUPLICATE_q\ & ((!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\) # 
-- (!\Exreg|D3~DUPLICATE_q\))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(6) & ( !\Exreg|D2~q\ $ ((((\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & \Exreg|D3~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( 
-- \jumpreg|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(6) & ( !\Exreg|D2~q\ $ (((!\Exreg|D4~DUPLICATE_q\ & ((!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\) # (!\Exreg|D3~DUPLICATE_q\))))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(8) & ( 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(6) & ( ((\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & \Exreg|D3~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001111000111100011000011100001111100110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datab => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y25_N36
\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & ( (!\Exreg|D4~DUPLICATE_q\ & 
-- ((!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\) # (!\Exreg|D3~DUPLICATE_q\))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & ( !\Exreg|D2~q\ $ ((((\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & 
-- \Exreg|D3~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( \jumpreg|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & ( !\Exreg|D2~q\ $ (((!\Exreg|D4~DUPLICATE_q\ & ((!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\) # 
-- (!\Exreg|D3~DUPLICATE_q\))))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & ( ((\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & \Exreg|D3~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000111101111000011100001000011111110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datab => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	combout => \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y27_N7
\IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\);

-- Location: FF_X79_Y25_N32
\jumpreg|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(4),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X79_Y25_N33
\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(6) & ( (!\Exreg|D4~DUPLICATE_q\ & ((!\Exreg|D3~DUPLICATE_q\) # 
-- (!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(6) & ( !\Exreg|D2~q\ $ (((!\Exreg|D4~DUPLICATE_q\ & ((!\Exreg|D3~DUPLICATE_q\) # 
-- (!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\))))) ) ) ) # ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(6) & ( !\Exreg|D2~q\ $ ((((\Exreg|D3~DUPLICATE_q\ & \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\)) # 
-- (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(6) & ( ((\Exreg|D3~DUPLICATE_q\ & \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111101001011001010101011010011010101111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Exreg|ALT_INV_D2~q\,
	datab => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datac => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\,
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y25_N57
\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & ( !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: FF_X82_Y26_N46
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X82_Y26_N40
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X80_Y26_N26
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X80_Y26_N31
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(1));

-- Location: MLABCELL_X82_Y25_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(1) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(1) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(1) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\);

-- Location: FF_X85_Y25_N40
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X85_Y25_N26
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X83_Y26_N21
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]~feeder_combout\);

-- Location: FF_X83_Y26_N23
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X83_Y25_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(1))) ) ) ) # ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(1))) ) ) ) # ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(1)) ) ) ) # ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(1) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X81_Y22_N18
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]~feeder_combout\);

-- Location: FF_X81_Y22_N20
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X81_Y22_N8
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X81_Y22_N49
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(1));

-- Location: MLABCELL_X82_Y22_N21
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]~feeder_combout\);

-- Location: FF_X82_Y22_N22
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X80_Y21_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(1)) ) ) ) # ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(1) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(1))) ) ) ) # ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(1)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datae => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y22_N43
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X83_Y20_N24
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]~feeder_combout\);

-- Location: FF_X83_Y20_N26
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X80_Y22_N56
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X80_Y22_N22
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X80_Y21_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(1)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(1)) ) ) ) # ( 
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(1))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(1)))) ) ) ) # ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(1))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datae => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\);

-- Location: FF_X81_Y21_N2
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X81_Y21_N8
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X81_Y21_N37
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X80_Y19_N10
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X81_Y21_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(1) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(1) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(1) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\);

-- Location: FF_X79_Y21_N56
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X79_Y21_N9
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]~feeder_combout\);

-- Location: FF_X79_Y21_N11
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X82_Y21_N35
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X79_Y21_N49
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X79_Y21_N3
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(1)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(1)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(1))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(1) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(1)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X80_Y21_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) 
-- & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\)) 
-- # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) 
-- & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\);

-- Location: FF_X79_Y23_N50
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X78_Y22_N56
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(1));

-- Location: MLABCELL_X84_Y22_N0
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]~feeder_combout\);

-- Location: FF_X84_Y22_N2
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X84_Y22_N50
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X85_Y22_N54
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~feeder_combout\);

-- Location: FF_X85_Y22_N56
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(1));

-- Location: MLABCELL_X78_Y22_N15
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(1)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1) & ( 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(1))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(1) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(1))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(1) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\);

-- Location: FF_X79_Y23_N2
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X85_Y23_N36
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]~feeder_combout\);

-- Location: FF_X85_Y23_N37
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X79_Y23_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(1) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(1))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(1))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000100000011110000111100000011011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X79_Y25_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\);

-- Location: FF_X79_Y25_N56
\IFIDIMem4|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X84_Y25_N4
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X85_Y25_N42
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X85_Y25_N44
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(2));

-- Location: MLABCELL_X84_Y26_N42
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X84_Y26_N44
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(2));

-- Location: MLABCELL_X84_Y25_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(2))) ) ) ) # ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(2))) ) ) ) # ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(2)) ) ) ) # ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\);

-- Location: FF_X87_Y25_N53
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X81_Y27_N30
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X81_Y27_N31
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X87_Y25_N29
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X81_Y27_N12
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X81_Y27_N13
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X82_Y25_N50
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(2));

-- Location: MLABCELL_X82_Y25_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(2)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(2) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(2)))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(2) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(2))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\);

-- Location: FF_X82_Y25_N32
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X83_Y23_N21
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X83_Y23_N22
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(2));

-- Location: MLABCELL_X82_Y25_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(2) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(2)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000011110000111100011011000110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\);

-- Location: FF_X73_Y25_N40
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X75_Y27_N43
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X73_Y25_N7
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X73_Y25_N13
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y25_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(2))) ) ) ) # ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(2))) ) ) ) # ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(2)) ) ) ) # ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\,
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\);

-- Location: FF_X79_Y22_N38
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X77_Y22_N6
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X77_Y22_N7
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X79_Y22_N8
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X79_Y22_N31
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X79_Y22_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(2)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(2))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(2)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2) & ( (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(2) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(2))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X80_Y19_N6
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X80_Y19_N7
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X81_Y21_N26
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X81_Y21_N14
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X81_Y21_N31
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X81_Y21_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(2) & ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(2))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(2) & ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(2) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( 
-- !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(2))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\);

-- Location: FF_X81_Y22_N26
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X81_Y22_N44
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X82_Y22_N19
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X81_Y22_N38
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X81_Y22_N45
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2)))) ) ) ) # ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2) & ( 
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\);

-- Location: FF_X82_Y21_N43
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X79_Y21_N32
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X79_Y21_N26
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X79_Y21_N17
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X79_Y21_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(2)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(2) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(2)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(2)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(2) & ( 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X82_Y25_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\ & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\ & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X82_Y25_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8_combout\);

-- Location: FF_X82_Y25_N14
\IFIDIMem4|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X79_Y25_N50
\IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y25_N27
\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \Exreg|D2~q\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ & ( (!\jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & (((\Exreg|D3~DUPLICATE_q\ & 
-- \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( \Exreg|D2~q\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ & ( (!\jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & (((\Exreg|D3~DUPLICATE_q\ & 
-- \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( !\Exreg|D2~q\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ & ( ((\Exreg|D3~DUPLICATE_q\ & \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\)) # 
-- (\Exreg|D4~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000010100010101000000000000000000000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\,
	datab => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datac => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datae => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\,
	combout => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X79_Y25_N12
\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(1) & ( (!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & (!\Exreg|D2~q\ $ (((\Exreg|D4~q\))))) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & (((!\Exreg|D3~DUPLICATE_q\ & !\Exreg|D4~q\)))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(1) & ( (!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & (((\Exreg|D4~q\)))) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & (!\Exreg|D2~q\ $ (((!\Exreg|D3~DUPLICATE_q\ & !\Exreg|D4~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011111010000001101111101010101100010100001010110001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Exreg|ALT_INV_D2~q\,
	datab => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D4~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X85_Y25_N34
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X85_Y25_N1
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X83_Y25_N9
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]~feeder_combout\);

-- Location: FF_X83_Y25_N10
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X85_Y25_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(0) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(0) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(0) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\);

-- Location: FF_X72_Y25_N55
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X72_Y25_N19
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X72_Y25_N17
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X74_Y25_N17
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(0));

-- Location: MLABCELL_X72_Y25_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(0) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(0) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(0) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\);

-- Location: FF_X79_Y23_N8
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X79_Y23_N32
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X84_Y23_N31
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X80_Y23_N26
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X80_Y23_N20
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X80_Y23_N50
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X79_Y23_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0) & ( 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0)))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0)))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X79_Y23_N39
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]~feeder_combout\);

-- Location: FF_X79_Y23_N40
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X79_Y23_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(0) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(0)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100110011010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\);

-- Location: FF_X83_Y21_N5
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X84_Y21_N46
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X83_Y21_N55
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X81_Y21_N43
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X81_Y21_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(0) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(0)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(0) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(0) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(0) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(0))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(0) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(0)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X79_Y22_N2
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X77_Y22_N11
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X79_Y22_N55
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X79_Y22_N46
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X79_Y22_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(0))))) ) ) ) # ( 
-- !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(0) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(0) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(0))))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(0) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X81_Y22_N1
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X81_Y22_N32
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X81_Y22_N21
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]~feeder_combout\);

-- Location: FF_X81_Y22_N22
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(0));

-- Location: MLABCELL_X87_Y20_N15
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]~feeder_combout\);

-- Location: FF_X87_Y20_N16
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X81_Y22_N15
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(0))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(0)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(0))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0) & ( 
-- (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(0) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y21_N13
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X80_Y21_N26
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X80_Y21_N55
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y21_N6
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]~feeder_combout\);

-- Location: FF_X79_Y21_N7
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X80_Y22_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\) ) 
-- ) ) # ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(0))) ) ) ) # ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(0)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\,
	datae => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X80_Y22_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X79_Y25_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\)))) ) ) ) # 
-- ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\);

-- Location: FF_X79_Y25_N44
\IFIDIMem4|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X80_Y25_N42
\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(0) & ( (!\Exreg|D2~q\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED\(0)))) # (\Exreg|D2~q\ & (\jumpreg|q_ALTERA_SYNTHESIZED\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X80_Y25_N24
\alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & !\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1) & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2)) # (!\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & 
-- !\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & ((!\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1) & !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1) & 
-- (!\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & !\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)) # ((!\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\) # (!\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & (!\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)) # 
-- (!\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001000111011001000000011101110100010001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datad => \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X80_Y25_N18
\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( !\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) & (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3) & 
-- \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) & (((\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED\(3))) # (\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- !\alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) & (\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3)) # (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) & 
-- (((\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3))) # (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101111111000000000000000000000001000111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	dataf => \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: LABCELL_X80_Y25_N6
\alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & ( \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7)) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & ( 
-- \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7)) # 
-- (!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7) & 
-- !\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & ( !\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7)) # ((!\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & 
-- !\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7) & 
-- (!\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & !\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & ( 
-- !\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7)) # 
-- ((!\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # (!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7) & ((!\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # 
-- (!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101110100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	datad => \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X80_Y25_N30
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ = ( \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) & 
-- (\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) & \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) & (((\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(8))) # 
-- (\alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) # ( !\alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) & 
-- (\alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8)) # (\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) & (((\alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8))) # 
-- (\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101111111000100110111111100000001001101110000000100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\);

-- Location: LABCELL_X81_Y26_N36
\alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) & ( \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ $ 
-- (((!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11)))))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) & ( 
-- \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) & ( 
-- !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) & ( 
-- !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ $ (((!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001000010010000100100001001000010010000100100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datac => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y26_N3
\alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~2_combout\ = ( \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ ) # ( 
-- !\alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	dataf => \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X81_Y26_N5
\ALUreslt|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~2_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X81_Y26_N2
\IFIDIMem7|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(12),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X79_Y27_N39
\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(15) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\Exreg|D2~q\) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(15) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ & !\Exreg|D2~q\) ) ) 
-- ) # ( \jumpreg|q_ALTERA_SYNTHESIZED\(15) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ & !\Exreg|D2~q\) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(15) & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\) # (\Exreg|D2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010100000000001010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D2~q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X73_Y23_N7
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X75_Y23_N55
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(13));

-- Location: MLABCELL_X84_Y23_N12
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]~feeder_combout\);

-- Location: FF_X84_Y23_N14
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X78_Y23_N13
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13));

-- Location: MLABCELL_X78_Y23_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(13)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(13) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(13)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(13))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(13)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\);

-- Location: FF_X78_Y23_N20
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X79_Y23_N20
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X72_Y23_N28
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(13));

-- Location: MLABCELL_X78_Y23_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(13)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(13))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000100110000011110000111100010101001101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X71_Y24_N51
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]~feeder_combout\);

-- Location: FF_X71_Y24_N53
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X70_Y26_N22
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X71_Y23_N46
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X75_Y24_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(13) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(13) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(13) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\);

-- Location: FF_X73_Y25_N4
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X74_Y25_N49
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X72_Y25_N14
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(13));

-- Location: MLABCELL_X72_Y25_N45
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]~feeder_combout\);

-- Location: FF_X72_Y25_N46
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X74_Y25_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(13) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(13) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(13) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datad => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\);

-- Location: FF_X77_Y20_N44
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X71_Y20_N55
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X77_Y20_N49
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X77_Y20_N25
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X77_Y20_N45
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13)))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13)))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X82_Y21_N3
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]~feeder_combout\);

-- Location: FF_X82_Y21_N5
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X79_Y19_N41
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X79_Y19_N43
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X79_Y19_N13
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X79_Y19_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(13))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(13) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(13)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(13)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\);

-- Location: FF_X80_Y19_N16
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X77_Y19_N38
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X77_Y19_N44
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X77_Y19_N27
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]~feeder_combout\);

-- Location: FF_X77_Y19_N28
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X77_Y19_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\);

-- Location: FF_X79_Y20_N50
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X83_Y20_N1
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X79_Y20_N55
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X79_Y20_N19
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X79_Y20_N51
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(13))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(13)))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(13))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(13)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(13) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(13))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(13) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(13))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(13) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X78_Y23_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\ & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\ & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X78_Y23_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\ & 
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\);

-- Location: FF_X78_Y23_N50
\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X80_Y25_N12
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & ( \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & 
-- (\alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10)) # (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & (((\alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10))) # 
-- (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & ( \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- (!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12)))) ) ) ) # ( 
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & ( !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((\alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12)))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & ( 
-- !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) & \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & 
-- (((\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(10))) # (\alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000001010101111100000101010111110000011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datad => \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\);

-- Location: LABCELL_X79_Y27_N9
\alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\alucontrol|and2~combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13)) # (\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\alucontrol|and1~0_combout\ & ( 
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13))) # 
-- (\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13)))) ) ) ) # ( \alucontrol|and1~0_combout\ & ( 
-- !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\alucontrol|and2~combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13)) # (\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) 
-- ) # ( !\alucontrol|and1~0_combout\ & ( !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alucontrol|and2~combout\ & (!\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13)))) # (\alucontrol|and2~combout\ & (\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100100101001000101010001010110000011100000110001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and2~combout\,
	datab => \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y26_N34
\ALUreslt|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X70_Y26_N39
\IFIDIMem7|q_ALTERA_SYNTHESIZED[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ = ( \ALUreslt|q_ALTERA_SYNTHESIZED\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \IFIDIMem7|q_ALTERA_SYNTHESIZED[13]~feeder_combout\);

-- Location: FF_X70_Y26_N40
\IFIDIMem7|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem7|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X78_Y21_N37
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X79_Y18_N54
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X79_Y18_N55
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X79_Y18_N36
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X79_Y18_N37
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X80_Y24_N56
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X80_Y24_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(15)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(15))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(15)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(15))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(15) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(15)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y18_N20
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X81_Y20_N20
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X81_Y20_N44
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X81_Y20_N2
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X81_Y20_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(15)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(15))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X80_Y21_N27
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X80_Y21_N28
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(15));

-- Location: MLABCELL_X82_Y23_N21
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X82_Y23_N23
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X82_Y23_N14
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X82_Y23_N8
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(15));

-- Location: MLABCELL_X82_Y23_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(15)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( 
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(15))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X79_Y20_N45
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X79_Y20_N46
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X82_Y20_N56
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X82_Y20_N32
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X82_Y20_N52
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(15));

-- Location: MLABCELL_X82_Y20_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(15)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(15))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(15)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(15))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(15) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(15)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X80_Y24_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X73_Y25_N54
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X73_Y25_N55
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X74_Y26_N39
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X74_Y26_N40
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X73_Y26_N31
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(15));

-- Location: MLABCELL_X72_Y25_N39
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X72_Y25_N40
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X79_Y24_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\);

-- Location: FF_X71_Y24_N52
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X71_Y24_N55
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X71_Y23_N9
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X71_Y23_N10
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X79_Y24_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(15))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(15) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(15))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\);

-- Location: FF_X73_Y26_N17
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X77_Y23_N56
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X77_Y23_N44
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X74_Y23_N42
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X74_Y23_N43
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X77_Y23_N37
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X77_Y23_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(15) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(15)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(15))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(15)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\);

-- Location: FF_X80_Y24_N32
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(15));

-- Location: MLABCELL_X72_Y23_N30
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]~feeder_combout\);

-- Location: FF_X72_Y23_N31
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X80_Y24_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(15) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(15)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(15)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011011000011110000111101010101000110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X80_Y24_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\ & 
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8_combout\);

-- Location: FF_X80_Y24_N8
\IFIDIMem4|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X79_Y27_N52
\jumpreg|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(15),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X78_Y24_N42
\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(15) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED\(17)))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(15) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((\jumpreg|q_ALTERA_SYNTHESIZED\(17) & \Exreg|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100101101010101010010101010101101001010101010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y27_N0
\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(14) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(14) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\jumpreg|q_ALTERA_SYNTHESIZED\(16) & \Exreg|D2~q\) ) ) ) # ( 
-- \IFIDIMem5|q_ALTERA_SYNTHESIZED\(14) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\jumpreg|q_ALTERA_SYNTHESIZED\(16) & \Exreg|D2~q\) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(14) & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\jumpreg|q_ALTERA_SYNTHESIZED\(16)) # (!\Exreg|D2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000010100000101000000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \Exreg|ALT_INV_D2~q\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X87_Y24_N45
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X87_Y24_N46
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X85_Y26_N55
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X85_Y26_N50
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(14));

-- Location: MLABCELL_X84_Y26_N3
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X84_Y26_N4
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X83_Y24_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14))))) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(14) & ( 
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14)))))) ) ) ) # ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(14) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14)))))) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(14) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\);

-- Location: FF_X72_Y25_N43
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X73_Y27_N52
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X73_Y25_N1
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X72_Y25_N29
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X79_Y24_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14) & ( (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(14)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(14))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(14)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(14)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(14))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\);

-- Location: FF_X79_Y24_N8
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X80_Y23_N38
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\);

-- Location: FF_X80_Y23_N59
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\);

-- Location: MLABCELL_X84_Y23_N54
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X84_Y23_N55
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X85_Y23_N52
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X80_Y23_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(14) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(14) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\,
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\,
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\);

-- Location: FF_X79_Y24_N56
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(14));

-- Location: MLABCELL_X87_Y24_N27
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X87_Y24_N28
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X79_Y24_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(14) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(14))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001010000011110000111100010001010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\);

-- Location: FF_X80_Y21_N29
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X83_Y22_N32
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X83_Y22_N38
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X83_Y22_N13
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X83_Y22_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(14) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(14) & ( 
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(14) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(14))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\);

-- Location: FF_X79_Y20_N2
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X82_Y20_N40
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X79_Y20_N36
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X79_Y20_N37
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X79_Y20_N31
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X79_Y20_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(14) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14))))) ) ) ) # ( 
-- !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X84_Y20_N0
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X84_Y20_N2
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X81_Y20_N50
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X81_Y20_N38
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X81_Y20_N13
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X81_Y20_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\);

-- Location: FF_X79_Y18_N50
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X79_Y18_N20
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X80_Y18_N14
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X79_Y18_N14
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X79_Y18_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(14))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(14))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(14)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y24_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) 
-- & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X80_Y24_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\)))) ) ) ) 
-- # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8_combout\);

-- Location: FF_X80_Y24_N2
\IFIDIMem4|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X77_Y25_N24
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\ & 
-- ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\))) # (\Exreg|D2~q\ & (\jumpreg|q_ALTERA_SYNTHESIZED\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000011101001011100001110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\,
	datac => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X81_Y25_N42
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) & ((!\Exreg|D2~q\ & 
-- ((\IFIDIMem5|q_ALTERA_SYNTHESIZED\(9)))) # (\Exreg|D2~q\ & (\jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\)))) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) & 
-- ((!\Exreg|D2~q\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(9)))) # (\Exreg|D2~q\ & (!\jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000000010001100100000001000000001001100010000000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X77_Y25_N9
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & ((!\Exreg|D2~q\ & 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\)) # (\Exreg|D2~q\ & ((!\jumpreg|q_ALTERA_SYNTHESIZED\(14)))))) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(12) & 
-- ((!\Exreg|D2~q\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\)) # (\Exreg|D2~q\ & ((\jumpreg|q_ALTERA_SYNTHESIZED\(14)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110011000100100000001100010010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Exreg|ALT_INV_D2~q\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X77_Y25_N39
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\))) # (\Exreg|D2~q\ & (!\jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datab => \Exreg|ALT_INV_D2~q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: MLABCELL_X78_Y25_N3
\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X80_Y25_N45
\ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(0) & ( (!\Exreg|D2~q\) # (\jumpreg|q_ALTERA_SYNTHESIZED\(2)) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(0) & ( (\jumpreg|q_ALTERA_SYNTHESIZED\(2) 
-- & \Exreg|D2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y25_N18
\alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(0) & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(1))) # (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(0)))) ) 
-- ) # ( !\ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)) # 
-- (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & 
-- (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010111011001000101011101100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datab => \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \ALUMux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X78_Y25_N18
\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( !\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: MLABCELL_X78_Y25_N48
\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3) & (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((\alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2))))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3) & (((\alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # 
-- (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2)))) ) ) ) # ( !\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3) & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3) & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\)) # 
-- (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010111000101110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	datae => \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	combout => \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: MLABCELL_X78_Y25_N12
\alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & ((!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & 
-- !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & 
-- (!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & 
-- ((!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & (!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & ((!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & 
-- (!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5)) # 
-- ((!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & 
-- (!\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5)) # (!\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011101000111010001010000011101000101000001110100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X78_Y25_N42
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) & ( \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & (((\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(7))) # 
-- (\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) & ( \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7) & (!\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & 
-- \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) & ( !\alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & (((\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7))) # 
-- (\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) & ( !\alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & (\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7)) # 
-- (\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110000011100001111000000000000000100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datad => \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: MLABCELL_X78_Y25_N24
\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & ( \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ((\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & ( \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & ( !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & (((\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(10))) # 
-- (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & ( !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10)) # 
-- (\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000000000111110000000000001111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: MLABCELL_X78_Y25_N6
\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(13) & ( \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14)) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13) & ( 
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14)) # 
-- (!\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14) & 
-- !\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(13) & ( !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14)) # ((!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & 
-- !\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14) & 
-- (!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & !\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13) & ( 
-- !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14)) # 
-- ((!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # (!\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14) & ((!\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # 
-- (!\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101110100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	datad => \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X78_Y25_N21
\alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & 
-- (\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ $ (\alucontrol|and1~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & (!\alucontrol|and2~combout\ $ 
-- (((\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\alucontrol|and1~0_combout\))))) ) ) # ( !\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ 
-- & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & (!\alucontrol|and2~combout\ & !\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & 
-- ((\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100011101100000010001110100001001100101010000100110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and2~combout\,
	datab => \alucontrol|ALT_INV_and1~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y25_N29
\ALUreslt|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X78_Y25_N11
\IFIDIMem7|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(15),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X71_Y24_N14
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X71_Y24_N40
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X72_Y24_N43
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X71_Y23_N24
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X71_Y23_N26
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X71_Y22_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(16) & ( 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(16)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(16) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\);

-- Location: FF_X72_Y25_N1
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X72_Y24_N13
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X73_Y25_N34
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X71_Y26_N6
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X71_Y26_N7
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(16));

-- Location: MLABCELL_X72_Y24_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(16) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(16) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(16) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y23_N36
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X74_Y23_N37
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X75_Y24_N44
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X75_Y27_N28
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X75_Y24_N55
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X75_Y24_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(16) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\);

-- Location: FF_X75_Y24_N2
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X79_Y24_N15
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X79_Y24_N17
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X75_Y24_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(16) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(16)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011101000011110000111100110011000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\);

-- Location: FF_X78_Y18_N13
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(16));

-- Location: MLABCELL_X78_Y18_N9
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X78_Y18_N10
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y18_N42
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X78_Y18_N43
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\);

-- Location: FF_X75_Y22_N32
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X75_Y22_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\) 
-- ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\,
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\,
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\);

-- Location: FF_X78_Y21_N50
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X71_Y20_N4
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X71_Y20_N50
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X75_Y22_N20
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X75_Y22_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y21_N51
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X75_Y21_N52
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X75_Y21_N39
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X75_Y21_N40
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X80_Y21_N7
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X78_Y21_N31
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(16));

-- Location: MLABCELL_X78_Y21_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(16) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( 
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X80_Y19_N42
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]~feeder_combout\);

-- Location: FF_X80_Y19_N43
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X81_Y20_N26
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X81_Y20_N32
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X81_Y20_N8
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X81_Y20_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X75_Y22_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X75_Y22_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\)))) ) ) ) 
-- # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\);

-- Location: FF_X75_Y22_N14
\IFIDIMem4|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X72_Y24_N31
\IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y24_N0
\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED\(17)))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((\Exreg|D2~q\ & \jumpreg|q_ALTERA_SYNTHESIZED\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000011111100001100001100111100000011110011110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Exreg|ALT_INV_D2~q\,
	datac => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\,
	combout => \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y25_N0
\alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) ) ) # ( 
-- !\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: MLABCELL_X78_Y24_N3
\alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( (\alucontrol|and2~combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) # ( !\alucontrol|and1~0_combout\ & ( (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & \alucontrol|and2~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \alucontrol|ALT_INV_and2~combout\,
	dataf => \alucontrol|ALT_INV_and1~0_combout\,
	combout => \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y26_N48
\alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ ) ) # ( !\alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ $ (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15)) # (!\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( 
-- \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ ) ) # ( 
-- !\alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ $ (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & 
-- !\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100011000000111111111111111100001100010010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datac => \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datad => \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X79_Y26_N22
\ALUreslt|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X71_Y26_N26
\IFIDIMem7|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(16),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(16));

-- Location: MLABCELL_X78_Y24_N24
\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED\(17)))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((\Exreg|D2~q\ & \jumpreg|q_ALTERA_SYNTHESIZED\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100110101001101010011010100101100101011001010110010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datab => \Exreg|ALT_INV_D2~q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y25_N0
\alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(15)))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & (((\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(15))) # 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) # ( !\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15)) # (\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15)) # (\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101110111000101110111011100010001000101110001000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: FF_X77_Y20_N20
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X71_Y20_N45
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X71_Y20_N46
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X77_Y20_N27
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X77_Y20_N29
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X78_Y24_N13
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X78_Y24_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y18_N24
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X78_Y18_N25
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X78_Y18_N54
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X78_Y18_N55
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\);

-- Location: FF_X78_Y18_N22
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X78_Y24_N55
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X78_Y24_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\) 
-- ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(17))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(17)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\);

-- Location: FF_X79_Y19_N20
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X79_Y19_N25
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X79_Y19_N56
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X71_Y19_N27
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X71_Y19_N28
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X79_Y19_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(17) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\);

-- Location: FF_X80_Y19_N58
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X78_Y19_N26
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X78_Y19_N14
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X78_Y19_N2
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X78_Y19_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X78_Y24_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X71_Y24_N42
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X71_Y24_N43
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X71_Y24_N36
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X71_Y24_N37
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X71_Y23_N6
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X71_Y23_N7
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X73_Y24_N25
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X73_Y24_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(17) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(17) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(17) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\);

-- Location: FF_X73_Y25_N19
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X72_Y25_N4
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X71_Y26_N48
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X71_Y26_N49
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X73_Y25_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(17) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(17) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(17) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\);

-- Location: FF_X75_Y24_N26
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X75_Y24_N20
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X74_Y23_N22
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X73_Y24_N46
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X75_Y24_N31
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X75_Y24_N21
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(17))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(17))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(17) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X79_Y23_N42
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X79_Y23_N43
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X72_Y23_N24
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X72_Y23_N25
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X75_Y24_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(17))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100010000011110000111100000101011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X78_Y24_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\)))) ) ) ) 
-- # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8_combout\);

-- Location: FF_X78_Y24_N50
\IFIDIMem4|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X78_Y24_N33
\alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\alucontrol|and1~0_combout\ & (\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\alucontrol|and1~0_combout\ & ((\alucontrol|and2~combout\))) ) ) ) # ( 
-- !\alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & ( !\alucontrol|and2~combout\ $ (((\alucontrol|and1~0_combout\) # 
-- (\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and1~0_combout\ & !\alucontrol|and2~combout\)) # (\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\alucontrol|and1~0_combout\ & \alucontrol|and2~combout\)) ) ) ) # ( !\alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and1~0_combout\ $ (\alucontrol|and2~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101101000000000010110100000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alucontrol|ALT_INV_and1~0_combout\,
	datad => \alucontrol|ALT_INV_and2~combout\,
	datae => \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y26_N28
\ALUreslt|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X71_Y26_N59
\IFIDIMem7|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(17),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X71_Y20_N26
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X71_Y20_N23
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X71_Y20_N43
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X72_Y21_N2
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(20));

-- Location: MLABCELL_X72_Y21_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(20))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(20)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y21_N39
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X68_Y21_N40
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X71_Y21_N24
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X71_Y21_N25
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X71_Y21_N10
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X72_Y21_N8
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20));

-- Location: MLABCELL_X72_Y21_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(20) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(20))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(20)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X71_Y19_N36
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X71_Y19_N37
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X74_Y19_N20
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X74_Y19_N44
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X74_Y19_N13
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X74_Y19_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(20))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(20)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(20)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(20)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\);

-- Location: FF_X75_Y19_N55
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X75_Y19_N1
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\);

-- Location: FF_X75_Y19_N26
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X77_Y18_N25
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X73_Y21_N51
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(20) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X72_Y21_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\);

-- Location: FF_X70_Y21_N37
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X71_Y23_N48
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X71_Y23_N49
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X70_Y21_N6
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X70_Y21_N7
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X70_Y21_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(20)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(20)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X70_Y24_N30
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X70_Y24_N31
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X70_Y24_N26
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X68_Y24_N55
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X70_Y23_N57
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X70_Y23_N58
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X70_Y24_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(20) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(20) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(20) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\);

-- Location: FF_X75_Y24_N50
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X75_Y23_N58
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X75_Y24_N8
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X75_Y24_N13
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X74_Y23_N53
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X75_Y24_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(20) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(20) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(20) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\);

-- Location: FF_X70_Y21_N14
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(20));

-- Location: MLABCELL_X72_Y23_N18
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X72_Y23_N19
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X75_Y24_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(20) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(20))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001100000011110000111100010001001111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X72_Y21_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) ) # 
-- ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8_combout\);

-- Location: FF_X72_Y21_N44
\IFIDIMem4|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X77_Y24_N45
\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(20) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(20) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((\Exreg|D2~q\ & \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100101101010101010010101011010010101010101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y27_N45
\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\Exreg|D2~q\) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ & !\Exreg|D2~q\) ) ) 
-- ) # ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ & !\Exreg|D2~q\) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\) # (\Exreg|D2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010100000000001010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D2~q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X71_Y21_N55
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X77_Y21_N26
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X77_Y21_N14
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X77_Y21_N35
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X77_Y21_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(18) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(18) & ( 
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\);

-- Location: FF_X73_Y21_N2
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X75_Y21_N30
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X75_Y21_N32
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X75_Y21_N2
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X75_Y21_N18
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X75_Y21_N19
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X75_Y21_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(18))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X80_Y19_N36
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X80_Y19_N37
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X75_Y19_N50
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X75_Y19_N44
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X75_Y19_N24
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X75_Y19_N25
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X75_Y19_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(18) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(18) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\);

-- Location: FF_X72_Y19_N37
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X75_Y20_N48
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X75_Y20_N50
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X75_Y20_N8
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X75_Y20_N12
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X75_Y20_N14
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X75_Y20_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(18) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(18) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y21_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) 
-- & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\)) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\ & ( 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\,
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\);

-- Location: FF_X68_Y21_N34
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X70_Y23_N24
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X70_Y23_N26
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X70_Y21_N32
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X74_Y21_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(18) & ( 
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(18) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( 
-- !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(18)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\);

-- Location: FF_X72_Y22_N38
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X70_Y22_N33
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X70_Y22_N35
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X73_Y22_N41
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X73_Y22_N20
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X72_Y22_N1
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X73_Y22_N21
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(18) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\);

-- Location: FF_X73_Y22_N26
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(18));

-- Location: MLABCELL_X72_Y22_N21
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X72_Y22_N22
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X73_Y22_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(18) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(18)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000011110000111100010001101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X68_Y24_N39
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X68_Y24_N40
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X70_Y23_N42
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X70_Y23_N43
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X70_Y24_N58
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X70_Y25_N19
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X73_Y21_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(18) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(18))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(18)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y21_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ & ( 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\) ) ) ) # ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\);

-- Location: FF_X74_Y21_N44
\IFIDIMem4|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X70_Y24_N50
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X73_Y25_N57
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X73_Y25_N58
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X70_Y24_N23
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(19));

-- Location: MLABCELL_X72_Y26_N24
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X72_Y26_N25
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X74_Y22_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(19) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(19) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\);

-- Location: FF_X71_Y23_N13
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X71_Y24_N50
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X71_Y24_N31
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X73_Y23_N51
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(19) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(19) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(19) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\);

-- Location: FF_X71_Y20_N34
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X71_Y20_N1
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X77_Y20_N5
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X77_Y20_N32
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X77_Y20_N3
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19) & ( 
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y21_N38
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X83_Y20_N21
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X83_Y20_N22
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X77_Y21_N32
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\);

-- Location: FF_X74_Y22_N56
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X74_Y22_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\) 
-- ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(19))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\,
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X80_Y21_N21
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X80_Y21_N23
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X79_Y19_N36
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X79_Y19_N38
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X80_Y21_N2
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X80_Y21_N48
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X80_Y21_N49
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y21_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19) & ( 
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(19) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(19) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(19)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\);

-- Location: FF_X80_Y19_N55
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X78_Y19_N23
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X78_Y19_N32
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X78_Y19_N50
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(19));

-- Location: MLABCELL_X78_Y19_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(19))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X74_Y22_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\);

-- Location: FF_X73_Y26_N56
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X73_Y23_N19
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X73_Y23_N43
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X74_Y23_N12
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X74_Y23_N13
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X73_Y21_N18
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X73_Y21_N19
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X73_Y23_N1
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X74_Y22_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(19))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X72_Y23_N21
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]~feeder_combout\);

-- Location: FF_X72_Y23_N22
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X75_Y22_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(19)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100110011010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X74_Y22_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\);

-- Location: FF_X74_Y22_N14
\IFIDIMem4|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X70_Y25_N1
\IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y25_N39
\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \Exreg|D2~q\ & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) ) ) # ( 
-- !\Exreg|D2~q\ & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ ) ) ) # ( \Exreg|D2~q\ & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) ) ) # ( !\Exreg|D2~q\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000001010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datae => \Exreg|ALT_INV_D2~q\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y24_N21
\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & 
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & (!\Exreg|D2~q\ $ 
-- (!\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\))) ) ) ) # ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & (!\Exreg|D2~q\ $ 
-- (\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010100000000010100000101010100000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X78_Y24_N36
\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & 
-- (!\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (\Exreg|D2~q\))) ) ) ) # ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & 
-- (!\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (!\Exreg|D2~q\))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & 
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010101010000010100000000010101010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datad => \Exreg|ALT_INV_D2~q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: MLABCELL_X78_Y25_N30
\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & ( \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & ((\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & ( \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\)) ) ) ) # ( 
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & ( !\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & 
-- ((\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & ( 
-- !\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100000000011101110000000000010001000000000001011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: MLABCELL_X78_Y25_N54
\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19)) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & 
-- !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19) & !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19) & !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19)) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & 
-- !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19) & !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19)) # (!\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18)) # (!\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011101000111010001010000011101000101000001110100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X77_Y24_N9
\alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & 
-- (\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ $ (\alucontrol|and1~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & (!\alucontrol|and2~combout\ $ 
-- (((\alucontrol|and1~0_combout\) # (\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) # ( !\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ 
-- & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & (!\alucontrol|and2~combout\ & !\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & 
-- ((\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010100010011100001010001001101001001000100110100100100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \alucontrol|ALT_INV_and2~combout\,
	datac => \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y24_N40
\ALUreslt|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X77_Y24_N17
\IFIDIMem7|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(20),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X71_Y24_N19
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X71_Y24_N45
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X71_Y24_N46
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X71_Y23_N15
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X71_Y23_N16
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X75_Y22_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(21) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(21) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\);

-- Location: FF_X75_Y18_N49
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X75_Y20_N15
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X75_Y20_N17
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X71_Y20_N36
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X71_Y20_N37
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X75_Y22_N38
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X75_Y22_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(21) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\);

-- Location: FF_X83_Y20_N49
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X75_Y18_N43
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X77_Y21_N45
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X77_Y21_N47
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X75_Y22_N44
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X75_Y22_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(21)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\);

-- Location: FF_X82_Y21_N4
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X83_Y22_N56
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X83_Y22_N1
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X83_Y22_N19
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X83_Y22_N21
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(21) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(21)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(21)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X78_Y19_N57
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X78_Y19_N58
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X77_Y18_N50
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X77_Y18_N8
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X77_Y18_N1
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X77_Y18_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X75_Y22_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\);

-- Location: FF_X71_Y25_N55
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X73_Y25_N15
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X73_Y25_N17
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X70_Y24_N34
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(21));

-- Location: MLABCELL_X72_Y25_N54
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X72_Y25_N56
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X74_Y25_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(21) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(21) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(21) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\);

-- Location: FF_X75_Y24_N37
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X77_Y23_N2
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X77_Y23_N8
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X74_Y23_N58
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X77_Y23_N19
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X77_Y23_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(21)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(21)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(21))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\);

-- Location: FF_X71_Y25_N14
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X72_Y23_N16
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X77_Y23_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(21) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(21))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001100000011110000111100010001001111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X75_Y22_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\);

-- Location: FF_X75_Y22_N50
\IFIDIMem4|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X71_Y25_N31
\IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y24_N42
\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\))) # 
-- (\Exreg|D2~q\ & (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\)) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\))) # (\Exreg|D2~q\ & 
-- (!\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100111111000000110000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y24_N51
\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and2~combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & 
-- (\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \alucontrol|and1~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & ((\alucontrol|and1~0_combout\) # 
-- (\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alucontrol|ALT_INV_and2~combout\,
	combout => \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y24_N6
\alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) ) ) # ( 
-- !\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X79_Y26_N42
\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20)) # 
-- (!\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & 
-- (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- !\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- !\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( !\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ((\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20))))) # 
-- (\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111111001111100011110000111100001111010011111100111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datac => \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	dataf => \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X79_Y26_N52
\ALUreslt|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X70_Y26_N33
\IFIDIMem7|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \ALUreslt|q_ALTERA_SYNTHESIZED\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \IFIDIMem7|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X70_Y26_N34
\IFIDIMem7|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem7|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X77_Y24_N0
\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED\(22))) # (\Exreg|D2~q\ & 
-- ((\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & (!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(22))) # (\Exreg|D2~q\ & 
-- ((!\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Exreg|ALT_INV_D2~q\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X71_Y23_N34
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X73_Y24_N40
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X70_Y21_N29
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X74_Y23_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(22) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(22) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(22) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\);

-- Location: FF_X77_Y24_N32
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X77_Y23_N47
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X73_Y23_N38
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X74_Y23_N17
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X77_Y23_N49
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y23_N51
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(22)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\,
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\);

-- Location: FF_X79_Y24_N23
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X79_Y24_N45
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X79_Y24_N46
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y24_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(22))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000011110000111100001100001111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X75_Y23_N0
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X75_Y23_N1
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X72_Y24_N49
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X67_Y24_N34
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X68_Y24_N31
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(22));

-- Location: MLABCELL_X78_Y22_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(22) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\);

-- Location: FF_X77_Y21_N7
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X77_Y21_N19
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(22));

-- Location: MLABCELL_X78_Y18_N36
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X78_Y18_N37
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X77_Y21_N55
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y21_N21
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & ( (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(22))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(22))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\);

-- Location: FF_X77_Y20_N56
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X77_Y20_N41
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X71_Y20_N12
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X71_Y20_N13
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X77_Y20_N24
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X77_Y20_N26
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X77_Y20_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y21_N18
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X80_Y21_N19
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\);

-- Location: FF_X78_Y21_N14
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X80_Y21_N51
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X80_Y21_N53
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X79_Y19_N21
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X79_Y19_N23
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(22));

-- Location: MLABCELL_X78_Y21_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\ ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(22) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(22) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\,
	datab => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\);

-- Location: FF_X78_Y19_N10
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X78_Y19_N44
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X80_Y19_N52
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X78_Y19_N38
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(22));

-- Location: MLABCELL_X78_Y19_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(22) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(22)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X77_Y21_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X77_Y24_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8_combout\);

-- Location: FF_X77_Y24_N26
\IFIDIMem4|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X77_Y24_N48
\alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & 
-- \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & 
-- \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)))) ) ) # ( !\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & ((\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20))))) # (\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101110111000101110111011100010001000101110001000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X77_Y24_N18
\alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- ((!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22))) # 
-- (\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22)))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & (!\alucontrol|and2~combout\ $ (\alucontrol|and1~0_combout\)))) # 
-- (\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ $ (((\alucontrol|and1~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100010011010010010001001110000101000100111000010100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alucontrol|ALT_INV_and2~combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y26_N34
\ALUreslt|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(22));

-- Location: MLABCELL_X72_Y26_N30
\IFIDIMem7|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = ( \ALUreslt|q_ALTERA_SYNTHESIZED\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \IFIDIMem7|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X72_Y26_N31
\IFIDIMem7|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem7|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X70_Y23_N55
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X67_Y24_N57
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X67_Y24_N58
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X68_Y24_N49
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X68_Y24_N57
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X68_Y24_N58
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X68_Y24_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(23)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(23) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(23) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\);

-- Location: FF_X70_Y21_N22
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X71_Y23_N40
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X70_Y21_N40
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y22_N57
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(23))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\,
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\);

-- Location: FF_X72_Y22_N56
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X73_Y21_N33
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X73_Y21_N34
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X70_Y22_N3
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X70_Y22_N4
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X72_Y22_N25
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X73_Y22_N1
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(23));

-- Location: MLABCELL_X72_Y22_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(23) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23) & ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\);

-- Location: FF_X73_Y22_N10
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X72_Y22_N50
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(23));

-- Location: MLABCELL_X72_Y22_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(23)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000011110000111100011011000110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\);

-- Location: FF_X74_Y24_N31
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: FF_X74_Y24_N37
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X74_Y24_N44
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X75_Y19_N32
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X74_Y24_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\,
	datab => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X75_Y20_N45
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X75_Y20_N46
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: FF_X74_Y20_N2
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X75_Y20_N39
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X75_Y20_N40
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X70_Y20_N47
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X70_Y20_N45
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\,
	datac => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\);

-- Location: FF_X73_Y20_N37
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X73_Y20_N19
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X73_Y20_N25
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: FF_X74_Y18_N31
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X74_Y18_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(23) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\,
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\);

-- Location: FF_X75_Y21_N53
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X75_Y21_N37
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: FF_X75_Y21_N44
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: FF_X73_Y21_N38
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X73_Y21_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) 
-- ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(23))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\,
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X73_Y24_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X66_Y22_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\))) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8_combout\);

-- Location: FF_X66_Y22_N55
\IFIDIMem5|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X64_Y1_N30
\dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X64_Y1_N31
\dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: FF_X70_Y25_N31
\IFIDIMem5|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y26_N15
\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & 
-- \Exreg|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010011001101010101001100101010101100110010101010110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\,
	combout => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y21_N21
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X70_Y21_N23
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X71_Y24_N27
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X71_Y24_N28
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X71_Y23_N37
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X71_Y24_N1
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(24));

-- Location: MLABCELL_X72_Y20_N3
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(24) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(24) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(24) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(24) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\);

-- Location: FF_X72_Y22_N14
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X70_Y22_N20
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X77_Y23_N27
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X77_Y23_N29
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X72_Y23_N43
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X72_Y20_N55
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24));

-- Location: MLABCELL_X72_Y20_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(24) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(24))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\);

-- Location: FF_X72_Y20_N14
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(24));

-- Location: MLABCELL_X72_Y22_N9
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X72_Y22_N11
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(24));

-- Location: MLABCELL_X72_Y20_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(24) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(24)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000011110000111100010001101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X68_Y24_N45
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X68_Y24_N46
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X70_Y23_N5
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X70_Y24_N4
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\);

-- Location: FF_X70_Y24_N43
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X73_Y20_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(24) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\);

-- Location: FF_X74_Y20_N20
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X75_Y20_N38
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X74_Y20_N38
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X75_Y20_N20
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X74_Y20_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\);

-- Location: FF_X74_Y18_N43
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X74_Y18_N36
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X74_Y18_N37
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X73_Y20_N43
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X73_Y20_N35
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X73_Y20_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(24) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(24) & ( 
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(24)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(24) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(24)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X75_Y21_N6
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X75_Y21_N7
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X79_Y21_N44
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X75_Y21_N20
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X79_Y21_N38
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X79_Y21_N45
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(24)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(24))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(24)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X75_Y19_N27
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X75_Y19_N28
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X74_Y24_N50
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X74_Y24_N14
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X74_Y24_N8
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X74_Y24_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(24))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(24)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X73_Y20_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X72_Y20_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\ & 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\);

-- Location: FF_X72_Y20_N44
\IFIDIMem4|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X77_Y26_N6
\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & ( !\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & ( \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X75_Y26_N45
\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( (\alucontrol|and2~combout\ & 
-- ((\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24)))) ) ) # ( !\alucontrol|and1~0_combout\ & ( (\alucontrol|and2~combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & 
-- \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and2~combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alucontrol|ALT_INV_and1~0_combout\,
	combout => \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y25_N45
\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(23) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(23) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\Exreg|D2~q\ & \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\) ) ) ) # 
-- ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(23) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\Exreg|D2~q\ & !\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(23) & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\) # (!\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010010100000101000000000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Exreg|ALT_INV_D2~q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y26_N39
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & ( \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\);

-- Location: LABCELL_X77_Y24_N36
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ = ( !\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # ((!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & 
-- (!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # 
-- ((!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & (!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # ((!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & (!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # 
-- (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\);

-- Location: LABCELL_X77_Y24_N12
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ = ( \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & ((!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & 
-- !\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & 
-- (!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & !\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & (!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & ((!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & 
-- !\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & 
-- (!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # 
-- ((!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & 
-- (!\alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011101000111010001010000011101000101000001110100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\);

-- Location: LABCELL_X79_Y26_N12
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ = ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ & ( 
-- (!\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19) & ((\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18))))) # (\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000010111001111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	dataf => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\,
	combout => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\);

-- Location: LABCELL_X80_Y24_N21
\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(15) & ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & 
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(15) & ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & (!\Exreg|D2~q\ $ 
-- (\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\))) ) ) ) # ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(15) & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & (!\Exreg|D2~q\ $ 
-- (!\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(15) & ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000110000110000001100000000110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Exreg|ALT_INV_D2~q\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X79_Y27_N33
\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ 
-- (((!\Exreg|D2~q\ & !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(15) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(15)) # (\Exreg|D2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100111001011011000110110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Exreg|ALT_INV_D2~q\,
	datab => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X80_Y25_N48
\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & 
-- (((\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14)))) ) ) ) # ( 
-- !\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14) & 
-- (!\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ((\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13))))) ) ) ) # ( 
-- \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- (!\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13) & \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14)))) ) ) ) # ( !\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14) & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13) & (!\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & 
-- \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010100000111000000010000010100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datad => \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: LABCELL_X80_Y25_N36
\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & ( \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16))) ) ) ) # ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & ( \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- ((!\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & ( 
-- !\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16)) # (!\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\))) # 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & !\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\)))) ) ) ) # ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(17) & ( !\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- ((!\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16)) # (!\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\))) # 
-- (\alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(16) & !\alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101010101010001000000011101010111010101000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\);

-- Location: LABCELL_X79_Y26_N6
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ & (((!\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\) # 
-- (\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ & ((!\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\) # 
-- (\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\))) ) ) ) # ( \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ ) ) ) # ( 
-- !\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100110000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~6_combout\,
	datac => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\,
	datad => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_combout\,
	datae => \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: LABCELL_X79_Y26_N18
\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( ((!\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & 
-- !\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\)) # (\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ $ (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23))))) # 
-- (\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ $ (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23))))) # (\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- ((\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & !\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\)) # 
-- (\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111011011110000111101101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datae => \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X79_Y26_N10
\ALUreslt|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X70_Y24_N8
\IFIDIMem7|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(24),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X64_Y1_N39
\dmemorydatareg|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X64_Y1_N40
\dmemorydatareg|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X51_Y30_N51
\dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X51_Y30_N52
\dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\);

-- Location: FF_X70_Y25_N53
\dmemorydatareg|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(29),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X66_Y22_N24
\dmemorydatareg|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: FF_X66_Y22_N25
\dmemorydatareg|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(30));

-- Location: MLABCELL_X78_Y22_N0
\alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED\(31)))) # (\Exreg|D2~q\ & 
-- (\jumpreg|q_ALTERA_SYNTHESIZED\(17))) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\Exreg|D2~q\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(31)))) # (\Exreg|D2~q\ & (!\jumpreg|q_ALTERA_SYNTHESIZED\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100111111000000110000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \Exreg|ALT_INV_D2~q\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y18_N8
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X78_Y18_N50
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X78_Y18_N1
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X78_Y20_N19
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31));

-- Location: MLABCELL_X78_Y20_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(31)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(31) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X82_Y19_N51
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]~feeder_combout\);

-- Location: FF_X82_Y19_N52
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X80_Y19_N0
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]~feeder_combout\);

-- Location: FF_X80_Y19_N1
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X77_Y19_N50
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X77_Y19_N19
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X77_Y19_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(31) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(31)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(31) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(31) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(31) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(31))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(31) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(31)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(31))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\);

-- Location: FF_X83_Y19_N37
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X80_Y21_N41
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X79_Y19_N2
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X79_Y19_N8
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X79_Y19_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X71_Y20_N39
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]~feeder_combout\);

-- Location: FF_X71_Y20_N40
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X79_Y18_N26
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X77_Y20_N8
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X77_Y20_N14
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X77_Y20_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(31) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(31) & ( 
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(31))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(31))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(31))))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(31) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(31)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y20_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X70_Y21_N9
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]~feeder_combout\);

-- Location: FF_X70_Y21_N10
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X70_Y21_N49
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X71_Y24_N29
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X71_Y23_N52
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X75_Y20_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(31))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(31)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(31))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(31) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\);

-- Location: FF_X73_Y24_N1
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X68_Y24_N7
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X68_Y24_N37
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X67_Y24_N22
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X77_Y24_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31) & ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\);

-- Location: FF_X80_Y24_N46
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X77_Y23_N24
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]~feeder_combout\);

-- Location: FF_X77_Y23_N26
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X74_Y23_N28
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X77_Y23_N14
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X77_Y23_N31
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X77_Y23_N3
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(31)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(31) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\);

-- Location: FF_X72_Y23_N37
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(31));

-- Location: MLABCELL_X78_Y20_N57
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(31) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(31)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111101010101001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X78_Y20_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) ) # 
-- ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8_combout\);

-- Location: FF_X78_Y20_N26
\IFIDIMem4|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(31));

-- Location: MLABCELL_X78_Y22_N57
\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and2~combout\ & ( (!\alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\alucontrol|and1~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(31))) # (\alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(31)) # (\alucontrol|and1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alucontrol|ALT_INV_and1~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \alucontrol|ALT_INV_and2~combout\,
	combout => \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y22_N3
\alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(31) $ (!\alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X78_Y26_N54
\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30)) # 
-- (!\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30) & \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- !\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30) & 
-- !\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ((\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30))))) # 
-- (\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111110101111100011110000111100001111001011111010111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X78_Y26_N29
\ALUreslt|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X78_Y26_N58
\IFIDIMem7|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(31),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(31));

-- Location: M10K_X69_Y23_N0
\Dmemory|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datamemory:Dmemory|altsyncram:altsyncram_component|altsyncram_lgv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \mreg2|D1~q\,
	portbre => VCC,
	clk0 => \MIPSclock~inputCLKENA0_outclk\,
	clk1 => \MIPSclock~inputCLKENA0_outclk\,
	ena0 => \mreg2|D1~q\,
	ena1 => \WBreg2|D0~q\,
	clr0 => \ALT_INV_reset_n~inputCLKENA0_outclk\,
	portadatain => \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Dmemory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X67_Y24_N48
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(31) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(31) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(31) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(31) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(31) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(31) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y22_N39
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]~feeder_combout\);

-- Location: FF_X68_Y22_N40
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X77_Y23_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31) & ( 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(31))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(31) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(31))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(31) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(31)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X72_Y23_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(31)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(31))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(31))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100010001000011110000111100000011110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X68_Y24_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31) & ( 
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31)))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31)))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(31) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X70_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(31) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(31) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(31) & ( 
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X77_Y19_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(31)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(31)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(31))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(31) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(31)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(31)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(31))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X77_Y20_N39
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(31) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(31) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(31) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y18_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(31) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(31) & ( 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(31))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(31) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) 
-- & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(31))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(31) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(31) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y21_N40
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y19_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\ & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31)))) ) ) ) # ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\ & ( 
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31))))) ) ) ) # ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\ & ( 
-- !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31))))) ) ) ) # ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\ & ( 
-- !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(31) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(31)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED[31]~DUPLICATE_q\,
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X73_Y18_N39
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\ & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X67_Y22_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\)) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\))))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8_combout\);

-- Location: FF_X67_Y22_N37
\IFIDIMem5|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X62_Y24_N36
\dmemorydatareg|q_ALTERA_SYNTHESIZED[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[31]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[31]~feeder_combout\);

-- Location: FF_X62_Y24_N37
\dmemorydatareg|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[31]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X71_Y19_N12
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X71_Y19_N14
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X74_Y19_N29
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X74_Y19_N50
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X74_Y19_N31
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X74_Y19_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\);

-- Location: FF_X72_Y19_N16
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X73_Y20_N14
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X73_Y20_N32
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X73_Y20_N7
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X73_Y20_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(26)))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(26)))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(26) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(26)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(26) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(26) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\);

-- Location: FF_X77_Y18_N23
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X75_Y19_N29
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X75_Y19_N37
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X75_Y19_N19
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X75_Y19_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26) & ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(26) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26))))) ) ) ) # ( 
-- !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(26))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\);

-- Location: FF_X77_Y20_N28
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X75_Y20_N51
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X75_Y20_N53
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X74_Y20_N14
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X74_Y20_N50
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X74_Y20_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(26)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(26)))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(26)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y19_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\ & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\);

-- Location: FF_X70_Y21_N44
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X73_Y19_N14
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X71_Y19_N30
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X71_Y19_N31
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X74_Y23_N54
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X74_Y23_N56
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X72_Y23_N1
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X73_Y19_N25
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X73_Y19_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(26)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(26) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(26))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(26)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\);

-- Location: FF_X72_Y22_N10
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X73_Y19_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(26) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(26)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100110011010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\);

-- Location: FF_X68_Y21_N55
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X71_Y23_N54
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X71_Y23_N55
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y23_N6
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X70_Y23_N7
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X70_Y21_N33
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X70_Y21_N34
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26));

-- Location: MLABCELL_X72_Y21_N21
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(26))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(26))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\);

-- Location: FF_X68_Y24_N1
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X68_Y22_N31
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X67_Y24_N24
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X67_Y24_N25
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(26));

-- Location: MLABCELL_X72_Y19_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(26) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(26) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(26) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X73_Y19_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\ & ( 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\ & ( (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) ) ) ) # ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8_combout\);

-- Location: FF_X73_Y19_N32
\IFIDIMem4|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X77_Y26_N27
\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(26) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(26) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & \Exreg|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010011001101010101001100101010101100110010101010110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y26_N54
\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and2~combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & 
-- (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \alucontrol|and1~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ((\alucontrol|and1~0_combout\) # 
-- (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alucontrol|ALT_INV_and2~combout\,
	combout => \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y26_N12
\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(25) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(25) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & \Exreg|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100101101010101010010101010101101001010101010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y26_N9
\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( !\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: FF_X68_Y24_N4
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X72_Y25_N31
\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X72_Y25_N41
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X72_Y25_N25
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X73_Y24_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(25) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(25) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(25) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X73_Y20_N21
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X73_Y20_N22
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X74_Y18_N7
\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X74_Y18_N12
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X74_Y18_N13
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\);

-- Location: FF_X75_Y26_N25
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X75_Y26_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(25)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(25) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(25))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(25))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X75_Y21_N12
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X75_Y21_N13
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X75_Y21_N33
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X75_Y21_N35
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y21_N48
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X75_Y21_N49
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X73_Y21_N7
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X74_Y22_N33
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(25) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(25) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\,
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\);

-- Location: FF_X74_Y24_N20
\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X74_Y24_N26
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X75_Y19_N34
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X74_Y24_N56
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X74_Y24_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(25)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(25)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(25))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(25)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X75_Y20_N42
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X75_Y20_N44
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X75_Y20_N36
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X75_Y20_N37
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X74_Y20_N56
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X74_Y20_N31
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X74_Y20_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25) & ( 
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y26_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\))))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X70_Y23_N33
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X70_Y23_N34
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X70_Y21_N19
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X71_Y23_N57
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X71_Y23_N59
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X68_Y22_N13
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X70_Y26_N15
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(25) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(25) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(25) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\);

-- Location: FF_X73_Y22_N32
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X73_Y22_N50
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X74_Y23_N33
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X74_Y23_N34
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X73_Y22_N43
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X72_Y22_N4
\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X73_Y22_N51
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( 
-- !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X72_Y22_N18
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X72_Y22_N19
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X73_Y22_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(25) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(25)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111101010101001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X74_Y26_N3
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\)) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ & ( 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\)) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ & ( (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8_combout\);

-- Location: FF_X74_Y26_N5
\IFIDIMem4|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X77_Y24_N21
\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & ( \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\);

-- Location: LABCELL_X77_Y24_N3
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(22) & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ $ (((!\Exreg|D2~q\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(22)))) # (\Exreg|D2~q\ & (!\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datab => \Exreg|ALT_INV_D2~q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X78_Y26_N24
\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & (\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)))) # (\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20) & 
-- \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- !\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20))))) # (\alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(21)) # (\alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101111111000000000000000000000001010101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: MLABCELL_X78_Y26_N30
\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & 
-- !\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24)) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- !\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- (!\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\)))) ) ) ) # ( !\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24)) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- (!\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101100110010001000000011101100111011001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu22|ALT_INV_SYNTHESIZED_WIRE_4~0_combout\,
	datae => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	combout => \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X77_Y26_N36
\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ( \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (!\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\)))) # (\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ( 
-- \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\)) # (\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ( 
-- !\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- !\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\)) # (\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ( 
-- !\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\)))) # 
-- (\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111010101111101010101010101010101111101010111010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datad => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X77_Y26_N41
\ALUreslt|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X77_Y26_N32
\IFIDIMem7|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(26),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X67_Y24_N12
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(26) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(26) & ( 
-- !\WB2|D0~q\ ) ) ) # ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(26) & ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(26) & ( \WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y23_N12
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X70_Y23_N13
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X68_Y22_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(26) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(26))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(26) & ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(26)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(26)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\);

-- Location: FF_X73_Y20_N31
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y19_N15
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(26) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\)) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(26) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(26)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(26) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\,
	datac => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y19_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26) & ( 
-- \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26)))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(26)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\);

-- Location: FF_X77_Y18_N22
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y19_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26) & ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X74_Y20_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(26))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(26))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(26) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(26) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(26) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y19_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\))))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\);

-- Location: FF_X71_Y23_N56
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X68_Y21_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(26) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(26))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(26) & ( 
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(26))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(26)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(26) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(26))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\);

-- Location: FF_X74_Y23_N55
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y23_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(26) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(26) & ( 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ & 
-- ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) 
-- & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(26) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(26)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[26]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X70_Y21_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(26) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(26))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(26))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001010000011110000111100010001010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X67_Y22_N51
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\)) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7_combout\)) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9_combout\ & ( 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4_combout\ & !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8_combout\);

-- Location: FF_X67_Y22_N52
\IFIDIMem5|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X46_Y24_N3
\dmemorydatareg|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X46_Y24_N4
\dmemorydatareg|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X77_Y26_N0
\alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (\alucontrol|and2~combout\ & 
-- ((\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( !\alucontrol|and1~0_combout\ & ( 
-- \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & (\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alucontrol|and2~combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & (!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\alucontrol|and2~combout\))) ) ) ) # ( \alucontrol|and1~0_combout\ & ( 
-- !\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (\alucontrol|and2~combout\ & ((\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25)))) ) ) 
-- ) # ( !\alucontrol|and1~0_combout\ & ( !\alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & 
-- (!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alucontrol|and2~combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & 
-- (\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100010001000000000111011101100110000100010000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alucontrol|ALT_INV_and2~combout\,
	datae => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y26_N5
\ALUreslt|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X77_Y26_N53
\IFIDIMem7|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(25),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(25));

-- Location: MLABCELL_X72_Y25_N48
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ = (!\WB2|D0~q\ & ((\IFIDIMem7|q_ALTERA_SYNTHESIZED\(25)))) # (\WB2|D0~q\ & (\IFIDIMem6|q_ALTERA_SYNTHESIZED\(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datac => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\);

-- Location: FF_X72_Y22_N44
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X73_Y22_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( 
-- !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(25))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X72_Y22_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(25) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(25)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000011110000111100011011000110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X68_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(25))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(25))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(25) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(25) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(25) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(25) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(25) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\);

-- Location: FF_X74_Y24_N25
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y24_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(25) & ( 
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(25) & ( 
-- !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(25) & ( 
-- !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X74_Y20_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(25) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(25) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(25))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(25)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y21_N34
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X73_Y21_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(25)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(25) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(25)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(25))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(25)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\);

-- Location: FF_X74_Y18_N14
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X74_Y18_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(25))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(25))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(25) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(25)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y24_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\ & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X72_Y25_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(25)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(25)) ) ) ) # ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(25))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(25)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(25))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X71_Y25_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ & 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9_combout\ & (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8_combout\);

-- Location: FF_X71_Y25_N37
\IFIDIMem5|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(25));

-- Location: MLABCELL_X52_Y26_N0
\dmemorydatareg|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X52_Y26_N1
\dmemorydatareg|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X70_Y24_N6
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(24)) # (\WB2|D0~q\) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(24) & ( (!\WB2|D0~q\ & 
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datad => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\);

-- Location: FF_X70_Y24_N5
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X70_Y23_N4
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y24_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(24) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\,
	datad => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X71_Y24_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(24) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(24))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\);

-- Location: FF_X70_Y22_N19
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y23_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(24) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X72_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(24)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000011110000111100011011000110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X74_Y20_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(24) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\);

-- Location: FF_X74_Y24_N13
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y24_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(24) & ( 
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(24) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(24))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X79_Y21_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(24))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(24) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y18_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(24))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(24))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y24_N15
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X70_Y25_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\)) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\) ) ) ) # ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6_combout\))) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7_combout\)) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\);

-- Location: FF_X70_Y25_N32
\IFIDIMem5|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X70_Y25_N58
\dmemorydatareg|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(24),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X67_Y24_N9
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(22) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(22) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\);

-- Location: FF_X71_Y24_N7
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X73_Y24_N39
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(22)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(22)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(22) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(22) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(22) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X72_Y24_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(22) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\);

-- Location: FF_X77_Y23_N50
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X73_Y23_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(22) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(22) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(22)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(22))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(22)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\);

-- Location: FF_X79_Y24_N47
\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X79_Y24_N21
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(22) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(22)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000011110000111100010001110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X77_Y20_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(22)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y19_N53
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\);

-- Location: FF_X78_Y19_N11
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y19_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(22) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\,
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[22]~DUPLICATE_q\,
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\);

-- Location: FF_X80_Y21_N20
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X80_Y21_N57
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(22) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(22))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(22)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\);

-- Location: FF_X77_Y21_N56
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X77_Y21_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(22))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(22) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(22) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X78_Y19_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ & ( 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3_combout\) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1_combout\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\,
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X72_Y24_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\ & \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\ & 
-- ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8_combout\);

-- Location: FF_X72_Y24_N7
\IFIDIMem5|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(22));

-- Location: FF_X77_Y24_N58
\dmemorydatareg|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(22),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X70_Y24_N54
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(21) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(21) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y24_N39
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X71_Y24_N41
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X71_Y24_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X75_Y18_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(21)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y18_N49
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y18_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(21) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\,
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X83_Y22_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X75_Y18_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) 
-- & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(21) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X75_Y18_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X71_Y25_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(21)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(21) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(21)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X77_Y23_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(21)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(21))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(21) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X71_Y25_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(21) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(21))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100010000011110000111100000101011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X71_Y25_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\))) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\);

-- Location: FF_X71_Y25_N32
\IFIDIMem5|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X71_Y25_N45
\dmemorydatareg|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X71_Y25_N46
\dmemorydatareg|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X70_Y24_N12
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(20) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(20) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(20) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y24_N9
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]~feeder_combout\);

-- Location: FF_X71_Y24_N11
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X71_Y23_N50
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y21_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(20) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(20))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X70_Y24_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(20) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(20) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(20) & ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(20))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(20) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(20) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(20))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(20) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(20) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X75_Y24_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(20))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(20))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(20) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(20) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X70_Y21_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(20) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(20))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000011110000111100001010010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X71_Y20_N21
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(20))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(20))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(20) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(20) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y19_N2
\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X75_Y19_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(20) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(20))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(20) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(20)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\);

-- Location: FF_X71_Y21_N26
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y21_N9
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(20) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(20))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(20) & ( 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(20))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(20) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(20) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(20) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(20))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(20)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\);

-- Location: FF_X74_Y19_N19
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y19_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20))))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20))))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(20) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(20) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(20) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datab => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED[20]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y19_N21
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X72_Y24_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\ & 
-- ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8_combout\);

-- Location: FF_X72_Y24_N37
\IFIDIMem5|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X70_Y24_N14
\dmemorydatareg|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(20),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X74_Y26_N21
\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \alucontrol|and2~combout\ 
-- ) ) ) # ( !\alucontrol|and1~0_combout\ & ( \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19) & \alucontrol|and2~combout\) ) ) ) # ( \alucontrol|and1~0_combout\ & ( 
-- !\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19) & \alucontrol|and2~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000011000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \alucontrol|ALT_INV_and2~combout\,
	datae => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y26_N57
\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = !\alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X79_Y26_N0
\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18)) # 
-- (!\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & 
-- !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ((\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110111011101110101010101010101010101010111011101110111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	dataf => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X79_Y26_N17
\ALUreslt|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X70_Y24_N17
\IFIDIMem7|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(19),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X70_Y24_N0
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ = ( \WB2|D0~q\ & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(19) ) ) # ( !\WB2|D0~q\ & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \WB2|ALT_INV_D0~q\,
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\);

-- Location: FF_X71_Y24_N25
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X71_Y24_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(19) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(19))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(19)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X70_Y24_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(19))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(19))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(19) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(19) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\);

-- Location: FF_X78_Y19_N22
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y19_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(19))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\,
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\);

-- Location: FF_X77_Y21_N31
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X77_Y21_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(19) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(19) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(19) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(19) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(19))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(19)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y21_N50
\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X80_Y21_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(19) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(19))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X77_Y20_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(19) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(19))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(19)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y19_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2_combout\ & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X68_Y23_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( 
-- !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(19) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(19) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(19) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(19) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X73_Y26_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(19)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011110000111100011101000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X79_Y27_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\);

-- Location: FF_X79_Y27_N50
\IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\);

-- Location: FF_X79_Y27_N41
\dmemorydatareg|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(19));

-- Location: MLABCELL_X78_Y25_N36
\alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18))) # (\alucontrol|and1~0_combout\ & ((\alucontrol|and2~combout\))) ) ) ) # ( 
-- !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & (!\alucontrol|and1~0_combout\ & 
-- !\alucontrol|and2~combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & (\alucontrol|and1~0_combout\ & \alucontrol|and2~combout\)) ) ) ) # ( \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) $ (((\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # 
-- (\alucontrol|and2~combout\))))) # (\alucontrol|and1~0_combout\ & (((\alucontrol|and2~combout\)))) ) ) ) # ( !\alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & (!\alucontrol|and2~combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) $ 
-- (!\alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\)))) # (\alucontrol|and1~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(18) & (\alucontrol|and2~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110000001100001110100011110000001100000010100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \alucontrol|ALT_INV_and1~0_combout\,
	datac => \alucontrol|ALT_INV_and2~combout\,
	datad => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	datae => \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y25_N46
\ALUreslt|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X70_Y24_N39
\IFIDIMem7|q_ALTERA_SYNTHESIZED[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED[18]~feeder_combout\ = ( \ALUreslt|q_ALTERA_SYNTHESIZED\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \IFIDIMem7|q_ALTERA_SYNTHESIZED[18]~feeder_combout\);

-- Location: FF_X70_Y24_N41
\IFIDIMem7|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem7|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X70_Y24_N9
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(18) & ( (!\WB2|D0~q\) # (\IFIDIMem6|q_ALTERA_SYNTHESIZED\(18)) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(18) & ( (\WB2|D0~q\ & 
-- \IFIDIMem6|q_ALTERA_SYNTHESIZED\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datac => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\);

-- Location: FF_X71_Y23_N31
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X68_Y21_N33
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(18) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(18))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(18)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X72_Y22_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(18)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(18) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X72_Y22_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(18))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000011110000111101000100011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X70_Y25_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(18)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\);

-- Location: FF_X75_Y20_N49
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\);

-- Location: FF_X75_Y20_N13
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y19_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\)) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\,
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[18]~DUPLICATE_q\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y21_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(18))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(18))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X73_Y21_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(18) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(18))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X75_Y19_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(18))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X77_Y21_N33
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X70_Y25_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7_combout\ ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9_combout\ ) ) ) # ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6_combout\ ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\);

-- Location: FF_X70_Y25_N2
\IFIDIMem5|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X70_Y25_N25
\dmemorydatareg|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(18),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X71_Y26_N57
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(17) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(17) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(17) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y25_N27
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X73_Y25_N28
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X73_Y25_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(17) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(17) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\);

-- Location: FF_X75_Y24_N19
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y24_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(17) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(17) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X74_Y25_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(17)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100110011010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X73_Y24_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X77_Y20_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(17) & ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(17) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(17) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y19_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(17) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(17) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\);

-- Location: FF_X78_Y19_N25
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y19_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(17) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(17) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(17) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\);

-- Location: FF_X78_Y18_N56
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X78_Y18_N21
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(17))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(17) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(17) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X78_Y19_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) 
-- & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\)) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3_combout\)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1_combout\ & ( 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X71_Y25_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\ & 
-- \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8_combout\);

-- Location: FF_X71_Y25_N1
\IFIDIMem5|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X64_Y1_N12
\dmemorydatareg|q_ALTERA_SYNTHESIZED[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[17]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[17]~feeder_combout\);

-- Location: FF_X64_Y1_N13
\dmemorydatareg|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[17]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X71_Y26_N24
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(16) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(16) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(16) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y24_N2
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X75_Y24_N56
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y24_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\)) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(16) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(16) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\,
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X79_Y24_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(16) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(16)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000011110000111100010001110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X72_Y24_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(16) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(16) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\);

-- Location: FF_X81_Y20_N25
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y20_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(16) & ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16) & 
-- ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[16]~DUPLICATE_q\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X78_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(16) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(16) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(16) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y18_N44
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X78_Y18_N11
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(16));

-- Location: MLABCELL_X78_Y18_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(16) & ( 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(16)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X78_Y21_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(16) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(16) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(16) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y20_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) 
-- # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X72_Y24_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(16) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(16))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X72_Y24_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\))) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\)) ) ) ) # ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ & ( (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7_combout\ & \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) ) ) ) # ( 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\);

-- Location: FF_X72_Y24_N32
\IFIDIMem5|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X72_Y24_N28
\dmemorydatareg|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(16),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X75_Y25_N21
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(15) & ( (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(15)) # (\WB2|D0~q\) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(15) & ( (!\WB2|D0~q\ & 
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datac => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\);

-- Location: FF_X71_Y24_N10
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X71_Y24_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(15)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(15)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(15))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(15)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X73_Y26_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(15) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(15) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(15) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(15) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(15) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(15) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(15) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(15) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X82_Y23_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(15))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\);

-- Location: FF_X82_Y20_N31
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y20_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(15) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(15) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\,
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\);

-- Location: FF_X81_Y20_N19
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y20_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(15) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(15) & ( 
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(15) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(15) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(15) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(15) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[15]~DUPLICATE_q\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X78_Y21_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(15) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(15)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y20_N21
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) 
-- & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\)) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3_combout\)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0_combout\ & ( 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1_combout\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X77_Y23_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(15) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(15)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(15) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(15)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(15) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X73_Y26_N15
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(15) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(15))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(15))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100010000011110000111100000101011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X73_Y26_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8_combout\);

-- Location: FF_X73_Y26_N49
\IFIDIMem5|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X67_Y24_N17
\dmemorydatareg|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(15),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X79_Y27_N18
\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( \alucontrol|and2~combout\ & ( 
-- (\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14)) ) ) ) # ( !\alucontrol|and1~0_combout\ & ( \alucontrol|and2~combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14) & 
-- \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alucontrol|ALT_INV_and2~combout\,
	combout => \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y25_N3
\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(14) $ (!\alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X79_Y27_N12
\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13) & 
-- !\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ((\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13))))) # 
-- (\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13)) # 
-- (!\alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( !\alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- ((!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(13) & \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101111101011111000111100101111101011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	dataf => \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X79_Y26_N5
\ALUreslt|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X79_Y26_N46
\IFIDIMem7|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(14),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(14));

-- Location: MLABCELL_X72_Y25_N27
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(14) & ( (!\WB2|D0~q\) # (\IFIDIMem6|q_ALTERA_SYNTHESIZED\(14)) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(14) & ( (\WB2|D0~q\ & 
-- \IFIDIMem6|q_ALTERA_SYNTHESIZED\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datac => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X85_Y26_N48
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X85_Y26_N49
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\);

-- Location: LABCELL_X85_Y26_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(14)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(14)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(14) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(14)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\,
	datac => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X73_Y27_N51
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(14) & ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(14))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(14))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\);

-- Location: FF_X80_Y23_N58
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X84_Y23_N56
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\);

-- Location: FF_X80_Y23_N37
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X85_Y23_N51
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(14) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(14) & ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(14) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\,
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X79_Y24_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(14) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(14))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000011110000111100100010011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\);

-- Location: FF_X79_Y20_N38
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y20_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14) & ( 
-- !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(14) & ( 
-- !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(14) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y20_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # ((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14))))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14)))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(14) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(14) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(14))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X83_Y22_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(14)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(14)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(14)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(14))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(14) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(14)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\);

-- Location: FF_X79_Y18_N49
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\);

-- Location: FF_X79_Y18_N19
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\);

-- Location: LABCELL_X80_Y18_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(14) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(14) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(14) & ( 
-- !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(14) & ( 
-- !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(14))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\,
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[14]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X84_Y20_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) 
-- & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X79_Y27_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\ & 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8_combout\);

-- Location: FF_X79_Y27_N56
\IFIDIMem5|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(14));

-- Location: MLABCELL_X15_Y1_N51
\dmemorydatareg|q_ALTERA_SYNTHESIZED[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[14]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[14]~feeder_combout\);

-- Location: FF_X15_Y1_N52
\dmemorydatareg|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[14]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(14));

-- Location: MLABCELL_X72_Y25_N12
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(13) & ( (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(13)) # (\WB2|D0~q\) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(13) & ( (!\WB2|D0~q\ & 
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datac => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y24_N15
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]~feeder_combout\);

-- Location: FF_X71_Y24_N16
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X70_Y26_N21
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(13)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(13) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(13) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(13)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(13))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(13) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(13)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\);

-- Location: FF_X77_Y20_N43
\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y20_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\,
	datad => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y20_N49
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y20_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(13))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(13))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(13)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(13) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(13) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X77_Y19_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13) & ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X79_Y19_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(13)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(13) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(13)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(13) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(13))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X79_Y20_N21
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\ & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X74_Y25_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(13)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(13) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(13)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(13) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(13)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(13) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datad => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X73_Y23_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(13) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(13)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(13) & ( 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(13) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(13)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(13) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(13)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(13) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(13) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(13)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X79_Y23_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(13) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(13))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(13))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000100000011110000111100000011011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X79_Y27_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7_combout\))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9_combout\ & ( 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\);

-- Location: FF_X79_Y27_N26
\IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\);

-- Location: FF_X79_Y27_N35
\dmemorydatareg|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X81_Y26_N0
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(12) & ( (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(12)) # (\WB2|D0~q\) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(12) & ( (!\WB2|D0~q\ & 
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datad => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y25_N19
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X83_Y25_N15
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(12)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(12)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(12) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(12) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X84_Y21_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(12) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(12) & ( 
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(12) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(12) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(12) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(12) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X80_Y22_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(12) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(12) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12)))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(12) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(12) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12)))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(12) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(12) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X82_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(12))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(12))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(12) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(12) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X82_Y23_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(12) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(12))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(12)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X82_Y22_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) 
-- # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\ & ( 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\);

-- Location: FF_X83_Y26_N28
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\);

-- Location: LABCELL_X85_Y26_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(12) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(12)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(12) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(12))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(12) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(12) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(12)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(12) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(12) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X84_Y24_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(12)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(12) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(12))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(12)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(12) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(12)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(12) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(12) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X87_Y24_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(12) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(12)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(12)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011110000111100011101000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X77_Y25_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\);

-- Location: FF_X77_Y25_N31
\IFIDIMem5|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(12));

-- Location: MLABCELL_X59_Y23_N48
\dmemorydatareg|q_ALTERA_SYNTHESIZED[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[12]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[12]~feeder_combout\);

-- Location: FF_X59_Y23_N49
\dmemorydatareg|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[12]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X80_Y26_N9
\alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\alucontrol|and2~combout\ & 
-- ((\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( !\alucontrol|and1~0_combout\ & ( 
-- \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) $ 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11))))) # (\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( \alucontrol|and1~0_combout\ & ( 
-- !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\alucontrol|and2~combout\ & ((\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11)))) ) ) 
-- ) # ( !\alucontrol|and1~0_combout\ & ( !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alucontrol|and2~combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) $ 
-- (((!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10)))))) # (\alucontrol|and2~combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(11) & 
-- \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000010010011000000110000111101100000001100110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \alucontrol|ALT_INV_and2~combout\,
	datad => \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y26_N34
\ALUreslt|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X80_Y26_N7
\IFIDIMem7|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(11),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(11));

-- Location: MLABCELL_X72_Y25_N51
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(11) & ( (!\WB2|D0~q\) # (\IFIDIMem6|q_ALTERA_SYNTHESIZED\(11)) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(11) & ( (\WB2|D0~q\ & 
-- \IFIDIMem6|q_ALTERA_SYNTHESIZED\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datad => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\);

-- Location: FF_X71_Y23_N28
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X68_Y23_N53
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X68_Y23_N21
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(11) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(11) & ( 
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(11))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(11) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(11))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\);

-- Location: FF_X72_Y25_N38
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(11));

-- Location: MLABCELL_X72_Y25_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(11) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(11) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(11) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(11)) ) ) ) # ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(11) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X73_Y23_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(11) & ( 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(11))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(11) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(11))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X68_Y21_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(11)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(11))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(11))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100010001000011110000111100000011110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X77_Y18_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(11) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X70_Y20_N39
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) 
-- & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(11) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(11)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y21_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(11)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(11) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(11))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(11) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(11))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datab => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\);

-- Location: FF_X77_Y21_N59
\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X71_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(11))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(11) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(11) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(11)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(11) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(11))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(11) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(11) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(11) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(11) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(11) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X71_Y21_N45
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X66_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\) ) ) ) # ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6_combout\)) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7_combout\))) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & ( (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9_combout\ & \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8_combout\);

-- Location: FF_X66_Y21_N49
\IFIDIMem5|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X64_Y1_N42
\dmemorydatareg|q_ALTERA_SYNTHESIZED[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[11]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[11]~feeder_combout\);

-- Location: FF_X64_Y1_N43
\dmemorydatareg|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[11]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X81_Y26_N6
\alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\alucontrol|and2~combout\ & 
-- ((\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( !\alucontrol|and1~0_combout\ & ( 
-- \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) & (!\alucontrol|and2~combout\ & !\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) & ((\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \alucontrol|and1~0_combout\ & ( 
-- !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (\alucontrol|and2~combout\ & ((\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10)))) ) ) 
-- ) # ( !\alucontrol|and1~0_combout\ & ( !\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( (!\alucontrol|and2~combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) $ 
-- (!\alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\alucontrol|and2~combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(10) & 
-- \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100100101001000101010001010110000011100000110001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and2~combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	combout => \alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y26_N23
\ALUreslt|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X81_Y26_N20
\IFIDIMem7|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(10),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X81_Y26_N12
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(10) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(10) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(10) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(10) & ( 
-- !\WB2|D0~q\ ) ) ) # ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(10) & ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(10) & ( \WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y27_N15
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X78_Y27_N16
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X81_Y26_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(10)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(10) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(10) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(10) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X82_Y23_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(10))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(10) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X82_Y24_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(10))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(10))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(10)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(10) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datad => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X84_Y21_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(10))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(10))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(10)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(10) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\);

-- Location: FF_X79_Y22_N25
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]~DUPLICATE_q\);

-- Location: LABCELL_X85_Y22_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10) & ( (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(10)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(10)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]~DUPLICATE_q\)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(10)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(10)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[10]~DUPLICATE_q\,
	datad => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X82_Y24_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X80_Y23_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10) & ( 
-- \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10)))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(10) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(10)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X87_Y23_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(10) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(10)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100110011010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X85_Y24_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(10) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(10) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(10) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(10) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X77_Y25_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8_combout\);

-- Location: FF_X77_Y25_N13
\IFIDIMem5|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(10));

-- Location: MLABCELL_X52_Y23_N12
\dmemorydatareg|q_ALTERA_SYNTHESIZED[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dmemorydatareg|q_ALTERA_SYNTHESIZED[10]~feeder_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \dmemorydatareg|q_ALTERA_SYNTHESIZED[10]~feeder_combout\);

-- Location: FF_X52_Y23_N13
\dmemorydatareg|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[10]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X81_Y25_N45
\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) $ (((!\Exreg|D2~q\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(9)))) # (\Exreg|D2~q\ & (!\jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\)))) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) $ 
-- (((!\Exreg|D2~q\ & ((\IFIDIMem5|q_ALTERA_SYNTHESIZED\(9)))) # (\Exreg|D2~q\ & (\jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001110011001110000111001100100111100011001100011110001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[11]~DUPLICATE_q\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \Exreg|ALT_INV_D2~q\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\);

-- Location: LABCELL_X81_Y25_N51
\alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and2~combout\ & ( (!\alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9) & \alucontrol|and1~0_combout\)) # (\alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\alucontrol|and1~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alucontrol|ALT_INV_and2~combout\,
	combout => \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y25_N18
\alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ ) ) # ( !\alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ ) ) # ( \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- !\alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ $ (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8)) # (!\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( 
-- !\alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ $ (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) & 
-- !\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000010000000000100001110000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datad => \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\,
	datae => \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X80_Y26_N15
\ALUreslt|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUreslt|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	combout => \ALUreslt|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X80_Y26_N17
\ALUreslt|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \ALUreslt|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X80_Y26_N44
\IFIDIMem7|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(9),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X80_Y26_N39
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ = ( \WB2|D0~q\ & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(9) ) ) # ( !\WB2|D0~q\ & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \WB2|ALT_INV_D0~q\,
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X82_Y26_N54
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~feeder_combout\);

-- Location: FF_X82_Y26_N56
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y26_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(9)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(9)) ) ) ) # ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(9)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X83_Y26_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(9)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(9) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(9))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(9)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X87_Y25_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(9) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(9) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(9) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X87_Y24_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(9) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(9)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(9)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011110000111100011101000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\);

-- Location: FF_X83_Y22_N44
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\);

-- Location: LABCELL_X83_Y22_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) 
-- ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(9))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(9)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(9))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y24_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(9))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(9)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(9))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(9)))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(9)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\);

-- Location: FF_X83_Y20_N58
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y22_N9
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9)))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(9) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(9) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\ & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(9) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\);

-- Location: FF_X83_Y21_N32
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\);

-- Location: LABCELL_X83_Y21_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(9)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(9) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(9))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(9) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(9))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\,
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X83_Y22_N9
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3_combout\ & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X77_Y25_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\);

-- Location: FF_X77_Y25_N19
\IFIDIMem5|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\);

-- Location: FF_X77_Y25_N41
\dmemorydatareg|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED[9]~DUPLICATE_q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X81_Y26_N21
\alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ & 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1))) # (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)) # (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ & 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1))) # (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)) # (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ & 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1))) # (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)) # (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1) & (!\alucontrol|and2~combout\ $ 
-- (\alucontrol|and1~0_combout\)))) # (\alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ $ (((\alucontrol|and1~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100100010101100000110001010110000011000101011000001100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and2~combout\,
	datab => \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \alucontrol|ALT_INV_and1~0_combout\,
	datae => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y26_N10
\ALUreslt|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X80_Y26_N59
\IFIDIMem7|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(1),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X80_Y26_N24
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(1) & ( (!\WB2|D0~q\) # (\IFIDIMem6|q_ALTERA_SYNTHESIZED\(1)) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(1) & ( (\WB2|D0~q\ & 
-- \IFIDIMem6|q_ALTERA_SYNTHESIZED\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datad => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\);

-- Location: FF_X84_Y26_N16
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X85_Y25_N39
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(1) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(1)))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(1) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(1) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(1) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(1) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(1)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(1) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(1) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(1) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X79_Y26_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(1) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(1) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(1) & ( 
-- \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(1) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(1)))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(1) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(1))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(1) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(1) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(1)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X80_Y22_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(1))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(1))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(1) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(1)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(1) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y22_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(1) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(1))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(1))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(1) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(1) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(1))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(1) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(1) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(1) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(1) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(1))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y21_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(1)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(1)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(1))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(1)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(1))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X79_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(1))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(1))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(1)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X80_Y22_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) 
-- & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\);

-- Location: FF_X78_Y22_N55
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\);

-- Location: FF_X85_Y22_N55
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\);

-- Location: MLABCELL_X84_Y22_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\)) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(1) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\,
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\,
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X79_Y23_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(1) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(1)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(1)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011101000011110000111100110011000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(1),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X80_Y26_N3
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( 
-- \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7_combout\) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\);

-- Location: FF_X80_Y26_N5
\IFIDIMem5|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X79_Y25_N14
\dmemorydatareg|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(1),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(1));

-- Location: LABCELL_X75_Y27_N24
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(8) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(8) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(8) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\);

-- Location: FF_X83_Y26_N52
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X83_Y26_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(8)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(8)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(8))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8) & ( (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(8) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(8)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X78_Y27_N21
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(8)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(8) & ( 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(8) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X84_Y24_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(8) & ( 
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(8))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(8) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(8) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( 
-- !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(8)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X84_Y24_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(8)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(8))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(8))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100010001000011110000111100000011110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X82_Y24_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(8) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(8) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X83_Y24_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(8)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(8) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(8))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(8))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y21_N32
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X79_Y21_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(8)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(8) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(8) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(8) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(8))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(8) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(8) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(8) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(8) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X84_Y21_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(8)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(8)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(8)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(8))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(8) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(8)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X83_Y24_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) 
-- & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\)) 
-- # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) 
-- & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X83_Y24_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8_combout\);

-- Location: FF_X83_Y24_N38
\IFIDIMem4|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X81_Y25_N6
\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alucontrol|and2~combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) & \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\alucontrol|and1~0_combout\ & 
-- ((\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( !\alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alucontrol|and2~combout\ 
-- & ( (!\alucontrol|and1~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) & \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\alucontrol|and1~0_combout\ & 
-- ((\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8)))) ) ) ) # ( \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alucontrol|and2~combout\ 
-- & ( (!\alucontrol|and1~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) $ (!\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alucontrol|and2~combout\ & ( (!\alucontrol|and1~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(8) $ 
-- (\alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100000011001100000000000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alucontrol|ALT_INV_and1~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(8),
	datad => \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alucontrol|ALT_INV_and2~combout\,
	combout => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y25_N53
\ALUreslt|q_ALTERA_SYNTHESIZED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(8));

-- Location: LABCELL_X75_Y27_N48
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(7) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(7) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(7) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(7) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(7) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\);

-- Location: FF_X83_Y26_N35
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(7));

-- Location: MLABCELL_X82_Y26_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(7)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(7)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(7))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7) & ( (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(7) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(7)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X78_Y27_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(7) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(7) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(7) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X80_Y23_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7) & ( 
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) # ( 
-- !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(7)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X81_Y23_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(7) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(7))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000100000011110000111100000011011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X82_Y23_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(7) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(7) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(7) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(7)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(7) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7))))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(7))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X82_Y22_N51
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(7) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(7) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(7) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X82_Y22_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(7) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(7)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(7))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(7) & ( (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(7) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(7))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X83_Y21_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7) & ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7) & ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(7) & ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(7) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(7))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datab => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	dataf => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X82_Y25_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) 
-- & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X82_Y25_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\);

-- Location: FF_X82_Y25_N20
\IFIDIMem4|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(7));

-- Location: LABCELL_X80_Y26_N33
\alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (\alucontrol|and2~combout\ & 
-- ((\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) # ( !\alucontrol|and1~0_combout\ & ( 
-- \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7) & (!\alucontrol|and2~combout\ & \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7) & (!\alucontrol|and2~combout\ $ (\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \alucontrol|and1~0_combout\ & ( 
-- !\alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (\alucontrol|and2~combout\ & ((\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7)))) ) ) ) 
-- # ( !\alucontrol|and1~0_combout\ & ( !\alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7) & (!\alucontrol|and2~combout\ & 
-- !\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(7) & ((\alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010101000001010000111101010000101001010000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(7),
	datac => \alucontrol|ALT_INV_and2~combout\,
	datad => \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y25_N23
\ALUreslt|q_ALTERA_SYNTHESIZED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(7));

-- Location: FF_X80_Y26_N16
\IFIDIMem7|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(6),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X70_Y26_N54
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(6) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(6) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(6) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(6) & ( 
-- !\WB2|D0~q\ ) ) ) # ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(6) & ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(6) & ( \WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\);

-- Location: FF_X83_Y23_N2
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(6));

-- Location: MLABCELL_X78_Y23_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6) & ( 
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X78_Y23_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(6) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(6)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011011000011110000111101010101000110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X75_Y25_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(6) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(6) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(6) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X79_Y23_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6))))) ) ) ) # ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6))))) ) ) ) # ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(6) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X77_Y22_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6) & ( 
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X79_Y22_N21
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(6)) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(6) & ( 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(6) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X84_Y21_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(6) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(6) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(6) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6)))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(6))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( 
-- !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(6) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(6) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(6)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y19_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(6) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(6) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(6) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datad => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X78_Y23_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\ & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X78_Y23_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8_combout\);

-- Location: FF_X78_Y23_N8
\IFIDIMem4|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X81_Y26_N30
\alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & (!\alucontrol|and2~combout\ & 
-- !\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & ((\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # 
-- (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6))))) ) ) ) # ( 
-- !\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & 
-- (!\alucontrol|and2~combout\ & !\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & 
-- ((\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6))))) ) ) ) # ( \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & (!\alucontrol|and2~combout\ & !\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & 
-- ((\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6))))) ) ) ) # ( !\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & (\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ $ (\alucontrol|and1~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(6) & 
-- (!\alucontrol|and2~combout\ $ (((\alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\alucontrol|and1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010011100000010101001110000001010100111000000101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(6),
	datab => \alucontrol|ALT_INV_and2~combout\,
	datac => \alucontrol|ALT_INV_and1~0_combout\,
	datad => \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y26_N2
\ALUreslt|q_ALTERA_SYNTHESIZED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(6));

-- Location: LABCELL_X81_Y26_N27
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(5) & ( (\WB2|D0~q\) # (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(5)) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(5) & ( 
-- (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(5) & !\WB2|D0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y27_N24
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]~feeder_combout\);

-- Location: FF_X80_Y27_N26
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X83_Y24_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(5)) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(5) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(5)))) ) ) ) # ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(5))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X82_Y22_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(5) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(5) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(5) & ( 
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(5)))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(5)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X83_Y24_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(5)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(5) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(5))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(5) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(5)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X78_Y21_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X77_Y22_N39
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5) & ( 
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5)))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( 
-- !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(5) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(5)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X83_Y24_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) 
-- & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X82_Y27_N51
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(5) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(5) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(5) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X84_Y23_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(5) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(5)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(5)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(5))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(5) & ( (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(5) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(5) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(5)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datab => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datac => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X83_Y23_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(5)))) 
-- # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(5))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(5))))))) ) ) # ( 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000110000011110000111100010011010101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X83_Y24_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\);

-- Location: FF_X83_Y24_N20
\IFIDIMem4|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X80_Y26_N48
\alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & (!\alucontrol|and2~combout\ & 
-- !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & ((\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # 
-- (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5))))) ) ) ) # ( 
-- !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & 
-- (!\alucontrol|and2~combout\ & !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & 
-- ((\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5))))) ) ) ) # ( \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & (!\alucontrol|and2~combout\ & !\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & 
-- ((\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5))))) ) ) ) # ( !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & (\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and1~0_combout\ $ (\alucontrol|and2~combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(5) & 
-- (!\alucontrol|and2~combout\ $ (((\alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\alucontrol|and1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100110010011100000010001101110000001000110111000000100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and1~0_combout\,
	datab => \alucontrol|ALT_INV_and2~combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(5),
	datad => \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y25_N23
\ALUreslt|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(5));

-- Location: LABCELL_X75_Y27_N57
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(4) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(4) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(4) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(4) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\);

-- Location: FF_X84_Y22_N44
\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X84_Y22_N25
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y24_N18
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(4) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(4))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(4) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(4))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\,
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X81_Y24_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(4) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(4)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000011110000111100010001110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\);

-- Location: FF_X80_Y27_N4
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y26_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(4)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(4) & ( (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(4) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED[4]~DUPLICATE_q\,
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\);

-- Location: FF_X75_Y25_N35
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(4));

-- Location: FF_X75_Y27_N32
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X75_Y25_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(4) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(4) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(4) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X82_Y24_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(4) & ( 
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(4))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(4))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(4) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y21_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4) & ( 
-- \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X77_Y22_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4) & ( 
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(4)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X82_Y21_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(4) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(4) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(4) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(4) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datac => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y24_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) 
-- & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\)) 
-- # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) 
-- & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y24_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ & 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\);

-- Location: FF_X81_Y24_N38
\IFIDIMem4|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X80_Y25_N54
\alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(3)) ) ) # ( !\alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3)) # (\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X81_Y25_N36
\alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and1~0_combout\ & ( \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (\alucontrol|and2~combout\ & 
-- ((\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( !\alucontrol|and1~0_combout\ & ( 
-- \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) & (!\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alucontrol|and2~combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) & (\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \alucontrol|and1~0_combout\ & ( !\alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ 
-- & ( (\alucontrol|and2~combout\ & ((\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4)))) ) ) ) # ( !\alucontrol|and1~0_combout\ & ( 
-- !\alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) & (\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alucontrol|and2~combout\)) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(4) & (!\alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\alucontrol|and2~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000101100001000001110000011110010001100100010000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datab => \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alucontrol|ALT_INV_and2~combout\,
	datae => \alucontrol|ALT_INV_and1~0_combout\,
	dataf => \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y26_N53
\ALUreslt|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X75_Y27_N0
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(3) & ( (\WB2|D0~q\) # (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(3)) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(3) & ( 
-- (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(3) & !\WB2|D0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \WB2|ALT_INV_D0~q\,
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y23_N50
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X81_Y23_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(3) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(3)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(3) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(3) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(3) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(3))) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(3) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(3)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X81_Y23_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(3) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(3))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(3))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000011110000111101000100011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\);

-- Location: FF_X75_Y25_N40
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y25_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(3) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(3) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X84_Y26_N51
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(3) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(3) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(3) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\);

-- Location: FF_X81_Y22_N14
\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X81_Y22_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(3) & ( 
-- \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(3))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(3)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(3) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(3)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y22_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3) & ( 
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( 
-- !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(3)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X82_Y21_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3)))) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(3) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(3) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X80_Y19_N27
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(3)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( 
-- !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(3) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(3))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(3) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(3)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(3) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(3) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(3) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y23_N24
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) 
-- & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0_combout\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\,
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y23_N54
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\);

-- Location: FF_X81_Y23_N56
\IFIDIMem4|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X80_Y26_N45
\alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3) $ (((!\alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # (\alucontrol|and2~combout\))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\)) ) ) # ( 
-- !\alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\alucontrol|and1~0_combout\ & (!\alucontrol|and2~combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3) $ 
-- (\alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\)))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100001001100000010000100100011011100100110001101110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and1~0_combout\,
	datab => \alucontrol|ALT_INV_and2~combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datad => \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X87_Y26_N24
\ALUreslt|q_ALTERA_SYNTHESIZED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUreslt|q_ALTERA_SYNTHESIZED[3]~feeder_combout\ = ( \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \ALUreslt|q_ALTERA_SYNTHESIZED[3]~feeder_combout\);

-- Location: FF_X87_Y26_N26
\ALUreslt|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \ALUreslt|q_ALTERA_SYNTHESIZED[3]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X74_Y26_N24
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ = ( \WB2|D0~q\ & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(2) ) ) # ( !\WB2|D0~q\ & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(2) ) ) ) # ( !\WB2|D0~q\ & 
-- ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datae => \WB2|ALT_INV_D0~q\,
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X83_Y26_N45
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]~feeder_combout\);

-- Location: FF_X83_Y26_N46
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2));

-- Location: MLABCELL_X84_Y25_N3
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(2) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(2) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(2) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(2) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X87_Y25_N27
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(2)))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(2)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(2) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(2)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(2) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X87_Y25_N51
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(2) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(2))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000011110000111101000100011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\);

-- Location: FF_X73_Y25_N14
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(2));

-- Location: FF_X73_Y25_N41
\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y25_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(2) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(2) & ( 
-- \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(2)))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & 
-- ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(2)))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X79_Y21_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(2))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(2))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(2) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(2)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(2) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X79_Y22_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(2) & ( \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(2) & ( 
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(2) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(2))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\);

-- Location: FF_X81_Y21_N25
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y21_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(2))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(2))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(2)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(2) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(2) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datab => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\,
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y22_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2) & ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2) & ( 
-- \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2)))))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2)))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(2) & ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(2) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(2))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y21_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\)) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\) 
-- ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3_combout\)) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\,
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X85_Y25_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\)))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\ & 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6_combout\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8_combout\);

-- Location: FF_X85_Y25_N50
\IFIDIMem5|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X79_Y25_N3
\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \jumpreg|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(2) & ( (!\Exreg|D4~DUPLICATE_q\ & ((!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\) # 
-- (!\Exreg|D3~DUPLICATE_q\))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(4) & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(2) & ( !\Exreg|D2~q\ $ ((((\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & \Exreg|D3~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\))) ) ) ) # ( 
-- \jumpreg|q_ALTERA_SYNTHESIZED\(4) & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(2) & ( !\Exreg|D2~q\ $ (((!\Exreg|D4~DUPLICATE_q\ & ((!\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\) # (!\Exreg|D3~DUPLICATE_q\))))) ) ) ) # ( !\jumpreg|q_ALTERA_SYNTHESIZED\(4) & ( 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(2) & ( ((\jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\ & \Exreg|D3~DUPLICATE_q\)) # (\Exreg|D4~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101111100100011001000001101111100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[3]~DUPLICATE_q\,
	datab => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	datac => \Exreg|ALT_INV_D3~DUPLICATE_q\,
	datad => \Exreg|ALT_INV_D2~q\,
	datae => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y26_N27
\alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- ((!\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2))) # 
-- (\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2)))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2)) # 
-- (\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2) & (!\alucontrol|and1~0_combout\ $ (\alucontrol|and2~combout\)))) # 
-- (\alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ $ (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(2)) # (\alucontrol|and1~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000110000111001000011000011110000001001001111000000100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and1~0_combout\,
	datab => \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alucontrol|ALT_INV_and2~combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y26_N53
\ALUreslt|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(2));

-- Location: MLABCELL_X72_Y25_N15
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(0) & ( (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(0)) # (\WB2|D0~q\) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(0) & ( (!\WB2|D0~q\ & 
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datac => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X83_Y26_N24
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]~feeder_combout\);

-- Location: FF_X83_Y26_N25
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X85_Y25_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(0))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(0))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(0) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(0) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(0))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(0))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(0) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\);

-- Location: FF_X74_Y25_N16
\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y25_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(0))))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(0) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(0))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(0) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(0) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(0) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X80_Y23_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(0) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(0) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X79_Y23_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(0) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(0)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100110011010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\);

-- Location: FF_X80_Y21_N56
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X80_Y21_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(0))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(0) & ( 
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(0) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(0))))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(0) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(0))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X83_Y21_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(0) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(0)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(0) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(0) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(0) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(0))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(0) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(0))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y22_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(0) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(0)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(0) & ( 
-- \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(0))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))) # (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # (\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(0))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(0) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(0) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(0) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(0)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y22_N56
\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y22_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(0)))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(0)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(0) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(0) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED[0]~DUPLICATE_q\,
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X82_Y21_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1_combout\ & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X79_Y25_N48
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\)) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\))))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\,
	datad => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\);

-- Location: FF_X79_Y25_N49
\IFIDIMem5|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X80_Y25_N10
\dmemorydatareg|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(0),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X75_Y26_N0
\alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- (!\alucontrol|and1~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & (!\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alucontrol|and2~combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- (\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & (!\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alucontrol|and2~combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- (\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\ & ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & (!\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\alucontrol|and2~combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- (\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\ & ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- (\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and1~0_combout\ $ (\alucontrol|and2~combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & (!\alucontrol|and2~combout\ $ 
-- (((\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\alucontrol|and1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010111100001000001011110000100000101111000010000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \alucontrol|ALT_INV_and1~0_combout\,
	datac => \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alucontrol|ALT_INV_and2~combout\,
	datae => \alu|b2v_alu22|ALT_INV_SYNTHESIZED_WIRE_4~0_combout\,
	dataf => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	combout => \alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y26_N5
\ALUreslt|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X75_Y26_N22
\IFIDIMem7|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(23),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X67_Y24_N39
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(23) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(23) & ( 
-- !\WB2|D0~q\ ) ) ) # ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(23) & ( \WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y22_N1
\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X70_Y21_N41
\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X71_Y22_N9
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(23)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(23)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(23) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(23) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X72_Y20_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(23) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(23) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(23) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\);

-- Location: FF_X73_Y22_N2
\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y22_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ( 
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( 
-- !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ & ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(23))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\,
	dataf => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X72_Y22_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(23) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(23))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000011110000111100001111001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\);

-- Location: FF_X73_Y20_N26
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X73_Y20_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(23) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(23) & ( 
-- \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(23)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(23)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\);

-- Location: FF_X75_Y20_N47
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X74_Y20_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( 
-- !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # ((\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y21_N38
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X75_Y21_N43
\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X74_Y21_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(23) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(23))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(23) & ( 
-- \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(23) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # (\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(23))))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(23) & ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(23))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\);

-- Location: FF_X74_Y24_N32
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X74_Y24_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(23)) ) ) ) # ( 
-- \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(23)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(23))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(23) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(23)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X73_Y20_N15
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X72_Y20_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\)) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9_combout\))) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7_combout\)) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & ( (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\,
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8_combout\);

-- Location: FF_X72_Y20_N50
\IFIDIMem4|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X77_Y26_N48
\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( !\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & (!\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & 
-- !\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & (!\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & 
-- !\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111010101000000011101010100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: LABCELL_X77_Y26_N21
\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ = ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & ( \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) # 
-- (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & ( !\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) # 
-- (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & ( !\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) # 
-- (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	dataf => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\);

-- Location: MLABCELL_X78_Y26_N18
\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- (!\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ((\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23)))) ) ) ) # ( 
-- !\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( !\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ ) ) ) 
-- # ( \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ 
-- & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & (\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\ & \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & 
-- ((\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\))))) ) ) ) # ( !\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( !\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000101110000000011111111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datab => \alu|b2v_alu22|ALT_INV_SYNTHESIZED_WIRE_4~0_combout\,
	datac => \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datae => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	dataf => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	combout => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: MLABCELL_X78_Y26_N0
\alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- ((!\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27) & !\alucontrol|and2~combout\)) # 
-- (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)) # 
-- (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- (!\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27) & (!\alucontrol|and1~0_combout\ $ (\alucontrol|and2~combout\)))) # 
-- (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ $ (((\alucontrol|and1~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000010111011000000001011110010000000101111001000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \alucontrol|ALT_INV_and1~0_combout\,
	datad => \alucontrol|ALT_INV_and2~combout\,
	dataf => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y26_N10
\ALUreslt|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X70_Y24_N36
\IFIDIMem7|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \ALUreslt|q_ALTERA_SYNTHESIZED\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALUreslt|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \IFIDIMem7|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X70_Y24_N37
\IFIDIMem7|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem7|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X67_Y24_N18
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(27) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(27) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(27) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(27) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X82_Y20_N24
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X82_Y20_N25
\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(27));

-- Location: MLABCELL_X78_Y20_N42
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(27))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(27))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(27)) ) ) ) # ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(27) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(27) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X78_Y20_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(27) & ( 
-- \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(27))))) ) ) ) # ( \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(27))))) ) ) ) # ( !\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(27) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & 
-- ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y19_N48
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(27) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(27))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) ) ) ) # ( !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(27) & ( 
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(27) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)) # (\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27))))) ) ) ) # ( 
-- !\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(27))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ((\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datae => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X77_Y18_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(27)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( 
-- !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))) # (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(27)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27))))) ) ) ) # ( \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(27) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(27) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27)) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24))))) ) ) ) # ( !\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(27) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(24)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(24) & \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X78_Y20_N30
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\ & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(21))) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X73_Y22_N3
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( 
-- !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27) & 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))) ) ) ) # ( !\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & 
-- \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(27) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\);

-- Location: FF_X71_Y23_N5
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X73_Y22_N12
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( 
-- !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))) # (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(27) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22)) # (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) ) # ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(27) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(27) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(27) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(27) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datae => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X73_Y22_N6
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(27) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(27) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( 
-- \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(27) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & ( \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X74_Y22_N36
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(27) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(22) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(27))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(21) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(27))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) & ( (((\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001010000011110000111100010001010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X78_Y20_N0
\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\ & ( 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\)) # 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\)))) ) ) ) # ( \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\ & ( 
-- !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\) # (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\)))) ) ) ) # 
-- ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6_combout\ & ( !\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & 
-- (\regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1_combout\ & (((\IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0_combout\ & 
-- \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~1_combout\,
	datab => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED[13]~0_combout\,
	datad => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\,
	dataf => \regfile|b2v_read1|LPM_MUX_component|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8_combout\);

-- Location: FF_X78_Y20_N2
\IFIDIMem4|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \reset_n~inputCLKENA0_outclk\,
	d => \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8_combout\,
	clrn => \MIPSclock~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem4|q_ALTERA_SYNTHESIZED\(27));

-- Location: MLABCELL_X78_Y26_N3
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X77_Y26_N42
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)) # 
-- (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (!\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27) & ((\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (((\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)) # 
-- (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)) # 
-- (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000001010000111100010101001111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\);

-- Location: LABCELL_X77_Y26_N57
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\ = ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\ ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & ( 
-- (\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\ & ((!\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\) # 
-- (\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001100110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~7_combout\,
	datac => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\);

-- Location: MLABCELL_X78_Y26_N42
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = ( \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- (\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23)) # (\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\ ) ) ) 
-- # ( \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\ & 
-- ((!\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) & \alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\)) # 
-- (\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\alu|b2v_alu22|SYNTHESIZED_WIRE_4~0_combout\) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23)))))) ) ) ) # ( 
-- !\alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000010001001100110011001100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~8_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \alu|b2v_alu22|ALT_INV_SYNTHESIZED_WIRE_4~0_combout\,
	datae => \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	dataf => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: LABCELL_X75_Y26_N54
\alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & 
-- !\alucontrol|and2~combout\)) # (\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28)) # (\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & 
-- !\alucontrol|and2~combout\)) # (\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28)) # (\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & 
-- !\alucontrol|and2~combout\)) # (\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28))))) # (\alucontrol|and1~0_combout\ & (\alucontrol|and2~combout\ & 
-- ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28)) # (\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & (!\alucontrol|and1~0_combout\ $ 
-- (\alucontrol|and2~combout\)))) # (\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ $ (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28)) # (\alucontrol|and1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010111100001000001011110000100000101111000010000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alucontrol|ALT_INV_and1~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \alucontrol|ALT_INV_and2~combout\,
	datae => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	combout => \alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y26_N58
\ALUreslt|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X67_Y24_N44
\IFIDIMem7|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(28),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X67_Y24_N3
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(28) & ( (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(28)) # (\WB2|D0~q\) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(28) & ( (!\WB2|D0~q\ & 
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datac => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y23_N0
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = ( \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X71_Y23_N1
\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(28) & ( \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(28) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(28) & ( 
-- \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(28)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(28))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))) # (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28)))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(28)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X71_Y21_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28))))) ) ) ) # ( 
-- !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28) & ( \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(28) & ( !\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(28) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(28) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y20_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(28) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(28))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(28)))) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(28) & ( (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(28) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(28) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(28))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\);

-- Location: FF_X73_Y21_N5
\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X71_Y23_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(28) ) ) ) # ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(28) ) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( 
-- \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(28) ) ) ) # ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\);

-- Location: FF_X74_Y21_N4
\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y19_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( 
-- \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(28))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(28))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X71_Y21_N3
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X68_Y22_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(28) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(28)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(28))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\);

-- Location: FF_X70_Y22_N50
\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\);

-- Location: FF_X70_Y22_N56
\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y22_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(28)) ) ) ) # ( 
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(28) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED[28]~DUPLICATE_q\,
	datad => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X68_Y22_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(28) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(28))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(28))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000011110000111100001100001111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X66_Y22_N36
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ & ( ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\))) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\)))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (((\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8_combout\);

-- Location: FF_X66_Y22_N37
\IFIDIMem5|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X74_Y26_N54
\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(28) & ( (!\Exreg|D2~q\) # 
-- (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\) ) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(28) & ( (!\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & \Exreg|D2~q\) ) ) ) 
-- # ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(28) & ( (\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & \Exreg|D2~q\) ) ) ) # ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(28) & ( (!\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\) # (!\Exreg|D2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000001010000010100001010000010101111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datac => \Exreg|ALT_INV_D2~q\,
	datae => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y26_N15
\alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alucontrol|and2~combout\ & ( (!\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\alucontrol|and1~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(29))) # (\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29)) # (\alucontrol|and1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alucontrol|ALT_INV_and1~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \alucontrol|ALT_INV_and2~combout\,
	combout => \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y26_N30
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ = ( \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (!\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)) ) ) ) # ( !\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( (!\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & 
-- !\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & 
-- (!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( (!\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & 
-- !\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25) & 
-- (!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)))) ) ) ) # ( !\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ( (!\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111110001000000011111000100000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datab => \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datae => \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\);

-- Location: LABCELL_X77_Y26_N18
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ = ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27) & ( \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) # 
-- (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(27) & ( !\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) # 
-- (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) ) ) ) # ( !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(27) & ( !\alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) # 
-- (\alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(26) & ((!\alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111001010100011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datae => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\);

-- Location: LABCELL_X75_Y26_N6
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ = ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ & ( 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & (\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23)) # 
-- (\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24) & (((\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(23))) # (\alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ & ( 
-- !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000010011011111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	datad => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~3_combout\,
	dataf => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\,
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\);

-- Location: LABCELL_X75_Y26_N12
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\ = ( \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \IFIDIMem4|q_ALTERA_SYNTHESIZED\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\);

-- Location: LABCELL_X75_Y26_N30
\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = ( \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ ) ) ) # ( 
-- !\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ ) ) ) # ( \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ & (((!\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\) # 
-- (\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(24)))) ) ) ) # ( !\alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ & ((!\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\) # 
-- (\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001100110001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datab => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_combout\,
	datac => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~6_combout\,
	datad => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~4_combout\,
	datae => \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: LABCELL_X75_Y26_N36
\alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ ) ) # ( !\alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ $ (((!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28)))))) ) ) ) # ( 
-- \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ ) ) # ( 
-- !\alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( 
-- (!\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ $ 
-- (((!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101000111111111111111100101000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datab => \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	datac => \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: FF_X75_Y26_N10
\ALUreslt|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X70_Y26_N52
\IFIDIMem7|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(29),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X67_Y24_N30
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\ = ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(29) & ( (\IFIDIMem7|q_ALTERA_SYNTHESIZED\(29)) # (\WB2|D0~q\) ) ) # ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(29) & ( (!\WB2|D0~q\ & 
-- \IFIDIMem7|q_ALTERA_SYNTHESIZED\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datab => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y24_N7
\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X67_Y23_N42
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(29)) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(29) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(29))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X68_Y23_N57
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(29) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(29))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(29)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(29) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(29)))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(29))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datad => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X72_Y23_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(29)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(29) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) ) ) ) # ( 
-- \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(29))) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(29)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(29))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X70_Y21_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(29) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(29)))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100110011010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X72_Y19_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(29))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(29))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(29) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(29)) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(29) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X70_Y20_N51
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(29))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29) & ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED\(29))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29) & ( 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(29)) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(29) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ( 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y19_N31
\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y19_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(29) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(29)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( 
-- !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(29) & ( \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(29))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(29)) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29) & 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(29))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(29) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED[29]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\);

-- Location: FF_X74_Y19_N4
\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \regfile|SYNTHESIZED_WIRE_21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X74_Y19_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29) & ( \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29) & ( 
-- \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29))))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(29) & ( !\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(29) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(29)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datab => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X72_Y19_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17))))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0_combout\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\,
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X67_Y21_N3
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8_combout\ = ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\))) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\)) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & ( 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\) ) ) ) # ( \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9_combout\))) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7_combout\)) ) ) ) # ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & ( (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\,
	datab => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\,
	datac => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\,
	datae => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8_combout\);

-- Location: FF_X67_Y21_N4
\IFIDIMem5|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X75_Y27_N9
\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \Exreg|D2~q\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(29) & ( !\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ $ 
-- (\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) ) ) ) # ( !\Exreg|D2~q\ & ( \IFIDIMem5|q_ALTERA_SYNTHESIZED\(29) & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ ) ) ) # ( \Exreg|D2~q\ & ( 
-- !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(29) & ( !\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ $ (\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) ) ) ) # ( !\Exreg|D2~q\ & ( !\IFIDIMem5|q_ALTERA_SYNTHESIZED\(29) & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110000111100001100001111000011111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datac => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	datae => \Exreg|ALT_INV_D2~q\,
	dataf => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y26_N6
\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- (!\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29)) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & 
-- !\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & 
-- (!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29)) # 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & !\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & (!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( 
-- \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( 
-- (!\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29)) # ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & 
-- !\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28) & 
-- (!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29)))) ) ) ) # ( !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( 
-- !\alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ & ( (!\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28)) # 
-- ((!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29))))) # (\alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(29) & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(28)) # (!\alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111010101000111010101000000011101010100000001110101010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datac => \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datae => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	dataf => \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\,
	combout => \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LABCELL_X75_Y26_N48
\alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( !\alucontrol|and2~combout\ $ (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30)) # (\alucontrol|and1~0_combout\))) ) ) ) # ( 
-- !\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30) & (!\alucontrol|and1~0_combout\ $ 
-- (\alucontrol|and2~combout\))) ) ) ) # ( \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30))) # (\alucontrol|and1~0_combout\ & ((\alucontrol|and2~combout\))) ) ) ) # ( !\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\ & (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30) & !\alucontrol|and2~combout\)) # (\alucontrol|and1~0_combout\ & 
-- (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30) & \alucontrol|and2~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000011000011000011111100001100000000111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alucontrol|ALT_INV_and1~0_combout\,
	datac => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \alucontrol|ALT_INV_and2~combout\,
	datae => \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y26_N18
\ALUreslt|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUreslt|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = ( \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \ALUreslt|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: FF_X75_Y26_N19
\ALUreslt|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \ALUreslt|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUreslt|q_ALTERA_SYNTHESIZED\(30));

-- Location: FF_X71_Y26_N37
\IFIDIMem7|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \ALUreslt|q_ALTERA_SYNTHESIZED\(30),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem7|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X67_Y24_N45
\dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ = ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(30) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(30) ) ) # ( !\IFIDIMem7|q_ALTERA_SYNTHESIZED\(30) & ( \IFIDIMem6|q_ALTERA_SYNTHESIZED\(30) & ( 
-- \WB2|D0~q\ ) ) ) # ( \IFIDIMem7|q_ALTERA_SYNTHESIZED\(30) & ( !\IFIDIMem6|q_ALTERA_SYNTHESIZED\(30) & ( !\WB2|D0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WB2|ALT_INV_D0~q\,
	datae => \IFIDIMem7|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \IFIDIMem6|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y21_N30
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]~feeder_combout\ = \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dtatoutmux|LPM_MUX_component|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]~feeder_combout\);

-- Location: FF_X70_Y21_N31
\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X68_Y22_N54
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\ = ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(30))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(30) & ( 
-- \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(30) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(30) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( 
-- !\regfile|b2v_reg11|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg9|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg8|q_ALTERA_SYNTHESIZED\(30))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg10|q_ALTERA_SYNTHESIZED\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg8|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg10|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg11|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg9|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X68_Y24_N18
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\ = ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & 
-- (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( 
-- !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (((\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17)) # 
-- ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( !\regfile|b2v_reg13|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg14|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg12|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg15|q_ALTERA_SYNTHESIZED\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg12|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \regfile|b2v_reg15|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \regfile|b2v_reg13|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg14|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X73_Y23_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\ = ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30) & ( ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30) & ( 
-- \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # (\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( 
-- !\regfile|b2v_reg5|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg7|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg4|q_ALTERA_SYNTHESIZED\(30))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & ((\regfile|b2v_reg6|q_ALTERA_SYNTHESIZED\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg4|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_reg6|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_reg5|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg7|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\);

-- Location: FF_X74_Y22_N26
\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X68_Y23_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\regfile|b2v_reg2|q_ALTERA_SYNTHESIZED\(30)))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(16) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_reg1|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & 
-- (((\regfile|b2v_reg3|q_ALTERA_SYNTHESIZED\(30))))))) ) ) # ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ( (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000010101000011110000111100100110001101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\,
	datad => \regfile|b2v_reg3|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	dataf => \regfile|b2v_reg2|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datag => \regfile|b2v_reg1|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X79_Y20_N24
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\ = ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(30) & ( 
-- \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30)))))) ) ) ) # ( \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(30) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30)))))) ) ) ) # ( !\regfile|b2v_reg18|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg26|q_ALTERA_SYNTHESIZED\(30) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (\regfile|b2v_reg22|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((\regfile|b2v_reg30|q_ALTERA_SYNTHESIZED\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datab => \regfile|b2v_reg22|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datad => \regfile|b2v_reg30|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \regfile|b2v_reg18|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg26|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X77_Y19_N6
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ = ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19)) # 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(30)))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(30) & ( 
-- \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(30) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( !\regfile|b2v_reg21|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg17|q_ALTERA_SYNTHESIZED\(30) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg25|q_ALTERA_SYNTHESIZED\(30)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg29|q_ALTERA_SYNTHESIZED\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg29|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \regfile|b2v_reg25|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \regfile|b2v_reg21|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg17|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X78_Y21_N0
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ = ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(30))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30)))) ) ) ) # ( 
-- !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(30) & !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))) # (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30)))) ) ) ) # ( \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(30) & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # (\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(30))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30) & 
-- ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) ) # ( !\regfile|b2v_reg23|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg27|q_ALTERA_SYNTHESIZED\(30) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg19|q_ALTERA_SYNTHESIZED\(30) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\regfile|b2v_reg31|q_ALTERA_SYNTHESIZED\(30) & ((\IFIDIMem|q_ALTERA_SYNTHESIZED\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_reg31|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datac => \regfile|b2v_reg19|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datae => \regfile|b2v_reg23|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg27|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\);

-- Location: FF_X79_Y18_N31
\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\);

-- Location: FF_X79_Y18_N10
\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	ena => \regfile|SYNTHESIZED_WIRE_22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y18_N51
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\ = ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( 
-- !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30) & ( \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\))) # 
-- (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)))) ) ) ) # ( \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18)) # ((\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( !\regfile|b2v_reg16|q_ALTERA_SYNTHESIZED\(30) & ( !\regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & 
-- (\regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(19) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(18) & ((\regfile|b2v_reg24|q_ALTERA_SYNTHESIZED\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datac => \regfile|b2v_reg20|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\,
	datad => \regfile|b2v_reg24|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \regfile|b2v_reg16|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \regfile|b2v_reg28|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y20_N12
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16)) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\)))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\ & 
-- ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & ( 
-- (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ & \IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))) # 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2_combout\ & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(17) & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1_combout\ & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\,
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\,
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X66_Y22_N30
\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8_combout\ = ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( 
-- \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\) # ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\)) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\))))) ) ) ) # ( \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & 
-- ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\))))) ) ) ) # ( !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( 
-- !\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1_combout\ & ((!\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & 
-- (\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6_combout\)) # (\IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0_combout\ & ((\regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~1_combout\,
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED[5]~0_combout\,
	datac => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\,
	datad => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\,
	datae => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\,
	dataf => \regfile|b2v_read2|LPM_MUX_component|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\,
	combout => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8_combout\);

-- Location: FF_X66_Y22_N31
\IFIDIMem5|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X74_Y22_N18
\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & ( (\Exreg|D2~q\) # 
-- (\IFIDIMem5|q_ALTERA_SYNTHESIZED\(30)) ) ) ) # ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(30) & !\Exreg|D2~q\) ) ) ) # ( 
-- \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & ( (\IFIDIMem5|q_ALTERA_SYNTHESIZED\(30) & !\Exreg|D2~q\) ) ) ) # ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( !\jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ & ( (!\IFIDIMem5|q_ALTERA_SYNTHESIZED\(30)) # (\Exreg|D2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111001100000011000011000000110000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem5|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datac => \Exreg|ALT_INV_D2~q\,
	datae => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	combout => \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y22_N42
\alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ = ( \alucontrol|and2~combout\ & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(0) & 
-- (\ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \alucontrol|and1~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(0) & ((\alucontrol|and1~0_combout\) # 
-- (\ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\alucontrol|and2~combout\ & ( \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & 
-- ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(0) $ (!\ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\alucontrol|and1~0_combout\ & (!\alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\)) ) ) ) # ( 
-- \alucontrol|and2~combout\ & ( !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(0) & (!\ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \alucontrol|and1~0_combout\)) # (\IFIDIMem4|q_ALTERA_SYNTHESIZED\(0) & ((!\ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\alucontrol|and1~0_combout\))) ) ) ) # ( !\alucontrol|and2~combout\ & ( 
-- !\alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ & ( (!\alucontrol|and1~0_combout\ & ((!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(0) $ (!\ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\alucontrol|and1~0_combout\ & (!\alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010101010001100001111001100111100101010100000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	datab => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datac => \ALUMux|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \alucontrol|ALT_INV_and1~0_combout\,
	datae => \alucontrol|ALT_INV_and2~combout\,
	dataf => \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~2_combout\,
	combout => \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X78_Y26_N36
\alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ( 
-- \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\) # (((\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \IFIDIMem4|q_ALTERA_SYNTHESIZED\(30))) # 
-- (\alucontrol|and2~combout\)) ) ) ) # ( !\alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ( \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (\alucontrol|and1~0_combout\ & 
-- (!\alucontrol|and2~combout\ & ((!\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30))))) ) ) ) # ( 
-- \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ( !\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (!\alucontrol|and1~0_combout\) # 
-- (((\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30)) # (\alucontrol|and2~combout\)) # (\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ( !\alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ & ( (\alucontrol|and1~0_combout\ & 
-- (!\alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\alucontrol|and2~combout\ & !\IFIDIMem4|q_ALTERA_SYNTHESIZED\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101111111111111101010000010000001010111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alucontrol|ALT_INV_and1~0_combout\,
	datab => \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \alucontrol|ALT_INV_and2~combout\,
	datad => \IFIDIMem4|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datae => \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	dataf => \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\,
	combout => \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y26_N36
\alu|zflag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|zflag~0_combout\ = ( !\alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( (!\alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & 
-- (!\alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \alu|zflag~0_combout\);

-- Location: LABCELL_X80_Y26_N54
\alu|zflag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|zflag~1_combout\ = ( \alu|zflag~0_combout\ & ( !\alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ( (!\alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & 
-- (!\alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & (!\alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & 
-- !\alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datae => \alu|ALT_INV_zflag~0_combout\,
	dataf => \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	combout => \alu|zflag~1_combout\);

-- Location: LABCELL_X79_Y26_N54
\alu|zflag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|zflag~2_combout\ = ( \alu|zflag~1_combout\ & ( (!\alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & (!\alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & 
-- (!\alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & !\alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datad => \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|ALT_INV_zflag~1_combout\,
	combout => \alu|zflag~2_combout\);

-- Location: LABCELL_X79_Y26_N36
\alu|zflag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|zflag~3_combout\ = ( !\alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ( (!\alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & (!\alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & \alu|zflag~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datab => \alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datad => \alu|ALT_INV_zflag~2_combout\,
	dataf => \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	combout => \alu|zflag~3_combout\);

-- Location: LABCELL_X79_Y26_N30
\alu|zflag~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|zflag~5_combout\ = ( \alu|zflag~3_combout\ & ( !\alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & ( (!\alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ 
-- & (!\alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & (!\alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- !\alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datac => \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datad => \alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datae => \alu|ALT_INV_zflag~3_combout\,
	dataf => \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	combout => \alu|zflag~5_combout\);

-- Location: MLABCELL_X78_Y26_N51
\alu|zflag~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|zflag~6_combout\ = ( \alu|zflag~5_combout\ & ( (!\alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & !\alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datad => \alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|ALT_INV_zflag~5_combout\,
	combout => \alu|zflag~6_combout\);

-- Location: MLABCELL_X78_Y26_N12
\alu|zflag~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|zflag~4_combout\ = ( !\alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( \alu|zflag~6_combout\ & ( (!\alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ 
-- & (!\alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & (!\alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- !\alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datac => \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datad => \alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datae => \alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|ALT_INV_zflag~6_combout\,
	combout => \alu|zflag~4_combout\);

-- Location: MLABCELL_X78_Y26_N48
\alu|zflag\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu|zflag~combout\ = ( \alu|zflag~4_combout\ & ( (!\alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & (!\alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & 
-- (!\alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ & !\alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datab => \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datac => \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\,
	datad => \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	dataf => \alu|ALT_INV_zflag~4_combout\,
	combout => \alu|zflag~combout\);

-- Location: FF_X78_Y26_N50
ALUff : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \alu|zflag~combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUff~q\);

-- Location: FF_X68_Y19_N8
\branchreg|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X64_Y19_N3
\BranchMux2|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\ = (!\mreg2|D2~q\ & (((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(4))))) # (\mreg2|D2~q\ & ((!\ALUff~q\ & ((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(4)))) # (\ALUff~q\ & 
-- (\branchreg|q_ALTERA_SYNTHESIZED\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mreg2|ALT_INV_D2~q\,
	datab => \ALT_INV_ALUff~q\,
	datac => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\);

-- Location: FF_X64_Y19_N4
\PC|q_ALTERA_SYNTHESIZED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(4),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(4));

-- Location: LABCELL_X75_Y23_N48
\Imemreset|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Imemreset|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ = ( \PC|q_ALTERA_SYNTHESIZED\(4) & ( \reset_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(4),
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \Imemreset|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y25_N59
\IFIDIMem|q_ALTERA_SYNTHESIZED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(1),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(1));

-- Location: FF_X79_Y25_N25
\jumpreg|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(1),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X68_Y19_N4
\branchreg|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X56_Y19_N42
\BranchMux2|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\ = ( \ALUff~q\ & ( (!\mreg2|D2~q\ & (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(3))) # (\mreg2|D2~q\ & ((\branchreg|q_ALTERA_SYNTHESIZED\(3)))) ) ) # ( !\ALUff~q\ & ( 
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \ALT_INV_ALUff~q\,
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\);

-- Location: FF_X56_Y19_N43
\PC|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(3),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(3));

-- Location: LABCELL_X75_Y23_N9
\Imemreset|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Imemreset|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\ = ( \PC|q_ALTERA_SYNTHESIZED\(3) & ( \reset_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(3),
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \Imemreset|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout\);

-- Location: FF_X72_Y12_N32
\IFIDIMem|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \instructionmem|altsyncram_component|auto_generated|q_a\(27),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(27));

-- Location: MLABCELL_X72_Y12_N48
\control|beq\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|beq~combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(31) & ( (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(26) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(29) & 
-- \IFIDIMem|q_ALTERA_SYNTHESIZED\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	combout => \control|beq~combout\);

-- Location: FF_X79_Y25_N11
\Exreg|D4~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \control|beq~combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Exreg|D4~DUPLICATE_q\);

-- Location: LABCELL_X60_Y21_N15
\mreg2|D2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mreg2|D2~feeder_combout\ = ( \Exreg|D4~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Exreg|ALT_INV_D4~DUPLICATE_q\,
	combout => \mreg2|D2~feeder_combout\);

-- Location: FF_X60_Y21_N16
\mreg2|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \mreg2|D2~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mreg2|D2~q\);

-- Location: FF_X68_Y19_N1
\branchreg|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X64_Y19_N9
\BranchMux2|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ = (!\mreg2|D2~q\ & (((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(2))))) # (\mreg2|D2~q\ & ((!\ALUff~q\ & (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(2))) # (\ALUff~q\ & 
-- ((\branchreg|q_ALTERA_SYNTHESIZED\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111100001110000111110000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mreg2|ALT_INV_D2~q\,
	datab => \ALT_INV_ALUff~q\,
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	datad => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\);

-- Location: FF_X64_Y19_N10
\PC|q_ALTERA_SYNTHESIZED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE_q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(2));

-- Location: LABCELL_X75_Y23_N30
\Imemreset|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Imemreset|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \PC|q_ALTERA_SYNTHESIZED\(2) & ( \reset_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(2),
	dataf => \ALT_INV_reset_n~input_o\,
	combout => \Imemreset|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y11_N15
\IFIDIMem|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \instructionmem|altsyncram_component|auto_generated|q_a\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \instructionmem|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \IFIDIMem|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X79_Y11_N17
\IFIDIMem|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem|q_ALTERA_SYNTHESIZED\(26));

-- Location: MLABCELL_X72_Y12_N24
\control|inst9\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|inst9~combout\ = ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(30) & ( !\IFIDIMem|q_ALTERA_SYNTHESIZED\(28) & ( (\IFIDIMem|q_ALTERA_SYNTHESIZED\(29) & ((!\IFIDIMem|q_ALTERA_SYNTHESIZED\(26) & (!\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & 
-- !\IFIDIMem|q_ALTERA_SYNTHESIZED\(31))) # (\IFIDIMem|q_ALTERA_SYNTHESIZED\(26) & (\IFIDIMem|q_ALTERA_SYNTHESIZED\(27) & \IFIDIMem|q_ALTERA_SYNTHESIZED\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datab => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datac => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	datad => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datae => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \control|inst9~combout\);

-- Location: FF_X72_Y12_N25
\Mreg1|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \control|inst9~combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mreg1|D1~q\);

-- Location: FF_X72_Y12_N28
\mreg2|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \Mreg1|D1~q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mreg2|D1~q\);

-- Location: FF_X51_Y30_N53
\dmemorydatareg|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(28));

-- Location: FF_X64_Y1_N32
\dmemorydatareg|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dmemorydatareg|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X66_Y19_N21
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(9) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(9) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: FF_X66_Y19_N22
\IFIDIMem2|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(9));

-- Location: FF_X67_Y19_N46
\IFIDIMem10|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(9),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X68_Y19_N21
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(9) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(9) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(9) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(9) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: FF_X68_Y19_N23
\branchreg|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X67_Y19_N42
\BranchMux2|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\ = ( \mreg2|D2~q\ & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(9) & ( (!\ALUff~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(9)) ) ) ) # ( !\mreg2|D2~q\ & ( 
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED\(9) ) ) # ( \mreg2|D2~q\ & ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(9) & ( (\branchreg|q_ALTERA_SYNTHESIZED\(9) & \ALUff~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010111111111111111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	datac => \ALT_INV_ALUff~q\,
	datae => \mreg2|ALT_INV_D2~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(9),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y19_N43
\PC|q_ALTERA_SYNTHESIZED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(9),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(9));

-- Location: LABCELL_X66_Y19_N24
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(10) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(10) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: FF_X66_Y19_N25
\IFIDIMem2|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(10));

-- Location: FF_X67_Y19_N37
\IFIDIMem10|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(10),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X68_Y19_N24
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(10) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(10) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(10) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(10) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: FF_X68_Y19_N25
\branchreg|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X67_Y19_N39
\BranchMux2|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\ = ( \branchreg|q_ALTERA_SYNTHESIZED\(10) & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(10) ) ) # ( !\branchreg|q_ALTERA_SYNTHESIZED\(10) & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(10) & ( 
-- (!\mreg2|D2~q\) # (!\ALUff~q\) ) ) ) # ( \branchreg|q_ALTERA_SYNTHESIZED\(10) & ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(10) & ( (\mreg2|D2~q\ & \ALUff~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010111111111101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mreg2|ALT_INV_D2~q\,
	datad => \ALT_INV_ALUff~q\,
	datae => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(10),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y19_N40
\PC|q_ALTERA_SYNTHESIZED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(10),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(10));

-- Location: LABCELL_X66_Y19_N27
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(11) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(11) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: FF_X66_Y19_N28
\IFIDIMem2|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X67_Y19_N10
\IFIDIMem10|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(11),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(11));

-- Location: FF_X77_Y25_N5
\jumpreg|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(9),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X68_Y19_N27
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(11) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(11) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(11) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(11) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: FF_X68_Y19_N28
\branchreg|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X67_Y19_N6
\BranchMux2|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\ = ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(11) & ( \ALUff~q\ & ( (!\mreg2|D2~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(11)) ) ) ) # ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(11) & ( 
-- \ALUff~q\ & ( (\mreg2|D2~q\ & \branchreg|q_ALTERA_SYNTHESIZED\(11)) ) ) ) # ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(11) & ( !\ALUff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mreg2|ALT_INV_D2~q\,
	datad => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	datae => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(11),
	dataf => \ALT_INV_ALUff~q\,
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y19_N7
\PC|q_ALTERA_SYNTHESIZED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(11),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(11));

-- Location: LABCELL_X66_Y19_N30
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(12) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(12) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: FF_X66_Y19_N31
\IFIDIMem2|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X67_Y19_N17
\IFIDIMem10|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(12),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(12));

-- Location: FF_X67_Y19_N16
\IFIDIMem10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(12),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y19_N30
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(12) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(12) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[12]~DUPLICATE_q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: FF_X68_Y19_N32
\branchreg|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X67_Y19_N12
\BranchMux2|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\ = ( \branchreg|q_ALTERA_SYNTHESIZED\(12) & ( ((\ALUff~q\ & \mreg2|D2~q\)) # (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(12)) ) ) # ( !\branchreg|q_ALTERA_SYNTHESIZED\(12) & ( 
-- (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(12) & ((!\ALUff~q\) # (!\mreg2|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datac => \mreg2|ALT_INV_D2~q\,
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	dataf => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(12),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y19_N14
\PC|q_ALTERA_SYNTHESIZED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(12),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(12));

-- Location: LABCELL_X66_Y19_N33
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(13) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(13) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: FF_X66_Y19_N34
\IFIDIMem2|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X67_Y19_N59
\IFIDIMem10|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(13),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X67_Y19_N58
\IFIDIMem10|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(13),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y19_N33
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[13]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: FF_X68_Y19_N34
\branchreg|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X67_Y19_N54
\BranchMux2|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\ = ( \branchreg|q_ALTERA_SYNTHESIZED\(13) & ( ((\ALUff~q\ & \mreg2|D2~q\)) # (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(13)) ) ) # ( !\branchreg|q_ALTERA_SYNTHESIZED\(13) & ( 
-- (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(13) & ((!\ALUff~q\) # (!\mreg2|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datac => \mreg2|ALT_INV_D2~q\,
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	dataf => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(13),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y19_N29
\jumpreg|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \jumpreg|q_ALTERA_SYNTHESIZED[13]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X67_Y19_N55
\PC|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(13),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(13));

-- Location: LABCELL_X66_Y19_N36
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(14) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(14) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: FF_X66_Y19_N37
\IFIDIMem2|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(14));

-- Location: FF_X67_Y19_N4
\IFIDIMem10|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(14),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X68_Y19_N36
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(14) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(14) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(14) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(14) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: FF_X68_Y19_N37
\branchreg|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X67_Y19_N0
\BranchMux2|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\ = ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(14) & ( (!\ALUff~q\) # ((!\mreg2|D2~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(14))) ) ) # ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(14) & ( 
-- (\ALUff~q\ & (\mreg2|D2~q\ & \branchreg|q_ALTERA_SYNTHESIZED\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datac => \mreg2|ALT_INV_D2~q\,
	datad => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(14),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y19_N1
\PC|q_ALTERA_SYNTHESIZED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(14),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(14));

-- Location: LABCELL_X66_Y19_N39
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(15) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(15) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: FF_X66_Y19_N41
\IFIDIMem2|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(15));

-- Location: FF_X65_Y19_N31
\IFIDIMem10|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(15),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X68_Y19_N39
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(15) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(15) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(15) ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(15) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: FF_X68_Y19_N40
\branchreg|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(15));

-- Location: MLABCELL_X65_Y19_N33
\BranchMux2|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\ = ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(15) & ( ((!\ALUff~q\) # (!\mreg2|D2~q\)) # (\branchreg|q_ALTERA_SYNTHESIZED\(15)) ) ) # ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(15) & ( 
-- (\branchreg|q_ALTERA_SYNTHESIZED\(15) & (\ALUff~q\ & \mreg2|D2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111101111111011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	datab => \ALT_INV_ALUff~q\,
	datac => \mreg2|ALT_INV_D2~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(15),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\);

-- Location: FF_X65_Y19_N34
\PC|q_ALTERA_SYNTHESIZED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(15),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(15));

-- Location: LABCELL_X66_Y19_N42
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(16) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(16) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: FF_X66_Y19_N43
\IFIDIMem2|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(16));

-- Location: FF_X67_Y19_N22
\IFIDIMem10|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(16),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X68_Y19_N42
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(16) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED\(16) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(16) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED\(16) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: FF_X68_Y19_N43
\branchreg|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X67_Y19_N18
\BranchMux2|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\ = ( \mreg2|D2~q\ & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(16) & ( (!\ALUff~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(16)) ) ) ) # ( !\mreg2|D2~q\ & ( 
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED\(16) ) ) # ( \mreg2|D2~q\ & ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(16) & ( (\branchreg|q_ALTERA_SYNTHESIZED\(16) & \ALUff~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010111111111111111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	datac => \ALT_INV_ALUff~q\,
	datae => \mreg2|ALT_INV_D2~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(16),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y19_N19
\PC|q_ALTERA_SYNTHESIZED[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(16),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(16));

-- Location: LABCELL_X66_Y19_N45
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(17) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(17) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: FF_X66_Y19_N46
\IFIDIMem2|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(17));

-- Location: FF_X65_Y19_N52
\IFIDIMem10|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(17),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X68_Y19_N45
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(17) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(17) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: FF_X68_Y19_N46
\branchreg|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(17));

-- Location: MLABCELL_X65_Y19_N48
\BranchMux2|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\ = ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(17) & ( ((!\mreg2|D2~q\) # (!\ALUff~q\)) # (\branchreg|q_ALTERA_SYNTHESIZED\(17)) ) ) # ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(17) & ( 
-- (\branchreg|q_ALTERA_SYNTHESIZED\(17) & (\mreg2|D2~q\ & \ALUff~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	datac => \mreg2|ALT_INV_D2~q\,
	datad => \ALT_INV_ALUff~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(17),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\);

-- Location: FF_X65_Y19_N49
\PC|q_ALTERA_SYNTHESIZED[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(17));

-- Location: LABCELL_X66_Y19_N48
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(18) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(18) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: FF_X66_Y19_N49
\IFIDIMem2|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(18));

-- Location: FF_X67_Y19_N49
\IFIDIMem10|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(18),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X68_Y19_N48
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(18) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(18) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: FF_X68_Y19_N50
\branchreg|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X67_Y19_N51
\BranchMux2|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\ = ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(18) & ( (!\mreg2|D2~q\) # ((!\ALUff~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(18))) ) ) # ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(18) & ( 
-- (\mreg2|D2~q\ & (\branchreg|q_ALTERA_SYNTHESIZED\(18) & \ALUff~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111111111101110111111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mreg2|ALT_INV_D2~q\,
	datab => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	datad => \ALT_INV_ALUff~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(18),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\);

-- Location: FF_X67_Y19_N53
\PC|q_ALTERA_SYNTHESIZED[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(18),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(18));

-- Location: LABCELL_X66_Y19_N51
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(19) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(19) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: FF_X66_Y19_N52
\IFIDIMem2|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X65_Y19_N55
\IFIDIMem10|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(19),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y19_N51
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[19]~DUPLICATE_q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: FF_X68_Y19_N52
\branchreg|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X65_Y19_N56
\IFIDIMem10|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(19),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(19));

-- Location: MLABCELL_X65_Y19_N57
\BranchMux2|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\ = ( \ALUff~q\ & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(19) & ( (!\mreg2|D2~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(19)) ) ) ) # ( !\ALUff~q\ & ( 
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED\(19) ) ) # ( \ALUff~q\ & ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(19) & ( (\branchreg|q_ALTERA_SYNTHESIZED\(19) & \mreg2|D2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000111111111111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	datab => \mreg2|ALT_INV_D2~q\,
	datae => \ALT_INV_ALUff~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(19),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\);

-- Location: FF_X65_Y19_N58
\PC|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(19),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(19));

-- Location: LABCELL_X66_Y19_N54
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(20) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(20) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: FF_X66_Y19_N55
\IFIDIMem2|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(20));

-- Location: FF_X65_Y19_N25
\IFIDIMem10|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(20),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X68_Y19_N54
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(20) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(20) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: FF_X68_Y19_N55
\branchreg|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(20));

-- Location: MLABCELL_X65_Y19_N27
\BranchMux2|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\ = ( \ALUff~q\ & ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(20) & ( (!\mreg2|D2~q\) # (\branchreg|q_ALTERA_SYNTHESIZED\(20)) ) ) ) # ( !\ALUff~q\ & ( 
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED\(20) ) ) # ( \ALUff~q\ & ( !\IFIDIMem10|q_ALTERA_SYNTHESIZED\(20) & ( (\branchreg|q_ALTERA_SYNTHESIZED\(20) & \mreg2|D2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010111111111111111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	datac => \mreg2|ALT_INV_D2~q\,
	datae => \ALT_INV_ALUff~q\,
	dataf => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(20),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\);

-- Location: FF_X65_Y19_N28
\PC|q_ALTERA_SYNTHESIZED[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(20),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(20));

-- Location: LABCELL_X66_Y19_N57
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(21) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(21) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: FF_X66_Y19_N58
\IFIDIMem2|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X67_Y19_N33
\IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = \IFIDIMem2|q_ALTERA_SYNTHESIZED\(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X67_Y19_N35
\IFIDIMem10|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(21));

-- Location: FF_X67_Y19_N34
\IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y19_N57
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: FF_X68_Y19_N58
\branchreg|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(21));

-- Location: MLABCELL_X65_Y19_N45
\BranchMux2|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ = (!\ALUff~q\ & (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(21))) # (\ALUff~q\ & ((!\mreg2|D2~q\ & (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(21))) # (\mreg2|D2~q\ & 
-- ((\branchreg|q_ALTERA_SYNTHESIZED\(21))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010111010101000101011101010100010101110101010001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	datab => \ALT_INV_ALUff~q\,
	datac => \mreg2|ALT_INV_D2~q\,
	datad => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y19_N51
\PC|q_ALTERA_SYNTHESIZED[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|q_ALTERA_SYNTHESIZED[21]~feeder_combout\ = ( \BranchMux2|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \PC|q_ALTERA_SYNTHESIZED[21]~feeder_combout\);

-- Location: FF_X81_Y19_N16
\jumpreg|q_ALTERA_SYNTHESIZED[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem|q_ALTERA_SYNTHESIZED\(19),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\);

-- Location: FF_X64_Y19_N52
\PC|q_ALTERA_SYNTHESIZED[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \PC|q_ALTERA_SYNTHESIZED[21]~feeder_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED[21]~DUPLICATE_q\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(21));

-- Location: LABCELL_X66_Y18_N30
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(22) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(22) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: FF_X66_Y18_N31
\IFIDIMem2|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X67_Y18_N12
\IFIDIMem10|q_ALTERA_SYNTHESIZED[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED[22]~feeder_combout\ = \IFIDIMem2|q_ALTERA_SYNTHESIZED\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \IFIDIMem10|q_ALTERA_SYNTHESIZED[22]~feeder_combout\);

-- Location: FF_X67_Y18_N13
\IFIDIMem10|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[22]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X68_Y18_N30
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(22) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(22) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: FF_X68_Y18_N32
\branchreg|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X68_Y18_N27
\BranchMux2|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\ = (!\ALUff~q\ & (((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(22))))) # (\ALUff~q\ & ((!\mreg2|D2~q\ & ((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(22)))) # (\mreg2|D2~q\ & 
-- (\branchreg|q_ALTERA_SYNTHESIZED\(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\);

-- Location: FF_X68_Y18_N29
\PC|q_ALTERA_SYNTHESIZED[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(22),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(22));

-- Location: LABCELL_X66_Y18_N33
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\,
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: FF_X66_Y18_N34
\IFIDIMem2|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X67_Y18_N18
\IFIDIMem10|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = \IFIDIMem2|q_ALTERA_SYNTHESIZED\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \IFIDIMem10|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X67_Y18_N19
\IFIDIMem10|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X68_Y18_N33
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(23) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(23) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: FF_X68_Y18_N34
\branchreg|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(23));

-- Location: LABCELL_X68_Y18_N15
\BranchMux2|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\ = ( \branchreg|q_ALTERA_SYNTHESIZED\(23) & ( ((\ALUff~q\ & \mreg2|D2~q\)) # (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(23)) ) ) # ( !\branchreg|q_ALTERA_SYNTHESIZED\(23) & ( 
-- (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(23) & ((!\ALUff~q\) # (!\mreg2|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	dataf => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y20_N0
\jumpreg|q_ALTERA_SYNTHESIZED[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \jumpreg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(21),
	combout => \jumpreg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\);

-- Location: FF_X68_Y20_N1
\jumpreg|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \jumpreg|q_ALTERA_SYNTHESIZED[23]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X68_Y18_N16
\PC|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(23),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED[23]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y18_N36
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\,
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: FF_X66_Y18_N37
\IFIDIMem2|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X68_Y18_N5
\IFIDIMem10|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(24),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X68_Y18_N36
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(24) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(24) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: FF_X68_Y18_N37
\branchreg|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(24));

-- Location: LABCELL_X68_Y18_N3
\BranchMux2|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ = (!\ALUff~q\ & (((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(24))))) # (\ALUff~q\ & ((!\mreg2|D2~q\ & ((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(24)))) # (\mreg2|D2~q\ & 
-- (\branchreg|q_ALTERA_SYNTHESIZED\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	datad => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y18_N18
\PC|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \BranchMux2|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	combout => \PC|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: LABCELL_X66_Y18_N21
\jumpreg|q_ALTERA_SYNTHESIZED[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \jumpreg|q_ALTERA_SYNTHESIZED[24]~feeder_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(22),
	combout => \jumpreg|q_ALTERA_SYNTHESIZED[24]~feeder_combout\);

-- Location: FF_X66_Y18_N23
\jumpreg|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \jumpreg|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X66_Y18_N20
\PC|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \PC|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(24),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED[24]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y18_N39
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\,
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: FF_X66_Y18_N41
\IFIDIMem2|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X66_Y18_N7
\IFIDIMem10|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(25),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X68_Y18_N39
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(25) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(25) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: FF_X68_Y18_N41
\branchreg|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(25));

-- Location: LABCELL_X68_Y18_N0
\BranchMux2|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\ = ( \branchreg|q_ALTERA_SYNTHESIZED\(25) & ( ((\ALUff~q\ & \mreg2|D2~q\)) # (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(25)) ) ) # ( !\branchreg|q_ALTERA_SYNTHESIZED\(25) & ( 
-- (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(25) & ((!\ALUff~q\) # (!\mreg2|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	dataf => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y18_N0
\PC|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = \BranchMux2|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BranchMux2|LPM_MUX_component|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \PC|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: MLABCELL_X72_Y18_N39
\jumpreg|q_ALTERA_SYNTHESIZED[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \jumpreg|q_ALTERA_SYNTHESIZED[25]~feeder_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(23),
	combout => \jumpreg|q_ALTERA_SYNTHESIZED[25]~feeder_combout\);

-- Location: FF_X72_Y18_N40
\jumpreg|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \jumpreg|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X66_Y18_N2
\PC|q_ALTERA_SYNTHESIZED[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \PC|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(25),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED[25]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y18_N42
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(26) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(26) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: FF_X66_Y18_N43
\IFIDIMem2|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X67_Y18_N48
\IFIDIMem10|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = \IFIDIMem2|q_ALTERA_SYNTHESIZED\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \IFIDIMem10|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X67_Y18_N49
\IFIDIMem10|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X68_Y18_N42
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(26) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(26) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: FF_X68_Y18_N43
\branchreg|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X68_Y18_N18
\BranchMux2|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\ = ( \branchreg|q_ALTERA_SYNTHESIZED\(26) & ( ((\ALUff~q\ & \mreg2|D2~q\)) # (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(26)) ) ) # ( !\branchreg|q_ALTERA_SYNTHESIZED\(26) & ( 
-- (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(26) & ((!\ALUff~q\) # (!\mreg2|D2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	dataf => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(26),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y18_N51
\jumpreg|q_ALTERA_SYNTHESIZED[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \jumpreg|q_ALTERA_SYNTHESIZED[26]~feeder_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(24),
	combout => \jumpreg|q_ALTERA_SYNTHESIZED[26]~feeder_combout\);

-- Location: FF_X64_Y18_N52
\jumpreg|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \jumpreg|q_ALTERA_SYNTHESIZED[26]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(26));

-- Location: FF_X68_Y18_N19
\PC|q_ALTERA_SYNTHESIZED[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(26),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(26));

-- Location: LABCELL_X66_Y18_N45
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(27) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(27) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: FF_X66_Y18_N46
\IFIDIMem2|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X67_Y18_N45
\IFIDIMem10|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = \IFIDIMem2|q_ALTERA_SYNTHESIZED\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \IFIDIMem10|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X67_Y18_N46
\IFIDIMem10|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \IFIDIMem10|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X68_Y18_N45
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(27) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( \IFIDIMem10|q_ALTERA_SYNTHESIZED\(27) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: FF_X68_Y18_N46
\branchreg|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X68_Y18_N24
\BranchMux2|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\ = (!\ALUff~q\ & (((\IFIDIMem10|q_ALTERA_SYNTHESIZED\(27))))) # (\ALUff~q\ & ((!\mreg2|D2~q\ & (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(27))) # (\mreg2|D2~q\ & 
-- ((\branchreg|q_ALTERA_SYNTHESIZED\(27))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111100001110000111110000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	datad => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(27),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X85_Y20_N39
\jumpreg|q_ALTERA_SYNTHESIZED[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \jumpreg|q_ALTERA_SYNTHESIZED[27]~feeder_combout\ = ( \IFIDIMem|q_ALTERA_SYNTHESIZED\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \IFIDIMem|ALT_INV_q_ALTERA_SYNTHESIZED\(25),
	combout => \jumpreg|q_ALTERA_SYNTHESIZED[27]~feeder_combout\);

-- Location: FF_X85_Y20_N40
\jumpreg|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \jumpreg|q_ALTERA_SYNTHESIZED[27]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(27));

-- Location: FF_X68_Y18_N25
\PC|q_ALTERA_SYNTHESIZED[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(27),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(27));

-- Location: LABCELL_X66_Y18_N48
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(28) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(28) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: FF_X66_Y18_N49
\IFIDIMem2|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X67_Y18_N39
\jumpreg|q_ALTERA_SYNTHESIZED[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \jumpreg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\ = \IFIDIMem2|q_ALTERA_SYNTHESIZED\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IFIDIMem2|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	combout => \jumpreg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\);

-- Location: FF_X67_Y18_N40
\jumpreg|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \jumpreg|q_ALTERA_SYNTHESIZED[28]~feeder_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X68_Y18_N48
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \jumpreg|q_ALTERA_SYNTHESIZED\(28) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \jumpreg|q_ALTERA_SYNTHESIZED\(28) ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: FF_X68_Y18_N49
\branchreg|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X68_Y18_N12
\BranchMux2|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\ = ( \Exreg|D0~q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(28) ) ) # ( !\Exreg|D0~q\ & ( (!\ALUff~q\ & (((\jumpreg|q_ALTERA_SYNTHESIZED\(28))))) # (\ALUff~q\ & ((!\mreg2|D2~q\ & 
-- (\jumpreg|q_ALTERA_SYNTHESIZED\(28))) # (\mreg2|D2~q\ & ((\branchreg|q_ALTERA_SYNTHESIZED\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	datad => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(28),
	dataf => \Exreg|ALT_INV_D0~q\,
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\);

-- Location: FF_X68_Y18_N13
\PC|q_ALTERA_SYNTHESIZED[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(28));

-- Location: LABCELL_X66_Y18_N51
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(29) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED\(29) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: FF_X66_Y18_N53
\IFIDIMem2|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(29));

-- Location: FF_X68_Y18_N23
\jumpreg|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(29),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X68_Y18_N51
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(29) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(29) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: FF_X68_Y18_N53
\branchreg|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X68_Y18_N21
\BranchMux2|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\ = ( \branchreg|q_ALTERA_SYNTHESIZED\(29) & ( ((\ALUff~q\ & (\mreg2|D2~q\ & !\Exreg|D0~q\))) # (\jumpreg|q_ALTERA_SYNTHESIZED\(29)) ) ) # ( !\branchreg|q_ALTERA_SYNTHESIZED\(29) 
-- & ( (\jumpreg|q_ALTERA_SYNTHESIZED\(29) & ((!\ALUff~q\) # ((!\mreg2|D2~q\) # (\Exreg|D0~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001110111100010000111111110001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \Exreg|ALT_INV_D0~q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	dataf => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(29),
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\);

-- Location: FF_X66_Y18_N14
\PC|q_ALTERA_SYNTHESIZED[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \BranchMux2|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(29));

-- Location: LABCELL_X66_Y18_N54
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( \PC|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\ ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\,
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: FF_X66_Y18_N56
\IFIDIMem2|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(30));

-- Location: FF_X68_Y18_N2
\jumpreg|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(30),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X68_Y18_N54
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(30) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( \jumpreg|q_ALTERA_SYNTHESIZED\(30) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: FF_X68_Y18_N56
\branchreg|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(30));

-- Location: LABCELL_X68_Y18_N6
\BranchMux2|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\ = ( \Exreg|D0~q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(30) ) ) # ( !\Exreg|D0~q\ & ( (!\ALUff~q\ & (((\jumpreg|q_ALTERA_SYNTHESIZED\(30))))) # (\ALUff~q\ & ((!\mreg2|D2~q\ & 
-- ((\jumpreg|q_ALTERA_SYNTHESIZED\(30)))) # (\mreg2|D2~q\ & (\branchreg|q_ALTERA_SYNTHESIZED\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	datad => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(30),
	dataf => \Exreg|ALT_INV_D0~q\,
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\);

-- Location: FF_X68_Y18_N7
\PC|q_ALTERA_SYNTHESIZED[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED[30]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y18_N57
\pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( \PC|q_ALTERA_SYNTHESIZED\(31) ) + ( GND ) + ( \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	cin => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\);

-- Location: FF_X66_Y18_N59
\IFIDIMem2|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X65_Y18_N4
\jumpreg|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(31),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jumpreg|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X68_Y18_N57
\Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( \jumpreg|q_ALTERA_SYNTHESIZED\(31) ) + ( \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\ ) + ( \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED[17]~DUPLICATE_q\,
	cin => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\);

-- Location: FF_X68_Y18_N58
\branchreg|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(31));

-- Location: LABCELL_X68_Y18_N9
\BranchMux2|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux2|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\ = ( \Exreg|D0~q\ & ( \jumpreg|q_ALTERA_SYNTHESIZED\(31) ) ) # ( !\Exreg|D0~q\ & ( (!\ALUff~q\ & (((\jumpreg|q_ALTERA_SYNTHESIZED\(31))))) # (\ALUff~q\ & ((!\mreg2|D2~q\ & 
-- (\jumpreg|q_ALTERA_SYNTHESIZED\(31))) # (\mreg2|D2~q\ & ((\branchreg|q_ALTERA_SYNTHESIZED\(31)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUff~q\,
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \jumpreg|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	datad => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(31),
	dataf => \Exreg|ALT_INV_D0~q\,
	combout => \BranchMux2|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\);

-- Location: FF_X68_Y18_N10
\PC|q_ALTERA_SYNTHESIZED[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(31));

-- Location: FF_X68_Y18_N8
\PC|q_ALTERA_SYNTHESIZED[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(30));

-- Location: FF_X66_Y18_N1
\PC|q_ALTERA_SYNTHESIZED[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \PC|q_ALTERA_SYNTHESIZED[25]~feeder_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(25),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(25));

-- Location: FF_X66_Y18_N19
\PC|q_ALTERA_SYNTHESIZED[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \PC|q_ALTERA_SYNTHESIZED[24]~feeder_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(24),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(24));

-- Location: FF_X68_Y18_N17
\PC|q_ALTERA_SYNTHESIZED[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(23),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(23));

-- Location: FF_X56_Y19_N41
\PC|q_ALTERA_SYNTHESIZED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux2|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout\,
	asdata => \jumpreg|q_ALTERA_SYNTHESIZED\(5),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(5));

-- Location: FF_X70_Y19_N29
\IFIDIMem2|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \PC|q_ALTERA_SYNTHESIZED\(0),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X70_Y19_N35
\IFIDIMem10|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem2|q_ALTERA_SYNTHESIZED\(0),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X70_Y19_N31
\branchreg|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	asdata => \IFIDIMem10|q_ALTERA_SYNTHESIZED\(0),
	clrn => \reset_n~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \branchreg|q_ALTERA_SYNTHESIZED\(0));

-- Location: LABCELL_X70_Y19_N24
\BranchMux1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BranchMux1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \ALUff~q\ & ( \branchreg|q_ALTERA_SYNTHESIZED\(0) & ( (\IFIDIMem10|q_ALTERA_SYNTHESIZED\(0)) # (\mreg2|D2~q\) ) ) ) # ( !\ALUff~q\ & ( \branchreg|q_ALTERA_SYNTHESIZED\(0) & ( 
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED\(0) ) ) ) # ( \ALUff~q\ & ( !\branchreg|q_ALTERA_SYNTHESIZED\(0) & ( (!\mreg2|D2~q\ & \IFIDIMem10|q_ALTERA_SYNTHESIZED\(0)) ) ) ) # ( !\ALUff~q\ & ( !\branchreg|q_ALTERA_SYNTHESIZED\(0) & ( 
-- \IFIDIMem10|q_ALTERA_SYNTHESIZED\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011000000110000001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mreg2|ALT_INV_D2~q\,
	datac => \IFIDIMem10|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	datae => \ALT_INV_ALUff~q\,
	dataf => \branchreg|ALT_INV_q_ALTERA_SYNTHESIZED\(0),
	combout => \BranchMux1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X70_Y19_N26
\PC|q_ALTERA_SYNTHESIZED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \BranchMux1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	sclr => \Exreg|D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q_ALTERA_SYNTHESIZED\(0));

-- Location: FF_X79_Y27_N49
\IFIDIMem5|q_ALTERA_SYNTHESIZED[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(19));

-- Location: FF_X79_Y27_N25
\IFIDIMem5|q_ALTERA_SYNTHESIZED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(13));

-- Location: FF_X79_Y25_N7
\IFIDIMem5|q_ALTERA_SYNTHESIZED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED\(3));

-- Location: FF_X80_Y26_N4
\IFIDIMem5|q_ALTERA_SYNTHESIZED[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MIPSclock~inputCLKENA0_outclk\,
	d => \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8_combout\,
	clrn => \reset_n~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFIDIMem5|q_ALTERA_SYNTHESIZED[1]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y75_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


