{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 07:40:58 2019 " "Info: Processing started: Sat Oct 19 07:40:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[30\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[30\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[31\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[31\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[24\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[24\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[25\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[25\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[26\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[26\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[27\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[27\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[28\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[28\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[29\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[29\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[30\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[30\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[31\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[31\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[29\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[29\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[28\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[28\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[0\] " "Warning: Node \"iord:inst5\|iordOut\[0\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[1\] " "Warning: Node \"iord:inst5\|iordOut\[1\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[2\] " "Warning: Node \"iord:inst5\|iordOut\[2\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[3\] " "Warning: Node \"iord:inst5\|iordOut\[3\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[4\] " "Warning: Node \"iord:inst5\|iordOut\[4\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[5\] " "Warning: Node \"iord:inst5\|iordOut\[5\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[6\] " "Warning: Node \"iord:inst5\|iordOut\[6\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[7\] " "Warning: Node \"iord:inst5\|iordOut\[7\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[26\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[26\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[27\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[27\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[0\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[0\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[1\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[1\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[2\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[2\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[3\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[3\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[4\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[4\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[5\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[5\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[6\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[6\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[7\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[7\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[30\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[30\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[31\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[31\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[24\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[24\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[25\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[25\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[8\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[8\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[9\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[9\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[10\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[10\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[11\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[11\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[12\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[12\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[13\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[13\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[14\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[14\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[15\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[15\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[29\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[29\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[28\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[28\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[23\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[23\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[22\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[22\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[0\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[0\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[0\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[0\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[1\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[1\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[1\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[1\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[2\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[2\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[2\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[2\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[3\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[3\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[3\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[3\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[4\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[4\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[4\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[4\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[5\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[5\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[5\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[5\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[6\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[6\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[6\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[6\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[7\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[7\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[26\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[26\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[27\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[27\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[21\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[21\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[20\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[20\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[7\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[7\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[16\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[16\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[17\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[17\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[18\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[18\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[19\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[19\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[20\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[20\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[21\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[21\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[22\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[22\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[23\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[23\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[24\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[24\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[25\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[25\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[18\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[18\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[19\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[19\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[23\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[23\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[22\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[22\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[17\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[17\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[16\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[16\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[21\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[21\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[20\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[20\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[14\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[14\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[15\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[15\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[18\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[18\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[19\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[19\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[12\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[12\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[13\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[13\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[1\] " "Warning: Node \"loadSize:inst29\|lsOut\[1\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[30\] " "Warning: Node \"loadSize:inst29\|lsOut\[30\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[31\] " "Warning: Node \"loadSize:inst29\|lsOut\[31\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[17\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[17\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[16\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[16\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[11\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[11\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[10\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[10\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[24\] " "Warning: Node \"loadSize:inst29\|lsOut\[24\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[25\] " "Warning: Node \"loadSize:inst29\|lsOut\[25\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[26\] " "Warning: Node \"loadSize:inst29\|lsOut\[26\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[27\] " "Warning: Node \"loadSize:inst29\|lsOut\[27\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[28\] " "Warning: Node \"loadSize:inst29\|lsOut\[28\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[29\] " "Warning: Node \"loadSize:inst29\|lsOut\[29\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[0\] " "Warning: Node \"loadSize:inst29\|lsOut\[0\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[14\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[14\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[15\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[15\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[8\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[8\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[9\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[9\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[2\] " "Warning: Node \"loadSize:inst29\|lsOut\[2\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[3\] " "Warning: Node \"loadSize:inst29\|lsOut\[3\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[4\] " "Warning: Node \"loadSize:inst29\|lsOut\[4\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[5\] " "Warning: Node \"loadSize:inst29\|lsOut\[5\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[6\] " "Warning: Node \"loadSize:inst29\|lsOut\[6\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[7\] " "Warning: Node \"loadSize:inst29\|lsOut\[7\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[9\] " "Warning: Node \"loadSize:inst29\|lsOut\[9\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[12\] " "Warning: Node \"loadSize:inst29\|lsOut\[12\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[13\] " "Warning: Node \"loadSize:inst29\|lsOut\[13\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[10\] " "Warning: Node \"loadSize:inst29\|lsOut\[10\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[11\] " "Warning: Node \"loadSize:inst29\|lsOut\[11\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[23\] " "Warning: Node \"loadSize:inst29\|lsOut\[23\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[21\] " "Warning: Node \"loadSize:inst29\|lsOut\[21\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[22\] " "Warning: Node \"loadSize:inst29\|lsOut\[22\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[17\] " "Warning: Node \"loadSize:inst29\|lsOut\[17\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[18\] " "Warning: Node \"loadSize:inst29\|lsOut\[18\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[19\] " "Warning: Node \"loadSize:inst29\|lsOut\[19\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[16\] " "Warning: Node \"loadSize:inst29\|lsOut\[16\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[8\] " "Warning: Node \"loadSize:inst29\|lsOut\[8\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[14\] " "Warning: Node \"loadSize:inst29\|lsOut\[14\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[20\] " "Warning: Node \"loadSize:inst29\|lsOut\[20\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[12\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[12\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[13\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[13\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[15\] " "Warning: Node \"loadSize:inst29\|lsOut\[15\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[11\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[11\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[10\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[10\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[8\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[8\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[9\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[9\]\" is a latch" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[31\] " "Warning: Node \"iord:inst5\|iordOut\[31\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[30\] " "Warning: Node \"iord:inst5\|iordOut\[30\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[29\] " "Warning: Node \"iord:inst5\|iordOut\[29\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[28\] " "Warning: Node \"iord:inst5\|iordOut\[28\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[27\] " "Warning: Node \"iord:inst5\|iordOut\[27\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[26\] " "Warning: Node \"iord:inst5\|iordOut\[26\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[25\] " "Warning: Node \"iord:inst5\|iordOut\[25\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[24\] " "Warning: Node \"iord:inst5\|iordOut\[24\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[23\] " "Warning: Node \"iord:inst5\|iordOut\[23\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[22\] " "Warning: Node \"iord:inst5\|iordOut\[22\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[21\] " "Warning: Node \"iord:inst5\|iordOut\[21\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[20\] " "Warning: Node \"iord:inst5\|iordOut\[20\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[19\] " "Warning: Node \"iord:inst5\|iordOut\[19\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[18\] " "Warning: Node \"iord:inst5\|iordOut\[18\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[17\] " "Warning: Node \"iord:inst5\|iordOut\[17\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[16\] " "Warning: Node \"iord:inst5\|iordOut\[16\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[15\] " "Warning: Node \"iord:inst5\|iordOut\[15\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[14\] " "Warning: Node \"iord:inst5\|iordOut\[14\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[13\] " "Warning: Node \"iord:inst5\|iordOut\[13\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[12\] " "Warning: Node \"iord:inst5\|iordOut\[12\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[11\] " "Warning: Node \"iord:inst5\|iordOut\[11\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[10\] " "Warning: Node \"iord:inst5\|iordOut\[10\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[9\] " "Warning: Node \"iord:inst5\|iordOut\[9\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[8\] " "Warning: Node \"iord:inst5\|iordOut\[8\]\" is a latch" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "loadSize:inst29\|lsOut\[31\]~1 " "Info: Detected gated clock \"loadSize:inst29\|lsOut\[31\]~1\" as buffer" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "loadSize:inst29\|lsOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst25\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 64 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxpcsource\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxpcsource\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxpcsource\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxpcsource\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxpcsource\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxpcsource\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxpcsource\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxpcsource\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxpcsource\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pcSource:inst16\|Mux32~0 " "Info: Detected gated clock \"pcSource:inst16\|Mux32~0\" as buffer" {  } { { "pcSource.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/pcSource.sv" 12 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcSource:inst16\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "iord:inst5\|Mux33~0 " "Info: Detected gated clock \"iord:inst5\|Mux33~0\" as buffer" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iord:inst5\|Mux33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|iordmux\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|iordmux\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|iordmux\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|iordmux\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|iordmux\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|iordmux\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "setSize:inst30\|saidaSetSize\[31\]~1 " "Info: Detected gated clock \"setSize:inst30\|saidaSetSize\[31\]~1\" as buffer" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "setSize:inst30\|saidaSetSize\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aluSrcA:inst\|Mux32~0 " "Info: Detected gated clock \"aluSrcA:inst\|Mux32~0\" as buffer" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aluSrcA:inst\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register aluSrcA:inst\|aluSrcAOut\[0\] register Registrador:PC\|Saida\[9\] 37.15 MHz 26.918 ns Internal " "Info: Clock \"clk\" has Internal fmax of 37.15 MHz between source register \"aluSrcA:inst\|aluSrcAOut\[0\]\" and destination register \"Registrador:PC\|Saida\[9\]\" (period= 26.918 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.673 ns + Longest register register " "Info: + Longest register to register delay is 8.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[0\] 1 REG LCCOMB_X29_Y33_N16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y33_N16; Fanout = 5; REG Node = 'aluSrcA:inst\|aluSrcAOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.272 ns Ula32:inst3\|carry_temp\[0\]~1 2 COMB LCCOMB_X29_Y33_N18 5 " "Info: 2: + IC(0.219 ns) + CELL(0.053 ns) = 0.272 ns; Loc. = LCCOMB_X29_Y33_N18; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[0\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { aluSrcA:inst|aluSrcAOut[0] Ula32:inst3|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.228 ns) 0.762 ns Ula32:inst3\|carry_temp\[2\]~3 3 COMB LCCOMB_X29_Y33_N6 1 " "Info: 3: + IC(0.262 ns) + CELL(0.228 ns) = 0.762 ns; Loc. = LCCOMB_X29_Y33_N6; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[2\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.490 ns" { Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 1.280 ns Ula32:inst3\|carry_temp\[5\]~6 4 COMB LCCOMB_X29_Y33_N30 4 " "Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 1.280 ns; Loc. = LCCOMB_X29_Y33_N30; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.518 ns" { Ula32:inst3|carry_temp[2]~3 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.552 ns Ula32:inst3\|carry_temp\[7\]~7 5 COMB LCCOMB_X29_Y33_N0 5 " "Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 1.552 ns; Loc. = LCCOMB_X29_Y33_N0; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 1.836 ns Ula32:inst3\|carry_temp\[9\]~8 6 COMB LCCOMB_X29_Y33_N22 5 " "Info: 6: + IC(0.231 ns) + CELL(0.053 ns) = 1.836 ns; Loc. = LCCOMB_X29_Y33_N22; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 2.209 ns Ula32:inst3\|carry_temp\[11\]~9 7 COMB LCCOMB_X29_Y33_N10 5 " "Info: 7: + IC(0.320 ns) + CELL(0.053 ns) = 2.209 ns; Loc. = LCCOMB_X29_Y33_N10; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.373 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.470 ns Ula32:inst3\|carry_temp\[13\]~10 8 COMB LCCOMB_X29_Y33_N14 5 " "Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 2.470 ns; Loc. = LCCOMB_X29_Y33_N14; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.053 ns) 3.042 ns Ula32:inst3\|carry_temp\[15\]~11 9 COMB LCCOMB_X25_Y33_N18 5 " "Info: 9: + IC(0.519 ns) + CELL(0.053 ns) = 3.042 ns; Loc. = LCCOMB_X25_Y33_N18; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.572 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.053 ns) 3.424 ns Ula32:inst3\|carry_temp\[17\]~12 10 COMB LCCOMB_X24_Y33_N0 5 " "Info: 10: + IC(0.329 ns) + CELL(0.053 ns) = 3.424 ns; Loc. = LCCOMB_X24_Y33_N0; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.382 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.693 ns Ula32:inst3\|carry_temp\[19\]~13 11 COMB LCCOMB_X24_Y33_N4 6 " "Info: 11: + IC(0.216 ns) + CELL(0.053 ns) = 3.693 ns; Loc. = LCCOMB_X24_Y33_N4; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 3.977 ns Ula32:inst3\|carry_temp\[21\]~14 12 COMB LCCOMB_X24_Y33_N26 6 " "Info: 12: + IC(0.231 ns) + CELL(0.053 ns) = 3.977 ns; Loc. = LCCOMB_X24_Y33_N26; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.254 ns Ula32:inst3\|carry_temp\[23\]~15 13 COMB LCCOMB_X24_Y33_N14 6 " "Info: 13: + IC(0.224 ns) + CELL(0.053 ns) = 4.254 ns; Loc. = LCCOMB_X24_Y33_N14; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.526 ns Ula32:inst3\|carry_temp\[25\]~16 14 COMB LCCOMB_X24_Y33_N18 6 " "Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 4.526 ns; Loc. = LCCOMB_X24_Y33_N18; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.053 ns) 4.958 ns Ula32:inst3\|carry_temp\[27\]~17 15 COMB LCCOMB_X24_Y33_N20 6 " "Info: 15: + IC(0.379 ns) + CELL(0.053 ns) = 4.958 ns; Loc. = LCCOMB_X24_Y33_N20; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.432 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 5.237 ns Ula32:inst3\|carry_temp\[29\]~18 16 COMB LCCOMB_X24_Y33_N10 6 " "Info: 16: + IC(0.226 ns) + CELL(0.053 ns) = 5.237 ns; Loc. = LCCOMB_X24_Y33_N10; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.515 ns Ula32:inst3\|carry_temp\[31\]~19 17 COMB LCCOMB_X24_Y33_N28 16 " "Info: 17: + IC(0.225 ns) + CELL(0.053 ns) = 5.515 ns; Loc. = LCCOMB_X24_Y33_N28; Fanout = 16; COMB Node = 'Ula32:inst3\|carry_temp\[31\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[31]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.154 ns) 6.309 ns Ula32:inst3\|Igual~13 18 COMB LCCOMB_X25_Y34_N28 1 " "Info: 18: + IC(0.640 ns) + CELL(0.154 ns) = 6.309 ns; Loc. = LCCOMB_X25_Y34_N28; Fanout = 1; COMB Node = 'Ula32:inst3\|Igual~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.794 ns" { Ula32:inst3|carry_temp[31]~19 Ula32:inst3|Igual~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.228 ns) 6.775 ns branchMux:inst20\|Selector0~1 19 COMB LCCOMB_X25_Y34_N26 1 " "Info: 19: + IC(0.238 ns) + CELL(0.228 ns) = 6.775 ns; Loc. = LCCOMB_X25_Y34_N26; Fanout = 1; COMB Node = 'branchMux:inst20\|Selector0~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.466 ns" { Ula32:inst3|Igual~13 branchMux:inst20|Selector0~1 } "NODE_NAME" } } { "branchMux.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/branchMux.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 7.031 ns inst24 20 COMB LCCOMB_X25_Y34_N2 33 " "Info: 20: + IC(0.203 ns) + CELL(0.053 ns) = 7.031 ns; Loc. = LCCOMB_X25_Y34_N2; Fanout = 33; COMB Node = 'inst24'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.256 ns" { branchMux:inst20|Selector0~1 inst24 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -1064 1752 1816 -1016 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.746 ns) 8.673 ns Registrador:PC\|Saida\[9\] 21 REG LCFF_X29_Y32_N17 3 " "Info: 21: + IC(0.896 ns) + CELL(0.746 ns) = 8.673 ns; Loc. = LCFF_X29_Y32_N17; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[9\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.642 ns" { inst24 Registrador:PC|Saida[9] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.423 ns ( 27.94 % ) " "Info: Total cell delay = 2.423 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.250 ns ( 72.06 % ) " "Info: Total interconnect delay = 6.250 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.673 ns" { aluSrcA:inst|aluSrcAOut[0] Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[2]~3 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[31]~19 Ula32:inst3|Igual~13 branchMux:inst20|Selector0~1 inst24 Registrador:PC|Saida[9] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.673 ns" { aluSrcA:inst|aluSrcAOut[0] {} Ula32:inst3|carry_temp[0]~1 {} Ula32:inst3|carry_temp[2]~3 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[31]~19 {} Ula32:inst3|Igual~13 {} branchMux:inst20|Selector0~1 {} inst24 {} Registrador:PC|Saida[9] {} } { 0.000ns 0.219ns 0.262ns 0.246ns 0.219ns 0.231ns 0.320ns 0.208ns 0.519ns 0.329ns 0.216ns 0.231ns 0.224ns 0.219ns 0.379ns 0.226ns 0.225ns 0.640ns 0.238ns 0.203ns 0.896ns } { 0.000ns 0.053ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.228ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.696 ns - Smallest " "Info: - Smallest clock skew is -4.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.112 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 19 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 19; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2055 " "Info: 2: + IC(0.313 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2055; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.313 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.618 ns) 3.112 ns Registrador:PC\|Saida\[9\] 3 REG LCFF_X29_Y32_N17 3 " "Info: 3: + IC(1.297 ns) + CELL(0.618 ns) = 3.112 ns; Loc. = LCFF_X29_Y32_N17; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[9\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.915 ns" { clk~clkctrl Registrador:PC|Saida[9] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 48.26 % ) " "Info: Total cell delay = 1.502 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.610 ns ( 51.74 % ) " "Info: Total interconnect delay = 1.610 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.112 ns" { clk clk~clkctrl Registrador:PC|Saida[9] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.112 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[9] {} } { 0.000ns 0.000ns 0.313ns 1.297ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.808 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 19 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 19; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.712 ns) 2.826 ns unidadeControle:inst25\|muxalusrca\[1\] 2 REG LCFF_X17_Y33_N31 35 " "Info: 2: + IC(1.230 ns) + CELL(0.712 ns) = 2.826 ns; Loc. = LCFF_X17_Y33_N31; Fanout = 35; REG Node = 'unidadeControle:inst25\|muxalusrca\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.942 ns" { clk unidadeControle:inst25|muxalusrca[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.225 ns) 3.747 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X23_Y33_N6 1 " "Info: 3: + IC(0.696 ns) + CELL(0.225 ns) = 3.747 ns; Loc. = LCCOMB_X23_Y33_N6; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.921 ns" { unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(0.000 ns) 6.215 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.468 ns) + CELL(0.000 ns) = 6.215 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.468 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.053 ns) 7.808 ns aluSrcA:inst\|aluSrcAOut\[0\] 5 REG LCCOMB_X29_Y33_N16 5 " "Info: 5: + IC(1.540 ns) + CELL(0.053 ns) = 7.808 ns; Loc. = LCCOMB_X29_Y33_N16; Fanout = 5; REG Node = 'aluSrcA:inst\|aluSrcAOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 24.00 % ) " "Info: Total cell delay = 1.874 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.934 ns ( 76.00 % ) " "Info: Total interconnect delay = 5.934 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.808 ns" { clk unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.808 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[1] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[0] {} } { 0.000ns 0.000ns 1.230ns 0.696ns 2.468ns 1.540ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.112 ns" { clk clk~clkctrl Registrador:PC|Saida[9] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.112 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[9] {} } { 0.000ns 0.000ns 0.313ns 1.297ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.808 ns" { clk unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.808 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[1] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[0] {} } { 0.000ns 0.000ns 1.230ns 0.696ns 2.468ns 1.540ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.673 ns" { aluSrcA:inst|aluSrcAOut[0] Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[2]~3 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[31]~19 Ula32:inst3|Igual~13 branchMux:inst20|Selector0~1 inst24 Registrador:PC|Saida[9] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.673 ns" { aluSrcA:inst|aluSrcAOut[0] {} Ula32:inst3|carry_temp[0]~1 {} Ula32:inst3|carry_temp[2]~3 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[31]~19 {} Ula32:inst3|Igual~13 {} branchMux:inst20|Selector0~1 {} inst24 {} Registrador:PC|Saida[9] {} } { 0.000ns 0.219ns 0.262ns 0.246ns 0.219ns 0.231ns 0.320ns 0.208ns 0.519ns 0.329ns 0.216ns 0.231ns 0.224ns 0.219ns 0.379ns 0.226ns 0.225ns 0.640ns 0.238ns 0.203ns 0.896ns } { 0.000ns 0.053ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.228ns 0.053ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.112 ns" { clk clk~clkctrl Registrador:PC|Saida[9] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.112 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[9] {} } { 0.000ns 0.000ns 0.313ns 1.297ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.808 ns" { clk unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.808 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[1] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[0] {} } { 0.000ns 0.000ns 1.230ns 0.696ns 2.468ns 1.540ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "unidadeControle:inst25\|muxregdst\[1\] regDST:inst15\|regDSTOut\[1\] clk 4.44 ns " "Info: Found hold time violation between source  pin or register \"unidadeControle:inst25\|muxregdst\[1\]\" and destination pin or register \"regDST:inst15\|regDSTOut\[1\]\" for clock \"clk\" (Hold time is 4.44 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.288 ns + Largest " "Info: + Largest clock skew is 5.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.936 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 19 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 19; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.712 ns) 2.932 ns unidadeControle:inst25\|muxxxchgctrl 2 REG LCFF_X15_Y33_N19 41 " "Info: 2: + IC(1.336 ns) + CELL(0.712 ns) = 2.932 ns; Loc. = LCFF_X15_Y33_N19; Fanout = 41; REG Node = 'unidadeControle:inst25\|muxxxchgctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.048 ns" { clk unidadeControle:inst25|muxxxchgctrl } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.225 ns) 3.919 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X20_Y31_N26 1 " "Info: 3: + IC(0.762 ns) + CELL(0.225 ns) = 3.919 ns; Loc. = LCCOMB_X20_Y31_N26; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.987 ns" { unidadeControle:inst25|muxxxchgctrl regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.433 ns) + CELL(0.000 ns) 6.352 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G7 5 " "Info: 4: + IC(2.433 ns) + CELL(0.000 ns) = 6.352 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.433 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.053 ns) 7.936 ns regDST:inst15\|regDSTOut\[1\] 5 REG LCCOMB_X17_Y31_N0 33 " "Info: 5: + IC(1.531 ns) + CELL(0.053 ns) = 7.936 ns; Loc. = LCCOMB_X17_Y31_N0; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.584 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 23.61 % ) " "Info: Total cell delay = 1.874 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.062 ns ( 76.39 % ) " "Info: Total interconnect delay = 6.062 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.936 ns" { clk unidadeControle:inst25|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.936 ns" { clk {} clk~combout {} unidadeControle:inst25|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[1] {} } { 0.000ns 0.000ns 1.336ns 0.762ns 2.433ns 1.531ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.648 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 19 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 19; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.618 ns) 2.648 ns unidadeControle:inst25\|muxregdst\[1\] 2 REG LCFF_X17_Y31_N17 11 " "Info: 2: + IC(1.146 ns) + CELL(0.618 ns) = 2.648 ns; Loc. = LCFF_X17_Y31_N17; Fanout = 11; REG Node = 'unidadeControle:inst25\|muxregdst\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.764 ns" { clk unidadeControle:inst25|muxregdst[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 56.72 % ) " "Info: Total cell delay = 1.502 ns ( 56.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 43.28 % ) " "Info: Total interconnect delay = 1.146 ns ( 43.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.648 ns" { clk unidadeControle:inst25|muxregdst[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.648 ns" { clk {} clk~combout {} unidadeControle:inst25|muxregdst[1] {} } { 0.000ns 0.000ns 1.146ns } { 0.000ns 0.884ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.936 ns" { clk unidadeControle:inst25|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.936 ns" { clk {} clk~combout {} unidadeControle:inst25|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[1] {} } { 0.000ns 0.000ns 1.336ns 0.762ns 2.433ns 1.531ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.648 ns" { clk unidadeControle:inst25|muxregdst[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.648 ns" { clk {} clk~combout {} unidadeControle:inst25|muxregdst[1] {} } { 0.000ns 0.000ns 1.146ns } { 0.000ns 0.884ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.754 ns - Shortest register register " "Info: - Shortest register to register delay is 0.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:inst25\|muxregdst\[1\] 1 REG LCFF_X17_Y31_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y31_N17; Fanout = 11; REG Node = 'unidadeControle:inst25\|muxregdst\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidadeControle:inst25|muxregdst[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.053 ns) 0.323 ns regDST:inst15\|Mux1~0 2 COMB LCCOMB_X17_Y31_N28 1 " "Info: 2: + IC(0.270 ns) + CELL(0.053 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y31_N28; Fanout = 1; COMB Node = 'regDST:inst15\|Mux1~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { unidadeControle:inst25|muxregdst[1] regDST:inst15|Mux1~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 0.754 ns regDST:inst15\|regDSTOut\[1\] 3 REG LCCOMB_X17_Y31_N0 33 " "Info: 3: + IC(0.206 ns) + CELL(0.225 ns) = 0.754 ns; Loc. = LCCOMB_X17_Y31_N0; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.431 ns" { regDST:inst15|Mux1~0 regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 36.87 % ) " "Info: Total cell delay = 0.278 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.476 ns ( 63.13 % ) " "Info: Total interconnect delay = 0.476 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.754 ns" { unidadeControle:inst25|muxregdst[1] regDST:inst15|Mux1~0 regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.754 ns" { unidadeControle:inst25|muxregdst[1] {} regDST:inst15|Mux1~0 {} regDST:inst15|regDSTOut[1] {} } { 0.000ns 0.270ns 0.206ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.936 ns" { clk unidadeControle:inst25|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.936 ns" { clk {} clk~combout {} unidadeControle:inst25|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[1] {} } { 0.000ns 0.000ns 1.336ns 0.762ns 2.433ns 1.531ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.648 ns" { clk unidadeControle:inst25|muxregdst[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.648 ns" { clk {} clk~combout {} unidadeControle:inst25|muxregdst[1] {} } { 0.000ns 0.000ns 1.146ns } { 0.000ns 0.884ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.754 ns" { unidadeControle:inst25|muxregdst[1] regDST:inst15|Mux1~0 regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.754 ns" { unidadeControle:inst25|muxregdst[1] {} regDST:inst15|Mux1~0 {} regDST:inst15|regDSTOut[1] {} } { 0.000ns 0.270ns 0.206ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div:inst31\|loDiv\[0\] reset clk 15.397 ns register " "Info: tsu for register \"div:inst31\|loDiv\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 15.397 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.356 ns + Longest pin register " "Info: + Longest pin to register delay is 18.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns reset 1 PIN PIN_W37 542 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W37; Fanout = 542; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.402 ns) + CELL(0.366 ns) 6.652 ns div:inst31\|counter~1 2 COMB LCCOMB_X51_Y36_N18 31 " "Info: 2: + IC(5.402 ns) + CELL(0.366 ns) = 6.652 ns; Loc. = LCCOMB_X51_Y36_N18; Fanout = 31; COMB Node = 'div:inst31\|counter~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.768 ns" { reset div:inst31|counter~1 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.272 ns) 8.297 ns div:inst31\|Mux0~16 3 COMB LCCOMB_X25_Y38_N20 1 " "Info: 3: + IC(1.373 ns) + CELL(0.272 ns) = 8.297 ns; Loc. = LCCOMB_X25_Y38_N20; Fanout = 1; COMB Node = 'div:inst31\|Mux0~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.645 ns" { div:inst31|counter~1 div:inst31|Mux0~16 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 8.552 ns div:inst31\|Mux0~20 4 COMB LCCOMB_X25_Y38_N28 1 " "Info: 4: + IC(0.202 ns) + CELL(0.053 ns) = 8.552 ns; Loc. = LCCOMB_X25_Y38_N28; Fanout = 1; COMB Node = 'div:inst31\|Mux0~20'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { div:inst31|Mux0~16 div:inst31|Mux0~20 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.272 ns) 10.141 ns div:inst31\|Mux0~32 5 COMB LCCOMB_X45_Y37_N26 7 " "Info: 5: + IC(1.317 ns) + CELL(0.272 ns) = 10.141 ns; Loc. = LCCOMB_X45_Y37_N26; Fanout = 7; COMB Node = 'div:inst31\|Mux0~32'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { div:inst31|Mux0~20 div:inst31|Mux0~32 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 10.408 ns div:inst31\|LessThan0~14 6 COMB LCCOMB_X45_Y37_N28 1 " "Info: 6: + IC(0.214 ns) + CELL(0.053 ns) = 10.408 ns; Loc. = LCCOMB_X45_Y37_N28; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { div:inst31|Mux0~32 div:inst31|LessThan0~14 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.053 ns) 10.957 ns div:inst31\|LessThan0~15 7 COMB LCCOMB_X49_Y37_N4 1 " "Info: 7: + IC(0.496 ns) + CELL(0.053 ns) = 10.957 ns; Loc. = LCCOMB_X49_Y37_N4; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.549 ns" { div:inst31|LessThan0~14 div:inst31|LessThan0~15 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 11.212 ns div:inst31\|LessThan0~16 8 COMB LCCOMB_X49_Y37_N10 1 " "Info: 8: + IC(0.202 ns) + CELL(0.053 ns) = 11.212 ns; Loc. = LCCOMB_X49_Y37_N10; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { div:inst31|LessThan0~15 div:inst31|LessThan0~16 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 11.470 ns div:inst31\|LessThan0~17 9 COMB LCCOMB_X49_Y37_N28 1 " "Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 11.470 ns; Loc. = LCCOMB_X49_Y37_N28; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { div:inst31|LessThan0~16 div:inst31|LessThan0~17 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.154 ns) 11.825 ns div:inst31\|LessThan0~18 10 COMB LCCOMB_X49_Y37_N16 1 " "Info: 10: + IC(0.201 ns) + CELL(0.154 ns) = 11.825 ns; Loc. = LCCOMB_X49_Y37_N16; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.355 ns" { div:inst31|LessThan0~17 div:inst31|LessThan0~18 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 12.078 ns div:inst31\|LessThan0~19 11 COMB LCCOMB_X49_Y37_N20 1 " "Info: 11: + IC(0.200 ns) + CELL(0.053 ns) = 12.078 ns; Loc. = LCCOMB_X49_Y37_N20; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { div:inst31|LessThan0~18 div:inst31|LessThan0~19 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 12.327 ns div:inst31\|LessThan0~20 12 COMB LCCOMB_X49_Y37_N24 1 " "Info: 12: + IC(0.196 ns) + CELL(0.053 ns) = 12.327 ns; Loc. = LCCOMB_X49_Y37_N24; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~20'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.249 ns" { div:inst31|LessThan0~19 div:inst31|LessThan0~20 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.053 ns) 13.147 ns div:inst31\|LessThan0~21 13 COMB LCCOMB_X53_Y34_N26 1 " "Info: 13: + IC(0.767 ns) + CELL(0.053 ns) = 13.147 ns; Loc. = LCCOMB_X53_Y34_N26; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~21'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.820 ns" { div:inst31|LessThan0~20 div:inst31|LessThan0~21 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 13.410 ns div:inst31\|LessThan0~24 14 COMB LCCOMB_X53_Y34_N28 3 " "Info: 14: + IC(0.210 ns) + CELL(0.053 ns) = 13.410 ns; Loc. = LCCOMB_X53_Y34_N28; Fanout = 3; COMB Node = 'div:inst31\|LessThan0~24'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { div:inst31|LessThan0~21 div:inst31|LessThan0~24 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 13.781 ns div:inst31\|LessThan0~26 15 COMB LCCOMB_X53_Y34_N20 214 " "Info: 15: + IC(0.217 ns) + CELL(0.154 ns) = 13.781 ns; Loc. = LCCOMB_X53_Y34_N20; Fanout = 214; COMB Node = 'div:inst31\|LessThan0~26'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.371 ns" { div:inst31|LessThan0~24 div:inst31|LessThan0~26 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.053 ns) 15.327 ns div:inst31\|Equal2~13 16 COMB LCCOMB_X48_Y41_N16 1 " "Info: 16: + IC(1.493 ns) + CELL(0.053 ns) = 15.327 ns; Loc. = LCCOMB_X48_Y41_N16; Fanout = 1; COMB Node = 'div:inst31\|Equal2~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.546 ns" { div:inst31|LessThan0~26 div:inst31|Equal2~13 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.053 ns) 16.715 ns div:inst31\|Equal2~18 17 COMB LCCOMB_X49_Y38_N18 1 " "Info: 17: + IC(1.335 ns) + CELL(0.053 ns) = 16.715 ns; Loc. = LCCOMB_X49_Y38_N18; Fanout = 1; COMB Node = 'div:inst31\|Equal2~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.388 ns" { div:inst31|Equal2~13 div:inst31|Equal2~18 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.154 ns) 17.075 ns div:inst31\|always0~1 18 COMB LCCOMB_X49_Y38_N28 32 " "Info: 18: + IC(0.206 ns) + CELL(0.154 ns) = 17.075 ns; Loc. = LCCOMB_X49_Y38_N28; Fanout = 32; COMB Node = 'div:inst31\|always0~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { div:inst31|Equal2~18 div:inst31|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.503 ns) 18.356 ns div:inst31\|loDiv\[0\] 19 REG LCFF_X51_Y40_N17 1 " "Info: 19: + IC(0.778 ns) + CELL(0.503 ns) = 18.356 ns; Loc. = LCFF_X51_Y40_N17; Fanout = 1; REG Node = 'div:inst31\|loDiv\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.281 ns" { div:inst31|always0~1 div:inst31|loDiv[0] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 18.21 % ) " "Info: Total cell delay = 3.342 ns ( 18.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.014 ns ( 81.79 % ) " "Info: Total interconnect delay = 15.014 ns ( 81.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "18.356 ns" { reset div:inst31|counter~1 div:inst31|Mux0~16 div:inst31|Mux0~20 div:inst31|Mux0~32 div:inst31|LessThan0~14 div:inst31|LessThan0~15 div:inst31|LessThan0~16 div:inst31|LessThan0~17 div:inst31|LessThan0~18 div:inst31|LessThan0~19 div:inst31|LessThan0~20 div:inst31|LessThan0~21 div:inst31|LessThan0~24 div:inst31|LessThan0~26 div:inst31|Equal2~13 div:inst31|Equal2~18 div:inst31|always0~1 div:inst31|loDiv[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "18.356 ns" { reset {} reset~combout {} div:inst31|counter~1 {} div:inst31|Mux0~16 {} div:inst31|Mux0~20 {} div:inst31|Mux0~32 {} div:inst31|LessThan0~14 {} div:inst31|LessThan0~15 {} div:inst31|LessThan0~16 {} div:inst31|LessThan0~17 {} div:inst31|LessThan0~18 {} div:inst31|LessThan0~19 {} div:inst31|LessThan0~20 {} div:inst31|LessThan0~21 {} div:inst31|LessThan0~24 {} div:inst31|LessThan0~26 {} div:inst31|Equal2~13 {} div:inst31|Equal2~18 {} div:inst31|always0~1 {} div:inst31|loDiv[0] {} } { 0.000ns 0.000ns 5.402ns 1.373ns 0.202ns 1.317ns 0.214ns 0.496ns 0.202ns 0.205ns 0.201ns 0.200ns 0.196ns 0.767ns 0.210ns 0.217ns 1.493ns 1.335ns 0.206ns 0.778ns } { 0.000ns 0.884ns 0.366ns 0.272ns 0.053ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.154ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.049 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 19 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 19; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2055 " "Info: 2: + IC(0.313 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2055; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.313 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.618 ns) 3.049 ns div:inst31\|loDiv\[0\] 3 REG LCFF_X51_Y40_N17 1 " "Info: 3: + IC(1.234 ns) + CELL(0.618 ns) = 3.049 ns; Loc. = LCFF_X51_Y40_N17; Fanout = 1; REG Node = 'div:inst31\|loDiv\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.852 ns" { clk~clkctrl div:inst31|loDiv[0] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 49.26 % ) " "Info: Total cell delay = 1.502 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.547 ns ( 50.74 % ) " "Info: Total interconnect delay = 1.547 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.049 ns" { clk clk~clkctrl div:inst31|loDiv[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.049 ns" { clk {} clk~combout {} clk~clkctrl {} div:inst31|loDiv[0] {} } { 0.000ns 0.000ns 0.313ns 1.234ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "18.356 ns" { reset div:inst31|counter~1 div:inst31|Mux0~16 div:inst31|Mux0~20 div:inst31|Mux0~32 div:inst31|LessThan0~14 div:inst31|LessThan0~15 div:inst31|LessThan0~16 div:inst31|LessThan0~17 div:inst31|LessThan0~18 div:inst31|LessThan0~19 div:inst31|LessThan0~20 div:inst31|LessThan0~21 div:inst31|LessThan0~24 div:inst31|LessThan0~26 div:inst31|Equal2~13 div:inst31|Equal2~18 div:inst31|always0~1 div:inst31|loDiv[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "18.356 ns" { reset {} reset~combout {} div:inst31|counter~1 {} div:inst31|Mux0~16 {} div:inst31|Mux0~20 {} div:inst31|Mux0~32 {} div:inst31|LessThan0~14 {} div:inst31|LessThan0~15 {} div:inst31|LessThan0~16 {} div:inst31|LessThan0~17 {} div:inst31|LessThan0~18 {} div:inst31|LessThan0~19 {} div:inst31|LessThan0~20 {} div:inst31|LessThan0~21 {} div:inst31|LessThan0~24 {} div:inst31|LessThan0~26 {} div:inst31|Equal2~13 {} div:inst31|Equal2~18 {} div:inst31|always0~1 {} div:inst31|loDiv[0] {} } { 0.000ns 0.000ns 5.402ns 1.373ns 0.202ns 1.317ns 0.214ns 0.496ns 0.202ns 0.205ns 0.201ns 0.200ns 0.196ns 0.767ns 0.210ns 0.217ns 1.493ns 1.335ns 0.206ns 0.778ns } { 0.000ns 0.884ns 0.366ns 0.272ns 0.053ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.154ns 0.503ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.049 ns" { clk clk~clkctrl div:inst31|loDiv[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.049 ns" { clk {} clk~combout {} clk~clkctrl {} div:inst31|loDiv[0] {} } { 0.000ns 0.000ns 0.313ns 1.234ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluresult\[26\] aluSrcA:inst\|aluSrcAOut\[0\] 21.163 ns register " "Info: tco from clock \"clk\" to destination pin \"aluresult\[26\]\" through register \"aluSrcA:inst\|aluSrcAOut\[0\]\" is 21.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.808 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 19 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 19; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.712 ns) 2.826 ns unidadeControle:inst25\|muxalusrca\[1\] 2 REG LCFF_X17_Y33_N31 35 " "Info: 2: + IC(1.230 ns) + CELL(0.712 ns) = 2.826 ns; Loc. = LCFF_X17_Y33_N31; Fanout = 35; REG Node = 'unidadeControle:inst25\|muxalusrca\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.942 ns" { clk unidadeControle:inst25|muxalusrca[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.225 ns) 3.747 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X23_Y33_N6 1 " "Info: 3: + IC(0.696 ns) + CELL(0.225 ns) = 3.747 ns; Loc. = LCCOMB_X23_Y33_N6; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.921 ns" { unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(0.000 ns) 6.215 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.468 ns) + CELL(0.000 ns) = 6.215 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.468 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.053 ns) 7.808 ns aluSrcA:inst\|aluSrcAOut\[0\] 5 REG LCCOMB_X29_Y33_N16 5 " "Info: 5: + IC(1.540 ns) + CELL(0.053 ns) = 7.808 ns; Loc. = LCCOMB_X29_Y33_N16; Fanout = 5; REG Node = 'aluSrcA:inst\|aluSrcAOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 24.00 % ) " "Info: Total cell delay = 1.874 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.934 ns ( 76.00 % ) " "Info: Total interconnect delay = 5.934 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.808 ns" { clk unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.808 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[1] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[0] {} } { 0.000ns 0.000ns 1.230ns 0.696ns 2.468ns 1.540ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.355 ns + Longest register pin " "Info: + Longest register to pin delay is 13.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[0\] 1 REG LCCOMB_X29_Y33_N16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y33_N16; Fanout = 5; REG Node = 'aluSrcA:inst\|aluSrcAOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.272 ns Ula32:inst3\|carry_temp\[0\]~1 2 COMB LCCOMB_X29_Y33_N18 5 " "Info: 2: + IC(0.219 ns) + CELL(0.053 ns) = 0.272 ns; Loc. = LCCOMB_X29_Y33_N18; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[0\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { aluSrcA:inst|aluSrcAOut[0] Ula32:inst3|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.228 ns) 0.762 ns Ula32:inst3\|carry_temp\[2\]~3 3 COMB LCCOMB_X29_Y33_N6 1 " "Info: 3: + IC(0.262 ns) + CELL(0.228 ns) = 0.762 ns; Loc. = LCCOMB_X29_Y33_N6; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[2\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.490 ns" { Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 1.280 ns Ula32:inst3\|carry_temp\[5\]~6 4 COMB LCCOMB_X29_Y33_N30 4 " "Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 1.280 ns; Loc. = LCCOMB_X29_Y33_N30; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.518 ns" { Ula32:inst3|carry_temp[2]~3 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.552 ns Ula32:inst3\|carry_temp\[7\]~7 5 COMB LCCOMB_X29_Y33_N0 5 " "Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 1.552 ns; Loc. = LCCOMB_X29_Y33_N0; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 1.836 ns Ula32:inst3\|carry_temp\[9\]~8 6 COMB LCCOMB_X29_Y33_N22 5 " "Info: 6: + IC(0.231 ns) + CELL(0.053 ns) = 1.836 ns; Loc. = LCCOMB_X29_Y33_N22; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 2.209 ns Ula32:inst3\|carry_temp\[11\]~9 7 COMB LCCOMB_X29_Y33_N10 5 " "Info: 7: + IC(0.320 ns) + CELL(0.053 ns) = 2.209 ns; Loc. = LCCOMB_X29_Y33_N10; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.373 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.470 ns Ula32:inst3\|carry_temp\[13\]~10 8 COMB LCCOMB_X29_Y33_N14 5 " "Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 2.470 ns; Loc. = LCCOMB_X29_Y33_N14; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.053 ns) 3.042 ns Ula32:inst3\|carry_temp\[15\]~11 9 COMB LCCOMB_X25_Y33_N18 5 " "Info: 9: + IC(0.519 ns) + CELL(0.053 ns) = 3.042 ns; Loc. = LCCOMB_X25_Y33_N18; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.572 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.053 ns) 3.424 ns Ula32:inst3\|carry_temp\[17\]~12 10 COMB LCCOMB_X24_Y33_N0 5 " "Info: 10: + IC(0.329 ns) + CELL(0.053 ns) = 3.424 ns; Loc. = LCCOMB_X24_Y33_N0; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.382 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.693 ns Ula32:inst3\|carry_temp\[19\]~13 11 COMB LCCOMB_X24_Y33_N4 6 " "Info: 11: + IC(0.216 ns) + CELL(0.053 ns) = 3.693 ns; Loc. = LCCOMB_X24_Y33_N4; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 3.977 ns Ula32:inst3\|carry_temp\[21\]~14 12 COMB LCCOMB_X24_Y33_N26 6 " "Info: 12: + IC(0.231 ns) + CELL(0.053 ns) = 3.977 ns; Loc. = LCCOMB_X24_Y33_N26; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.254 ns Ula32:inst3\|carry_temp\[23\]~15 13 COMB LCCOMB_X24_Y33_N14 6 " "Info: 13: + IC(0.224 ns) + CELL(0.053 ns) = 4.254 ns; Loc. = LCCOMB_X24_Y33_N14; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.526 ns Ula32:inst3\|carry_temp\[25\]~16 14 COMB LCCOMB_X24_Y33_N18 6 " "Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 4.526 ns; Loc. = LCCOMB_X24_Y33_N18; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.225 ns) 6.151 ns Ula32:inst3\|Mux5~1 15 COMB LCCOMB_X23_Y34_N6 4 " "Info: 15: + IC(1.400 ns) + CELL(0.225 ns) = 6.151 ns; Loc. = LCCOMB_X23_Y34_N6; Fanout = 4; COMB Node = 'Ula32:inst3\|Mux5~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.625 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|Mux5~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.010 ns) + CELL(2.194 ns) 13.355 ns aluresult\[26\] 16 PIN PIN_G2 0 " "Info: 16: + IC(5.010 ns) + CELL(2.194 ns) = 13.355 ns; Loc. = PIN_G2; Fanout = 0; PIN Node = 'aluresult\[26\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.204 ns" { Ula32:inst3|Mux5~1 aluresult[26] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 128 3344 3520 144 "aluresult\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.502 ns ( 26.22 % ) " "Info: Total cell delay = 3.502 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.853 ns ( 73.78 % ) " "Info: Total interconnect delay = 9.853 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.355 ns" { aluSrcA:inst|aluSrcAOut[0] Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[2]~3 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|Mux5~1 aluresult[26] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.355 ns" { aluSrcA:inst|aluSrcAOut[0] {} Ula32:inst3|carry_temp[0]~1 {} Ula32:inst3|carry_temp[2]~3 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|Mux5~1 {} aluresult[26] {} } { 0.000ns 0.219ns 0.262ns 0.246ns 0.219ns 0.231ns 0.320ns 0.208ns 0.519ns 0.329ns 0.216ns 0.231ns 0.224ns 0.219ns 1.400ns 5.010ns } { 0.000ns 0.053ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 2.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.808 ns" { clk unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.808 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[1] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[0] {} } { 0.000ns 0.000ns 1.230ns 0.696ns 2.468ns 1.540ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.355 ns" { aluSrcA:inst|aluSrcAOut[0] Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[2]~3 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|Mux5~1 aluresult[26] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.355 ns" { aluSrcA:inst|aluSrcAOut[0] {} Ula32:inst3|carry_temp[0]~1 {} Ula32:inst3|carry_temp[2]~3 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|Mux5~1 {} aluresult[26] {} } { 0.000ns 0.219ns 0.262ns 0.246ns 0.219ns 0.231ns 0.320ns 0.208ns 0.519ns 0.329ns 0.216ns 0.231ns 0.224ns 0.219ns 1.400ns 5.010ns } { 0.000ns 0.053ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 2.194ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset resetD2 6.822 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"resetD2\" is 6.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns reset 1 PIN PIN_W37 542 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W37; Fanout = 542; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.764 ns) + CELL(2.174 ns) 6.822 ns resetD2 2 PIN PIN_T37 0 " "Info: 2: + IC(3.764 ns) + CELL(2.174 ns) = 6.822 ns; Loc. = PIN_T37; Fanout = 0; PIN Node = 'resetD2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.938 ns" { reset resetD2 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 304 1760 1936 320 "resetD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.058 ns ( 44.83 % ) " "Info: Total cell delay = 3.058 ns ( 44.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 55.17 % ) " "Info: Total interconnect delay = 3.764 ns ( 55.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.822 ns" { reset resetD2 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.822 ns" { reset {} reset~combout {} resetD2 {} } { 0.000ns 0.000ns 3.764ns } { 0.000ns 0.884ns 2.174ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst25\|state.blm2_wait reset clk -2.139 ns register " "Info: th for register \"unidadeControle:inst25\|state.blm2_wait\" (data pin = \"reset\", clock pin = \"clk\") is -2.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.105 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 19 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 19; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2055 " "Info: 2: + IC(0.313 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2055; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.313 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.618 ns) 3.105 ns unidadeControle:inst25\|state.blm2_wait 3 REG LCFF_X15_Y35_N17 4 " "Info: 3: + IC(1.290 ns) + CELL(0.618 ns) = 3.105 ns; Loc. = LCFF_X15_Y35_N17; Fanout = 4; REG Node = 'unidadeControle:inst25\|state.blm2_wait'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.908 ns" { clk~clkctrl unidadeControle:inst25|state.blm2_wait } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 48.37 % ) " "Info: Total cell delay = 1.502 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 51.63 % ) " "Info: Total interconnect delay = 1.603 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.105 ns" { clk clk~clkctrl unidadeControle:inst25|state.blm2_wait } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.105 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|state.blm2_wait {} } { 0.000ns 0.000ns 0.313ns 1.290ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 174 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.393 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns reset 1 PIN PIN_W37 542 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W37; Fanout = 542; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.397 ns) 5.393 ns unidadeControle:inst25\|state.blm2_wait 2 REG LCFF_X15_Y35_N17 4 " "Info: 2: + IC(4.112 ns) + CELL(0.397 ns) = 5.393 ns; Loc. = LCFF_X15_Y35_N17; Fanout = 4; REG Node = 'unidadeControle:inst25\|state.blm2_wait'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.509 ns" { reset unidadeControle:inst25|state.blm2_wait } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.281 ns ( 23.75 % ) " "Info: Total cell delay = 1.281 ns ( 23.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 76.25 % ) " "Info: Total interconnect delay = 4.112 ns ( 76.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.393 ns" { reset unidadeControle:inst25|state.blm2_wait } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.393 ns" { reset {} reset~combout {} unidadeControle:inst25|state.blm2_wait {} } { 0.000ns 0.000ns 4.112ns } { 0.000ns 0.884ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.105 ns" { clk clk~clkctrl unidadeControle:inst25|state.blm2_wait } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.105 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|state.blm2_wait {} } { 0.000ns 0.000ns 0.313ns 1.290ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.393 ns" { reset unidadeControle:inst25|state.blm2_wait } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.393 ns" { reset {} reset~combout {} unidadeControle:inst25|state.blm2_wait {} } { 0.000ns 0.000ns 4.112ns } { 0.000ns 0.884ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 201 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4424 " "Info: Peak virtual memory: 4424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 07:41:00 2019 " "Info: Processing ended: Sat Oct 19 07:41:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
