# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do lsd10_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/13.0sp1/lsd10/lsd10.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lsd10
# -- Compiling architecture funcao of lsd10
# 
# vcom -93 -work work {C:/altera/13.0sp1/lsd10/tb_lsd10.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity tb_lsd10
# -- Compiling architecture teste of tb_lsd10
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_lsd10
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_lsd10 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_lsd10(teste)
# Loading work.lsd10(funcao)
# ** Error: (vsim-7) Failed to open VHDL file "arquivo.txt" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_lsd10
# ** Error: (vsim-7) Failed to open VHDL file "saida2.txt" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_lsd10
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "arquivo.txt" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /tb_lsd10/line__23 File: C:/altera/13.0sp1/lsd10/tb_lsd10.vhd
# Fatal error in Process line__23 at C:/altera/13.0sp1/lsd10/tb_lsd10.vhd line 31
# 
# HDL call sequence:
# Stopped at C:/altera/13.0sp1/lsd10/tb_lsd10.vhd 31 Process line__23
# 
