/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [18:0] _03_;
  reg [3:0] _04_;
  reg [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_41z;
  wire [27:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [2:0] celloutsig_0_55z;
  wire [4:0] celloutsig_0_56z;
  wire [10:0] celloutsig_0_58z;
  wire [5:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_60z;
  wire [5:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [57:0] celloutsig_0_63z;
  wire [4:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_83z;
  wire [35:0] celloutsig_0_86z;
  wire [7:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [32:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = ~(celloutsig_0_10z & celloutsig_0_32z);
  assign celloutsig_0_62z = ~(celloutsig_0_37z[0] & celloutsig_0_61z[3]);
  assign celloutsig_1_10z = ~(celloutsig_1_3z[6] & celloutsig_1_1z);
  assign celloutsig_0_13z = ~(_00_ & celloutsig_0_7z[3]);
  assign celloutsig_0_16z = !(celloutsig_0_12z[3] ? celloutsig_0_13z : celloutsig_0_3z);
  assign celloutsig_0_19z = !(celloutsig_0_13z ? celloutsig_0_18z[9] : celloutsig_0_14z);
  assign celloutsig_0_30z = !(celloutsig_0_23z ? celloutsig_0_20z : celloutsig_0_12z[4]);
  assign celloutsig_0_3z = ~in_data[69];
  assign celloutsig_0_33z = ~in_data[23];
  assign celloutsig_0_46z = ~celloutsig_0_19z;
  assign celloutsig_1_7z = ~celloutsig_1_2z[1];
  assign celloutsig_0_14z = ~celloutsig_0_7z[2];
  assign celloutsig_0_15z = ~celloutsig_0_8z;
  assign celloutsig_0_25z = ~celloutsig_0_11z;
  assign celloutsig_0_0z = ~((in_data[79] | in_data[42]) & in_data[38]);
  assign celloutsig_1_0z = ~((in_data[165] | in_data[140]) & in_data[142]);
  assign celloutsig_0_51z = ~((celloutsig_0_20z | celloutsig_0_42z[26]) & (celloutsig_0_46z | celloutsig_0_7z[1]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z | _02_) & (celloutsig_0_5z[1] | celloutsig_0_3z));
  assign celloutsig_0_29z = ~((celloutsig_0_24z[0] | celloutsig_0_28z[8]) & (celloutsig_0_15z | celloutsig_0_19z));
  assign celloutsig_0_43z = celloutsig_0_12z[4:0] + { celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_19z };
  reg [18:0] _26_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _26_ <= 19'h00000;
    else _26_ <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign { _03_[18:16], _00_, _03_[14], _01_, _03_[12:9], _02_, _03_[7:0] } = _26_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_41z[6:5], celloutsig_0_45z, celloutsig_0_17z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 5'h00;
    else _05_ <= celloutsig_1_8z;
  assign celloutsig_0_32z = { in_data[25:24], celloutsig_0_28z } === { _03_[18:16], _00_, _03_[14], _01_, _03_[12], celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_20z = celloutsig_0_5z[4:0] > { _03_[4:1], celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_5z[5], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_1z } > { celloutsig_0_7z[1:0], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_8z = { celloutsig_0_5z[1], celloutsig_0_2z } <= { in_data[9:7], celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_5z[4:2] <= { _03_[16], _00_, _03_[14] };
  assign celloutsig_0_35z = ! celloutsig_0_2z;
  assign celloutsig_0_17z = ! celloutsig_0_12z[4:0];
  assign celloutsig_0_41z = { celloutsig_0_18z[7:2], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_32z } % { 1'h1, celloutsig_0_22z[6:3], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_8z };
  assign celloutsig_0_83z = { celloutsig_0_39z[0], celloutsig_0_56z } % { 1'h1, celloutsig_0_63z[33:31], celloutsig_0_51z, celloutsig_0_14z };
  assign celloutsig_1_6z = { in_data[142:111], celloutsig_1_5z } % { 1'h1, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_4z[5:3], celloutsig_1_4z[5], celloutsig_1_4z[1] } % { 1'h1, in_data[145:142] };
  assign celloutsig_0_1z = { in_data[2:1], celloutsig_0_0z } != in_data[46:44];
  assign celloutsig_0_37z = - celloutsig_0_2z;
  assign celloutsig_0_42z = - { celloutsig_0_38z[11:3], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_37z };
  assign celloutsig_0_55z = - { celloutsig_0_53z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_3z = - { in_data[115:104], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = - in_data[82:80];
  assign celloutsig_0_28z = - { celloutsig_0_26z[3:1], celloutsig_0_5z };
  assign celloutsig_0_63z = ~ { in_data[63:32], celloutsig_0_27z, celloutsig_0_58z, celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_1_18z = ~ { celloutsig_1_6z[4], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_31z = ~ celloutsig_0_26z[6:3];
  assign celloutsig_0_53z = celloutsig_0_23z & celloutsig_0_34z[10];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[154];
  assign celloutsig_1_5z = celloutsig_1_0z & celloutsig_1_2z[0];
  assign celloutsig_1_19z = celloutsig_1_3z[3] & _05_[4];
  assign celloutsig_0_11z = celloutsig_0_1z & celloutsig_0_8z;
  assign celloutsig_0_4z = { in_data[13:12], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z } >> { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_86z = { celloutsig_0_63z[36:19], celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_83z, celloutsig_0_43z } >> { celloutsig_0_7z[4:2], celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_60z, celloutsig_0_45z, celloutsig_0_2z, celloutsig_0_19z, _04_, celloutsig_0_19z };
  assign celloutsig_0_34z = { _03_[5], celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_7z } >>> { celloutsig_0_24z[2], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_32z };
  assign celloutsig_0_5z = { celloutsig_0_4z[4:3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } >>> in_data[44:39];
  assign celloutsig_0_87z = celloutsig_0_63z[55:48] >>> { celloutsig_0_86z[30], celloutsig_0_62z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_2z = { in_data[112:110], celloutsig_1_1z } >>> { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_22z = celloutsig_0_18z[7:0] >>> { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_27z = { celloutsig_0_26z[9:5], celloutsig_0_14z } >>> { celloutsig_0_7z[3:0], celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_38z = { celloutsig_0_28z[2:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_30z } ~^ { celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_29z };
  assign celloutsig_0_39z = { celloutsig_0_37z, celloutsig_0_37z } ~^ in_data[55:50];
  assign celloutsig_0_56z = celloutsig_0_4z[5:1] ~^ { celloutsig_0_26z[3:2], celloutsig_0_2z };
  assign celloutsig_0_58z = { celloutsig_0_34z[8:4], celloutsig_0_5z } ~^ { celloutsig_0_34z[7:1], celloutsig_0_55z, celloutsig_0_33z };
  assign celloutsig_0_61z = { celloutsig_0_26z[4:0], celloutsig_0_16z } ~^ celloutsig_0_39z;
  assign celloutsig_0_24z = { _03_[14], _01_, _03_[12] } ~^ celloutsig_0_5z[2:0];
  assign celloutsig_0_26z = { celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_8z } ~^ { _03_[11:9], _02_, _03_[7:0] };
  assign celloutsig_0_60z = { celloutsig_0_43z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_43z } ^ { celloutsig_0_27z[3], celloutsig_0_43z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_45z };
  assign celloutsig_0_7z = { in_data[5:3], celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_4z[4:2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z } ^ { celloutsig_0_5z[5:1], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_12z[9:3], celloutsig_0_2z } ^ in_data[86:77];
  assign { celloutsig_1_4z[3], celloutsig_1_4z[5], celloutsig_1_4z[1:0], celloutsig_1_4z[4] } = ~ { celloutsig_1_2z, celloutsig_1_1z };
  assign { _03_[15], _03_[13], _03_[8] } = { _00_, _01_, _02_ };
  assign celloutsig_1_4z[2] = celloutsig_1_4z[5];
  assign { out_data[131:128], out_data[96], out_data[63:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z[34:3], celloutsig_0_87z };
endmodule
