{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701185251141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701185251142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 16:27:31 2023 " "Processing started: Tue Nov 28 16:27:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701185251142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185251142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185251142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701185251323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701185251324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/clk_gater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/clk_gater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gater-rtl " "Found design unit 1: clk_gater-rtl" {  } { { "hdl/clk_gater.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263380 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gater " "Found entity 1: clk_gater" {  } { { "hdl/clk_gater.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/shifter90/shifter90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/shifter90/shifter90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter90-SYN " "Found design unit 1: shifter90-SYN" {  } { { "hdl/shifter90/shifter90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter90/shifter90.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263381 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter90 " "Found entity 1: shifter90" {  } { { "hdl/shifter90/shifter90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter90/shifter90.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/shifter360/shifter360.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/shifter360/shifter360.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter360-SYN " "Found design unit 1: shifter360-SYN" {  } { { "hdl/shifter360/shifter360.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter360/shifter360.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263382 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter360 " "Found entity 1: shifter360" {  } { { "hdl/shifter360/shifter360.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter360/shifter360.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/counter_11bit_updown/counter_11bit_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/counter_11bit_updown/counter_11bit_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_11bit_updown-SYN " "Found design unit 1: counter_11bit_updown-SYN" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263383 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_11bit_updown " "Found entity 1: counter_11bit_updown" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_22bit_1pipe-SYN " "Found design unit 1: adder_22bit_1pipe-SYN" {  } { { "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263384 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_22bit_1pipe " "Found entity 1: adder_22bit_1pipe" {  } { { "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-behavior " "Found design unit 1: tristate_buffer-behavior" {  } { { "hdl/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/tristate_buffer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263385 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "hdl/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/timer_14bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/timer_14bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_14bit-rtl " "Found design unit 1: timer_14bit-rtl" {  } { { "hdl/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263386 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_14bit " "Found entity 1: timer_14bit" {  } { { "hdl/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-behavior " "Found design unit 1: t_flipflop-behavior" {  } { { "hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263386 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_EU-rtl " "Found design unit 1: synchronizer_EU-rtl" {  } { { "hdl/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263387 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_EU " "Found entity 1: synchronizer_EU" {  } { { "hdl/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_CU-fsm " "Found design unit 1: synchronizer_CU-fsm" {  } { { "hdl/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263388 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_CU " "Found entity 1: synchronizer_CU" {  } { { "hdl/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "hdl/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263389 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "hdl/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263389 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/SDR_to_DDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/SDR_to_DDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDR_to_DDR_converter-rtl " "Found design unit 1: SDR_to_DDR_converter-rtl" {  } { { "hdl/SDR_to_DDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263390 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDR_to_DDR_converter " "Found entity 1: SDR_to_DDR_converter" {  } { { "hdl/SDR_to_DDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/reg_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/reg_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_negedge-behavior " "Found design unit 1: reg_negedge-behavior" {  } { { "hdl/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg_negedge.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263391 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_negedge " "Found entity 1: reg_negedge" {  } { { "hdl/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg_negedge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263392 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "hdl/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263393 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "hdl/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263394 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/decoder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/decoder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2bit-behavior " "Found design unit 1: decoder_2bit-behavior" {  } { { "hdl/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263394 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bit " "Found entity 1: decoder_2bit" {  } { { "hdl/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/DDR_to_SDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/DDR_to_SDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter-rtl " "Found design unit 1: DDR_to_SDR_converter-rtl" {  } { { "hdl/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263396 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter " "Found entity 1: DDR_to_SDR_converter" {  } { { "hdl/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263397 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "hdl/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263398 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "hdl/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/conf_builder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/conf_builder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conf_builder-rtl " "Found design unit 1: conf_builder-rtl" {  } { { "hdl/conf_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/conf_builder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263399 ""} { "Info" "ISGN_ENTITY_NAME" "1 conf_builder " "Found entity 1: conf_builder" {  } { { "hdl/conf_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/conf_builder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "hdl/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263400 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "hdl/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/CA_unpacker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/CA_unpacker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_unpacker-rtl " "Found design unit 1: CA_unpacker-rtl" {  } { { "hdl/CA_unpacker.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_unpacker.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263402 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_unpacker " "Found entity 1: CA_unpacker" {  } { { "hdl/CA_unpacker.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_unpacker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/CA_builder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/CA_builder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_builder-rtl " "Found design unit 1: CA_builder-rtl" {  } { { "hdl/CA_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_builder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263403 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_builder " "Found entity 1: CA_builder" {  } { { "hdl/CA_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_builder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/avs_to_hram_converter_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/avs_to_hram_converter_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_hram_converter_EU-rtl " "Found design unit 1: avs_to_hram_converter_EU-rtl" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263406 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_hram_converter_EU " "Found entity 1: avs_to_hram_converter_EU" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/avs_to_hram_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/avs_to_hram_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_hram_converter_CU-fsm " "Found design unit 1: avs_to_hram_converter_CU-fsm" {  } { { "hdl/avs_to_hram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_CU.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263408 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_hram_converter_CU " "Found entity 1: avs_to_hram_converter_CU" {  } { { "hdl/avs_to_hram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/avs_to_hram_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/avs_to_hram_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_hram_converter-rtl " "Found design unit 1: avs_to_hram_converter-rtl" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263409 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_hram_converter " "Found entity 1: avs_to_hram_converter" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avs_to_hram_converter " "Elaborating entity \"avs_to_hram_converter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701185263474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_to_hram_converter_EU avs_to_hram_converter_EU:EU " "Elaborating entity \"avs_to_hram_converter_EU\" for hierarchy \"avs_to_hram_converter_EU:EU\"" {  } { { "hdl/avs_to_hram_converter.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_to_hram_converter_EU:EU\|reg:addr_reg " "Elaborating entity \"reg\" for hierarchy \"avs_to_hram_converter_EU:EU\|reg:addr_reg\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "addr_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_to_hram_converter_EU:EU\|reg:burstcnt_reg " "Elaborating entity \"reg\" for hierarchy \"avs_to_hram_converter_EU:EU\|reg:burstcnt_reg\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "burstcnt_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_to_hram_converter_EU:EU\|reg:datain_reg " "Elaborating entity \"reg\" for hierarchy \"avs_to_hram_converter_EU:EU\|reg:datain_reg\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "datain_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_to_hram_converter_EU:EU\|reg:conf_reg " "Elaborating entity \"reg\" for hierarchy \"avs_to_hram_converter_EU:EU\|reg:conf_reg\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "conf_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conf_builder avs_to_hram_converter_EU:EU\|conf_builder:conf_builder_inst " "Elaborating entity \"conf_builder\" for hierarchy \"avs_to_hram_converter_EU:EU\|conf_builder:conf_builder_inst\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "conf_builder_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 avs_to_hram_converter_EU:EU\|mux_4to1:dq_mux " "Elaborating entity \"mux_4to1\" for hierarchy \"avs_to_hram_converter_EU:EU\|mux_4to1:dq_mux\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "dq_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 avs_to_hram_converter_EU:EU\|mux_4to1:address_mux " "Elaborating entity \"mux_4to1\" for hierarchy \"avs_to_hram_converter_EU:EU\|mux_4to1:address_mux\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "address_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA_builder avs_to_hram_converter_EU:EU\|CA_builder:CA_builder_inst " "Elaborating entity \"CA_builder\" for hierarchy \"avs_to_hram_converter_EU:EU\|CA_builder:CA_builder_inst\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "CA_builder_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA_unpacker avs_to_hram_converter_EU:EU\|CA_unpacker:CA_unpacked_inst " "Elaborating entity \"CA_unpacker\" for hierarchy \"avs_to_hram_converter_EU:EU\|CA_unpacker:CA_unpacked_inst\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "CA_unpacked_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer avs_to_hram_converter_EU:EU\|tristate_buffer:dq_buffer " "Elaborating entity \"tristate_buffer\" for hierarchy \"avs_to_hram_converter_EU:EU\|tristate_buffer:dq_buffer\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "dq_buffer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_to_DDR_converter avs_to_hram_converter_EU:EU\|SDR_to_DDR_converter:writedata_converter " "Elaborating entity \"SDR_to_DDR_converter\" for hierarchy \"avs_to_hram_converter_EU:EU\|SDR_to_DDR_converter:writedata_converter\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "writedata_converter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 avs_to_hram_converter_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux " "Elaborating entity \"mux_2to1\" for hierarchy \"avs_to_hram_converter_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\"" {  } { { "hdl/SDR_to_DDR_converter.vhd" "outmux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gater avs_to_hram_converter_EU:EU\|clk_gater:CK_gater " "Elaborating entity \"clk_gater\" for hierarchy \"avs_to_hram_converter_EU:EU\|clk_gater:CK_gater\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "CK_gater" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop avs_to_hram_converter_EU:EU\|clk_gater:CK_gater\|d_flipflop:antiglitch " "Elaborating entity \"d_flipflop\" for hierarchy \"avs_to_hram_converter_EU:EU\|clk_gater:CK_gater\|d_flipflop:antiglitch\"" {  } { { "hdl/clk_gater.vhd" "antiglitch" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter90 avs_to_hram_converter_EU:EU\|shifter90:CK_90 " "Elaborating entity \"shifter90\" for hierarchy \"avs_to_hram_converter_EU:EU\|shifter90:CK_90\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "CK_90" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\"" {  } { { "hdl/shifter90/shifter90.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter90/shifter90.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component " "Elaborated megafunction instantiation \"avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\"" {  } { { "hdl/shifter90/shifter90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter90/shifter90.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component " "Instantiated megafunction \"avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 2500 " "Parameter \"clk0_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=shifter90 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=shifter90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263550 ""}  } { { "hdl/shifter90/shifter90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter90/shifter90.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701185263550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shifter90_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/shifter90_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter90_altpll " "Found entity 1: shifter90_altpll" {  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter90_altpll avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated " "Elaborating entity \"shifter90_altpll\" for hierarchy \"avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer avs_to_hram_converter_EU:EU\|tristate_buffer:RWDS_buffer " "Elaborating entity \"tristate_buffer\" for hierarchy \"avs_to_hram_converter_EU:EU\|tristate_buffer:RWDS_buffer\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "RWDS_buffer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter360 avs_to_hram_converter_EU:EU\|shifter360:RWDS_360 " "Elaborating entity \"shifter360\" for hierarchy \"avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "RWDS_360" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\"" {  } { { "hdl/shifter360/shifter360.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter360/shifter360.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component " "Elaborated megafunction instantiation \"avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\"" {  } { { "hdl/shifter360/shifter360.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter360/shifter360.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component " "Instantiated megafunction \"avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 10000 " "Parameter \"clk0_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=shifter360 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=shifter360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263632 ""}  } { { "hdl/shifter360/shifter360.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/shifter360/shifter360.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701185263632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shifter360_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/shifter360_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter360_altpll " "Found entity 1: shifter360_altpll" {  } { { "db/shifter360_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter360_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter360_altpll avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated " "Elaborating entity \"shifter360_altpll\" for hierarchy \"avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter avs_to_hram_converter_EU:EU\|DDR_to_SDR_converter:readdata_converter " "Elaborating entity \"DDR_to_SDR_converter\" for hierarchy \"avs_to_hram_converter_EU:EU\|DDR_to_SDR_converter:readdata_converter\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "readdata_converter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_negedge avs_to_hram_converter_EU:EU\|DDR_to_SDR_converter:readdata_converter\|reg_negedge:lsb " "Elaborating entity \"reg_negedge\" for hierarchy \"avs_to_hram_converter_EU:EU\|DDR_to_SDR_converter:readdata_converter\|reg_negedge:lsb\"" {  } { { "hdl/DDR_to_SDR_converter.vhd" "lsb" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_to_hram_converter_EU:EU\|DDR_to_SDR_converter:readdata_converter\|reg:msb " "Elaborating entity \"reg\" for hierarchy \"avs_to_hram_converter_EU:EU\|DDR_to_SDR_converter:readdata_converter\|reg:msb\"" {  } { { "hdl/DDR_to_SDR_converter.vhd" "msb" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst " "Elaborating entity \"synchronizer\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "synchronizer_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_EU avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU " "Elaborating entity \"synchronizer_EU\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\"" {  } { { "hdl/synchronizer.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_Nbit:code_counter " "Elaborating entity \"counter_Nbit\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_Nbit:code_counter\"" {  } { { "hdl/synchronizer_EU.vhd" "code_counter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_Nbit:code_counter\|t_flipflop:entry_tff " "Elaborating entity \"t_flipflop\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_Nbit:code_counter\|t_flipflop:entry_tff\"" {  } { { "hdl/counter_Nbit.vhd" "entry_tff" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_flipflop avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer " "Elaborating entity \"sr_flipflop\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\"" {  } { { "hdl/synchronizer_EU.vhd" "synchronizer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2bit avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|decoder_2bit:dec " "Elaborating entity \"decoder_2bit\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|decoder_2bit:dec\"" {  } { { "hdl/synchronizer_EU.vhd" "dec" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_11bit_updown avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter " "Elaborating entity \"counter_11bit_updown\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\"" {  } { { "hdl/synchronizer_EU.vhd" "burstlen_counter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "LPM_COUNTER_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263716 ""}  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701185263716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7lh " "Found entity 1: cntr_7lh" {  } { { "db/cntr_7lh.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cntr_7lh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7lh avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\|cntr_7lh:auto_generated " "Elaborating entity \"cntr_7lh\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\|cntr_7lh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_Nbit avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp " "Elaborating entity \"comparator_Nbit\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp\"" {  } { { "hdl/synchronizer_EU.vhd" "burstlen_cmp" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_CU avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_CU:CU " "Elaborating entity \"synchronizer_CU\" for hierarchy \"avs_to_hram_converter_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_CU:CU\"" {  } { { "hdl/synchronizer.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 avs_to_hram_converter_EU:EU\|mux_2to1:readdatamux " "Elaborating entity \"mux_2to1\" for hierarchy \"avs_to_hram_converter_EU:EU\|mux_2to1:readdatamux\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "readdatamux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_22bit_1pipe avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen " "Elaborating entity \"adder_22bit_1pipe\" for hierarchy \"avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "addressgen" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "LPM_ADD_SUB_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185263777 ""}  } { { "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701185263777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89k " "Found entity 1: add_sub_89k" {  } { { "db/add_sub_89k.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/add_sub_89k.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185263819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185263819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_89k avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89k:auto_generated " "Elaborating entity \"add_sub_89k\" for hierarchy \"avs_to_hram_converter_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_14bit avs_to_hram_converter_EU:EU\|timer_14bit:deadline_timer " "Elaborating entity \"timer_14bit\" for hierarchy \"avs_to_hram_converter_EU:EU\|timer_14bit:deadline_timer\"" {  } { { "hdl/avs_to_hram_converter_EU.vhd" "deadline_timer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit avs_to_hram_converter_EU:EU\|timer_14bit:deadline_timer\|counter_Nbit:cnt " "Elaborating entity \"counter_Nbit\" for hierarchy \"avs_to_hram_converter_EU:EU\|timer_14bit:deadline_timer\|counter_Nbit:cnt\"" {  } { { "hdl/timer_14bit.vhd" "cnt" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_to_hram_converter_CU avs_to_hram_converter_CU:CU " "Elaborating entity \"avs_to_hram_converter_CU\" for hierarchy \"avs_to_hram_converter_CU:CU\"" {  } { { "hdl/avs_to_hram_converter.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185263831 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "avs_to_hram_converter_EU:EU\|reg:cntpipe1\|dout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"avs_to_hram_converter_EU:EU\|reg:cntpipe1\|dout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701185264454 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701185264454 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701185264454 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185264454 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701185264454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_to_hram_converter_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0 " "Elaborated megafunction instantiation \"avs_to_hram_converter_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185264560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_to_hram_converter_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0 " "Instantiated megafunction \"avs_to_hram_converter_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185264560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185264560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185264560 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701185264560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_06m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_06m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_06m " "Found entity 1: shift_taps_06m" {  } { { "db/shift_taps_06m.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shift_taps_06m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185264602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185264602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ik31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ik31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ik31 " "Found entity 1: altsyncram_ik31" {  } { { "db/altsyncram_ik31.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/altsyncram_ik31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185264645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185264645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185264683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185264683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185264728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185264728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701185264766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185264766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701185265390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701185266210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701185266210 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "84 " "Design contains 84 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[0\] " "Pin \"avs_readdata\[0\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[1\] " "Pin \"avs_readdata\[1\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[2\] " "Pin \"avs_readdata\[2\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[3\] " "Pin \"avs_readdata\[3\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[4\] " "Pin \"avs_readdata\[4\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[5\] " "Pin \"avs_readdata\[5\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[6\] " "Pin \"avs_readdata\[6\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[7\] " "Pin \"avs_readdata\[7\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[8\] " "Pin \"avs_readdata\[8\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[9\] " "Pin \"avs_readdata\[9\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[10\] " "Pin \"avs_readdata\[10\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[11\] " "Pin \"avs_readdata\[11\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[12\] " "Pin \"avs_readdata\[12\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[13\] " "Pin \"avs_readdata\[13\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[14\] " "Pin \"avs_readdata\[14\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[15\] " "Pin \"avs_readdata\[15\]\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_waitrequest " "Pin \"avs_waitrequest\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdatavalid " "Pin \"avs_readdatavalid\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hram_RESET_n " "Pin \"hram_RESET_n\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hram_CK " "Pin \"hram_CK\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 32 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hram_CS_n " "Pin \"hram_CS_n\" is virtual output pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 35 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_read " "Pin \"avs_read\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[0\] " "Pin \"avs_address\[0\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[1\] " "Pin \"avs_address\[1\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[2\] " "Pin \"avs_address\[2\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[3\] " "Pin \"avs_address\[3\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[4\] " "Pin \"avs_address\[4\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[5\] " "Pin \"avs_address\[5\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[6\] " "Pin \"avs_address\[6\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[7\] " "Pin \"avs_address\[7\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[8\] " "Pin \"avs_address\[8\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[9\] " "Pin \"avs_address\[9\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[10\] " "Pin \"avs_address\[10\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[11\] " "Pin \"avs_address\[11\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[14\] " "Pin \"avs_address\[14\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[15\] " "Pin \"avs_address\[15\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[12\] " "Pin \"avs_address\[12\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[13\] " "Pin \"avs_address\[13\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[16\] " "Pin \"avs_address\[16\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[17\] " "Pin \"avs_address\[17\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[18\] " "Pin \"avs_address\[18\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[19\] " "Pin \"avs_address\[19\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[22\] " "Pin \"avs_address\[22\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[20\] " "Pin \"avs_address\[20\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[21\] " "Pin \"avs_address\[21\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[23\] " "Pin \"avs_address\[23\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[24\] " "Pin \"avs_address\[24\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[25\] " "Pin \"avs_address\[25\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[26\] " "Pin \"avs_address\[26\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[27\] " "Pin \"avs_address\[27\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[28\] " "Pin \"avs_address\[28\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[29\] " "Pin \"avs_address\[29\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[30\] " "Pin \"avs_address\[30\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[31\] " "Pin \"avs_address\[31\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "reset_n " "Pin \"reset_n\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 19 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_write " "Pin \"avs_write\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[0\] " "Pin \"avs_writedata\[0\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_beginbursttransfer " "Pin \"avs_beginbursttransfer\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 28 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[10\] " "Pin \"avs_burstcount\[10\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[9\] " "Pin \"avs_burstcount\[9\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[8\] " "Pin \"avs_burstcount\[8\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[7\] " "Pin \"avs_burstcount\[7\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[6\] " "Pin \"avs_burstcount\[6\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[5\] " "Pin \"avs_burstcount\[5\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[4\] " "Pin \"avs_burstcount\[4\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[3\] " "Pin \"avs_burstcount\[3\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[0\] " "Pin \"avs_burstcount\[0\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[2\] " "Pin \"avs_burstcount\[2\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[1\] " "Pin \"avs_burstcount\[1\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 29 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[8\] " "Pin \"avs_writedata\[8\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[9\] " "Pin \"avs_writedata\[9\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[1\] " "Pin \"avs_writedata\[1\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[10\] " "Pin \"avs_writedata\[10\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[2\] " "Pin \"avs_writedata\[2\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[11\] " "Pin \"avs_writedata\[11\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[3\] " "Pin \"avs_writedata\[3\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[12\] " "Pin \"avs_writedata\[12\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[4\] " "Pin \"avs_writedata\[4\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[13\] " "Pin \"avs_writedata\[13\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[5\] " "Pin \"avs_writedata\[5\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[14\] " "Pin \"avs_writedata\[14\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[6\] " "Pin \"avs_writedata\[6\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[15\] " "Pin \"avs_writedata\[15\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[7\] " "Pin \"avs_writedata\[7\]\" is virtual input pin" {  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 25 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1701185266265 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1701185266265 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "11 " "Ignored 11 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[0\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[0\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[1\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[1\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[2\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[2\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[3\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[3\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[4\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[4\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[5\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[5\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[6\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[6\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[7\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[7\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_IGNORE_ARM_PLL_VIRTUAL_IO" "Cyclone 10 LP clk " "Ignoring Virtual Pin assignment on \"Cyclone 10 LP\" PLL pin \"clk\"" {  } {  } 0 15741 "Ignoring Virtual Pin assignment on \"%1!s!\" PLL pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "avs_to_hram_converter_CU:CU " "Ignored Virtual Pin assignment to \"avs_to_hram_converter_CU:CU\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1701185266268 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "avs_to_hram_converter_EU:EU " "Ignored Virtual Pin assignment to \"avs_to_hram_converter_EU:EU\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1701185266268 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1701185266268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "580 " "Implemented 580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701185266312 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701185266312 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701185266312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "556 " "Implemented 556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701185266312 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701185266312 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701185266312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701185266312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701185266338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 16:27:46 2023 " "Processing ended: Tue Nov 28 16:27:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701185266338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701185266338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701185266338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701185266338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701185267742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701185267742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 16:27:47 2023 " "Processing started: Tue Nov 28 16:27:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701185267742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701185267742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701185267742 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701185267780 ""}
{ "Info" "0" "" "Project  = avs_to_hram_converter" {  } {  } 0 0 "Project  = avs_to_hram_converter" 0 0 "Fitter" 0 0 1701185267781 ""}
{ "Info" "0" "" "Revision = avs_to_hram_converter" {  } {  } 0 0 "Revision = avs_to_hram_converter" 0 0 "Fitter" 0 0 1701185267781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701185267860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701185267860 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "avs_to_hram_converter 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"avs_to_hram_converter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701185267866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701185267944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701185267944 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (2500 ps) for avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701185268013 ""}  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701185268013 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 360 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 360 degrees (10000 ps) for avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/shifter360_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter360_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701185268015 ""}  } { { "db/shifter360_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter360_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701185268015 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (2500 ps) for avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701185268015 ""}  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701185268015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701185268136 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701185268141 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701185268190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701185268190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701185268190 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701185268190 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701185268196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701185268196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701185268196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701185268196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701185268196 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701185268196 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701185268199 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701185268239 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701185268677 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|pll1 " "Successfully merged PLL avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 and PLL avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|pll1" {  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1701185268681 ""}
{ "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IN_BIN" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 due to device constraints" { { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_88 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_88 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 88 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 88" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185268713 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185268713 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_89 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_89 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 89 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 89" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185268713 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185268713 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_90 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_90 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 90 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 90" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185268713 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185268713 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_91 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_91 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 91 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 91" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185268713 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185268713 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_127 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_127 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 127 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 127" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185268713 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185268713 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_128 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_128 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 128 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 128" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185268713 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185268713 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_129 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_129 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 129 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 129" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185268713 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185268713 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176558 "Can't place %3!s! PLL \"%1!s!\" in PLL location %2!s! due to device constraints" 0 0 "Fitter" 0 -1 1701185268713 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701185268715 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1701185269037 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 16 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 16 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701185269123 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 28 16:27:49 2023 " "Processing ended: Tue Nov 28 16:27:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701185269123 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701185269123 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701185269123 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701185269123 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701185269839 ""}
