AutoECO Report
FILE-A: C:\USERS\RANJAN YADAV\DESKTOP\PCB_PROJ_EVD9\ESD17I012_ESD17I009_EVD17I014_EVD17I009_EVD17I020_144_PIN_FPGA\144_PIN_FPGA\FPGA_BOARD_SCHEMATIC_LAYOUT.MAX
FILE-B: C:\USERS\RANJAN YADAV\DESKTOP\PCB_PROJ_EVD9\ESD17I012_ESD17I009_EVD17I014_EVD17I009_EVD17I020_144_PIN_FPGA\144_PIN_FPGA\FPGA_BOARD_SCHEMATIC.MNL
If "*EOF*" immediately follows, no changes were made
*EOF*
No errors found
