/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sun Apr 30 18:53:52 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkBeveren_nested_h__
#define __mkBeveren_nested_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkBeveren_nested module */
class MOD_mkBeveren_nested : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache2_bram_memory;
  MOD_Reg<tUInt8> INST_cache2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_bram_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache2_cycle;
  MOD_Fifo<tUWide> INST_cache2_hitQ;
  MOD_Reg<tUInt8> INST_cache2_lockL1;
  MOD_Fifo<tUWide> INST_cache2_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_memRespQ;
  MOD_Reg<tUWide> INST_cache2_missReq;
  MOD_Reg<tUInt8> INST_cache2_mshr;
  MOD_Reg<tUInt8> INST_cache2_start_fill;
  MOD_Fifo<tUWide> INST_cache2_stb;
  MOD_Reg<tUWide> INST_cache2_working;
  MOD_Reg<tUWide> INST_cache2_working_line;
  MOD_Reg<tUInt8> INST_cache2_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cycle;
  MOD_Fifo<tUInt32> INST_cache_hitQ;
  MOD_Reg<tUInt8> INST_cache_lockL1;
  MOD_Fifo<tUWide> INST_cache_memReqQ;
  MOD_Fifo<tUWide> INST_cache_memRespQ;
  MOD_Reg<tUInt8> INST_cache_mshr;
  MOD_Reg<tUInt8> INST_cache_start_fill;
  MOD_Fifo<tUWide> INST_cache_stb;
  MOD_Reg<tUWide> INST_cache_working;
  MOD_Reg<tUWide> INST_cache_working_data;
  MOD_Reg<tUInt32> INST_cache_working_line;
  MOD_Reg<tUInt8> INST_cache_working_v;
  MOD_Reg<tUInt32> INST_counterIn;
  MOD_Reg<tUInt32> INST_counterOut;
  MOD_Reg<tUInt32> INST_deadlockChecker;
  MOD_Reg<tUInt8> INST_doinit;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_9_rv;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_mainRef_bram_memory;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_mainRef_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_mainRef_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_0_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_1_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_2_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_3_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_4_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_5_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_6_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_7_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_8_rv;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_9_rv;
  MOD_Wire<tUWide> INST_randomMem_ignore;
  MOD_Reg<tUInt8> INST_randomMem_initialized;
  MOD_Wire<tUWide> INST_randomMem_zaz;
 
 /* Constructor */
 public:
  MOD_mkBeveren_nested(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache2_stb_first__006_BITS_537_TO_512_007_EQ_c_ETC___d1009;
  tUInt8 DEF_NOT_IF_cache2_bram_serverAdapter_outData_ff_i__ETC___d1026;
  tUInt8 DEF_cache2_stb_notEmpty____d1002;
  tUInt8 DEF_NOT_cache2_stb_notEmpty__002___d1003;
  tUInt8 DEF_cache2_stb_notEmpty__002_AND_cache2_stb_first__ETC___d1010;
  tUInt8 DEF_x__h53021;
  tUInt8 DEF_IF_cache_bram1_serverAdapter_outData_ff_i_notE_ETC___d477;
  tUInt8 DEF_cache_stb_first__64_BITS_67_TO_36_65_EQ_cache__ETC___d467;
  tUInt8 DEF_cache_stb_notEmpty____d460;
  tUInt8 DEF_NOT_IF_cache_bram1_serverAdapter_outData_ff_i__ETC___d484;
  tUInt8 DEF__read_memReq_word_byte__h34123;
  tUInt8 DEF_NOT_cache_stb_notEmpty__60___d461;
  tUInt8 DEF_NOT_cache_working_57_BITS_71_TO_68_58_EQ_0_59___d514;
  tUInt8 DEF_x__h34170;
  tUInt8 DEF_cache_stb_notEmpty__60_AND_cache_stb_first__64_ETC___d468;
  tUWide DEF_cache2_working___d999;
  tUWide DEF_cache2_stb_first____d1006;
  tUWide DEF_cache2_working_line___d1059;
  tUWide DEF_cache2_bram_serverAdapter_outData_enqw_wget____d953;
  tUWide DEF_cache2_bram_serverAdapter_outData_ff_first____d1013;
  tUWide DEF_mainMem_dl_d_19_rv_port0__read____d1125;
  tUWide DEF_mainMem_dl_d_0_rv_port1__read____d348;
  tUWide DEF_cache_working___d457;
  tUWide DEF_cache_stb_first____d464;
  tUInt64 DEF_mainRef_dl_d_9_rv_port0__read____d1153;
  tUInt32 DEF_x__h54960;
  tUInt32 DEF_cache_working_line___d642;
  tUInt32 DEF_cache_bram1_serverAdapter_outData_enqw_wget____d361;
  tUInt32 DEF_cache_bram1_serverAdapter_outData_ff_first____d471;
  tUInt8 DEF_b__h51360;
  tUInt8 DEF_b__h24653;
  tUInt8 DEF_b__h19468;
  tUInt8 DEF_b__h7859;
  tUInt8 DEF_b__h1339;
  tUInt8 DEF_cache2_bram_serverAdapter_s1___d979;
  tUInt8 DEF_x__h44731;
  tUInt8 DEF_cache_bram2_serverAdapter_s1___d435;
  tUInt8 DEF_cache_bram1_serverAdapter_s1___d387;
  tUInt8 DEF_mainMem_bram_serverAdapter_s1___d177;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1___d46;
  tUInt8 DEF_cache2_memRespQ_notEmpty____d1084;
  tUInt8 DEF_cache2_bram_serverAdapter_cnt_3_whas____d958;
  tUInt8 DEF_cache2_bram_serverAdapter_cnt_2_whas____d956;
  tUInt8 DEF_cache2_bram_serverAdapter_cnt_1_whas____d955;
  tUInt8 DEF_cache2_bram_serverAdapter_outData_ff_i_notEmpty____d950;
  tUInt8 DEF_cache_memRespQ_notEmpty____d714;
  tUInt8 DEF_cache_bram2_serverAdapter_cnt_3_whas____d414;
  tUInt8 DEF_cache_bram2_serverAdapter_cnt_2_whas____d412;
  tUInt8 DEF_cache_bram2_serverAdapter_cnt_1_whas____d411;
  tUInt8 DEF_cache_bram2_serverAdapter_outData_ff_i_notEmpty____d406;
  tUInt8 DEF_cache_bram1_serverAdapter_cnt_3_whas____d366;
  tUInt8 DEF_cache_bram1_serverAdapter_cnt_2_whas____d364;
  tUInt8 DEF_cache_bram1_serverAdapter_cnt_1_whas____d363;
  tUInt8 DEF_cache_bram1_serverAdapter_outData_ff_i_notEmpty____d358;
  tUInt8 DEF_mainMem_bram_serverAdapter_cnt_3_whas____d156;
  tUInt8 DEF_mainMem_bram_serverAdapter_cnt_2_whas____d154;
  tUInt8 DEF_mainMem_bram_serverAdapter_cnt_1_whas____d153;
  tUInt8 DEF_mainMem_bram_serverAdapter_outData_ff_i_notEmpty____d147;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_3_whas____d24;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_2_whas____d22;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_1_whas____d21;
  tUInt8 DEF_mainRef_bram_serverAdapter_outData_ff_i_notEmpty____d15;
  tUInt32 DEF__read_memReq_addr__h34124;
  tUInt32 DEF__read_memReq_addr__h52978;
  tUInt32 DEF_y__h53017;
  tUInt32 DEF_x__h53202;
  tUInt32 DEF__read_tag__h53231;
  tUInt32 DEF_x_first_tag__h52857;
  tUInt32 DEF_x_wget_tag__h50892;
  tUInt32 DEF_y__h34166;
  tUInt32 DEF_x__h34188;
  tUInt32 DEF_x__h36643;
  tUInt32 DEF__read_tag__h36672;
  tUInt32 DEF_x_first_tag__h30045;
  tUInt32 DEF_x_wget_tag__h19026;
  tUInt8 DEF_x__h53474;
  tUInt8 DEF_x_first_valid__h52856;
  tUInt8 DEF_x_wget_valid__h50891;
  tUInt8 DEF_x__h38922;
  tUInt8 DEF_x_first_valid__h30044;
  tUInt8 DEF_x_wget_valid__h19025;
  tUInt8 DEF_cache2_working_99_BIT_538___d1000;
  tUInt8 DEF_cache2_bram_serverAdapter_s1_79_BIT_0___d980;
  tUInt8 DEF_cache_bram2_serverAdapter_s1_35_BIT_0___d436;
  tUInt8 DEF_cache_bram1_serverAdapter_s1_87_BIT_0___d388;
  tUInt8 DEF_mainMem_bram_serverAdapter_s1_77_BIT_0___d178;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1_6_BIT_0___d47;
  tUInt32 DEF_x__h53016;
  tUInt32 DEF_x__h34165;
  tUInt8 DEF_cache_working_57_BITS_71_TO_68_58_EQ_0___d459;
  tUInt8 DEF_cache2_stb_first__006_BITS_537_TO_519_058_EQ_c_ETC___d1061;
  tUInt8 DEF_IF_cache2_bram_serverAdapter_outData_ff_i_notE_ETC___d1019;
  tUInt8 DEF_cache_stb_first__64_BITS_67_TO_49_41_EQ_cache__ETC___d644;
  tUInt8 DEF_cache_working_57_BITS_67_TO_49_88_EQ_IF_cache__ETC___d489;
  tUInt8 DEF_cache2_working_line_059_BITS_532_TO_531_072_EQ_2___d1073;
  tUInt8 DEF_IF_cache2_bram_serverAdapter_outData_ff_i_notE_ETC___d1025;
  tUInt8 DEF_cache_working_line_42_BITS_20_TO_19_76_EQ_2___d677;
  tUInt8 DEF_IF_cache_bram1_serverAdapter_outData_ff_i_notE_ETC___d483;
  tUInt8 DEF_NOT_cache2_stb_first__006_BITS_537_TO_519_058__ETC___d1062;
  tUInt8 DEF_NOT_cache_stb_first__64_BITS_67_TO_49_41_EQ_ca_ETC___d645;
  tUInt8 DEF_NOT_cache2_working_99_BIT_538_000___d1042;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h34119;
  tUInt32 DEF_v__h357;
  tUInt32 DEF_v__h319;
  tUInt32 DEF_v__h282;
  tUWide DEF_cache2_memReqQ_first____d1119;
  tUWide DEF_cache_memReqQ_first____d1106;
  tUWide DEF_cache2_bram_memory_read____d986;
  tUWide DEF_mainMem_dl_d_19_rv_port1__read____d195;
  tUWide DEF_mainMem_dl_d_18_rv_port1__read____d204;
  tUWide DEF_mainMem_dl_d_18_rv_port0__read____d193;
  tUWide DEF_mainMem_dl_d_17_rv_port1__read____d212;
  tUWide DEF_mainMem_dl_d_17_rv_port0__read____d202;
  tUWide DEF_mainMem_dl_d_16_rv_port1__read____d220;
  tUWide DEF_mainMem_dl_d_16_rv_port0__read____d210;
  tUWide DEF_mainMem_dl_d_15_rv_port1__read____d228;
  tUWide DEF_mainMem_dl_d_15_rv_port0__read____d218;
  tUWide DEF_mainMem_dl_d_14_rv_port1__read____d236;
  tUWide DEF_mainMem_dl_d_14_rv_port0__read____d226;
  tUWide DEF_mainMem_dl_d_13_rv_port1__read____d244;
  tUWide DEF_mainMem_dl_d_13_rv_port0__read____d234;
  tUWide DEF_mainMem_dl_d_12_rv_port1__read____d252;
  tUWide DEF_mainMem_dl_d_12_rv_port0__read____d242;
  tUWide DEF_mainMem_dl_d_11_rv_port1__read____d260;
  tUWide DEF_mainMem_dl_d_11_rv_port0__read____d250;
  tUWide DEF_mainMem_dl_d_10_rv_port1__read____d268;
  tUWide DEF_mainMem_dl_d_10_rv_port0__read____d258;
  tUWide DEF_mainMem_dl_d_9_rv_port1__read____d276;
  tUWide DEF_mainMem_dl_d_9_rv_port0__read____d266;
  tUWide DEF_mainMem_dl_d_8_rv_port1__read____d284;
  tUWide DEF_mainMem_dl_d_8_rv_port0__read____d274;
  tUWide DEF_mainMem_dl_d_7_rv_port1__read____d292;
  tUWide DEF_mainMem_dl_d_7_rv_port0__read____d282;
  tUWide DEF_mainMem_dl_d_6_rv_port1__read____d300;
  tUWide DEF_mainMem_dl_d_6_rv_port0__read____d290;
  tUWide DEF_mainMem_dl_d_5_rv_port1__read____d308;
  tUWide DEF_mainMem_dl_d_5_rv_port0__read____d298;
  tUWide DEF_mainMem_dl_d_4_rv_port1__read____d316;
  tUWide DEF_mainMem_dl_d_4_rv_port0__read____d306;
  tUWide DEF_mainMem_dl_d_3_rv_port1__read____d324;
  tUWide DEF_mainMem_dl_d_3_rv_port0__read____d314;
  tUWide DEF_mainMem_dl_d_2_rv_port1__read____d332;
  tUWide DEF_mainMem_dl_d_2_rv_port0__read____d322;
  tUWide DEF_mainMem_dl_d_1_rv_port1__read____d340;
  tUWide DEF_mainMem_dl_d_1_rv_port0__read____d330;
  tUWide DEF_mainMem_dl_d_0_rv_port0__read____d338;
  tUWide DEF_data__h53632;
  tUWide DEF_v__h54332;
  tUWide DEF_cache_memRespQ_first____d728;
  tUWide DEF_cache_working_data__h39825;
  tUWide DEF_cache_bram2_serverAdapter_outData_enqw_wget____d409;
  tUWide DEF_cache_bram2_serverAdapter_outData_ff_first____d507;
  tUWide DEF_cache_bram2_memory_read____d442;
  tUWide DEF_x_wget__h7366;
  tUWide DEF_x_first__h7251;
  tUWide DEF_v__h8429;
  tUWide DEF_x_wget__h217;
  tUInt32 DEF_x_wget__h846;
  tUWide DEF_cache2_working_99_BITS_538_TO_0___d1057;
  tUWide DEF_cache2_working_99_BITS_537_TO_0___d1041;
  tUWide DEF_din_datain_data__h53850;
  tUWide DEF_x3__h54481;
  tUWide DEF_x__h53056;
  tUWide DEF_x_data__h53511;
  tUWide DEF_x_first_data__h52858;
  tUWide DEF_x_wget_data__h50893;
  tUWide DEF_x__h54675;
  tUWide DEF_x__h18300;
  tUWide DEF_x__h18042;
  tUWide DEF_x__h17784;
  tUWide DEF_x__h17526;
  tUWide DEF_x__h17268;
  tUWide DEF_x__h17010;
  tUWide DEF_x__h16752;
  tUWide DEF_x__h16494;
  tUWide DEF_x__h16236;
  tUWide DEF_x__h15978;
  tUWide DEF_x__h15720;
  tUWide DEF_x__h15462;
  tUWide DEF_x__h15204;
  tUWide DEF_x__h14946;
  tUWide DEF_x__h14688;
  tUWide DEF_x__h14430;
  tUWide DEF_x__h14172;
  tUWide DEF_x__h13914;
  tUWide DEF_x__h13656;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_511_TO_480___d751;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_479_TO_448___d750;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_447_TO_416___d748;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_415_TO_384___d747;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_383_TO_352___d745;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_351_TO_320___d744;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_319_TO_288___d742;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_287_TO_256___d741;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_255_TO_224___d739;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_223_TO_192___d738;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_191_TO_160___d736;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_159_TO_128___d735;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_127_TO_96___d733;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_95_TO_64___d732;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_63_TO_32___d730;
  tUInt32 DEF_cache_memRespQ_first__28_BITS_31_TO_0___d729;
  tUInt32 DEF_n__h35013;
  tUWide DEF_v__h432;
  tUInt32 DEF_x__h34242;
  tUInt32 DEF_x__h43576;
  tUInt8 DEF__read_idx__h52972;
  tUInt8 DEF__read_idx__h34117;
  tUWide DEF_IF_cache2_bram_serverAdapter_outData_ff_i_notE_ETC___d1040;
  tUWide DEF_IF_cache2_bram_serverAdapter_outData_enqw_whas_ETC___d1039;
  tUWide DEF_v__h54542;
  tUWide DEF_IF_cache2_stb_notEmpty__002_AND_cache2_stb_fir_ETC___d1052;
  tUWide DEF_x__h53071;
  tUWide DEF_IF_cache2_bram_serverAdapter_outData_enqw_whas_ETC___d1050;
  tUWide DEF_IF_cache_working_57_BIT_71_61_THEN_IF_cache_wo_ETC___d946;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d918;
  tUWide DEF_IF_cache_working_57_BIT_70_63_THEN_IF_cache_wo_ETC___d945;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d926;
  tUWide DEF_IF_cache_working_57_BIT_69_64_THEN_IF_cache_wo_ETC___d944;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d934;
  tUWide DEF_IF_cache_working_57_BIT_68_65_THEN_IF_cache_wo_ETC___d943;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d942;
  tUWide DEF_cache_memRespQ_first__28_BITS_31_TO_0_29_CONCA_ETC___d752;
  tUWide DEF_IF_cache_bram2_serverAdapter_outData_ff_i_notE_ETC___d509;
  tUWide DEF_IF_cache_bram2_serverAdapter_outData_enqw_whas_ETC___d508;
  tUWide DEF_v__h18338;
  tUWide DEF_x__h7464;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_0___d634;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_1___d632;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_2___d629;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_3___d627;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_4___d624;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_5___d622;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_6___d619;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_7___d617;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_8___d614;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_9___d612;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_10___d609;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_11___d607;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_12___d604;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_13___d602;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_14___d599;
  tUInt8 DEF_cache_working_57_BITS_3_TO_0_87_EQ_15___d596;
  tUInt32 DEF_x__h944;
  tUInt8 DEF__0_CONCAT_DONTCARE___d37;
  tUInt8 DEF__0_CONCAT_cache_working_57_BITS_71_TO_68_58_93__ETC___d637;
  tUInt64 DEF_x1__h34324;
  tUWide DEF_cache_memReqQ_first__106_BITS_537_TO_512_108_C_ETC___d1109;
  tUWide DEF__1_CONCAT_cache2_stb_first__006___d1071;
  tUWide DEF__1_CONCAT_cache_working_line_42_BITS_18_TO_0_43_ETC___d709;
  tUWide DEF_x_data__h38992;
  tUWide DEF__1_CONCAT_cache2_working_line_059_BITS_530_TO_5_ETC___d1081;
  tUWide DEF__0_CONCAT_cache_working_57_CONCAT_DONTCARE___d713;
  tUWide DEF__2_CONCAT_cache2_stb_first__006_BITS_537_TO_519_ETC___d1070;
  tUWide DEF__1_CONCAT_cache2_working_99_BITS_564_TO_546_018_ETC___d1096;
  tUWide DEF__1_CONCAT_cache2_working_99_BITS_564_TO_546_018_ETC___d1100;
  tUWide DEF__1_CONCAT_IF_mainMem_bram_serverAdapter_outData_ETC___d354;
  tUWide DEF__1_CONCAT_mainMem_dl_d_0_rv_port0__read__38_BIT_ETC___d345;
  tUWide DEF__1_CONCAT_mainMem_dl_d_1_rv_port0__read__30_BIT_ETC___d337;
  tUWide DEF__1_CONCAT_mainMem_dl_d_2_rv_port0__read__22_BIT_ETC___d329;
  tUWide DEF__1_CONCAT_mainMem_dl_d_3_rv_port0__read__14_BIT_ETC___d321;
  tUWide DEF__1_CONCAT_mainMem_dl_d_4_rv_port0__read__06_BIT_ETC___d313;
  tUWide DEF__1_CONCAT_mainMem_dl_d_5_rv_port0__read__98_BIT_ETC___d305;
  tUWide DEF__1_CONCAT_mainMem_dl_d_6_rv_port0__read__90_BIT_ETC___d297;
  tUWide DEF__1_CONCAT_mainMem_dl_d_7_rv_port0__read__82_BIT_ETC___d289;
  tUWide DEF__1_CONCAT_mainMem_dl_d_8_rv_port0__read__74_BIT_ETC___d281;
  tUWide DEF__1_CONCAT_mainMem_dl_d_9_rv_port0__read__66_BIT_ETC___d273;
  tUWide DEF__1_CONCAT_mainMem_dl_d_10_rv_port0__read__58_BI_ETC___d265;
  tUWide DEF__1_CONCAT_mainMem_dl_d_11_rv_port0__read__50_BI_ETC___d257;
  tUWide DEF__1_CONCAT_mainMem_dl_d_12_rv_port0__read__42_BI_ETC___d249;
  tUWide DEF__1_CONCAT_mainMem_dl_d_13_rv_port0__read__34_BI_ETC___d241;
  tUWide DEF__1_CONCAT_mainMem_dl_d_14_rv_port0__read__26_BI_ETC___d233;
  tUWide DEF__1_CONCAT_mainMem_dl_d_15_rv_port0__read__18_BI_ETC___d225;
  tUWide DEF__1_CONCAT_mainMem_dl_d_16_rv_port0__read__10_BI_ETC___d217;
  tUWide DEF__1_CONCAT_mainMem_dl_d_18_rv_port0__read__93_BI_ETC___d201;
  tUWide DEF__1_CONCAT_mainMem_dl_d_17_rv_port0__read__02_BI_ETC___d209;
  tUWide DEF__0_CONCAT_DONTCARE___d199;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d941;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d933;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d925;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d917;
  tUWide DEF_cache_memRespQ_first__28_BITS_31_TO_0_29_CONCA_ETC___d749;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d636;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d631;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d674;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d671;
  tUWide DEF_cache_working_data_84_BITS_127_TO_96_89_CONCAT_ETC___d707;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d940;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d932;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d924;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d916;
  tUWide DEF_cache_memRespQ_first__28_BITS_31_TO_0_29_CONCA_ETC___d746;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d626;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d668;
  tUWide DEF_cache_working_data_84_BITS_255_TO_224_94_CONCA_ETC___d706;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d939;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d931;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d923;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d915;
  tUWide DEF_cache_memRespQ_first__28_BITS_31_TO_0_29_CONCA_ETC___d743;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d621;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d665;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d938;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d930;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d922;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d914;
  tUWide DEF_cache_memRespQ_first__28_BITS_31_TO_0_29_CONCA_ETC___d740;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d616;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d662;
  tUWide DEF_cache_working_data_84_BITS_383_TO_352_99_CONCA_ETC___d705;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d937;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d929;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d921;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d913;
  tUWide DEF_cache_memRespQ_first__28_BITS_31_TO_0_29_CONCA_ETC___d737;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d611;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d659;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d936;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d928;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d920;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d912;
  tUWide DEF_cache_memRespQ_first__28_BITS_31_TO_0_29_CONCA_ETC___d734;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d606;
  tUWide DEF_IF_cache_working_57_BITS_3_TO_0_87_EQ_15_96_TH_ETC___d656;
  tUWide DEF__0_CONCAT_IF_randomMem_zaz_whas_THEN_randomMem__ETC___d1152;
  tUWide DEF_IF_randomMem_zaz_whas_THEN_randomMem_zaz_wget__ETC___d1151;
  tUWide DEF_new_value__h400;
  tUInt64 DEF__0_CONCAT_DONTCARE___d68;
  tUInt8 DEF_NOT_0_CONCAT_cache_working_57_BITS_71_TO_68_58_ETC___d639;
 
 /* Rules */
 public:
  void RL_randomMem_every();
  void RL_randomMem_every_1();
  void RL_mainRef_bram_serverAdapter_outData_enqueue();
  void RL_mainRef_bram_serverAdapter_outData_dequeue();
  void RL_mainRef_bram_serverAdapter_cnt_finalAdd();
  void RL_mainRef_bram_serverAdapter_s1__dreg_update();
  void RL_mainRef_bram_serverAdapter_stageReadResponseAlways();
  void RL_mainRef_bram_serverAdapter_moveToOutFIFO();
  void RL_mainRef_bram_serverAdapter_overRun();
  void RL_mainRef_dl_try_move();
  void RL_mainRef_dl_try_move_1();
  void RL_mainRef_dl_try_move_2();
  void RL_mainRef_dl_try_move_3();
  void RL_mainRef_dl_try_move_4();
  void RL_mainRef_dl_try_move_5();
  void RL_mainRef_dl_try_move_6();
  void RL_mainRef_dl_try_move_7();
  void RL_mainRef_dl_try_move_8();
  void RL_mainRef_deq();
  void RL_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_mainMem_bram_serverAdapter_overRun();
  void RL_mainMem_dl_try_move();
  void RL_mainMem_dl_try_move_1();
  void RL_mainMem_dl_try_move_2();
  void RL_mainMem_dl_try_move_3();
  void RL_mainMem_dl_try_move_4();
  void RL_mainMem_dl_try_move_5();
  void RL_mainMem_dl_try_move_6();
  void RL_mainMem_dl_try_move_7();
  void RL_mainMem_dl_try_move_8();
  void RL_mainMem_dl_try_move_9();
  void RL_mainMem_dl_try_move_10();
  void RL_mainMem_dl_try_move_11();
  void RL_mainMem_dl_try_move_12();
  void RL_mainMem_dl_try_move_13();
  void RL_mainMem_dl_try_move_14();
  void RL_mainMem_dl_try_move_15();
  void RL_mainMem_dl_try_move_16();
  void RL_mainMem_dl_try_move_17();
  void RL_mainMem_dl_try_move_18();
  void RL_mainMem_deq();
  void RL_cache_bram1_serverAdapter_outData_enqueue();
  void RL_cache_bram1_serverAdapter_outData_dequeue();
  void RL_cache_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_bram1_serverAdapter_overRun();
  void RL_cache_bram2_serverAdapter_outData_enqueue();
  void RL_cache_bram2_serverAdapter_outData_dequeue();
  void RL_cache_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_bram2_serverAdapter_overRun();
  void RL_cache_count();
  void RL_cache_req_process();
  void RL_cache_mvStbToL1();
  void RL_cache_startMiss();
  void RL_cache_sendFillReq();
  void RL_cache_waitFillResp_Ld();
  void RL_cache_waitFillResp_St();
  void RL_cache2_bram_serverAdapter_outData_enqueue();
  void RL_cache2_bram_serverAdapter_outData_dequeue();
  void RL_cache2_bram_serverAdapter_cnt_finalAdd();
  void RL_cache2_bram_serverAdapter_s1__dreg_update();
  void RL_cache2_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache2_bram_serverAdapter_moveToOutFIFO();
  void RL_cache2_bram_serverAdapter_overRun();
  void RL_cache2_count();
  void RL_cache2_req_process();
  void RL_cache2_mvStbToL1();
  void RL_cache2_startMiss();
  void RL_cache2_sendFillReq();
  void RL_cache2_waitFillResp_Ld();
  void RL_cache2_waitFillResp_St();
  void RL_connectCacheL1L2();
  void RL_connectL2L1Cache();
  void RL_connectCacheDram();
  void RL_connectDramCache();
  void RL_start();
  void RL_reqs();
  void RL_resps();
  void RL_deadlockerC();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren_nested &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBeveren_nested &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBeveren_nested &backing);
};

#endif /* ifndef __mkBeveren_nested_h__ */
