# Milestone 3: FPGA Transpiler

**Status**: Not Started

## Overview

Build a transpiler that converts Boon code to synthesizable SystemVerilog. Test the output in a forked digitaljs simulator with UART debugging support. The milestone is complete when super-counter.bn runs on actual FPGA hardware.

---

## Success Criteria

- [ ] Boon → SystemVerilog transpiler generates valid HDL
- [ ] Fork of digitaljs supports UART debugging
- [ ] super-counter.bn synthesizes without errors
- [ ] Simulates correctly in digitaljs
- [ ] Runs on iCESugar FPGA board

---

## Dependencies

- **Requires**: M1 (New Engine) - parser and AST needed
- **Enables**: M4 (Super-Counter), M6 (RISC-V Design)

---

## Key Features

| Feature | Description |
|---------|-------------|
| Type inference | Fixed-size types (BITS[N], LIST[N, T]) |
| HIR generation | AST → Hardware Intermediate Representation |
| Elaboration | Compile-time evaluation, loop unrolling |
| SV codegen | Generate clean SystemVerilog |
| digitaljs fork | UART debugging, better visualization |

---

## Testing Strategy

- Unit tests for each transpiler phase
- Golden file tests (expected .sv output)
- Simulation tests in digitaljs
- Hardware tests on iCESugar board

---

## Related Documentation

- §5.1 FPGA Transpiler - detailed architecture
- §6.8 Protocols - UART message format for FPGA debugging
- README.md - super-counter project description
