$date
	Sun Oct 23 05:55:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#472014
b1000 &
b1000 %
1$
b1000 !
1"
#472015
0"
#472018
b100 &
b100 %
#472022
b10 &
b10 %
#472026
b1 &
b1 %
1#
#472030
b0 &
0#
b0 %
0$
#1508403
b10111 !
1"
#1508406
b10111 &
b10111 %
1$
#1508407
0"
#1508410
b1000110 &
b1000110 %
#1508414
b100011 &
b100011 %
#1508418
b1101010 &
b1101010 %
#1508422
b110101 &
b110101 %
#1508426
b10100000 &
b10100000 %
#1508430
b1010000 &
b1010000 %
#1508434
b101000 &
b101000 %
#1508438
b10100 &
b10100 %
#1508442
b1010 &
b1010 %
#1508446
b101 &
b101 %
#1508450
b10000 &
b10000 %
#1508454
b1000 &
b1000 %
#1508458
b100 &
b100 %
#1508462
b10 &
b10 %
#1508466
b1 &
b1 %
1#
#1508470
b0 &
0#
b0 %
0$
#2458012
b10000 !
1"
#2458014
b10000 &
b10000 %
1$
#2458015
0"
#2458018
b1000 &
b1000 %
#2458022
b100 &
b100 %
#2458026
b10 &
b10 %
#2458030
b1 &
1#
b1 %
#2458034
b0 &
b0 %
0#
0$
#4500012
