arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                	vpr_compiled       	hostname 	rundir                                                                                                                                                                                                                                                   	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	17.62                	     	0.09           	16568       	2        	0.08          	-1          	-1          	38292      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run015/timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network          	69428      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.58     	8249                 	3.33      	0.01             	4.06259       	-3369.31            	-4.06259            	4.06259                                                      	0.0028288                        	0.00236554           	0.401509                        	0.337946            	36            	15776            	35                                    	4.25198e+07           	9.78293e+06          	1.97160e+06                      	2514.80                             	6.34                     	1.15795                                  	1.00967                      	14077                      	14                               	3084                       	3570                              	5047247                    	2142504                  	4.66801            	4.66801                                           	-4353.93 	-4.66801 	-429.499	-1.41574	2.42825e+06                 	3097.26                        	1.85                	0.117758                            	0.10788                 	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	17.27                	     	0.09           	16800       	2        	0.09          	-1          	-1          	38216      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run015/timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network	68552      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.63     	8216                 	3.33      	0.01             	3.87435       	-3448.99            	-3.87435            	3.87435                                                      	0.002742                         	0.00222378           	0.387634                        	0.325732            	36            	15587            	36                                    	4.25198e+07           	9.78293e+06          	2.00618e+06                      	2558.90                             	6.33                     	1.17357                                  	1.02192                      	13959                      	16                               	3545                       	4023                              	3238570                    	921164                   	4.1019             	4.1019                                            	-4162.17 	-4.1019  	-244.739	-1.50963	2.47848e+06                 	3161.33                        	1.41                	0.129699                            	0.119008                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	18.21                	     	0.10           	16668       	2        	0.07          	-1          	-1          	38044      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run015/timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network     	70980      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.61     	8117                 	3.34      	0.01             	3.8524        	-3651.42            	-3.8524             	3.8524                                                       	0.00302465                       	0.00261879           	0.448138                        	0.383998            	40            	16606            	30                                    	4.25198e+07           	9.78293e+06          	2.15085e+06                      	2743.43                             	6.67                     	1.29329                                  	1.14439                      	15331                      	15                               	3121                       	3561                              	5541998                    	2613243                  	5.30904            	5.30904                                           	-4325.58 	-5.30904 	-1548.28	-3.23864	2.68809e+06                 	3428.68                        	2.04                	0.123977                            	0.113676                	15             	950            
