-- VHDL for IBM SMS ALD page 12.12.07.1
-- Title: D CYCLE LATCH
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 1:30:22 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_07_1_D_CYCLE_LATCH is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		MS_C_CYCLE:	 in STD_LOGIC;
		MS_F_CYCLE:	 in STD_LOGIC;
		MS_E_CYCLE:	 in STD_LOGIC;
		MS_PROGRAM_RES_OR_S_LOGIC_GATE:	 in STD_LOGIC;
		PS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		PS_D_CYCLE_CTRL:	 in STD_LOGIC;
		MS_B_CYCLE:	 in STD_LOGIC;
		MS_D_CYCLE_CTRL:	 in STD_LOGIC;
		MS_D_CYCLE_DOT_NOT_CR_DISABLE:	 out STD_LOGIC;
		PS_D_CYCLE:	 out STD_LOGIC;
		PS_C_OR_D_CYCLE:	 out STD_LOGIC;
		PS_B_OR_E_OR_F_CYCLE:	 out STD_LOGIC;
		PS_B_OR_D_CYCLE:	 out STD_LOGIC;
		LAMP_11C8D15:	 out STD_LOGIC;
		LAMP_15A1D10:	 out STD_LOGIC);
end ALD_12_12_07_1_D_CYCLE_LATCH;

architecture behavioral of ALD_12_12_07_1_D_CYCLE_LATCH is 

	signal OUT_1A_K: STD_LOGIC;
	signal OUT_2B_H: STD_LOGIC;
	signal OUT_1D_G: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_5E_C_Latch: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_4E_F_Latch: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_3F_R: STD_LOGIC;
	signal OUT_5G_P: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;

begin

	OUT_1A_K <= NOT(MS_CONTROL_REG_DISABLE AND OUT_2B_H );

	SMS_AEK_2B: entity SMS_AEK
	    port map (
		IN1 => OUT_5E_C,	-- Pin P
		OUT1 => OUT_2B_H,
		IN2 => OPEN );

	OUT_1D_G <= NOT(MS_C_CYCLE AND OUT_3F_R );
	OUT_5E_C_Latch <= NOT(MS_PROGRAM_RES_OR_S_LOGIC_GATE AND OUT_5G_P AND OUT_4E_F );
	OUT_4E_F_Latch <= NOT(OUT_5E_C AND OUT_5F_NoPin );
	OUT_1E_D <= NOT(MS_F_CYCLE AND MS_E_CYCLE AND MS_B_CYCLE );
	OUT_5F_NoPin <= NOT(PS_LOGIC_GATE_B_1 AND PS_D_CYCLE_CTRL );
	OUT_3F_R <= NOT OUT_4E_F;
	OUT_5G_P <= NOT(PS_LOGIC_GATE_B_1 AND MS_D_CYCLE_CTRL );
	OUT_2G_G <= NOT(OUT_3F_R AND MS_B_CYCLE );
	OUT_2H_C <= NOT OUT_3F_R;
	LAMP_11C8D15 <= OUT_2H_C;
	OUT_2I_C <= NOT OUT_3F_R;
	LAMP_15A1D10 <= OUT_2I_C;

	MS_D_CYCLE_DOT_NOT_CR_DISABLE <= OUT_1A_K;
	PS_D_CYCLE <= OUT_2B_H;
	PS_C_OR_D_CYCLE <= OUT_1D_G;
	PS_B_OR_E_OR_F_CYCLE <= OUT_1E_D;
	PS_B_OR_D_CYCLE <= OUT_2G_G;

	Latch_5E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5E_C_Latch,
		Q => OUT_5E_C,
		QBar => OPEN );

	Latch_4E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4E_F_Latch,
		Q => OUT_4E_F,
		QBar => OPEN );


end;
