===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1922 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2809 ( 17.6%)    0.2809 ( 23.6%)  FIR Parser
    0.6911 ( 43.3%)    0.4307 ( 36.1%)  'firrtl.circuit' Pipeline
    0.1056 (  6.6%)    0.0585 (  4.9%)    'firrtl.module' Pipeline
    0.1056 (  6.6%)    0.0585 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0102 (  0.6%)    0.0102 (  0.9%)    InferWidths
    0.0576 (  3.6%)    0.0576 (  4.8%)    LowerFIRRTLTypes
    0.4702 ( 29.5%)    0.2590 ( 21.7%)    'firrtl.module' Pipeline
    0.0781 (  4.9%)    0.0436 (  3.7%)      ExpandWhens
    0.3920 ( 24.6%)    0.2153 ( 18.1%)      SimpleCanonicalizer
    0.0422 (  2.6%)    0.0422 (  3.5%)    IMConstProp
    0.0023 (  0.1%)    0.0023 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0051 (  0.3%)    0.0030 (  0.2%)    'firrtl.module' Pipeline
    0.0050 (  0.3%)    0.0029 (  0.2%)      CheckWidths
    0.1616 ( 10.1%)    0.1616 ( 13.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.2629 ( 16.5%)    0.1389 ( 11.7%)  'hw.module' Pipeline
    0.0047 (  0.3%)    0.0032 (  0.3%)    HWCleanup
    0.1294 (  8.1%)    0.0658 (  5.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1287 (  8.1%)    0.0699 (  5.9%)    SimpleCanonicalizer
    0.0179 (  1.1%)    0.0179 (  1.5%)  HWLegalizeNames
    0.0407 (  2.6%)    0.0223 (  1.9%)  'hw.module' Pipeline
    0.0406 (  2.5%)    0.0223 (  1.9%)    PrettifyVerilog
    0.1392 (  8.7%)    0.1392 ( 11.7%)  Output
    0.0007 (  0.0%)    0.0007 (  0.1%)  Rest
    1.5949 (100.0%)    1.1922 (100.0%)  Total

{
  totalTime: 1.202,
  maxMemory: 78336000
}
