Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed May 25 03:51:08 2022
| Host              : DESKTOP-ICG9OBG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file rate_dematcher_timing_summary_routed.rpt -pb rate_dematcher_timing_summary_routed.pb -rpx rate_dematcher_timing_summary_routed.rpx -warn_on_violation
| Design            : rate_dematcher
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    125.915        0.000                      0                 1828        0.019        0.000                      0                 1828       64.458        0.000                       0                   384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
i_clk_130  {0.000 65.000}       130.000         7.692           
i_clk_260  {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_130         126.500        0.000                      0                   25        0.084        0.000                      0                   25       64.458        0.000                       0                     5  
i_clk_260         256.205        0.000                      0                 1760        0.019        0.000                      0                 1760      129.458        0.000                       0                   379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
i_clk_260     i_clk_130         125.915        0.000                      0                   67        0.066        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_130
  To Clock:  i_clk_130

Setup :            0  Failing Endpoints,  Worst Slack      126.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       64.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             126.500ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_2/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.630ns (52.956%)  route 1.448ns (47.044%))
  Logic Levels:           5  (LUT2=1 LUT6=3 RAMB36E2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 132.028 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.621ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     3.967 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     3.999    u_circular_buffer/RAM_reg_bram_0_n_35
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     4.116 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[0]
                         net (fo=5, routed)           0.268     4.384    u_circular_buffer/r_data_read[0]
    SLICE_X97Y231        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.533 r  u_circular_buffer/RAM_reg_bram_0_i_17/O
                         net (fo=6, routed)           0.154     4.687    u_circular_buffer/RAM_reg_bram_0_i_17_n_0
    SLICE_X97Y230        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.722 r  u_circular_buffer/RAM_reg_bram_2_i_5/O
                         net (fo=3, routed)           0.250     4.972    u_circular_buffer/RAM_reg_bram_2_i_5_n_0
    SLICE_X98Y235        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.095 r  u_circular_buffer/RAM_reg_bram_2_i_6/O
                         net (fo=1, routed)           0.091     5.186    u_circular_buffer/RAM_reg_bram_2_i_6_n_0
    SLICE_X98Y235        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     5.236 r  u_circular_buffer/RAM_reg_bram_2_i_2/O
                         net (fo=1, routed)           0.653     5.889    u_circular_buffer/r_data_to_write[10]
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.345   132.028    u_circular_buffer/clka
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
                         clock pessimism              0.691   132.719    
                         clock uncertainty           -0.035   132.684    
    RAMB36_X3Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294   132.390    u_circular_buffer/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                        132.390    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                126.500    

Slack (MET) :             126.580ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_2/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 1.605ns (53.482%)  route 1.396ns (46.518%))
  Logic Levels:           4  (LUT6=3 RAMB36E2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 132.028 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.621ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     3.967 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     3.999    u_circular_buffer/RAM_reg_bram_0_n_35
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     4.116 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[0]
                         net (fo=5, routed)           0.268     4.384    u_circular_buffer/r_data_read[0]
    SLICE_X97Y231        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.533 r  u_circular_buffer/RAM_reg_bram_0_i_17/O
                         net (fo=6, routed)           0.154     4.687    u_circular_buffer/RAM_reg_bram_0_i_17_n_0
    SLICE_X97Y230        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.722 r  u_circular_buffer/RAM_reg_bram_2_i_5/O
                         net (fo=3, routed)           0.265     4.987    u_circular_buffer/RAM_reg_bram_2_i_5_n_0
    SLICE_X98Y235        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     5.135 r  u_circular_buffer/RAM_reg_bram_2_i_3/O
                         net (fo=1, routed)           0.677     5.812    u_circular_buffer/r_data_to_write[9]
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.345   132.028    u_circular_buffer/clka
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
                         clock pessimism              0.691   132.719    
                         clock uncertainty           -0.035   132.684    
    RAMB36_X3Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291   132.393    u_circular_buffer/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                        132.393    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                126.580    

Slack (MET) :             126.768ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.607ns (55.896%)  route 1.268ns (44.104%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 132.027 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.621ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     3.967 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     3.999    u_circular_buffer/RAM_reg_bram_0_n_35
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     4.116 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[0]
                         net (fo=5, routed)           0.268     4.384    u_circular_buffer/r_data_read[0]
    SLICE_X97Y231        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.533 r  u_circular_buffer/RAM_reg_bram_0_i_17/O
                         net (fo=6, routed)           0.156     4.689    u_circular_buffer/RAM_reg_bram_0_i_17_n_0
    SLICE_X97Y230        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     4.724 r  u_circular_buffer/RAM_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.108     4.832    u_circular_buffer/RAM_reg_bram_0_i_20_n_0
    SLICE_X97Y230        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.982 r  u_circular_buffer/RAM_reg_bram_0_i_13/O
                         net (fo=2, routed)           0.704     5.686    u_circular_buffer/r_data_to_write[8]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.344   132.027    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.691   132.718    
                         clock uncertainty           -0.035   132.683    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228   132.455    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                        132.455    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                126.768    

Slack (MET) :             126.810ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 1.607ns (55.683%)  route 1.279ns (44.317%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     3.967 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     3.999    u_circular_buffer/RAM_reg_bram_0_n_35
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     4.116 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[0]
                         net (fo=5, routed)           0.268     4.384    u_circular_buffer/r_data_read[0]
    SLICE_X97Y231        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.533 r  u_circular_buffer/RAM_reg_bram_0_i_17/O
                         net (fo=6, routed)           0.156     4.689    u_circular_buffer/RAM_reg_bram_0_i_17_n_0
    SLICE_X97Y230        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     4.724 r  u_circular_buffer/RAM_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.108     4.832    u_circular_buffer/RAM_reg_bram_0_i_20_n_0
    SLICE_X97Y230        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.982 r  u_circular_buffer/RAM_reg_bram_0_i_13/O
                         net (fo=2, routed)           0.715     5.697    u_circular_buffer/r_data_to_write[8]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.746   132.770    
                         clock uncertainty           -0.035   132.735    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228   132.507    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        132.507    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                126.810    

Slack (MET) :             126.942ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.472ns (54.640%)  route 1.222ns (45.360%))
  Logic Levels:           3  (LUT6=2 RAMB36E2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     3.967 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     3.999    u_circular_buffer/RAM_reg_bram_0_n_35
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     4.116 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[0]
                         net (fo=5, routed)           0.268     4.384    u_circular_buffer/r_data_read[0]
    SLICE_X97Y231        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.533 r  u_circular_buffer/RAM_reg_bram_0_i_17/O
                         net (fo=6, routed)           0.149     4.682    u_circular_buffer/RAM_reg_bram_0_i_17_n_0
    SLICE_X97Y230        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.732 r  u_circular_buffer/RAM_reg_bram_0_i_8/O
                         net (fo=2, routed)           0.773     5.505    u_circular_buffer/r_data_to_write[4]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.746   132.770    
                         clock uncertainty           -0.035   132.735    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.288   132.447    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        132.447    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                126.942    

Slack (MET) :             126.976ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_2/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.592ns (60.763%)  route 1.028ns (39.237%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 132.028 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.621ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     3.967 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     3.999    u_circular_buffer/RAM_reg_bram_0_n_35
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     4.116 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[0]
                         net (fo=5, routed)           0.268     4.384    u_circular_buffer/r_data_read[0]
    SLICE_X97Y231        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.533 r  u_circular_buffer/RAM_reg_bram_0_i_17/O
                         net (fo=6, routed)           0.154     4.687    u_circular_buffer/RAM_reg_bram_0_i_17_n_0
    SLICE_X97Y230        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.722 r  u_circular_buffer/RAM_reg_bram_2_i_5/O
                         net (fo=3, routed)           0.250     4.972    u_circular_buffer/RAM_reg_bram_2_i_5_n_0
    SLICE_X98Y235        LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     5.107 r  u_circular_buffer/RAM_reg_bram_2_i_1/O
                         net (fo=1, routed)           0.324     5.431    u_circular_buffer/r_data_to_write[11]
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.345   132.028    u_circular_buffer/clka
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
                         clock pessimism              0.691   132.719    
                         clock uncertainty           -0.035   132.684    
    RAMB36_X3Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276   132.408    u_circular_buffer/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                        132.408    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                126.976    

Slack (MET) :             127.033ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.472ns (57.725%)  route 1.078ns (42.275%))
  Logic Levels:           3  (LUT6=2 RAMB36E2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 132.027 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.621ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     3.967 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     3.999    u_circular_buffer/RAM_reg_bram_0_n_35
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     4.116 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[0]
                         net (fo=5, routed)           0.268     4.384    u_circular_buffer/r_data_read[0]
    SLICE_X97Y231        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.533 r  u_circular_buffer/RAM_reg_bram_0_i_17/O
                         net (fo=6, routed)           0.149     4.682    u_circular_buffer/RAM_reg_bram_0_i_17_n_0
    SLICE_X97Y230        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.732 r  u_circular_buffer/RAM_reg_bram_0_i_8/O
                         net (fo=2, routed)           0.629     5.361    u_circular_buffer/r_data_to_write[4]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.344   132.027    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.691   132.718    
                         clock uncertainty           -0.035   132.683    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.288   132.395    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                        132.395    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                127.033    

Slack (MET) :             127.043ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 1.405ns (53.770%)  route 1.208ns (46.230%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[2])
                                                      1.106     3.917 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[2]
                         net (fo=1, routed)           0.029     3.946    u_circular_buffer/RAM_reg_bram_0_n_33
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[2]_DOUTADOUT[2])
                                                      0.117     4.063 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[2]
                         net (fo=3, routed)           0.286     4.349    u_circular_buffer/r_data_read[2]
    SLICE_X97Y231        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     4.495 r  u_circular_buffer/RAM_reg_bram_0_i_18/O
                         net (fo=1, routed)           0.041     4.536    u_circular_buffer/RAM_reg_bram_0_i_18_n_0
    SLICE_X97Y231        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     4.572 r  u_circular_buffer/RAM_reg_bram_0_i_9/O
                         net (fo=2, routed)           0.852     5.424    u_circular_buffer/r_data_to_write[3]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.746   132.770    
                         clock uncertainty           -0.035   132.735    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268   132.467    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        132.467    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                127.043    

Slack (MET) :             127.082ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.398ns (54.802%)  route 1.153ns (45.198%))
  Logic Levels:           2  (LUT6=1 RAMB36E2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     3.967 r  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     3.999    u_circular_buffer/RAM_reg_bram_0_n_35
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     4.116 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[0]
                         net (fo=5, routed)           0.302     4.418    u_circular_buffer/r_data_read[0]
    SLICE_X96Y230        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     4.543 r  u_circular_buffer/RAM_reg_bram_0_i_12/O
                         net (fo=2, routed)           0.819     5.362    u_circular_buffer/r_data_to_write[0]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.746   132.770    
                         clock uncertainty           -0.035   132.735    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291   132.444    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        132.444    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                127.082    

Slack (MET) :             127.103ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.405ns (56.200%)  route 1.095ns (43.800%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 132.027 - 130.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.621ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[2])
                                                      1.106     3.917 f  u_circular_buffer/RAM_reg_bram_0/CASDOUTA[2]
                         net (fo=1, routed)           0.029     3.946    u_circular_buffer/RAM_reg_bram_0_n_33
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[2]_DOUTADOUT[2])
                                                      0.117     4.063 f  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[2]
                         net (fo=3, routed)           0.286     4.349    u_circular_buffer/r_data_read[2]
    SLICE_X97Y231        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     4.495 r  u_circular_buffer/RAM_reg_bram_0_i_18/O
                         net (fo=1, routed)           0.041     4.536    u_circular_buffer/RAM_reg_bram_0_i_18_n_0
    SLICE_X97Y231        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     4.572 r  u_circular_buffer/RAM_reg_bram_0_i_9/O
                         net (fo=2, routed)           0.739     5.311    u_circular_buffer/r_data_to_write[3]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.344   132.027    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.691   132.718    
                         clock uncertainty           -0.035   132.683    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268   132.415    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                        132.415    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                127.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 r_write_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_write_enable_reg/D
                            (rising edge-triggered cell FDPE clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      0.829ns (routing 0.379ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.424ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.829     1.268    i_clk_130_IBUF_BUFG
    SLICE_X98Y235        FDPE                                         r  r_write_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y235        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.309 r  r_write_enable_reg/Q
                         net (fo=2, routed)           0.070     1.379    r_write_enable
    SLICE_X98Y235        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     1.399 r  r_write_enable_i_1/O
                         net (fo=1, routed)           0.006     1.405    r_write_enable_i_1_n_0
    SLICE_X98Y235        FDPE                                         r  r_write_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.942     1.693    i_clk_130_IBUF_BUFG
    SLICE_X98Y235        FDPE                                         r  r_write_enable_reg/C
                         clock pessimism             -0.419     1.274    
    SLICE_X98Y235        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.321    r_write_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.149ns (33.185%)  route 0.300ns (66.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      0.855ns (routing 0.379ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.424ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.855     1.294    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.135     1.429 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[6]
                         net (fo=4, routed)           0.090     1.519    u_circular_buffer/r_data_read[6]
    SLICE_X97Y230        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.533 r  u_circular_buffer/RAM_reg_bram_0_i_5/O
                         net (fo=2, routed)           0.210     1.743    u_circular_buffer/r_data_to_write[7]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.011     1.762    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.407     1.355    
    RAMB36_X3Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     1.350    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.157ns (33.909%)  route 0.306ns (66.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.855ns (routing 0.379ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.424ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.855     1.294    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.122     1.416 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[1]
                         net (fo=4, routed)           0.113     1.529    u_circular_buffer/r_data_read[1]
    SLICE_X97Y231        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.564 r  u_circular_buffer/RAM_reg_bram_0_i_11/O
                         net (fo=2, routed)           0.193     1.757    u_circular_buffer/r_data_to_write[1]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.013     1.764    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.443     1.321    
    RAMB36_X3Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.005     1.316    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.185ns (39.957%)  route 0.278ns (60.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.855ns (routing 0.379ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.424ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.855     1.294    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.135     1.429 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[6]
                         net (fo=4, routed)           0.089     1.518    u_circular_buffer/r_data_read[6]
    SLICE_X97Y230        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.568 r  u_circular_buffer/RAM_reg_bram_0_i_6/O
                         net (fo=2, routed)           0.189     1.757    u_circular_buffer/r_data_to_write[6]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.013     1.764    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.443     1.321    
    RAMB36_X3Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.005     1.316    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.193ns (38.833%)  route 0.304ns (61.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      0.855ns (routing 0.379ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.424ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.855     1.294    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[4])
                                                      0.136     1.430 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[4]
                         net (fo=6, routed)           0.093     1.523    u_circular_buffer/r_data_read[4]
    SLICE_X97Y230        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     1.580 r  u_circular_buffer/RAM_reg_bram_0_i_7/O
                         net (fo=2, routed)           0.211     1.791    u_circular_buffer/r_data_to_write[5]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.011     1.762    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.407     1.355    
    RAMB36_X3Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.005     1.350    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.185ns (37.000%)  route 0.315ns (63.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      0.855ns (routing 0.379ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.424ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.855     1.294    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.135     1.429 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[6]
                         net (fo=4, routed)           0.089     1.518    u_circular_buffer/r_data_read[6]
    SLICE_X97Y230        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.568 r  u_circular_buffer/RAM_reg_bram_0_i_6/O
                         net (fo=2, routed)           0.226     1.794    u_circular_buffer/r_data_to_write[6]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.011     1.762    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.407     1.355    
    RAMB36_X3Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.005     1.350    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.137ns (29.149%)  route 0.333ns (70.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.855ns (routing 0.379ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.424ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.855     1.294    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.122     1.416 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[1]
                         net (fo=4, routed)           0.113     1.529    u_circular_buffer/r_data_read[1]
    SLICE_X97Y231        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.544 r  u_circular_buffer/RAM_reg_bram_0_i_10/O
                         net (fo=2, routed)           0.220     1.764    u_circular_buffer/r_data_to_write[2]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.013     1.764    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.443     1.321    
    RAMB36_X3Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.005     1.316    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.157ns (30.250%)  route 0.362ns (69.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      0.855ns (routing 0.379ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.424ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.855     1.294    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.122     1.416 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[1]
                         net (fo=4, routed)           0.113     1.529    u_circular_buffer/r_data_read[1]
    SLICE_X97Y231        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.564 r  u_circular_buffer/RAM_reg_bram_0_i_11/O
                         net (fo=2, routed)           0.249     1.813    u_circular_buffer/r_data_to_write[1]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.011     1.762    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.407     1.355    
    RAMB36_X3Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.005     1.350    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_2/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.230ns (47.325%)  route 0.256ns (52.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.856ns (routing 0.379ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.424ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.856     1.295    u_circular_buffer/clka
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.210     1.505 r  u_circular_buffer/RAM_reg_bram_2/DOUTADOUT[1]
                         net (fo=2, routed)           0.090     1.595    u_circular_buffer/r_data_read[10]
    SLICE_X98Y235        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     1.615 r  u_circular_buffer/RAM_reg_bram_2_i_1/O
                         net (fo=1, routed)           0.166     1.781    u_circular_buffer/r_data_to_write[11]
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.013     1.764    u_circular_buffer/clka
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.443     1.321    
    RAMB36_X3Y47         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.005     1.316    u_circular_buffer/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_130 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.137ns (25.849%)  route 0.393ns (74.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      0.855ns (routing 0.379ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.424ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.855     1.294    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.122     1.416 r  u_circular_buffer/RAM_reg_bram_1/DOUTADOUT[1]
                         net (fo=4, routed)           0.113     1.529    u_circular_buffer/r_data_read[1]
    SLICE_X97Y231        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.544 r  u_circular_buffer/RAM_reg_bram_0_i_10/O
                         net (fo=2, routed)           0.280     1.824    u_circular_buffer/r_data_to_write[2]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.011     1.762    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.407     1.355    
    RAMB36_X3Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.005     1.350    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.474    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_130
Waveform(ns):       { 0.000 65.000 }
Period(ns):         130.000
Sources:            { i_clk_130 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         130.000     128.431    RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         130.000     128.431    RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         130.000     128.431    RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         130.000     128.710    BUFGCE_HDIO_X3Y1  i_clk_130_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            0.550         130.000     129.450    SLICE_X98Y235     r_write_enable_reg/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.275         65.000      64.725     SLICE_X98Y235     r_write_enable_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         65.000      64.725     SLICE_X98Y235     r_write_enable_reg/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.000      64.458     RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    FDPE/C              n/a            0.275         65.000      64.725     SLICE_X98Y235     r_write_enable_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         65.000      64.725     SLICE_X98Y235     r_write_enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_260
  To Clock:  i_clk_260

Setup :            0  Failing Endpoints,  Worst Slack      256.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             256.205ns  (required time - arrival time)
  Source:                 current_state2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory3/douta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.991ns (26.791%)  route 2.708ns (73.209%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 MUXF9=1 RAMS64E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 262.067 - 260.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.692ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.628ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.525     2.763    i_clk_260_IBUF_BUFG
    SLICE_X96Y236        FDCE                                         r  current_state2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y236        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.842 f  current_state2_reg[1]/Q
                         net (fo=16, routed)          0.561     3.403    u_interleaver_memory3/douta_reg[0]_1[1]
    SLICE_X97Y247        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.526 r  u_interleaver_memory3/o_valid_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.048     3.574    u_interleaver_memory3/current_state2_reg[2]
    SLICE_X97Y247        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.671 r  u_interleaver_memory3/o_valid_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.314     3.985    u_interleaver_memory3/o_valid_OBUF
    SLICE_X93Y242        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     4.148 r  u_interleaver_memory3/RAM_reg_0_511_0_0_i_11/O
                         net (fo=120, routed)         1.307     5.455    u_interleaver_memory3/RAM_reg_512_1023_0_0/A0
    SLICE_X93Y243        RAMS64E1 (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.603 r  u_interleaver_memory3/RAM_reg_512_1023_0_0/RAMS64E1_F/O
                         net (fo=1, routed)           0.023     5.626    u_interleaver_memory3/RAM_reg_512_1023_0_0/OF
    SLICE_X93Y243        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.687 r  u_interleaver_memory3/RAM_reg_512_1023_0_0/F7.C/O
                         net (fo=1, routed)           0.000     5.687    u_interleaver_memory3/RAM_reg_512_1023_0_0/O3
    SLICE_X93Y243        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.021     5.708 r  u_interleaver_memory3/RAM_reg_512_1023_0_0/F8.B/O
                         net (fo=1, routed)           0.000     5.708    u_interleaver_memory3/RAM_reg_512_1023_0_0/04
    SLICE_X93Y243        MUXF9 (Prop_F9MUX_SLICEM_I0_O)
                                                      0.050     5.758 r  u_interleaver_memory3/RAM_reg_512_1023_0_0/F9/O
                         net (fo=1, routed)           0.232     5.990    u_interleaver_memory3/RAM_reg_512_1023_0_0_n_0
    SLICE_X92Y245        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.089 r  u_interleaver_memory3/douta[0]_i_2__1/O
                         net (fo=1, routed)           0.172     6.261    u_interleaver_memory3/douta[0]_i_2__1_n_0
    SLICE_X95Y246        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.411 r  u_interleaver_memory3/douta[0]_i_1__1/O
                         net (fo=1, routed)           0.051     6.462    u_interleaver_memory3/douta[0]_i_1__1_n_0
    SLICE_X95Y246        FDRE                                         r  u_interleaver_memory3/douta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.375   262.067    u_interleaver_memory3/i_clk_260_IBUF_BUFG
    SLICE_X95Y246        FDRE                                         r  u_interleaver_memory3/douta_reg[0]/C
                         clock pessimism              0.610   262.677    
                         clock uncertainty           -0.035   262.641    
    SLICE_X95Y246        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   262.666    u_interleaver_memory3/douta_reg[0]
  -------------------------------------------------------------------
                         required time                        262.666    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                256.205    

Slack (MET) :             256.249ns  (required time - arrival time)
  Source:                 current_state2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory2/douta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.979ns (26.763%)  route 2.679ns (73.237%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 MUXF9=1 RAMS64E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 262.070 - 260.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.692ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.628ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.525     2.763    i_clk_260_IBUF_BUFG
    SLICE_X96Y236        FDCE                                         r  current_state2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y236        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.842 f  current_state2_reg[1]/Q
                         net (fo=16, routed)          0.561     3.403    u_interleaver_memory3/douta_reg[0]_1[1]
    SLICE_X97Y247        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.526 r  u_interleaver_memory3/o_valid_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.048     3.574    u_interleaver_memory3/current_state2_reg[2]
    SLICE_X97Y247        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.671 r  u_interleaver_memory3/o_valid_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.314     3.985    u_interleaver_memory3/o_valid_OBUF
    SLICE_X93Y242        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     4.148 r  u_interleaver_memory3/RAM_reg_0_511_0_0_i_11/O
                         net (fo=120, routed)         1.344     5.492    u_interleaver_memory2/RAM_reg_1536_2047_0_0/A0
    SLICE_X93Y246        RAMS64E1 (Prop_D6LUT_SLICEM_ADR0_O)
                                                      0.145     5.637 r  u_interleaver_memory2/RAM_reg_1536_2047_0_0/RAMS64E1_D/O
                         net (fo=1, routed)           0.025     5.662    u_interleaver_memory2/RAM_reg_1536_2047_0_0/OD
    SLICE_X93Y246        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     5.724 r  u_interleaver_memory2/RAM_reg_1536_2047_0_0/F7.B/O
                         net (fo=1, routed)           0.000     5.724    u_interleaver_memory2/RAM_reg_1536_2047_0_0/O0
    SLICE_X93Y246        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.023     5.747 r  u_interleaver_memory2/RAM_reg_1536_2047_0_0/F8.A/O
                         net (fo=1, routed)           0.000     5.747    u_interleaver_memory2/RAM_reg_1536_2047_0_0/05
    SLICE_X93Y246        MUXF9 (Prop_F9MUX_SLICEM_I1_O)
                                                      0.050     5.797 r  u_interleaver_memory2/RAM_reg_1536_2047_0_0/F9/O
                         net (fo=1, routed)           0.251     6.048    u_interleaver_memory2/RAM_reg_1536_2047_0_0_n_0
    SLICE_X95Y247        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     6.196 r  u_interleaver_memory2/douta[0]_i_2__0/O
                         net (fo=1, routed)           0.087     6.283    u_interleaver_memory2/douta[0]_i_2__0_n_0
    SLICE_X95Y247        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.372 r  u_interleaver_memory2/douta[0]_i_1__0/O
                         net (fo=1, routed)           0.049     6.421    u_interleaver_memory2/douta[0]_i_1__0_n_0
    SLICE_X95Y247        FDRE                                         r  u_interleaver_memory2/douta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.378   262.070    u_interleaver_memory2/i_clk_260_IBUF_BUFG
    SLICE_X95Y247        FDRE                                         r  u_interleaver_memory2/douta_reg[0]/C
                         clock pessimism              0.610   262.680    
                         clock uncertainty           -0.035   262.644    
    SLICE_X95Y247        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025   262.669    u_interleaver_memory2/douta_reg[0]
  -------------------------------------------------------------------
                         required time                        262.669    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                256.249    

Slack (MET) :             256.328ns  (required time - arrival time)
  Source:                 current_state2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory1/douta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.874ns (24.413%)  route 2.706ns (75.587%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 MUXF9=1 RAMS64E1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 262.071 - 260.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.692ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.628ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.525     2.763    i_clk_260_IBUF_BUFG
    SLICE_X96Y236        FDCE                                         r  current_state2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y236        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.842 f  current_state2_reg[1]/Q
                         net (fo=16, routed)          0.561     3.403    u_interleaver_memory3/douta_reg[0]_1[1]
    SLICE_X97Y247        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.526 r  u_interleaver_memory3/o_valid_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.048     3.574    u_interleaver_memory3/current_state2_reg[2]
    SLICE_X97Y247        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.671 r  u_interleaver_memory3/o_valid_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.314     3.985    u_interleaver_memory3/o_valid_OBUF
    SLICE_X93Y242        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     4.148 r  u_interleaver_memory3/RAM_reg_0_511_0_0_i_11/O
                         net (fo=120, routed)         1.384     5.532    u_interleaver_memory1/RAM_reg_1024_1535_0_0/A0
    SLICE_X94Y242        RAMS64E1 (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.680 r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_F/O
                         net (fo=1, routed)           0.023     5.703    u_interleaver_memory1/RAM_reg_1024_1535_0_0/OF
    SLICE_X94Y242        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.764 r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/F7.C/O
                         net (fo=1, routed)           0.000     5.764    u_interleaver_memory1/RAM_reg_1024_1535_0_0/O3
    SLICE_X94Y242        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.021     5.785 r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/F8.B/O
                         net (fo=1, routed)           0.000     5.785    u_interleaver_memory1/RAM_reg_1024_1535_0_0/04
    SLICE_X94Y242        MUXF9 (Prop_F9MUX_SLICEM_I0_O)
                                                      0.050     5.835 r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/F9/O
                         net (fo=1, routed)           0.176     6.011    u_interleaver_memory1/RAM_reg_1024_1535_0_0_n_0
    SLICE_X95Y243        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     6.108 r  u_interleaver_memory1/douta[0]_i_2/O
                         net (fo=1, routed)           0.150     6.258    u_interleaver_memory1/douta[0]_i_2_n_0
    SLICE_X95Y242        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.293 r  u_interleaver_memory1/douta[0]_i_1/O
                         net (fo=1, routed)           0.050     6.343    u_interleaver_memory1/douta[0]_i_1_n_0
    SLICE_X95Y242        FDRE                                         r  u_interleaver_memory1/douta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.379   262.071    u_interleaver_memory1/i_clk_260_IBUF_BUFG
    SLICE_X95Y242        FDRE                                         r  u_interleaver_memory1/douta_reg[0]/C
                         clock pessimism              0.610   262.681    
                         clock uncertainty           -0.035   262.645    
    SLICE_X95Y242        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025   262.670    u_interleaver_memory1/douta_reg[0]
  -------------------------------------------------------------------
                         required time                        262.670    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                256.328    

Slack (MET) :             256.670ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_D/I
                            (rising edge-triggered cell RAMS64E1 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.601ns (51.463%)  route 1.510ns (48.537%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 RAMB36E2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 262.103 - 260.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.692ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.628ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.601     2.839    u_circular_buffer/i_clk_260_IBUF_BUFG
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.112     3.951 r  u_circular_buffer/RAM_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.976    u_circular_buffer/RAM_reg_bram_0_n_64
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_DOUTBDOUT[3])
                                                      0.117     4.093 r  u_circular_buffer/RAM_reg_bram_1/DOUTBDOUT[3]
                         net (fo=2, routed)           0.294     4.387    u_circular_buffer/RAM_reg_bram_1_n_128
    SLICE_X96Y231        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.512 r  u_circular_buffer/RAM_reg_0_511_0_0_i_30/O
                         net (fo=1, routed)           0.016     4.528    u_circular_buffer/RAM_reg_0_511_0_0_i_30_n_0
    SLICE_X96Y231        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.718 r  u_circular_buffer/RAM_reg_0_511_0_0_i_12/CO[7]
                         net (fo=1, routed)           0.026     4.744    u_circular_buffer/RAM_reg_0_511_0_0_i_12_n_0
    SLICE_X96Y232        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.801 r  u_circular_buffer/RAM_reg_0_511_0_0_i_1/CO[2]
                         net (fo=120, routed)         1.149     5.950    u_interleaver_memory1/RAM_reg_1024_1535_0_0/D
    SLICE_X94Y242        RAMS64E1                                     r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_D/I
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.411   262.103    u_interleaver_memory1/RAM_reg_1024_1535_0_0/WCLK
    SLICE_X94Y242        RAMS64E1                                     r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_D/CLK
                         clock pessimism              0.610   262.713    
                         clock uncertainty           -0.035   262.677    
    SLICE_X94Y242        RAMS64E1 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.058   262.619    u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_D
  -------------------------------------------------------------------
                         required time                        262.619    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                256.670    

Slack (MET) :             256.681ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_A/I
                            (rising edge-triggered cell RAMS64E1 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.601ns (51.612%)  route 1.501ns (48.388%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 RAMB36E2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 262.103 - 260.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.692ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.628ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.601     2.839    u_circular_buffer/i_clk_260_IBUF_BUFG
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.112     3.951 r  u_circular_buffer/RAM_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.976    u_circular_buffer/RAM_reg_bram_0_n_64
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_DOUTBDOUT[3])
                                                      0.117     4.093 r  u_circular_buffer/RAM_reg_bram_1/DOUTBDOUT[3]
                         net (fo=2, routed)           0.294     4.387    u_circular_buffer/RAM_reg_bram_1_n_128
    SLICE_X96Y231        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.512 r  u_circular_buffer/RAM_reg_0_511_0_0_i_30/O
                         net (fo=1, routed)           0.016     4.528    u_circular_buffer/RAM_reg_0_511_0_0_i_30_n_0
    SLICE_X96Y231        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.718 r  u_circular_buffer/RAM_reg_0_511_0_0_i_12/CO[7]
                         net (fo=1, routed)           0.026     4.744    u_circular_buffer/RAM_reg_0_511_0_0_i_12_n_0
    SLICE_X96Y232        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.801 r  u_circular_buffer/RAM_reg_0_511_0_0_i_1/CO[2]
                         net (fo=120, routed)         1.140     5.941    u_interleaver_memory1/RAM_reg_1024_1535_0_0/D
    SLICE_X94Y242        RAMS64E1                                     r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_A/I
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.411   262.103    u_interleaver_memory1/RAM_reg_1024_1535_0_0/WCLK
    SLICE_X94Y242        RAMS64E1                                     r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_A/CLK
                         clock pessimism              0.610   262.713    
                         clock uncertainty           -0.035   262.677    
    SLICE_X94Y242        RAMS64E1 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.056   262.621    u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_A
  -------------------------------------------------------------------
                         required time                        262.621    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                256.681    

Slack (MET) :             256.714ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory3/RAM_reg_0_511_0_0/RAMS64E1_H/I
                            (rising edge-triggered cell RAMS64E1 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.601ns (52.578%)  route 1.444ns (47.422%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 RAMB36E2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 262.092 - 260.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.692ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.628ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.601     2.839    u_circular_buffer/i_clk_260_IBUF_BUFG
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.112     3.951 r  u_circular_buffer/RAM_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.976    u_circular_buffer/RAM_reg_bram_0_n_64
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_DOUTBDOUT[3])
                                                      0.117     4.093 r  u_circular_buffer/RAM_reg_bram_1/DOUTBDOUT[3]
                         net (fo=2, routed)           0.294     4.387    u_circular_buffer/RAM_reg_bram_1_n_128
    SLICE_X96Y231        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.512 r  u_circular_buffer/RAM_reg_0_511_0_0_i_30/O
                         net (fo=1, routed)           0.016     4.528    u_circular_buffer/RAM_reg_0_511_0_0_i_30_n_0
    SLICE_X96Y231        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.718 r  u_circular_buffer/RAM_reg_0_511_0_0_i_12/CO[7]
                         net (fo=1, routed)           0.026     4.744    u_circular_buffer/RAM_reg_0_511_0_0_i_12_n_0
    SLICE_X96Y232        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.801 r  u_circular_buffer/RAM_reg_0_511_0_0_i_1/CO[2]
                         net (fo=120, routed)         1.083     5.884    u_interleaver_memory3/RAM_reg_0_511_0_0/D
    SLICE_X94Y245        RAMS64E1                                     r  u_interleaver_memory3/RAM_reg_0_511_0_0/RAMS64E1_H/I
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.400   262.092    u_interleaver_memory3/RAM_reg_0_511_0_0/WCLK
    SLICE_X94Y245        RAMS64E1                                     r  u_interleaver_memory3/RAM_reg_0_511_0_0/RAMS64E1_H/CLK
                         clock pessimism              0.610   262.702    
                         clock uncertainty           -0.035   262.666    
    SLICE_X94Y245        RAMS64E1 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.069   262.597    u_interleaver_memory3/RAM_reg_0_511_0_0/RAMS64E1_H
  -------------------------------------------------------------------
                         required time                        262.597    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                256.714    

Slack (MET) :             256.722ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory3/RAM_reg_0_511_0_0/RAMS64E1_G/I
                            (rising edge-triggered cell RAMS64E1 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.601ns (52.492%)  route 1.449ns (47.508%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 RAMB36E2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 262.092 - 260.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.692ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.628ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.601     2.839    u_circular_buffer/i_clk_260_IBUF_BUFG
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.112     3.951 r  u_circular_buffer/RAM_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.976    u_circular_buffer/RAM_reg_bram_0_n_64
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_DOUTBDOUT[3])
                                                      0.117     4.093 r  u_circular_buffer/RAM_reg_bram_1/DOUTBDOUT[3]
                         net (fo=2, routed)           0.294     4.387    u_circular_buffer/RAM_reg_bram_1_n_128
    SLICE_X96Y231        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.512 r  u_circular_buffer/RAM_reg_0_511_0_0_i_30/O
                         net (fo=1, routed)           0.016     4.528    u_circular_buffer/RAM_reg_0_511_0_0_i_30_n_0
    SLICE_X96Y231        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.718 r  u_circular_buffer/RAM_reg_0_511_0_0_i_12/CO[7]
                         net (fo=1, routed)           0.026     4.744    u_circular_buffer/RAM_reg_0_511_0_0_i_12_n_0
    SLICE_X96Y232        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.801 r  u_circular_buffer/RAM_reg_0_511_0_0_i_1/CO[2]
                         net (fo=120, routed)         1.088     5.889    u_interleaver_memory3/RAM_reg_0_511_0_0/D
    SLICE_X94Y245        RAMS64E1                                     r  u_interleaver_memory3/RAM_reg_0_511_0_0/RAMS64E1_G/I
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.400   262.092    u_interleaver_memory3/RAM_reg_0_511_0_0/WCLK
    SLICE_X94Y245        RAMS64E1                                     r  u_interleaver_memory3/RAM_reg_0_511_0_0/RAMS64E1_G/CLK
                         clock pessimism              0.610   262.702    
                         clock uncertainty           -0.035   262.666    
    SLICE_X94Y245        RAMS64E1 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.056   262.610    u_interleaver_memory3/RAM_reg_0_511_0_0/RAMS64E1_G
  -------------------------------------------------------------------
                         required time                        262.610    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                256.722    

Slack (MET) :             256.729ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_C/I
                            (rising edge-triggered cell RAMS64E1 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.601ns (52.423%)  route 1.453ns (47.577%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 RAMB36E2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 262.103 - 260.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.692ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.628ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.601     2.839    u_circular_buffer/i_clk_260_IBUF_BUFG
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.112     3.951 r  u_circular_buffer/RAM_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.976    u_circular_buffer/RAM_reg_bram_0_n_64
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_DOUTBDOUT[3])
                                                      0.117     4.093 r  u_circular_buffer/RAM_reg_bram_1/DOUTBDOUT[3]
                         net (fo=2, routed)           0.294     4.387    u_circular_buffer/RAM_reg_bram_1_n_128
    SLICE_X96Y231        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.512 r  u_circular_buffer/RAM_reg_0_511_0_0_i_30/O
                         net (fo=1, routed)           0.016     4.528    u_circular_buffer/RAM_reg_0_511_0_0_i_30_n_0
    SLICE_X96Y231        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.718 r  u_circular_buffer/RAM_reg_0_511_0_0_i_12/CO[7]
                         net (fo=1, routed)           0.026     4.744    u_circular_buffer/RAM_reg_0_511_0_0_i_12_n_0
    SLICE_X96Y232        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.801 r  u_circular_buffer/RAM_reg_0_511_0_0_i_1/CO[2]
                         net (fo=120, routed)         1.092     5.893    u_interleaver_memory1/RAM_reg_1024_1535_0_0/D
    SLICE_X94Y242        RAMS64E1                                     r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_C/I
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.411   262.103    u_interleaver_memory1/RAM_reg_1024_1535_0_0/WCLK
    SLICE_X94Y242        RAMS64E1                                     r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_C/CLK
                         clock pessimism              0.610   262.713    
                         clock uncertainty           -0.035   262.677    
    SLICE_X94Y242        RAMS64E1 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.056   262.621    u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_C
  -------------------------------------------------------------------
                         required time                        262.621    
                         arrival time                          -5.893    
  -------------------------------------------------------------------
                         slack                                256.729    

Slack (MET) :             256.732ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_B/I
                            (rising edge-triggered cell RAMS64E1 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.601ns (52.475%)  route 1.450ns (47.525%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 RAMB36E2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 262.103 - 260.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.692ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.628ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.601     2.839    u_circular_buffer/i_clk_260_IBUF_BUFG
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.112     3.951 r  u_circular_buffer/RAM_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.976    u_circular_buffer/RAM_reg_bram_0_n_64
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_DOUTBDOUT[3])
                                                      0.117     4.093 r  u_circular_buffer/RAM_reg_bram_1/DOUTBDOUT[3]
                         net (fo=2, routed)           0.294     4.387    u_circular_buffer/RAM_reg_bram_1_n_128
    SLICE_X96Y231        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.512 r  u_circular_buffer/RAM_reg_0_511_0_0_i_30/O
                         net (fo=1, routed)           0.016     4.528    u_circular_buffer/RAM_reg_0_511_0_0_i_30_n_0
    SLICE_X96Y231        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.718 r  u_circular_buffer/RAM_reg_0_511_0_0_i_12/CO[7]
                         net (fo=1, routed)           0.026     4.744    u_circular_buffer/RAM_reg_0_511_0_0_i_12_n_0
    SLICE_X96Y232        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.801 r  u_circular_buffer/RAM_reg_0_511_0_0_i_1/CO[2]
                         net (fo=120, routed)         1.089     5.890    u_interleaver_memory1/RAM_reg_1024_1535_0_0/D
    SLICE_X94Y242        RAMS64E1                                     r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_B/I
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.411   262.103    u_interleaver_memory1/RAM_reg_1024_1535_0_0/WCLK
    SLICE_X94Y242        RAMS64E1                                     r  u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_B/CLK
                         clock pessimism              0.610   262.713    
                         clock uncertainty           -0.035   262.677    
    SLICE_X94Y242        RAMS64E1 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.056   262.621    u_interleaver_memory1/RAM_reg_1024_1535_0_0/RAMS64E1_B
  -------------------------------------------------------------------
                         required time                        262.621    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                256.732    

Slack (MET) :             256.777ns  (required time - arrival time)
  Source:                 u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_interleaver_memory2/RAM_reg_0_511_0_0/RAMS64E1_A/I
                            (rising edge-triggered cell RAMS64E1 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (i_clk_260 rise@260.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.601ns (53.367%)  route 1.399ns (46.633%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 RAMB36E2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 262.097 - 260.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.692ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.628ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.601     2.839    u_circular_buffer/i_clk_260_IBUF_BUFG
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.112     3.951 r  u_circular_buffer/RAM_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.976    u_circular_buffer/RAM_reg_bram_0_n_64
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_DOUTBDOUT[3])
                                                      0.117     4.093 r  u_circular_buffer/RAM_reg_bram_1/DOUTBDOUT[3]
                         net (fo=2, routed)           0.294     4.387    u_circular_buffer/RAM_reg_bram_1_n_128
    SLICE_X96Y231        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.512 r  u_circular_buffer/RAM_reg_0_511_0_0_i_30/O
                         net (fo=1, routed)           0.016     4.528    u_circular_buffer/RAM_reg_0_511_0_0_i_30_n_0
    SLICE_X96Y231        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.718 r  u_circular_buffer/RAM_reg_0_511_0_0_i_12/CO[7]
                         net (fo=1, routed)           0.026     4.744    u_circular_buffer/RAM_reg_0_511_0_0_i_12_n_0
    SLICE_X96Y232        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.801 r  u_circular_buffer/RAM_reg_0_511_0_0_i_1/CO[2]
                         net (fo=120, routed)         1.038     5.839    u_interleaver_memory2/RAM_reg_0_511_0_0/D
    SLICE_X94Y246        RAMS64E1                                     r  u_interleaver_memory2/RAM_reg_0_511_0_0/RAMS64E1_A/I
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                    260.000   260.000 r  
    K9                                                0.000   260.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000   260.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499   260.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.405   262.097    u_interleaver_memory2/RAM_reg_0_511_0_0/WCLK
    SLICE_X94Y246        RAMS64E1                                     r  u_interleaver_memory2/RAM_reg_0_511_0_0/RAMS64E1_A/CLK
                         clock pessimism              0.610   262.707    
                         clock uncertainty           -0.035   262.671    
    SLICE_X94Y246        RAMS64E1 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.056   262.615    u_interleaver_memory2/RAM_reg_0_511_0_0/RAMS64E1_A
  -------------------------------------------------------------------
                         required time                        262.615    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                256.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 r_read_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      0.838ns (routing 0.382ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.430ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         0.838     1.286    i_clk_260_IBUF_BUFG
    SLICE_X99Y235        FDCE                                         r  r_read_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y235        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.326 r  r_read_pointer_reg[0]/Q
                         net (fo=11, routed)          0.100     1.426    u_circular_buffer/RAM_reg_bram_2_0[0]
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.026     1.786    u_circular_buffer/i_clk_260_IBUF_BUFG
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKBWRCLK
                         clock pessimism             -0.384     1.401    
    RAMB36_X3Y47         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.006     1.407    u_circular_buffer/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_nrdivider/r_quotient_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_Nrep_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      1.338ns (routing 0.628ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.692ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.338     2.030    u_nrdivider/i_clk_260_IBUF_BUFG
    SLICE_X97Y233        FDCE                                         r  u_nrdivider/r_quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y233        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.089 r  u_nrdivider/r_quotient_reg[11]/Q
                         net (fo=2, routed)           0.070     2.159    Nrep[11]
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.523     2.761    i_clk_260_IBUF_BUFG
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[11]/C
                         clock pessimism             -0.693     2.068    
    SLICE_X97Y232        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.130    r_Nrep_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_nrdivider/r_quotient_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_Nrep_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      1.336ns (routing 0.628ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.692ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.336     2.028    u_nrdivider/i_clk_260_IBUF_BUFG
    SLICE_X97Y233        FDCE                                         r  u_nrdivider/r_quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y233        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.086 r  u_nrdivider/r_quotient_reg[9]/Q
                         net (fo=2, routed)           0.073     2.159    Nrep[9]
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.523     2.761    i_clk_260_IBUF_BUFG
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[9]/C
                         clock pessimism             -0.693     2.067    
    SLICE_X97Y232        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.129    r_Nrep_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_nrdivider/r_quotient_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_Nrep_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      1.336ns (routing 0.628ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.692ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.336     2.028    u_nrdivider/i_clk_260_IBUF_BUFG
    SLICE_X97Y233        FDCE                                         r  u_nrdivider/r_quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y233        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.087 r  u_nrdivider/r_quotient_reg[8]/Q
                         net (fo=2, routed)           0.067     2.154    Nrep[8]
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.518     2.756    i_clk_260_IBUF_BUFG
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[8]/C
                         clock pessimism             -0.693     2.062    
    SLICE_X97Y232        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.124    r_Nrep_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_nrdivider/r_quotient_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_Nrep_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.704%)  route 0.076ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      1.338ns (routing 0.628ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.692ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.338     2.030    u_nrdivider/i_clk_260_IBUF_BUFG
    SLICE_X97Y233        FDCE                                         r  u_nrdivider/r_quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y233        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.089 r  u_nrdivider/r_quotient_reg[13]/Q
                         net (fo=2, routed)           0.076     2.165    Nrep[13]
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.523     2.761    i_clk_260_IBUF_BUFG
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[13]/C
                         clock pessimism             -0.693     2.068    
    SLICE_X97Y232        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.130    r_Nrep_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_nrdivider/r_quotient_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_Nrep_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.647%)  route 0.078ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      1.338ns (routing 0.628ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.692ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.338     2.030    u_nrdivider/i_clk_260_IBUF_BUFG
    SLICE_X97Y233        FDCE                                         r  u_nrdivider/r_quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y233        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.088 r  u_nrdivider/r_quotient_reg[12]/Q
                         net (fo=2, routed)           0.078     2.166    Nrep[12]
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.523     2.761    i_clk_260_IBUF_BUFG
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[12]/C
                         clock pessimism             -0.693     2.068    
    SLICE_X97Y232        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.128    r_Nrep_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_nrdivider/r_quotient_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_Nrep_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.029%)  route 0.080ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      1.336ns (routing 0.628ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.692ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.336     2.028    u_nrdivider/i_clk_260_IBUF_BUFG
    SLICE_X97Y233        FDCE                                         r  u_nrdivider/r_quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y233        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.086 r  u_nrdivider/r_quotient_reg[7]/Q
                         net (fo=2, routed)           0.080     2.166    Nrep[7]
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.518     2.756    i_clk_260_IBUF_BUFG
    SLICE_X97Y232        FDCE                                         r  r_Nrep_reg[7]/C
                         clock pessimism             -0.693     2.062    
    SLICE_X97Y232        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.122    r_Nrep_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_nrdivider/r_quotient_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_Nrep_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      0.845ns (routing 0.382ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.430ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         0.845     1.293    u_nrdivider/i_clk_260_IBUF_BUFG
    SLICE_X96Y233        FDCE                                         r  u_nrdivider/r_quotient_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.331 r  u_nrdivider/r_quotient_reg[22]/Q
                         net (fo=2, routed)           0.066     1.397    Nrep[22]
    SLICE_X96Y233        FDCE                                         r  r_Nrep_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         0.965     1.725    i_clk_260_IBUF_BUFG
    SLICE_X96Y233        FDCE                                         r  r_Nrep_reg[22]/C
                         clock pessimism             -0.419     1.306    
    SLICE_X96Y233        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.353    r_Nrep_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 r_counter_RAM_col_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            registered_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.059ns (25.000%)  route 0.177ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      1.364ns (routing 0.628ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.692ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.364     2.056    i_clk_260_IBUF_BUFG
    SLICE_X92Y242        FDCE                                         r  r_counter_RAM_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y242        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.115 r  r_counter_RAM_col_reg[0]/Q
                         net (fo=9, routed)           0.177     2.292    r_counter_RAM_col_reg[0]
    SLICE_X94Y241        FDCE                                         r  registered_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.592     2.830    i_clk_260_IBUF_BUFG
    SLICE_X94Y241        FDCE                                         r  registered_address_reg[4]/C
                         clock pessimism             -0.649     2.180    
    SLICE_X94Y241        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.240    registered_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 r_read_pointer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_read_pointer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             i_clk_260
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_260 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Net Delay (Source):      0.838ns (routing 0.382ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.430ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         0.838     1.286    i_clk_260_IBUF_BUFG
    SLICE_X99Y236        FDCE                                         r  r_read_pointer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.325 r  r_read_pointer_reg[11]/Q
                         net (fo=6, routed)           0.027     1.352    r_read_pointer_reg[11]
    SLICE_X99Y236        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.385 r  r_read_pointer[12]_i_1/O
                         net (fo=1, routed)           0.006     1.391    p_0_in__0[12]
    SLICE_X99Y236        FDCE                                         r  r_read_pointer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         0.956     1.716    i_clk_260_IBUF_BUFG
    SLICE_X99Y236        FDCE                                         r  r_read_pointer_reg[12]/C
                         clock pessimism             -0.424     1.292    
    SLICE_X99Y236        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.339    r_read_pointer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_260
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { i_clk_260 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         260.000     258.710    BUFGCE_HDIO_X2Y0  i_clk_260_IBUF_BUFG_inst/I
Min Period        n/a     RAMS64E1/CLK        n/a            1.064         260.000     258.936    SLICE_X94Y243     u_interleaver_memory1/RAM_reg_0_511_0_0/RAMS64E1_A/CLK
Min Period        n/a     RAMS64E1/CLK        n/a            1.064         260.000     258.936    SLICE_X96Y244     u_interleaver_memory1/RAM_reg_512_1023_0_0/RAMS64E1_B/CLK
Min Period        n/a     RAMS64E1/CLK        n/a            1.064         260.000     258.936    SLICE_X96Y244     u_interleaver_memory1/RAM_reg_512_1023_0_0/RAMS64E1_C/CLK
Min Period        n/a     RAMS64E1/CLK        n/a            1.064         260.000     258.936    SLICE_X96Y244     u_interleaver_memory1/RAM_reg_512_1023_0_0/RAMS64E1_D/CLK
Min Period        n/a     RAMS64E1/CLK        n/a            1.064         260.000     258.936    SLICE_X96Y244     u_interleaver_memory1/RAM_reg_512_1023_0_0/RAMS64E1_E/CLK
Min Period        n/a     RAMS64E1/CLK        n/a            1.064         260.000     258.936    SLICE_X96Y244     u_interleaver_memory1/RAM_reg_512_1023_0_0/RAMS64E1_F/CLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMS64E1/CLK        n/a            0.532         130.000     129.468    SLICE_X96Y247     u_interleaver_memory2/RAM_reg_2048_2559_0_0/RAMS64E1_D/CLK
Low Pulse Width   Fast    RAMS64E1/CLK        n/a            0.532         130.000     129.468    SLICE_X96Y247     u_interleaver_memory2/RAM_reg_2048_2559_0_0/RAMS64E1_E/CLK
Low Pulse Width   Fast    RAMS64E1/CLK        n/a            0.532         130.000     129.468    SLICE_X96Y247     u_interleaver_memory2/RAM_reg_2048_2559_0_0/RAMS64E1_F/CLK
Low Pulse Width   Fast    RAMS64E1/CLK        n/a            0.532         130.000     129.468    SLICE_X96Y247     u_interleaver_memory2/RAM_reg_2048_2559_0_0/RAMS64E1_G/CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y47      u_circular_buffer/RAM_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y46      u_circular_buffer/RAM_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y45      u_circular_buffer/RAM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMS64E1/CLK        n/a            0.532         130.000     129.468    SLICE_X94Y243     u_interleaver_memory1/RAM_reg_0_511_0_0/RAMS64E1_A/CLK
High Pulse Width  Slow    RAMS64E1/CLK        n/a            0.532         130.000     129.468    SLICE_X96Y244     u_interleaver_memory1/RAM_reg_512_1023_0_0/RAMS64E1_B/CLK
High Pulse Width  Slow    RAMS64E1/CLK        n/a            0.532         130.000     129.468    SLICE_X96Y244     u_interleaver_memory1/RAM_reg_512_1023_0_0/RAMS64E1_C/CLK
High Pulse Width  Slow    RAMS64E1/CLK        n/a            0.532         130.000     129.468    SLICE_X96Y244     u_interleaver_memory1/RAM_reg_512_1023_0_0/RAMS64E1_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_260
  To Clock:  i_clk_130

Setup :            0  Failing Endpoints,  Worst Slack      125.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             125.915ns  (required time - arrival time)
  Source:                 current_state1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.337ns (11.533%)  route 2.585ns (88.467%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.520ns (routing 0.692ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.520     2.758    i_clk_260_IBUF_BUFG
    SLICE_X97Y236        FDCE                                         r  current_state1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y236        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.837 r  current_state1_reg[0]/Q
                         net (fo=20, routed)          1.268     4.105    u_circular_buffer/RAM_reg_bram_1_0[0]
    SLICE_X98Y235        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.253 r  u_circular_buffer/RAM_reg_bram_2_i_4/O
                         net (fo=6, routed)           0.561     4.814    u_circular_buffer/RAM_reg_bram_2_i_4_n_0
    SLICE_X97Y232        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.924 r  u_circular_buffer/RAM_reg_bram_0_i_14/O
                         net (fo=4, routed)           0.756     5.680    u_circular_buffer/RAM_reg_bram_0_i_14_n_0
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   132.024    
                         clock uncertainty           -0.035   131.989    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394   131.595    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        131.595    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                125.915    

Slack (MET) :             125.925ns  (required time - arrival time)
  Source:                 current_state1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.258ns (8.490%)  route 2.781ns (91.510%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.496ns (routing 0.692ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.496     2.734    i_clk_260_IBUF_BUFG
    SLICE_X95Y236        FDCE                                         r  current_state1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.813 r  current_state1_reg[2]/Q
                         net (fo=19, routed)          1.407     4.220    u_circular_buffer/RAM_reg_bram_1_0[2]
    SLICE_X98Y231        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.309 r  u_circular_buffer/RAM_reg_bram_0_i_16/O
                         net (fo=9, routed)           0.555     4.864    u_circular_buffer/current_state1_reg[2]
    SLICE_X96Y230        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.954 r  u_circular_buffer/RAM_reg_bram_0_i_12/O
                         net (fo=2, routed)           0.819     5.773    u_circular_buffer/r_data_to_write[0]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   132.024    
                         clock uncertainty           -0.035   131.989    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291   131.698    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        131.698    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                125.925    

Slack (MET) :             126.009ns  (required time - arrival time)
  Source:                 current_state1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.203ns (6.990%)  route 2.701ns (93.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.496ns (routing 0.692ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.496     2.734    i_clk_260_IBUF_BUFG
    SLICE_X95Y236        FDCE                                         r  current_state1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.813 r  current_state1_reg[2]/Q
                         net (fo=19, routed)          1.390     4.203    u_circular_buffer/RAM_reg_bram_1_0[2]
    SLICE_X97Y232        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.327 r  u_circular_buffer/RAM_reg_bram_0_i_1/O
                         net (fo=1, routed)           1.311     5.638    u_circular_buffer/RAM_reg_bram_0_i_1_n_0
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   132.024    
                         clock uncertainty           -0.035   131.989    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342   131.647    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        131.647    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                126.009    

Slack (MET) :             126.039ns  (required time - arrival time)
  Source:                 current_state1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.258ns (8.811%)  route 2.670ns (91.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 132.027 - 130.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.496ns (routing 0.692ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.621ns, distribution 0.723ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.496     2.734    i_clk_260_IBUF_BUFG
    SLICE_X95Y236        FDCE                                         r  current_state1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.813 r  current_state1_reg[2]/Q
                         net (fo=19, routed)          1.407     4.220    u_circular_buffer/RAM_reg_bram_1_0[2]
    SLICE_X98Y231        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.309 r  u_circular_buffer/RAM_reg_bram_0_i_16/O
                         net (fo=9, routed)           0.555     4.864    u_circular_buffer/current_state1_reg[2]
    SLICE_X96Y230        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.954 r  u_circular_buffer/RAM_reg_bram_0_i_12/O
                         net (fo=2, routed)           0.708     5.662    u_circular_buffer/r_data_to_write[0]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.344   132.027    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   132.027    
                         clock uncertainty           -0.035   131.992    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291   131.701    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                        131.701    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                126.039    

Slack (MET) :             126.095ns  (required time - arrival time)
  Source:                 current_state1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.326ns (11.876%)  route 2.419ns (88.124%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 132.027 - 130.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.520ns (routing 0.692ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.621ns, distribution 0.723ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.520     2.758    i_clk_260_IBUF_BUFG
    SLICE_X97Y236        FDCE                                         r  current_state1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y236        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.837 r  current_state1_reg[0]/Q
                         net (fo=20, routed)          1.268     4.105    u_circular_buffer/RAM_reg_bram_1_0[0]
    SLICE_X98Y235        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.253 r  u_circular_buffer/RAM_reg_bram_2_i_4/O
                         net (fo=6, routed)           0.561     4.814    u_circular_buffer/RAM_reg_bram_2_i_4_n_0
    SLICE_X97Y232        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.913 r  u_circular_buffer/RAM_reg_bram_1_i_5/O
                         net (fo=4, routed)           0.590     5.503    u_circular_buffer/RAM_reg_bram_1_i_5_n_0
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.344   132.027    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   132.027    
                         clock uncertainty           -0.035   131.992    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394   131.598    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                        131.598    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                126.095    

Slack (MET) :             126.179ns  (required time - arrival time)
  Source:                 r_write_pointer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.203ns (7.441%)  route 2.525ns (92.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 132.027 - 130.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.692ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.621ns, distribution 0.723ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.505     2.743    i_clk_260_IBUF_BUFG
    SLICE_X95Y232        FDCE                                         r  r_write_pointer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.823 r  r_write_pointer_reg[12]/Q
                         net (fo=10, routed)          1.399     4.222    u_circular_buffer/RAM_reg_bram_2_1[12]
    SLICE_X97Y232        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.345 r  u_circular_buffer/RAM_reg_bram_1_i_3/O
                         net (fo=1, routed)           1.126     5.471    u_circular_buffer/RAM_reg_bram_1_i_3_n_0
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.344   132.027    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   132.027    
                         clock uncertainty           -0.035   131.992    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342   131.650    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                        131.650    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                126.179    

Slack (MET) :             126.197ns  (required time - arrival time)
  Source:                 current_state1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.316ns (11.433%)  route 2.448ns (88.567%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.496ns (routing 0.692ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.496     2.734    i_clk_260_IBUF_BUFG
    SLICE_X95Y236        FDCE                                         r  current_state1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.813 r  current_state1_reg[2]/Q
                         net (fo=19, routed)          1.407     4.220    u_circular_buffer/RAM_reg_bram_1_0[2]
    SLICE_X98Y231        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.309 r  u_circular_buffer/RAM_reg_bram_0_i_16/O
                         net (fo=9, routed)           0.546     4.855    u_circular_buffer/current_state1_reg[2]
    SLICE_X97Y231        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     5.003 r  u_circular_buffer/RAM_reg_bram_0_i_11/O
                         net (fo=2, routed)           0.495     5.498    u_circular_buffer/r_data_to_write[1]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   132.024    
                         clock uncertainty           -0.035   131.989    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294   131.695    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        131.695    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                126.197    

Slack (MET) :             126.201ns  (required time - arrival time)
  Source:                 current_state1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.318ns (11.447%)  route 2.460ns (88.553%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 132.024 - 130.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.496ns (routing 0.692ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.621ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.496     2.734    i_clk_260_IBUF_BUFG
    SLICE_X95Y236        FDCE                                         r  current_state1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.813 r  current_state1_reg[2]/Q
                         net (fo=19, routed)          1.407     4.220    u_circular_buffer/RAM_reg_bram_1_0[2]
    SLICE_X98Y231        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.309 r  u_circular_buffer/RAM_reg_bram_0_i_16/O
                         net (fo=9, routed)           0.494     4.803    u_circular_buffer/current_state1_reg[2]
    SLICE_X97Y231        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.953 r  u_circular_buffer/RAM_reg_bram_0_i_10/O
                         net (fo=2, routed)           0.559     5.512    u_circular_buffer/r_data_to_write[2]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.341   132.024    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   132.024    
                         clock uncertainty           -0.035   131.989    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276   131.713    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                        131.713    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                126.201    

Slack (MET) :             126.307ns  (required time - arrival time)
  Source:                 current_state1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.316ns (11.893%)  route 2.341ns (88.107%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 132.027 - 130.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.496ns (routing 0.692ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.621ns, distribution 0.723ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.496     2.734    i_clk_260_IBUF_BUFG
    SLICE_X95Y236        FDCE                                         r  current_state1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.813 r  current_state1_reg[2]/Q
                         net (fo=19, routed)          1.407     4.220    u_circular_buffer/RAM_reg_bram_1_0[2]
    SLICE_X98Y231        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.309 r  u_circular_buffer/RAM_reg_bram_0_i_16/O
                         net (fo=9, routed)           0.546     4.855    u_circular_buffer/current_state1_reg[2]
    SLICE_X97Y231        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     5.003 r  u_circular_buffer/RAM_reg_bram_0_i_11/O
                         net (fo=2, routed)           0.388     5.391    u_circular_buffer/r_data_to_write[1]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.344   132.027    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   132.027    
                         clock uncertainty           -0.035   131.992    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294   131.698    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                        131.698    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                126.307    

Slack (MET) :             126.323ns  (required time - arrival time)
  Source:                 current_state1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk_130 rise@130.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.318ns (11.959%)  route 2.341ns (88.041%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 132.027 - 130.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.496ns (routing 0.692ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.621ns, distribution 0.723ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.496     2.734    i_clk_260_IBUF_BUFG
    SLICE_X95Y236        FDCE                                         r  current_state1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.813 r  current_state1_reg[2]/Q
                         net (fo=19, routed)          1.407     4.220    u_circular_buffer/RAM_reg_bram_1_0[2]
    SLICE_X98Y231        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.309 r  u_circular_buffer/RAM_reg_bram_0_i_16/O
                         net (fo=9, routed)           0.494     4.803    u_circular_buffer/current_state1_reg[2]
    SLICE_X97Y231        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.953 r  u_circular_buffer/RAM_reg_bram_0_i_10/O
                         net (fo=2, routed)           0.440     5.393    u_circular_buffer/r_data_to_write[2]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                    130.000   130.000 r  
    M9                                                0.000   130.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000   130.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490   130.490 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.490    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.490 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.659    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.683 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.344   132.027    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   132.027    
                         clock uncertainty           -0.035   131.992    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276   131.716    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                        131.716    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                126.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.058ns (6.832%)  route 0.791ns (93.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.628ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.684ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.329     2.021    i_clk_260_IBUF_BUFG
    SLICE_X94Y232        FDCE                                         r  r_write_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.079 r  r_write_pointer_reg[7]/Q
                         net (fo=11, routed)          0.791     2.870    u_circular_buffer/RAM_reg_bram_2_1[7]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.584     2.813    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     2.813    
                         clock uncertainty            0.035     2.849    
    RAMB36_X3Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.045     2.804    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.058ns (6.752%)  route 0.801ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.628ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.684ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.329     2.021    i_clk_260_IBUF_BUFG
    SLICE_X94Y232        FDCE                                         r  r_write_pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.079 r  r_write_pointer_reg[9]/Q
                         net (fo=8, routed)           0.801     2.880    u_circular_buffer/RAM_reg_bram_2_1[9]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.584     2.813    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     2.813    
                         clock uncertainty            0.035     2.849    
    RAMB36_X3Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.045     2.804    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/CASDOMUXA
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.095ns (9.453%)  route 0.910ns (90.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.628ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.684ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.325     2.017    i_clk_260_IBUF_BUFG
    SLICE_X95Y232        FDCE                                         r  r_write_pointer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.076 f  r_write_pointer_reg[12]/Q
                         net (fo=10, routed)          0.447     2.523    u_circular_buffer/RAM_reg_bram_2_1[12]
    SLICE_X98Y233        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.559 r  u_circular_buffer/RAM_reg_bram_1_i_1/O
                         net (fo=1, routed)           0.463     3.022    u_circular_buffer/RAM_reg_bram_1_i_1_n_0
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CASDOMUXA
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.584     2.813    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     2.813    
                         clock uncertainty            0.035     2.849    
    RAMB36_X3Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_CASDOMUXA)
                                                      0.047     2.896    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.058ns (6.277%)  route 0.866ns (93.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.628ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.684ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.329     2.021    i_clk_260_IBUF_BUFG
    SLICE_X94Y232        FDCE                                         r  r_write_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.079 r  r_write_pointer_reg[7]/Q
                         net (fo=11, routed)          0.866     2.945    u_circular_buffer/RAM_reg_bram_2_1[7]
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.585     2.814    u_circular_buffer/clka
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
                         clock pessimism              0.000     2.814    
                         clock uncertainty            0.035     2.850    
    RAMB36_X3Y47         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.045     2.805    u_circular_buffer/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.060ns (6.452%)  route 0.870ns (93.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.628ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.684ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.325     2.017    i_clk_260_IBUF_BUFG
    SLICE_X95Y232        FDCE                                         r  r_write_pointer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.077 r  r_write_pointer_reg[10]/Q
                         net (fo=8, routed)           0.870     2.947    u_circular_buffer/RAM_reg_bram_2_1[10]
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.585     2.814    u_circular_buffer/clka
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
                         clock pessimism              0.000     2.814    
                         clock uncertainty            0.035     2.850    
    RAMB36_X3Y47         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.045     2.805    u_circular_buffer/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.058ns (6.270%)  route 0.867ns (93.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.628ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.684ns, distribution 0.898ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.329     2.021    i_clk_260_IBUF_BUFG
    SLICE_X94Y232        FDCE                                         r  r_write_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.079 r  r_write_pointer_reg[7]/Q
                         net (fo=11, routed)          0.867     2.946    u_circular_buffer/RAM_reg_bram_2_1[7]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.582     2.811    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.811    
                         clock uncertainty            0.035     2.847    
    RAMB36_X3Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.045     2.802    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.058ns (6.086%)  route 0.895ns (93.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.628ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.684ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.325     2.017    i_clk_260_IBUF_BUFG
    SLICE_X95Y232        FDCE                                         r  r_write_pointer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.075 r  r_write_pointer_reg[11]/Q
                         net (fo=8, routed)           0.895     2.970    u_circular_buffer/RAM_reg_bram_2_1[11]
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.585     2.814    u_circular_buffer/clka
    RAMB36_X3Y47         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_2/CLKARDCLK
                         clock pessimism              0.000     2.814    
                         clock uncertainty            0.035     2.850    
    RAMB36_X3Y47         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.045     2.805    u_circular_buffer/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.058ns (6.067%)  route 0.898ns (93.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.628ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.684ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.325     2.017    i_clk_260_IBUF_BUFG
    SLICE_X95Y232        FDCE                                         r  r_write_pointer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.075 r  r_write_pointer_reg[11]/Q
                         net (fo=8, routed)           0.898     2.973    u_circular_buffer/RAM_reg_bram_2_1[11]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.584     2.813    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     2.813    
                         clock uncertainty            0.035     2.849    
    RAMB36_X3Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.045     2.804    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.061ns (6.381%)  route 0.895ns (93.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.628ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.684ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         1.325     2.017    i_clk_260_IBUF_BUFG
    SLICE_X95Y232        FDCE                                         r  r_write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.078 r  r_write_pointer_reg[1]/Q
                         net (fo=12, routed)          0.895     2.973    u_circular_buffer/RAM_reg_bram_2_1[1]
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.584     2.813    u_circular_buffer/clka
    RAMB36_X3Y46         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     2.813    
                         clock uncertainty            0.035     2.849    
    RAMB36_X3Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.045     2.804    u_circular_buffer/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 r_write_pointer_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_260  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_circular_buffer/RAM_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_130  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk_130
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_130 rise@0.000ns - i_clk_260 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.038ns (5.227%)  route 0.689ns (94.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.836ns (routing 0.382ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.424ns, distribution 0.587ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_260 rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  i_clk_260 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_260_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  i_clk_260_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    i_clk_260_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  i_clk_260_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    i_clk_260_IBUF
    BUFGCE_HDIO_X2Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  i_clk_260_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=378, routed)         0.836     1.284    i_clk_260_IBUF_BUFG
    SLICE_X94Y232        FDCE                                         r  r_write_pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.322 r  r_write_pointer_reg[9]/Q
                         net (fo=8, routed)           0.689     2.011    u_circular_buffer/RAM_reg_bram_2_1[9]
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_130 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_130 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_130_IBUF_inst/I
    M9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  i_clk_130_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    i_clk_130_IBUF_inst/OUT
    M9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  i_clk_130_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    i_clk_130_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  i_clk_130_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4, routed)           1.011     1.762    u_circular_buffer/clka
    RAMB36_X3Y45         RAMB36E2                                     r  u_circular_buffer/RAM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     1.762    
                         clock uncertainty            0.035     1.798    
    RAMB36_X3Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.804    u_circular_buffer/RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.207    





