<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenBIC: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenBIC
   </div>
   <div id="projectbrief">OpenSource Bridge-IC</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_c" name="index_c"></a>- c -</h3><ul>
<li>CABLE_ABSENT&#160;:&#160;<a class="el" href="yv35-bb_2src_2platform_2plat__isr_8h.html#a185ab0d8c9b20d7627e4828c62f489a1">plat_isr.h</a></li>
<li>CABLE_PRESENT&#160;:&#160;<a class="el" href="yv35-bb_2src_2platform_2plat__isr_8h.html#aa0ffcb78fb4455c6f7270b87fbed0f99">plat_isr.h</a></li>
<li>CARD_13_E1S_0_MUX_CFG_INDEX&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8c.html#a12a66d898c10d607facb07abc5b6f490">plat_sensor_table.c</a></li>
<li>CARD_13_E1S_1_MUX_CFG_INDEX&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8c.html#aed90c3c4a9e0b7c0650d62bdc28ad9c1">plat_sensor_table.c</a></li>
<li>CARD_14_E1S_0_MUX_CFG_INDEX&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8c.html#a691e6cc7751b69869d01d383cddaec3e">plat_sensor_table.c</a></li>
<li>CARD_14_E1S_1_MUX_CFG_INDEX&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8c.html#a7168bf4af52e724a1ba86fc4ed70581b">plat_sensor_table.c</a></li>
<li>CATERR_START_DELAY_SECOND&#160;:&#160;<a class="el" href="wc-mb_2src_2platform_2plat__isr_8c.html#a65c8f4fae1c79e0ddf8298162d77d474">plat_isr.c</a>, <a class="el" href="yv35-gl_2src_2platform_2plat__isr_8h.html#a65c8f4fae1c79e0ddf8298162d77d474">plat_isr.h</a>, <a class="el" href="gc2-es_2src_2platform_2plat__isr_8c.html#a65c8f4fae1c79e0ddf8298162d77d474">plat_isr.c</a></li>
<li>CB_FRU_ADDR&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__fru_8h.html#a1f49ffaa18b4a02026c105a2c24c9e3b">plat_fru.h</a></li>
<li>CB_FRU_PORT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__fru_8h.html#abeb4b7c591e2507d223c5334e1541b28">plat_fru.h</a></li>
<li>CC_PEX_ACCESS_FAIL&#160;:&#160;<a class="el" href="at-cb_2src_2ipmi_2include_2plat__ipmi_8h.html#ae46cd09e8370542f058233d3a04af075">plat_ipmi.h</a></li>
<li>CC_PEX_NOT_POWER_ON&#160;:&#160;<a class="el" href="at-cb_2src_2ipmi_2include_2plat__ipmi_8h.html#a2abd91e07235119c5c7b2a2863c7ec71">plat_ipmi.h</a></li>
<li>CC_PEX_PRE_READING_FAIL&#160;:&#160;<a class="el" href="at-cb_2src_2ipmi_2include_2plat__ipmi_8h.html#a77d758d2c6023e356e02d5c1b83a2f42">plat_ipmi.h</a></li>
<li>CCI_CC_INVALID_INPUT&#160;:&#160;<a class="el" href="cci_8h.html#a9a23995d535f507e5247950172747a8b">cci.h</a></li>
<li>CCI_CC_PAYLOAD_INVALID_LEN&#160;:&#160;<a class="el" href="cci_8h.html#af4446dc2243d010063ba1d3993cbc76a">cci.h</a></li>
<li>CCI_CC_SUCCESS&#160;:&#160;<a class="el" href="cci_8h.html#aeed6d0998142fd9bf895b1d8a19c9e57">cci.h</a></li>
<li>CCI_ERROR&#160;:&#160;<a class="el" href="cci_8h.html#a82abf8564084923786e2a7cfccb875b3">cci.h</a></li>
<li>CCI_INVALID_TYPE&#160;:&#160;<a class="el" href="cci_8h.html#a44c699b6d81af9249b04b2aa4dadfd9f">cci.h</a></li>
<li>CCI_SUCCESS&#160;:&#160;<a class="el" href="cci_8h.html#aaddc2f6401b9b86b90d30efc06ddd622">cci.h</a></li>
<li>CFG_BYTE_PER_LINE&#160;:&#160;<a class="el" href="lattice_8c.html#affc4ffbfa2e105fab1d369145e79d8dc">lattice.c</a></li>
<li>CFG_REG_OFFSET0&#160;:&#160;<a class="el" href="ads112c_8h.html#aa31b65bd9d377e86c0d5829c09934a89">ads112c.h</a></li>
<li>CFG_REG_OFFSET1&#160;:&#160;<a class="el" href="ads112c_8h.html#a56c099db80513cf66f92c39de0e0fd92">ads112c.h</a></li>
<li>CFG_REG_OFFSET2&#160;:&#160;<a class="el" href="ads112c_8h.html#a6cb351b247cd3f9a2528c679e0d92ee8">ads112c.h</a></li>
<li>CFG_REG_OFFSET3&#160;:&#160;<a class="el" href="ads112c_8h.html#a37210632d3b76c4b43ce101bf85ba081">ads112c.h</a></li>
<li>CHANNEL_0_4_DIMM_NUM_0&#160;:&#160;<a class="el" href="intel__dimm_8h.html#ac8cea1377bc4e497e35cbfd2cef90402">intel_dimm.h</a></li>
<li>CHANNEL_0_4_DIMM_NUM_1&#160;:&#160;<a class="el" href="intel__dimm_8h.html#aa52b183ab29f7705949fb6eca3bedbae">intel_dimm.h</a></li>
<li>CHANNEL_0_4_DIMM_NUM_2&#160;:&#160;<a class="el" href="intel__dimm_8h.html#aee97574cf40ce4bfed525bb5b52f82f1">intel_dimm.h</a></li>
<li>CHANNEL_0_4_DIMM_NUM_3&#160;:&#160;<a class="el" href="intel__dimm_8h.html#af620feaa81388eec1c27f553cdbfa61b">intel_dimm.h</a></li>
<li>CHANNEL_1_5_DIMM_NUM_0&#160;:&#160;<a class="el" href="intel__dimm_8h.html#aa76de441d9be3cd37ee246b8ac79ae55">intel_dimm.h</a></li>
<li>CHANNEL_1_5_DIMM_NUM_1&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a1443eba7df739fe86fab58ac70f45d7e">intel_dimm.h</a></li>
<li>CHANNEL_1_5_DIMM_NUM_2&#160;:&#160;<a class="el" href="intel__dimm_8h.html#af81156cfd19906c8131a7324ad843378">intel_dimm.h</a></li>
<li>CHANNEL_1_5_DIMM_NUM_3&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a562e73a56fe84ed1b3092d32bc29b7a1">intel_dimm.h</a></li>
<li>CHANNEL_2_6_DIMM_NUM_0&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a1400d675fa3ce006acdea53b71d50f33">intel_dimm.h</a></li>
<li>CHANNEL_2_6_DIMM_NUM_1&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a689344a1e7dc9ab15407feffe7efcb5a">intel_dimm.h</a></li>
<li>CHANNEL_2_6_DIMM_NUM_2&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a6bc0d6762ca47a563d5bd5c78da7336f">intel_dimm.h</a></li>
<li>CHANNEL_2_6_DIMM_NUM_3&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a9ceecfb1a5c13e2c968362fc12b18d16">intel_dimm.h</a></li>
<li>CHANNEL_3_7_DIMM_NUM_0&#160;:&#160;<a class="el" href="intel__dimm_8h.html#ae3adf545a8ed641e7c6c09980c93ef52">intel_dimm.h</a></li>
<li>CHANNEL_3_7_DIMM_NUM_1&#160;:&#160;<a class="el" href="intel__dimm_8h.html#adc0a43f7b98eaeabb7f76a2b2ff5e1df">intel_dimm.h</a></li>
<li>CHANNEL_3_7_DIMM_NUM_2&#160;:&#160;<a class="el" href="intel__dimm_8h.html#aca8b4963c9da31d2dd78148adadc6347">intel_dimm.h</a></li>
<li>CHANNEL_3_7_DIMM_NUM_3&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a995d85dd7dfef19a9302d74c02bf3035">intel_dimm.h</a></li>
<li>CHASSIS_CUSTOM_DATA_MAX&#160;:&#160;<a class="el" href="aalc-rpu_2src_2platform_2plat__fru_8h.html#aa805fbe8ee5dd8666fa739d921c20c9a">plat_fru.h</a>, <a class="el" href="sb-rb_2src_2platform_2plat__fru_8c.html#aa805fbe8ee5dd8666fa739d921c20c9a">plat_fru.c</a></li>
<li>CHECK_ALL_BITS&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__event_8c.html#ac5f77b185f83e370e03d439ddb4ce2ed">plat_event.c</a>, <a class="el" href="plat__cpld_8c.html#ac5f77b185f83e370e03d439ddb4ce2ed">plat_cpld.c</a></li>
<li>CHECK_ALTERA_STATUS_DELAY_US&#160;:&#160;<a class="el" href="altera_8c.html#a3cbbb1ab88835ca9aa2c1311ea58fba9">altera.c</a></li>
<li>CHECK_ARG_WITH_RETURN&#160;:&#160;<a class="el" href="libutil_8h.html#a70a933d46a08833b9f4c8d2beaaa2322">libutil.h</a></li>
<li>CHECK_BIT_6_ONLY&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__event_8c.html#a2f041413f3ca636fa6f896758eb9f3a2">plat_event.c</a></li>
<li>CHECK_BIT_7_ONLY&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__event_8c.html#a38dddc486c09a49c42e07e53b048ecd7">plat_event.c</a></li>
<li>CHECK_IS_PROGRESS_DELAY_MS&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__dev_8c.html#a597fe1693f420442715b93fe5bdc56f2">plat_dev.c</a></li>
<li>CHECK_MSGQ_INIT&#160;:&#160;<a class="el" href="libutil_8h.html#aeb2e8159a76f28367138664260508ad4">libutil.h</a></li>
<li>CHECK_MSGQ_INIT_WITH_RETURN&#160;:&#160;<a class="el" href="libutil_8h.html#a22076bd1685f7c4a8913668b55c86364">libutil.h</a></li>
<li>CHECK_MUTEX_INIT&#160;:&#160;<a class="el" href="libutil_8h.html#a5d03d36f2231bea349ac168318f48273">libutil.h</a></li>
<li>CHECK_MUTEX_INIT_WITH_RETURN&#160;:&#160;<a class="el" href="libutil_8h.html#a37488d34e7df533211227c6216f01d9e">libutil.h</a></li>
<li>CHECK_NULL_ARG&#160;:&#160;<a class="el" href="libutil_8h.html#a22e5d5b2f1f645046b4491d15d70d18a">libutil.h</a></li>
<li>CHECK_NULL_ARG_WITH_RETURN&#160;:&#160;<a class="el" href="libutil_8h.html#a4441e7ec4bd0661a247568bcc6188d3b">libutil.h</a></li>
<li>CHECK_PLDM_FW_UPDATE_RESULT_WITH_RETURN&#160;:&#160;<a class="el" href="pldm__firmware__update_8h.html#a871588464c340d11c14c67da83d7513f">pldm_firmware_update.h</a></li>
<li>CHECK_READY_FLAG_DELAY_MS&#160;:&#160;<a class="el" href="util__sys_8c.html#a6d2a85bf0e4aa69656673bff509b366f">util_sys.c</a></li>
<li>CHECK_STATUS_RETRY&#160;:&#160;<a class="el" href="lattice_8c.html#affe028864d438658691f94f2ceef0cce">lattice.c</a></li>
<li>CHECKK_POWER_DELAY_MS&#160;:&#160;<a class="el" href="yv35-nf_2src_2platform_2plat__power__seq_8h.html#a3b93e20c82fdeb0139033fdc8380a963">plat_power_seq.h</a></li>
<li>CHECKSUM_FIELD&#160;:&#160;<a class="el" href="tda38741_8c.html#a9e2b5d866a32a4a8c90fac0fa3505b08">tda38741.c</a>, <a class="el" href="xdpe15284_8c.html#a9e2b5d866a32a4a8c90fac0fa3505b08">xdpe15284.c</a></li>
<li>CHIP_GPIO&#160;:&#160;<a class="el" href="hal__gpio_8h.html#ab1405a664bee3f6bd8b929e6b585464d">hal_gpio.h</a></li>
<li>CHIP_SGPIO&#160;:&#160;<a class="el" href="hal__gpio_8h.html#a3c3f810a013e23997a7dcdc466564576">hal_gpio.h</a></li>
<li>CHIP_TEMP_OFFSET&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#aa1d2113b9a238f92b88bdd3479eea4de">plat_sensor_table.h</a></li>
<li>CHK_PWR_DELAY_MSEC&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__power__seq_8h.html#ac4c657067d24428c4ab94a02049b0537">plat_power_seq.h</a></li>
<li>CHKPWR_DELAY_MSEC&#160;:&#160;<a class="el" href="op2-op_2src_2platform_2plat__power__seq_8h.html#a6cfcd45ba5c9ceba49fde75daf220222">plat_power_seq.h</a></li>
<li>CL_BIC_I2C_ADDRESS&#160;:&#160;<a class="el" href="yv3-vf_2src_2platform_2plat__ipmb_8h.html#ad9f92cd44442969873a1a376cfce7c9a">plat_ipmb.h</a></li>
<li>CL_CPLD_BMC_CHANNEL_ADDR&#160;:&#160;<a class="el" href="gc2-es_2src_2platform_2plat__pmic_8h.html#ad0d644e00a7c2558258fa8ff759aa8b8">plat_pmic.h</a></li>
<li>CLEAR_BYTE_START_OFFSET_NUM&#160;:&#160;<a class="el" href="yv35-ji_2src_2ipmi_2plat__ipmi_8c.html#a8a10e50eb80101f2500d4972c4358589">plat_ipmi.c</a></li>
<li>CLEAR_BYTE_TOTAL_NUM&#160;:&#160;<a class="el" href="yv35-ji_2src_2ipmi_2plat__ipmi_8c.html#af156db0b7d815d37a90045814c035034">plat_ipmi.c</a></li>
<li>CLEAR_EID_FLAG&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__mctp_8h.html#a9a56ab371ad04c1f50441f5b3ceb650d">plat_mctp.h</a></li>
<li>CLEAR_MTP_DELAY_MS&#160;:&#160;<a class="el" href="yv4-sd_2src_2platform_2plat__pmic_8h.html#aac8f31c72faa21c832e6d6bfb9cd6a3a">plat_pmic.h</a></li>
<li>CLEAR_MTP_RETRY_MAX&#160;:&#160;<a class="el" href="yv4-sd_2src_2platform_2plat__pmic_8h.html#a0712959c8d115173f7118dadaff7dbcf">plat_pmic.h</a></li>
<li>CLEARBIT&#160;:&#160;<a class="el" href="libutil_8h.html#a981b4c6a42476f97c1935610ce0ebfb6">libutil.h</a></li>
<li>CLEARBITS&#160;:&#160;<a class="el" href="libutil_8h.html#a7cb15258d688c36617a362e871a2a51a">libutil.h</a></li>
<li>CLK_BUF_100M_BYTE_COUNT&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a24015b4ebf18877056d8ce7f071f1c95">clock_shell.c</a></li>
<li>CLK_BUF_100M_WRITE_LOCK_CLEAR_LOS_EVENT_OFFSET&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a152a8f87f20b75ffa40a46d6ddc1e0de">clock_shell.c</a></li>
<li>CLK_BUF_U471_ADDR&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a255996a9ec31bdef14b03a67e3b6a38c">clock_shell.c</a></li>
<li>CLK_BUF_U519_ADDR&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a2ee5c742620a08ad10e8afb6b1f310e0">clock_shell.c</a></li>
<li>CLK_BUF_U85_ADDR&#160;:&#160;<a class="el" href="sb-rb_2src_2shell_2clock__shell_8c.html#a2d0a6537d62f281d53bbe19feeab0ff8">clock_shell.c</a></li>
<li>CLK_BUF_U87_ADDR&#160;:&#160;<a class="el" href="sb-rb_2src_2shell_2clock__shell_8c.html#a0b02e919abf684823e79c70814052b64">clock_shell.c</a></li>
<li>CLK_BUF_U88_ADDR&#160;:&#160;<a class="el" href="sb-rb_2src_2shell_2clock__shell_8c.html#a94c6e96e10d23537fe6ebf06a60b5d1b">clock_shell.c</a></li>
<li>CLK_BUFFER_ADDR&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__isr_8h.html#a42fb9b1eb122273aa6a1bce05cec7921">plat_isr.h</a></li>
<li>CLK_BUFFER_BUS&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__isr_8h.html#a90eaecd6c347e87f82b79e95041e24f5">plat_isr.h</a></li>
<li>CLK_GEN_100M_ADDR&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a9075c2c3c6bf82d7d437e53c1d2e70c3">clock_shell.c</a></li>
<li>CLK_GEN_312M_ACTMON_0_STS_OFFSET&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a272c9be67ce66e2747ffdaf9cbe5ec8a">clock_shell.c</a></li>
<li>CLK_GEN_312M_ACTMON_1_STS_OFFSET&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a7f078abd7e9cfebf4a1ade67e693c363">clock_shell.c</a></li>
<li>CLK_GEN_312M_ADDR&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a92d6032e2c14cfa83dbdea60f986e16e">clock_shell.c</a></li>
<li>CLK_GEN_312M_APLL_EVENT_OFFSET&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#ab93c26a92a5156a9ff1406ef5185e8aa">clock_shell.c</a></li>
<li>CLK_GEN_312M_LOSMON_2_STS_OFFSET&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#ae0e5b1f87453555901e93d682476166c">clock_shell.c</a></li>
<li>CLK_GEN_312M_PAGE_REGISTER&#160;:&#160;<a class="el" href="minerva-ag_2src_2shell_2clock__shell_8c.html#a11cc97582282e270f084382f246e1be6">clock_shell.c</a></li>
<li>CLK_GEN_SSC_HW_EXPECT_VALUE&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__dev_8c.html#ac281ef4647a7b1946559da0d173992e2">plat_dev.c</a></li>
<li>CLOCK_BUFFER_ADDR&#160;:&#160;<a class="el" href="op2-op_2src_2platform_2plat__class_8h.html#a98c8db0cd0bcb7b63b33a9352e4116d8">plat_class.h</a></li>
<li>CLOCK_BUFFER_BYPASS_DATA_1&#160;:&#160;<a class="el" href="op2-op_2src_2platform_2plat__class_8h.html#abec883a3ed908bad47493bfc46f020d4">plat_class.h</a></li>
<li>CLOCK_BUFFER_BYPASS_DATA_2&#160;:&#160;<a class="el" href="op2-op_2src_2platform_2plat__class_8h.html#a2820e0b80dac58efd81ca2504c7e2298">plat_class.h</a></li>
<li>CLOCK_BUFFER_REG_LOC&#160;:&#160;<a class="el" href="op2-op_2src_2platform_2plat__class_8h.html#a991c2b3714d1330d2a9a0e97d8e1ac8f">plat_class.h</a></li>
<li>CLOCK_GEN_ADDR&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__dev_8h.html#a163b994b2294bd6f48f10d2581714a98">plat_dev.h</a></li>
<li>CMD_GET_CPU_MEMORY_TEMP&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a11092a1234617765193c4274b455997c">intel_dimm.h</a></li>
<li>CMD_GET_CPU_MEMORY_TEMP_DATA_LEN&#160;:&#160;<a class="el" href="intel__dimm_8h.html#a62baa6fa87e39fbdb31ec540216a9b27">intel_dimm.h</a></li>
<li>CMD_POWERDOWN&#160;:&#160;<a class="el" href="ads112c_8h.html#adf7738b42f43fb9c63828dd4ffca1afc">ads112c.h</a></li>
<li>CMD_RDATA&#160;:&#160;<a class="el" href="ads112c_8h.html#a684cdcc5c9603e03eca3ed13958b4852">ads112c.h</a></li>
<li>CMD_RESET&#160;:&#160;<a class="el" href="ads112c_8h.html#afe1dd8546b0a8cd30b19a0229205c8df">ads112c.h</a></li>
<li>CMD_RREG&#160;:&#160;<a class="el" href="ads112c_8h.html#a720800b6c052333cd3773020595f0d79">ads112c.h</a></li>
<li>CMD_SMBUS_READ_MEMORY&#160;:&#160;<a class="el" href="pmic_8h.html#a560da623899331552fb46a5596b69913">pmic.h</a></li>
<li>CMD_SMBUS_WRITE_MEMORY&#160;:&#160;<a class="el" href="pmic_8h.html#ab17aed774ed32cfd6c120021a6cdab69">pmic.h</a></li>
<li>CMD_START_SYNC&#160;:&#160;<a class="el" href="ads112c_8h.html#a6aeea6a4e86f758440fab788e312ed29">ads112c.h</a></li>
<li>CMD_WREG&#160;:&#160;<a class="el" href="ads112c_8h.html#aa847ae5cbbfdc4ba30081fe3d3fa3cea">ads112c.h</a></li>
<li>CMET_INFO_OFFSET_1&#160;:&#160;<a class="el" href="yv35-ji_2src_2ipmi_2plat__ipmi_8c.html#a18937e239b3e1a9c416cd70eb724eb95">plat_ipmi.c</a></li>
<li>CMET_INFO_OFFSET_2&#160;:&#160;<a class="el" href="yv35-ji_2src_2ipmi_2plat__ipmi_8c.html#a0dbbd435a8a9dd0abe1817bb6980a7c6">plat_ipmi.c</a></li>
<li>CML_OTHER_MEMORY_FAULT_BIT&#160;:&#160;<a class="el" href="xdpe15284_8c.html#af452e827a5c6cf71ae498029145fde9f">xdpe15284.c</a></li>
<li>CMN_STATUS_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__event_8h.html#a91f1373d71c798be3219f75ab4285441">plat_event.h</a></li>
<li>CNFG_REMAINING_WRITES_MAX&#160;:&#160;<a class="el" href="tda38741_8c.html#ac035e630230616b1973c3bc761a170de">tda38741.c</a></li>
<li>CNFG_TAG&#160;:&#160;<a class="el" href="tda38741_8c.html#a26f51a990f0da49f552641998dbbb295">tda38741.c</a></li>
<li>COMMON_SENSOR_MONITOR_INDEX&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__sensor__table_8c.html#a64b6c173a244c18284fb519cbc1ef22a">plat_sensor_table.c</a></li>
<li>COMMON_SENSOR_TABLE_INDEX&#160;:&#160;<a class="el" href="sensor__shell_8h.html#a21abfb4449d2860779267c98dafe8648">sensor_shell.h</a></li>
<li>CONFIG_BOARD&#160;:&#160;<a class="el" href="info__shell_8c.html#a5c3c50cbaf087073c151e457b755b717">info_shell.c</a></li>
<li>CONFIG_ISL69260&#160;:&#160;<a class="el" href="yv3-vf_2src_2platform_2plat__sensor__table_8c.html#a1da0ca9a06caf6f702e677a9d269dade">plat_sensor_table.c</a></li>
<li>CONFIG_READ_REG&#160;:&#160;<a class="el" href="nct214_8h.html#aa1970862861650c6e55b9098ea66aec4">nct214.h</a></li>
<li>CONFIG_WRITE_REG&#160;:&#160;<a class="el" href="nct214_8h.html#acc693ee03993d20870098e9912b5ffba">nct214.h</a></li>
<li>CONTROL_VOL_MINERVA_AEGIS_VR_ASIC_P0V4_VDDQL_HBM0_HBM2_HBM4_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__i2c__target_8h.html#a98ddcce49bce0b44bc69b306a8780b46">plat_i2c_target.h</a></li>
<li>CONTROL_VOL_MINERVA_AEGIS_VR_ASIC_P0V4_VDDQL_HBM1_HBM3_HBM5_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__i2c__target_8h.html#a62d6137a3b7f008ee928a428e519f7c7">plat_i2c_target.h</a></li>
<li>CONTROL_VOL_MINERVA_AEGIS_VR_ASIC_P0V75_VDDPHY_HBM0_HBM2_HBM4_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__i2c__target_8h.html#ac7bcba3560f648279be85a8180629dc4">plat_i2c_target.h</a></li>
<li>CONTROL_VOL_MINERVA_AEGIS_VR_ASIC_P0V75_VDDPHY_HBM1_HBM3_HBM5_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__i2c__target_8h.html#a3305bbb48b4dcc14e480846da32f8ca8">plat_i2c_target.h</a></li>
<li>CONTROL_VOL_MINERVA_AEGIS_VR_ASIC_P1V1_VDDC_HBM0_HBM2_HBM4_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__i2c__target_8h.html#ab20d78443e9d28981de92074a5bce57b">plat_i2c_target.h</a></li>
<li>CONTROL_VOL_MINERVA_AEGIS_VR_ASIC_P1V1_VDDC_HBM1_HBM3_HBM5_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__i2c__target_8h.html#a9dfcb0f79767ee58916c2505f93ca195">plat_i2c_target.h</a></li>
<li>CONTROL_VOL_MINERVA_AEGIS_VR_ASIC_P1V8_VPP_HBM0_HBM2_HBM4_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__i2c__target_8h.html#a70191307a789793bed7e99f61734907b">plat_i2c_target.h</a></li>
<li>CONTROL_VOL_MINERVA_AEGIS_VR_ASIC_P1V8_VPP_HBM1_HBM3_HBM5_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__i2c__target_8h.html#a198cc5df24536f32c74c0de80c2d906e">plat_i2c_target.h</a></li>
<li>CONVERSION_VAL_MASK&#160;:&#160;<a class="el" href="ads1015_8c.html#a6b659412cd23457b12d056c9df7113e6">ads1015.c</a></li>
<li>CP0_OFFSET&#160;:&#160;<a class="el" href="p3h284x_8h.html#a3229579dbf60ab37a66e169054d2cc32">p3h284x.h</a></li>
<li>CP1_OFFSET&#160;:&#160;<a class="el" href="p3h284x_8h.html#a3bc4c5ced70113c704039f94559f6248">p3h284x.h</a></li>
<li>CP_OD_ONLY&#160;:&#160;<a class="el" href="p3h284x_8h.html#ada0dafaa7173a5f18b88799e3ebcb59a">p3h284x.h</a></li>
<li>CPLD_12V_ACCLA_PWRGD_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a081a4ebe0a66b750e40d2d6682732a57">plat_class.h</a></li>
<li>CPLD_12V_ACCLB_PWRGD_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a08934c17b873766c7821965c9f30ecb9">plat_class.h</a></li>
<li>CPLD_1OU_CARD_DETECTION&#160;:&#160;<a class="el" href="gc2-es_2src_2platform_2plat__class_8h.html#a9f7d0eff8c684085408dad5a7415bf89">plat_class.h</a>, <a class="el" href="yv3-dl_2src_2platform_2plat__class_8c.html#a9f7d0eff8c684085408dad5a7415bf89">plat_class.c</a>, <a class="el" href="yv35-cl_2src_2platform_2plat__class_8h.html#a9f7d0eff8c684085408dad5a7415bf89">plat_class.h</a>, <a class="el" href="yv35-hd_2src_2platform_2plat__class_8c.html#a9f7d0eff8c684085408dad5a7415bf89">plat_class.c</a>, <a class="el" href="yv35-ji_2src_2platform_2plat__class_8h.html#a9f7d0eff8c684085408dad5a7415bf89">plat_class.h</a></li>
<li>CPLD_1OU_VPP_POWER_STATUS&#160;:&#160;<a class="el" href="yv35-gl_2src_2platform_2plat__isr_8h.html#ac9cf4967ba596a42926a63d698a6bf9c">plat_isr.h</a>, <a class="el" href="yv35-ji_2src_2platform_2plat__class_8h.html#ac9cf4967ba596a42926a63d698a6bf9c">plat_class.h</a></li>
<li>CPLD_2OU_EXPANSION_CARD_REG&#160;:&#160;<a class="el" href="gc2-es_2src_2platform_2plat__class_8h.html#ae7fe0f8204b94ba9744ca2e42b6ce5e0">plat_class.h</a>, <a class="el" href="yv35-hd_2src_2platform_2plat__class_8c.html#ae7fe0f8204b94ba9744ca2e42b6ce5e0">plat_class.c</a>, <a class="el" href="yv35-ji_2src_2platform_2plat__class_8h.html#ae7fe0f8204b94ba9744ca2e42b6ce5e0">plat_class.h</a></li>
<li>CPLD_ACCL_12V_POWER_FAULT_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a0bbe90781cf6d137bb2b3fa6e3bd2bdb">plat_class.h</a></li>
<li>CPLD_ACCL_12V_POWER_TOUT_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#abc5fee277fc69e426e36ace7c4d208ce">plat_class.h</a></li>
<li>CPLD_ACCL_1_6_POWER_CABLE_PG_FAULT_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#ab25b689719a9bd4e7385d788abf39ca5">plat_class.h</a></li>
<li>CPLD_ACCL_1_6_POWER_CABLE_PG_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a4321bad99dd5534171c6dedbb4c3cf5c">plat_class.h</a></li>
<li>CPLD_ACCL_1_6_POWER_CABLE_PG_TIMEOUT_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#aee25e74e5f1ed13c6e347116d37ca0c4">plat_class.h</a></li>
<li>CPLD_ACCL_1_6_POWER_CABLE_PRESENT_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a4e306003e634643828286b3a0d0411b8">plat_class.h</a></li>
<li>CPLD_ACCL_1_6_PRESENT_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#ab0f2b20bc4ec2ba8d42514a5085a518f">plat_class.h</a></li>
<li>CPLD_ACCL_3V3_AUX_FAULT_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a80a6a2470879e96f3273f3f284592fc0">plat_class.h</a></li>
<li>CPLD_ACCL_3V3_AUX_POWER_TOUT_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#ae7447396b317a68eefcf21b055459c8e">plat_class.h</a></li>
<li>CPLD_ACCL_3V3_POWER_FAULT_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a7990324a4b3114698df31487d734d062">plat_class.h</a></li>
<li>CPLD_ACCL_3V3_POWER_TOUT_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#acbeb17113e93fb448207ee99e8d593c3">plat_class.h</a></li>
<li>CPLD_ACCL_7_12_POWER_CABLE_PG_FAULT_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a4f0c705b3c74a5afff763874e6dd3891">plat_class.h</a></li>
<li>CPLD_ACCL_7_12_POWER_CABLE_PG_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a0e3dbf55ce8662307cb479b84ed703b3">plat_class.h</a></li>
<li>CPLD_ACCL_7_12_POWER_CABLE_PG_TIMEOUT_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#af7214796fbb804738329cba30d3d2f42">plat_class.h</a></li>
<li>CPLD_ACCL_7_12_POWER_CABLE_PRESENT_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#aef4a8aa3c1447fe6a58a71b6e0270bdb">plat_class.h</a></li>
<li>CPLD_ACCL_7_12_PRESENT_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a9effbc186748119c9c738d537bbe295c">plat_class.h</a></li>
<li>CPLD_ACCLA_PWRGD_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#ae7aad761ea4af4d2b5ac26f6426ab177">plat_class.h</a></li>
<li>CPLD_ACCLB_PWRGD_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a63ff2200cfd1e70aa5cb463992765979">plat_class.h</a></li>
<li>CPLD_ADDR&#160;:&#160;<a class="el" href="yv4-sd_2src_2platform_2plat__dimm_8h.html#adb2d4432c3929675a80526999f65496f">plat_dimm.h</a>, <a class="el" href="yv4-sd_2src_2lib_2plat__spi_8h.html#adb2d4432c3929675a80526999f65496f">plat_spi.h</a>, <a class="el" href="yv35-hda1_2src_2platform_2plat__class_8c.html#adb2d4432c3929675a80526999f65496f">plat_class.c</a>, <a class="el" href="yv35-hda1_2src_2lib_2plat__spi_8c.html#adb2d4432c3929675a80526999f65496f">plat_spi.c</a>, <a class="el" href="yv35-hd_2src_2platform_2plat__class_8c.html#adb2d4432c3929675a80526999f65496f">plat_class.c</a>, <a class="el" href="yv3-dl_2src_2lib_2plat__spi_8c.html#adb2d4432c3929675a80526999f65496f">plat_spi.c</a>, <a class="el" href="yv35-hd_2src_2lib_2plat__spi_8h.html#adb2d4432c3929675a80526999f65496f">plat_spi.h</a>, <a class="el" href="yv35-gl_2src_2platform_2plat__isr_8h.html#adb2d4432c3929675a80526999f65496f">plat_isr.h</a>, <a class="el" href="yv3-dl_2src_2platform_2plat__class_8h.html#adb2d4432c3929675a80526999f65496f">plat_class.h</a>, <a class="el" href="plat__cpld_8c.html#adb2d4432c3929675a80526999f65496f">plat_cpld.c</a>, <a class="el" href="gc2-es_2src_2platform_2plat__class_8h.html#adb2d4432c3929675a80526999f65496f">plat_class.h</a>, <a class="el" href="sb-rb_2src_2shell_2plat__thermaltrip__switch__shell_8c.html#adb2d4432c3929675a80526999f65496f">plat_thermaltrip_switch_shell.c</a></li>
<li>CPLD_BOARD_REV_ID_REG&#160;:&#160;<a class="el" href="gc2-es_2src_2platform_2plat__class_8h.html#aa1a7046d5d89d30d98f55bfa2b2d24fb">plat_class.h</a>, <a class="el" href="yv35-hda1_2src_2platform_2plat__class_8c.html#aa1a7046d5d89d30d98f55bfa2b2d24fb">plat_class.c</a>, <a class="el" href="yv35-cl_2src_2platform_2plat__class_8h.html#aa1a7046d5d89d30d98f55bfa2b2d24fb">plat_class.h</a>, <a class="el" href="yv35-hd_2src_2platform_2plat__class_8c.html#aa1a7046d5d89d30d98f55bfa2b2d24fb">plat_class.c</a></li>
<li>CPLD_BUS&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__class_8h.html#a49b7fd633aca8243bd6b67258931dea4">plat_class.h</a></li>
<li>CPLD_BUS_13_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__pldm__fw__update_8c.html#a0af1f62e14174619429b79617905173c">plat_pldm_fw_update.c</a></li>
<li>CPLD_BUS_5_ADDR&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__pldm__fw__update_8c.html#ad5ae3094acef6589a645dd7408ec2196">plat_pldm_fw_update.c</a></li>
<li>CPLD_CLASS_TYPE_REG&#160;:&#160;<a class="el" href="yv35-hda1_2src_2platform_2plat__class_8c.html#a3ee68501624b91e5c637723fc08d3657">plat_class.c</a>, <a class="el" href="yv35-ji_2src_2platform_2plat__class_8h.html#a3ee68501624b91e5c637723fc08d3657">plat_class.h</a>, <a class="el" href="yv35-hd_2src_2platform_2plat__class_8c.html#a3ee68501624b91e5c637723fc08d3657">plat_class.c</a>, <a class="el" href="yv35-cl_2src_2platform_2plat__class_8h.html#a3ee68501624b91e5c637723fc08d3657">plat_class.h</a></li>
<li>CPLD_CPU_POWER_SEQ_STATE&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__isr_8c.html#a3bf18c040fed191142f17e6b5c3f0faa">plat_isr.c</a></li>
<li>CPLD_EEPROM_ADDR&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__fru_8h.html#a03aa3542940cb2f6082e2f71504ce160">plat_fru.h</a></li>
<li>CPLD_EEPROM_STATUS_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__event_8h.html#aee35069db01815bb18fa4d90038f318b">plat_event.h</a></li>
<li>CPLD_FRU_SIZE&#160;:&#160;<a class="el" href="sb-rb_2src_2platform_2plat__fru_8c.html#abb6fd1b8109c3daf01480c640f54d1e4">plat_fru.c</a></li>
<li>CPLD_FRU_START&#160;:&#160;<a class="el" href="sb-rb_2src_2platform_2plat__fru_8c.html#ad49d3f112da7848e207d32c3578d4f3d">plat_fru.c</a></li>
<li>CPLD_FW_BOTTOM_PART_LENGTH&#160;:&#160;<a class="el" href="lattice_8c.html#a2f51d03deaecc19acf2569b4f0bbbf41">lattice.c</a></li>
<li>CPLD_I2C_ADDR&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__i2c_8h.html#a57da79c714722e76fc11c34bb3ac44bf">plat_i2c.h</a></li>
<li>CPLD_IO_I2C_ADDR&#160;:&#160;<a class="el" href="yv4-sd_2src_2platform_2plat__i2c_8h.html#ab980a5ea0bef61224ba0015527eff162">plat_i2c.h</a></li>
<li>CPLD_IO_I2C_BUS&#160;:&#160;<a class="el" href="yv35-bb_2src_2platform_2plat__i2c_8h.html#af30d658484f0836f211f498e69a40174">plat_i2c.h</a></li>
<li>CPLD_IO_REG_CABLE_PRESENT&#160;:&#160;<a class="el" href="yv35-bb_2src_2platform_2plat__i2c_8h.html#aa2632dd11180d0d29e4fd48bcd129b91">plat_i2c.h</a></li>
<li>CPLD_IO_REG_OFS_HSC_EN_SLOT1&#160;:&#160;<a class="el" href="yv35-bb_2src_2platform_2plat__i2c_8h.html#a098ac19c48c72d6c6ac9eb2f9f0d55c2">plat_i2c.h</a></li>
<li>CPLD_IO_REG_OFS_HSC_EN_SLOT3&#160;:&#160;<a class="el" href="yv35-bb_2src_2platform_2plat__i2c_8h.html#a1c10487376054d3a03111272abfba736">plat_i2c.h</a></li>
<li>CPLD_IO_REG_OFS_SLED_CYCLE&#160;:&#160;<a class="el" href="yv35-bb_2src_2platform_2plat__i2c_8h.html#aa2e9e972722eceec33d9a579932c7304">plat_i2c.h</a></li>
<li>CPLD_MTIA_HC_LC_SETTING_ADDR&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__hook_8c.html#afcbf22723a3cab01af1f41c1815b1a97">plat_hook.c</a></li>
<li>CPLD_NORMAL_ENABLE_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#acd0c2df9737237f714011f3174df43f0">plat_class.h</a></li>
<li>CPLD_OFFSET_POWER_CLAMP&#160;:&#160;<a class="el" href="plat__cpld_8h.html#a2ffd49bfca53d181654c435cfa48b41a">plat_cpld.h</a></li>
<li>CPLD_OFFSET_USERCODE&#160;:&#160;<a class="el" href="plat__cpld_8h.html#addd35fdf8a2bcb843b7fd6f7f7e5f90d">plat_cpld.h</a></li>
<li>CPLD_OFFSET_VR_VENDER_TYPE&#160;:&#160;<a class="el" href="plat__cpld_8h.html#a81a971b8542a98c7549e940ff11c5277">plat_cpld.h</a></li>
<li>CPLD_P0V8_1_EN_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a73c48fe58ae5e6d11fe659390d7b7832">plat_class.h</a></li>
<li>CPLD_POLLING_INTERVAL_MS&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__event_8c.html#a6c821fe6e069b165f149fa522e7cf60a">plat_event.c</a>, <a class="el" href="plat__cpld_8c.html#a6c821fe6e069b165f149fa522e7cf60a">plat_cpld.c</a></li>
<li>CPLD_PWRGD_1_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#aa6c49caf78ac452f5fb82e7bd7904f8c">plat_class.h</a></li>
<li>CPLD_PWRGD_2_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#adf910bc3a2e64f2c98e2c38710d1231e">plat_class.h</a></li>
<li>CPLD_PWRGD_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#aa8c1055659f14a2e5fae384b26964489">plat_class.h</a></li>
<li>CPLD_REG_BMC_INTERFACE&#160;:&#160;<a class="el" href="yv4-sd_2src_2platform_2plat__i2c_8h.html#afa85c70bae77a5b6f083e0b7cd0e61db">plat_i2c.h</a></li>
<li>CPLD_REG_BOARD_REVISION_ID&#160;:&#160;<a class="el" href="yv4-sd_2src_2platform_2plat__i2c_8h.html#ab6caa038ffbef41f3035f7da527a923c">plat_i2c.h</a></li>
<li>CPLD_REG_E1S_PRSNT_STATE&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__power__status_8c.html#af08dada05b2bb7afc5f3072a6f010103">plat_power_status.c</a></li>
<li>CPLD_REG_RETIMER_PRSNT_STATE&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__power__status_8c.html#ab23ac9d4785940695025222cf9d3c30f">plat_power_status.c</a></li>
<li>CPLD_REG_RETIMER_TYPE&#160;:&#160;<a class="el" href="yv4-sd_2src_2platform_2plat__i2c_8h.html#ae94b57879e1f4d88cf0208adbbac81ca">plat_i2c.h</a></li>
<li>CPLD_REG_SPI_MUX&#160;:&#160;<a class="el" href="yv35-ji_2src_2lib_2plat__spi_8c.html#a9cf1aab4287e43e75df1e5c35cb8516f">plat_spi.c</a></li>
<li>CPLD_REGISTER_1ST_PART_NUM&#160;:&#160;<a class="el" href="sb-rb_2src_2platform_2plat__log_8h.html#a37cb08720681fd93ed8f8d9c6e2b0c05">plat_log.h</a></li>
<li>CPLD_REGISTER_1ST_PART_START_OFFSET&#160;:&#160;<a class="el" href="sb-rb_2src_2platform_2plat__log_8h.html#a60af662d3b7756b23884ec35b2ea0234">plat_log.h</a></li>
<li>CPLD_REGISTER_2ND_PART_NUM&#160;:&#160;<a class="el" href="sb-rb_2src_2platform_2plat__log_8h.html#ae9fcea507d825469507e8dc94d80197c">plat_log.h</a></li>
<li>CPLD_REGISTER_2ND_PART_START_OFFSET&#160;:&#160;<a class="el" href="sb-rb_2src_2platform_2plat__log_8h.html#a2ea5a20332697cc5f937fa9fca23876c">plat_log.h</a></li>
<li>CPLD_REGISTER_MAX_NUM&#160;:&#160;<a class="el" href="sb-rb_2src_2platform_2plat__log_8h.html#a828d2dfb80177f071fea10e5b0a080e2">plat_log.h</a></li>
<li>CPLD_SPI_CONTROL_REG&#160;:&#160;<a class="el" href="yv3-dl_2src_2lib_2plat__spi_8c.html#a51d44e85136a7b03811cab915ebaa845">plat_spi.c</a></li>
<li>CPLD_SPI_OOB_CONTROL_REG&#160;:&#160;<a class="el" href="yv4-sd_2src_2lib_2plat__spi_8h.html#a19440b1972453e57a36155ca2cbcbe11">plat_spi.h</a>, <a class="el" href="yv35-hda1_2src_2lib_2plat__spi_8c.html#a19440b1972453e57a36155ca2cbcbe11">plat_spi.c</a>, <a class="el" href="yv35-hd_2src_2lib_2plat__spi_8h.html#a19440b1972453e57a36155ca2cbcbe11">plat_spi.h</a></li>
<li>CPLD_SPI_OOB_FROM_BIC&#160;:&#160;<a class="el" href="yv35-hd_2src_2lib_2plat__spi_8h.html#abe55dbcdcc25df2582f498c4eebd1d6f">plat_spi.h</a>, <a class="el" href="yv35-hda1_2src_2lib_2plat__spi_8c.html#abe55dbcdcc25df2582f498c4eebd1d6f">plat_spi.c</a>, <a class="el" href="yv4-sd_2src_2lib_2plat__spi_8h.html#abe55dbcdcc25df2582f498c4eebd1d6f">plat_spi.h</a></li>
<li>CPLD_SPI_OOB_FROM_CPU&#160;:&#160;<a class="el" href="yv35-hd_2src_2lib_2plat__spi_8h.html#a3d71d60fcf648b0f77426cae31d1a0f2">plat_spi.h</a>, <a class="el" href="yv35-hda1_2src_2lib_2plat__spi_8c.html#a3d71d60fcf648b0f77426cae31d1a0f2">plat_spi.c</a>, <a class="el" href="yv4-sd_2src_2lib_2plat__spi_8h.html#a3d71d60fcf648b0f77426cae31d1a0f2">plat_spi.h</a></li>
<li>CPLD_SSD_POWER_FAULT_REG&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__class_8h.html#adedada0d3e835aa87424005540eeb01b">plat_class.h</a></li>
<li>CPLD_SSD_POWER_GOOD_TIMEOUT&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__class_8h.html#a3e0975eb5c9da446e366dbed222ba00f">plat_class.h</a></li>
<li>CPLD_SW_0_ERR_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a24b02e2c6d163c7bf5655574b5687685">plat_class.h</a></li>
<li>CPLD_SW_1_ERR_BIT&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#aaf56d27579fe3b371c2878ce00df770e">plat_class.h</a></li>
<li>CPLD_SW_ERR_OFFSET&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__class_8h.html#a5cc2cd384146c56e202c34b6a3982de0">plat_class.h</a></li>
<li>CPLD_SYSTEM_SKU_REG&#160;:&#160;<a class="el" href="yv35-cl_2src_2platform_2plat__class_8h.html#a3d32f0d823e969fb99fe5de3bd1bed86">plat_class.h</a></li>
<li>CPLD_THERMALTRIP_SWITCH_ADDR&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__hook_8c.html#a99fe4acfba7fcc136da9faace363cb75">plat_hook.c</a>, <a class="el" href="minerva-ag_2src_2shell_2plat__thermaltrip__switch__shell_8c.html#a99fe4acfba7fcc136da9faace363cb75">plat_thermaltrip_switch_shell.c</a>, <a class="el" href="plat__user__setting_8h.html#a99fe4acfba7fcc136da9faace363cb75">plat_user_setting.h</a>, <a class="el" href="sb-rb_2src_2shell_2plat__thermaltrip__switch__shell_8c.html#a99fe4acfba7fcc136da9faace363cb75">plat_thermaltrip_switch_shell.c</a></li>
<li>CPLD_THROTTLE_SWITCH_ADDR&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__hook_8c.html#a1fb8668b9a4a229119705099ec3522f5">plat_hook.c</a>, <a class="el" href="plat__throttle__switch__shell_8c.html#a1fb8668b9a4a229119705099ec3522f5">plat_throttle_switch_shell.c</a></li>
<li>CPLD_UPDATE_ADDR&#160;:&#160;<a class="el" href="plat__altera_8h.html#acbe4e5adf4fa97c750c0a91f0abf0878">plat_altera.h</a></li>
<li>CPLD_UPDATE_I2C_BUS&#160;:&#160;<a class="el" href="plat__altera_8h.html#a1ca1f53b331d5812dcc44556a6f55ec8">plat_altera.h</a></li>
<li>CPLD_UPDATE_SIZE&#160;:&#160;<a class="el" href="altera_8h.html#a4b3bc06c0132a83eef15efbda9b2f58c">altera.h</a></li>
<li>CPLD_USER_CODE_LENGTH&#160;:&#160;<a class="el" href="at-cb_2src_2platform_2plat__pldm__fw__update_8c.html#a24fa8586ebe71a9f1f5e844ae1fd3c14">plat_pldm_fw_update.c</a></li>
<li>CPLD_VR_FAULT_REG&#160;:&#160;<a class="el" href="yv35-cl_2src_2platform_2plat__isr_8h.html#a5ae322c25092158007031e31d3d2bf54">plat_isr.h</a></li>
<li>CPLD_VR_VENDOR_TYPE_REG&#160;:&#160;<a class="el" href="sb-rb_2src_2platform_2plat__log_8c.html#adaffead1a5df5370282760fb5ae2f70b">plat_log.c</a></li>
<li>CPU_PECI_ADDR&#160;:&#160;<a class="el" href="gc2-es_2src_2platform_2plat__sensor__table_8h.html#afef62bce175eb0014cece47d7218c36d">plat_sensor_table.h</a></li>
<li>CPU_PWR_OFFSET&#160;:&#160;<a class="el" href="yv35-hd_2src_2platform_2plat__sensor__table_8h.html#ad3950d719e9c343e38801c5be029cb35">plat_sensor_table.h</a></li>
<li>CPU_SHDN_STATE&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__isr_8c.html#a35e4e83bb55244b442bbd8587d57e195">plat_isr.c</a></li>
<li>CPU_TIME_UNIT&#160;:&#160;<a class="el" href="plat__cpu_8h.html#a453b995f8bdf918e071eac708c184e37">plat_cpu.h</a></li>
<li>CPUDVDD_I2C_ADDR&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__i2c_8h.html#a4139315ef15c82b715fc903260cf3a39">plat_i2c.h</a></li>
<li>CPUDVDD_I2C_BUS&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__i2c_8h.html#a36297da6d891660eaca6e45f50bd124e">plat_i2c.h</a></li>
<li>CPUID_SIZE&#160;:&#160;<a class="el" href="yv4-sd_2src_2platform_2plat__apml_8h.html#a06a28ce4a0be958d870a5e4ebd7fbe7b">plat_apml.h</a></li>
<li>CPUVDD_I2C_ADDR&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__i2c_8h.html#a5b7073b4f6b1661b1e34bb15daac871e">plat_i2c.h</a></li>
<li>CPUVDD_I2C_BUS&#160;:&#160;<a class="el" href="yv35-ji_2src_2platform_2plat__i2c_8h.html#ab7910661a1cef9005bd962d14cc88f5b">plat_i2c.h</a></li>
<li>CR_ASCII&#160;:&#160;<a class="el" href="mp2985_8c.html#a4fc6d1b1f2370f61c21b3d01274bf070">mp2985.c</a>, <a class="el" href="xdpe15284_8c.html#a4fc6d1b1f2370f61c21b3d01274bf070">xdpe15284.c</a></li>
<li>CRC32_POLY&#160;:&#160;<a class="el" href="xdpe15284_8c.html#a39e1b7cfc3c0d80ea907e6486d288796">xdpe15284.c</a></li>
<li>CRC_CHECK_START_KEY&#160;:&#160;<a class="el" href="mp289x_8c.html#aa1d1ee47743fd3af6eeaf8ea7b385cdf">mp289x.c</a></li>
<li>CRC_CHECK_STOP_KEY&#160;:&#160;<a class="el" href="mp289x_8c.html#aed3cd252edd8fd0521fa3c4c6a874645">mp289x.c</a></li>
<li>CRC_GP12_KEY&#160;:&#160;<a class="el" href="mp289x_8c.html#a079b85099a0556c503fa5e2c3847b564">mp289x.c</a></li>
<li>CRC_GP34_KEY&#160;:&#160;<a class="el" href="mp289x_8c.html#ac2a904bb053c305a84de56dcc469f842">mp289x.c</a></li>
<li>CRC_GP56_KEY&#160;:&#160;<a class="el" href="mp289x_8c.html#a64e57feef498c7742ee58ab678a23427">mp289x.c</a></li>
<li>CRC_USR_KEY&#160;:&#160;<a class="el" href="mp289x_8c.html#acf6cda63c91aec251aec1c115c009504">mp289x.c</a></li>
<li>CRD_STATUS_REG&#160;:&#160;<a class="el" href="minerva-ag_2src_2platform_2plat__event_8h.html#a846d065dba202f80a43456a8ef10a9f8">plat_event.h</a></li>
<li>CXL1_HEART_BEAT_LABEL&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__power__seq_8h.html#a2cf4a25ed0ece268dfeace0d89b91fc7">plat_power_seq.h</a></li>
<li>CXL2_HEART_BEAT_LABEL&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__power__seq_8h.html#a751efb6c3e50b2e9a64efecbbff4278c">plat_power_seq.h</a></li>
<li>CXL_ALL_POWER_GOOD&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#a08022541ef125a41cd8e8027775f869e">plat_isr.h</a></li>
<li>CXL_CARD_VR_COUNT&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a8fea4f0064f76f06f2db490d09d13bd4">plat_dev.c</a></li>
<li>CXL_CONTROLLER_MUX_CHANNEL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#aa96cdfb31f838592cc435864008617d5">plat_isr.h</a></li>
<li>CXL_CTRL_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#a99bf875362c5913a1197690df607a4a7">plat_sensor_table.h</a></li>
<li>CXL_DEBUG_SEL_DELAY_MS&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#a336b69bfbdd2b2d58f6916953a58ad27">plat_isr.h</a></li>
<li>CXL_DIMM_MUTEX_WAITING_TIME_MS&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__pldm__sensor_8h.html#a82527d7e9e11781b20a5333dc7db8341">plat_pldm_sensor.h</a></li>
<li>CXL_DIMMA_TEMP_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#afdde2e3cbe09abcd462a2fdb4c60a965">plat_sensor_table.h</a></li>
<li>CXL_DIMMB_TEMP_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#af5cbb2d2ccdd8ea727a8e8056f9a0927">plat_sensor_table.h</a></li>
<li>CXL_DIMMC_TEMP_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#aeedf59134309193d6c8749b120832304">plat_sensor_table.h</a></li>
<li>CXL_DIMMD_TEMP_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#a58c639fb0e91b477a1e9ebc0fe80a4ec">plat_sensor_table.h</a></li>
<li>CXL_DRIVE_READY_DELAY_MS&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#aa4abff0e207c0ecd472509d0a9736f24">plat_isr.h</a></li>
<li>CXL_EID&#160;:&#160;<a class="el" href="yv35-rf_2src_2platform_2plat__mctp_8h.html#aa5e8c0baa5b5402b4a5ac62e010bbbb5">plat_mctp.h</a></li>
<li>CXL_FLASH_TO_BIC&#160;:&#160;<a class="el" href="yv35-rf_2src_2lib_2plat__spi_8c.html#ade16c1fc2c64c7891c5890be330bc2a7">plat_spi.c</a></li>
<li>CXL_FLASH_TO_CXL&#160;:&#160;<a class="el" href="yv35-rf_2src_2lib_2plat__spi_8c.html#a47129e8347da952bb3805dbfeabec15a">plat_spi.c</a></li>
<li>CXL_FRU_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__fru_8h.html#aaacc6fd2aeaac8fdb7ff82d0305f1daf">plat_fru.h</a></li>
<li>CXL_FRU_MUX0_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__fru_8h.html#a8e69b9cb6e924cea63e3368de116ebca">plat_fru.h</a></li>
<li>CXL_FRU_MUX1_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__fru_8h.html#a9f5f3fefcb5a7d10081cc72b41f9c456">plat_fru.h</a></li>
<li>CXL_FRU_MUX1_CHANNEL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__fru_8h.html#a8e9aa2f8030d005bbb0ca20a968c85bf">plat_fru.h</a></li>
<li>CXL_FRU_PORT&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__fru_8h.html#ae109c9e8d04263a8020ff3d866956062">plat_fru.h</a></li>
<li>CXL_FW_VERSION_MAX_SIZE&#160;:&#160;<a class="el" href="yv35-rf_2src_2platform_2plat__fru_8h.html#ab450e4420cf85d2acddf2184870d756f">plat_fru.h</a></li>
<li>CXL_FW_VERSION_START&#160;:&#160;<a class="el" href="yv35-rf_2src_2platform_2plat__fru_8h.html#abf1bf8a866568c78c6d2c2f1760cc4ea">plat_fru.h</a></li>
<li>CXL_HEART_BEAT_LABEL&#160;:&#160;<a class="el" href="yv4-ff_2src_2platform_2plat__power__seq_8h.html#a81374954d20d7260110eb6ab8eedf892">plat_power_seq.h</a></li>
<li>CXL_I2C_TARGET_INDEX&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__i2c__target_8h.html#a3c2e9f0e6ea8eef8109813aa76914266">plat_i2c_target.h</a></li>
<li>CXL_ID&#160;:&#160;<a class="el" href="yv4-ff_2src_2platform_2plat__pldm__sensor_8h.html#a7c9592ff6fefb8705fa56a7a1e56179c">plat_pldm_sensor.h</a></li>
<li>CXL_IOEXP_ASIC_PERESET_BIT&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#a24916900b0f36eb524d86967c31fcde0">plat_isr.h</a></li>
<li>CXL_IOEXP_CONFIG_REG_DEFAULT_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a3a414ea19bc1c84d9481896f8d3eec6b">plat_dev.c</a></li>
<li>CXL_IOEXP_CONTROLLER_PWRGD_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#aa623611afa7491544601fbc85857066c">plat_isr.h</a></li>
<li>CXL_IOEXP_DEV_RESET_BIT&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#ad0c9bfcb0a8ed54a0aa90ddbd775dc72">plat_isr.h</a></li>
<li>CXL_IOEXP_DIMM_PWRGD_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#ac54187b31fc86f2979bff82559169ccc">plat_isr.h</a></li>
<li>CXL_IOEXP_INIT_RETRY_COUNT&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8h.html#acc7ad336e56ce9f2e3047cd2b4b7312b">plat_dev.h</a></li>
<li>CXL_IOEXP_MB_RESET_BIT&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#a1446192065680bc15f05a1235709b16c">plat_isr.h</a></li>
<li>CXL_IOEXP_MUX_CHANNEL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#a623c420e2c2ef0ccb921e6deee9e0514">plat_isr.h</a></li>
<li>CXL_IOEXP_U14_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#aa070e969436522db940d4fa23a8e645f">plat_isr.h</a></li>
<li>CXL_IOEXP_U14_CONFIG_0_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a12fe7bf6295e02627372e032dc9b7fe3">plat_dev.c</a></li>
<li>CXL_IOEXP_U14_CONFIG_1_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#ab79f4bed10642c83f5e49f4ca38c1239">plat_dev.c</a></li>
<li>CXL_IOEXP_U14_OUTPUT_0_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#ab3ac0cad881ea8e5f1f1bcd218647168">plat_dev.c</a></li>
<li>CXL_IOEXP_U14_OUTPUT_1_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a49e9bfed29f7cc822f944f7eea6e10b0">plat_dev.c</a></li>
<li>CXL_IOEXP_U15_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#a5711b361ff51f1f0ab4c475d966b999b">plat_isr.h</a></li>
<li>CXL_IOEXP_U15_CONFIG_0_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a9a0fa3c09c7fe101da0a264775e8acbd">plat_dev.c</a></li>
<li>CXL_IOEXP_U15_CONFIG_1_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a6b205fa012b15be316d332749c7da6c3">plat_dev.c</a></li>
<li>CXL_IOEXP_U15_OUTPUT_0_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a667865ebb2629ba9bd40831ea0f5d5b7">plat_dev.c</a></li>
<li>CXL_IOEXP_U15_OUTPUT_1_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a686802ff79827c59aefbdb9a7861c845">plat_dev.c</a></li>
<li>CXL_IOEXP_U16_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#a5b536c4b34e6ed8a38cd8a0c1a8c93e8">plat_isr.h</a></li>
<li>CXL_IOEXP_U16_CONFIG_0_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a7369a56d053bbfa2b9ce8fa3ebd2eeed">plat_dev.c</a></li>
<li>CXL_IOEXP_U16_CONFIG_1_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#adc247fc783c4f453c279e53e4391b7f3">plat_dev.c</a></li>
<li>CXL_IOEXP_U16_OUTPUT_0_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a0dbb6cc24b4cbfcf0e95d11eac93c689">plat_dev.c</a></li>
<li>CXL_IOEXP_U16_OUTPUT_1_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a820fa76b09cfee46ac208863bcae42c7">plat_dev.c</a></li>
<li>CXL_IOEXP_U17_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#a98f50fc1b9eab6b9ae23bddfaf9225ac">plat_isr.h</a></li>
<li>CXL_IOEXP_U17_CONFIG_0_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a383c76600226eb3abefd0265f820a43c">plat_dev.c</a></li>
<li>CXL_IOEXP_U17_CONFIG_1_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a635a8554b2b813e5cde8e5732fc249e2">plat_dev.c</a></li>
<li>CXL_IOEXP_U17_OUTPUT_0_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#aa44b61966e813e1249f31fe9cbebce27">plat_dev.c</a></li>
<li>CXL_IOEXP_U17_OUTPUT_1_REG_VAL&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__dev_8c.html#a32818dc54762b4320f6d44c7db09f739">plat_dev.c</a></li>
<li>CXL_LED_BIT&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__isr_8h.html#a031b9a381cf2415855c7eab758b8337f">plat_isr.h</a></li>
<li>CXL_NOT_ALL_POWER_GOOD&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#af515fd65d00b9581bed5d241a3d49413">plat_isr.h</a></li>
<li>CXL_POWER_GOOD_DELAY_MS&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__isr_8h.html#aaf83d287ab466149f82edd4ff63826d3">plat_isr.h</a></li>
<li>CXL_POWER_OFF&#160;:&#160;<a class="el" href="yv35-rf_2src_2platform_2plat__power__seq_8h.html#ab5c42c00d3d642d850caec62d13b728c">plat_power_seq.h</a></li>
<li>CXL_POWER_ON&#160;:&#160;<a class="el" href="yv35-rf_2src_2platform_2plat__power__seq_8h.html#accd616cb16ec14abc48026fbb64c0258">plat_power_seq.h</a></li>
<li>CXL_PRESENT&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__class_8h.html#a0fa95a4b3300163294ae80741c8b17a1">plat_class.h</a></li>
<li>CXL_READY_HANDLER_STACK_SIZE&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__power__seq_8c.html#acfc54a4dfb66018ef148e4ae403b79c1">plat_power_seq.c</a></li>
<li>CXL_READY_INTERVAL_SECONDS&#160;:&#160;<a class="el" href="yv4-ff_2src_2platform_2plat__power__seq_8h.html#ace7448f7fdf0368337ab0cde8fc019b6">plat_power_seq.h</a></li>
<li>CXL_READY_RETRY_TIMES&#160;:&#160;<a class="el" href="yv4-ff_2src_2platform_2plat__power__seq_8h.html#a3a29dab43581897a6f53f6ce9d09ddad">plat_power_seq.h</a></li>
<li>CXL_READY_SECONDS&#160;:&#160;<a class="el" href="yv4-wf_2src_2platform_2plat__power__seq_8h.html#a4aa33de259f8708d15f544b1f2e47484">plat_power_seq.h</a></li>
<li>CXL_TMP75_IN_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#a3373dbc0de08109a0862880501854cad">plat_sensor_table.h</a></li>
<li>CXL_U6_INA233_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#ad53f96982e7226d8afb715d2440c5440">plat_sensor_table.h</a></li>
<li>CXL_U7_INA233_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#a294bcbc45440957fdf472bdb3407192e">plat_sensor_table.h</a></li>
<li>CXL_U8_LTC2991_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#a377dbc40aad7dbaf7465d11723a2e0c0">plat_sensor_table.h</a></li>
<li>CXL_UPDATE_MAX_OFFSET&#160;:&#160;<a class="el" href="yv35-rf_2src_2lib_2plat__spi_8c.html#af6e11a2bfa21cdd34d0825699016d1d1">plat_spi.c</a></li>
<li>CXL_VERSION_LEN&#160;:&#160;<a class="el" href="yv35-rf_2src_2ipmi_2include_2plat__ipmi_8h.html#a5d53a331fb03307cf77a292fe4523d31">plat_ipmi.h</a></li>
<li>CXL_VR_A0V8_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#a1b0f5cfd8f1264999d973df9b44e94c6">plat_sensor_table.h</a></li>
<li>CXL_VR_A0V9_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#ad8befd29194b2642993090cd400b1349">plat_sensor_table.h</a></li>
<li>CXL_VR_D0V8_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#a368b05da27f70cca70dbe5fa214e20d3">plat_sensor_table.h</a></li>
<li>CXL_VR_VDDQAB_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#a61be239c8418b474beb8b1a79f622bf3">plat_sensor_table.h</a></li>
<li>CXL_VR_VDDQCD_ADDR&#160;:&#160;<a class="el" href="at-mc_2src_2platform_2plat__sensor__table_8h.html#aca7d1f97323c8fa5c82983cb690686f6">plat_sensor_table.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
