#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56b0584bca00 .scope module, "tb_cpu_rom_system" "tb_cpu_rom_system" 2 1;
 .timescale 0 0;
v0x56b0584ea990_0 .var "clk", 0 0;
v0x56b0584eaa30_0 .var "reset", 0 0;
S_0x56b0584caad0 .scope module, "DUT" "cpu_rom_system" 2 7, 3 4 0, S_0x56b0584bca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x56b0584ea340_0 .net "clk", 0 0, v0x56b0584ea990_0;  1 drivers
v0x56b0584ea450_0 .net "instruction", 31 0, v0x56b0584e9df0_0;  1 drivers
v0x56b0584ea510_0 .net "instruction_addr", 31 0, v0x56b0584bacb0_0;  1 drivers
v0x56b0584ea630_0 .net "reset", 0 0, v0x56b0584eaa30_0;  1 drivers
v0x56b0584ea720_0 .net "tx_ready", 0 0, v0x56b0584ea140_0;  1 drivers
v0x56b0584ea860_0 .net "tx_valid", 0 0, v0x56b0584e9950_0;  1 drivers
E_0x56b0584d3b90 .event posedge, v0x56b058492ba0_0;
S_0x56b0584cac60 .scope module, "IF" "if_block" 3 15, 4 1 0, S_0x56b0584caad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx_valid";
    .port_info 3 /INPUT 1 "tx_ready";
    .port_info 4 /OUTPUT 32 "instruction_addr";
v0x56b058492ba0_0 .net "clk", 0 0, v0x56b0584ea990_0;  alias, 1 drivers
v0x56b0584bacb0_0 .var "instruction_addr", 31 0;
v0x56b0584e96c0_0 .var "pc", 31 0;
v0x56b0584e9780_0 .net "reset", 0 0, v0x56b0584eaa30_0;  alias, 1 drivers
v0x56b0584e9840_0 .net "tx_ready", 0 0, v0x56b0584ea140_0;  alias, 1 drivers
v0x56b0584e9950_0 .var "tx_valid", 0 0;
E_0x56b0584d39a0 .event posedge, v0x56b0584e9780_0, v0x56b058492ba0_0;
S_0x56b0584e9ab0 .scope module, "ROM" "rom" 3 24, 5 1 0, S_0x56b0584caad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_valid";
    .port_info 3 /OUTPUT 1 "tx_ready";
    .port_info 4 /INPUT 32 "instruction_addr";
    .port_info 5 /OUTPUT 32 "instruction";
v0x56b0584e9d50_0 .net "clk", 0 0, v0x56b0584ea990_0;  alias, 1 drivers
v0x56b0584e9df0_0 .var "instruction", 31 0;
v0x56b0584e9eb0_0 .net "instruction_addr", 31 0, v0x56b0584bacb0_0;  alias, 1 drivers
v0x56b0584e9fb0 .array "memory", 1023 0, 7 0;
v0x56b0584ea050_0 .net "reset", 0 0, v0x56b0584eaa30_0;  alias, 1 drivers
v0x56b0584ea140_0 .var "tx_ready", 0 0;
v0x56b0584ea210_0 .net "tx_valid", 0 0, v0x56b0584e9950_0;  alias, 1 drivers
    .scope S_0x56b0584cac60;
T_0 ;
    %wait E_0x56b0584d39a0;
    %load/vec4 v0x56b0584e9780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56b0584e9950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56b0584e96c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56b0584e9950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56b0584e9950_0, 0;
    %load/vec4 v0x56b0584e96c0_0;
    %assign/vec4 v0x56b0584bacb0_0, 0;
T_0.2 ;
    %load/vec4 v0x56b0584e9840_0;
    %load/vec4 v0x56b0584e9950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x56b0584e96c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56b0584e96c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56b0584e9950_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56b0584e9ab0;
T_1 ;
    %vpi_call 5 15 "$readmemh", "programs/instr_mem.mem", v0x56b0584e9fb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56b0584e9ab0;
T_2 ;
    %wait E_0x56b0584d39a0;
    %load/vec4 v0x56b0584ea050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56b0584ea140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56b0584e9df0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56b0584ea210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x56b0584e9eb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56b0584e9fb0, 4;
    %load/vec4 v0x56b0584e9eb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56b0584e9fb0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56b0584e9eb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56b0584e9fb0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x56b0584e9eb0_0;
    %load/vec4a v0x56b0584e9fb0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56b0584e9df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56b0584ea140_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56b0584ea140_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56b0584caad0;
T_3 ;
    %wait E_0x56b0584d3b90;
    %load/vec4 v0x56b0584ea720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 3 36 "$display", "Time: %0t | Fetched Instruction: %h from Address: %h", $time, v0x56b0584ea450_0, v0x56b0584ea510_0 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56b0584bca00;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x56b0584ea990_0;
    %inv;
    %store/vec4 v0x56b0584ea990_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56b0584bca00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b0584ea990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b0584eaa30_0, 0, 1;
    %vpi_call 2 21 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56b0584bca00 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b0584eaa30_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_bench/tb_cpu_rom_interface.v";
    "rtl/cpu_rom_interface.v";
    "./rtl/if_tx.v";
    "./rtl/rom_rx.v";
