<profile>

<section name = "Vitis HLS Report for 'load_graph_Pipeline_VITIS_LOOP_109_1'" level="0">
<item name = "Date">Fri May  3 00:25:19 2024
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)</item>
<item name = "Project">example-4</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.059 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21, 21, 69.993 ns, 69.993 ns, 21, 21, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_109_1">19, 19, 1, 1, 1, 19, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 59, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 34, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln109_fu_86_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln109_fu_80_p2">icmp, 0, 0, 20, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 32, 64</column>
<column name="full_pe_degree_tables_we0">9, 2, 16, 32</column>
<column name="i_fu_36">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_36">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_109_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_109_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_109_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_109_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_109_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_109_1, return value</column>
<column name="num_of_nodes">in, 32, ap_none, num_of_nodes, scalar</column>
<column name="full_pe_degree_tables_address0">out, 9, ap_memory, full_pe_degree_tables, array</column>
<column name="full_pe_degree_tables_ce0">out, 1, ap_memory, full_pe_degree_tables, array</column>
<column name="full_pe_degree_tables_we0">out, 16, ap_memory, full_pe_degree_tables, array</column>
<column name="full_pe_degree_tables_d0">out, 128, ap_memory, full_pe_degree_tables, array</column>
<column name="degree_table_1_address0">out, 9, ap_memory, degree_table_1, array</column>
<column name="degree_table_1_ce0">out, 1, ap_memory, degree_table_1, array</column>
<column name="degree_table_1_we0">out, 1, ap_memory, degree_table_1, array</column>
<column name="degree_table_1_d0">out, 32, ap_memory, degree_table_1, array</column>
</table>
</item>
</section>
</profile>
