// Seed: 79088657
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply0 id_4;
  input wire id_3;
  assign module_1.id_7 = 0;
  input wire id_2;
  output wire id_1;
  wire id_5;
  ;
  assign id_4 = -1'b0;
  wire id_6, id_7;
  assign id_4 = id_4 * id_3 - -1;
endmodule
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 module_1,
    output wire id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    input wand id_9,
    output uwire id_10,
    input uwire id_11,
    output wire id_12,
    output wand id_13,
    output tri id_14,
    input uwire id_15,
    output uwire id_16,
    input tri1 id_17,
    input uwire id_18,
    output wire id_19,
    input wor id_20,
    input tri0 id_21,
    output wand id_22,
    input supply0 id_23,
    output uwire id_24,
    output wire id_25,
    output wire id_26
);
  logic id_28;
  wire  id_29;
  wire  id_30;
  ;
  wire id_31;
  wire id_32, id_33, id_34, id_35, id_36, id_37, id_38, id_39;
  module_0 modCall_1 (
      id_36,
      id_30,
      id_37,
      id_31
  );
  timeprecision 1ps;
endmodule
