<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>nrf24l01: /home/runner/work/NRF24L01_driver/NRF24L01_driver/inc/nrf24l01_defs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nrf24l01
   </div>
   <div id="projectbrief">Driver for the nRF24L01(+) transceiver</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">nrf24l01_defs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="nrf24l01__defs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af225fdd9e1094009aec9eae23523138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>&#160;&#160;&#160;int8_t</td></tr>
<tr class="separator:af225fdd9e1094009aec9eae23523138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022e4f4b24fde7306e66310daa1332c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a022e4f4b24fde7306e66310daa1332c4">NRF24L01_COMMAND_MASK_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x1F</td></tr>
<tr class="memdesc:a022e4f4b24fde7306e66310daa1332c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for AAAAA[4:0] register address bits for CMD_RREG and CMD_WREG commands.  <a href="nrf24l01__defs_8h.html#a022e4f4b24fde7306e66310daa1332c4">More...</a><br /></td></tr>
<tr class="separator:a022e4f4b24fde7306e66310daa1332c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cdb55dc4a1146cfd4330c8eed20779c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9cdb55dc4a1146cfd4330c8eed20779c">NRF24L01_COMMAND_MASK_PIPE</a>&#160;&#160;&#160;(uint8_t)0x07</td></tr>
<tr class="memdesc:a9cdb55dc4a1146cfd4330c8eed20779c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for PPP[2:0] pipe specifier bits for W_ACK_PAYLOAD command.  <a href="nrf24l01__defs_8h.html#a9cdb55dc4a1146cfd4330c8eed20779c">More...</a><br /></td></tr>
<tr class="separator:a9cdb55dc4a1146cfd4330c8eed20779c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12208e9bca3e4fe9709a44140f7efdbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a12208e9bca3e4fe9709a44140f7efdbf">NRF24L01_ADDR_WIDTH_INVALID</a>&#160;&#160;&#160;(uint8_t)0x00</td></tr>
<tr class="memdesc:a12208e9bca3e4fe9709a44140f7efdbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid address field width.  <a href="nrf24l01__defs_8h.html#a12208e9bca3e4fe9709a44140f7efdbf">More...</a><br /></td></tr>
<tr class="separator:a12208e9bca3e4fe9709a44140f7efdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea609a6ce51d1f9e024d15a6409ddb43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aea609a6ce51d1f9e024d15a6409ddb43">NRF24L01_ADDR_WIDTH_3_BYTES</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:aea609a6ce51d1f9e024d15a6409ddb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 Byte RX/TX address field width  <a href="nrf24l01__defs_8h.html#aea609a6ce51d1f9e024d15a6409ddb43">More...</a><br /></td></tr>
<tr class="separator:aea609a6ce51d1f9e024d15a6409ddb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae278fa0025abdb9ef338087dbebf0103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae278fa0025abdb9ef338087dbebf0103">NRF24L01_ADDR_WIDTH_4_BYTES</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:ae278fa0025abdb9ef338087dbebf0103"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 Byte RX/TX address field width  <a href="nrf24l01__defs_8h.html#ae278fa0025abdb9ef338087dbebf0103">More...</a><br /></td></tr>
<tr class="separator:ae278fa0025abdb9ef338087dbebf0103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0a26f356b7e3dd6825ce696bb2ccfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aaf0a26f356b7e3dd6825ce696bb2ccfe">NRF24L01_ADDR_WIDTH_5_BYTES</a>&#160;&#160;&#160;(uint8_t)0x03</td></tr>
<tr class="memdesc:aaf0a26f356b7e3dd6825ce696bb2ccfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 Byte RX/TX address field width  <a href="nrf24l01__defs_8h.html#aaf0a26f356b7e3dd6825ce696bb2ccfe">More...</a><br /></td></tr>
<tr class="separator:aaf0a26f356b7e3dd6825ce696bb2ccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6cf643e37a7039c542e969a5bc810d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aec6cf643e37a7039c542e969a5bc810d">NRF24L01_TX_PWR_18DBM</a>&#160;&#160;&#160;(uint8_t)0x00</td></tr>
<tr class="memdesc:aec6cf643e37a7039c542e969a5bc810d"><td class="mdescLeft">&#160;</td><td class="mdescRight">-18dBm  <a href="nrf24l01__defs_8h.html#aec6cf643e37a7039c542e969a5bc810d">More...</a><br /></td></tr>
<tr class="separator:aec6cf643e37a7039c542e969a5bc810d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d02c0e1c4e0418293b84e5ef3830ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af1d02c0e1c4e0418293b84e5ef3830ea">NRF24L01_TX_PWR_12DBM</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:af1d02c0e1c4e0418293b84e5ef3830ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">-12dBm  <a href="nrf24l01__defs_8h.html#af1d02c0e1c4e0418293b84e5ef3830ea">More...</a><br /></td></tr>
<tr class="separator:af1d02c0e1c4e0418293b84e5ef3830ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836b7e271e504395207756e042ed916d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a836b7e271e504395207756e042ed916d">NRF24L01_TX_PWR_6DBM</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="memdesc:a836b7e271e504395207756e042ed916d"><td class="mdescLeft">&#160;</td><td class="mdescRight">-6dBm  <a href="nrf24l01__defs_8h.html#a836b7e271e504395207756e042ed916d">More...</a><br /></td></tr>
<tr class="separator:a836b7e271e504395207756e042ed916d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a74f6cf9bc25b1b63f6fcf77279b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae8a74f6cf9bc25b1b63f6fcf77279b9e">NRF24L01_TX_PWR_0DBM</a>&#160;&#160;&#160;(uint8_t)0x06</td></tr>
<tr class="memdesc:ae8a74f6cf9bc25b1b63f6fcf77279b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0dBm  <a href="nrf24l01__defs_8h.html#ae8a74f6cf9bc25b1b63f6fcf77279b9e">More...</a><br /></td></tr>
<tr class="separator:ae8a74f6cf9bc25b1b63f6fcf77279b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf29d18479a25f17627dd33091093277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abf29d18479a25f17627dd33091093277">NRF24L01_CE_TX_MINIMUM_PULSE_US</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:abf29d18479a25f17627dd33091093277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fc300f15bd4b882e67625ead1071a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af3fc300f15bd4b882e67625ead1071a9">NRF24L01_POWER_UP_US</a>&#160;&#160;&#160;5000</td></tr>
<tr class="separator:af3fc300f15bd4b882e67625ead1071a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34b70054d15296dde5c198c147f66c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ac34b70054d15296dde5c198c147f66c4">NRF24L01_TIMING_RF_SETTLING</a>&#160;&#160;&#160;130</td></tr>
<tr class="separator:ac34b70054d15296dde5c198c147f66c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb8f1a8cddbe978f058503c113a5b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1cb8f1a8cddbe978f058503c113a5b8e">NRF24L01_TX_FIFO_WIDTH</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:a1cb8f1a8cddbe978f058503c113a5b8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each TX FIFO entry is 32 bytes wide.  <a href="nrf24l01__defs_8h.html#a1cb8f1a8cddbe978f058503c113a5b8e">More...</a><br /></td></tr>
<tr class="separator:a1cb8f1a8cddbe978f058503c113a5b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142a834dbfc4ceb8c2c556e9624f29f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a142a834dbfc4ceb8c2c556e9624f29f2">NRF24L01_TX_FIFO_DEPTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a142a834dbfc4ceb8c2c556e9624f29f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TX FIFO is 3 entries deep.  <a href="nrf24l01__defs_8h.html#a142a834dbfc4ceb8c2c556e9624f29f2">More...</a><br /></td></tr>
<tr class="separator:a142a834dbfc4ceb8c2c556e9624f29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7fd381aaa6ab49343fc6d33c36159c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9f7fd381aaa6ab49343fc6d33c36159c">NRF24L01_RX_FIFO_WIDTH</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:a9f7fd381aaa6ab49343fc6d33c36159c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each TX FIFO entry is 32 bytes wide.  <a href="nrf24l01__defs_8h.html#a9f7fd381aaa6ab49343fc6d33c36159c">More...</a><br /></td></tr>
<tr class="separator:a9f7fd381aaa6ab49343fc6d33c36159c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a7f58ff9244731f1e0bc9282032818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a01a7f58ff9244731f1e0bc9282032818">NRF24L01_RX_FIFO_DEPTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a01a7f58ff9244731f1e0bc9282032818"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RX FIFO is 3 entries deep.  <a href="nrf24l01__defs_8h.html#a01a7f58ff9244731f1e0bc9282032818">More...</a><br /></td></tr>
<tr class="separator:a01a7f58ff9244731f1e0bc9282032818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc704e6c8eb97bf92c75a74fc153ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7fc704e6c8eb97bf92c75a74fc153ee9">NRF24L01_MAGIC_NUMBER_ACTIVATE</a>&#160;&#160;&#160;(uint8_t)0x73</td></tr>
<tr class="separator:a7fc704e6c8eb97bf92c75a74fc153ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57117b9936536cdaa2546fe9ee1b3bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a57117b9936536cdaa2546fe9ee1b3bdb">NRF24L01_IS_RX_PIPE</a>(pipe)&#160;&#160;&#160;( ((pipe) &gt;= <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ad5ec0fa4882bf22516a1a91a13602bf0">NRF24L01_PIPE0</a> &amp;&amp; (pipe) &lt;= <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a65805e1f8ef3a998c7fc40ed3f9e23c7">NRF24L01_PIPE5</a>) || ((pipe) == <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a3810a4e625c1effcdfb39c6be793df93">NRF24L01_ALL_RX_PIPES</a>) )</td></tr>
<tr class="separator:a57117b9936536cdaa2546fe9ee1b3bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119fd1295521a28a56b4bc79e5e5a586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a119fd1295521a28a56b4bc79e5e5a586">NRF24L01_IS_TX_PIPE</a>(pipe)&#160;&#160;&#160;( (pipe) == <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ab0c07f44da36bff2c76a195d0554f7bb">NRF24L01_PIPETX</a> )</td></tr>
<tr class="separator:a119fd1295521a28a56b4bc79e5e5a586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">General Commands</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>NRF24L01 general command definitions</p>
<p>These commands should be shifted out over MOSI directly after asserting CSN Format is <b>NRF24L01_CMD_x</b> where <b>x</b> is the name assigned to the command by the datasheet </p>
</div></td></tr>
<tr class="memitem:a2a1311d2c31503729e5cd0051c45dfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2a1311d2c31503729e5cd0051c45dfe3">NRF24L01_CMD_R_REGISTER</a>&#160;&#160;&#160;(uint8_t)0x00</td></tr>
<tr class="memdesc:a2a1311d2c31503729e5cd0051c45dfe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register read 0b000XXXXX where XXXXX = 5 bit Register Map Address.  <a href="nrf24l01__defs_8h.html#a2a1311d2c31503729e5cd0051c45dfe3">More...</a><br /></td></tr>
<tr class="separator:a2a1311d2c31503729e5cd0051c45dfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb2cf802c07e6e69817126c120081a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aafb2cf802c07e6e69817126c120081a6">NRF24L01_CMD_W_REGISTER</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:aafb2cf802c07e6e69817126c120081a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register write 0b001XXXXX where XXXXX = 5 bit Register Map Address.  <a href="nrf24l01__defs_8h.html#aafb2cf802c07e6e69817126c120081a6">More...</a><br /></td></tr>
<tr class="separator:aafb2cf802c07e6e69817126c120081a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9283a0e899f8995bfc12a5e0e042621a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9283a0e899f8995bfc12a5e0e042621a">NRF24L01_CMD_R_RX_PAYLOAD</a>&#160;&#160;&#160;(uint8_t)0x61</td></tr>
<tr class="memdesc:a9283a0e899f8995bfc12a5e0e042621a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX payload.  <a href="nrf24l01__defs_8h.html#a9283a0e899f8995bfc12a5e0e042621a">More...</a><br /></td></tr>
<tr class="separator:a9283a0e899f8995bfc12a5e0e042621a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d8f4753c730f1f89a815632afc68cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a39d8f4753c730f1f89a815632afc68cb">NRF24L01_CMD_W_TX_PAYLOAD</a>&#160;&#160;&#160;(uint8_t)0xA0</td></tr>
<tr class="memdesc:a39d8f4753c730f1f89a815632afc68cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write TX payload.  <a href="nrf24l01__defs_8h.html#a39d8f4753c730f1f89a815632afc68cb">More...</a><br /></td></tr>
<tr class="separator:a39d8f4753c730f1f89a815632afc68cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53de4fc4d2681362196d5e5ffbfc533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aa53de4fc4d2681362196d5e5ffbfc533">NRF24L01_CMD_FLUSH_TX</a>&#160;&#160;&#160;(uint8_t)0xE1</td></tr>
<tr class="memdesc:aa53de4fc4d2681362196d5e5ffbfc533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush TX FIFO.  <a href="nrf24l01__defs_8h.html#aa53de4fc4d2681362196d5e5ffbfc533">More...</a><br /></td></tr>
<tr class="separator:aa53de4fc4d2681362196d5e5ffbfc533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0ea814597af9ac6b572b4c85212abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aaa0ea814597af9ac6b572b4c85212abe">NRF24L01_CMD_FLUSH_RX</a>&#160;&#160;&#160;(uint8_t)0xE2</td></tr>
<tr class="memdesc:aaa0ea814597af9ac6b572b4c85212abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush RX FIFO.  <a href="nrf24l01__defs_8h.html#aaa0ea814597af9ac6b572b4c85212abe">More...</a><br /></td></tr>
<tr class="separator:aaa0ea814597af9ac6b572b4c85212abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0684d6c09cc47538eedbeb1babbd72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ac0684d6c09cc47538eedbeb1babbd72c">NRF24L01_CMD_REUSE_TX_PL</a>&#160;&#160;&#160;(uint8_t)0xE3</td></tr>
<tr class="memdesc:ac0684d6c09cc47538eedbeb1babbd72c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reuse TX payload.  <a href="nrf24l01__defs_8h.html#ac0684d6c09cc47538eedbeb1babbd72c">More...</a><br /></td></tr>
<tr class="separator:ac0684d6c09cc47538eedbeb1babbd72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3959f22104bcca5fdb7411658d2f8312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3959f22104bcca5fdb7411658d2f8312">NRF24L01_CMD_ACTIVATE</a>&#160;&#160;&#160;(uint8_t)0x50</td></tr>
<tr class="memdesc:a3959f22104bcca5fdb7411658d2f8312"><td class="mdescLeft">&#160;</td><td class="mdescRight">(De)Activates R_RX_PL_WID, W_ACK_PAYLOAD, W_TX_PAYLOAD_NOACK features  <a href="nrf24l01__defs_8h.html#a3959f22104bcca5fdb7411658d2f8312">More...</a><br /></td></tr>
<tr class="separator:a3959f22104bcca5fdb7411658d2f8312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34038777861e0c105a76ec3d46cfd2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a34038777861e0c105a76ec3d46cfd2d9">NRF24L01_CMD_NOP</a>&#160;&#160;&#160;(uint8_t)0xFF</td></tr>
<tr class="memdesc:a34038777861e0c105a76ec3d46cfd2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">No operation (used for reading status register for example)  <a href="nrf24l01__defs_8h.html#a34038777861e0c105a76ec3d46cfd2d9">More...</a><br /></td></tr>
<tr class="separator:a34038777861e0c105a76ec3d46cfd2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Feature Commands</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>NRF24L01 special feature command definitions</p>
<p>These commands are only valid after the ACTIVATE command has been send to toggle on the NRF24L01 special features Format is <b>NRF24L01_FEATURE_CMD_x</b> where <b>x</b> is the name assigned to the command by the datasheet </p>
</div></td></tr>
<tr class="memitem:a23354b25401efb48063e7f1ec59fb5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a23354b25401efb48063e7f1ec59fb5b1">NRF24L01_FEATURE_CMD_R_RX_PL_WID</a>&#160;&#160;&#160;(uint8_t)0x60</td></tr>
<tr class="memdesc:a23354b25401efb48063e7f1ec59fb5b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX-payload width for the top R_RX_PAYLOAD in the RX FIFO.  <a href="nrf24l01__defs_8h.html#a23354b25401efb48063e7f1ec59fb5b1">More...</a><br /></td></tr>
<tr class="separator:a23354b25401efb48063e7f1ec59fb5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa958d3d9ed6f49af93bd3bb6f6dd7105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aa958d3d9ed6f49af93bd3bb6f6dd7105">NRF24L01_FEATURE_CMD_W_ACK_PAYLOAD</a>&#160;&#160;&#160;(uint8_t)0xA8</td></tr>
<tr class="memdesc:aa958d3d9ed6f49af93bd3bb6f6dd7105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write ACK payload 0b10101XXX where XXX = 3 bit pipe identifier.  <a href="nrf24l01__defs_8h.html#aa958d3d9ed6f49af93bd3bb6f6dd7105">More...</a><br /></td></tr>
<tr class="separator:aa958d3d9ed6f49af93bd3bb6f6dd7105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4176b84376e1aeaf2c5ca663fa129a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a4176b84376e1aeaf2c5ca663fa129a91">NRF24L01_FEATURE_CMD_W_TX_PAYLOAD_NOACK</a>&#160;&#160;&#160;(uint8_t)0xB0</td></tr>
<tr class="memdesc:a4176b84376e1aeaf2c5ca663fa129a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write TX payload and disable AUTOACK.  <a href="nrf24l01__defs_8h.html#a4176b84376e1aeaf2c5ca663fa129a91">More...</a><br /></td></tr>
<tr class="separator:a4176b84376e1aeaf2c5ca663fa129a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">General Register Addresses</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>NRF24L01 register address definitions</p>
<p>Format is <b>NRF24L01_REG_ADDR_r</b> where <b>r</b> is the name assigned to the register by the datasheet </p>
</div></td></tr>
<tr class="memitem:af9b6813868e69f06812df143bc1e9c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af9b6813868e69f06812df143bc1e9c09">NRF24L01_REG_ADDR_CONFIG</a>&#160;&#160;&#160;(uint8_t)0x00</td></tr>
<tr class="memdesc:af9b6813868e69f06812df143bc1e9c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration register address.  <a href="nrf24l01__defs_8h.html#af9b6813868e69f06812df143bc1e9c09">More...</a><br /></td></tr>
<tr class="separator:af9b6813868e69f06812df143bc1e9c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bfb92680d52df8cb1ad8e7d8df066ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8bfb92680d52df8cb1ad8e7d8df066ec">NRF24L01_REG_ADDR_EN_AA</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:a8bfb92680d52df8cb1ad8e7d8df066ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable "Auto acknowledgment" control register address.  <a href="nrf24l01__defs_8h.html#a8bfb92680d52df8cb1ad8e7d8df066ec">More...</a><br /></td></tr>
<tr class="separator:a8bfb92680d52df8cb1ad8e7d8df066ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28678ddf6949c2026854e9b404a1af29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a28678ddf6949c2026854e9b404a1af29">NRF24L01_REG_ADDR_EN_RXADDR</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:a28678ddf6949c2026854e9b404a1af29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX addresses register address.  <a href="nrf24l01__defs_8h.html#a28678ddf6949c2026854e9b404a1af29">More...</a><br /></td></tr>
<tr class="separator:a28678ddf6949c2026854e9b404a1af29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107670c831b1c49a0740dac1ce4f8071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a107670c831b1c49a0740dac1ce4f8071">NRF24L01_REG_ADDR_SETUP_AW</a>&#160;&#160;&#160;(uint8_t)0x03</td></tr>
<tr class="memdesc:a107670c831b1c49a0740dac1ce4f8071"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup of address widths register address.  <a href="nrf24l01__defs_8h.html#a107670c831b1c49a0740dac1ce4f8071">More...</a><br /></td></tr>
<tr class="separator:a107670c831b1c49a0740dac1ce4f8071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a732f8ddc3ca102bb1934b2653bc80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2a732f8ddc3ca102bb1934b2653bc80b">NRF24L01_REG_ADDR_SETUP_RETR</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="memdesc:a2a732f8ddc3ca102bb1934b2653bc80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup of automatic retransmit register address.  <a href="nrf24l01__defs_8h.html#a2a732f8ddc3ca102bb1934b2653bc80b">More...</a><br /></td></tr>
<tr class="separator:a2a732f8ddc3ca102bb1934b2653bc80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5d56b7757db40e3684ed42e4592eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ace5d56b7757db40e3684ed42e4592eeb">NRF24L01_REG_ADDR_RF_CH</a>&#160;&#160;&#160;(uint8_t)0x05</td></tr>
<tr class="memdesc:ace5d56b7757db40e3684ed42e4592eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF channel register address.  <a href="nrf24l01__defs_8h.html#ace5d56b7757db40e3684ed42e4592eeb">More...</a><br /></td></tr>
<tr class="separator:ace5d56b7757db40e3684ed42e4592eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c979421f40217c292f9bf3ec0deae4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7c979421f40217c292f9bf3ec0deae4b">NRF24L01_REG_ADDR_RF_SETUP</a>&#160;&#160;&#160;(uint8_t)0x06</td></tr>
<tr class="memdesc:a7c979421f40217c292f9bf3ec0deae4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF setup register register address.  <a href="nrf24l01__defs_8h.html#a7c979421f40217c292f9bf3ec0deae4b">More...</a><br /></td></tr>
<tr class="separator:a7c979421f40217c292f9bf3ec0deae4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0401595a37a4bbb13b5af0639ff3300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab0401595a37a4bbb13b5af0639ff3300">NRF24L01_REG_ADDR_STATUS</a>&#160;&#160;&#160;(uint8_t)0x07</td></tr>
<tr class="memdesc:ab0401595a37a4bbb13b5af0639ff3300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address.  <a href="nrf24l01__defs_8h.html#ab0401595a37a4bbb13b5af0639ff3300">More...</a><br /></td></tr>
<tr class="separator:ab0401595a37a4bbb13b5af0639ff3300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf9ac0cb6ee51926c35ba002173c5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aedf9ac0cb6ee51926c35ba002173c5b5">NRF24L01_REG_ADDR_OBSERVE_TX</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="memdesc:aedf9ac0cb6ee51926c35ba002173c5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit observe register address.  <a href="nrf24l01__defs_8h.html#aedf9ac0cb6ee51926c35ba002173c5b5">More...</a><br /></td></tr>
<tr class="separator:aedf9ac0cb6ee51926c35ba002173c5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d52e3c4eb4a90cb1368cc6e67881c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a23d52e3c4eb4a90cb1368cc6e67881c4">NRF24L01_REG_ADDR_CD</a>&#160;&#160;&#160;(uint8_t)0x09</td></tr>
<tr class="memdesc:a23d52e3c4eb4a90cb1368cc6e67881c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received power detector register address.  <a href="nrf24l01__defs_8h.html#a23d52e3c4eb4a90cb1368cc6e67881c4">More...</a><br /></td></tr>
<tr class="separator:a23d52e3c4eb4a90cb1368cc6e67881c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3329e377c51c6d0bf7783ab1f8fc76d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3329e377c51c6d0bf7783ab1f8fc76d1">NRF24L01_REG_ADDR_RX_ADDR_P0</a>&#160;&#160;&#160;(uint8_t)0x0A</td></tr>
<tr class="memdesc:a3329e377c51c6d0bf7783ab1f8fc76d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 0 register address.  <a href="nrf24l01__defs_8h.html#a3329e377c51c6d0bf7783ab1f8fc76d1">More...</a><br /></td></tr>
<tr class="separator:a3329e377c51c6d0bf7783ab1f8fc76d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8deb24dbbb6a1a292a3df285fea1f581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8deb24dbbb6a1a292a3df285fea1f581">NRF24L01_REG_ADDR_RX_ADDR_P1</a>&#160;&#160;&#160;(uint8_t)0x0B</td></tr>
<tr class="memdesc:a8deb24dbbb6a1a292a3df285fea1f581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 1 register address.  <a href="nrf24l01__defs_8h.html#a8deb24dbbb6a1a292a3df285fea1f581">More...</a><br /></td></tr>
<tr class="separator:a8deb24dbbb6a1a292a3df285fea1f581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa680b3cb3393fa13858d60835417eeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aa680b3cb3393fa13858d60835417eeb5">NRF24L01_REG_ADDR_RX_ADDR_P2</a>&#160;&#160;&#160;(uint8_t)0x0C</td></tr>
<tr class="memdesc:aa680b3cb3393fa13858d60835417eeb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 2 register address.  <a href="nrf24l01__defs_8h.html#aa680b3cb3393fa13858d60835417eeb5">More...</a><br /></td></tr>
<tr class="separator:aa680b3cb3393fa13858d60835417eeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f003ede3b8a9d9fd0a98fa61d6b8aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9f003ede3b8a9d9fd0a98fa61d6b8aea">NRF24L01_REG_ADDR_RX_ADDR_P3</a>&#160;&#160;&#160;(uint8_t)0x0D</td></tr>
<tr class="memdesc:a9f003ede3b8a9d9fd0a98fa61d6b8aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 3 register address.  <a href="nrf24l01__defs_8h.html#a9f003ede3b8a9d9fd0a98fa61d6b8aea">More...</a><br /></td></tr>
<tr class="separator:a9f003ede3b8a9d9fd0a98fa61d6b8aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a0a38360542797b9f43efcc2a99d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab3a0a38360542797b9f43efcc2a99d70">NRF24L01_REG_ADDR_RX_ADDR_P4</a>&#160;&#160;&#160;(uint8_t)0x0E</td></tr>
<tr class="memdesc:ab3a0a38360542797b9f43efcc2a99d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 4 register address.  <a href="nrf24l01__defs_8h.html#ab3a0a38360542797b9f43efcc2a99d70">More...</a><br /></td></tr>
<tr class="separator:ab3a0a38360542797b9f43efcc2a99d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67a73fced728134288c8910257b5770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae67a73fced728134288c8910257b5770">NRF24L01_REG_ADDR_RX_ADDR_P5</a>&#160;&#160;&#160;(uint8_t)0x0F</td></tr>
<tr class="memdesc:ae67a73fced728134288c8910257b5770"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 5 register address.  <a href="nrf24l01__defs_8h.html#ae67a73fced728134288c8910257b5770">More...</a><br /></td></tr>
<tr class="separator:ae67a73fced728134288c8910257b5770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa7beac7057eefcb850614cbe658a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#adaa7beac7057eefcb850614cbe658a07">NRF24L01_REG_ADDR_TX_ADDR</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:adaa7beac7057eefcb850614cbe658a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit address register address.  <a href="nrf24l01__defs_8h.html#adaa7beac7057eefcb850614cbe658a07">More...</a><br /></td></tr>
<tr class="separator:adaa7beac7057eefcb850614cbe658a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8974e3b638032fa46b56c393337b49d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8974e3b638032fa46b56c393337b49d9">NRF24L01_REG_ADDR_RX_PW_P0</a>&#160;&#160;&#160;(uint8_t)0x11</td></tr>
<tr class="memdesc:a8974e3b638032fa46b56c393337b49d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 0 register address.  <a href="nrf24l01__defs_8h.html#a8974e3b638032fa46b56c393337b49d9">More...</a><br /></td></tr>
<tr class="separator:a8974e3b638032fa46b56c393337b49d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8494d0a27a0e898aa901f424f907db7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8494d0a27a0e898aa901f424f907db7b">NRF24L01_REG_ADDR_RX_PW_P1</a>&#160;&#160;&#160;(uint8_t)0x12</td></tr>
<tr class="memdesc:a8494d0a27a0e898aa901f424f907db7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 1 register address.  <a href="nrf24l01__defs_8h.html#a8494d0a27a0e898aa901f424f907db7b">More...</a><br /></td></tr>
<tr class="separator:a8494d0a27a0e898aa901f424f907db7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf22f3eb2fdaea09af64c87162f86b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acf22f3eb2fdaea09af64c87162f86b1d">NRF24L01_REG_ADDR_RX_PW_P2</a>&#160;&#160;&#160;(uint8_t)0x13</td></tr>
<tr class="memdesc:acf22f3eb2fdaea09af64c87162f86b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 2 register address.  <a href="nrf24l01__defs_8h.html#acf22f3eb2fdaea09af64c87162f86b1d">More...</a><br /></td></tr>
<tr class="separator:acf22f3eb2fdaea09af64c87162f86b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383ec7b2b1e31528de6fa50a80fb6e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a383ec7b2b1e31528de6fa50a80fb6e9a">NRF24L01_REG_ADDR_RX_PW_P3</a>&#160;&#160;&#160;(uint8_t)0x14</td></tr>
<tr class="memdesc:a383ec7b2b1e31528de6fa50a80fb6e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 3 register address.  <a href="nrf24l01__defs_8h.html#a383ec7b2b1e31528de6fa50a80fb6e9a">More...</a><br /></td></tr>
<tr class="separator:a383ec7b2b1e31528de6fa50a80fb6e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc58b07aee743041c981316e6a54ea3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abc58b07aee743041c981316e6a54ea3b">NRF24L01_REG_ADDR_RX_PW_P4</a>&#160;&#160;&#160;(uint8_t)0x15</td></tr>
<tr class="memdesc:abc58b07aee743041c981316e6a54ea3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 4 register address.  <a href="nrf24l01__defs_8h.html#abc58b07aee743041c981316e6a54ea3b">More...</a><br /></td></tr>
<tr class="separator:abc58b07aee743041c981316e6a54ea3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e43d9b82c8aa0b43a0e5a4fb0dda68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a50e43d9b82c8aa0b43a0e5a4fb0dda68">NRF24L01_REG_ADDR_RX_PW_P5</a>&#160;&#160;&#160;(uint8_t)0x16</td></tr>
<tr class="memdesc:a50e43d9b82c8aa0b43a0e5a4fb0dda68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 5 register address.  <a href="nrf24l01__defs_8h.html#a50e43d9b82c8aa0b43a0e5a4fb0dda68">More...</a><br /></td></tr>
<tr class="separator:a50e43d9b82c8aa0b43a0e5a4fb0dda68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936ce6b83167af0504bb5d180d618297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a936ce6b83167af0504bb5d180d618297">NRF24L01_REG_ADDR_FIFO_STATUS</a>&#160;&#160;&#160;(uint8_t)0x17</td></tr>
<tr class="memdesc:a936ce6b83167af0504bb5d180d618297"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO status register address.  <a href="nrf24l01__defs_8h.html#a936ce6b83167af0504bb5d180d618297">More...</a><br /></td></tr>
<tr class="separator:a936ce6b83167af0504bb5d180d618297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Special Feature Register Addresses</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>NRF24L01 special feature register address definitions Format is <b>NRF24L01_FEATURE_REG_ADDR_x</b> where <b>x</b> is the name assigned to the special feature register by the datasheet </p>
</div></td></tr>
<tr class="memitem:ac33baebb7e321d5058a57fa1a52f039f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ac33baebb7e321d5058a57fa1a52f039f">NRF24L01_FEATURE_REG_ADDR_DYNPD</a>&#160;&#160;&#160;(uint8_t)0x1C</td></tr>
<tr class="memdesc:ac33baebb7e321d5058a57fa1a52f039f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable dynamic payload length register address.  <a href="nrf24l01__defs_8h.html#ac33baebb7e321d5058a57fa1a52f039f">More...</a><br /></td></tr>
<tr class="separator:ac33baebb7e321d5058a57fa1a52f039f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e43ef8cf5d46bc466b43f1c01a759d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a13e43ef8cf5d46bc466b43f1c01a759d">NRF24L01_FEATURE_REG_ADDR_FEATURE</a>&#160;&#160;&#160;(uint8_t)0x1D</td></tr>
<tr class="memdesc:a13e43ef8cf5d46bc466b43f1c01a759d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Feature register address.  <a href="nrf24l01__defs_8h.html#a13e43ef8cf5d46bc466b43f1c01a759d">More...</a><br /></td></tr>
<tr class="separator:a13e43ef8cf5d46bc466b43f1c01a759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>NRF24L01 register bit definitions Format is <b>NRF24L01_r_REG_BIT_x</b> where <b>r</b> is the register name where the bit is found and <b>x</b> is the name assigned to the register bit by the datasheet If register contains a bit field then REG_BITS is plural </p>
</div></td></tr>
<tr class="memitem:af07a996a70a3bee7953b416d1a32b002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af07a996a70a3bee7953b416d1a32b002">NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</a>&#160;&#160;&#160;(uint8_t)0x40</td></tr>
<tr class="memdesc:af07a996a70a3bee7953b416d1a32b002"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_DR[6] bit in CONFIG register.  <a href="nrf24l01__defs_8h.html#af07a996a70a3bee7953b416d1a32b002">More...</a><br /></td></tr>
<tr class="separator:af07a996a70a3bee7953b416d1a32b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f3994a6d6ab185a8924c6abf8eaa9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af4f3994a6d6ab185a8924c6abf8eaa9e">NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:af4f3994a6d6ab185a8924c6abf8eaa9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_DS[5] bit in CONFIG register.  <a href="nrf24l01__defs_8h.html#af4f3994a6d6ab185a8924c6abf8eaa9e">More...</a><br /></td></tr>
<tr class="separator:af4f3994a6d6ab185a8924c6abf8eaa9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5583dfd06a0bf72e08fa6d70fbf5bec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5583dfd06a0bf72e08fa6d70fbf5bec2">NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:a5583dfd06a0bf72e08fa6d70fbf5bec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAX_RT[4] bit in CONFIG register.  <a href="nrf24l01__defs_8h.html#a5583dfd06a0bf72e08fa6d70fbf5bec2">More...</a><br /></td></tr>
<tr class="separator:a5583dfd06a0bf72e08fa6d70fbf5bec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47cc5e8cbc0ab4ce27d17922243c53d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab47cc5e8cbc0ab4ce27d17922243c53d">NRF24L01_CONFIG_REG_BIT_EN_CRC</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="memdesc:ab47cc5e8cbc0ab4ce27d17922243c53d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_CRC[3] bit in CONFIG register.  <a href="nrf24l01__defs_8h.html#ab47cc5e8cbc0ab4ce27d17922243c53d">More...</a><br /></td></tr>
<tr class="separator:ab47cc5e8cbc0ab4ce27d17922243c53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c93150a41fc94e5c71dcb94014f6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a86c93150a41fc94e5c71dcb94014f6af">NRF24L01_CONFIG_REG_BIT_CRCO</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="memdesc:a86c93150a41fc94e5c71dcb94014f6af"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRCO[2] bit in CONFIG register.  <a href="nrf24l01__defs_8h.html#a86c93150a41fc94e5c71dcb94014f6af">More...</a><br /></td></tr>
<tr class="separator:a86c93150a41fc94e5c71dcb94014f6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa23d4f4f3baf923f14efaf6c4a81634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aaa23d4f4f3baf923f14efaf6c4a81634">NRF24L01_CONFIG_REG_BIT_PWR_UP</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:aaa23d4f4f3baf923f14efaf6c4a81634"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWR_UP[1] bit in CONFIG register.  <a href="nrf24l01__defs_8h.html#aaa23d4f4f3baf923f14efaf6c4a81634">More...</a><br /></td></tr>
<tr class="separator:aaa23d4f4f3baf923f14efaf6c4a81634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8ba84687af61aa404bc4c55d8bea58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aaa8ba84687af61aa404bc4c55d8bea58">NRF24L01_CONFIG_REG_BIT_PRIM_RX</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:aaa8ba84687af61aa404bc4c55d8bea58"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRIM_RX[0] bit in CONFIG register.  <a href="nrf24l01__defs_8h.html#aaa8ba84687af61aa404bc4c55d8bea58">More...</a><br /></td></tr>
<tr class="separator:aaa8ba84687af61aa404bc4c55d8bea58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf49029ffa1a2ebc51a1d701318734e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acbf49029ffa1a2ebc51a1d701318734e">NRF24L01_EN_AA_REG_BIT_ENAA_P5</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="separator:acbf49029ffa1a2ebc51a1d701318734e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f955ff7e6783511cef35bcafb90ef2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1f955ff7e6783511cef35bcafb90ef2c">NRF24L01_EN_AA_REG_BIT_ENAA_P4</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="separator:a1f955ff7e6783511cef35bcafb90ef2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd053e5d74243e0631e0c7c2d490cfa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abd053e5d74243e0631e0c7c2d490cfa4">NRF24L01_EN_AA_REG_BIT_ENAA_P3</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="separator:abd053e5d74243e0631e0c7c2d490cfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69624aff4d39f013e27d2de3f0570c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a69624aff4d39f013e27d2de3f0570c96">NRF24L01_EN_AA_REG_BIT_ENAA_P2</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="separator:a69624aff4d39f013e27d2de3f0570c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0b5a0edf62ea3223e1a7c442155a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a4b0b5a0edf62ea3223e1a7c442155a64">NRF24L01_EN_AA_REG_BIT_ENAA_P1</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="separator:a4b0b5a0edf62ea3223e1a7c442155a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b508cebf1521e07d4a03657443bf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ac2b508cebf1521e07d4a03657443bf9f">NRF24L01_EN_AA_REG_BIT_ENAA_P0</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="separator:ac2b508cebf1521e07d4a03657443bf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110a62b986c828e8fb33224456bc7701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a110a62b986c828e8fb33224456bc7701">NRF24L01_EN_RXADDR_REG_BIT_ERX_P5</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="separator:a110a62b986c828e8fb33224456bc7701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35644cd0fae11474735e7d1c6fa02d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a35644cd0fae11474735e7d1c6fa02d46">NRF24L01_EN_RXADDR_REG_BIT_ERX_P4</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="separator:a35644cd0fae11474735e7d1c6fa02d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667807ef7dcd76644bf962e2f9201214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a667807ef7dcd76644bf962e2f9201214">NRF24L01_EN_RXADDR_REG_BIT_ERX_P3</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="separator:a667807ef7dcd76644bf962e2f9201214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19a2bbb619d22d23361d6fb337ee696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af19a2bbb619d22d23361d6fb337ee696">NRF24L01_EN_RXADDR_REG_BIT_ERX_P2</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="separator:af19a2bbb619d22d23361d6fb337ee696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0055fa74ca23ed1298c775ed5d3c6f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a0055fa74ca23ed1298c775ed5d3c6f8a">NRF24L01_EN_RXADDR_REG_BIT_ERX_P1</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="separator:a0055fa74ca23ed1298c775ed5d3c6f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e77e8cf2f8480c38d5f0911d09db0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab3e77e8cf2f8480c38d5f0911d09db0b">NRF24L01_EN_RXADDR_REG_BIT_ERX_P0</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="separator:ab3e77e8cf2f8480c38d5f0911d09db0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842a6568877c432e0602aa58a3c1e090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a842a6568877c432e0602aa58a3c1e090">NRF24L01_SETUP_AW_REG_BITS_AW</a>&#160;&#160;&#160;(uint8_t)0x03</td></tr>
<tr class="memdesc:a842a6568877c432e0602aa58a3c1e090"><td class="mdescLeft">&#160;</td><td class="mdescRight">AW[1:0] bits in SETUP_AW register.  <a href="nrf24l01__defs_8h.html#a842a6568877c432e0602aa58a3c1e090">More...</a><br /></td></tr>
<tr class="separator:a842a6568877c432e0602aa58a3c1e090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172d9d8a92a7d01c2bb099c119924097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a172d9d8a92a7d01c2bb099c119924097">NRF24L01_SETUP_RETR_REG_BITS_ARD</a>&#160;&#160;&#160;(uint8_t)0xF0</td></tr>
<tr class="memdesc:a172d9d8a92a7d01c2bb099c119924097"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARD[7:4] bits in SETUP_RETR register.  <a href="nrf24l01__defs_8h.html#a172d9d8a92a7d01c2bb099c119924097">More...</a><br /></td></tr>
<tr class="separator:a172d9d8a92a7d01c2bb099c119924097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ad5787c92303338675bf2567b452e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a37ad5787c92303338675bf2567b452e2">NRF24L01_SETUP_RETR_REG_BITS_ARC</a>&#160;&#160;&#160;(uint8_t)0x0F</td></tr>
<tr class="memdesc:a37ad5787c92303338675bf2567b452e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARC[3:0] bits in SETUP_RETR register.  <a href="nrf24l01__defs_8h.html#a37ad5787c92303338675bf2567b452e2">More...</a><br /></td></tr>
<tr class="separator:a37ad5787c92303338675bf2567b452e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae876cf8ae818b8ce339491beaa187f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae876cf8ae818b8ce339491beaa187f75">NRF24L01_RF_CH_REG_BITS_RF_CH</a>&#160;&#160;&#160;(uint8_t)0x7F</td></tr>
<tr class="memdesc:ae876cf8ae818b8ce339491beaa187f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF_CH[6:0] bits in RF_CH register.  <a href="nrf24l01__defs_8h.html#ae876cf8ae818b8ce339491beaa187f75">More...</a><br /></td></tr>
<tr class="separator:ae876cf8ae818b8ce339491beaa187f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9765800247b3682b53571ec1befebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aef9765800247b3682b53571ec1befebe">NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:aef9765800247b3682b53571ec1befebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL_LOCK[5] bit in RF_SETUP register.  <a href="nrf24l01__defs_8h.html#aef9765800247b3682b53571ec1befebe">More...</a><br /></td></tr>
<tr class="separator:aef9765800247b3682b53571ec1befebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495f104a00541af9187c9609b81f425e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a495f104a00541af9187c9609b81f425e">NRF24L01_RF_SETUP_REG_BIT_RF_DR</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="memdesc:a495f104a00541af9187c9609b81f425e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF_DR[4] bit in RF_SETUP register.  <a href="nrf24l01__defs_8h.html#a495f104a00541af9187c9609b81f425e">More...</a><br /></td></tr>
<tr class="separator:a495f104a00541af9187c9609b81f425e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c3e47c67cd0f3ab4810ac49cec823d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a53c3e47c67cd0f3ab4810ac49cec823d">NRF24L01_RF_SETUP_REG_BITS_RF_PWR</a>&#160;&#160;&#160;(uint8_t)0x06</td></tr>
<tr class="memdesc:a53c3e47c67cd0f3ab4810ac49cec823d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF_PWR[2:1] bits in RF_SETUP register.  <a href="nrf24l01__defs_8h.html#a53c3e47c67cd0f3ab4810ac49cec823d">More...</a><br /></td></tr>
<tr class="separator:a53c3e47c67cd0f3ab4810ac49cec823d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796c669655b7fe2c98ac33159dc09b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a796c669655b7fe2c98ac33159dc09b7d">NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:a796c669655b7fe2c98ac33159dc09b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LNA_HCURR[0] bit in RF_SETUP register.  <a href="nrf24l01__defs_8h.html#a796c669655b7fe2c98ac33159dc09b7d">More...</a><br /></td></tr>
<tr class="separator:a796c669655b7fe2c98ac33159dc09b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87cdeb4d1a693f8a60a474cdc726a541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a87cdeb4d1a693f8a60a474cdc726a541">NRF24L01_STATUS_REG_BIT_RX_DR</a>&#160;&#160;&#160;(uint8_t)0x40</td></tr>
<tr class="memdesc:a87cdeb4d1a693f8a60a474cdc726a541"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_DR[6] interrupt flag bit in STATUS register.  <a href="nrf24l01__defs_8h.html#a87cdeb4d1a693f8a60a474cdc726a541">More...</a><br /></td></tr>
<tr class="separator:a87cdeb4d1a693f8a60a474cdc726a541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d52b8ddcff97ff40c2809687da106d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9d52b8ddcff97ff40c2809687da106d8">NRF24L01_STATUS_REG_BIT_TX_DS</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:a9d52b8ddcff97ff40c2809687da106d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_DS[5] interrupt flag bit in STATUS register.  <a href="nrf24l01__defs_8h.html#a9d52b8ddcff97ff40c2809687da106d8">More...</a><br /></td></tr>
<tr class="separator:a9d52b8ddcff97ff40c2809687da106d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420b4a05f738b72880dbcef809dc9ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a420b4a05f738b72880dbcef809dc9ce0">NRF24L01_STATUS_REG_BIT_MAX_RT</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:a420b4a05f738b72880dbcef809dc9ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAX_RT[4] interrupt flag bit in STATUS register.  <a href="nrf24l01__defs_8h.html#a420b4a05f738b72880dbcef809dc9ce0">More...</a><br /></td></tr>
<tr class="separator:a420b4a05f738b72880dbcef809dc9ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef3b9cc042253007cc2da9110a26311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aaef3b9cc042253007cc2da9110a26311">NRF24L01_STATUS_REG_BITS_RX_P_NO</a>&#160;&#160;&#160;(uint8_t)0x0E</td></tr>
<tr class="memdesc:aaef3b9cc042253007cc2da9110a26311"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_P_NO[3:1] pipe number bits in STATUS register.  <a href="nrf24l01__defs_8h.html#aaef3b9cc042253007cc2da9110a26311">More...</a><br /></td></tr>
<tr class="separator:aaef3b9cc042253007cc2da9110a26311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc0e8f67ae6f89af0797280511f28e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9bc0e8f67ae6f89af0797280511f28e1">NRF24L01_STATUS_REG_BIT_TX_FULL</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:a9bc0e8f67ae6f89af0797280511f28e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_FULL[0] flag bit in STATUS register.  <a href="nrf24l01__defs_8h.html#a9bc0e8f67ae6f89af0797280511f28e1">More...</a><br /></td></tr>
<tr class="separator:a9bc0e8f67ae6f89af0797280511f28e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba57489490c88664da4969efbd8bebcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aba57489490c88664da4969efbd8bebcf">NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT</a>&#160;&#160;&#160;(uint8_t)0xF0</td></tr>
<tr class="memdesc:aba57489490c88664da4969efbd8bebcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLOS_CNT[7:4] lost packet count bits in OBSERVE_TX register.  <a href="nrf24l01__defs_8h.html#aba57489490c88664da4969efbd8bebcf">More...</a><br /></td></tr>
<tr class="separator:aba57489490c88664da4969efbd8bebcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b58638de626b7edbbbb339295c39d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8b58638de626b7edbbbb339295c39d71">NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT</a>&#160;&#160;&#160;(uint8_t)0x0F</td></tr>
<tr class="memdesc:a8b58638de626b7edbbbb339295c39d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARC_CNT[3:0] resent packet count bits in OBSERVE_TX register.  <a href="nrf24l01__defs_8h.html#a8b58638de626b7edbbbb339295c39d71">More...</a><br /></td></tr>
<tr class="separator:a8b58638de626b7edbbbb339295c39d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f3db1fbf3ef0b7f9ac2d5079186118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab0f3db1fbf3ef0b7f9ac2d5079186118">NRF24L01_CD_REG_BIT_CD</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:ab0f3db1fbf3ef0b7f9ac2d5079186118"><td class="mdescLeft">&#160;</td><td class="mdescRight">CD[0] bit in CD register.  <a href="nrf24l01__defs_8h.html#ab0f3db1fbf3ef0b7f9ac2d5079186118">More...</a><br /></td></tr>
<tr class="separator:ab0f3db1fbf3ef0b7f9ac2d5079186118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e635d8d7242ac91bf3bab50bc65824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a56e635d8d7242ac91bf3bab50bc65824">NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="separator:a56e635d8d7242ac91bf3bab50bc65824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be8522e7e611ff4d9ff89833b48f615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3be8522e7e611ff4d9ff89833b48f615">NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="separator:a3be8522e7e611ff4d9ff89833b48f615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bb195381ac44c201b873adce47b4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a90bb195381ac44c201b873adce47b4c0">NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="separator:a90bb195381ac44c201b873adce47b4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd6fb18d96503fa63ff289c5d256ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acdd6fb18d96503fa63ff289c5d256ee9">NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="separator:acdd6fb18d96503fa63ff289c5d256ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f7dbb934f21ae896d371d71886db85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab2f7dbb934f21ae896d371d71886db85">NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="separator:ab2f7dbb934f21ae896d371d71886db85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b74786d8514062858134d1844ff4909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a6b74786d8514062858134d1844ff4909">NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="separator:a6b74786d8514062858134d1844ff4909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb58388c5ed1aa20f6c59fded51a1e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#afb58388c5ed1aa20f6c59fded51a1e83">NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</a>&#160;&#160;&#160;(uint8_t)0x40</td></tr>
<tr class="memdesc:afb58388c5ed1aa20f6c59fded51a1e83"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_REUSE[5] status bit in FIFO_STATUS register.  <a href="nrf24l01__defs_8h.html#afb58388c5ed1aa20f6c59fded51a1e83">More...</a><br /></td></tr>
<tr class="separator:afb58388c5ed1aa20f6c59fded51a1e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7baf256acf0559807dc0caf2479a4e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae7baf256acf0559807dc0caf2479a4e2">NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:ae7baf256acf0559807dc0caf2479a4e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_FULL[6] status bit in FIFO_STATUS register.  <a href="nrf24l01__defs_8h.html#ae7baf256acf0559807dc0caf2479a4e2">More...</a><br /></td></tr>
<tr class="separator:ae7baf256acf0559807dc0caf2479a4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7a179f3f0746249c7a1dc354fac1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8a7a179f3f0746249c7a1dc354fac1a6">NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:a8a7a179f3f0746249c7a1dc354fac1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_EMPTY[4] status bits [5:4] in FIFO_STATUS register.  <a href="nrf24l01__defs_8h.html#a8a7a179f3f0746249c7a1dc354fac1a6">More...</a><br /></td></tr>
<tr class="separator:a8a7a179f3f0746249c7a1dc354fac1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb8820dd499ab41d2f03eefa4c4a4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5fb8820dd499ab41d2f03eefa4c4a4ab">NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:a5fb8820dd499ab41d2f03eefa4c4a4ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_FULL[1] status bit in FIFO_STATUS register.  <a href="nrf24l01__defs_8h.html#a5fb8820dd499ab41d2f03eefa4c4a4ab">More...</a><br /></td></tr>
<tr class="separator:a5fb8820dd499ab41d2f03eefa4c4a4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc82f1b356f7e93f59691d7055faf111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#afc82f1b356f7e93f59691d7055faf111">NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:afc82f1b356f7e93f59691d7055faf111"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_EMPTY[0] status bit in FIFO_STATUS register.  <a href="nrf24l01__defs_8h.html#afc82f1b356f7e93f59691d7055faf111">More...</a><br /></td></tr>
<tr class="separator:afc82f1b356f7e93f59691d7055faf111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2f06df93ea13f904f12a38e9d18b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1b2f06df93ea13f904f12a38e9d18b8e">NRF24L01_DYNPD_REG_BIT_DPL_P5</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="separator:a1b2f06df93ea13f904f12a38e9d18b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a624204a11f1a8bf5cc8f706f85da1ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a624204a11f1a8bf5cc8f706f85da1ca7">NRF24L01_DYNPD_REG_BIT_DPL_P4</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="separator:a624204a11f1a8bf5cc8f706f85da1ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b907ad1b65bae1c84c1025741a305c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5b907ad1b65bae1c84c1025741a305c0">NRF24L01_DYNPD_REG_BIT_DPL_P3</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="separator:a5b907ad1b65bae1c84c1025741a305c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab81cb4636b051ee82d369429c3dfc97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aab81cb4636b051ee82d369429c3dfc97">NRF24L01_DYNPD_REG_BIT_DPL_P2</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="separator:aab81cb4636b051ee82d369429c3dfc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81a4fe1bfdb985b3d70c6177d0193ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab81a4fe1bfdb985b3d70c6177d0193ea">NRF24L01_DYNPD_REG_BIT_DPL_P1</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="separator:ab81a4fe1bfdb985b3d70c6177d0193ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53517492dc16ee2f186aec29b00208f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a53517492dc16ee2f186aec29b00208f1">NRF24L01_DYNPD_REG_BIT_DPL_P0</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="separator:a53517492dc16ee2f186aec29b00208f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b85a513bebb44da033bb14ceb9f0a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a4b85a513bebb44da033bb14ceb9f0a78">NRF24L01_FEATURE_REG_BIT_EN_DPL</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="memdesc:a4b85a513bebb44da033bb14ceb9f0a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_DPL[2] bit in FEATURE register.  <a href="nrf24l01__defs_8h.html#a4b85a513bebb44da033bb14ceb9f0a78">More...</a><br /></td></tr>
<tr class="separator:a4b85a513bebb44da033bb14ceb9f0a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28198919ed370728c240b5b54a724a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a28198919ed370728c240b5b54a724a5a">NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:a28198919ed370728c240b5b54a724a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_ACK_PAY[1] bit in FEATURE register.  <a href="nrf24l01__defs_8h.html#a28198919ed370728c240b5b54a724a5a">More...</a><br /></td></tr>
<tr class="separator:a28198919ed370728c240b5b54a724a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40bc85952ef764e0e62b756e3a86bd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a40bc85952ef764e0e62b756e3a86bd2f">NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:a40bc85952ef764e0e62b756e3a86bd2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_DYN_ACK[0] bit in FEATURE register.  <a href="nrf24l01__defs_8h.html#a40bc85952ef764e0e62b756e3a86bd2f">More...</a><br /></td></tr>
<tr class="separator:a40bc85952ef764e0e62b756e3a86bd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>NRF24L01 register mask definitions Format is <b>NRF24L01_r_MASK_x</b> where <b>r</b> is the register name where the bit is found and <b>x</b> an arbitrary assigned name Each register also has a full mask defined for it under the name NRF24L01_r_MASK_REG </p>
</div></td></tr>
<tr class="memitem:ad4b0e603d7d7516285f0dd714c46d30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ad4b0e603d7d7516285f0dd714c46d30f">NRF24L01_CONFIG_MASK_REG</a></td></tr>
<tr class="memdesc:ad4b0e603d7d7516285f0dd714c46d30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for CRC[3:2] bits in CONFIG register.  <a href="nrf24l01__defs_8h.html#ad4b0e603d7d7516285f0dd714c46d30f">More...</a><br /></td></tr>
<tr class="separator:ad4b0e603d7d7516285f0dd714c46d30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6a1aa06e4ebbc4cb47b95733673b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acb6a1aa06e4ebbc4cb47b95733673b71">NRF24L01_CONFIG_MASK_INTERRUPT_MASKS</a></td></tr>
<tr class="memdesc:acb6a1aa06e4ebbc4cb47b95733673b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for CRC[3:2] bits in EN_AA register.  <a href="nrf24l01__defs_8h.html#acb6a1aa06e4ebbc4cb47b95733673b71">More...</a><br /></td></tr>
<tr class="separator:acb6a1aa06e4ebbc4cb47b95733673b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d7c9521fa1081e2e8fe0a58174da57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ad6d7c9521fa1081e2e8fe0a58174da57">NRF24L01_CONFIG_MASK_CRC</a></td></tr>
<tr class="memdesc:ad6d7c9521fa1081e2e8fe0a58174da57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[5:0] in EN_AA register.  <a href="nrf24l01__defs_8h.html#ad6d7c9521fa1081e2e8fe0a58174da57">More...</a><br /></td></tr>
<tr class="separator:ad6d7c9521fa1081e2e8fe0a58174da57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bf3963b795f309058d9a92ca8a5520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a05bf3963b795f309058d9a92ca8a5520">NRF24L01_EN_AA_MASK_REG</a></td></tr>
<tr class="memdesc:a05bf3963b795f309058d9a92ca8a5520"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[5:0] in EN_RXADDR register.  <a href="nrf24l01__defs_8h.html#a05bf3963b795f309058d9a92ca8a5520">More...</a><br /></td></tr>
<tr class="separator:a05bf3963b795f309058d9a92ca8a5520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d253030685cb1f3f422f17f396e98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a82d253030685cb1f3f422f17f396e98c">NRF24L01_EN_RXADDR_MASK_REG</a></td></tr>
<tr class="memdesc:a82d253030685cb1f3f422f17f396e98c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[1:0] in AW register.  <a href="nrf24l01__defs_8h.html#a82d253030685cb1f3f422f17f396e98c">More...</a><br /></td></tr>
<tr class="separator:a82d253030685cb1f3f422f17f396e98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041619332e10394c0c2ce2b00f89bbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a041619332e10394c0c2ce2b00f89bbc8">NRF24L01_SETUP_AW_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a842a6568877c432e0602aa58a3c1e090">NRF24L01_SETUP_AW_REG_BITS_AW</a></td></tr>
<tr class="memdesc:a041619332e10394c0c2ce2b00f89bbc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[7:0] in SETUP_RETR register.  <a href="nrf24l01__defs_8h.html#a041619332e10394c0c2ce2b00f89bbc8">More...</a><br /></td></tr>
<tr class="separator:a041619332e10394c0c2ce2b00f89bbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2587ff5be89d74eb9e2b8bd104087c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aed2587ff5be89d74eb9e2b8bd104087c">NRF24L01_SETUP_RETR_MASK_REG</a></td></tr>
<tr class="memdesc:aed2587ff5be89d74eb9e2b8bd104087c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[6:0] in RF_CH register.  <a href="nrf24l01__defs_8h.html#aed2587ff5be89d74eb9e2b8bd104087c">More...</a><br /></td></tr>
<tr class="separator:aed2587ff5be89d74eb9e2b8bd104087c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa80a1d3906f9b5b8733ead96c3133e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2fa80a1d3906f9b5b8733ead96c3133e">NRF24L01_RF_CH_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#ae876cf8ae818b8ce339491beaa187f75">NRF24L01_RF_CH_REG_BITS_RF_CH</a></td></tr>
<tr class="memdesc:a2fa80a1d3906f9b5b8733ead96c3133e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[4:0] in RF_SETUP register.  <a href="nrf24l01__defs_8h.html#a2fa80a1d3906f9b5b8733ead96c3133e">More...</a><br /></td></tr>
<tr class="separator:a2fa80a1d3906f9b5b8733ead96c3133e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d14c145be751bbc3a81afe59a976373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3d14c145be751bbc3a81afe59a976373">NRF24L01_RF_SETUP_MASK_REG</a></td></tr>
<tr class="memdesc:a3d14c145be751bbc3a81afe59a976373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[6:0] in STATUS register.  <a href="nrf24l01__defs_8h.html#a3d14c145be751bbc3a81afe59a976373">More...</a><br /></td></tr>
<tr class="separator:a3d14c145be751bbc3a81afe59a976373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3f68550ed4db25487d9d8d1ebc2584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9b3f68550ed4db25487d9d8d1ebc2584">NRF24L01_STATUS_MASK_REG</a></td></tr>
<tr class="memdesc:a9b3f68550ed4db25487d9d8d1ebc2584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for IRQ[6:4] interrupt flag bits in STATUS register.  <a href="nrf24l01__defs_8h.html#a9b3f68550ed4db25487d9d8d1ebc2584">More...</a><br /></td></tr>
<tr class="separator:a9b3f68550ed4db25487d9d8d1ebc2584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65308c300f8760ae900a7ee93bad1f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a65308c300f8760ae900a7ee93bad1f31">NRF24L01_STATUS_MASK_IRQ_FLAGS</a></td></tr>
<tr class="memdesc:a65308c300f8760ae900a7ee93bad1f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[7:0] in OBSERVE_TX register.  <a href="nrf24l01__defs_8h.html#a65308c300f8760ae900a7ee93bad1f31">More...</a><br /></td></tr>
<tr class="separator:a65308c300f8760ae900a7ee93bad1f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58da17119f4d8a23ba58ca18eefa590f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a58da17119f4d8a23ba58ca18eefa590f">NRF24L01_OBSERVE_TX_MASK_REG</a></td></tr>
<tr class="separator:a58da17119f4d8a23ba58ca18eefa590f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bed277a8a0f3095f24098066a045557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1bed277a8a0f3095f24098066a045557">NRF24L01_CD_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#ab0f3db1fbf3ef0b7f9ac2d5079186118">NRF24L01_CD_REG_BIT_CD</a></td></tr>
<tr class="separator:a1bed277a8a0f3095f24098066a045557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50f69a3e72e9808c870d92582e6487b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae50f69a3e72e9808c870d92582e6487b">NRF24L01_RX_PW_P0_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a56e635d8d7242ac91bf3bab50bc65824">NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0</a></td></tr>
<tr class="separator:ae50f69a3e72e9808c870d92582e6487b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefbb94c758edbd4a4b8b2440df595eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aefbb94c758edbd4a4b8b2440df595eaa">NRF24L01_RX_PW_P1_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a3be8522e7e611ff4d9ff89833b48f615">NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1</a></td></tr>
<tr class="separator:aefbb94c758edbd4a4b8b2440df595eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8319e11869023d015d6e8704c708a9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8319e11869023d015d6e8704c708a9cf">NRF24L01_RX_PW_P2_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a90bb195381ac44c201b873adce47b4c0">NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2</a></td></tr>
<tr class="separator:a8319e11869023d015d6e8704c708a9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d351694874655eaa9e96b525e8547e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9d351694874655eaa9e96b525e8547e1">NRF24L01_RX_PW_P3_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#acdd6fb18d96503fa63ff289c5d256ee9">NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3</a></td></tr>
<tr class="separator:a9d351694874655eaa9e96b525e8547e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26dda8b375e7dea8b778f166bdba1c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a26dda8b375e7dea8b778f166bdba1c61">NRF24L01_RX_PW_P4_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#ab2f7dbb934f21ae896d371d71886db85">NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4</a></td></tr>
<tr class="separator:a26dda8b375e7dea8b778f166bdba1c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c40fc97a4e727d5b2e557599cd744ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2c40fc97a4e727d5b2e557599cd744ea">NRF24L01_RX_PW_P5_MASK_REG</a>&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a6b74786d8514062858134d1844ff4909">NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5</a></td></tr>
<tr class="memdesc:a2c40fc97a4e727d5b2e557599cd744ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits in FIFO_STATUS register.  <a href="nrf24l01__defs_8h.html#a2c40fc97a4e727d5b2e557599cd744ea">More...</a><br /></td></tr>
<tr class="separator:a2c40fc97a4e727d5b2e557599cd744ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d111b14ef0248315017c75d3644533b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5d111b14ef0248315017c75d3644533b">NRF24L01_FIFO_STATUS_MASK_REG</a></td></tr>
<tr class="memdesc:a5d111b14ef0248315017c75d3644533b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RX_FIFO[1:0] status bits in FIFO_STATUS register.  <a href="nrf24l01__defs_8h.html#a5d111b14ef0248315017c75d3644533b">More...</a><br /></td></tr>
<tr class="separator:a5d111b14ef0248315017c75d3644533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126c535baa29906a93377d73a7606b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a126c535baa29906a93377d73a7606b88">NRF24L01_FIFO_STATUS_MASK_RX_FLAGS</a></td></tr>
<tr class="memdesc:a126c535baa29906a93377d73a7606b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TX_FIFO[6:4] status bits in FIFO_STATUS register.  <a href="nrf24l01__defs_8h.html#a126c535baa29906a93377d73a7606b88">More...</a><br /></td></tr>
<tr class="separator:a126c535baa29906a93377d73a7606b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebc498d12f20e62032b4e09895eed72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a6ebc498d12f20e62032b4e09895eed72">NRF24L01_FIFO_STATUS_MASK_TX_FLAGS</a></td></tr>
<tr class="memdesc:a6ebc498d12f20e62032b4e09895eed72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for DPL_Px[5:0] bits in DYNPD feature register.  <a href="nrf24l01__defs_8h.html#a6ebc498d12f20e62032b4e09895eed72">More...</a><br /></td></tr>
<tr class="separator:a6ebc498d12f20e62032b4e09895eed72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ca31bba48c198e02249c3c9e44bbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a20ca31bba48c198e02249c3c9e44bbb6">NRF24L01_DYNPD_MASK_REG</a></td></tr>
<tr class="separator:a20ca31bba48c198e02249c3c9e44bbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef555b549150409d5dbeca12f4cbbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#adef555b549150409d5dbeca12f4cbbea">NRF24L01_FEATURE_MASK_REG</a></td></tr>
<tr class="separator:adef555b549150409d5dbeca12f4cbbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:abb06d0f3947c3b9dd67f7d7693854a22"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abb06d0f3947c3b9dd67f7d7693854a22">nrf24l01_platform_t</a></td></tr>
<tr class="separator:abb06d0f3947c3b9dd67f7d7693854a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee83db10040c4a2672da6bed2f7ab0d"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aeee83db10040c4a2672da6bed2f7ab0d">nrf24l01_interrupt_mask_t</a></td></tr>
<tr class="separator:aeee83db10040c4a2672da6bed2f7ab0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0764a624e1e8c98cd9ce392f823bc3"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8a0764a624e1e8c98cd9ce392f823bc3">nrf24l01_ar_count_t</a></td></tr>
<tr class="separator:a8a0764a624e1e8c98cd9ce392f823bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6515f2bdcb1e022ceefb96f440b789d4"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a6515f2bdcb1e022ceefb96f440b789d4">nrf24l01_ar_lost_t</a></td></tr>
<tr class="separator:a6515f2bdcb1e022ceefb96f440b789d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791d706e5a3e69a3c41d48690c91b3d8"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a791d706e5a3e69a3c41d48690c91b3d8">nrf24l01_rf_channel_t</a></td></tr>
<tr class="separator:a791d706e5a3e69a3c41d48690c91b3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b08d7577c5f71132a568693a91278d"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a31b08d7577c5f71132a568693a91278d">nrf24l01_address_width_t</a></td></tr>
<tr class="separator:a31b08d7577c5f71132a568693a91278d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d35a298e2d3ba026f62779ba5988120"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9d35a298e2d3ba026f62779ba5988120">nrf24l01_platform_init_fptr_t</a>) (void *user_ptr)</td></tr>
<tr class="memdesc:a9d35a298e2d3ba026f62779ba5988120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware initialization function pointer which should be used to configure the hardware before communication is attempted.  <a href="nrf24l01__defs_8h.html#a9d35a298e2d3ba026f62779ba5988120">More...</a><br /></td></tr>
<tr class="separator:a9d35a298e2d3ba026f62779ba5988120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5197eefaacf7da11248254a9e3290124"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5197eefaacf7da11248254a9e3290124">nrf24l01_platform_deinit_fptr_t</a>) (void *user_ptr)</td></tr>
<tr class="memdesc:a5197eefaacf7da11248254a9e3290124"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bus deinitialization function pointer which should be used to release the hardware when the driver is deinitialized.  <a href="nrf24l01__defs_8h.html#a5197eefaacf7da11248254a9e3290124">More...</a><br /></td></tr>
<tr class="separator:a5197eefaacf7da11248254a9e3290124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86465ecff5d0e2cb8872cca95c310e06"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a86465ecff5d0e2cb8872cca95c310e06">nrf24l01_spi_exchange_fptr_t</a>) (uint8_t command, uint8_t *rx_data, uint8_t *tx_data, uint8_t len, void *user_ptr)</td></tr>
<tr class="memdesc:a86465ecff5d0e2cb8872cca95c310e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bus exchange function pointer which should be mapped to the platform specific write functions of the user.  <a href="nrf24l01__defs_8h.html#a86465ecff5d0e2cb8872cca95c310e06">More...</a><br /></td></tr>
<tr class="separator:a86465ecff5d0e2cb8872cca95c310e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44097761b67767d2703b6a4240625202"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a44097761b67767d2703b6a4240625202">nrf24l01_gpio_chip_enable_fptr_t</a>) (bool state, void *user_ptr)</td></tr>
<tr class="memdesc:a44097761b67767d2703b6a4240625202"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the state of Chip enable GPIO function pointer.  <a href="nrf24l01__defs_8h.html#a44097761b67767d2703b6a4240625202">More...</a><br /></td></tr>
<tr class="separator:a44097761b67767d2703b6a4240625202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535ba1bc087e8da8f29f88960d0a64dd"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a535ba1bc087e8da8f29f88960d0a64dd">nrf24l01_delay_us_fptr_t</a>) (uint32_t delay)</td></tr>
<tr class="memdesc:a535ba1bc087e8da8f29f88960d0a64dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microsecond delay function pointer which should be mapped to the platform specific delay function of the user.  <a href="nrf24l01__defs_8h.html#a535ba1bc087e8da8f29f88960d0a64dd">More...</a><br /></td></tr>
<tr class="separator:a535ba1bc087e8da8f29f88960d0a64dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eddbd6cc5e2128f56ec7994b9e066c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a47eddbd6cc5e2128f56ec7994b9e066c">nrf24l01_check_for_interrupt_fptr_t</a>) (void *user_ptr)</td></tr>
<tr class="memdesc:a47eddbd6cc5e2128f56ec7994b9e066c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check for interrupt function pointer.  <a href="nrf24l01__defs_8h.html#a47eddbd6cc5e2128f56ec7994b9e066c">More...</a><br /></td></tr>
<tr class="separator:a47eddbd6cc5e2128f56ec7994b9e066c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3d32443bfdef413552894313db6fd9"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aad3d32443bfdef413552894313db6fd9">nrf24l01_rx_dr_callback_fptr_t</a>) (uint8_t message_len, <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> pipe, void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td></tr>
<tr class="memdesc:aad3d32443bfdef413552894313db6fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">User supplied callback function pointer.  <a href="nrf24l01__defs_8h.html#aad3d32443bfdef413552894313db6fd9">More...</a><br /></td></tr>
<tr class="separator:aad3d32443bfdef413552894313db6fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbaf981637ef9ef2e0d15fc2886135b5"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acbaf981637ef9ef2e0d15fc2886135b5">nrf24l01_tx_ds_callback_fptr_t</a>) (<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> pipe, void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td></tr>
<tr class="separator:acbaf981637ef9ef2e0d15fc2886135b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a3bced5aa40c9e8ea6ea75fd56b1b7"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af3a3bced5aa40c9e8ea6ea75fd56b1b7">nrf24l01_max_rt_callback_fptr_t</a>) (void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td></tr>
<tr class="separator:af3a3bced5aa40c9e8ea6ea75fd56b1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a6a3953f2ff4a6ee45e73583401c6d0b2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2">nrf24l01_ar_delay_t</a> { <br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2ab2bcaa9077a430ab790e59b2a629d1d0">NRF24L01_ARD_NONE</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aac00424dc7c608b1b1781b14698c5d54">NRF24L01_ARD_250US</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a7b444da1959b60ea569273e42c4766c3">NRF24L01_ARD_500US</a> = (uint8_t)0x01, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a496e78e3fae7de66316937254955c609">NRF24L01_ARD_750US</a> = (uint8_t)0x02, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a1e80553e1a3a126932abdb54790d7923">NRF24L01_ARD_1000US</a> = (uint8_t)0x03, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aa273a89532e571e6e2f41d2c9482b24e">NRF24L01_ARD_1250US</a> = (uint8_t)0x04, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aa7075e921c8eeeb852ab345c5951d328">NRF24L01_ARD_1500US</a> = (uint8_t)0x05, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aea4db58c4973abec338904a7a08797dd">NRF24L01_ARD_1750US</a> = (uint8_t)0x06, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a56b835abd940b05c61d5ff10507af524">NRF24L01_ARD_2000US</a> = (uint8_t)0x07, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a555ee200eeebcfbc98a4e82921135c04">NRF24L01_ARD_2250US</a> = (uint8_t)0x08, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2acab829cf442b31f4b90f13d39fd78b7b">NRF24L01_ARD_2500US</a> = (uint8_t)0x09, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a042e1b45a1b11bcd10dc307b0b690109">NRF24L01_ARD_2750US</a> = (uint8_t)0x0A, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a62fa1014a088b6b215c7d066bf659d34">NRF24L01_ARD_3000US</a> = (uint8_t)0x0B, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2acc096fd5c12da06e3af625c976c23607">NRF24L01_ARD_3250US</a> = (uint8_t)0x0C, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a3f3b802da806e03ebb8bb51518c68d30">NRF24L01_ARD_3500US</a> = (uint8_t)0x0D, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aae44d533aabb5d98de7d71f7aed79516">NRF24L01_ARD_3750US</a> = (uint8_t)0x0E, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a3d10d04537fbfe46a4a9378a8523fa87">NRF24L01_ARD_4000US</a> = (uint8_t)0x0F
<br />
 }</td></tr>
<tr class="separator:a6a3953f2ff4a6ee45e73583401c6d0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fc87d81c62e9abb8790b6e5713c55b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55ba1084f6d21363aafbbb1085a7e8c46bec">RX_DR_INTERRUPT_ENABLE</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55baa881c8a1e9557b19d5789c0612b830fa">RX_DR_INTERRUPT_DISABLE</a> = (uint8_t)0x40, 
<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55ba6bd907f267c648bb5649f7e474843121">TX_DS_INTERRUPT_ENABLE</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55bac97eb3ca40b25fd3ff8bb8e002c4b460">TX_DS_INTERRUPT_DISABLE</a> = (uint8_t)0x20, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55bae0a200cc08bce4d97c47559e0e38c463">MAX_RT_INTERRUPT_ENABLE</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55ba0ea4880f383af085ca01bb97aa14bacd">MAX_RT_INTERRUPT_DISABLE</a> = (uint8_t)0x10
<br />
 }</td></tr>
<tr class="separator:a06fc87d81c62e9abb8790b6e5713c55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1238bb8b104118e000aac333af1720f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720f">nrf24l01_data_rate_t</a> { <a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720fa786bbeae7405d3bc55148fb53171ef38">NRF24L01_DR_1MBPS</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720fa07dc64a8ba3d3222f7ea35de2f81e01d">NRF24L01_DR_2MBPS</a> = (uint8_t)0x08
 }</td></tr>
<tr class="separator:af1238bb8b104118e000aac333af1720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6226bf9c94a81ffa0edc12beb3bb58"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58">nrf24l01_tx_power_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58ab6ff3d31fe1ebac155c1c5b6d30119d7">NRF24L01_TXPWR_18DBM</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58a37ecf35739726a6b860b9aaeaaaebe41">NRF24L01_TXPWR_12DBM</a> = (uint8_t)0x02, 
<a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58ad1ed4ab70c88f3753a7c1f32b9ef60fc">NRF24L01_TXPWR_6DBM</a> = (uint8_t)0x04, 
<a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58a1e95271bf74c9a33eb31ecc6a2f0698d">NRF24L01_TXPWR_0DBM</a> = (uint8_t)0x06
 }</td></tr>
<tr class="separator:a1f6226bf9c94a81ffa0edc12beb3bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c5f6baca22b039351da8bae1ec02b7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7">nrf24l01_crc_scheme_t</a> { <a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7ae1ec15bf25fbcfbcb3fc84bc330b0a0c">NRF24L01_CRC_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7a89a58deb038ed360bdb6d7aa224ecbd3">NRF24L01_CRC_1BYTE</a> = (uint8_t)0x08, 
<a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7a78b4ab3de75f8bee8cc300bf3785078b">NRF24L01_CRC_2BYTE</a> = (uint8_t)0x0c
 }</td></tr>
<tr class="separator:ae9c5f6baca22b039351da8bae1ec02b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fdf71a787afdec43916b7568ee8cd2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2">nrf24l01_fifo_status_t</a> { <a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2a1576011090a0162ec3d73d2ba448f9cc">NRF24L01_STATUS_FIFO_DATA</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2ad75e1d2ff022203f7bd48c5db76adf3b">NRF24L01_STATUS_FIFO_EMPTY</a> = (uint8_t)0x01, 
<a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2a78244b1ef673067d7cdffab72e79bc86">NRF24L01_STATUS_FIFO_FULL</a> = (uint8_t)0x02, 
<a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2aafb20be568a51418fa0a7b93d1b80e22">NRF24L01_STATUS_FIFO_ERROR</a> = (uint8_t)0x03
 }</td></tr>
<tr class="separator:ab8fdf71a787afdec43916b7568ee8cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ece904a0fd6784cf7675ce277c5221"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ad0ece904a0fd6784cf7675ce277c5221">nrf24l01_fifo_type_t</a> { <a class="el" href="nrf24l01__defs_8h.html#ad0ece904a0fd6784cf7675ce277c5221aeac5f2bca521fd860d0141f40b35d2ab">NRF24L01_RX_FIFO</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ad0ece904a0fd6784cf7675ce277c5221aea7dadf060bb130df32a5055ea76c3ea">NRF24L01_TX_FIFO</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:ad0ece904a0fd6784cf7675ce277c5221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb660fd5ed8bfc4a9d5ea587fd9207f0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0">nrf24l01_err_t</a> { <br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0adb5c2e034ea26a6bd62836f397d57da8">NRF24L01_OK</a> = 0, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0af8f197594ace7d7bb7a25c2cee1e73b2">NRF24L01_ERR_UNKNOWN</a>, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0a1cd95beaf07b94c7c9adf61125ba163b">NRF24L01_ERR_INVALID_ARG</a>, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0ae9697fb586a1ea351e3615618967a366">NRF24L01_ERR_INVALID_STATE</a>, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0a204f448363988978b4fbf2e67ae27fd5">NRF24L01_ERR_DEVICE_NOT_FOUND</a>, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0a33a4154f489794a3b2ae517df941cf04">NRF24L01_ERR_WRITE</a>, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0acc6319524a5c12224f82c0685041727d">NRF24L01_ERR_READ</a>
<br />
 }</td></tr>
<tr class="separator:aeb660fd5ed8bfc4a9d5ea587fd9207f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac835ed70d839160974a8a370302ceda4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> { <br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ad5ec0fa4882bf22516a1a91a13602bf0">NRF24L01_PIPE0</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ab7ea674d21993c2ba0de2a3ebc3a1888">NRF24L01_PIPE1</a> = (uint8_t)0x01, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a2974a4e64baed0535bb7b5e0ac03f81d">NRF24L01_PIPE2</a> = (uint8_t)0x02, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ae96b441bb9dec288e1c4d48e4d073158">NRF24L01_PIPE3</a> = (uint8_t)0x03, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a82887ccca2045f6ee03ea0ca6e2e1748">NRF24L01_PIPE4</a> = (uint8_t)0x04, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a65805e1f8ef3a998c7fc40ed3f9e23c7">NRF24L01_PIPE5</a> = (uint8_t)0x05, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ab0c07f44da36bff2c76a195d0554f7bb">NRF24L01_PIPETX</a> = (uint8_t)0x06, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ad89fa4ed0168d5ed191152999575e704">NRF24L01_PIPE_UNKNOWN</a> = (uint8_t)0x07, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a3810a4e625c1effcdfb39c6be793df93">NRF24L01_ALL_RX_PIPES</a>
<br />
 }</td></tr>
<tr class="separator:ac835ed70d839160974a8a370302ceda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2969b80f1595f56480834439ce99a90f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2969b80f1595f56480834439ce99a90f">nrf24l01_power_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a2969b80f1595f56480834439ce99a90fa301a6b738e9829a2e080d0d09ccaa52f">NRF24L01_PWR_DOWN</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a2969b80f1595f56480834439ce99a90fa7f11c5de95e8d07e3fca776867e6edaf">NRF24L01_PWR_UP</a> = (uint8_t)0x02
 }</td></tr>
<tr class="separator:a2969b80f1595f56480834439ce99a90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e35d6210bc14e3010061dcc840f3174"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2e35d6210bc14e3010061dcc840f3174">nrf24l01_operational_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a2e35d6210bc14e3010061dcc840f3174a9f1638ad27a6ed6dfc156a65e11106a7">NRF24L01_MODE_RX</a> = (uint8_t)0x01, 
<a class="el" href="nrf24l01__defs_8h.html#a2e35d6210bc14e3010061dcc840f3174aba92a9ef213fd80d87b0abd16ffeef9f">NRF24L01_MODE_TX</a> = (uint8_t)0x00
 }</td></tr>
<tr class="separator:a2e35d6210bc14e3010061dcc840f3174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8a4b75aa513292f26f863101323039"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a0f8a4b75aa513292f26f863101323039">nrf24l01_pipe_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a0f8a4b75aa513292f26f863101323039aadc1fe10546b2f0a793b540a3d81ad64">NRF24L01_PIPE_DISABLED</a>, 
<a class="el" href="nrf24l01__defs_8h.html#a0f8a4b75aa513292f26f863101323039a7f67bd1a4fe870302d78fa0fcf51985b">NRF24L01_PIPE_ENABLED</a>
 }</td></tr>
<tr class="separator:a0f8a4b75aa513292f26f863101323039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2018aa2bf9fb336d58f323b71be8f086"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2018aa2bf9fb336d58f323b71be8f086">nrf24l01_pipe_aa_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a2018aa2bf9fb336d58f323b71be8f086ace5307121f92e0d42574169ecea7ff60">NRF24L01_AA_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a2018aa2bf9fb336d58f323b71be8f086a340f1d33ae05661e66d0e7e395981ce0">NRF24L01_AA_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:a2018aa2bf9fb336d58f323b71be8f086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303e1160123b0cc33747411d6ccf5fa6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a303e1160123b0cc33747411d6ccf5fa6">nrf24l01_feature_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a303e1160123b0cc33747411d6ccf5fa6a00d3e32858453cc3de2a77ebb0f8a251">NRF24L01_FEATURES_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a303e1160123b0cc33747411d6ccf5fa6a085a2a977cd304189e90618d43e4c73b">NRF24L01_FEATURES_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:a303e1160123b0cc33747411d6ccf5fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0713efe0e232d8adca8016d007b1d28e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a0713efe0e232d8adca8016d007b1d28e">nrf24l01_dpl_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a0713efe0e232d8adca8016d007b1d28ea649cd7927814b419258a569ec972a875">NRF24L01_DPL_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a0713efe0e232d8adca8016d007b1d28eacc4f714a758ddc2eb9adcec4956df542">NRF24L01_DPL_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:a0713efe0e232d8adca8016d007b1d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35b7caced2022669af8c4b24b5a913a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab35b7caced2022669af8c4b24b5a913a">nrf24l01_dta_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#ab35b7caced2022669af8c4b24b5a913aacbdc9d02a0ef22fbb649c54c88bea791">NRF24L01_DTA_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ab35b7caced2022669af8c4b24b5a913aa5a72942623fc46a87a562c09514081ad">NRF24L01_DTA_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:ab35b7caced2022669af8c4b24b5a913a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4d5923051f2412599ab4b292fea85c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7c4d5923051f2412599ab4b292fea85c">ack_payload_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a7c4d5923051f2412599ab4b292fea85ca90d282a59368a31f3037c9568ce92903">NRF24L01_ACK_PAYLOAD_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a7c4d5923051f2412599ab4b292fea85cacfb6ebdc8b8d850bc0e662480fa5bcdb">NRF24L01_ACK_PAYLOAD_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:a7c4d5923051f2412599ab4b292fea85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aea609a6ce51d1f9e024d15a6409ddb43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea609a6ce51d1f9e024d15a6409ddb43">&#9670;&nbsp;</a></span>NRF24L01_ADDR_WIDTH_3_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_ADDR_WIDTH_3_BYTES&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 Byte RX/TX address field width </p>

</div>
</div>
<a id="ae278fa0025abdb9ef338087dbebf0103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae278fa0025abdb9ef338087dbebf0103">&#9670;&nbsp;</a></span>NRF24L01_ADDR_WIDTH_4_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_ADDR_WIDTH_4_BYTES&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 Byte RX/TX address field width </p>

</div>
</div>
<a id="aaf0a26f356b7e3dd6825ce696bb2ccfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf0a26f356b7e3dd6825ce696bb2ccfe">&#9670;&nbsp;</a></span>NRF24L01_ADDR_WIDTH_5_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_ADDR_WIDTH_5_BYTES&#160;&#160;&#160;(uint8_t)0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 Byte RX/TX address field width </p>

</div>
</div>
<a id="a12208e9bca3e4fe9709a44140f7efdbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12208e9bca3e4fe9709a44140f7efdbf">&#9670;&nbsp;</a></span>NRF24L01_ADDR_WIDTH_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_ADDR_WIDTH_INVALID&#160;&#160;&#160;(uint8_t)0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalid address field width. </p>

</div>
</div>
<a id="a1bed277a8a0f3095f24098066a045557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bed277a8a0f3095f24098066a045557">&#9670;&nbsp;</a></span>NRF24L01_CD_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CD_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#ab0f3db1fbf3ef0b7f9ac2d5079186118">NRF24L01_CD_REG_BIT_CD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f3db1fbf3ef0b7f9ac2d5079186118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f3db1fbf3ef0b7f9ac2d5079186118">&#9670;&nbsp;</a></span>NRF24L01_CD_REG_BIT_CD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CD_REG_BIT_CD&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CD[0] bit in CD register. </p>

</div>
</div>
<a id="abf29d18479a25f17627dd33091093277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf29d18479a25f17627dd33091093277">&#9670;&nbsp;</a></span>NRF24L01_CE_TX_MINIMUM_PULSE_US</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CE_TX_MINIMUM_PULSE_US&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3959f22104bcca5fdb7411658d2f8312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3959f22104bcca5fdb7411658d2f8312">&#9670;&nbsp;</a></span>NRF24L01_CMD_ACTIVATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_ACTIVATE&#160;&#160;&#160;(uint8_t)0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(De)Activates R_RX_PL_WID, W_ACK_PAYLOAD, W_TX_PAYLOAD_NOACK features </p>

</div>
</div>
<a id="aaa0ea814597af9ac6b572b4c85212abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0ea814597af9ac6b572b4c85212abe">&#9670;&nbsp;</a></span>NRF24L01_CMD_FLUSH_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_FLUSH_RX&#160;&#160;&#160;(uint8_t)0xE2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush RX FIFO. </p>

</div>
</div>
<a id="aa53de4fc4d2681362196d5e5ffbfc533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53de4fc4d2681362196d5e5ffbfc533">&#9670;&nbsp;</a></span>NRF24L01_CMD_FLUSH_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_FLUSH_TX&#160;&#160;&#160;(uint8_t)0xE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush TX FIFO. </p>

</div>
</div>
<a id="a34038777861e0c105a76ec3d46cfd2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34038777861e0c105a76ec3d46cfd2d9">&#9670;&nbsp;</a></span>NRF24L01_CMD_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_NOP&#160;&#160;&#160;(uint8_t)0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No operation (used for reading status register for example) </p>

</div>
</div>
<a id="a2a1311d2c31503729e5cd0051c45dfe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1311d2c31503729e5cd0051c45dfe3">&#9670;&nbsp;</a></span>NRF24L01_CMD_R_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_R_REGISTER&#160;&#160;&#160;(uint8_t)0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register read 0b000XXXXX where XXXXX = 5 bit Register Map Address. </p>

</div>
</div>
<a id="a9283a0e899f8995bfc12a5e0e042621a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9283a0e899f8995bfc12a5e0e042621a">&#9670;&nbsp;</a></span>NRF24L01_CMD_R_RX_PAYLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_R_RX_PAYLOAD&#160;&#160;&#160;(uint8_t)0x61</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RX payload. </p>

</div>
</div>
<a id="ac0684d6c09cc47538eedbeb1babbd72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0684d6c09cc47538eedbeb1babbd72c">&#9670;&nbsp;</a></span>NRF24L01_CMD_REUSE_TX_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_REUSE_TX_PL&#160;&#160;&#160;(uint8_t)0xE3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reuse TX payload. </p>

</div>
</div>
<a id="aafb2cf802c07e6e69817126c120081a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb2cf802c07e6e69817126c120081a6">&#9670;&nbsp;</a></span>NRF24L01_CMD_W_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_W_REGISTER&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register write 0b001XXXXX where XXXXX = 5 bit Register Map Address. </p>

</div>
</div>
<a id="a39d8f4753c730f1f89a815632afc68cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d8f4753c730f1f89a815632afc68cb">&#9670;&nbsp;</a></span>NRF24L01_CMD_W_TX_PAYLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_W_TX_PAYLOAD&#160;&#160;&#160;(uint8_t)0xA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write TX payload. </p>

</div>
</div>
<a id="a9cdb55dc4a1146cfd4330c8eed20779c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cdb55dc4a1146cfd4330c8eed20779c">&#9670;&nbsp;</a></span>NRF24L01_COMMAND_MASK_PIPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_COMMAND_MASK_PIPE&#160;&#160;&#160;(uint8_t)0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for PPP[2:0] pipe specifier bits for W_ACK_PAYLOAD command. </p>

</div>
</div>
<a id="a022e4f4b24fde7306e66310daa1332c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a022e4f4b24fde7306e66310daa1332c4">&#9670;&nbsp;</a></span>NRF24L01_COMMAND_MASK_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_COMMAND_MASK_REG_ADDR&#160;&#160;&#160;(uint8_t)0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for AAAAA[4:0] register address bits for CMD_RREG and CMD_WREG commands. </p>

</div>
</div>
<a id="ad6d7c9521fa1081e2e8fe0a58174da57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d7c9521fa1081e2e8fe0a58174da57">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_MASK_CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_MASK_CRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#ab47cc5e8cbc0ab4ce27d17922243c53d">NRF24L01_CONFIG_REG_BIT_EN_CRC</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a86c93150a41fc94e5c71dcb94014f6af">NRF24L01_CONFIG_REG_BIT_CRCO</a>          \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for all defined bits[5:0] in EN_AA register. </p>

</div>
</div>
<a id="acb6a1aa06e4ebbc4cb47b95733673b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6a1aa06e4ebbc4cb47b95733673b71">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_MASK_INTERRUPT_MASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_MASK_INTERRUPT_MASKS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#af07a996a70a3bee7953b416d1a32b002">NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</a>  | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#af4f3994a6d6ab185a8924c6abf8eaa9e">NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</a>  | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a5583dfd06a0bf72e08fa6d70fbf5bec2">NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</a>   \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for CRC[3:2] bits in EN_AA register. </p>

</div>
</div>
<a id="ad4b0e603d7d7516285f0dd714c46d30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b0e603d7d7516285f0dd714c46d30f">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#af07a996a70a3bee7953b416d1a32b002">NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</a>  | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#af4f3994a6d6ab185a8924c6abf8eaa9e">NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</a>  | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a5583dfd06a0bf72e08fa6d70fbf5bec2">NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</a> | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#ab47cc5e8cbc0ab4ce27d17922243c53d">NRF24L01_CONFIG_REG_BIT_EN_CRC</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a86c93150a41fc94e5c71dcb94014f6af">NRF24L01_CONFIG_REG_BIT_CRCO</a>        | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#aaa23d4f4f3baf923f14efaf6c4a81634">NRF24L01_CONFIG_REG_BIT_PWR_UP</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#aaa8ba84687af61aa404bc4c55d8bea58">NRF24L01_CONFIG_REG_BIT_PRIM_RX</a>       \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for CRC[3:2] bits in CONFIG register. </p>
<p>Mask for all defined bits[6:0] in CONFIG register <br  />
 </p>

</div>
</div>
<a id="a86c93150a41fc94e5c71dcb94014f6af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c93150a41fc94e5c71dcb94014f6af">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_CRCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_CRCO&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRCO[2] bit in CONFIG register. </p>

</div>
</div>
<a id="ab47cc5e8cbc0ab4ce27d17922243c53d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47cc5e8cbc0ab4ce27d17922243c53d">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_EN_CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_EN_CRC&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_CRC[3] bit in CONFIG register. </p>

</div>
</div>
<a id="a5583dfd06a0bf72e08fa6d70fbf5bec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5583dfd06a0bf72e08fa6d70fbf5bec2">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAX_RT[4] bit in CONFIG register. </p>

</div>
</div>
<a id="af07a996a70a3bee7953b416d1a32b002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07a996a70a3bee7953b416d1a32b002">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_MASK_RX_DR&#160;&#160;&#160;(uint8_t)0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX_DR[6] bit in CONFIG register. </p>

</div>
</div>
<a id="af4f3994a6d6ab185a8924c6abf8eaa9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f3994a6d6ab185a8924c6abf8eaa9e">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_MASK_TX_DS&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX_DS[5] bit in CONFIG register. </p>

</div>
</div>
<a id="aaa8ba84687af61aa404bc4c55d8bea58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8ba84687af61aa404bc4c55d8bea58">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_PRIM_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_PRIM_RX&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRIM_RX[0] bit in CONFIG register. </p>

</div>
</div>
<a id="aaa23d4f4f3baf923f14efaf6c4a81634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa23d4f4f3baf923f14efaf6c4a81634">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_PWR_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_PWR_UP&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWR_UP[1] bit in CONFIG register. </p>

</div>
</div>
<a id="a20ca31bba48c198e02249c3c9e44bbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ca31bba48c198e02249c3c9e44bbb6">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                            \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a1b2f06df93ea13f904f12a38e9d18b8e">NRF24L01_DYNPD_REG_BIT_DPL_P5</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a624204a11f1a8bf5cc8f706f85da1ca7">NRF24L01_DYNPD_REG_BIT_DPL_P4</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a5b907ad1b65bae1c84c1025741a305c0">NRF24L01_DYNPD_REG_BIT_DPL_P3</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#aab81cb4636b051ee82d369429c3dfc97">NRF24L01_DYNPD_REG_BIT_DPL_P2</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#ab81a4fe1bfdb985b3d70c6177d0193ea">NRF24L01_DYNPD_REG_BIT_DPL_P1</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a53517492dc16ee2f186aec29b00208f1">NRF24L01_DYNPD_REG_BIT_DPL_P0</a>     \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
</div>
</div>
<a id="a53517492dc16ee2f186aec29b00208f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53517492dc16ee2f186aec29b00208f1">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_REG_BIT_DPL_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_REG_BIT_DPL_P0&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab81a4fe1bfdb985b3d70c6177d0193ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81a4fe1bfdb985b3d70c6177d0193ea">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_REG_BIT_DPL_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_REG_BIT_DPL_P1&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab81cb4636b051ee82d369429c3dfc97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab81cb4636b051ee82d369429c3dfc97">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_REG_BIT_DPL_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_REG_BIT_DPL_P2&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b907ad1b65bae1c84c1025741a305c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b907ad1b65bae1c84c1025741a305c0">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_REG_BIT_DPL_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_REG_BIT_DPL_P3&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a624204a11f1a8bf5cc8f706f85da1ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a624204a11f1a8bf5cc8f706f85da1ca7">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_REG_BIT_DPL_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_REG_BIT_DPL_P4&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b2f06df93ea13f904f12a38e9d18b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b2f06df93ea13f904f12a38e9d18b8e">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_REG_BIT_DPL_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_REG_BIT_DPL_P5&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05bf3963b795f309058d9a92ca8a5520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05bf3963b795f309058d9a92ca8a5520">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#acbf49029ffa1a2ebc51a1d701318734e">NRF24L01_EN_AA_REG_BIT_ENAA_P5</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a1f955ff7e6783511cef35bcafb90ef2c">NRF24L01_EN_AA_REG_BIT_ENAA_P4</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#abd053e5d74243e0631e0c7c2d490cfa4">NRF24L01_EN_AA_REG_BIT_ENAA_P3</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a69624aff4d39f013e27d2de3f0570c96">NRF24L01_EN_AA_REG_BIT_ENAA_P2</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a4b0b5a0edf62ea3223e1a7c442155a64">NRF24L01_EN_AA_REG_BIT_ENAA_P1</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#ac2b508cebf1521e07d4a03657443bf9f">NRF24L01_EN_AA_REG_BIT_ENAA_P0</a>        \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for all defined bits[5:0] in EN_RXADDR register. </p>

</div>
</div>
<a id="ac2b508cebf1521e07d4a03657443bf9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b508cebf1521e07d4a03657443bf9f">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P0&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b0b5a0edf62ea3223e1a7c442155a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0b5a0edf62ea3223e1a7c442155a64">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P1&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69624aff4d39f013e27d2de3f0570c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69624aff4d39f013e27d2de3f0570c96">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P2&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd053e5d74243e0631e0c7c2d490cfa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd053e5d74243e0631e0c7c2d490cfa4">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P3&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f955ff7e6783511cef35bcafb90ef2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f955ff7e6783511cef35bcafb90ef2c">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P4&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbf49029ffa1a2ebc51a1d701318734e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf49029ffa1a2ebc51a1d701318734e">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P5&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82d253030685cb1f3f422f17f396e98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d253030685cb1f3f422f17f396e98c">&#9670;&nbsp;</a></span>NRF24L01_EN_RXADDR_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RXADDR_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a110a62b986c828e8fb33224456bc7701">NRF24L01_EN_RXADDR_REG_BIT_ERX_P5</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a35644cd0fae11474735e7d1c6fa02d46">NRF24L01_EN_RXADDR_REG_BIT_ERX_P4</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a667807ef7dcd76644bf962e2f9201214">NRF24L01_EN_RXADDR_REG_BIT_ERX_P3</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#af19a2bbb619d22d23361d6fb337ee696">NRF24L01_EN_RXADDR_REG_BIT_ERX_P2</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a0055fa74ca23ed1298c775ed5d3c6f8a">NRF24L01_EN_RXADDR_REG_BIT_ERX_P1</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#ab3e77e8cf2f8480c38d5f0911d09db0b">NRF24L01_EN_RXADDR_REG_BIT_ERX_P0</a>     \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for all defined bits[1:0] in AW register. </p>

</div>
</div>
<a id="ab3e77e8cf2f8480c38d5f0911d09db0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e77e8cf2f8480c38d5f0911d09db0b">&#9670;&nbsp;</a></span>NRF24L01_EN_RXADDR_REG_BIT_ERX_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P0&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0055fa74ca23ed1298c775ed5d3c6f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0055fa74ca23ed1298c775ed5d3c6f8a">&#9670;&nbsp;</a></span>NRF24L01_EN_RXADDR_REG_BIT_ERX_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P1&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af19a2bbb619d22d23361d6fb337ee696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19a2bbb619d22d23361d6fb337ee696">&#9670;&nbsp;</a></span>NRF24L01_EN_RXADDR_REG_BIT_ERX_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P2&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a667807ef7dcd76644bf962e2f9201214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667807ef7dcd76644bf962e2f9201214">&#9670;&nbsp;</a></span>NRF24L01_EN_RXADDR_REG_BIT_ERX_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P3&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35644cd0fae11474735e7d1c6fa02d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35644cd0fae11474735e7d1c6fa02d46">&#9670;&nbsp;</a></span>NRF24L01_EN_RXADDR_REG_BIT_ERX_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P4&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a110a62b986c828e8fb33224456bc7701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110a62b986c828e8fb33224456bc7701">&#9670;&nbsp;</a></span>NRF24L01_EN_RXADDR_REG_BIT_ERX_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P5&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23354b25401efb48063e7f1ec59fb5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23354b25401efb48063e7f1ec59fb5b1">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_CMD_R_RX_PL_WID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_CMD_R_RX_PL_WID&#160;&#160;&#160;(uint8_t)0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RX-payload width for the top R_RX_PAYLOAD in the RX FIFO. </p>

</div>
</div>
<a id="aa958d3d9ed6f49af93bd3bb6f6dd7105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa958d3d9ed6f49af93bd3bb6f6dd7105">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_CMD_W_ACK_PAYLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_CMD_W_ACK_PAYLOAD&#160;&#160;&#160;(uint8_t)0xA8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write ACK payload 0b10101XXX where XXX = 3 bit pipe identifier. </p>

</div>
</div>
<a id="a4176b84376e1aeaf2c5ca663fa129a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4176b84376e1aeaf2c5ca663fa129a91">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_CMD_W_TX_PAYLOAD_NOACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_CMD_W_TX_PAYLOAD_NOACK&#160;&#160;&#160;(uint8_t)0xB0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write TX payload and disable AUTOACK. </p>

</div>
</div>
<a id="adef555b549150409d5dbeca12f4cbbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef555b549150409d5dbeca12f4cbbea">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a4b85a513bebb44da033bb14ceb9f0a78">NRF24L01_FEATURE_REG_BIT_EN_DPL</a>     | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a28198919ed370728c240b5b54a724a5a">NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY</a> | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a40bc85952ef764e0e62b756e3a86bd2f">NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK</a>   \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac33baebb7e321d5058a57fa1a52f039f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac33baebb7e321d5058a57fa1a52f039f">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_REG_ADDR_DYNPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_REG_ADDR_DYNPD&#160;&#160;&#160;(uint8_t)0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable dynamic payload length register address. </p>

</div>
</div>
<a id="a13e43ef8cf5d46bc466b43f1c01a759d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e43ef8cf5d46bc466b43f1c01a759d">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_REG_ADDR_FEATURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_REG_ADDR_FEATURE&#160;&#160;&#160;(uint8_t)0x1D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Feature register address. </p>

</div>
</div>
<a id="a28198919ed370728c240b5b54a724a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28198919ed370728c240b5b54a724a5a">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_ACK_PAY[1] bit in FEATURE register. </p>

</div>
</div>
<a id="a4b85a513bebb44da033bb14ceb9f0a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b85a513bebb44da033bb14ceb9f0a78">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_REG_BIT_EN_DPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_REG_BIT_EN_DPL&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_DPL[2] bit in FEATURE register. </p>

</div>
</div>
<a id="a40bc85952ef764e0e62b756e3a86bd2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40bc85952ef764e0e62b756e3a86bd2f">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_DYN_ACK[0] bit in FEATURE register. </p>

</div>
</div>
<a id="a5d111b14ef0248315017c75d3644533b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d111b14ef0248315017c75d3644533b">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                   \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#afb58388c5ed1aa20f6c59fded51a1e83">NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</a>  | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#ae7baf256acf0559807dc0caf2479a4e2">NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a8a7a179f3f0746249c7a1dc354fac1a6">NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</a>  | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a5fb8820dd499ab41d2f03eefa4c4a4ab">NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#afc82f1b356f7e93f59691d7055faf111">NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</a>    \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for RX_FIFO[1:0] status bits in FIFO_STATUS register. </p>

</div>
</div>
<a id="a126c535baa29906a93377d73a7606b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126c535baa29906a93377d73a7606b88">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_MASK_RX_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_MASK_RX_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                   \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a5fb8820dd499ab41d2f03eefa4c4a4ab">NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#afc82f1b356f7e93f59691d7055faf111">NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</a>    \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for TX_FIFO[6:4] status bits in FIFO_STATUS register. </p>

</div>
</div>
<a id="a6ebc498d12f20e62032b4e09895eed72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebc498d12f20e62032b4e09895eed72">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_MASK_TX_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_MASK_TX_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                   \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#afb58388c5ed1aa20f6c59fded51a1e83">NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</a>  | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#ae7baf256acf0559807dc0caf2479a4e2">NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a8a7a179f3f0746249c7a1dc354fac1a6">NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</a>    \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for DPL_Px[5:0] bits in DYNPD feature register. </p>

</div>
</div>
<a id="afc82f1b356f7e93f59691d7055faf111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc82f1b356f7e93f59691d7055faf111">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX_EMPTY[0] status bit in FIFO_STATUS register. </p>

</div>
</div>
<a id="a5fb8820dd499ab41d2f03eefa4c4a4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb8820dd499ab41d2f03eefa4c4a4ab">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX_FULL[1] status bit in FIFO_STATUS register. </p>

</div>
</div>
<a id="a8a7a179f3f0746249c7a1dc354fac1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a7a179f3f0746249c7a1dc354fac1a6">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX_EMPTY[4] status bits [5:4] in FIFO_STATUS register. </p>

</div>
</div>
<a id="ae7baf256acf0559807dc0caf2479a4e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7baf256acf0559807dc0caf2479a4e2">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX_FULL[6] status bit in FIFO_STATUS register. </p>

</div>
</div>
<a id="afb58388c5ed1aa20f6c59fded51a1e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb58388c5ed1aa20f6c59fded51a1e83">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE&#160;&#160;&#160;(uint8_t)0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX_REUSE[5] status bit in FIFO_STATUS register. </p>

</div>
</div>
<a id="af225fdd9e1094009aec9eae23523138d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af225fdd9e1094009aec9eae23523138d">&#9670;&nbsp;</a></span>NRF24L01_FPTR_RTN_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FPTR_RTN_T&#160;&#160;&#160;int8_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57117b9936536cdaa2546fe9ee1b3bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57117b9936536cdaa2546fe9ee1b3bdb">&#9670;&nbsp;</a></span>NRF24L01_IS_RX_PIPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_IS_RX_PIPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pipe</td><td>)</td>
          <td>&#160;&#160;&#160;( ((pipe) &gt;= <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ad5ec0fa4882bf22516a1a91a13602bf0">NRF24L01_PIPE0</a> &amp;&amp; (pipe) &lt;= <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a65805e1f8ef3a998c7fc40ed3f9e23c7">NRF24L01_PIPE5</a>) || ((pipe) == <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a3810a4e625c1effcdfb39c6be793df93">NRF24L01_ALL_RX_PIPES</a>) )</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a119fd1295521a28a56b4bc79e5e5a586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119fd1295521a28a56b4bc79e5e5a586">&#9670;&nbsp;</a></span>NRF24L01_IS_TX_PIPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_IS_TX_PIPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pipe</td><td>)</td>
          <td>&#160;&#160;&#160;( (pipe) == <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ab0c07f44da36bff2c76a195d0554f7bb">NRF24L01_PIPETX</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fc704e6c8eb97bf92c75a74fc153ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc704e6c8eb97bf92c75a74fc153ee9">&#9670;&nbsp;</a></span>NRF24L01_MAGIC_NUMBER_ACTIVATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MAGIC_NUMBER_ACTIVATE&#160;&#160;&#160;(uint8_t)0x73</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58da17119f4d8a23ba58ca18eefa590f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58da17119f4d8a23ba58ca18eefa590f">&#9670;&nbsp;</a></span>NRF24L01_OBSERVE_TX_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_OBSERVE_TX_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                  \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#aba57489490c88664da4969efbd8bebcf">NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT</a> | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a8b58638de626b7edbbbb339295c39d71">NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT</a>    \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8b58638de626b7edbbbb339295c39d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b58638de626b7edbbbb339295c39d71">&#9670;&nbsp;</a></span>NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT&#160;&#160;&#160;(uint8_t)0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARC_CNT[3:0] resent packet count bits in OBSERVE_TX register. </p>

</div>
</div>
<a id="aba57489490c88664da4969efbd8bebcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba57489490c88664da4969efbd8bebcf">&#9670;&nbsp;</a></span>NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT&#160;&#160;&#160;(uint8_t)0xF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLOS_CNT[7:4] lost packet count bits in OBSERVE_TX register. </p>

</div>
</div>
<a id="af3fc300f15bd4b882e67625ead1071a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3fc300f15bd4b882e67625ead1071a9">&#9670;&nbsp;</a></span>NRF24L01_POWER_UP_US</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_POWER_UP_US&#160;&#160;&#160;5000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23d52e3c4eb4a90cb1368cc6e67881c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d52e3c4eb4a90cb1368cc6e67881c4">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_CD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_CD&#160;&#160;&#160;(uint8_t)0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Received power detector register address. </p>

</div>
</div>
<a id="af9b6813868e69f06812df143bc1e9c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b6813868e69f06812df143bc1e9c09">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_CONFIG&#160;&#160;&#160;(uint8_t)0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration register address. </p>

</div>
</div>
<a id="a8bfb92680d52df8cb1ad8e7d8df066ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bfb92680d52df8cb1ad8e7d8df066ec">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_EN_AA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_EN_AA&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable "Auto acknowledgment" control register address. </p>

</div>
</div>
<a id="a28678ddf6949c2026854e9b404a1af29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28678ddf6949c2026854e9b404a1af29">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_EN_RXADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_EN_RXADDR&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable RX addresses register address. </p>

</div>
</div>
<a id="a936ce6b83167af0504bb5d180d618297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936ce6b83167af0504bb5d180d618297">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_FIFO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_FIFO_STATUS&#160;&#160;&#160;(uint8_t)0x17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO status register address. </p>

</div>
</div>
<a id="aedf9ac0cb6ee51926c35ba002173c5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf9ac0cb6ee51926c35ba002173c5b5">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_OBSERVE_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_OBSERVE_TX&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit observe register address. </p>

</div>
</div>
<a id="ace5d56b7757db40e3684ed42e4592eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5d56b7757db40e3684ed42e4592eeb">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RF_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RF_CH&#160;&#160;&#160;(uint8_t)0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF channel register address. </p>

</div>
</div>
<a id="a7c979421f40217c292f9bf3ec0deae4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c979421f40217c292f9bf3ec0deae4b">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RF_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RF_SETUP&#160;&#160;&#160;(uint8_t)0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF setup register register address. </p>

</div>
</div>
<a id="a3329e377c51c6d0bf7783ab1f8fc76d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3329e377c51c6d0bf7783ab1f8fc76d1">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_ADDR_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_ADDR_P0&#160;&#160;&#160;(uint8_t)0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 0 register address. </p>

</div>
</div>
<a id="a8deb24dbbb6a1a292a3df285fea1f581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8deb24dbbb6a1a292a3df285fea1f581">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_ADDR_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_ADDR_P1&#160;&#160;&#160;(uint8_t)0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 1 register address. </p>

</div>
</div>
<a id="aa680b3cb3393fa13858d60835417eeb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa680b3cb3393fa13858d60835417eeb5">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_ADDR_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_ADDR_P2&#160;&#160;&#160;(uint8_t)0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 2 register address. </p>

</div>
</div>
<a id="a9f003ede3b8a9d9fd0a98fa61d6b8aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f003ede3b8a9d9fd0a98fa61d6b8aea">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_ADDR_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_ADDR_P3&#160;&#160;&#160;(uint8_t)0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 3 register address. </p>

</div>
</div>
<a id="ab3a0a38360542797b9f43efcc2a99d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a0a38360542797b9f43efcc2a99d70">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_ADDR_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_ADDR_P4&#160;&#160;&#160;(uint8_t)0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 4 register address. </p>

</div>
</div>
<a id="ae67a73fced728134288c8910257b5770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67a73fced728134288c8910257b5770">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_ADDR_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_ADDR_P5&#160;&#160;&#160;(uint8_t)0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 5 register address. </p>

</div>
</div>
<a id="a8974e3b638032fa46b56c393337b49d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8974e3b638032fa46b56c393337b49d9">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_PW_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_PW_P0&#160;&#160;&#160;(uint8_t)0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 0 register address. </p>

</div>
</div>
<a id="a8494d0a27a0e898aa901f424f907db7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8494d0a27a0e898aa901f424f907db7b">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_PW_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_PW_P1&#160;&#160;&#160;(uint8_t)0x12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 1 register address. </p>

</div>
</div>
<a id="acf22f3eb2fdaea09af64c87162f86b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf22f3eb2fdaea09af64c87162f86b1d">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_PW_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_PW_P2&#160;&#160;&#160;(uint8_t)0x13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 2 register address. </p>

</div>
</div>
<a id="a383ec7b2b1e31528de6fa50a80fb6e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383ec7b2b1e31528de6fa50a80fb6e9a">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_PW_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_PW_P3&#160;&#160;&#160;(uint8_t)0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 3 register address. </p>

</div>
</div>
<a id="abc58b07aee743041c981316e6a54ea3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc58b07aee743041c981316e6a54ea3b">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_PW_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_PW_P4&#160;&#160;&#160;(uint8_t)0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 4 register address. </p>

</div>
</div>
<a id="a50e43d9b82c8aa0b43a0e5a4fb0dda68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e43d9b82c8aa0b43a0e5a4fb0dda68">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_RX_PW_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_RX_PW_P5&#160;&#160;&#160;(uint8_t)0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 5 register address. </p>

</div>
</div>
<a id="a107670c831b1c49a0740dac1ce4f8071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107670c831b1c49a0740dac1ce4f8071">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_SETUP_AW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_SETUP_AW&#160;&#160;&#160;(uint8_t)0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup of address widths register address. </p>

</div>
</div>
<a id="a2a732f8ddc3ca102bb1934b2653bc80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a732f8ddc3ca102bb1934b2653bc80b">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_SETUP_RETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_SETUP_RETR&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup of automatic retransmit register address. </p>

</div>
</div>
<a id="ab0401595a37a4bbb13b5af0639ff3300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0401595a37a4bbb13b5af0639ff3300">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_STATUS&#160;&#160;&#160;(uint8_t)0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status register address. </p>

</div>
</div>
<a id="adaa7beac7057eefcb850614cbe658a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa7beac7057eefcb850614cbe658a07">&#9670;&nbsp;</a></span>NRF24L01_REG_ADDR_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_REG_ADDR_TX_ADDR&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit address register address. </p>

</div>
</div>
<a id="a2fa80a1d3906f9b5b8733ead96c3133e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa80a1d3906f9b5b8733ead96c3133e">&#9670;&nbsp;</a></span>NRF24L01_RF_CH_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_CH_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#ae876cf8ae818b8ce339491beaa187f75">NRF24L01_RF_CH_REG_BITS_RF_CH</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for all defined bits[4:0] in RF_SETUP register. </p>

</div>
</div>
<a id="ae876cf8ae818b8ce339491beaa187f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae876cf8ae818b8ce339491beaa187f75">&#9670;&nbsp;</a></span>NRF24L01_RF_CH_REG_BITS_RF_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_CH_REG_BITS_RF_CH&#160;&#160;&#160;(uint8_t)0x7F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF_CH[6:0] bits in RF_CH register. </p>

</div>
</div>
<a id="a3d14c145be751bbc3a81afe59a976373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d14c145be751bbc3a81afe59a976373">&#9670;&nbsp;</a></span>NRF24L01_RF_SETUP_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_SETUP_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#aef9765800247b3682b53571ec1befebe">NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK</a>  | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a495f104a00541af9187c9609b81f425e">NRF24L01_RF_SETUP_REG_BIT_RF_DR</a>     | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a53c3e47c67cd0f3ab4810ac49cec823d">NRF24L01_RF_SETUP_REG_BITS_RF_PWR</a>   | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a796c669655b7fe2c98ac33159dc09b7d">NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR</a>   \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for all defined bits[6:0] in STATUS register. </p>

</div>
</div>
<a id="a796c669655b7fe2c98ac33159dc09b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796c669655b7fe2c98ac33159dc09b7d">&#9670;&nbsp;</a></span>NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LNA_HCURR[0] bit in RF_SETUP register. </p>

</div>
</div>
<a id="aef9765800247b3682b53571ec1befebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9765800247b3682b53571ec1befebe">&#9670;&nbsp;</a></span>NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL_LOCK[5] bit in RF_SETUP register. </p>

</div>
</div>
<a id="a495f104a00541af9187c9609b81f425e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495f104a00541af9187c9609b81f425e">&#9670;&nbsp;</a></span>NRF24L01_RF_SETUP_REG_BIT_RF_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_SETUP_REG_BIT_RF_DR&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF_DR[4] bit in RF_SETUP register. </p>

</div>
</div>
<a id="a53c3e47c67cd0f3ab4810ac49cec823d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c3e47c67cd0f3ab4810ac49cec823d">&#9670;&nbsp;</a></span>NRF24L01_RF_SETUP_REG_BITS_RF_PWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_SETUP_REG_BITS_RF_PWR&#160;&#160;&#160;(uint8_t)0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF_PWR[2:1] bits in RF_SETUP register. </p>

</div>
</div>
<a id="a01a7f58ff9244731f1e0bc9282032818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a7f58ff9244731f1e0bc9282032818">&#9670;&nbsp;</a></span>NRF24L01_RX_FIFO_DEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_FIFO_DEPTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The RX FIFO is 3 entries deep. </p>

</div>
</div>
<a id="a9f7fd381aaa6ab49343fc6d33c36159c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7fd381aaa6ab49343fc6d33c36159c">&#9670;&nbsp;</a></span>NRF24L01_RX_FIFO_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_FIFO_WIDTH&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each TX FIFO entry is 32 bytes wide. </p>

</div>
</div>
<a id="ae50f69a3e72e9808c870d92582e6487b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae50f69a3e72e9808c870d92582e6487b">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P0_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P0_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a56e635d8d7242ac91bf3bab50bc65824">NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56e635d8d7242ac91bf3bab50bc65824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e635d8d7242ac91bf3bab50bc65824">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefbb94c758edbd4a4b8b2440df595eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefbb94c758edbd4a4b8b2440df595eaa">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P1_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P1_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a3be8522e7e611ff4d9ff89833b48f615">NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3be8522e7e611ff4d9ff89833b48f615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be8522e7e611ff4d9ff89833b48f615">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8319e11869023d015d6e8704c708a9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8319e11869023d015d6e8704c708a9cf">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P2_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P2_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a90bb195381ac44c201b873adce47b4c0">NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90bb195381ac44c201b873adce47b4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bb195381ac44c201b873adce47b4c0">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d351694874655eaa9e96b525e8547e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d351694874655eaa9e96b525e8547e1">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P3_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P3_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#acdd6fb18d96503fa63ff289c5d256ee9">NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdd6fb18d96503fa63ff289c5d256ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdd6fb18d96503fa63ff289c5d256ee9">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26dda8b375e7dea8b778f166bdba1c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26dda8b375e7dea8b778f166bdba1c61">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P4_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P4_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#ab2f7dbb934f21ae896d371d71886db85">NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2f7dbb934f21ae896d371d71886db85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f7dbb934f21ae896d371d71886db85">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c40fc97a4e727d5b2e557599cd744ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c40fc97a4e727d5b2e557599cd744ea">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P5_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P5_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a6b74786d8514062858134d1844ff4909">NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for all defined bits in FIFO_STATUS register. </p>

</div>
</div>
<a id="a6b74786d8514062858134d1844ff4909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b74786d8514062858134d1844ff4909">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a041619332e10394c0c2ce2b00f89bbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041619332e10394c0c2ce2b00f89bbc8">&#9670;&nbsp;</a></span>NRF24L01_SETUP_AW_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_AW_MASK_REG&#160;&#160;&#160;(uint8_t)<a class="el" href="nrf24l01__defs_8h.html#a842a6568877c432e0602aa58a3c1e090">NRF24L01_SETUP_AW_REG_BITS_AW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for all defined bits[7:0] in SETUP_RETR register. </p>

</div>
</div>
<a id="a842a6568877c432e0602aa58a3c1e090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842a6568877c432e0602aa58a3c1e090">&#9670;&nbsp;</a></span>NRF24L01_SETUP_AW_REG_BITS_AW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_AW_REG_BITS_AW&#160;&#160;&#160;(uint8_t)0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AW[1:0] bits in SETUP_AW register. </p>

</div>
</div>
<a id="aed2587ff5be89d74eb9e2b8bd104087c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed2587ff5be89d74eb9e2b8bd104087c">&#9670;&nbsp;</a></span>NRF24L01_SETUP_RETR_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_RETR_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a172d9d8a92a7d01c2bb099c119924097">NRF24L01_SETUP_RETR_REG_BITS_ARD</a>    | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a37ad5787c92303338675bf2567b452e2">NRF24L01_SETUP_RETR_REG_BITS_ARC</a>      \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for all defined bits[6:0] in RF_CH register. </p>

</div>
</div>
<a id="a37ad5787c92303338675bf2567b452e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ad5787c92303338675bf2567b452e2">&#9670;&nbsp;</a></span>NRF24L01_SETUP_RETR_REG_BITS_ARC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_RETR_REG_BITS_ARC&#160;&#160;&#160;(uint8_t)0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARC[3:0] bits in SETUP_RETR register. </p>

</div>
</div>
<a id="a172d9d8a92a7d01c2bb099c119924097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172d9d8a92a7d01c2bb099c119924097">&#9670;&nbsp;</a></span>NRF24L01_SETUP_RETR_REG_BITS_ARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_RETR_REG_BITS_ARD&#160;&#160;&#160;(uint8_t)0xF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARD[7:4] bits in SETUP_RETR register. </p>

</div>
</div>
<a id="a65308c300f8760ae900a7ee93bad1f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65308c300f8760ae900a7ee93bad1f31">&#9670;&nbsp;</a></span>NRF24L01_STATUS_MASK_IRQ_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_MASK_IRQ_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a87cdeb4d1a693f8a60a474cdc726a541">NRF24L01_STATUS_REG_BIT_RX_DR</a>       | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a9d52b8ddcff97ff40c2809687da106d8">NRF24L01_STATUS_REG_BIT_TX_DS</a>       | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a420b4a05f738b72880dbcef809dc9ce0">NRF24L01_STATUS_REG_BIT_MAX_RT</a>        \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for all defined bits[7:0] in OBSERVE_TX register. </p>

</div>
</div>
<a id="a9b3f68550ed4db25487d9d8d1ebc2584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3f68550ed4db25487d9d8d1ebc2584">&#9670;&nbsp;</a></span>NRF24L01_STATUS_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    (uint8_t)(                                \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a87cdeb4d1a693f8a60a474cdc726a541">NRF24L01_STATUS_REG_BIT_RX_DR</a>       | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a9d52b8ddcff97ff40c2809687da106d8">NRF24L01_STATUS_REG_BIT_TX_DS</a>       | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a420b4a05f738b72880dbcef809dc9ce0">NRF24L01_STATUS_REG_BIT_MAX_RT</a>      | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#aaef3b9cc042253007cc2da9110a26311">NRF24L01_STATUS_REG_BITS_RX_P_NO</a>    | \</div>
<div class="line">                                                    <a class="code" href="nrf24l01__defs_8h.html#a9bc0e8f67ae6f89af0797280511f28e1">NRF24L01_STATUS_REG_BIT_TX_FULL</a>       \</div>
<div class="line">                                                )</div>
</div><!-- fragment -->
<p>Mask for IRQ[6:4] interrupt flag bits in STATUS register. </p>

</div>
</div>
<a id="a420b4a05f738b72880dbcef809dc9ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420b4a05f738b72880dbcef809dc9ce0">&#9670;&nbsp;</a></span>NRF24L01_STATUS_REG_BIT_MAX_RT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_REG_BIT_MAX_RT&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAX_RT[4] interrupt flag bit in STATUS register. </p>

</div>
</div>
<a id="a87cdeb4d1a693f8a60a474cdc726a541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87cdeb4d1a693f8a60a474cdc726a541">&#9670;&nbsp;</a></span>NRF24L01_STATUS_REG_BIT_RX_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_REG_BIT_RX_DR&#160;&#160;&#160;(uint8_t)0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX_DR[6] interrupt flag bit in STATUS register. </p>

</div>
</div>
<a id="a9d52b8ddcff97ff40c2809687da106d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d52b8ddcff97ff40c2809687da106d8">&#9670;&nbsp;</a></span>NRF24L01_STATUS_REG_BIT_TX_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_REG_BIT_TX_DS&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX_DS[5] interrupt flag bit in STATUS register. </p>

</div>
</div>
<a id="a9bc0e8f67ae6f89af0797280511f28e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc0e8f67ae6f89af0797280511f28e1">&#9670;&nbsp;</a></span>NRF24L01_STATUS_REG_BIT_TX_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_REG_BIT_TX_FULL&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX_FULL[0] flag bit in STATUS register. </p>

</div>
</div>
<a id="aaef3b9cc042253007cc2da9110a26311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef3b9cc042253007cc2da9110a26311">&#9670;&nbsp;</a></span>NRF24L01_STATUS_REG_BITS_RX_P_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_REG_BITS_RX_P_NO&#160;&#160;&#160;(uint8_t)0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX_P_NO[3:1] pipe number bits in STATUS register. </p>

</div>
</div>
<a id="ac34b70054d15296dde5c198c147f66c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34b70054d15296dde5c198c147f66c4">&#9670;&nbsp;</a></span>NRF24L01_TIMING_RF_SETTLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TIMING_RF_SETTLING&#160;&#160;&#160;130</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a142a834dbfc4ceb8c2c556e9624f29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142a834dbfc4ceb8c2c556e9624f29f2">&#9670;&nbsp;</a></span>NRF24L01_TX_FIFO_DEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_FIFO_DEPTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The TX FIFO is 3 entries deep. </p>

</div>
</div>
<a id="a1cb8f1a8cddbe978f058503c113a5b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb8f1a8cddbe978f058503c113a5b8e">&#9670;&nbsp;</a></span>NRF24L01_TX_FIFO_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_FIFO_WIDTH&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each TX FIFO entry is 32 bytes wide. </p>

</div>
</div>
<a id="ae8a74f6cf9bc25b1b63f6fcf77279b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a74f6cf9bc25b1b63f6fcf77279b9e">&#9670;&nbsp;</a></span>NRF24L01_TX_PWR_0DBM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_PWR_0DBM&#160;&#160;&#160;(uint8_t)0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0dBm </p>

</div>
</div>
<a id="af1d02c0e1c4e0418293b84e5ef3830ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d02c0e1c4e0418293b84e5ef3830ea">&#9670;&nbsp;</a></span>NRF24L01_TX_PWR_12DBM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_PWR_12DBM&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>-12dBm </p>

</div>
</div>
<a id="aec6cf643e37a7039c542e969a5bc810d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec6cf643e37a7039c542e969a5bc810d">&#9670;&nbsp;</a></span>NRF24L01_TX_PWR_18DBM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_PWR_18DBM&#160;&#160;&#160;(uint8_t)0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>-18dBm </p>

</div>
</div>
<a id="a836b7e271e504395207756e042ed916d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836b7e271e504395207756e042ed916d">&#9670;&nbsp;</a></span>NRF24L01_TX_PWR_6DBM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_PWR_6DBM&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>-6dBm </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a31b08d7577c5f71132a568693a91278d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b08d7577c5f71132a568693a91278d">&#9670;&nbsp;</a></span>nrf24l01_address_width_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#a31b08d7577c5f71132a568693a91278d">nrf24l01_address_width_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a0764a624e1e8c98cd9ce392f823bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0764a624e1e8c98cd9ce392f823bc3">&#9670;&nbsp;</a></span>nrf24l01_ar_count_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#a8a0764a624e1e8c98cd9ce392f823bc3">nrf24l01_ar_count_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6515f2bdcb1e022ceefb96f440b789d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6515f2bdcb1e022ceefb96f440b789d4">&#9670;&nbsp;</a></span>nrf24l01_ar_lost_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#a6515f2bdcb1e022ceefb96f440b789d4">nrf24l01_ar_lost_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47eddbd6cc5e2128f56ec7994b9e066c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47eddbd6cc5e2128f56ec7994b9e066c">&#9670;&nbsp;</a></span>nrf24l01_check_for_interrupt_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_check_for_interrupt_fptr_t) (void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check for interrupt function pointer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>: Number of microseconds to delay</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Interrupt triggered and waiting to be processed </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; No interrupt </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a535ba1bc087e8da8f29f88960d0a64dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535ba1bc087e8da8f29f88960d0a64dd">&#9670;&nbsp;</a></span>nrf24l01_delay_us_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_delay_us_fptr_t) (uint32_t delay)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Microsecond delay function pointer which should be mapped to the platform specific delay function of the user. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>: Number of microseconds to delay</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a44097761b67767d2703b6a4240625202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44097761b67767d2703b6a4240625202">&#9670;&nbsp;</a></span>nrf24l01_gpio_chip_enable_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_gpio_chip_enable_fptr_t) (bool state, void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the state of Chip enable GPIO function pointer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">state</td><td>: Desired state of the chip enable GPIO </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">user_ptr</td><td>: Pointer to user-defined hardware configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeee83db10040c4a2672da6bed2f7ab0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee83db10040c4a2672da6bed2f7ab0d">&#9670;&nbsp;</a></span>nrf24l01_interrupt_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#aeee83db10040c4a2672da6bed2f7ab0d">nrf24l01_interrupt_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3a3bced5aa40c9e8ea6ea75fd56b1b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a3bced5aa40c9e8ea6ea75fd56b1b7">&#9670;&nbsp;</a></span>nrf24l01_max_rt_callback_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* nrf24l01_max_rt_callback_fptr_t) (void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5197eefaacf7da11248254a9e3290124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5197eefaacf7da11248254a9e3290124">&#9670;&nbsp;</a></span>nrf24l01_platform_deinit_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_platform_deinit_fptr_t) (void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Bus deinitialization function pointer which should be used to release the hardware when the driver is deinitialized. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">user_ptr</td><td>: Pointer to user-defined hardware configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9d35a298e2d3ba026f62779ba5988120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d35a298e2d3ba026f62779ba5988120">&#9670;&nbsp;</a></span>nrf24l01_platform_init_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_platform_init_fptr_t) (void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware initialization function pointer which should be used to configure the hardware before communication is attempted. </p>
<p>IRQ pin is active-low. Interrupt pin should be triggered on negative-edge. Pull-up resistor needed</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">user_ptr</td><td>: Pointer to user-defined hardware configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abb06d0f3947c3b9dd67f7d7693854a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb06d0f3947c3b9dd67f7d7693854a22">&#9670;&nbsp;</a></span>nrf24l01_platform_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a791d706e5a3e69a3c41d48690c91b3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791d706e5a3e69a3c41d48690c91b3d8">&#9670;&nbsp;</a></span>nrf24l01_rf_channel_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#a791d706e5a3e69a3c41d48690c91b3d8">nrf24l01_rf_channel_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad3d32443bfdef413552894313db6fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3d32443bfdef413552894313db6fd9">&#9670;&nbsp;</a></span>nrf24l01_rx_dr_callback_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* nrf24l01_rx_dr_callback_fptr_t) (uint8_t message_len, <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> pipe, void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User supplied callback function pointer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>: Number of microseconds to delay </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a86465ecff5d0e2cb8872cca95c310e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86465ecff5d0e2cb8872cca95c310e06">&#9670;&nbsp;</a></span>nrf24l01_spi_exchange_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_spi_exchange_fptr_t) (uint8_t command, uint8_t *rx_data, uint8_t *tx_data, uint8_t len, void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Bus exchange function pointer which should be mapped to the platform specific write functions of the user. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">command</td><td>: NRF24L01-specific command byte which should be sent before rx_data and/or tx_data </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_data</td><td>: Pointer to data buffer into which data which will be read. Implementation must handle the case where this value is NULL. When non-NULL, this buffer must have a size of 'len' </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_data</td><td>: Pointer to data buffer in which data to be written is stored. Implementation must handle the case where this value is NULL. When non-NULL, this buffer must have a size of 'len' </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>: Number of bytes of data to be read/written. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">user_ptr</td><td>: Pointer to user-defined hardware configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acbaf981637ef9ef2e0d15fc2886135b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbaf981637ef9ef2e0d15fc2886135b5">&#9670;&nbsp;</a></span>nrf24l01_tx_ds_callback_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* nrf24l01_tx_ds_callback_fptr_t) (<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> pipe, void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a06fc87d81c62e9abb8790b6e5713c55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06fc87d81c62e9abb8790b6e5713c55b">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55ba1084f6d21363aafbbb1085a7e8c46bec"></a>RX_DR_INTERRUPT_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55baa881c8a1e9557b19d5789c0612b830fa"></a>RX_DR_INTERRUPT_DISABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55ba6bd907f267c648bb5649f7e474843121"></a>TX_DS_INTERRUPT_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55bac97eb3ca40b25fd3ff8bb8e002c4b460"></a>TX_DS_INTERRUPT_DISABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55bae0a200cc08bce4d97c47559e0e38c463"></a>MAX_RT_INTERRUPT_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55ba0ea4880f383af085ca01bb97aa14bacd"></a>MAX_RT_INTERRUPT_DISABLE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a7c4d5923051f2412599ab4b292fea85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4d5923051f2412599ab4b292fea85c">&#9670;&nbsp;</a></span>ack_payload_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a7c4d5923051f2412599ab4b292fea85c">ack_payload_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7c4d5923051f2412599ab4b292fea85ca90d282a59368a31f3037c9568ce92903"></a>NRF24L01_ACK_PAYLOAD_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7c4d5923051f2412599ab4b292fea85cacfb6ebdc8b8d850bc0e662480fa5bcdb"></a>NRF24L01_ACK_PAYLOAD_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a6a3953f2ff4a6ee45e73583401c6d0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a3953f2ff4a6ee45e73583401c6d0b2">&#9670;&nbsp;</a></span>nrf24l01_ar_delay_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2">nrf24l01_ar_delay_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2ab2bcaa9077a430ab790e59b2a629d1d0"></a>NRF24L01_ARD_NONE&#160;</td><td class="fielddoc"><p>Dummy value for case when retransmission is not used. </p>
</td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aac00424dc7c608b1b1781b14698c5d54"></a>NRF24L01_ARD_250US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a7b444da1959b60ea569273e42c4766c3"></a>NRF24L01_ARD_500US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a496e78e3fae7de66316937254955c609"></a>NRF24L01_ARD_750US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a1e80553e1a3a126932abdb54790d7923"></a>NRF24L01_ARD_1000US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aa273a89532e571e6e2f41d2c9482b24e"></a>NRF24L01_ARD_1250US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aa7075e921c8eeeb852ab345c5951d328"></a>NRF24L01_ARD_1500US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aea4db58c4973abec338904a7a08797dd"></a>NRF24L01_ARD_1750US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a56b835abd940b05c61d5ff10507af524"></a>NRF24L01_ARD_2000US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a555ee200eeebcfbc98a4e82921135c04"></a>NRF24L01_ARD_2250US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2acab829cf442b31f4b90f13d39fd78b7b"></a>NRF24L01_ARD_2500US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a042e1b45a1b11bcd10dc307b0b690109"></a>NRF24L01_ARD_2750US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a62fa1014a088b6b215c7d066bf659d34"></a>NRF24L01_ARD_3000US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2acc096fd5c12da06e3af625c976c23607"></a>NRF24L01_ARD_3250US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a3f3b802da806e03ebb8bb51518c68d30"></a>NRF24L01_ARD_3500US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aae44d533aabb5d98de7d71f7aed79516"></a>NRF24L01_ARD_3750US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a3d10d04537fbfe46a4a9378a8523fa87"></a>NRF24L01_ARD_4000US&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ae9c5f6baca22b039351da8bae1ec02b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c5f6baca22b039351da8bae1ec02b7">&#9670;&nbsp;</a></span>nrf24l01_crc_scheme_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7">nrf24l01_crc_scheme_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae9c5f6baca22b039351da8bae1ec02b7ae1ec15bf25fbcfbcb3fc84bc330b0a0c"></a>NRF24L01_CRC_OFF&#160;</td><td class="fielddoc"><p>CRC disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae9c5f6baca22b039351da8bae1ec02b7a89a58deb038ed360bdb6d7aa224ecbd3"></a>NRF24L01_CRC_1BYTE&#160;</td><td class="fielddoc"><p>1-byte CRC </p>
</td></tr>
<tr><td class="fieldname"><a id="ae9c5f6baca22b039351da8bae1ec02b7a78b4ab3de75f8bee8cc300bf3785078b"></a>NRF24L01_CRC_2BYTE&#160;</td><td class="fielddoc"><p>2-byte CRC </p>
</td></tr>
</table>

</div>
</div>
<a id="af1238bb8b104118e000aac333af1720f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1238bb8b104118e000aac333af1720f">&#9670;&nbsp;</a></span>nrf24l01_data_rate_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720f">nrf24l01_data_rate_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af1238bb8b104118e000aac333af1720fa786bbeae7405d3bc55148fb53171ef38"></a>NRF24L01_DR_1MBPS&#160;</td><td class="fielddoc"><p>1Mbps data rate </p>
</td></tr>
<tr><td class="fieldname"><a id="af1238bb8b104118e000aac333af1720fa07dc64a8ba3d3222f7ea35de2f81e01d"></a>NRF24L01_DR_2MBPS&#160;</td><td class="fielddoc"><p>2Mbps data rate </p>
</td></tr>
</table>

</div>
</div>
<a id="a0713efe0e232d8adca8016d007b1d28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0713efe0e232d8adca8016d007b1d28e">&#9670;&nbsp;</a></span>nrf24l01_dpl_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a0713efe0e232d8adca8016d007b1d28e">nrf24l01_dpl_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0713efe0e232d8adca8016d007b1d28ea649cd7927814b419258a569ec972a875"></a>NRF24L01_DPL_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0713efe0e232d8adca8016d007b1d28eacc4f714a758ddc2eb9adcec4956df542"></a>NRF24L01_DPL_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ab35b7caced2022669af8c4b24b5a913a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35b7caced2022669af8c4b24b5a913a">&#9670;&nbsp;</a></span>nrf24l01_dta_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ab35b7caced2022669af8c4b24b5a913a">nrf24l01_dta_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab35b7caced2022669af8c4b24b5a913aacbdc9d02a0ef22fbb649c54c88bea791"></a>NRF24L01_DTA_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab35b7caced2022669af8c4b24b5a913aa5a72942623fc46a87a562c09514081ad"></a>NRF24L01_DTA_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb660fd5ed8bfc4a9d5ea587fd9207f0">&#9670;&nbsp;</a></span>nrf24l01_err_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0">nrf24l01_err_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0adb5c2e034ea26a6bd62836f397d57da8"></a>NRF24L01_OK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0af8f197594ace7d7bb7a25c2cee1e73b2"></a>NRF24L01_ERR_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0a1cd95beaf07b94c7c9adf61125ba163b"></a>NRF24L01_ERR_INVALID_ARG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0ae9697fb586a1ea351e3615618967a366"></a>NRF24L01_ERR_INVALID_STATE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0a204f448363988978b4fbf2e67ae27fd5"></a>NRF24L01_ERR_DEVICE_NOT_FOUND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0a33a4154f489794a3b2ae517df941cf04"></a>NRF24L01_ERR_WRITE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0acc6319524a5c12224f82c0685041727d"></a>NRF24L01_ERR_READ&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a303e1160123b0cc33747411d6ccf5fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303e1160123b0cc33747411d6ccf5fa6">&#9670;&nbsp;</a></span>nrf24l01_feature_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a303e1160123b0cc33747411d6ccf5fa6">nrf24l01_feature_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a303e1160123b0cc33747411d6ccf5fa6a00d3e32858453cc3de2a77ebb0f8a251"></a>NRF24L01_FEATURES_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a303e1160123b0cc33747411d6ccf5fa6a085a2a977cd304189e90618d43e4c73b"></a>NRF24L01_FEATURES_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ab8fdf71a787afdec43916b7568ee8cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fdf71a787afdec43916b7568ee8cd2">&#9670;&nbsp;</a></span>nrf24l01_fifo_status_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2">nrf24l01_fifo_status_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab8fdf71a787afdec43916b7568ee8cd2a1576011090a0162ec3d73d2ba448f9cc"></a>NRF24L01_STATUS_FIFO_DATA&#160;</td><td class="fielddoc"><p>The FIFO contains data and available locations. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab8fdf71a787afdec43916b7568ee8cd2ad75e1d2ff022203f7bd48c5db76adf3b"></a>NRF24L01_STATUS_FIFO_EMPTY&#160;</td><td class="fielddoc"><p>The FIFO is empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab8fdf71a787afdec43916b7568ee8cd2a78244b1ef673067d7cdffab72e79bc86"></a>NRF24L01_STATUS_FIFO_FULL&#160;</td><td class="fielddoc"><p>The FIFO is full. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab8fdf71a787afdec43916b7568ee8cd2aafb20be568a51418fa0a7b93d1b80e22"></a>NRF24L01_STATUS_FIFO_ERROR&#160;</td><td class="fielddoc"><p>Impossible state: FIFO cannot be empty and full at the same time. </p>
</td></tr>
</table>

</div>
</div>
<a id="ad0ece904a0fd6784cf7675ce277c5221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ece904a0fd6784cf7675ce277c5221">&#9670;&nbsp;</a></span>nrf24l01_fifo_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ad0ece904a0fd6784cf7675ce277c5221">nrf24l01_fifo_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad0ece904a0fd6784cf7675ce277c5221aeac5f2bca521fd860d0141f40b35d2ab"></a>NRF24L01_RX_FIFO&#160;</td><td class="fielddoc"><p>RX FIFO. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0ece904a0fd6784cf7675ce277c5221aea7dadf060bb130df32a5055ea76c3ea"></a>NRF24L01_TX_FIFO&#160;</td><td class="fielddoc"><p>TX_FIFO. </p>
</td></tr>
</table>

</div>
</div>
<a id="a2e35d6210bc14e3010061dcc840f3174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e35d6210bc14e3010061dcc840f3174">&#9670;&nbsp;</a></span>nrf24l01_operational_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a2e35d6210bc14e3010061dcc840f3174">nrf24l01_operational_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2e35d6210bc14e3010061dcc840f3174a9f1638ad27a6ed6dfc156a65e11106a7"></a>NRF24L01_MODE_RX&#160;</td><td class="fielddoc"><p>PRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2e35d6210bc14e3010061dcc840f3174aba92a9ef213fd80d87b0abd16ffeef9f"></a>NRF24L01_MODE_TX&#160;</td><td class="fielddoc"><p>PTX. </p>
</td></tr>
</table>

</div>
</div>
<a id="a2018aa2bf9fb336d58f323b71be8f086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2018aa2bf9fb336d58f323b71be8f086">&#9670;&nbsp;</a></span>nrf24l01_pipe_aa_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a2018aa2bf9fb336d58f323b71be8f086">nrf24l01_pipe_aa_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2018aa2bf9fb336d58f323b71be8f086ace5307121f92e0d42574169ecea7ff60"></a>NRF24L01_AA_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2018aa2bf9fb336d58f323b71be8f086a340f1d33ae05661e66d0e7e395981ce0"></a>NRF24L01_AA_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a0f8a4b75aa513292f26f863101323039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8a4b75aa513292f26f863101323039">&#9670;&nbsp;</a></span>nrf24l01_pipe_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a0f8a4b75aa513292f26f863101323039">nrf24l01_pipe_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0f8a4b75aa513292f26f863101323039aadc1fe10546b2f0a793b540a3d81ad64"></a>NRF24L01_PIPE_DISABLED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f8a4b75aa513292f26f863101323039a7f67bd1a4fe870302d78fa0fcf51985b"></a>NRF24L01_PIPE_ENABLED&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ac835ed70d839160974a8a370302ceda4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac835ed70d839160974a8a370302ceda4">&#9670;&nbsp;</a></span>nrf24l01_pipe_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ad5ec0fa4882bf22516a1a91a13602bf0"></a>NRF24L01_PIPE0&#160;</td><td class="fielddoc"><p>pipe0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ab7ea674d21993c2ba0de2a3ebc3a1888"></a>NRF24L01_PIPE1&#160;</td><td class="fielddoc"><p>pipe1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4a2974a4e64baed0535bb7b5e0ac03f81d"></a>NRF24L01_PIPE2&#160;</td><td class="fielddoc"><p>pipe2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ae96b441bb9dec288e1c4d48e4d073158"></a>NRF24L01_PIPE3&#160;</td><td class="fielddoc"><p>pipe3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4a82887ccca2045f6ee03ea0ca6e2e1748"></a>NRF24L01_PIPE4&#160;</td><td class="fielddoc"><p>pipe4 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4a65805e1f8ef3a998c7fc40ed3f9e23c7"></a>NRF24L01_PIPE5&#160;</td><td class="fielddoc"><p>pipe5 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ab0c07f44da36bff2c76a195d0554f7bb"></a>NRF24L01_PIPETX&#160;</td><td class="fielddoc"><p>TX address (not a pipe in fact) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ad89fa4ed0168d5ed191152999575e704"></a>NRF24L01_PIPE_UNKNOWN&#160;</td><td class="fielddoc"><p>pipe unknown (usually signifies rx pipe is empty) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4a3810a4e625c1effcdfb39c6be793df93"></a>NRF24L01_ALL_RX_PIPES&#160;</td><td class="fielddoc"><p>Used for configuring all RX pipes at the same time. </p>
</td></tr>
</table>

</div>
</div>
<a id="a2969b80f1595f56480834439ce99a90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2969b80f1595f56480834439ce99a90f">&#9670;&nbsp;</a></span>nrf24l01_power_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a2969b80f1595f56480834439ce99a90f">nrf24l01_power_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2969b80f1595f56480834439ce99a90fa301a6b738e9829a2e080d0d09ccaa52f"></a>NRF24L01_PWR_DOWN&#160;</td><td class="fielddoc"><p>Power down. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2969b80f1595f56480834439ce99a90fa7f11c5de95e8d07e3fca776867e6edaf"></a>NRF24L01_PWR_UP&#160;</td><td class="fielddoc"><p>Power up. </p>
</td></tr>
</table>

</div>
</div>
<a id="a1f6226bf9c94a81ffa0edc12beb3bb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6226bf9c94a81ffa0edc12beb3bb58">&#9670;&nbsp;</a></span>nrf24l01_tx_power_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58">nrf24l01_tx_power_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1f6226bf9c94a81ffa0edc12beb3bb58ab6ff3d31fe1ebac155c1c5b6d30119d7"></a>NRF24L01_TXPWR_18DBM&#160;</td><td class="fielddoc"><p>-18dBm </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f6226bf9c94a81ffa0edc12beb3bb58a37ecf35739726a6b860b9aaeaaaebe41"></a>NRF24L01_TXPWR_12DBM&#160;</td><td class="fielddoc"><p>-12dBm </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f6226bf9c94a81ffa0edc12beb3bb58ad1ed4ab70c88f3753a7c1f32b9ef60fc"></a>NRF24L01_TXPWR_6DBM&#160;</td><td class="fielddoc"><p>-6dBm </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f6226bf9c94a81ffa0edc12beb3bb58a1e95271bf74c9a33eb31ecc6a2f0698d"></a>NRF24L01_TXPWR_0DBM&#160;</td><td class="fielddoc"><p>0dBm </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="anrf24l01__defs_8h_html_a86c93150a41fc94e5c71dcb94014f6af"><div class="ttname"><a href="nrf24l01__defs_8h.html#a86c93150a41fc94e5c71dcb94014f6af">NRF24L01_CONFIG_REG_BIT_CRCO</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_CRCO</div><div class="ttdoc">CRCO[2] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:192</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a5b907ad1b65bae1c84c1025741a305c0"><div class="ttname"><a href="nrf24l01__defs_8h.html#a5b907ad1b65bae1c84c1025741a305c0">NRF24L01_DYNPD_REG_BIT_DPL_P3</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P3</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:253</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_abd053e5d74243e0631e0c7c2d490cfa4"><div class="ttname"><a href="nrf24l01__defs_8h.html#abd053e5d74243e0631e0c7c2d490cfa4">NRF24L01_EN_AA_REG_BIT_ENAA_P3</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P3</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:198</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_ae7baf256acf0559807dc0caf2479a4e2"><div class="ttname"><a href="nrf24l01__defs_8h.html#ae7baf256acf0559807dc0caf2479a4e2">NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</div><div class="ttdoc">TX_FULL[6] status bit in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:246</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a4b85a513bebb44da033bb14ceb9f0a78"><div class="ttname"><a href="nrf24l01__defs_8h.html#a4b85a513bebb44da033bb14ceb9f0a78">NRF24L01_FEATURE_REG_BIT_EN_DPL</a></div><div class="ttdeci">#define NRF24L01_FEATURE_REG_BIT_EN_DPL</div><div class="ttdoc">EN_DPL[2] bit in FEATURE register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:258</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_aba57489490c88664da4969efbd8bebcf"><div class="ttname"><a href="nrf24l01__defs_8h.html#aba57489490c88664da4969efbd8bebcf">NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT</a></div><div class="ttdeci">#define NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT</div><div class="ttdoc">PLOS_CNT[7:4] lost packet count bits in OBSERVE_TX register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:228</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_aef9765800247b3682b53571ec1befebe"><div class="ttname"><a href="nrf24l01__defs_8h.html#aef9765800247b3682b53571ec1befebe">NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK</a></div><div class="ttdeci">#define NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK</div><div class="ttdoc">PLL_LOCK[5] bit in RF_SETUP register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:217</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a40bc85952ef764e0e62b756e3a86bd2f"><div class="ttname"><a href="nrf24l01__defs_8h.html#a40bc85952ef764e0e62b756e3a86bd2f">NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK</a></div><div class="ttdeci">#define NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK</div><div class="ttdoc">EN_DYN_ACK[0] bit in FEATURE register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:260</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a87cdeb4d1a693f8a60a474cdc726a541"><div class="ttname"><a href="nrf24l01__defs_8h.html#a87cdeb4d1a693f8a60a474cdc726a541">NRF24L01_STATUS_REG_BIT_RX_DR</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BIT_RX_DR</div><div class="ttdoc">RX_DR[6] interrupt flag bit in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:222</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a172d9d8a92a7d01c2bb099c119924097"><div class="ttname"><a href="nrf24l01__defs_8h.html#a172d9d8a92a7d01c2bb099c119924097">NRF24L01_SETUP_RETR_REG_BITS_ARD</a></div><div class="ttdeci">#define NRF24L01_SETUP_RETR_REG_BITS_ARD</div><div class="ttdoc">ARD[7:4] bits in SETUP_RETR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:212</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a110a62b986c828e8fb33224456bc7701"><div class="ttname"><a href="nrf24l01__defs_8h.html#a110a62b986c828e8fb33224456bc7701">NRF24L01_EN_RXADDR_REG_BIT_ERX_P5</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P5</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:203</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a9d52b8ddcff97ff40c2809687da106d8"><div class="ttname"><a href="nrf24l01__defs_8h.html#a9d52b8ddcff97ff40c2809687da106d8">NRF24L01_STATUS_REG_BIT_TX_DS</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BIT_TX_DS</div><div class="ttdoc">TX_DS[5] interrupt flag bit in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:223</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a4b0b5a0edf62ea3223e1a7c442155a64"><div class="ttname"><a href="nrf24l01__defs_8h.html#a4b0b5a0edf62ea3223e1a7c442155a64">NRF24L01_EN_AA_REG_BIT_ENAA_P1</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P1</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:200</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_afb58388c5ed1aa20f6c59fded51a1e83"><div class="ttname"><a href="nrf24l01__defs_8h.html#afb58388c5ed1aa20f6c59fded51a1e83">NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</div><div class="ttdoc">TX_REUSE[5] status bit in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:245</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_af4f3994a6d6ab185a8924c6abf8eaa9e"><div class="ttname"><a href="nrf24l01__defs_8h.html#af4f3994a6d6ab185a8924c6abf8eaa9e">NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</div><div class="ttdoc">TX_DS[5] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:189</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a53c3e47c67cd0f3ab4810ac49cec823d"><div class="ttname"><a href="nrf24l01__defs_8h.html#a53c3e47c67cd0f3ab4810ac49cec823d">NRF24L01_RF_SETUP_REG_BITS_RF_PWR</a></div><div class="ttdeci">#define NRF24L01_RF_SETUP_REG_BITS_RF_PWR</div><div class="ttdoc">RF_PWR[2:1] bits in RF_SETUP register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:219</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a5583dfd06a0bf72e08fa6d70fbf5bec2"><div class="ttname"><a href="nrf24l01__defs_8h.html#a5583dfd06a0bf72e08fa6d70fbf5bec2">NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</div><div class="ttdoc">MAX_RT[4] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:190</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a53517492dc16ee2f186aec29b00208f1"><div class="ttname"><a href="nrf24l01__defs_8h.html#a53517492dc16ee2f186aec29b00208f1">NRF24L01_DYNPD_REG_BIT_DPL_P0</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P0</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:256</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a420b4a05f738b72880dbcef809dc9ce0"><div class="ttname"><a href="nrf24l01__defs_8h.html#a420b4a05f738b72880dbcef809dc9ce0">NRF24L01_STATUS_REG_BIT_MAX_RT</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BIT_MAX_RT</div><div class="ttdoc">MAX_RT[4] interrupt flag bit in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:224</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_ab81a4fe1bfdb985b3d70c6177d0193ea"><div class="ttname"><a href="nrf24l01__defs_8h.html#ab81a4fe1bfdb985b3d70c6177d0193ea">NRF24L01_DYNPD_REG_BIT_DPL_P1</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P1</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:255</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_aaa23d4f4f3baf923f14efaf6c4a81634"><div class="ttname"><a href="nrf24l01__defs_8h.html#aaa23d4f4f3baf923f14efaf6c4a81634">NRF24L01_CONFIG_REG_BIT_PWR_UP</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_PWR_UP</div><div class="ttdoc">PWR_UP[1] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:193</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a495f104a00541af9187c9609b81f425e"><div class="ttname"><a href="nrf24l01__defs_8h.html#a495f104a00541af9187c9609b81f425e">NRF24L01_RF_SETUP_REG_BIT_RF_DR</a></div><div class="ttdeci">#define NRF24L01_RF_SETUP_REG_BIT_RF_DR</div><div class="ttdoc">RF_DR[4] bit in RF_SETUP register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:218</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a5fb8820dd499ab41d2f03eefa4c4a4ab"><div class="ttname"><a href="nrf24l01__defs_8h.html#a5fb8820dd499ab41d2f03eefa4c4a4ab">NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</div><div class="ttdoc">RX_FULL[1] status bit in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:248</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a37ad5787c92303338675bf2567b452e2"><div class="ttname"><a href="nrf24l01__defs_8h.html#a37ad5787c92303338675bf2567b452e2">NRF24L01_SETUP_RETR_REG_BITS_ARC</a></div><div class="ttdeci">#define NRF24L01_SETUP_RETR_REG_BITS_ARC</div><div class="ttdoc">ARC[3:0] bits in SETUP_RETR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:213</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_afc82f1b356f7e93f59691d7055faf111"><div class="ttname"><a href="nrf24l01__defs_8h.html#afc82f1b356f7e93f59691d7055faf111">NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</div><div class="ttdoc">RX_EMPTY[0] status bit in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:249</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_aab81cb4636b051ee82d369429c3dfc97"><div class="ttname"><a href="nrf24l01__defs_8h.html#aab81cb4636b051ee82d369429c3dfc97">NRF24L01_DYNPD_REG_BIT_DPL_P2</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P2</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:254</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a1b2f06df93ea13f904f12a38e9d18b8e"><div class="ttname"><a href="nrf24l01__defs_8h.html#a1b2f06df93ea13f904f12a38e9d18b8e">NRF24L01_DYNPD_REG_BIT_DPL_P5</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P5</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:251</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_acbf49029ffa1a2ebc51a1d701318734e"><div class="ttname"><a href="nrf24l01__defs_8h.html#acbf49029ffa1a2ebc51a1d701318734e">NRF24L01_EN_AA_REG_BIT_ENAA_P5</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P5</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:196</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_aaef3b9cc042253007cc2da9110a26311"><div class="ttname"><a href="nrf24l01__defs_8h.html#aaef3b9cc042253007cc2da9110a26311">NRF24L01_STATUS_REG_BITS_RX_P_NO</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BITS_RX_P_NO</div><div class="ttdoc">RX_P_NO[3:1] pipe number bits in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:225</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a69624aff4d39f013e27d2de3f0570c96"><div class="ttname"><a href="nrf24l01__defs_8h.html#a69624aff4d39f013e27d2de3f0570c96">NRF24L01_EN_AA_REG_BIT_ENAA_P2</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P2</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:199</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a0055fa74ca23ed1298c775ed5d3c6f8a"><div class="ttname"><a href="nrf24l01__defs_8h.html#a0055fa74ca23ed1298c775ed5d3c6f8a">NRF24L01_EN_RXADDR_REG_BIT_ERX_P1</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P1</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:207</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a8b58638de626b7edbbbb339295c39d71"><div class="ttname"><a href="nrf24l01__defs_8h.html#a8b58638de626b7edbbbb339295c39d71">NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT</a></div><div class="ttdeci">#define NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT</div><div class="ttdoc">ARC_CNT[3:0] resent packet count bits in OBSERVE_TX register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:229</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a796c669655b7fe2c98ac33159dc09b7d"><div class="ttname"><a href="nrf24l01__defs_8h.html#a796c669655b7fe2c98ac33159dc09b7d">NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR</a></div><div class="ttdeci">#define NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR</div><div class="ttdoc">LNA_HCURR[0] bit in RF_SETUP register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:220</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_af07a996a70a3bee7953b416d1a32b002"><div class="ttname"><a href="nrf24l01__defs_8h.html#af07a996a70a3bee7953b416d1a32b002">NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</div><div class="ttdoc">RX_DR[6] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:188</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_af19a2bbb619d22d23361d6fb337ee696"><div class="ttname"><a href="nrf24l01__defs_8h.html#af19a2bbb619d22d23361d6fb337ee696">NRF24L01_EN_RXADDR_REG_BIT_ERX_P2</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P2</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:206</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a667807ef7dcd76644bf962e2f9201214"><div class="ttname"><a href="nrf24l01__defs_8h.html#a667807ef7dcd76644bf962e2f9201214">NRF24L01_EN_RXADDR_REG_BIT_ERX_P3</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P3</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:205</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_ab47cc5e8cbc0ab4ce27d17922243c53d"><div class="ttname"><a href="nrf24l01__defs_8h.html#ab47cc5e8cbc0ab4ce27d17922243c53d">NRF24L01_CONFIG_REG_BIT_EN_CRC</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_EN_CRC</div><div class="ttdoc">EN_CRC[3] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:191</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a1f955ff7e6783511cef35bcafb90ef2c"><div class="ttname"><a href="nrf24l01__defs_8h.html#a1f955ff7e6783511cef35bcafb90ef2c">NRF24L01_EN_AA_REG_BIT_ENAA_P4</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P4</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:197</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a624204a11f1a8bf5cc8f706f85da1ca7"><div class="ttname"><a href="nrf24l01__defs_8h.html#a624204a11f1a8bf5cc8f706f85da1ca7">NRF24L01_DYNPD_REG_BIT_DPL_P4</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P4</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:252</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a9bc0e8f67ae6f89af0797280511f28e1"><div class="ttname"><a href="nrf24l01__defs_8h.html#a9bc0e8f67ae6f89af0797280511f28e1">NRF24L01_STATUS_REG_BIT_TX_FULL</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BIT_TX_FULL</div><div class="ttdoc">TX_FULL[0] flag bit in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:226</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a8a7a179f3f0746249c7a1dc354fac1a6"><div class="ttname"><a href="nrf24l01__defs_8h.html#a8a7a179f3f0746249c7a1dc354fac1a6">NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</div><div class="ttdoc">TX_EMPTY[4] status bits [5:4] in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:247</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_ab3e77e8cf2f8480c38d5f0911d09db0b"><div class="ttname"><a href="nrf24l01__defs_8h.html#ab3e77e8cf2f8480c38d5f0911d09db0b">NRF24L01_EN_RXADDR_REG_BIT_ERX_P0</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P0</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:208</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_aaa8ba84687af61aa404bc4c55d8bea58"><div class="ttname"><a href="nrf24l01__defs_8h.html#aaa8ba84687af61aa404bc4c55d8bea58">NRF24L01_CONFIG_REG_BIT_PRIM_RX</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_PRIM_RX</div><div class="ttdoc">PRIM_RX[0] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:194</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a28198919ed370728c240b5b54a724a5a"><div class="ttname"><a href="nrf24l01__defs_8h.html#a28198919ed370728c240b5b54a724a5a">NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY</a></div><div class="ttdeci">#define NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY</div><div class="ttdoc">EN_ACK_PAY[1] bit in FEATURE register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:259</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_ac2b508cebf1521e07d4a03657443bf9f"><div class="ttname"><a href="nrf24l01__defs_8h.html#ac2b508cebf1521e07d4a03657443bf9f">NRF24L01_EN_AA_REG_BIT_ENAA_P0</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P0</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:201</div></div>
<div class="ttc" id="anrf24l01__defs_8h_html_a35644cd0fae11474735e7d1c6fa02d46"><div class="ttname"><a href="nrf24l01__defs_8h.html#a35644cd0fae11474735e7d1c6fa02d46">NRF24L01_EN_RXADDR_REG_BIT_ERX_P4</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P4</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:204</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
