module wideexpr_00870(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (s5)>>>(($signed({1{2'sb11}}))^((($signed(s5))+({2{(+((4'sb0100)>>>(s3)))<<<(4'b0111)}}))>>>({4{(((ctrl[0]?$signed(4'sb1110):(2'b00)^~(3'sb001)))<<<(((1'b0)>>>(2'sb10))-($unsigned(5'sb11100))))<<((ctrl[2]?(1'sb0)-(1'sb0):($unsigned(3'sb101))&(|(s2))))}})));
  assign y1 = 4'b0100;
  assign y2 = ^((ctrl[5]?(ctrl[3]?((ctrl[3]?$signed($signed((5'sb00110)>>>(s2))):s1))&((+($signed($signed(s6))))<<<((3'b101)^({1{u7}}))):5'sb01001):((ctrl[0]?(ctrl[2]?1'sb1:(ctrl[1]?(6'sb110000)>>($signed(6'sb110101)):(ctrl[1]?(1'sb1)>>>(u3):(1'sb1)>>(s2)))):3'sb111))+((-(($signed(5'sb11001))!=((+(s5))&((s6)-(s3)))))+(5'sb01110))));
  assign y3 = {((ctrl[5]?(5'sb00000)^~($signed((-($signed($signed(1'sb0))))<<(u7))):3'sb010))<<({1{$signed((1'sb0)+(({1{(ctrl[3]?(ctrl[4]?4'sb0011:3'sb001):(s2)|(s7))}})|(u2)))}}),(s7)+({1{$signed((-((+(^(s0)))|(2'sb00)))|((((6'sb011100)<<<(s2))>>>(4'sb1111))|((($signed(s4))>>(2'sb01))>>>(({5'sb00010})<({2{s5}})))))}}),2'b10};
  assign y4 = (ctrl[7]?($signed(+($unsigned(((ctrl[5]?(2'b01)^~({1{3'sb100}}):((s5)^~(s4))<=(6'sb011110)))+(!(((s7)>>(5'sb10110))<((u4)<<<(u7))))))))|(((ctrl[6]?((ctrl[4]?+(s5):$signed(3'sb111)))<<(({u3})==(u4)):4'sb1001))>>>(+((ctrl[3]?(ctrl[5]?(ctrl[2]?5'sb00011:-((6'sb110110)==(4'sb0001))):s1):5'sb00010)))):1'sb1);
  assign y5 = 3'sb100;
  assign y6 = ({5'sb11100})>>((ctrl[0]?(s3)>>($signed((ctrl[1]?s6:s1))):({(1'b1)!=(6'sb001001)})<=((~&(5'sb01010))^~({3{s4}}))));
  assign y7 = $signed((ctrl[4]?(4'sb1010)>>(4'b0001):5'sb11101));
endmodule
