#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Apr 17 15:25:44 2018
# Process ID: 4604
# Log file: E:/labo3/labo3/ip_repo/led_ip_1.0/led_ip_v1.0_project/vivado.log
# Journal file: E:/labo3/labo3/ip_repo/led_ip_1.0/led_ip_v1.0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:\labo3\labo3\ip_repo\led_ip_1.0\led_ip_v1.0_project\led_ip_v1.0_project.xpr}
INFO: [Project 1-313] Project file moved from 'e:/ip_repo/led_ip_1.0/led_ip_v1.0_project' since last save.
Scanning sources...
Finished scanning sources
ipx::open_ipxact_file {E:/labo3/labo3/ip_repo/led_ip_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/labo3/labo3/ip_repo/led_ip_1.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/labo3/labo3/ip_repo/led_ip_1.0' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'e:/labo3/labo3/ip_repo/led_ip_1.0/led_ip_v1.0_project'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
set_property supported_families {{artix7} {Pre-Production}} [ipx::current_core]
set_property supported_families {{artix7} {Pre-Production}} [ipx::current_core]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "E:/labo3/labo3/ip_repo/led_ip_1.0/src/lab3_user_logic.vhd" into library xil_defaultlib [E:/labo3/labo3/ip_repo/led_ip_1.0/src/lab3_user_logic.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/labo3/labo3/ip_repo/led_ip_1.0/hdl/led_ip_v1_0.vhd" into library xil_defaultlib [E:/labo3/labo3/ip_repo/led_ip_1.0/hdl/led_ip_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/labo3/labo3/ip_repo/led_ip_1.0/hdl/led_ip_v1_0_S_AXI.vhd" into library xil_defaultlib [E:/labo3/labo3/ip_repo/led_ip_1.0/hdl/led_ip_v1_0_S_AXI.vhd:1]
[Tue Apr 17 15:36:02 2018] Launched synth_1...
Run output will be captured here: E:/labo3/labo3/ip_repo/led_ip_1.0/led_ip_v1.0_project/led_ip_v1.0_project.runs/synth_1/runme.log
set_property core_revision {2} [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/labo3/labo3/ip_repo/led_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/labo3/labo3/ip_repo/led_ip_1.0'
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 17 17:32:54 2018...
