Determining the location of the ModelSim executable...

Using: g:/fpga/17.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off sha256 -c sha256 --vector_source="G:/FPGA/sha256_3/Waveform2.vwf" --testbench_file="G:/FPGA/sha256_3/simulation/qsim/Waveform2.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Dec 05 22:47:11 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off sha256 -c sha256 --vector_source=G:/FPGA/sha256_3/Waveform2.vwf --testbench_file=G:/FPGA/sha256_3/simulation/qsim/Waveform2.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

g output pin "hash_output[2]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="G:/FPGA/sha256_3/simulation/qsim/" sha256 -c sha256

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Dec 05 22:47:13 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=G:/FPGA/sha256_3/simulation/qsim/ sha256 -c sha256
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file sha256.vho in folder "G:/FPGA/sha256_3/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Wed Dec 05 22:47:17 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

G:/FPGA/sha256_3/simulation/qsim/sha256.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

g:/fpga/17.0/modelsim_ase/win32aloem//vsim -c -do sha256.do

Reading G:/FPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do sha256.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:18 on Dec 05,2018
# vcom -work work sha256.vho 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity sha256

# -- Compiling architecture structure of sha256

# -- Loading package STANDARD
# End time: 22:47:21 on Dec 05,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:21 on Dec 05,2018
# vcom -work work Waveform2.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sha256_vhd_vec_tst
# -- Compiling architecture sha256_arch of sha256_vhd_vec_tst
# End time: 22:47:21 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# after#1

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

Error: can't read "FileWatch(fileName)": no such element in array

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading G:/FPGA/sha256_3/Waveform2.vwf...

Reading G:/FPGA/sha256_3/simulation/qsim/sha256.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to G:/FPGA/sha256_3/simulation/qsim/sha256_20181205224741.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.