<stg><name>fir</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @fir_Pipeline_TDL, i32 %shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:10 %store_ln36 = store i5 10, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %store_ln36 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @fir_Pipeline_TDL, i32 %shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln29 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln29"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:9 %store_ln35 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln36 = br void %for.inc10

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc10:0 %i = load i5 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
for.inc10:1 %zext_ln36 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc10:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc10:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc10:4 %br_ln36 = br i1 %tmp, void %for.inc10.split, void %for.end12

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10.split:2 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
for.inc10.split:3 %shift_reg_load = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10.split:4 %fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="fir_int_int_c_addr"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
for.inc10.split:5 %fir_int_int_c_load = load i4 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc10.split:8 %add_ln36 = add i5 %i, i5 31

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10.split:9 %store_ln36 = store i5 %add_ln36, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end12:0 %acc_load_1 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end12:1 %write_ln39 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.end12:2 %ret_ln39 = ret

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc10.split:0 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc10.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
for.inc10.split:3 %shift_reg_load = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
for.inc10.split:5 %fir_int_int_c_load = load i4 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc10.split:6 %mul_ln38 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc10.split:7 %acc_1 = add i32 %mul_ln38, i32 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10.split:10 %store_ln36 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc10.split:11 %br_ln36 = br void %for.inc10

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="49" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="50" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="acc" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_52" to="i_1" fromId="52" toId="7">
</dataflow>
<dataflow id="56" from="fir_Pipeline_TDL" to="call_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="shift_reg" to="call_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="59" from="StgValue_58" to="store_ln36" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="i_1" to="store_ln36" fromId="7" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln36" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="acc" to="store_ln36" fromId="6" toId="10">
</dataflow>
<dataflow id="64" from="fir_Pipeline_TDL" to="call_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="65" from="shift_reg" to="call_ln0" fromId="50" toId="11">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln29" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="empty_1" to="spectopmodule_ln29" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="y" to="specbitsmap_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="y" to="specinterface_ln0" fromId="48" toId="14">
</dataflow>
<dataflow id="77" from="empty" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="97" from="x" to="specbitsmap_ln0" fromId="49" toId="15">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="99" from="x" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="100" from="empty" to="specinterface_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="118" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="117" toId="17">
</dataflow>
<dataflow id="119" from="x" to="x_read" fromId="49" toId="17">
</dataflow>
<dataflow id="120" from="x_read" to="store_ln35" fromId="17" toId="18">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln35" fromId="121" toId="18">
</dataflow>
<dataflow id="123" from="i_1" to="i" fromId="7" toId="20">
</dataflow>
<dataflow id="124" from="i" to="zext_ln36" fromId="20" toId="21">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="125" toId="22">
</dataflow>
<dataflow id="127" from="i" to="tmp" fromId="20" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_128" to="tmp" fromId="128" toId="22">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="130" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_132" to="empty" fromId="132" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_132" to="empty" fromId="132" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_132" to="empty" fromId="132" toId="23">
</dataflow>
<dataflow id="136" from="tmp" to="br_ln36" fromId="22" toId="24">
</dataflow>
<dataflow id="137" from="shift_reg" to="shift_reg_addr" fromId="50" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_138" to="shift_reg_addr" fromId="138" toId="25">
</dataflow>
<dataflow id="140" from="zext_ln36" to="shift_reg_addr" fromId="21" toId="25">
</dataflow>
<dataflow id="141" from="shift_reg_addr" to="shift_reg_load" fromId="25" toId="26">
</dataflow>
<dataflow id="142" from="fir_int_int_c" to="fir_int_int_c_addr" fromId="51" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_138" to="fir_int_int_c_addr" fromId="138" toId="27">
</dataflow>
<dataflow id="144" from="zext_ln36" to="fir_int_int_c_addr" fromId="21" toId="27">
</dataflow>
<dataflow id="145" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="27" toId="28">
</dataflow>
<dataflow id="146" from="i" to="add_ln36" fromId="20" toId="29">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln36" fromId="147" toId="29">
</dataflow>
<dataflow id="149" from="add_ln36" to="store_ln36" fromId="29" toId="30">
</dataflow>
<dataflow id="150" from="i_1" to="store_ln36" fromId="7" toId="30">
</dataflow>
<dataflow id="151" from="acc" to="acc_load_1" fromId="6" toId="31">
</dataflow>
<dataflow id="153" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln39" fromId="152" toId="32">
</dataflow>
<dataflow id="154" from="y" to="write_ln39" fromId="48" toId="32">
</dataflow>
<dataflow id="155" from="acc_load_1" to="write_ln39" fromId="31" toId="32">
</dataflow>
<dataflow id="156" from="acc" to="acc_load" fromId="6" toId="34">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="157" toId="35">
</dataflow>
<dataflow id="160" from="empty_2" to="specloopname_ln32" fromId="159" toId="35">
</dataflow>
<dataflow id="161" from="shift_reg_addr" to="shift_reg_load" fromId="25" toId="36">
</dataflow>
<dataflow id="162" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="27" toId="37">
</dataflow>
<dataflow id="163" from="fir_int_int_c_load" to="mul_ln38" fromId="37" toId="38">
</dataflow>
<dataflow id="164" from="shift_reg_load" to="mul_ln38" fromId="36" toId="38">
</dataflow>
<dataflow id="165" from="mul_ln38" to="acc_1" fromId="38" toId="39">
</dataflow>
<dataflow id="166" from="acc_load" to="acc_1" fromId="34" toId="39">
</dataflow>
<dataflow id="167" from="acc_1" to="store_ln36" fromId="39" toId="40">
</dataflow>
<dataflow id="168" from="acc" to="store_ln36" fromId="6" toId="40">
</dataflow>
<dataflow id="169" from="tmp" to="StgValue_4" fromId="22" toId="4">
</dataflow>
</dataflows>


</stg>
