{"vcs1":{"timestamp_begin":1730350527.630044820, "rt":2.35, "ut":0.41, "st":0.32}}
{"vcselab":{"timestamp_begin":1730350530.076480155, "rt":1.86, "ut":0.30, "st":0.21}}
{"link":{"timestamp_begin":1730350532.022784013, "rt":0.40, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730350526.863480748}
{"VCS_COMP_START_TIME": 1730350526.863480748}
{"VCS_COMP_END_TIME": 1730350534.005626133}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331040}}
{"stitch_vcselab": {"peak_mem": 231540}}
