Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 16 19:11:41 2021
| Host         : LAPTOP-T1RSJRV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: SEG7GEN/CLKDIV/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.961        0.000                      0                   19        0.331        0.000                      0                   19        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.961        0.000                      0                   19        0.331        0.000                      0                   19        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.952ns (23.596%)  route 3.083ns (76.404%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          1.248     9.227    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.351 r  SEG7GEN/CLKDIV/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.351    SEG7GEN/CLKDIV/cnt_0[15]
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[15]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.031    15.312    SEG7GEN/CLKDIV/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.952ns (23.784%)  route 3.051ns (76.216%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          1.216     9.195    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.319 r  SEG7GEN/CLKDIV/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.319    SEG7GEN/CLKDIV/cnt_0[14]
    SLICE_X3Y82          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.597    15.020    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y82          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[14]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.029    15.288    SEG7GEN/CLKDIV/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.982ns (24.160%)  route 3.083ns (75.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          1.248     9.227    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.154     9.381 r  SEG7GEN/CLKDIV/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.381    SEG7GEN/CLKDIV/cnt_0[16]
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[16]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.075    15.356    SEG7GEN/CLKDIV/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.978ns (24.276%)  route 3.051ns (75.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          1.216     9.195    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.150     9.345 r  SEG7GEN/CLKDIV/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.345    SEG7GEN/CLKDIV/cnt_0[17]
    SLICE_X3Y82          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.597    15.020    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y82          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[17]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.075    15.334    SEG7GEN/CLKDIV/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.952ns (24.653%)  route 2.910ns (75.347%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          1.075     9.054    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.178 r  SEG7GEN/CLKDIV/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.178    SEG7GEN/CLKDIV/cnt_0[10]
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.029    15.310    SEG7GEN/CLKDIV/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.978ns (25.157%)  route 2.910ns (74.843%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          1.075     9.054    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.204 r  SEG7GEN/CLKDIV/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.204    SEG7GEN/CLKDIV/cnt_0[13]
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[13]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.075    15.356    SEG7GEN/CLKDIV/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.952ns (26.215%)  route 2.680ns (73.785%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.845     8.824    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  SEG7GEN/CLKDIV/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.948    SEG7GEN/CLKDIV/cnt_0[1]
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.592    15.015    SEG7GEN/CLKDIV/CLK
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[1]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)        0.029    15.267    SEG7GEN/CLKDIV/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/tmp_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.978ns (26.739%)  route 2.680ns (73.261%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.845     8.824    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.150     8.974 r  SEG7GEN/CLKDIV/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     8.974    SEG7GEN/CLKDIV/tmp_clk_i_1_n_0
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.592    15.015    SEG7GEN/CLKDIV/CLK
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/tmp_clk_reg/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)        0.075    15.313    SEG7GEN/CLKDIV/tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.952ns (26.200%)  route 2.682ns (73.800%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.847     8.826    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.950 r  SEG7GEN/CLKDIV/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.950    SEG7GEN/CLKDIV/cnt_0[11]
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[11]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.031    15.312    SEG7GEN/CLKDIV/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.947ns (26.098%)  route 2.682ns (73.902%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.714     5.317    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  SEG7GEN/CLKDIV/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.632    SEG7GEN/CLKDIV/cnt[10]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  SEG7GEN/CLKDIV/cnt[17]_i_5/O
                         net (fo=1, routed)           0.404     7.160    SEG7GEN/CLKDIV/cnt[17]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  SEG7GEN/CLKDIV/cnt[17]_i_4/O
                         net (fo=1, routed)           0.571     7.855    SEG7GEN/CLKDIV/cnt[17]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.979 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.847     8.826    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.119     8.945 r  SEG7GEN/CLKDIV/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.945    SEG7GEN/CLKDIV/cnt_0[12]
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[12]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.075    15.356    SEG7GEN/CLKDIV/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  6.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    SEG7GEN/CLKDIV/CLK
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  SEG7GEN/CLKDIV/cnt_reg[0]/Q
                         net (fo=3, routed)           0.237     1.891    SEG7GEN/CLKDIV/cnt[0]
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.936 r  SEG7GEN/CLKDIV/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    SEG7GEN/CLKDIV/cnt_0[0]
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    SEG7GEN/CLKDIV/CLK
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[0]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.092     1.605    SEG7GEN/CLKDIV/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/tmp_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/tmp_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.093%)  route 0.298ns (56.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    SEG7GEN/CLKDIV/CLK
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/tmp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  SEG7GEN/CLKDIV/tmp_clk_reg/Q
                         net (fo=3, routed)           0.298     1.940    SEG7GEN/CLKDIV/tmp_clk_reg_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.098     2.038 r  SEG7GEN/CLKDIV/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     2.038    SEG7GEN/CLKDIV/tmp_clk_i_1_n_0
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.028    SEG7GEN/CLKDIV/CLK
    SLICE_X4Y79          FDCE                                         r  SEG7GEN/CLKDIV/tmp_clk_reg/C
                         clock pessimism             -0.514     1.513    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.107     1.620    SEG7GEN/CLKDIV/tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.274ns (47.662%)  route 0.301ns (52.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  SEG7GEN/CLKDIV/cnt_reg[5]/Q
                         net (fo=2, routed)           0.101     1.744    SEG7GEN/CLKDIV/cnt[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.098     1.842 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.199     2.041    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.048     2.089 r  SEG7GEN/CLKDIV/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.089    SEG7GEN/CLKDIV/cnt_0[3]
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.107     1.621    SEG7GEN/CLKDIV/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.275ns (47.670%)  route 0.302ns (52.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  SEG7GEN/CLKDIV/cnt_reg[5]/Q
                         net (fo=2, routed)           0.101     1.744    SEG7GEN/CLKDIV/cnt[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.098     1.842 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.200     2.042    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.049     2.091 r  SEG7GEN/CLKDIV/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.091    SEG7GEN/CLKDIV/cnt_0[5]
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[5]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.107     1.621    SEG7GEN/CLKDIV/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.271ns (47.305%)  route 0.302ns (52.695%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  SEG7GEN/CLKDIV/cnt_reg[5]/Q
                         net (fo=2, routed)           0.101     1.744    SEG7GEN/CLKDIV/cnt[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.098     1.842 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.200     2.042    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     2.087 r  SEG7GEN/CLKDIV/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.087    SEG7GEN/CLKDIV/cnt_0[4]
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[4]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.092     1.606    SEG7GEN/CLKDIV/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.271ns (47.387%)  route 0.301ns (52.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  SEG7GEN/CLKDIV/cnt_reg[5]/Q
                         net (fo=2, routed)           0.101     1.744    SEG7GEN/CLKDIV/cnt[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.098     1.842 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.199     2.041    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     2.086 r  SEG7GEN/CLKDIV/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.086    SEG7GEN/CLKDIV/cnt_0[2]
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.091     1.605    SEG7GEN/CLKDIV/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.515    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y80          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  SEG7GEN/CLKDIV/cnt_reg[7]/Q
                         net (fo=2, routed)           0.065     1.721    SEG7GEN/CLKDIV/cnt[7]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  SEG7GEN/CLKDIV/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.993    SEG7GEN/CLKDIV/data0[7]
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.108     2.101 r  SEG7GEN/CLKDIV/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.101    SEG7GEN/CLKDIV/cnt_0[7]
    SLICE_X3Y80          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y80          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.092     1.607    SEG7GEN/CLKDIV/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.516    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SEG7GEN/CLKDIV/cnt_reg[11]/Q
                         net (fo=2, routed)           0.065     1.722    SEG7GEN/CLKDIV/cnt[11]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  SEG7GEN/CLKDIV/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.994    SEG7GEN/CLKDIV/data0[11]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.108     2.102 r  SEG7GEN/CLKDIV/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.102    SEG7GEN/CLKDIV/cnt_0[11]
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.868     2.033    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y81          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDCE (Hold_fdce_C_D)         0.092     1.608    SEG7GEN/CLKDIV/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.274ns (42.230%)  route 0.375ns (57.770%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  SEG7GEN/CLKDIV/cnt_reg[5]/Q
                         net (fo=2, routed)           0.101     1.744    SEG7GEN/CLKDIV/cnt[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.098     1.842 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.273     2.115    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.048     2.163 r  SEG7GEN/CLKDIV/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.163    SEG7GEN/CLKDIV/cnt_0[9]
    SLICE_X3Y80          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y80          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[9]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.107     1.636    SEG7GEN/CLKDIV/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 SEG7GEN/CLKDIV/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7GEN/CLKDIV/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.254%)  route 0.376ns (57.746%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y79          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  SEG7GEN/CLKDIV/cnt_reg[5]/Q
                         net (fo=2, routed)           0.101     1.744    SEG7GEN/CLKDIV/cnt[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.098     1.842 r  SEG7GEN/CLKDIV/cnt[17]_i_2/O
                         net (fo=18, routed)          0.274     2.116    SEG7GEN/CLKDIV/cnt[17]_i_2_n_0
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.049     2.165 r  SEG7GEN/CLKDIV/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.165    SEG7GEN/CLKDIV/cnt_0[8]
    SLICE_X3Y80          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    SEG7GEN/CLKDIV/CLK
    SLICE_X3Y80          FDCE                                         r  SEG7GEN/CLKDIV/cnt_reg[8]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.107     1.636    SEG7GEN/CLKDIV/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     BCDCONV_A/tmpBCDout_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     BCDCONV_A/tmpBCDout_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     BCDCONV_A/tmpBCDout_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     BCDCONV_A/tmpBCDout_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     BCDCONV_B/tmpBCDout_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     SEG7GEN/CLKDIV/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     BCDCONV_A/tmpBCDout_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BCDCONV_A/tmpBCDout_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     BCDCONV_A/tmpBCDout_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     BCDCONV_A/tmpBCDout_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     BCDCONV_B/tmpBCDout_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     SEG7GEN/CLKDIV/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     SEG7GEN/CLKDIV/cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     BCDCONV_A/tmpBCDout_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     BCDCONV_A/tmpBCDout_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BCDCONV_A/tmpBCDout_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     BCDCONV_A/tmpBCDout_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     BCDCONV_B/tmpBCDout_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BCDCONV_B/tmpBCDout_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     SEG7GEN/CLKDIV/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     SEG7GEN/CLKDIV/cnt_reg[0]/C



