<dec f='master/drivers/net/octeontx/base/octeontx_io.h' l='17'/>
<doc f='master/drivers/net/octeontx/base/octeontx_io.h' l='13'>/* In Cavium OcteonTX SoC, all accesses to the device registers are
 * implicitly strongly ordered. So, The relaxed version of IO operation is
 * safe to use with out any IO memory barriers.
 */</doc>
<use f='master/drivers/net/octeontx/base/octeontx_pkovf.c' l='172' u='c'/>
<use f='master/drivers/net/octeontx/base/octeontx_pkovf.c' l='176' u='c'/>
<use f='master/drivers/net/octeontx/base/octeontx_pkovf.c' l='552' u='c'/>
