#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002151c7e01d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002151c8547b0_0 .net "PC", 31 0, v000002151c8196e0_0;  1 drivers
v000002151c854530_0 .var "clk", 0 0;
v000002151c855430_0 .net "clkout", 0 0, L_000002151c851830;  1 drivers
v000002151c855b10_0 .net "cycles_consumed", 31 0, v000002151c855610_0;  1 drivers
v000002151c855250_0 .var "rst", 0 0;
S_000002151c7e04f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002151c7e01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002151c7fe8d0 .param/l "RType" 0 4 2, C4<000000>;
P_000002151c7fe908 .param/l "add" 0 4 5, C4<100000>;
P_000002151c7fe940 .param/l "addi" 0 4 8, C4<001000>;
P_000002151c7fe978 .param/l "addu" 0 4 5, C4<100001>;
P_000002151c7fe9b0 .param/l "and_" 0 4 5, C4<100100>;
P_000002151c7fe9e8 .param/l "andi" 0 4 8, C4<001100>;
P_000002151c7fea20 .param/l "beq" 0 4 10, C4<000100>;
P_000002151c7fea58 .param/l "bne" 0 4 10, C4<000101>;
P_000002151c7fea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002151c7feac8 .param/l "j" 0 4 12, C4<000010>;
P_000002151c7feb00 .param/l "jal" 0 4 12, C4<000011>;
P_000002151c7feb38 .param/l "jr" 0 4 6, C4<001000>;
P_000002151c7feb70 .param/l "lw" 0 4 8, C4<100011>;
P_000002151c7feba8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002151c7febe0 .param/l "or_" 0 4 5, C4<100101>;
P_000002151c7fec18 .param/l "ori" 0 4 8, C4<001101>;
P_000002151c7fec50 .param/l "sgt" 0 4 6, C4<101011>;
P_000002151c7fec88 .param/l "sll" 0 4 6, C4<000000>;
P_000002151c7fecc0 .param/l "slt" 0 4 5, C4<101010>;
P_000002151c7fecf8 .param/l "slti" 0 4 8, C4<101010>;
P_000002151c7fed30 .param/l "srl" 0 4 6, C4<000010>;
P_000002151c7fed68 .param/l "sub" 0 4 5, C4<100010>;
P_000002151c7feda0 .param/l "subu" 0 4 5, C4<100011>;
P_000002151c7fedd8 .param/l "sw" 0 4 8, C4<101011>;
P_000002151c7fee10 .param/l "xor_" 0 4 5, C4<100110>;
P_000002151c7fee48 .param/l "xori" 0 4 8, C4<001110>;
L_000002151c851600 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c8516e0 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c851130 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c8517c0 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c851750 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c850db0 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c8511a0 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c8512f0 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c851830 .functor OR 1, v000002151c854530_0, v000002151c7e90a0_0, C4<0>, C4<0>;
L_000002151c851b40 .functor OR 1, L_000002151c8a0700, L_000002151c89f760, C4<0>, C4<0>;
L_000002151c850cd0 .functor AND 1, L_000002151c89e860, L_000002151c89f120, C4<1>, C4<1>;
L_000002151c851210 .functor NOT 1, v000002151c855250_0, C4<0>, C4<0>, C4<0>;
L_000002151c851910 .functor OR 1, L_000002151c89efe0, L_000002151c89f080, C4<0>, C4<0>;
L_000002151c850d40 .functor OR 1, L_000002151c851910, L_000002151c89f4e0, C4<0>, C4<0>;
L_000002151c851980 .functor OR 1, L_000002151c89fda0, L_000002151c8b51f0, C4<0>, C4<0>;
L_000002151c8519f0 .functor AND 1, L_000002151c89fe40, L_000002151c851980, C4<1>, C4<1>;
L_000002151c850c60 .functor OR 1, L_000002151c8b5c90, L_000002151c8b5d30, C4<0>, C4<0>;
L_000002151c850f70 .functor AND 1, L_000002151c8b55b0, L_000002151c850c60, C4<1>, C4<1>;
L_000002151c850e20 .functor NOT 1, L_000002151c851830, C4<0>, C4<0>, C4<0>;
v000002151c819280_0 .net "ALUOp", 3 0, v000002151c7e89c0_0;  1 drivers
v000002151c819140_0 .net "ALUResult", 31 0, v000002151c81ae00_0;  1 drivers
v000002151c819780_0 .net "ALUSrc", 0 0, v000002151c7e7980_0;  1 drivers
v000002151c81d200_0 .net "ALUin2", 31 0, L_000002151c8b50b0;  1 drivers
v000002151c81e600_0 .net "MemReadEn", 0 0, v000002151c7e82e0_0;  1 drivers
v000002151c81d840_0 .net "MemWriteEn", 0 0, v000002151c7e86a0_0;  1 drivers
v000002151c81ee20_0 .net "MemtoReg", 0 0, v000002151c7e9000_0;  1 drivers
v000002151c81e6a0_0 .net "PC", 31 0, v000002151c8196e0_0;  alias, 1 drivers
v000002151c81d2a0_0 .net "PCPlus1", 31 0, L_000002151c8a05c0;  1 drivers
v000002151c81e920_0 .net "PCsrc", 0 0, v000002151c81a4a0_0;  1 drivers
v000002151c81ec40_0 .net "RegDst", 0 0, v000002151c7e7ac0_0;  1 drivers
v000002151c81d0c0_0 .net "RegWriteEn", 0 0, v000002151c7e77a0_0;  1 drivers
v000002151c81e240_0 .net "WriteRegister", 4 0, L_000002151c89eae0;  1 drivers
v000002151c81d660_0 .net *"_ivl_0", 0 0, L_000002151c851600;  1 drivers
L_000002151c856850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002151c81eba0_0 .net/2u *"_ivl_10", 4 0, L_000002151c856850;  1 drivers
L_000002151c856c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c81db60_0 .net *"_ivl_101", 15 0, L_000002151c856c40;  1 drivers
v000002151c81cf80_0 .net *"_ivl_102", 31 0, L_000002151c89f620;  1 drivers
L_000002151c856c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c81dd40_0 .net *"_ivl_105", 25 0, L_000002151c856c88;  1 drivers
L_000002151c856cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c81d340_0 .net/2u *"_ivl_106", 31 0, L_000002151c856cd0;  1 drivers
v000002151c81d160_0 .net *"_ivl_108", 0 0, L_000002151c89e860;  1 drivers
L_000002151c856d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002151c81d8e0_0 .net/2u *"_ivl_110", 5 0, L_000002151c856d18;  1 drivers
v000002151c81e1a0_0 .net *"_ivl_112", 0 0, L_000002151c89f120;  1 drivers
v000002151c81e9c0_0 .net *"_ivl_115", 0 0, L_000002151c850cd0;  1 drivers
v000002151c81d480_0 .net *"_ivl_116", 47 0, L_000002151c89f440;  1 drivers
L_000002151c856d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c81dca0_0 .net *"_ivl_119", 15 0, L_000002151c856d60;  1 drivers
L_000002151c856898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002151c81dde0_0 .net/2u *"_ivl_12", 5 0, L_000002151c856898;  1 drivers
v000002151c81e4c0_0 .net *"_ivl_120", 47 0, L_000002151c89f8a0;  1 drivers
L_000002151c856da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c81df20_0 .net *"_ivl_123", 15 0, L_000002151c856da8;  1 drivers
v000002151c81e740_0 .net *"_ivl_125", 0 0, L_000002151c8a0520;  1 drivers
v000002151c81dac0_0 .net *"_ivl_126", 31 0, L_000002151c89eea0;  1 drivers
v000002151c81e560_0 .net *"_ivl_128", 47 0, L_000002151c8a0200;  1 drivers
v000002151c81e7e0_0 .net *"_ivl_130", 47 0, L_000002151c89e900;  1 drivers
v000002151c81d3e0_0 .net *"_ivl_132", 47 0, L_000002151c8a02a0;  1 drivers
v000002151c81d980_0 .net *"_ivl_134", 47 0, L_000002151c89f260;  1 drivers
v000002151c81d020_0 .net *"_ivl_14", 0 0, L_000002151c855750;  1 drivers
v000002151c81de80_0 .net *"_ivl_140", 0 0, L_000002151c851210;  1 drivers
L_000002151c856e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c81eb00_0 .net/2u *"_ivl_142", 31 0, L_000002151c856e38;  1 drivers
L_000002151c856f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002151c81d520_0 .net/2u *"_ivl_146", 5 0, L_000002151c856f10;  1 drivers
v000002151c81d5c0_0 .net *"_ivl_148", 0 0, L_000002151c89efe0;  1 drivers
L_000002151c856f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002151c81dfc0_0 .net/2u *"_ivl_150", 5 0, L_000002151c856f58;  1 drivers
v000002151c81d700_0 .net *"_ivl_152", 0 0, L_000002151c89f080;  1 drivers
v000002151c81e060_0 .net *"_ivl_155", 0 0, L_000002151c851910;  1 drivers
L_000002151c856fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002151c81e880_0 .net/2u *"_ivl_156", 5 0, L_000002151c856fa0;  1 drivers
v000002151c81d7a0_0 .net *"_ivl_158", 0 0, L_000002151c89f4e0;  1 drivers
L_000002151c8568e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002151c81ed80_0 .net/2u *"_ivl_16", 4 0, L_000002151c8568e0;  1 drivers
v000002151c81da20_0 .net *"_ivl_161", 0 0, L_000002151c850d40;  1 drivers
L_000002151c856fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c81dc00_0 .net/2u *"_ivl_162", 15 0, L_000002151c856fe8;  1 drivers
v000002151c81e100_0 .net *"_ivl_164", 31 0, L_000002151c89f6c0;  1 drivers
v000002151c81e2e0_0 .net *"_ivl_167", 0 0, L_000002151c89f800;  1 drivers
v000002151c81ea60_0 .net *"_ivl_168", 15 0, L_000002151c89f940;  1 drivers
v000002151c81e380_0 .net *"_ivl_170", 31 0, L_000002151c89fc60;  1 drivers
v000002151c81e420_0 .net *"_ivl_174", 31 0, L_000002151c89fd00;  1 drivers
L_000002151c857030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c81ece0_0 .net *"_ivl_177", 25 0, L_000002151c857030;  1 drivers
L_000002151c857078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c8522a0_0 .net/2u *"_ivl_178", 31 0, L_000002151c857078;  1 drivers
v000002151c8527a0_0 .net *"_ivl_180", 0 0, L_000002151c89fe40;  1 drivers
L_000002151c8570c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002151c852ac0_0 .net/2u *"_ivl_182", 5 0, L_000002151c8570c0;  1 drivers
v000002151c8520c0_0 .net *"_ivl_184", 0 0, L_000002151c89fda0;  1 drivers
L_000002151c857108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002151c852fc0_0 .net/2u *"_ivl_186", 5 0, L_000002151c857108;  1 drivers
v000002151c853ec0_0 .net *"_ivl_188", 0 0, L_000002151c8b51f0;  1 drivers
v000002151c853c40_0 .net *"_ivl_19", 4 0, L_000002151c855bb0;  1 drivers
v000002151c852520_0 .net *"_ivl_191", 0 0, L_000002151c851980;  1 drivers
v000002151c853d80_0 .net *"_ivl_193", 0 0, L_000002151c8519f0;  1 drivers
L_000002151c857150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002151c852200_0 .net/2u *"_ivl_194", 5 0, L_000002151c857150;  1 drivers
v000002151c853600_0 .net *"_ivl_196", 0 0, L_000002151c8b4a70;  1 drivers
L_000002151c857198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002151c852160_0 .net/2u *"_ivl_198", 31 0, L_000002151c857198;  1 drivers
L_000002151c856808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002151c852c00_0 .net/2u *"_ivl_2", 5 0, L_000002151c856808;  1 drivers
v000002151c8534c0_0 .net *"_ivl_20", 4 0, L_000002151c8552f0;  1 drivers
v000002151c852b60_0 .net *"_ivl_200", 31 0, L_000002151c8b64b0;  1 drivers
v000002151c852840_0 .net *"_ivl_204", 31 0, L_000002151c8b6730;  1 drivers
L_000002151c8571e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c852340_0 .net *"_ivl_207", 25 0, L_000002151c8571e0;  1 drivers
L_000002151c857228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c853880_0 .net/2u *"_ivl_208", 31 0, L_000002151c857228;  1 drivers
v000002151c853560_0 .net *"_ivl_210", 0 0, L_000002151c8b55b0;  1 drivers
L_000002151c857270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002151c853e20_0 .net/2u *"_ivl_212", 5 0, L_000002151c857270;  1 drivers
v000002151c852de0_0 .net *"_ivl_214", 0 0, L_000002151c8b5c90;  1 drivers
L_000002151c8572b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002151c8539c0_0 .net/2u *"_ivl_216", 5 0, L_000002151c8572b8;  1 drivers
v000002151c852020_0 .net *"_ivl_218", 0 0, L_000002151c8b5d30;  1 drivers
v000002151c8537e0_0 .net *"_ivl_221", 0 0, L_000002151c850c60;  1 drivers
v000002151c852ca0_0 .net *"_ivl_223", 0 0, L_000002151c850f70;  1 drivers
L_000002151c857300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002151c852a20_0 .net/2u *"_ivl_224", 5 0, L_000002151c857300;  1 drivers
v000002151c852660_0 .net *"_ivl_226", 0 0, L_000002151c8b5150;  1 drivers
v000002151c852700_0 .net *"_ivl_228", 31 0, L_000002151c8b6050;  1 drivers
v000002151c853a60_0 .net *"_ivl_24", 0 0, L_000002151c851130;  1 drivers
L_000002151c856928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002151c8531a0_0 .net/2u *"_ivl_26", 4 0, L_000002151c856928;  1 drivers
v000002151c8523e0_0 .net *"_ivl_29", 4 0, L_000002151c854df0;  1 drivers
v000002151c853100_0 .net *"_ivl_32", 0 0, L_000002151c8517c0;  1 drivers
L_000002151c856970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002151c852980_0 .net/2u *"_ivl_34", 4 0, L_000002151c856970;  1 drivers
v000002151c852d40_0 .net *"_ivl_37", 4 0, L_000002151c8554d0;  1 drivers
v000002151c853ba0_0 .net *"_ivl_40", 0 0, L_000002151c851750;  1 drivers
L_000002151c8569b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c852480_0 .net/2u *"_ivl_42", 15 0, L_000002151c8569b8;  1 drivers
v000002151c853240_0 .net *"_ivl_45", 15 0, L_000002151c89ff80;  1 drivers
v000002151c853ce0_0 .net *"_ivl_48", 0 0, L_000002151c850db0;  1 drivers
v000002151c852e80_0 .net *"_ivl_5", 5 0, L_000002151c855570;  1 drivers
L_000002151c856a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c8525c0_0 .net/2u *"_ivl_50", 36 0, L_000002151c856a00;  1 drivers
L_000002151c856a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c8528e0_0 .net/2u *"_ivl_52", 31 0, L_000002151c856a48;  1 drivers
v000002151c852f20_0 .net *"_ivl_55", 4 0, L_000002151c89f3a0;  1 drivers
v000002151c853060_0 .net *"_ivl_56", 36 0, L_000002151c89e9a0;  1 drivers
v000002151c8532e0_0 .net *"_ivl_58", 36 0, L_000002151c8a00c0;  1 drivers
v000002151c853380_0 .net *"_ivl_62", 0 0, L_000002151c8511a0;  1 drivers
L_000002151c856a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002151c853420_0 .net/2u *"_ivl_64", 5 0, L_000002151c856a90;  1 drivers
v000002151c8536a0_0 .net *"_ivl_67", 5 0, L_000002151c8a0020;  1 drivers
v000002151c853740_0 .net *"_ivl_70", 0 0, L_000002151c8512f0;  1 drivers
L_000002151c856ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c853920_0 .net/2u *"_ivl_72", 57 0, L_000002151c856ad8;  1 drivers
L_000002151c856b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c853b00_0 .net/2u *"_ivl_74", 31 0, L_000002151c856b20;  1 drivers
v000002151c855c50_0 .net *"_ivl_77", 25 0, L_000002151c8a0160;  1 drivers
v000002151c855ed0_0 .net *"_ivl_78", 57 0, L_000002151c89ef40;  1 drivers
v000002151c854fd0_0 .net *"_ivl_8", 0 0, L_000002151c8516e0;  1 drivers
v000002151c8542b0_0 .net *"_ivl_80", 57 0, L_000002151c89f300;  1 drivers
L_000002151c856b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002151c854170_0 .net/2u *"_ivl_84", 31 0, L_000002151c856b68;  1 drivers
L_000002151c856bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002151c855e30_0 .net/2u *"_ivl_88", 5 0, L_000002151c856bb0;  1 drivers
v000002151c854ad0_0 .net *"_ivl_90", 0 0, L_000002151c8a0700;  1 drivers
L_000002151c856bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002151c855390_0 .net/2u *"_ivl_92", 5 0, L_000002151c856bf8;  1 drivers
v000002151c855070_0 .net *"_ivl_94", 0 0, L_000002151c89f760;  1 drivers
v000002151c8557f0_0 .net *"_ivl_97", 0 0, L_000002151c851b40;  1 drivers
v000002151c855a70_0 .net *"_ivl_98", 47 0, L_000002151c89f580;  1 drivers
v000002151c855cf0_0 .net "adderResult", 31 0, L_000002151c8a0340;  1 drivers
v000002151c855d90_0 .net "address", 31 0, L_000002151c89fee0;  1 drivers
v000002151c855110_0 .net "clk", 0 0, L_000002151c851830;  alias, 1 drivers
v000002151c855610_0 .var "cycles_consumed", 31 0;
v000002151c854030_0 .net "extImm", 31 0, L_000002151c89f9e0;  1 drivers
v000002151c8556b0_0 .net "funct", 5 0, L_000002151c89ec20;  1 drivers
v000002151c854850_0 .net "hlt", 0 0, v000002151c7e90a0_0;  1 drivers
v000002151c854b70_0 .net "imm", 15 0, L_000002151c89eb80;  1 drivers
v000002151c8548f0_0 .net "immediate", 31 0, L_000002151c8b6410;  1 drivers
v000002151c854210_0 .net "input_clk", 0 0, v000002151c854530_0;  1 drivers
v000002151c854f30_0 .net "instruction", 31 0, L_000002151c89f1c0;  1 drivers
v000002151c854350_0 .net "memoryReadData", 31 0, v000002151c81a220_0;  1 drivers
v000002151c8540d0_0 .net "nextPC", 31 0, L_000002151c8a03e0;  1 drivers
v000002151c8551b0_0 .net "opcode", 5 0, L_000002151c8545d0;  1 drivers
v000002151c854990_0 .net "rd", 4 0, L_000002151c854d50;  1 drivers
v000002151c854a30_0 .net "readData1", 31 0, L_000002151c851360;  1 drivers
v000002151c854cb0_0 .net "readData1_w", 31 0, L_000002151c8b58d0;  1 drivers
v000002151c854710_0 .net "readData2", 31 0, L_000002151c851050;  1 drivers
v000002151c854670_0 .net "rs", 4 0, L_000002151c854e90;  1 drivers
v000002151c8559d0_0 .net "rst", 0 0, v000002151c855250_0;  1 drivers
v000002151c8543f0_0 .net "rt", 4 0, L_000002151c89fb20;  1 drivers
v000002151c855930_0 .net "shamt", 31 0, L_000002151c89ee00;  1 drivers
v000002151c854c10_0 .net "wire_instruction", 31 0, L_000002151c850e90;  1 drivers
v000002151c855890_0 .net "writeData", 31 0, L_000002151c8b5330;  1 drivers
v000002151c854490_0 .net "zero", 0 0, L_000002151c8b4f70;  1 drivers
L_000002151c855570 .part L_000002151c89f1c0, 26, 6;
L_000002151c8545d0 .functor MUXZ 6, L_000002151c855570, L_000002151c856808, L_000002151c851600, C4<>;
L_000002151c855750 .cmp/eq 6, L_000002151c8545d0, L_000002151c856898;
L_000002151c855bb0 .part L_000002151c89f1c0, 11, 5;
L_000002151c8552f0 .functor MUXZ 5, L_000002151c855bb0, L_000002151c8568e0, L_000002151c855750, C4<>;
L_000002151c854d50 .functor MUXZ 5, L_000002151c8552f0, L_000002151c856850, L_000002151c8516e0, C4<>;
L_000002151c854df0 .part L_000002151c89f1c0, 21, 5;
L_000002151c854e90 .functor MUXZ 5, L_000002151c854df0, L_000002151c856928, L_000002151c851130, C4<>;
L_000002151c8554d0 .part L_000002151c89f1c0, 16, 5;
L_000002151c89fb20 .functor MUXZ 5, L_000002151c8554d0, L_000002151c856970, L_000002151c8517c0, C4<>;
L_000002151c89ff80 .part L_000002151c89f1c0, 0, 16;
L_000002151c89eb80 .functor MUXZ 16, L_000002151c89ff80, L_000002151c8569b8, L_000002151c851750, C4<>;
L_000002151c89f3a0 .part L_000002151c89f1c0, 6, 5;
L_000002151c89e9a0 .concat [ 5 32 0 0], L_000002151c89f3a0, L_000002151c856a48;
L_000002151c8a00c0 .functor MUXZ 37, L_000002151c89e9a0, L_000002151c856a00, L_000002151c850db0, C4<>;
L_000002151c89ee00 .part L_000002151c8a00c0, 0, 32;
L_000002151c8a0020 .part L_000002151c89f1c0, 0, 6;
L_000002151c89ec20 .functor MUXZ 6, L_000002151c8a0020, L_000002151c856a90, L_000002151c8511a0, C4<>;
L_000002151c8a0160 .part L_000002151c89f1c0, 0, 26;
L_000002151c89ef40 .concat [ 26 32 0 0], L_000002151c8a0160, L_000002151c856b20;
L_000002151c89f300 .functor MUXZ 58, L_000002151c89ef40, L_000002151c856ad8, L_000002151c8512f0, C4<>;
L_000002151c89fee0 .part L_000002151c89f300, 0, 32;
L_000002151c8a05c0 .arith/sum 32, v000002151c8196e0_0, L_000002151c856b68;
L_000002151c8a0700 .cmp/eq 6, L_000002151c8545d0, L_000002151c856bb0;
L_000002151c89f760 .cmp/eq 6, L_000002151c8545d0, L_000002151c856bf8;
L_000002151c89f580 .concat [ 32 16 0 0], L_000002151c89fee0, L_000002151c856c40;
L_000002151c89f620 .concat [ 6 26 0 0], L_000002151c8545d0, L_000002151c856c88;
L_000002151c89e860 .cmp/eq 32, L_000002151c89f620, L_000002151c856cd0;
L_000002151c89f120 .cmp/eq 6, L_000002151c89ec20, L_000002151c856d18;
L_000002151c89f440 .concat [ 32 16 0 0], L_000002151c851360, L_000002151c856d60;
L_000002151c89f8a0 .concat [ 32 16 0 0], v000002151c8196e0_0, L_000002151c856da8;
L_000002151c8a0520 .part L_000002151c89eb80, 15, 1;
LS_000002151c89eea0_0_0 .concat [ 1 1 1 1], L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520;
LS_000002151c89eea0_0_4 .concat [ 1 1 1 1], L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520;
LS_000002151c89eea0_0_8 .concat [ 1 1 1 1], L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520;
LS_000002151c89eea0_0_12 .concat [ 1 1 1 1], L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520;
LS_000002151c89eea0_0_16 .concat [ 1 1 1 1], L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520;
LS_000002151c89eea0_0_20 .concat [ 1 1 1 1], L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520;
LS_000002151c89eea0_0_24 .concat [ 1 1 1 1], L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520;
LS_000002151c89eea0_0_28 .concat [ 1 1 1 1], L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520, L_000002151c8a0520;
LS_000002151c89eea0_1_0 .concat [ 4 4 4 4], LS_000002151c89eea0_0_0, LS_000002151c89eea0_0_4, LS_000002151c89eea0_0_8, LS_000002151c89eea0_0_12;
LS_000002151c89eea0_1_4 .concat [ 4 4 4 4], LS_000002151c89eea0_0_16, LS_000002151c89eea0_0_20, LS_000002151c89eea0_0_24, LS_000002151c89eea0_0_28;
L_000002151c89eea0 .concat [ 16 16 0 0], LS_000002151c89eea0_1_0, LS_000002151c89eea0_1_4;
L_000002151c8a0200 .concat [ 16 32 0 0], L_000002151c89eb80, L_000002151c89eea0;
L_000002151c89e900 .arith/sum 48, L_000002151c89f8a0, L_000002151c8a0200;
L_000002151c8a02a0 .functor MUXZ 48, L_000002151c89e900, L_000002151c89f440, L_000002151c850cd0, C4<>;
L_000002151c89f260 .functor MUXZ 48, L_000002151c8a02a0, L_000002151c89f580, L_000002151c851b40, C4<>;
L_000002151c8a0340 .part L_000002151c89f260, 0, 32;
L_000002151c8a03e0 .functor MUXZ 32, L_000002151c8a05c0, L_000002151c8a0340, v000002151c81a4a0_0, C4<>;
L_000002151c89f1c0 .functor MUXZ 32, L_000002151c850e90, L_000002151c856e38, L_000002151c851210, C4<>;
L_000002151c89efe0 .cmp/eq 6, L_000002151c8545d0, L_000002151c856f10;
L_000002151c89f080 .cmp/eq 6, L_000002151c8545d0, L_000002151c856f58;
L_000002151c89f4e0 .cmp/eq 6, L_000002151c8545d0, L_000002151c856fa0;
L_000002151c89f6c0 .concat [ 16 16 0 0], L_000002151c89eb80, L_000002151c856fe8;
L_000002151c89f800 .part L_000002151c89eb80, 15, 1;
LS_000002151c89f940_0_0 .concat [ 1 1 1 1], L_000002151c89f800, L_000002151c89f800, L_000002151c89f800, L_000002151c89f800;
LS_000002151c89f940_0_4 .concat [ 1 1 1 1], L_000002151c89f800, L_000002151c89f800, L_000002151c89f800, L_000002151c89f800;
LS_000002151c89f940_0_8 .concat [ 1 1 1 1], L_000002151c89f800, L_000002151c89f800, L_000002151c89f800, L_000002151c89f800;
LS_000002151c89f940_0_12 .concat [ 1 1 1 1], L_000002151c89f800, L_000002151c89f800, L_000002151c89f800, L_000002151c89f800;
L_000002151c89f940 .concat [ 4 4 4 4], LS_000002151c89f940_0_0, LS_000002151c89f940_0_4, LS_000002151c89f940_0_8, LS_000002151c89f940_0_12;
L_000002151c89fc60 .concat [ 16 16 0 0], L_000002151c89eb80, L_000002151c89f940;
L_000002151c89f9e0 .functor MUXZ 32, L_000002151c89fc60, L_000002151c89f6c0, L_000002151c850d40, C4<>;
L_000002151c89fd00 .concat [ 6 26 0 0], L_000002151c8545d0, L_000002151c857030;
L_000002151c89fe40 .cmp/eq 32, L_000002151c89fd00, L_000002151c857078;
L_000002151c89fda0 .cmp/eq 6, L_000002151c89ec20, L_000002151c8570c0;
L_000002151c8b51f0 .cmp/eq 6, L_000002151c89ec20, L_000002151c857108;
L_000002151c8b4a70 .cmp/eq 6, L_000002151c8545d0, L_000002151c857150;
L_000002151c8b64b0 .functor MUXZ 32, L_000002151c89f9e0, L_000002151c857198, L_000002151c8b4a70, C4<>;
L_000002151c8b6410 .functor MUXZ 32, L_000002151c8b64b0, L_000002151c89ee00, L_000002151c8519f0, C4<>;
L_000002151c8b6730 .concat [ 6 26 0 0], L_000002151c8545d0, L_000002151c8571e0;
L_000002151c8b55b0 .cmp/eq 32, L_000002151c8b6730, L_000002151c857228;
L_000002151c8b5c90 .cmp/eq 6, L_000002151c89ec20, L_000002151c857270;
L_000002151c8b5d30 .cmp/eq 6, L_000002151c89ec20, L_000002151c8572b8;
L_000002151c8b5150 .cmp/eq 6, L_000002151c8545d0, L_000002151c857300;
L_000002151c8b6050 .functor MUXZ 32, L_000002151c851360, v000002151c8196e0_0, L_000002151c8b5150, C4<>;
L_000002151c8b58d0 .functor MUXZ 32, L_000002151c8b6050, L_000002151c851050, L_000002151c850f70, C4<>;
S_000002151c7e0680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002151c7d8800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002151c851280 .functor NOT 1, v000002151c7e7980_0, C4<0>, C4<0>, C4<0>;
v000002151c7e8100_0 .net *"_ivl_0", 0 0, L_000002151c851280;  1 drivers
v000002151c7e95a0_0 .net "in1", 31 0, L_000002151c851050;  alias, 1 drivers
v000002151c7e78e0_0 .net "in2", 31 0, L_000002151c8b6410;  alias, 1 drivers
v000002151c7e7a20_0 .net "out", 31 0, L_000002151c8b50b0;  alias, 1 drivers
v000002151c7e8600_0 .net "s", 0 0, v000002151c7e7980_0;  alias, 1 drivers
L_000002151c8b50b0 .functor MUXZ 32, L_000002151c8b6410, L_000002151c851050, L_000002151c851280, C4<>;
S_000002151c784450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002151c850090 .param/l "RType" 0 4 2, C4<000000>;
P_000002151c8500c8 .param/l "add" 0 4 5, C4<100000>;
P_000002151c850100 .param/l "addi" 0 4 8, C4<001000>;
P_000002151c850138 .param/l "addu" 0 4 5, C4<100001>;
P_000002151c850170 .param/l "and_" 0 4 5, C4<100100>;
P_000002151c8501a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002151c8501e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002151c850218 .param/l "bne" 0 4 10, C4<000101>;
P_000002151c850250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002151c850288 .param/l "j" 0 4 12, C4<000010>;
P_000002151c8502c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002151c8502f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002151c850330 .param/l "lw" 0 4 8, C4<100011>;
P_000002151c850368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002151c8503a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002151c8503d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002151c850410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002151c850448 .param/l "sll" 0 4 6, C4<000000>;
P_000002151c850480 .param/l "slt" 0 4 5, C4<101010>;
P_000002151c8504b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002151c8504f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002151c850528 .param/l "sub" 0 4 5, C4<100010>;
P_000002151c850560 .param/l "subu" 0 4 5, C4<100011>;
P_000002151c850598 .param/l "sw" 0 4 8, C4<101011>;
P_000002151c8505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002151c850608 .param/l "xori" 0 4 8, C4<001110>;
v000002151c7e89c0_0 .var "ALUOp", 3 0;
v000002151c7e7980_0 .var "ALUSrc", 0 0;
v000002151c7e82e0_0 .var "MemReadEn", 0 0;
v000002151c7e86a0_0 .var "MemWriteEn", 0 0;
v000002151c7e9000_0 .var "MemtoReg", 0 0;
v000002151c7e7ac0_0 .var "RegDst", 0 0;
v000002151c7e77a0_0 .var "RegWriteEn", 0 0;
v000002151c7e8560_0 .net "funct", 5 0, L_000002151c89ec20;  alias, 1 drivers
v000002151c7e90a0_0 .var "hlt", 0 0;
v000002151c7e8740_0 .net "opcode", 5 0, L_000002151c8545d0;  alias, 1 drivers
v000002151c7e91e0_0 .net "rst", 0 0, v000002151c855250_0;  alias, 1 drivers
E_000002151c7d7a40 .event anyedge, v000002151c7e91e0_0, v000002151c7e8740_0, v000002151c7e8560_0;
S_000002151c7846a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002151c7d7b40 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002151c850e90 .functor BUFZ 32, L_000002151c8a0480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002151c7e7b60_0 .net "Data_Out", 31 0, L_000002151c850e90;  alias, 1 drivers
v000002151c7e9280 .array "InstMem", 0 1023, 31 0;
v000002151c7e9320_0 .net *"_ivl_0", 31 0, L_000002151c8a0480;  1 drivers
v000002151c7e7fc0_0 .net *"_ivl_3", 9 0, L_000002151c89ea40;  1 drivers
v000002151c7e8060_0 .net *"_ivl_4", 11 0, L_000002151c8a0660;  1 drivers
L_000002151c856df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002151c7e87e0_0 .net *"_ivl_7", 1 0, L_000002151c856df0;  1 drivers
v000002151c7e8b00_0 .net "addr", 31 0, v000002151c8196e0_0;  alias, 1 drivers
v000002151c7e93c0_0 .var/i "i", 31 0;
L_000002151c8a0480 .array/port v000002151c7e9280, L_000002151c8a0660;
L_000002151c89ea40 .part v000002151c8196e0_0, 0, 10;
L_000002151c8a0660 .concat [ 10 2 0 0], L_000002151c89ea40, L_000002151c856df0;
S_000002151c6a69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002151c851360 .functor BUFZ 32, L_000002151c89fbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002151c851050 .functor BUFZ 32, L_000002151c89fa80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002151c7e9500_0 .net *"_ivl_0", 31 0, L_000002151c89fbc0;  1 drivers
v000002151c7e7700_0 .net *"_ivl_10", 6 0, L_000002151c89ed60;  1 drivers
L_000002151c856ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002151c7c3bb0_0 .net *"_ivl_13", 1 0, L_000002151c856ec8;  1 drivers
v000002151c7c4010_0 .net *"_ivl_2", 6 0, L_000002151c89ecc0;  1 drivers
L_000002151c856e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002151c819f00_0 .net *"_ivl_5", 1 0, L_000002151c856e80;  1 drivers
v000002151c81a9a0_0 .net *"_ivl_8", 31 0, L_000002151c89fa80;  1 drivers
v000002151c81ab80_0 .net "clk", 0 0, L_000002151c851830;  alias, 1 drivers
v000002151c818f60_0 .var/i "i", 31 0;
v000002151c8191e0_0 .net "readData1", 31 0, L_000002151c851360;  alias, 1 drivers
v000002151c819960_0 .net "readData2", 31 0, L_000002151c851050;  alias, 1 drivers
v000002151c819aa0_0 .net "readRegister1", 4 0, L_000002151c854e90;  alias, 1 drivers
v000002151c819500_0 .net "readRegister2", 4 0, L_000002151c89fb20;  alias, 1 drivers
v000002151c81a680 .array "registers", 31 0, 31 0;
v000002151c81aa40_0 .net "rst", 0 0, v000002151c855250_0;  alias, 1 drivers
v000002151c819820_0 .net "we", 0 0, v000002151c7e77a0_0;  alias, 1 drivers
v000002151c819dc0_0 .net "writeData", 31 0, L_000002151c8b5330;  alias, 1 drivers
v000002151c819e60_0 .net "writeRegister", 4 0, L_000002151c89eae0;  alias, 1 drivers
E_000002151c7d92c0/0 .event negedge, v000002151c7e91e0_0;
E_000002151c7d92c0/1 .event posedge, v000002151c81ab80_0;
E_000002151c7d92c0 .event/or E_000002151c7d92c0/0, E_000002151c7d92c0/1;
L_000002151c89fbc0 .array/port v000002151c81a680, L_000002151c89ecc0;
L_000002151c89ecc0 .concat [ 5 2 0 0], L_000002151c854e90, L_000002151c856e80;
L_000002151c89fa80 .array/port v000002151c81a680, L_000002151c89ed60;
L_000002151c89ed60 .concat [ 5 2 0 0], L_000002151c89fb20, L_000002151c856ec8;
S_000002151c6a6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002151c6a69c0;
 .timescale 0 0;
v000002151c7e8880_0 .var/i "i", 31 0;
S_000002151c781af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002151c7da6c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002151c8518a0 .functor NOT 1, v000002151c7e7ac0_0, C4<0>, C4<0>, C4<0>;
v000002151c81ad60_0 .net *"_ivl_0", 0 0, L_000002151c8518a0;  1 drivers
v000002151c819fa0_0 .net "in1", 4 0, L_000002151c89fb20;  alias, 1 drivers
v000002151c81aae0_0 .net "in2", 4 0, L_000002151c854d50;  alias, 1 drivers
v000002151c81a7c0_0 .net "out", 4 0, L_000002151c89eae0;  alias, 1 drivers
v000002151c819640_0 .net "s", 0 0, v000002151c7e7ac0_0;  alias, 1 drivers
L_000002151c89eae0 .functor MUXZ 5, L_000002151c854d50, L_000002151c89fb20, L_000002151c8518a0, C4<>;
S_000002151c781c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002151c7da200 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002151c851a60 .functor NOT 1, v000002151c7e9000_0, C4<0>, C4<0>, C4<0>;
v000002151c8198c0_0 .net *"_ivl_0", 0 0, L_000002151c851a60;  1 drivers
v000002151c81a040_0 .net "in1", 31 0, v000002151c81ae00_0;  alias, 1 drivers
v000002151c81a720_0 .net "in2", 31 0, v000002151c81a220_0;  alias, 1 drivers
v000002151c81a0e0_0 .net "out", 31 0, L_000002151c8b5330;  alias, 1 drivers
v000002151c819320_0 .net "s", 0 0, v000002151c7e9000_0;  alias, 1 drivers
L_000002151c8b5330 .functor MUXZ 32, v000002151c81a220_0, v000002151c81ae00_0, L_000002151c851a60, C4<>;
S_000002151c76dd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002151c76df00 .param/l "ADD" 0 9 12, C4<0000>;
P_000002151c76df38 .param/l "AND" 0 9 12, C4<0010>;
P_000002151c76df70 .param/l "NOR" 0 9 12, C4<0101>;
P_000002151c76dfa8 .param/l "OR" 0 9 12, C4<0011>;
P_000002151c76dfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002151c76e018 .param/l "SLL" 0 9 12, C4<1000>;
P_000002151c76e050 .param/l "SLT" 0 9 12, C4<0110>;
P_000002151c76e088 .param/l "SRL" 0 9 12, C4<1001>;
P_000002151c76e0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002151c76e0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002151c76e130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002151c76e168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002151c857348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151c819b40_0 .net/2u *"_ivl_0", 31 0, L_000002151c857348;  1 drivers
v000002151c819be0_0 .net "opSel", 3 0, v000002151c7e89c0_0;  alias, 1 drivers
v000002151c819a00_0 .net "operand1", 31 0, L_000002151c8b58d0;  alias, 1 drivers
v000002151c8193c0_0 .net "operand2", 31 0, L_000002151c8b50b0;  alias, 1 drivers
v000002151c81ae00_0 .var "result", 31 0;
v000002151c819c80_0 .net "zero", 0 0, L_000002151c8b4f70;  alias, 1 drivers
E_000002151c7d9a80 .event anyedge, v000002151c7e89c0_0, v000002151c819a00_0, v000002151c7e7a20_0;
L_000002151c8b4f70 .cmp/eq 32, v000002151c81ae00_0, L_000002151c857348;
S_000002151c7b4950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002151c850650 .param/l "RType" 0 4 2, C4<000000>;
P_000002151c850688 .param/l "add" 0 4 5, C4<100000>;
P_000002151c8506c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002151c8506f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002151c850730 .param/l "and_" 0 4 5, C4<100100>;
P_000002151c850768 .param/l "andi" 0 4 8, C4<001100>;
P_000002151c8507a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002151c8507d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002151c850810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002151c850848 .param/l "j" 0 4 12, C4<000010>;
P_000002151c850880 .param/l "jal" 0 4 12, C4<000011>;
P_000002151c8508b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002151c8508f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002151c850928 .param/l "nor_" 0 4 5, C4<100111>;
P_000002151c850960 .param/l "or_" 0 4 5, C4<100101>;
P_000002151c850998 .param/l "ori" 0 4 8, C4<001101>;
P_000002151c8509d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002151c850a08 .param/l "sll" 0 4 6, C4<000000>;
P_000002151c850a40 .param/l "slt" 0 4 5, C4<101010>;
P_000002151c850a78 .param/l "slti" 0 4 8, C4<101010>;
P_000002151c850ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000002151c850ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000002151c850b20 .param/l "subu" 0 4 5, C4<100011>;
P_000002151c850b58 .param/l "sw" 0 4 8, C4<101011>;
P_000002151c850b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002151c850bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002151c81a4a0_0 .var "PCsrc", 0 0;
v000002151c819d20_0 .net "funct", 5 0, L_000002151c89ec20;  alias, 1 drivers
v000002151c81a360_0 .net "opcode", 5 0, L_000002151c8545d0;  alias, 1 drivers
v000002151c81a860_0 .net "operand1", 31 0, L_000002151c851360;  alias, 1 drivers
v000002151c81ac20_0 .net "operand2", 31 0, L_000002151c8b50b0;  alias, 1 drivers
v000002151c8195a0_0 .net "rst", 0 0, v000002151c855250_0;  alias, 1 drivers
E_000002151c7d7880/0 .event anyedge, v000002151c7e91e0_0, v000002151c7e8740_0, v000002151c8191e0_0, v000002151c7e7a20_0;
E_000002151c7d7880/1 .event anyedge, v000002151c7e8560_0;
E_000002151c7d7880 .event/or E_000002151c7d7880/0, E_000002151c7d7880/1;
S_000002151c7b4ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002151c81a180 .array "DataMem", 0 1023, 31 0;
v000002151c81a900_0 .net "address", 31 0, v000002151c81ae00_0;  alias, 1 drivers
v000002151c8190a0_0 .net "clock", 0 0, L_000002151c850e20;  1 drivers
v000002151c81acc0_0 .net "data", 31 0, L_000002151c851050;  alias, 1 drivers
v000002151c81a540_0 .var/i "i", 31 0;
v000002151c81a220_0 .var "q", 31 0;
v000002151c819000_0 .net "rden", 0 0, v000002151c7e82e0_0;  alias, 1 drivers
v000002151c81a2c0_0 .net "wren", 0 0, v000002151c7e86a0_0;  alias, 1 drivers
E_000002151c7d6ec0 .event posedge, v000002151c8190a0_0;
S_000002151c851c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002151c7e04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002151c7d9fc0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002151c819460_0 .net "PCin", 31 0, L_000002151c8a03e0;  alias, 1 drivers
v000002151c8196e0_0 .var "PCout", 31 0;
v000002151c81a400_0 .net "clk", 0 0, L_000002151c851830;  alias, 1 drivers
v000002151c81a5e0_0 .net "rst", 0 0, v000002151c855250_0;  alias, 1 drivers
    .scope S_000002151c7b4950;
T_0 ;
    %wait E_000002151c7d7880;
    %load/vec4 v000002151c8195a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002151c81a4a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002151c81a360_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002151c81a860_0;
    %load/vec4 v000002151c81ac20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002151c81a360_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002151c81a860_0;
    %load/vec4 v000002151c81ac20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002151c81a360_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002151c81a360_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002151c81a360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002151c819d20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002151c81a4a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002151c851c20;
T_1 ;
    %wait E_000002151c7d92c0;
    %load/vec4 v000002151c81a5e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002151c8196e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002151c819460_0;
    %assign/vec4 v000002151c8196e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002151c7846a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151c7e93c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002151c7e93c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002151c7e93c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %load/vec4 v000002151c7e93c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151c7e93c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c7e9280, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002151c784450;
T_3 ;
    %wait E_000002151c7d7a40;
    %load/vec4 v000002151c7e91e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002151c7e90a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151c7e86a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151c7e9000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151c7e82e0_0, 0;
    %assign/vec4 v000002151c7e7ac0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002151c7e90a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002151c7e89c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002151c7e7980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002151c7e77a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002151c7e86a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002151c7e9000_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002151c7e82e0_0, 0, 1;
    %store/vec4 v000002151c7e7ac0_0, 0, 1;
    %load/vec4 v000002151c7e8740_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e90a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %load/vec4 v000002151c7e8560_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002151c7e7ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e82e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e9000_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e86a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151c7e7980_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002151c7e89c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002151c6a69c0;
T_4 ;
    %wait E_000002151c7d92c0;
    %fork t_1, S_000002151c6a6b50;
    %jmp t_0;
    .scope S_000002151c6a6b50;
t_1 ;
    %load/vec4 v000002151c81aa40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151c7e8880_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002151c7e8880_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002151c7e8880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a680, 0, 4;
    %load/vec4 v000002151c7e8880_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151c7e8880_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002151c819820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002151c819dc0_0;
    %load/vec4 v000002151c819e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a680, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a680, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002151c6a69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002151c6a69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151c818f60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002151c818f60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002151c818f60_0;
    %ix/getv/s 4, v000002151c818f60_0;
    %load/vec4a v000002151c81a680, 4;
    %ix/getv/s 4, v000002151c818f60_0;
    %load/vec4a v000002151c81a680, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002151c818f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151c818f60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002151c76dd70;
T_6 ;
    %wait E_000002151c7d9a80;
    %load/vec4 v000002151c819be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002151c819a00_0;
    %load/vec4 v000002151c8193c0_0;
    %add;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002151c819a00_0;
    %load/vec4 v000002151c8193c0_0;
    %sub;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002151c819a00_0;
    %load/vec4 v000002151c8193c0_0;
    %and;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002151c819a00_0;
    %load/vec4 v000002151c8193c0_0;
    %or;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002151c819a00_0;
    %load/vec4 v000002151c8193c0_0;
    %xor;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002151c819a00_0;
    %load/vec4 v000002151c8193c0_0;
    %or;
    %inv;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002151c819a00_0;
    %load/vec4 v000002151c8193c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002151c8193c0_0;
    %load/vec4 v000002151c819a00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002151c819a00_0;
    %ix/getv 4, v000002151c8193c0_0;
    %shiftl 4;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002151c819a00_0;
    %ix/getv 4, v000002151c8193c0_0;
    %shiftr 4;
    %assign/vec4 v000002151c81ae00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002151c7b4ae0;
T_7 ;
    %wait E_000002151c7d6ec0;
    %load/vec4 v000002151c819000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002151c81a900_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002151c81a180, 4;
    %assign/vec4 v000002151c81a220_0, 0;
T_7.0 ;
    %load/vec4 v000002151c81a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002151c81acc0_0;
    %ix/getv 3, v000002151c81a900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002151c7b4ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151c81a540_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002151c81a540_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002151c81a540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %load/vec4 v000002151c81a540_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151c81a540_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151c81a180, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002151c7b4ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151c81a540_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002151c81a540_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002151c81a540_0;
    %load/vec4a v000002151c81a180, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002151c81a540_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002151c81a540_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151c81a540_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002151c7e04f0;
T_10 ;
    %wait E_000002151c7d92c0;
    %load/vec4 v000002151c8559d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002151c855610_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002151c855610_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002151c855610_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002151c7e01d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002151c854530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002151c855250_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002151c7e01d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002151c854530_0;
    %inv;
    %assign/vec4 v000002151c854530_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002151c7e01d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002151c855250_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002151c855250_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002151c855b10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
