======================================================================
                    Starting Verilog Testbench                        
======================================================================
PASS: Zero shift
PASS: Shift by 1
FAIL: Shift by 3 with alternating fill - 'out' data mismatch.
  => Inputs: in=0x128398a418820, shift=3, fill=0x15
  => Expected: out=0x2b5aa50731483
  =>   Actual: out=0x2b5aa50731481
PASS: Maximum valid shift (4)
PASS: Minimum invalid shift (5)
PASS: Invalid shift (6)
PASS: Maximum invalid shift (7)
FAIL: All 1s input, shift by 2 - 'out' data mismatch.
  => Inputs: in=0x3ffffffffffff, shift=2, fill=0x00
  => Expected: out=0x000ffffffffff
  =>   Actual: out=0x000fffffffffd
PASS: All 0s input, shift by 4

--- Starting Randomized Tests ---
PASS: Random test (shift=4)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x0566306b97b0d, shift=2, fill=0x0d
  => Expected: out=0x1ad1598c1ae5e
  =>   Actual: out=0x1ad1598c1ae5c
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x2846589375212, shift=0, fill=0x01
  => Expected: out=0x2846589375212
  =>   Actual: out=0x2846589375210
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x3cd0d3b23f176, shift=1, fill=0x1d
  => Expected: out=0x3be6869d91f8b
  =>   Actual: out=0x3be6869d91f89
PASS: Random test (shift=4)
PASS: Random test (shift=6)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x3f7e5bbd27277, shift=1, fill=0x12
  => Expected: out=0x25fbf2dde9393
  =>   Actual: out=0x25fbf2dde9391
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x0db8f793069f2, shift=0, fill=0x0e
  => Expected: out=0x0db8f793069f2
  =>   Actual: out=0x0db8f793069f0
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=5)
PASS: Random test (shift=4)
PASS: Random test (shift=7)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x30aca9e314c3c, shift=3, fill=0x12
  => Expected: out=0x2529615953c62
  =>   Actual: out=0x2529615953c60
PASS: Random test (shift=2)
PASS: Random test (shift=7)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x265b6634bf9c6, shift=1, fill=0x0e
  => Expected: out=0x1d32db31a5fce
  =>   Actual: out=0x1d32db31a5fcc
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x102bc150fdd2a, shift=0, fill=0x0b
  => Expected: out=0x102bc150fdd2a
  =>   Actual: out=0x102bc150fdd28
PASS: Random test (shift=6)
PASS: Random test (shift=7)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x24b1578d99bf1, shift=3, fill=0x19
  => Expected: out=0x339cc962af1b3
  =>   Actual: out=0x339cc962af1b1
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x307622635fb4c, shift=3, fill=0x1f
  => Expected: out=0x3fffe0ec44c6b
  =>   Actual: out=0x3fffe0ec44c69
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x1a18f7c6da9f8, shift=3, fill=0x17
  => Expected: out=0x2f7bb431ef8db
  =>   Actual: out=0x2f7bb431ef8d9
PASS: Random test (shift=5)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x17f0ce12ccec2, shift=1, fill=0x08
  => Expected: out=0x10bf867096676
  =>   Actual: out=0x10bf867096674
PASS: Random test (shift=1)
PASS: Random test (shift=4)
PASS: Random test (shift=2)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x33886c71a0c8e, shift=2, fill=0x1c
  => Expected: out=0x39cce21b1c683
  =>   Actual: out=0x39cce21b1c681
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x199fa937dbc26, shift=2, fill=0x13
  => Expected: out=0x273667ea4df6f
  =>   Actual: out=0x273667ea4df6d
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x3b4a39799a82f, shift=0, fill=0x13
  => Expected: out=0x3b4a39799a82f
  =>   Actual: out=0x3b4a39799a82d
PASS: Random test (shift=0)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x336cbf3091ae6, shift=1, fill=0x1a
  => Expected: out=0x359b65f9848d7
  =>   Actual: out=0x359b65f9848d5
PASS: Random test (shift=5)
PASS: Random test (shift=3)
PASS: Random test (shift=0)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x10b2a55f6adab, shift=2, fill=0x0e
  => Expected: out=0x1ce42ca957dab
  =>   Actual: out=0x1ce42ca957da9
PASS: Random test (shift=4)
PASS: Random test (shift=3)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=3)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x3ca596dcb69db, shift=0, fill=0x0d
  => Expected: out=0x3ca596dcb69db
  =>   Actual: out=0x3ca596dcb69d9

======================================================================
FAILURE:          20 error(s) found.
======================================================================
