 
# Yosys synthesis script for dsp_mul_signed_reg_active_low_async_reset
# Read source files
read -vlog2k /nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis2/cell_sim_blackbox.v
verific -vlog-incdir ../.././rtl ../.. /nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl 
verific -vlog-libdir ../.././rtl 
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k /nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v
verific -import dsp_mul_signed_reg_active_low_async_reset


# Technology mapping
hierarchy -top dsp_mul_signed_reg_active_low_async_reset



plugin -i synth-rs

synth_rs  -tech genesis2 -de -goal delay     -max_device_dsp 154 -max_device_bram 154    -de_max_threads -1   

write_verilog -noexpr -nodec -v dsp_mul_signed_reg_active_low_async_reset_post_synth.v
write_blif dsp_mul_signed_reg_active_low_async_reset_post_synth.blif

  