$date
	Tue Oct  8 10:26:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sync_tb $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module G0 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 & w3 $end
$var wire 3 ' Q [2:0] $end
$scope module FF0 $end
$var wire 1 ( T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 ) Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 $ T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 * Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 & T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
b0 '
1&
1%
1$
1#
0"
b0 !
$end
#5
0#
#10
1#
#12
1"
#15
0#
#20
0&
0$
0%
1)
1*
b111 !
b111 '
1+
1#
#25
0#
#30
1$
b110 !
b110 '
0)
1#
#35
0#
#40
0$
1%
1)
b101 !
b101 '
0*
1#
#45
0#
#50
1&
1$
b100 !
b100 '
0)
1#
#55
0#
#60
0&
0$
0%
1)
1*
b11 !
b11 '
0+
1#
#65
0#
#70
1$
b10 !
b10 '
0)
1#
#75
0#
#80
0$
1%
1)
b1 !
b1 '
0*
1#
#85
0#
#90
1&
1$
b0 !
b0 '
0)
1#
#95
0#
#100
0&
0$
0%
1)
1*
b111 !
b111 '
1+
1#
#105
0#
#110
1$
b110 !
b110 '
0)
1#
#115
0#
#120
0$
1%
1)
b101 !
b101 '
0*
1#
#125
0#
#130
1&
1$
b100 !
b100 '
0)
1#
#135
0#
#140
0&
0$
0%
1)
1*
b11 !
b11 '
0+
1#
#145
0#
#150
1$
b10 !
b10 '
0)
1#
