vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \
"../../../bd/design_1/ipshared/363f/hdl/icsuart0_core.vhd" \
"../../../bd/design_1/ipshared/363f/hdl/icsuart0b_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/363f/hdl/uart_primitive.vhd" \
"../../../bd/design_1/ipshared/363f/hdl/icsuart0b_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_icsuart0b_0_0/sim/design_1_icsuart0b_0_0.vhd" \

nosort
