module model (
    input [7:0] din,
    input [2:0] addr,
    input wr,
    input rd,
    input clk,
    input resetn,
    output logic [7:0] dout,
    output logic error
);
reg [7:0] rf [7:0];
initial begin
    for(integer i=0;i<8;i=i+1)
    rf[i] =0;
end
always@(posedge clk) begin
    if(!resetn) begin
        for(integer i=0;i<8;i=i+1) rf[i] <=0;
        dout<=0;
        error<=0;
    end
    else if(rd & !wr) begin dout<=rf[addr];
    error<=0;
    end
    else if(wr & !rd) begin rf[addr]<=din;
    error<=0;
    dout<=0;
    end
    else if(wr & rd) begin
        dout<=0;
        error<=1;
    end
    else begin error<=0;
    dout<=0;
    end
end
endmodule
