{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719347835303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719347835304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 17:37:15 2024 " "Processing started: Tue Jun 25 17:37:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719347835304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719347835304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719347835304 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719347835455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835667 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ1 " "Found entity 1: SEQ1" {  } { { "../src/SEQ1.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_4bits " "Found entity 1: Mux4x1_4bits" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_7bits " "Found entity 1: Mux2x1_7bits" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7seg " "Found entity 1: Dec7seg" {  } { { "../src/Dec7seg.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Dec7seg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_setup " "Found entity 1: Reg_setup" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_fgpa " "Found entity 1: Reg_fgpa" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_user " "Found entity 1: Reg_user" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "../src/Counter_time.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_time.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "../src/Counter_round.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_round.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_FPGA " "Found entity 1: Counter_FPGA" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ2 " "Found entity 1: SEQ2" {  } { { "../src/SEQ2.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ3 " "Found entity 1: SEQ3" {  } { { "../src/SEQ3.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ4 " "Found entity 1: SEQ4" {  } { { "../src/SEQ4.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/logica.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/logica.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica " "Found entity 1: Logica" {  } { { "../src/Logica.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Logica.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_user " "Found entity 1: Counter_user" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_user.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719347835690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719347835690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nbtn_or Datapath.v(141) " "Verilog HDL Implicit Net warning at Datapath.v(141): created implicit net for \"nbtn_or\"" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719347835690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e2_and_ntnb Datapath.v(142) " "Verilog HDL Implicit Net warning at Datapath.v(142): created implicit net for \"e2_and_ntnb\"" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719347835690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "comp Datapath.v(143) " "Verilog HDL Implicit Net warning at Datapath.v(143): created implicit net for \"comp\"" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719347835690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719347835709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U0_DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U0_DP\"" {  } { { "../src/Topo.v" "U0_DP" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:U0_DP\|FSM_clock:FSM " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:U0_DP\|FSM_clock:FSM\"" {  } { { "../src/Datapath.v" "FSM" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(39) " "Verilog HDL assignment warning at FSM_clock.v(39): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(40) " "Verilog HDL assignment warning at FSM_clock.v(40): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(41) " "Verilog HDL assignment warning at FSM_clock.v(41): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(42) " "Verilog HDL assignment warning at FSM_clock.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c025Hz FSM_clock.v(35) " "Verilog HDL Always Construct warning at FSM_clock.v(35): inferring latch(es) for variable \"c025Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c05Hz FSM_clock.v(35) " "Verilog HDL Always Construct warning at FSM_clock.v(35): inferring latch(es) for variable \"c05Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1Hz FSM_clock.v(35) " "Verilog HDL Always Construct warning at FSM_clock.v(35): inferring latch(es) for variable \"c1Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2Hz FSM_clock.v(35) " "Verilog HDL Always Construct warning at FSM_clock.v(35): inferring latch(es) for variable \"c2Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2Hz FSM_clock.v(35) " "Inferred latch for \"c2Hz\" at FSM_clock.v(35)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1Hz FSM_clock.v(35) " "Inferred latch for \"c1Hz\" at FSM_clock.v(35)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c05Hz FSM_clock.v(35) " "Inferred latch for \"c05Hz\" at FSM_clock.v(35)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c025Hz FSM_clock.v(35) " "Inferred latch for \"c025Hz\" at FSM_clock.v(35)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835715 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1_4bits Datapath:U0_DP\|Mux4x1_4bits:MUX10 " "Elaborating entity \"Mux4x1_4bits\" for hierarchy \"Datapath:U0_DP\|Mux4x1_4bits:MUX10\"" {  } { { "../src/Datapath.v" "MUX10" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835716 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux4x1_4bits.v(46) " "Verilog HDL Always Construct warning at Mux4x1_4bits.v(46): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835716 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux4x1_4bits.v(46) " "Inferred latch for \"out\[0\]\" at Mux4x1_4bits.v(46)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835716 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux4x1_4bits.v(46) " "Inferred latch for \"out\[1\]\" at Mux4x1_4bits.v(46)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835717 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux4x1_4bits.v(46) " "Inferred latch for \"out\[2\]\" at Mux4x1_4bits.v(46)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835717 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux4x1_4bits.v(46) " "Inferred latch for \"out\[3\]\" at Mux4x1_4bits.v(46)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835717 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync Datapath:U0_DP\|ButtonSync:BTN " "Elaborating entity \"ButtonSync\" for hierarchy \"Datapath:U0_DP\|ButtonSync:BTN\"" {  } { { "../src/Datapath.v" "BTN" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_user Datapath:U0_DP\|Reg_user:R_USER " "Elaborating entity \"Reg_user\" for hierarchy \"Datapath:U0_DP\|Reg_user:R_USER\"" {  } { { "../src/Datapath.v" "R_USER" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835718 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_user.v(40) " "Verilog HDL Always Construct warning at Reg_user.v(40): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg_user.v(36) " "Verilog HDL Always Construct warning at Reg_user.v(36): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg_user.v(36) " "Inferred latch for \"q\[0\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg_user.v(36) " "Inferred latch for \"q\[1\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg_user.v(36) " "Inferred latch for \"q\[2\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg_user.v(36) " "Inferred latch for \"q\[3\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg_user.v(36) " "Inferred latch for \"q\[4\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg_user.v(36) " "Inferred latch for \"q\[5\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg_user.v(36) " "Inferred latch for \"q\[6\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg_user.v(36) " "Inferred latch for \"q\[7\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg_user.v(36) " "Inferred latch for \"q\[8\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg_user.v(36) " "Inferred latch for \"q\[9\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg_user.v(36) " "Inferred latch for \"q\[10\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg_user.v(36) " "Inferred latch for \"q\[11\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg_user.v(36) " "Inferred latch for \"q\[12\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg_user.v(36) " "Inferred latch for \"q\[13\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg_user.v(36) " "Inferred latch for \"q\[14\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg_user.v(36) " "Inferred latch for \"q\[15\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg_user.v(36) " "Inferred latch for \"q\[16\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg_user.v(36) " "Inferred latch for \"q\[17\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg_user.v(36) " "Inferred latch for \"q\[18\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg_user.v(36) " "Inferred latch for \"q\[19\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg_user.v(36) " "Inferred latch for \"q\[20\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg_user.v(36) " "Inferred latch for \"q\[21\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg_user.v(36) " "Inferred latch for \"q\[22\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg_user.v(36) " "Inferred latch for \"q\[23\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg_user.v(36) " "Inferred latch for \"q\[24\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg_user.v(36) " "Inferred latch for \"q\[25\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg_user.v(36) " "Inferred latch for \"q\[26\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg_user.v(36) " "Inferred latch for \"q\[27\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg_user.v(36) " "Inferred latch for \"q\[28\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg_user.v(36) " "Inferred latch for \"q\[29\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835719 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg_user.v(36) " "Inferred latch for \"q\[30\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg_user.v(36) " "Inferred latch for \"q\[31\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] Reg_user.v(36) " "Inferred latch for \"q\[32\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] Reg_user.v(36) " "Inferred latch for \"q\[33\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] Reg_user.v(36) " "Inferred latch for \"q\[34\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] Reg_user.v(36) " "Inferred latch for \"q\[35\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] Reg_user.v(36) " "Inferred latch for \"q\[36\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] Reg_user.v(36) " "Inferred latch for \"q\[37\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] Reg_user.v(36) " "Inferred latch for \"q\[38\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] Reg_user.v(36) " "Inferred latch for \"q\[39\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] Reg_user.v(36) " "Inferred latch for \"q\[40\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] Reg_user.v(36) " "Inferred latch for \"q\[41\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] Reg_user.v(36) " "Inferred latch for \"q\[42\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] Reg_user.v(36) " "Inferred latch for \"q\[43\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] Reg_user.v(36) " "Inferred latch for \"q\[44\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] Reg_user.v(36) " "Inferred latch for \"q\[45\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] Reg_user.v(36) " "Inferred latch for \"q\[46\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] Reg_user.v(36) " "Inferred latch for \"q\[47\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] Reg_user.v(36) " "Inferred latch for \"q\[48\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] Reg_user.v(36) " "Inferred latch for \"q\[49\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] Reg_user.v(36) " "Inferred latch for \"q\[50\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] Reg_user.v(36) " "Inferred latch for \"q\[51\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] Reg_user.v(36) " "Inferred latch for \"q\[52\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] Reg_user.v(36) " "Inferred latch for \"q\[53\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] Reg_user.v(36) " "Inferred latch for \"q\[54\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] Reg_user.v(36) " "Inferred latch for \"q\[55\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] Reg_user.v(36) " "Inferred latch for \"q\[56\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] Reg_user.v(36) " "Inferred latch for \"q\[57\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] Reg_user.v(36) " "Inferred latch for \"q\[58\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] Reg_user.v(36) " "Inferred latch for \"q\[59\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] Reg_user.v(36) " "Inferred latch for \"q\[60\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] Reg_user.v(36) " "Inferred latch for \"q\[61\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] Reg_user.v(36) " "Inferred latch for \"q\[62\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] Reg_user.v(36) " "Inferred latch for \"q\[63\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835720 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_setup Datapath:U0_DP\|Reg_setup:R_SETUP " "Elaborating entity \"Reg_setup\" for hierarchy \"Datapath:U0_DP\|Reg_setup:R_SETUP\"" {  } { { "../src/Datapath.v" "R_SETUP" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835721 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw Reg_setup.v(45) " "Verilog HDL Always Construct warning at Reg_setup.v(45): variable \"sw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setup Reg_setup.v(36) " "Verilog HDL Always Construct warning at Reg_setup.v(36): inferring latch(es) for variable \"setup\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[0\] Reg_setup.v(36) " "Inferred latch for \"setup\[0\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[1\] Reg_setup.v(36) " "Inferred latch for \"setup\[1\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[2\] Reg_setup.v(36) " "Inferred latch for \"setup\[2\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[3\] Reg_setup.v(36) " "Inferred latch for \"setup\[3\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[4\] Reg_setup.v(36) " "Inferred latch for \"setup\[4\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[5\] Reg_setup.v(36) " "Inferred latch for \"setup\[5\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[6\] Reg_setup.v(36) " "Inferred latch for \"setup\[6\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[7\] Reg_setup.v(36) " "Inferred latch for \"setup\[7\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835722 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:U0_DP\|Counter_time:CT " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:U0_DP\|Counter_time:CT\"" {  } { { "../src/Datapath.v" "CT" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:U0_DP\|Counter_round:CR " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:U0_DP\|Counter_round:CR\"" {  } { { "../src/Datapath.v" "CR" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_user Datapath:U0_DP\|Counter_user:C_USER " "Elaborating entity \"Counter_user\" for hierarchy \"Datapath:U0_DP\|Counter_user:C_USER\"" {  } { { "../src/Datapath.v" "C_USER" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_FPGA Datapath:U0_DP\|Counter_FPGA:CFPGA " "Elaborating entity \"Counter_FPGA\" for hierarchy \"Datapath:U0_DP\|Counter_FPGA:CFPGA\"" {  } { { "../src/Datapath.v" "CFPGA" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835726 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "total Counter_FPGA.v(43) " "Verilog HDL Event Control warning at Counter_FPGA.v(43): posedge or negedge of vector \"total\" depends solely on its least-significant bit" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1719347835726 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "data Counter_FPGA.v(43) " "Verilog HDL Event Control warning at Counter_FPGA.v(43): posedge or negedge of vector \"data\" depends solely on its least-significant bit" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1719347835726 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Counter_FPGA.v(62) " "Verilog HDL warning at Counter_FPGA.v(62): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 62 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1719347835726 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total Counter_FPGA.v(43) " "Verilog HDL Always Construct warning at Counter_FPGA.v(43): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835727 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tc Counter_FPGA.v(43) " "Verilog HDL Always Construct warning at Counter_FPGA.v(43): inferring latch(es) for variable \"tc\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835727 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tc Counter_FPGA.v(43) " "Inferred latch for \"tc\" at Counter_FPGA.v(43)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835727 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] Counter_FPGA.v(43) " "Inferred latch for \"total\[0\]\" at Counter_FPGA.v(43)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835727 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] Counter_FPGA.v(43) " "Inferred latch for \"total\[1\]\" at Counter_FPGA.v(43)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835727 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] Counter_FPGA.v(43) " "Inferred latch for \"total\[2\]\" at Counter_FPGA.v(43)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835727 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] Counter_FPGA.v(43) " "Inferred latch for \"total\[3\]\" at Counter_FPGA.v(43)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835727 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ1 Datapath:U0_DP\|SEQ1:S1 " "Elaborating entity \"SEQ1\" for hierarchy \"Datapath:U0_DP\|SEQ1:S1\"" {  } { { "../src/Datapath.v" "S1" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ2 Datapath:U0_DP\|SEQ2:S2 " "Elaborating entity \"SEQ2\" for hierarchy \"Datapath:U0_DP\|SEQ2:S2\"" {  } { { "../src/Datapath.v" "S2" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ3 Datapath:U0_DP\|SEQ3:S3 " "Elaborating entity \"SEQ3\" for hierarchy \"Datapath:U0_DP\|SEQ3:S3\"" {  } { { "../src/Datapath.v" "S3" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ4 Datapath:U0_DP\|SEQ4:S4 " "Elaborating entity \"SEQ4\" for hierarchy \"Datapath:U0_DP\|SEQ4:S4\"" {  } { { "../src/Datapath.v" "S4" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_fgpa Datapath:U0_DP\|Reg_fgpa:R_FPGA " "Elaborating entity \"Reg_fgpa\" for hierarchy \"Datapath:U0_DP\|Reg_fgpa:R_FPGA\"" {  } { { "../src/Datapath.v" "R_FPGA" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835731 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_fpga.v(45) " "Verilog HDL Always Construct warning at Reg_fpga.v(45): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_fpga.v(46) " "Verilog HDL Always Construct warning at Reg_fpga.v(46): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Reg_fpga.v(46) " "Verilog HDL assignment warning at Reg_fpga.v(46): truncated value with size 5 to match size of target (4)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg_fpga.v(41) " "Verilog HDL Always Construct warning at Reg_fpga.v(41): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 Reg_fpga.v(41) " "Verilog HDL Always Construct warning at Reg_fpga.v(41): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] Reg_fpga.v(41) " "Inferred latch for \"q3\[0\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] Reg_fpga.v(41) " "Inferred latch for \"q3\[1\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] Reg_fpga.v(41) " "Inferred latch for \"q3\[2\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[3\] Reg_fpga.v(41) " "Inferred latch for \"q3\[3\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg_fpga.v(41) " "Inferred latch for \"q\[0\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg_fpga.v(41) " "Inferred latch for \"q\[1\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg_fpga.v(41) " "Inferred latch for \"q\[2\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg_fpga.v(41) " "Inferred latch for \"q\[3\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg_fpga.v(41) " "Inferred latch for \"q\[4\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg_fpga.v(41) " "Inferred latch for \"q\[5\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg_fpga.v(41) " "Inferred latch for \"q\[6\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg_fpga.v(41) " "Inferred latch for \"q\[7\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg_fpga.v(41) " "Inferred latch for \"q\[8\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg_fpga.v(41) " "Inferred latch for \"q\[9\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg_fpga.v(41) " "Inferred latch for \"q\[10\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg_fpga.v(41) " "Inferred latch for \"q\[11\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg_fpga.v(41) " "Inferred latch for \"q\[12\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg_fpga.v(41) " "Inferred latch for \"q\[13\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg_fpga.v(41) " "Inferred latch for \"q\[14\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg_fpga.v(41) " "Inferred latch for \"q\[15\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg_fpga.v(41) " "Inferred latch for \"q\[16\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg_fpga.v(41) " "Inferred latch for \"q\[17\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg_fpga.v(41) " "Inferred latch for \"q\[18\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg_fpga.v(41) " "Inferred latch for \"q\[19\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg_fpga.v(41) " "Inferred latch for \"q\[20\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg_fpga.v(41) " "Inferred latch for \"q\[21\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg_fpga.v(41) " "Inferred latch for \"q\[22\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg_fpga.v(41) " "Inferred latch for \"q\[23\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg_fpga.v(41) " "Inferred latch for \"q\[24\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg_fpga.v(41) " "Inferred latch for \"q\[25\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg_fpga.v(41) " "Inferred latch for \"q\[26\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835732 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg_fpga.v(41) " "Inferred latch for \"q\[27\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg_fpga.v(41) " "Inferred latch for \"q\[28\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg_fpga.v(41) " "Inferred latch for \"q\[29\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg_fpga.v(41) " "Inferred latch for \"q\[30\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg_fpga.v(41) " "Inferred latch for \"q\[31\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] Reg_fpga.v(41) " "Inferred latch for \"q\[32\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] Reg_fpga.v(41) " "Inferred latch for \"q\[33\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] Reg_fpga.v(41) " "Inferred latch for \"q\[34\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] Reg_fpga.v(41) " "Inferred latch for \"q\[35\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] Reg_fpga.v(41) " "Inferred latch for \"q\[36\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] Reg_fpga.v(41) " "Inferred latch for \"q\[37\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] Reg_fpga.v(41) " "Inferred latch for \"q\[38\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] Reg_fpga.v(41) " "Inferred latch for \"q\[39\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] Reg_fpga.v(41) " "Inferred latch for \"q\[40\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] Reg_fpga.v(41) " "Inferred latch for \"q\[41\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] Reg_fpga.v(41) " "Inferred latch for \"q\[42\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] Reg_fpga.v(41) " "Inferred latch for \"q\[43\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] Reg_fpga.v(41) " "Inferred latch for \"q\[44\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] Reg_fpga.v(41) " "Inferred latch for \"q\[45\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] Reg_fpga.v(41) " "Inferred latch for \"q\[46\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] Reg_fpga.v(41) " "Inferred latch for \"q\[47\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] Reg_fpga.v(41) " "Inferred latch for \"q\[48\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] Reg_fpga.v(41) " "Inferred latch for \"q\[49\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] Reg_fpga.v(41) " "Inferred latch for \"q\[50\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] Reg_fpga.v(41) " "Inferred latch for \"q\[51\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] Reg_fpga.v(41) " "Inferred latch for \"q\[52\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] Reg_fpga.v(41) " "Inferred latch for \"q\[53\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] Reg_fpga.v(41) " "Inferred latch for \"q\[54\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] Reg_fpga.v(41) " "Inferred latch for \"q\[55\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] Reg_fpga.v(41) " "Inferred latch for \"q\[56\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] Reg_fpga.v(41) " "Inferred latch for \"q\[57\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] Reg_fpga.v(41) " "Inferred latch for \"q\[58\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] Reg_fpga.v(41) " "Inferred latch for \"q\[59\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] Reg_fpga.v(41) " "Inferred latch for \"q\[60\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] Reg_fpga.v(41) " "Inferred latch for \"q\[61\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] Reg_fpga.v(41) " "Inferred latch for \"q\[62\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] Reg_fpga.v(41) " "Inferred latch for \"q\[63\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835733 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica Datapath:U0_DP\|Logica:LG " "Elaborating entity \"Logica\" for hierarchy \"Datapath:U0_DP\|Logica:LG\"" {  } { { "../src/Datapath.v" "LG" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835734 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "points Logica.v(35) " "Output port \"points\" at Logica.v(35) has no driver" {  } { { "../src/Logica.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Logica.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719347835734 "|Topo|Datapath:U0_DP|Logica:LG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_7bits Datapath:U0_DP\|Mux2x1_7bits:MUX0 " "Elaborating entity \"Mux2x1_7bits\" for hierarchy \"Datapath:U0_DP\|Mux2x1_7bits:MUX0\"" {  } { { "../src/Datapath.v" "MUX0" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835735 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux2x1_7bits.v(38) " "Verilog HDL Always Construct warning at Mux2x1_7bits.v(38): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719347835735 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux2x1_7bits.v(38) " "Inferred latch for \"out\[0\]\" at Mux2x1_7bits.v(38)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835735 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux2x1_7bits.v(38) " "Inferred latch for \"out\[1\]\" at Mux2x1_7bits.v(38)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835735 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux2x1_7bits.v(38) " "Inferred latch for \"out\[2\]\" at Mux2x1_7bits.v(38)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835735 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux2x1_7bits.v(38) " "Inferred latch for \"out\[3\]\" at Mux2x1_7bits.v(38)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835735 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux2x1_7bits.v(38) " "Inferred latch for \"out\[4\]\" at Mux2x1_7bits.v(38)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835735 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux2x1_7bits.v(38) " "Inferred latch for \"out\[5\]\" at Mux2x1_7bits.v(38)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835735 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux2x1_7bits.v(38) " "Inferred latch for \"out\[6\]\" at Mux2x1_7bits.v(38)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719347835735 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7seg Datapath:U0_DP\|Dec7seg:DEC0 " "Elaborating entity \"Dec7seg\" for hierarchy \"Datapath:U0_DP\|Dec7seg:DEC0\"" {  } { { "../src/Datapath.v" "DEC0" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:U1_FSM " "Elaborating entity \"Controle\" for hierarchy \"Controle:U1_FSM\"" {  } { { "../src/Topo.v" "U1_FSM" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719347835742 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enter Controle.v(90) " "Verilog HDL Always Construct warning at Controle.v(90): variable \"enter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719347835743 "|Topo|Controle:U1_FSM"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:U0_DP\|Mux4x1_4bits:MUX11\|out\[0\] " "LATCH primitive \"Datapath:U0_DP\|Mux4x1_4bits:MUX11\|out\[0\]\" is permanently enabled" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1719347835871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:U0_DP\|Mux4x1_4bits:MUX11\|out\[1\] " "LATCH primitive \"Datapath:U0_DP\|Mux4x1_4bits:MUX11\|out\[1\]\" is permanently enabled" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1719347835871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:U0_DP\|Mux4x1_4bits:MUX11\|out\[2\] " "LATCH primitive \"Datapath:U0_DP\|Mux4x1_4bits:MUX11\|out\[2\]\" is permanently enabled" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1719347835871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:U0_DP\|Mux4x1_4bits:MUX11\|out\[3\] " "LATCH primitive \"Datapath:U0_DP\|Mux4x1_4bits:MUX11\|out\[3\]\" is permanently enabled" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1719347835871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1719347836018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[6\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836041 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[7\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836042 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[4\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836042 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[5\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836042 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_user:R_USER\|q\[60\] " "Latch Datapath:U0_DP\|Reg_user:R_USER\|q\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:U0_DP\|ButtonSync:BTN\|btn0state.SaidaAtiva " "Ports D and ENA on the latch are fed by the same signal Datapath:U0_DP\|ButtonSync:BTN\|btn0state.SaidaAtiva" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836042 ""}  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_user:R_USER\|q\[61\] " "Latch Datapath:U0_DP\|Reg_user:R_USER\|q\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:U0_DP\|ButtonSync:BTN\|btn1state.SaidaAtiva " "Ports D and ENA on the latch are fed by the same signal Datapath:U0_DP\|ButtonSync:BTN\|btn1state.SaidaAtiva" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836042 ""}  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_user:R_USER\|q\[62\] " "Latch Datapath:U0_DP\|Reg_user:R_USER\|q\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:U0_DP\|ButtonSync:BTN\|btn2state.SaidaAtiva " "Ports D and ENA on the latch are fed by the same signal Datapath:U0_DP\|ButtonSync:BTN\|btn2state.SaidaAtiva" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836042 ""}  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_user:R_USER\|q\[63\] " "Latch Datapath:U0_DP\|Reg_user:R_USER\|q\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:U0_DP\|ButtonSync:BTN\|btn3state.SaidaAtiva " "Ports D and ENA on the latch are fed by the same signal Datapath:U0_DP\|ButtonSync:BTN\|btn3state.SaidaAtiva" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836042 ""}  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[0\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836043 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[1\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836043 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[2\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836043 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[3\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719347836043 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719347836043 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719347836069 "|Topo|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719347836069 "|Topo|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719347836069 "|Topo|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719347836069 "|Topo|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719347836069 "|Topo|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719347836069 "|Topo|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] VCC " "Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719347836069 "|Topo|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719347836069 "|Topo|hex5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719347836069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719347836136 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1719347836353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719347836467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719347836467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719347836500 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719347836500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719347836500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719347836500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719347836517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 17:37:16 2024 " "Processing ended: Tue Jun 25 17:37:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719347836517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719347836517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719347836517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719347836517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719347837594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719347837594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 17:37:17 2024 " "Processing started: Tue Jun 25 17:37:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719347837594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719347837594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off genius_prj -c Topo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719347837595 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719347837628 ""}
{ "Info" "0" "" "Project  = genius_prj" {  } {  } 0 0 "Project  = genius_prj" 0 0 "Fitter" 0 0 1719347837628 ""}
{ "Info" "0" "" "Revision = Topo" {  } {  } 0 0 "Revision = Topo" 0 0 "Fitter" 0 0 1719347837628 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1719347837663 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Topo EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Topo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719347837668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719347837694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719347837694 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719347837738 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719347837745 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719347837866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719347837866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719347837866 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719347837866 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 609 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719347837867 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 611 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719347837867 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 613 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719347837867 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 615 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719347837867 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 617 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719347837867 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719347837867 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719347837868 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 65 " "No exact pin location assignment(s) for 64 pins of 65 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[0\] " "Pin ledr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledr[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[1\] " "Pin ledr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledr[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[2\] " "Pin ledr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledr[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[3\] " "Pin ledr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledr[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[4\] " "Pin ledr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledr[4] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[5\] " "Pin ledr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledr[5] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[6\] " "Pin ledr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledr[6] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[7\] " "Pin ledr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledr[7] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[0\] " "Pin hex0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[1\] " "Pin hex0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[2\] " "Pin hex0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[3\] " "Pin hex0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[4\] " "Pin hex0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[4] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[5\] " "Pin hex0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[5] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[6\] " "Pin hex0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[6] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[0\] " "Pin hex1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[1\] " "Pin hex1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[2\] " "Pin hex1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[3\] " "Pin hex1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[4\] " "Pin hex1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[4] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[5\] " "Pin hex1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[5] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[6\] " "Pin hex1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[6] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[0\] " "Pin hex2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[1\] " "Pin hex2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[2\] " "Pin hex2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[3\] " "Pin hex2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[4\] " "Pin hex2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[4] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[5\] " "Pin hex2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[5] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[6\] " "Pin hex2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[6] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[0\] " "Pin hex3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[1\] " "Pin hex3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[2\] " "Pin hex3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[3\] " "Pin hex3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[4\] " "Pin hex3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[4] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[5\] " "Pin hex3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[5] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[6\] " "Pin hex3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[6] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[0\] " "Pin hex4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[1\] " "Pin hex4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[2\] " "Pin hex4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[3\] " "Pin hex4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[4\] " "Pin hex4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[4] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[5\] " "Pin hex4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[5] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[6\] " "Pin hex4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[6] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[0\] " "Pin hex5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[1\] " "Pin hex5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[2\] " "Pin hex5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[3\] " "Pin hex5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[4\] " "Pin hex5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[4] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[5\] " "Pin hex5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[5] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[6\] " "Pin hex5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[6] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[0\] " "Pin key\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[1\] " "Pin key\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[2\] " "Pin key\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { key[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[3\] " "Pin key\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[1\] " "Pin sw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[8\] " "Pin sw\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[8] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[9\] " "Pin sw\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[9] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[6\] " "Pin sw\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[7\] " "Pin sw\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[0\] " "Pin sw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[3\] " "Pin sw\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[2\] " "Pin sw\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[5\] " "Pin sw\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[4\] " "Pin sw\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719347838321 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1719347838321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "141 " "TimeQuest Timing Analyzer is analyzing 141 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1719347838427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topo.sdc " "Synopsys Design Constraints File file not found: 'Topo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719347838428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1719347838428 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1719347838430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1719347838431 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1719347838431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clock_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:U1_FSM\|state.setup " "Destination node Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:U1_FSM|state.setup } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|ButtonSync:BTN\|btn1state.SaidaAtiva " "Destination node Datapath:U0_DP\|ButtonSync:BTN\|btn1state.SaidaAtiva" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|ButtonSync:BTN\|btn0state.SaidaAtiva " "Destination node Datapath:U0_DP\|ButtonSync:BTN\|btn0state.SaidaAtiva" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|ButtonSync:BTN\|btn3state.SaidaAtiva " "Destination node Datapath:U0_DP\|ButtonSync:BTN\|btn3state.SaidaAtiva" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|ButtonSync:BTN\|btn2state.SaidaAtiva " "Destination node Datapath:U0_DP\|ButtonSync:BTN\|btn2state.SaidaAtiva" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1719347838440 ""}  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719347838440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controle:U1_FSM\|state.play_FPGA  " "Automatically promoted node Controle:U1_FSM\|state.play_FPGA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:U1_FSM\|state~15 " "Destination node Controle:U1_FSM\|state~15" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:U1_FSM|state~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 493 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:U1_FSM\|state~16 " "Destination node Controle:U1_FSM\|state~16" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:U1_FSM|state~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 494 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:U1_FSM\|state~17 " "Destination node Controle:U1_FSM\|state~17" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:U1_FSM|state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 495 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:U1_FSM\|state~21 " "Destination node Controle:U1_FSM\|state~21" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:U1_FSM|state~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 507 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|Counter_FPGA:CFPGA\|tc~0 " "Destination node Datapath:U0_DP\|Counter_FPGA:CFPGA\|tc~0" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|Counter_FPGA:CFPGA|tc~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1719347838440 ""}  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 68 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:U1_FSM|state.play_FPGA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719347838440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:U0_DP\|e2_and_ntnb~1  " "Automatically promoted node Datapath:U0_DP\|e2_and_ntnb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719347838441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|Counter_user:C_USER\|total\[1\] " "Destination node Datapath:U0_DP\|Counter_user:C_USER\|total\[1\]" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_user.v" 49 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|Counter_user:C_USER|total[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|Counter_user:C_USER\|total\[0\] " "Destination node Datapath:U0_DP\|Counter_user:C_USER\|total\[0\]" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_user.v" 49 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|Counter_user:C_USER|total[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|Counter_user:C_USER\|total\[3\] " "Destination node Datapath:U0_DP\|Counter_user:C_USER\|total\[3\]" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_user.v" 49 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|Counter_user:C_USER|total[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|Counter_user:C_USER\|total\[2\] " "Destination node Datapath:U0_DP\|Counter_user:C_USER\|total\[2\]" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_user.v" 49 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|Counter_user:C_USER|total[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719347838441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1719347838441 ""}  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 142 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|e2_and_ntnb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 499 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719347838441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[7\]~1  " "Automatically promoted node Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719347838441 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|Reg_setup:R_SETUP|setup[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 0 { 0 ""} 0 480 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719347838441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719347838657 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719347838657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719347838657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719347838657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719347838658 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719347838658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719347838658 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719347838658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719347838666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1719347838667 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719347838667 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 14 50 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 14 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1719347838668 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1719347838668 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1719347838668 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719347838668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719347838668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719347838668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719347838668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719347838668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719347838668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719347838668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719347838668 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1719347838668 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1719347838668 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719347838695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719347839216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719347839296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719347839300 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719347840061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719347840061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719347840255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1719347840672 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719347840672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719347841625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1719347841625 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719347841625 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1719347841631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719347841655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719347841865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719347841887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719347842006 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719347842286 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/output_files/Topo.fit.smsg " "Generated suppressed messages file C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/output_files/Topo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719347842998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719347843139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 17:37:23 2024 " "Processing ended: Tue Jun 25 17:37:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719347843139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719347843139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719347843139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719347843139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719347844113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719347844113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 17:37:24 2024 " "Processing started: Tue Jun 25 17:37:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719347844113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719347844113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off genius_prj -c Topo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719347844113 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719347844546 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719347844560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719347844717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 17:37:24 2024 " "Processing ended: Tue Jun 25 17:37:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719347844717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719347844717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719347844717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719347844717 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719347845312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719347845794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719347845794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 17:37:25 2024 " "Processing started: Tue Jun 25 17:37:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719347845794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719347845794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta genius_prj -c Topo " "Command: quartus_sta genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719347845794 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1719347845832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719347845898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719347845929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719347845929 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "141 " "TimeQuest Timing Analyzer is analyzing 141 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1719347846017 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topo.sdc " "Synopsys Design Constraints File file not found: 'Topo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1719347846041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1719347846042 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846043 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controle:U1_FSM\|state.play_user Controle:U1_FSM\|state.play_user " "create_clock -period 1.000 -name Controle:U1_FSM\|state.play_user Controle:U1_FSM\|state.play_user" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846043 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controle:U1_FSM\|state.play_FPGA Controle:U1_FSM\|state.play_FPGA " "create_clock -period 1.000 -name Controle:U1_FSM\|state.play_FPGA Controle:U1_FSM\|state.play_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846043 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controle:U1_FSM\|state.init Controle:U1_FSM\|state.init " "create_clock -period 1.000 -name Controle:U1_FSM\|state.init Controle:U1_FSM\|state.init" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846043 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1719347846113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846114 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1719347846115 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1719347846120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719347846129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719347846129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.486 " "Worst-case setup slack is -3.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.486             -33.044 clock_50  " "   -3.486             -33.044 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.621             -52.722 Controle:U1_FSM\|state.play_FPGA  " "   -2.621             -52.722 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120             -32.983 Controle:U1_FSM\|state.play_user  " "   -1.120             -32.983 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929              -6.837 Controle:U1_FSM\|state.init  " "   -0.929              -6.837 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.247 " "Worst-case hold slack is -0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -1.129 clock_50  " "   -0.247              -1.129 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 Controle:U1_FSM\|state.play_user  " "    0.029               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Controle:U1_FSM\|state.init  " "    0.187               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.242               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.963 " "Worst-case recovery slack is -1.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.963              -6.445 Controle:U1_FSM\|state.play_FPGA  " "   -1.963              -6.445 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460             -72.480 Controle:U1_FSM\|state.play_user  " "   -1.460             -72.480 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110             -10.026 clock_50  " "   -1.110             -10.026 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.577 " "Worst-case removal slack is -1.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.577             -90.013 Controle:U1_FSM\|state.play_user  " "   -1.577             -90.013 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237              -4.298 Controle:U1_FSM\|state.play_FPGA  " "   -1.237              -4.298 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -2.288 clock_50  " "   -0.360              -2.288 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.000 clock_50  " "   -3.000             -33.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.347               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 Controle:U1_FSM\|state.play_user  " "    0.347               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 Controle:U1_FSM\|state.init  " "    0.421               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846139 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1719347846214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1719347846228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1719347846470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719347846501 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719347846501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.982 " "Worst-case setup slack is -2.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982             -27.487 clock_50  " "   -2.982             -27.487 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287             -41.197 Controle:U1_FSM\|state.play_FPGA  " "   -2.287             -41.197 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925             -24.101 Controle:U1_FSM\|state.play_user  " "   -0.925             -24.101 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837              -6.205 Controle:U1_FSM\|state.init  " "   -0.837              -6.205 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.225 " "Worst-case hold slack is -0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -1.096 clock_50  " "   -0.225              -1.096 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 Controle:U1_FSM\|state.play_user  " "    0.117               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.232               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 Controle:U1_FSM\|state.init  " "    0.307               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.797 " "Worst-case recovery slack is -1.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.797              -5.961 Controle:U1_FSM\|state.play_FPGA  " "   -1.797              -5.961 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382             -68.376 Controle:U1_FSM\|state.play_user  " "   -1.382             -68.376 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -7.531 clock_50  " "   -0.887              -7.531 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.345 " "Worst-case removal slack is -1.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345             -77.656 Controle:U1_FSM\|state.play_user  " "   -1.345             -77.656 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072              -3.715 Controle:U1_FSM\|state.play_FPGA  " "   -1.072              -3.715 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -2.436 clock_50  " "   -0.360              -2.436 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.000 clock_50  " "   -3.000             -33.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 Controle:U1_FSM\|state.init  " "    0.370               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.409               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 Controle:U1_FSM\|state.play_user  " "    0.432               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846521 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1719347846646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719347846708 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719347846708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.831 " "Worst-case setup slack is -1.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831             -10.841 clock_50  " "   -1.831             -10.841 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261             -10.744 Controle:U1_FSM\|state.play_FPGA  " "   -1.261             -10.744 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224              -0.918 Controle:U1_FSM\|state.play_user  " "   -0.224              -0.918 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.304 Controle:U1_FSM\|state.init  " "   -0.077              -0.304 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.221 " "Worst-case hold slack is -0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -1.039 clock_50  " "   -0.221              -1.039 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 Controle:U1_FSM\|state.init  " "    0.038               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 Controle:U1_FSM\|state.play_user  " "    0.063               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.123               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.854 " "Worst-case recovery slack is -0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -2.612 Controle:U1_FSM\|state.play_FPGA  " "   -0.854              -2.612 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604             -25.940 Controle:U1_FSM\|state.play_user  " "   -0.604             -25.940 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -1.223 clock_50  " "   -0.208              -1.223 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.984 " "Worst-case removal slack is -0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -57.055 Controle:U1_FSM\|state.play_user  " "   -0.984             -57.055 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795              -2.823 Controle:U1_FSM\|state.play_FPGA  " "   -0.795              -2.823 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -2.173 clock_50  " "   -0.288              -2.173 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.395 clock_50  " "   -3.000             -34.395 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 Controle:U1_FSM\|state.play_user  " "    0.328               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.344               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 Controle:U1_FSM\|state.init  " "    0.428               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719347846737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719347846737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719347846993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719347846993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719347847087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 17:37:27 2024 " "Processing ended: Tue Jun 25 17:37:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719347847087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719347847087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719347847087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719347847087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719347848108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719347848108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 17:37:28 2024 " "Processing started: Tue Jun 25 17:37:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719347848108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719347848108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off genius_prj -c Topo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719347848109 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_6_1200mv_85c_slow.vho C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/ simulation " "Generated file Topo_6_1200mv_85c_slow.vho in folder \"C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719347848327 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_6_1200mv_0c_slow.vho C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/ simulation " "Generated file Topo_6_1200mv_0c_slow.vho in folder \"C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719347848359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_min_1200mv_0c_fast.vho C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/ simulation " "Generated file Topo_min_1200mv_0c_fast.vho in folder \"C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719347848393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo.vho C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/ simulation " "Generated file Topo.vho in folder \"C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719347848422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_6_1200mv_85c_vhd_slow.sdo C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/ simulation " "Generated file Topo_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719347848446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_6_1200mv_0c_vhd_slow.sdo C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/ simulation " "Generated file Topo_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719347848470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_min_1200mv_0c_vhd_fast.sdo C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/ simulation " "Generated file Topo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719347848498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_vhd.sdo C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/ simulation " "Generated file Topo_vhd.sdo in folder \"C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719347848523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719347848574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 17:37:28 2024 " "Processing ended: Tue Jun 25 17:37:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719347848574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719347848574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719347848574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719347848574 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus II Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719347849164 ""}
