============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Feb 09 2026  02:33:09 pm
  Module:                 up_down_top
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7151 ps) Late External Delay Assertion at pin down_count[1]
          Group: clk
     Startpoint: (R) u2/count_reg[1]/CP
          Clock: (R) clk
       Endpoint: (R) down_count[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     200                  
     Required Time:=    7800                  
      Launch Clock:-       0                  
         Data Path:-     649                  
             Slack:=    7151                  

Exceptions/Constraints:
  output_delay             2000            counter.sdc_2_line_19_6_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  u2/count_reg[1]/CP -       -     R     (arrival)      8    -   100     0       0    (-,-) 
  u2/count_reg[1]/Q  -       CP->Q R     dfprb1         4 10.5   198   649     649    (-,-) 
  down_count[1]      <<<     -     R     (port)         -    -     -     0     649    (-,-) 
#-------------------------------------------------------------------------------------------

