-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Thu May  9 17:20:50 2024
-- Host        : Vulcan running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_ac35_0_vb1_0_sim_netlist.vhdl
-- Design      : bd_ac35_0_vb1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(2 downto 0) <= src_in(2 downto 0);
  dest_out(2 downto 0) <= \syncstages_ff[3]\(2 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(2 downto 0) <= src_in(2 downto 0);
  dest_out(2 downto 0) <= \syncstages_ff[3]\(2 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(2 downto 0) <= src_in(2 downto 0);
  dest_out(2 downto 0) <= \syncstages_ff[3]\(2 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(2 downto 0) <= src_in(2 downto 0);
  dest_out(2 downto 0) <= \syncstages_ff[3]\(2 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(2 downto 0) <= src_in(2 downto 0);
  dest_out(2 downto 0) <= \syncstages_ff[3]\(2 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ is
  signal async_path_bit : STD_LOGIC;
  signal \syncstages_ff[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit <= src_in(0);
  dest_out(0) <= \syncstages_ff[3]\;
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit,
      Q => \syncstages_ff[0]\,
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\,
      Q => \syncstages_ff[1]\,
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\,
      Q => \syncstages_ff[2]\,
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\,
      Q => \syncstages_ff[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair23";
begin
  dest_out_bin(9) <= \dest_graysync_ff[1]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(9),
      I4 => \dest_graysync_ff[1]\(7),
      I5 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair15";
begin
  dest_out_bin(9) <= \dest_graysync_ff[1]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(9),
      I4 => \dest_graysync_ff[1]\(7),
      I5 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair19";
begin
  dest_out_bin(10) <= \dest_graysync_ff[3]\(10);
  dest_out_bin(9 downto 0) <= \^dest_out_bin\(9 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \^dest_out_bin\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \^dest_out_bin\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \^dest_out_bin\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(9),
      I3 => \dest_graysync_ff[3]\(10),
      I4 => \dest_graysync_ff[3]\(8),
      I5 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(9),
      I4 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(9),
      I1 => \dest_graysync_ff[3]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair24";
begin
  dest_out_bin(10) <= \dest_graysync_ff[1]\(10);
  dest_out_bin(9 downto 0) <= \^dest_out_bin\(9 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \^dest_out_bin\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \^dest_out_bin\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \^dest_out_bin\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(8),
      I5 => \dest_graysync_ff[1]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(9),
      I4 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 2;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair29";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair49";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[10]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[10]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[10]_i_15\ : label is "lutpair0";
  attribute HLUTNM of \grdc.rd_data_count_i[10]_i_23\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  \count_value_i_reg[1]_0\(1 downto 0) <= \^count_value_i_reg[1]_0\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CDCC323"
    )
        port map (
      I0 => Q(0),
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => Q(0),
      I1 => rd_en,
      I2 => Q(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAA6669AAAAA66"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\(1),
      I1 => \^count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => Q(1),
      I4 => ram_empty_i,
      I5 => Q(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^count_value_i_reg[1]_0\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\(0),
      I1 => \grdc.rd_data_count_i_reg[10]_i_3\(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\(0),
      I1 => \grdc.rd_data_count_i_reg[10]_i_3\(0),
      O => \^di\(0)
    );
\grdc.rd_data_count_i[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^count_value_i_reg[1]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[10]_i_3\(1),
      I3 => \grdc.rd_data_count_i_reg[10]_i_3_0\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[10]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\(0),
      I1 => \grdc.rd_data_count_i_reg[10]_i_3\(0),
      I2 => \grdc.rd_data_count_i_reg[10]_i_3_0\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \src_gray_ff_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[10]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_1_in : in STD_LOGIC;
    \count_value_i_reg[10]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__4_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_17_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair37";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[10]_0\(0),
      I2 => \count_value_i_reg[10]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__5_n_0\
    );
\count_value_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(7),
      I4 => \count_value_i[10]_i_2__0_n_0\,
      O => \count_value_i[10]_i_1__0_n_0\
    );
\count_value_i[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[6]_i_2__4_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(6),
      O => \count_value_i[10]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666A66"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[10]_0\(1),
      I4 => \count_value_i_reg[10]_0\(0),
      O => \count_value_i[1]_i_1__5_n_0\
    );
\count_value_i[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => p_1_in,
      I3 => \^q\(0),
      O => \count_value_i[2]_i_1__4_n_0\
    );
\count_value_i[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => p_1_in,
      I4 => \^q\(1),
      O => \count_value_i[3]_i_1__4_n_0\
    );
\count_value_i[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => p_1_in,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[4]_i_1__4_n_0\
    );
\count_value_i[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__4_n_0\,
      I4 => \^q\(3),
      O => \count_value_i[5]_i_1__4_n_0\
    );
\count_value_i[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \count_value_i[6]_i_2__4_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[6]_i_1__4_n_0\
    );
\count_value_i[6]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFDDFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[10]_0\(1),
      I4 => \count_value_i_reg[10]_0\(0),
      I5 => \^q\(1),
      O => \count_value_i[6]_i_2__4_n_0\
    );
\count_value_i[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2__4_n_0\,
      I3 => \^q\(5),
      O => \count_value_i[7]_i_1__4_n_0\
    );
\count_value_i[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__4_n_0\,
      I4 => \^q\(6),
      O => \count_value_i[8]_i_1__4_n_0\
    );
\count_value_i[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2__4_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \count_value_i[9]_i_1__3_n_0\
    );
\count_value_i[9]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => p_1_in,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__4_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__5_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__4_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__4_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__4_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__4_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[6]_i_1__4_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[7]_i_1__4_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[8]_i_1__4_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_1\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[9]_i_1__3_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_1\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      O => src_in_bin(9)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[1]\(0),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[1]\(1),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFAEEF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \src_gray_ff_reg[1]\(1),
      I3 => \src_gray_ff_reg[1]\(0),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      O => src_in_bin(8)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\,
      I3 => \^q\(5),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\,
      I2 => \^q\(4),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A9A599A"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \src_gray_ff_reg[1]\(1),
      I3 => \src_gray_ff_reg[1]\(0),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA559A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \src_gray_ff_reg[1]\(0),
      I3 => \src_gray_ff_reg[1]\(1),
      I4 => \^q\(1),
      O => src_in_bin(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0400FB"
    )
        port map (
      I0 => \count_value_i_reg[10]_0\(0),
      I1 => \count_value_i_reg[10]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_17_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[10]_0\(1),
      I3 => \count_value_i_reg[10]_0\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(8),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\,
      S(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\,
      S(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\,
      S(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\,
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_17_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_2_n_0\,
      O(7 downto 2) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1) => S(0),
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(9),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I5 => \^q\(2),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I3 => \^q\(4),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I5 => \^q\(5),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[10]_0\(0),
      I1 => \count_value_i_reg[10]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[10]\(6),
      O => \count_value_i_reg[6]_0\(5)
    );
\grdc.rd_data_count_i[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[10]\(5),
      O => \count_value_i_reg[6]_0\(4)
    );
\grdc.rd_data_count_i[10]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[10]\(4),
      O => \count_value_i_reg[6]_0\(3)
    );
\grdc.rd_data_count_i[10]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[10]\(3),
      O => \count_value_i_reg[6]_0\(2)
    );
\grdc.rd_data_count_i[10]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[10]\(2),
      O => \count_value_i_reg[6]_0\(1)
    );
\grdc.rd_data_count_i[10]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \src_gray_ff_reg[1]\(1),
      I2 => \grdc.rd_data_count_i_reg[10]\(0),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[10]\(1),
      O => \count_value_i_reg[6]_0\(0)
    );
\grdc.rd_data_count_i[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      I2 => \^q\(9),
      I3 => \grdc.rd_data_count_i_reg[10]\(8),
      O => \count_value_i_reg[8]_0\(1)
    );
\grdc.rd_data_count_i[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[10]\(7),
      O => \count_value_i_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_10_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_11_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_12_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_13_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair43";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[10]_i_2\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1_n_0\
    );
\count_value_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[10]\(3),
      O => \gwdc.wr_data_count_i[10]_i_10_n_0\
    );
\gwdc.wr_data_count_i[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[10]\(2),
      O => \gwdc.wr_data_count_i[10]_i_11_n_0\
    );
\gwdc.wr_data_count_i[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[10]\(1),
      O => \gwdc.wr_data_count_i[10]_i_12_n_0\
    );
\gwdc.wr_data_count_i[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[10]\(0),
      O => \gwdc.wr_data_count_i[10]_i_13_n_0\
    );
\gwdc.wr_data_count_i[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gwdc.wr_data_count_i_reg[10]\(10),
      O => \gwdc.wr_data_count_i[10]_i_3_n_0\
    );
\gwdc.wr_data_count_i[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gwdc.wr_data_count_i_reg[10]\(9),
      O => \gwdc.wr_data_count_i[10]_i_4_n_0\
    );
\gwdc.wr_data_count_i[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[10]\(8),
      O => \gwdc.wr_data_count_i[10]_i_5_n_0\
    );
\gwdc.wr_data_count_i[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[10]\(7),
      O => \gwdc.wr_data_count_i[10]_i_6_n_0\
    );
\gwdc.wr_data_count_i[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[10]\(6),
      O => \gwdc.wr_data_count_i[10]_i_7_n_0\
    );
\gwdc.wr_data_count_i[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[10]\(5),
      O => \gwdc.wr_data_count_i[10]_i_8_n_0\
    );
\gwdc.wr_data_count_i[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[10]\(4),
      O => \gwdc.wr_data_count_i[10]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[10]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \gwdc.wr_data_count_i_reg[10]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(7 downto 3) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => O(0),
      O(1 downto 0) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\(1 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \gwdc.wr_data_count_i[10]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[10]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[10]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[10]_i_2_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[10]_i_2_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[10]_i_2_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[10]_i_2_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[10]_i_2_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[10]_i_2_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[10]_i_2_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[10]_i_2_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[10]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \gwdc.wr_data_count_i[10]_i_6_n_0\,
      S(6) => \gwdc.wr_data_count_i[10]_i_7_n_0\,
      S(5) => \gwdc.wr_data_count_i[10]_i_8_n_0\,
      S(4) => \gwdc.wr_data_count_i[10]_i_9_n_0\,
      S(3) => \gwdc.wr_data_count_i[10]_i_10_n_0\,
      S(2) => \gwdc.wr_data_count_i[10]_i_11_n_0\,
      S(1) => \gwdc.wr_data_count_i[10]_i_12_n_0\,
      S(0) => \gwdc.wr_data_count_i[10]_i_13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_1_in : out STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair40";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  p_1_in <= \^p_1_in\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      I4 => \^q\(0),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^p_1_in\,
      I3 => \^q\(1),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^p_1_in\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^p_1_in\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \count_value_i_reg[1]_0\(0),
      O => \^p_1_in\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(3),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFDDFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => \count_value_i_reg[1]_0\(0),
      I5 => \^q\(1),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__3_n_0\,
      I3 => \^q\(6),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2__3_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__3_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[9]_i_1__4_n_0\
    );
\count_value_i[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^p_1_in\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[9]_i_1__4_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair46";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(9),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(8),
      O(7 downto 2) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(6 downto 5),
      S(7 downto 2) => B"000000",
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_2_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 3) => D(4 downto 0),
      O(2 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_int_reg_0 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3A200A2"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I1 => \^rst_d1\,
      I2 => rst,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I4 => prog_full,
      O => d_out_int_reg_0
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(6),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \syncstages_ff_reg[1]\ : out STD_LOGIC;
    d_out_int_reg : out STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal going_afull : STD_LOGIC;
  signal leaving_afull : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1\ : label is "soft_lutpair32";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFE0000000E"
    )
        port map (
      I0 => leaving_afull,
      I1 => going_afull,
      I2 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\,
      I3 => rst,
      I4 => clr_full,
      I5 => almost_full,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\,
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5_n_0\,
      I2 => \^q\(9),
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(9),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_6_n_0\,
      I5 => wr_pntr_plus1_pf_carry,
      O => going_afull
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(6),
      I2 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5_n_0\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F800F8F8"
    )
        port map (
      I0 => wr_pntr_plus1_pf_carry,
      I1 => leaving_afull,
      I2 => leaving_full,
      I3 => rst,
      I4 => rst_d1,
      O => \syncstages_ff_reg[1]\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2F2F"
    )
        port map (
      I0 => rst_d1,
      I1 => rst,
      I2 => leaving_full,
      I3 => leaving_afull,
      I4 => wr_pntr_plus1_pf_carry,
      O => d_out_int_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(9),
      I2 => \^q\(9),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_8_n_0\,
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      O => leaving_afull
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[9]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_1_in : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(0),
      O => S(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000041"
    )
        port map (
      I0 => p_1_in,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(9),
      I2 => \^q\(9),
      I3 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      O => \count_value_i_reg[9]\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I3 => \^q\(7),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(8),
      I5 => \^q\(8),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[10]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grdc.rd_data_count_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[10]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \grdc.rd_data_count_i[10]_i_10_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_11_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_12_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_13_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_3_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_grdc.rd_data_count_i_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[10]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[10]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[10]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\grdc.rd_data_count_i[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      O => \grdc.rd_data_count_i[10]_i_10_n_0\
    );
\grdc.rd_data_count_i[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      O => \grdc.rd_data_count_i[10]_i_11_n_0\
    );
\grdc.rd_data_count_i[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      O => \grdc.rd_data_count_i[10]_i_12_n_0\
    );
\grdc.rd_data_count_i[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(1),
      O => \grdc.rd_data_count_i[10]_i_13_n_0\
    );
\grdc.rd_data_count_i[10]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[10]_i_3_0\(0),
      I2 => \grdc.rd_data_count_i_reg[10]\(0),
      O => \grdc.rd_data_count_i[10]_i_14_n_0\
    );
\grdc.rd_data_count_i[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      O => \grdc.rd_data_count_i[10]_i_4_n_0\
    );
\grdc.rd_data_count_i[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      O => \grdc.rd_data_count_i[10]_i_5_n_0\
    );
\grdc.rd_data_count_i[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      I2 => \grdc.rd_data_count_i_reg[10]\(9),
      I3 => \reg_out_i_reg_n_0_[10]\,
      O => \grdc.rd_data_count_i[10]_i_6_n_0\
    );
\grdc.rd_data_count_i[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      O => \grdc.rd_data_count_i[10]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[10]_i_3_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_grdc.rd_data_count_i_reg[10]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \grdc.rd_data_count_i_reg[10]_i_2_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[10]_i_2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \grdc.rd_data_count_i[10]_i_4_n_0\,
      DI(0) => \grdc.rd_data_count_i[10]_i_5_n_0\,
      O(7 downto 3) => \NLW_grdc.rd_data_count_i_reg[10]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2) => O(0),
      O(1 downto 0) => \NLW_grdc.rd_data_count_i_reg[10]_i_2_O_UNCONNECTED\(1 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \grdc.rd_data_count_i[10]_i_6_n_0\,
      S(1 downto 0) => \grdc.rd_data_count_i_reg[10]_0\(1 downto 0)
    );
\grdc.rd_data_count_i_reg[10]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[10]_i_3_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[10]_i_3_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[10]_i_3_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[10]_i_3_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[10]_i_3_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[10]_i_3_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[10]_i_3_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[10]_i_3_n_7\,
      DI(7) => \grdc.rd_data_count_i[10]_i_9_n_0\,
      DI(6) => \grdc.rd_data_count_i[10]_i_10_n_0\,
      DI(5) => \grdc.rd_data_count_i[10]_i_11_n_0\,
      DI(4) => \grdc.rd_data_count_i[10]_i_12_n_0\,
      DI(3) => \grdc.rd_data_count_i[10]_i_13_n_0\,
      DI(2) => \grdc.rd_data_count_i[10]_i_14_n_0\,
      DI(1) => DI(0),
      DI(0) => \^q\(0),
      O(7 downto 0) => \NLW_grdc.rd_data_count_i_reg[10]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(10),
      Q => \reg_out_i_reg_n_0_[10]\,
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[10]_0\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => \reg_out_i_reg[10]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 183 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 183 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 183 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 183 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 188416;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 184;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_100\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_101\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_102\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_103\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_104\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_105\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_106\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_107\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_108\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_109\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_110\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_111\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_112\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_113\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_114\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_115\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_116\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_117\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_118\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_119\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_120\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_121\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_122\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_123\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_124\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_125\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_126\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_127\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_128\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_129\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_130\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_131\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_144\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_145\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_146\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_147\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 188416;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_2_sub_inst/dp_videoaxi4s_bridge_v1_0_2_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 188416;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_2_sub_inst/dp_videoaxi4s_bridge_v1_0_2_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 107;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 107;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 188416;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_2_sub_inst/dp_videoaxi4s_bridge_v1_0_2_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 107;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 108;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 143;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 108;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 143;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 188416;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_2_sub_inst/dp_videoaxi4s_bridge_v1_0_2_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 108;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 143;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 144;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 179;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 144;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 179;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 188416;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_2_sub_inst/dp_videoaxi4s_bridge_v1_0_2_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 144;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 179;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p0_d4";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 180;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 183;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 180;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 183;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 188416;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_2_sub_inst/dp_videoaxi4s_bridge_v1_0_2_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 180;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 183;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(183) <= \<const0>\;
  douta(182) <= \<const0>\;
  douta(181) <= \<const0>\;
  douta(180) <= \<const0>\;
  douta(179) <= \<const0>\;
  douta(178) <= \<const0>\;
  douta(177) <= \<const0>\;
  douta(176) <= \<const0>\;
  douta(175) <= \<const0>\;
  douta(174) <= \<const0>\;
  douta(173) <= \<const0>\;
  douta(172) <= \<const0>\;
  douta(171) <= \<const0>\;
  douta(170) <= \<const0>\;
  douta(169) <= \<const0>\;
  douta(168) <= \<const0>\;
  douta(167) <= \<const0>\;
  douta(166) <= \<const0>\;
  douta(165) <= \<const0>\;
  douta(164) <= \<const0>\;
  douta(163) <= \<const0>\;
  douta(162) <= \<const0>\;
  douta(161) <= \<const0>\;
  douta(160) <= \<const0>\;
  douta(159) <= \<const0>\;
  douta(158) <= \<const0>\;
  douta(157) <= \<const0>\;
  douta(156) <= \<const0>\;
  douta(155) <= \<const0>\;
  douta(154) <= \<const0>\;
  douta(153) <= \<const0>\;
  douta(152) <= \<const0>\;
  douta(151) <= \<const0>\;
  douta(150) <= \<const0>\;
  douta(149) <= \<const0>\;
  douta(148) <= \<const0>\;
  douta(147) <= \<const0>\;
  douta(146) <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_131\,
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_130\,
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_129\,
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_128\,
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_127\,
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_126\,
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_125\,
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_124\,
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_123\,
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_122\,
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_121\,
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_120\,
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_119\,
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_118\,
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_117\,
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_116\,
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_115\,
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_114\,
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_113\,
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_112\,
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_111\,
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_110\,
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_109\,
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_108\,
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_107\,
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_106\,
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_105\,
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_104\,
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_103\,
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_102\,
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_101\,
      Q => doutb(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_100\,
      Q => doutb(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_147\,
      Q => doutb(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_146\,
      Q => doutb(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_145\,
      Q => doutb(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_144\,
      Q => doutb(143),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(67 downto 36),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(71 downto 68),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(67 downto 36),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(103 downto 72),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(107 downto 104),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(103 downto 72),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(107 downto 104),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(139 downto 108),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(143 downto 140),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_100\,
      DOUTBDOUT(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_101\,
      DOUTBDOUT(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_102\,
      DOUTBDOUT(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_103\,
      DOUTBDOUT(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_104\,
      DOUTBDOUT(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_105\,
      DOUTBDOUT(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_106\,
      DOUTBDOUT(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_107\,
      DOUTBDOUT(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_108\,
      DOUTBDOUT(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_109\,
      DOUTBDOUT(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_110\,
      DOUTBDOUT(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_111\,
      DOUTBDOUT(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_112\,
      DOUTBDOUT(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_113\,
      DOUTBDOUT(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_114\,
      DOUTBDOUT(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_115\,
      DOUTBDOUT(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_116\,
      DOUTBDOUT(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_117\,
      DOUTBDOUT(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_118\,
      DOUTBDOUT(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_119\,
      DOUTBDOUT(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_120\,
      DOUTBDOUT(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_121\,
      DOUTBDOUT(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_122\,
      DOUTBDOUT(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_123\,
      DOUTBDOUT(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_124\,
      DOUTBDOUT(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_125\,
      DOUTBDOUT(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_126\,
      DOUTBDOUT(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_127\,
      DOUTBDOUT(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_128\,
      DOUTBDOUT(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_129\,
      DOUTBDOUT(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_130\,
      DOUTBDOUT(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_131\,
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_144\,
      DOUTPBDOUTP(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_145\,
      DOUTPBDOUTP(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_146\,
      DOUTPBDOUTP(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_147\,
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(175 downto 144),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(179 downto 176),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(175 downto 144),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(179 downto 176),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => addrb(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DINADIN(15 downto 4) => B"000000000000",
      DINADIN(3 downto 0) => dina(183 downto 180),
      DINBDIN(15 downto 0) => B"0000000000001111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 4) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\(15 downto 4),
      DOUTBDOUT(3 downto 0) => doutb(183 downto 180),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => enb,
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SLEEP => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array is
  port (
    y_only_maclk0 : out STD_LOGIC;
    ycrcb_422_maclk0 : out STD_LOGIC;
    \syncstages_ff_reg[3][2]\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]\ : out STD_LOGIC;
    color_format : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array is
  signal color_format_maclk : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_array_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_array_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_array_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_array_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_array_single_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_cdc_array_single_inst : label is 3;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_array_single_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_array_single_inst : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of y_only_maclk_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ycrcb_422_maclk_i_1 : label is "soft_lutpair1";
begin
xpm_cdc_array_single_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single
     port map (
      dest_clk => m_axis_aclk,
      dest_out(2 downto 0) => color_format_maclk(2 downto 0),
      src_clk => '0',
      src_in(2 downto 0) => color_format(2 downto 0)
    );
y_only_maclk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => color_format_maclk(2),
      I1 => color_format_maclk(1),
      I2 => color_format_maclk(0),
      O => y_only_maclk0
    );
y_only_maclk_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => color_format_maclk(2),
      I1 => color_format_maclk(1),
      I2 => color_format_maclk(0),
      O => \syncstages_ff_reg[3][2]\
    );
ycrcb_422_maclk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => color_format_maclk(1),
      I1 => color_format_maclk(0),
      I2 => color_format_maclk(2),
      O => ycrcb_422_maclk0
    );
ycrcb_422_maclk_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => color_format_maclk(1),
      I1 => color_format_maclk(0),
      I2 => color_format_maclk(2),
      O => \syncstages_ff_reg[3][1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__parameterized0\ is
  port (
    vid_vsync : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__parameterized0\ : entity is "dp_videoaxi4s_bridge_v1_0_2_cdc_array";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__parameterized0\ is
  signal NLW_xpm_cdc_array_single_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_array_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_array_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_array_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_array_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_array_single_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_cdc_array_single_inst : label is 1;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_array_single_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_array_single_inst : label is "TRUE";
begin
xpm_cdc_array_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => m_axis_aclk,
      dest_out(0) => NLW_xpm_cdc_array_single_inst_dest_out_UNCONNECTED(0),
      src_clk => '0',
      src_in(0) => vid_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__1\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dp_hres[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pixel_mode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_pixel_clk : in STD_LOGIC;
    dp_hres : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__1\ : entity is "dp_videoaxi4s_bridge_v1_0_2_cdc_array";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__1\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_array_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_array_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_array_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_array_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_array_single_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_cdc_array_single_inst : label is 3;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_array_single_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_array_single_inst : label is "TRUE";
begin
  dest_out(2 downto 0) <= \^dest_out\(2 downto 0);
s_axis_tlast_i_q2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dp_hres(3),
      I1 => \^dest_out\(2),
      O => DI(2)
    );
s_axis_tlast_i_q2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => dp_hres(1),
      I2 => \^dest_out\(1),
      I3 => dp_hres(2),
      O => S(1)
    );
s_axis_tlast_i_q2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dp_hres(1),
      I1 => \^dest_out\(0),
      O => S(0)
    );
s_axis_tlast_i_q2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dp_hres(2),
      I1 => \^dest_out\(1),
      O => DI(1)
    );
s_axis_tlast_i_q2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dp_hres(1),
      I1 => \^dest_out\(0),
      O => DI(0)
    );
s_axis_tlast_i_q2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^dest_out\(2),
      I1 => dp_hres(3),
      I2 => dp_hres(4),
      O => S(3)
    );
s_axis_tlast_i_q2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => dp_hres(2),
      I2 => \^dest_out\(2),
      I3 => dp_hres(3),
      O => S(2)
    );
s_axis_tlast_i_q3_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(2),
      I1 => \^dest_out\(2),
      O => \dp_hres[2]\(2)
    );
s_axis_tlast_i_q3_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(1),
      I1 => \^dest_out\(1),
      O => \dp_hres[2]\(1)
    );
s_axis_tlast_i_q3_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(0),
      I1 => \^dest_out\(0),
      O => \dp_hres[2]\(0)
    );
xpm_cdc_array_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5\
     port map (
      dest_clk => vid_pixel_clk,
      dest_out(2 downto 0) => \^dest_out\(2 downto 0),
      src_clk => '0',
      src_in(2 downto 0) => pixel_mode(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__2\ is
  port (
    ycrcb_422_vid0 : out STD_LOGIC;
    y_only_vid0 : out STD_LOGIC;
    color_format : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_pixel_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__2\ : entity is "dp_videoaxi4s_bridge_v1_0_2_cdc_array";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__2\ is
  signal color_format_vid : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_array_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_array_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_array_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_array_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_array_single_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_cdc_array_single_inst : label is 3;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_array_single_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_array_single_inst : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of y_only_vid_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ycrcb_422_vid_i_1 : label is "soft_lutpair2";
begin
xpm_cdc_array_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6\
     port map (
      dest_clk => vid_pixel_clk,
      dest_out(2 downto 0) => color_format_vid(2 downto 0),
      src_clk => '0',
      src_in(2 downto 0) => color_format(2 downto 0)
    );
y_only_vid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => color_format_vid(2),
      I1 => color_format_vid(1),
      I2 => color_format_vid(0),
      O => y_only_vid0
    );
ycrcb_422_vid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => color_format_vid(1),
      I1 => color_format_vid(0),
      I2 => color_format_vid(2),
      O => ycrcb_422_vid0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bpc : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_pixel_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__3\ : entity is "dp_videoaxi4s_bridge_v1_0_2_cdc_array";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__3\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_array_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_array_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_array_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_array_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_array_single_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_cdc_array_single_inst : label is 3;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_array_single_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_array_single_inst : label is "TRUE";
begin
xpm_cdc_array_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__7\
     port map (
      dest_clk => vid_pixel_clk,
      dest_out(2 downto 0) => D(2 downto 0),
      src_clk => '0',
      src_in(2 downto 0) => bpc(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__4\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \syncstages_ff_reg[3][1]\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_1\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_2\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_3\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_4\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_5\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_6\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_7\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_1\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_3\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_4\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[11]\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]\ : out STD_LOGIC;
    ycrcb_422_maclk_reg : out STD_LOGIC;
    m_axis_tuser_0_reg : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_8\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_5\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_1\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_2\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_3\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_4\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_5\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_6\ : out STD_LOGIC;
    \syncstages_ff_reg[3][2]\ : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_0 : out STD_LOGIC;
    \syncstages_ff_reg[3][2]_0\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[47]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_6\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_7\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_8\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_9\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_10\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_11\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_12\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_13\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_14\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_15\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_16\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_17\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_18\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_19\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_20\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_21\ : out STD_LOGIC;
    y_only_maclk_reg_rep : out STD_LOGIC;
    y_only_maclk_reg_rep_0 : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[35]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_0\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[40]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_1\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_3\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_4\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_5\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_6\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_22\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_23\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_24\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_25\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_26\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_27\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_28\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_29\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_30\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_31\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_32\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_33\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_34\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_35\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_36\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[23]\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[22]\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[21]\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[20]\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[19]\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[18]\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[17]\ : out STD_LOGIC;
    \m_axis_tdata_fifo_out_0_reg[16]\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_7\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_8\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_9\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_10\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_11\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_12\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_13\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_14\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_15\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_16\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_17\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_18\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_19\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_20\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_21\ : out STD_LOGIC;
    \syncstages_ff_reg[3][0]_22\ : out STD_LOGIC;
    pixel_mode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    m_axis_tdata : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 );
    ycrcb_422_maclk : in STD_LOGIC;
    y_only_maclk : in STD_LOGIC;
    m_axis_tlast : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[48]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[48]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc[23]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tvalid_ppc_reg : in STD_LOGIC;
    m_axis_tvalid_ppc_reg_0 : in STD_LOGIC;
    valid_tran_from_axis_fifo : in STD_LOGIC;
    m_axis_tuser_0 : in STD_LOGIC;
    m_axis_tuser_ppc_reg : in STD_LOGIC;
    m_axis_tuser_ppc_reg_0 : in STD_LOGIC;
    m_axis_tuser_2 : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[15]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[15]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc[47]_i_4\ : in STD_LOGIC;
    \m_axis_tdata_ppc[35]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[38]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[40]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[41]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[46]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[42]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[43]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[44]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[45]_i_3\ : in STD_LOGIC;
    \m_axis_tdata_ppc[46]_i_3_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__4\ : entity is "dp_videoaxi4s_bridge_v1_0_2_cdc_array";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__4\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \m_axis_tdata_ppc[10]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[11]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[12]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[13]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[14]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[15]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[24]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[25]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[26]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[27]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[28]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[29]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[30]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[31]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[35]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[38]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[40]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[41]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[42]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[43]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[44]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[45]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[46]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[47]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[48]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[49]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[50]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[51]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[52]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[53]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[54]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[55]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[56]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[57]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[58]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[60]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[61]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[62]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[63]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[63]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[8]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[9]_i_5_n_0\ : STD_LOGIC;
  signal \^syncstages_ff_reg[3][1]_7\ : STD_LOGIC;
  signal \^syncstages_ff_reg[3][1]_8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[10]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[11]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[12]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[13]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[14]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[15]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[26]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[33]_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[37]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[39]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[47]_i_10\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[59]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[63]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[63]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[71]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[71]_i_6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[7]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[8]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[9]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of m_axis_tvalid_ppc_i_5 : label is "soft_lutpair7";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_array_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_array_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_array_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_array_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_array_single_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_cdc_array_single_inst : label is 3;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_array_single_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_array_single_inst : label is "TRUE";
begin
  dest_out(2 downto 0) <= \^dest_out\(2 downto 0);
  \syncstages_ff_reg[3][1]_7\ <= \^syncstages_ff_reg[3][1]_7\;
  \syncstages_ff_reg[3][1]_8\ <= \^syncstages_ff_reg[3][1]_8\;
\m_axis_tdata_ppc[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F3CBFFFFFFCBFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[15]\,
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => m_axis_tdata(10),
      I4 => \m_axis_tdata_ppc_reg[15]_0\,
      I5 => \m_axis_tdata_ppc[10]_i_5_n_0\,
      O => \syncstages_ff_reg[3][0]_2\
    );
\m_axis_tdata_ppc[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(2),
      I3 => m_axis_tdata(10),
      O => \syncstages_ff_reg[3][1]_1\
    );
\m_axis_tdata_ppc[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_2\(2),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => Q(2),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[10]_i_5_n_0\
    );
\m_axis_tdata_ppc[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F3CBFFFFFFCBFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[15]\,
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => m_axis_tdata(11),
      I4 => \m_axis_tdata_ppc_reg[15]_0\,
      I5 => \m_axis_tdata_ppc[11]_i_5_n_0\,
      O => \syncstages_ff_reg[3][0]_3\
    );
\m_axis_tdata_ppc[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(2),
      I3 => m_axis_tdata(11),
      O => \syncstages_ff_reg[3][1]_2\
    );
\m_axis_tdata_ppc[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_2\(3),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => Q(3),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[11]_i_5_n_0\
    );
\m_axis_tdata_ppc[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F3CBFFFFFFCBFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[15]\,
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => m_axis_tdata(12),
      I4 => \m_axis_tdata_ppc_reg[15]_0\,
      I5 => \m_axis_tdata_ppc[12]_i_5_n_0\,
      O => \syncstages_ff_reg[3][0]_4\
    );
\m_axis_tdata_ppc[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(2),
      I3 => m_axis_tdata(12),
      O => \syncstages_ff_reg[3][1]_3\
    );
\m_axis_tdata_ppc[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_2\(4),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => Q(4),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[12]_i_5_n_0\
    );
\m_axis_tdata_ppc[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F3CBFFFFFFCBFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[15]\,
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => m_axis_tdata(13),
      I4 => \m_axis_tdata_ppc_reg[15]_0\,
      I5 => \m_axis_tdata_ppc[13]_i_5_n_0\,
      O => \syncstages_ff_reg[3][0]_5\
    );
\m_axis_tdata_ppc[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(2),
      I3 => m_axis_tdata(13),
      O => \syncstages_ff_reg[3][1]_4\
    );
\m_axis_tdata_ppc[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_2\(5),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => Q(5),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[13]_i_5_n_0\
    );
\m_axis_tdata_ppc[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F3CBFFFFFFCBFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[15]\,
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => m_axis_tdata(14),
      I4 => \m_axis_tdata_ppc_reg[15]_0\,
      I5 => \m_axis_tdata_ppc[14]_i_5_n_0\,
      O => \syncstages_ff_reg[3][0]_6\
    );
\m_axis_tdata_ppc[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(2),
      I3 => m_axis_tdata(14),
      O => \syncstages_ff_reg[3][1]_5\
    );
\m_axis_tdata_ppc[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_2\(6),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => Q(6),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[14]_i_5_n_0\
    );
\m_axis_tdata_ppc[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03FFB3FFFFFFB3F"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[15]\,
      I1 => m_axis_tdata(15),
      I2 => \^dest_out\(1),
      I3 => \^dest_out\(0),
      I4 => \m_axis_tdata_ppc_reg[15]_0\,
      I5 => \m_axis_tdata_ppc[15]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_5\
    );
\m_axis_tdata_ppc[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(2),
      I3 => m_axis_tdata(15),
      O => \syncstages_ff_reg[3][1]_6\
    );
\m_axis_tdata_ppc[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_2\(7),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => Q(7),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[15]_i_7_n_0\
    );
\m_axis_tdata_ppc[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \m_axis_tdata_ppc[23]_i_2\(8),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(0),
      I4 => ycrcb_422_maclk,
      I5 => Q(0),
      O => \syncstages_ff_reg[3][0]_22\
    );
\m_axis_tdata_ppc[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB5555"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => m_axis_tdata(16),
      I2 => ycrcb_422_maclk,
      I3 => y_only_maclk,
      I4 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][0]_7\
    );
\m_axis_tdata_ppc[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030773F77F577FF"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(0),
      I2 => y_only_maclk,
      I3 => ycrcb_422_maclk,
      I4 => Q(16),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_14\
    );
\m_axis_tdata_ppc[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \m_axis_tdata_ppc[23]_i_2\(9),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(1),
      I4 => ycrcb_422_maclk,
      I5 => Q(1),
      O => \syncstages_ff_reg[3][0]_21\
    );
\m_axis_tdata_ppc[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB5555"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => m_axis_tdata(17),
      I2 => ycrcb_422_maclk,
      I3 => y_only_maclk,
      I4 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][0]_8\
    );
\m_axis_tdata_ppc[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030773F77F577FF"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(1),
      I2 => y_only_maclk,
      I3 => ycrcb_422_maclk,
      I4 => Q(17),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_15\
    );
\m_axis_tdata_ppc[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \m_axis_tdata_ppc[23]_i_2\(10),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(2),
      I4 => ycrcb_422_maclk,
      I5 => Q(2),
      O => \syncstages_ff_reg[3][0]_20\
    );
\m_axis_tdata_ppc[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB5555"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => m_axis_tdata(18),
      I2 => ycrcb_422_maclk,
      I3 => y_only_maclk,
      I4 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][0]_9\
    );
\m_axis_tdata_ppc[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030773F77F577FF"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(2),
      I2 => y_only_maclk,
      I3 => ycrcb_422_maclk,
      I4 => Q(18),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_16\
    );
\m_axis_tdata_ppc[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \m_axis_tdata_ppc[23]_i_2\(11),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(3),
      I4 => ycrcb_422_maclk,
      I5 => Q(3),
      O => \syncstages_ff_reg[3][0]_19\
    );
\m_axis_tdata_ppc[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB5555"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => m_axis_tdata(19),
      I2 => ycrcb_422_maclk,
      I3 => y_only_maclk,
      I4 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][0]_10\
    );
\m_axis_tdata_ppc[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030773F77F577FF"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(3),
      I2 => y_only_maclk,
      I3 => ycrcb_422_maclk,
      I4 => Q(19),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_17\
    );
\m_axis_tdata_ppc[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \m_axis_tdata_ppc[23]_i_2\(12),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(4),
      I4 => ycrcb_422_maclk,
      I5 => Q(4),
      O => \syncstages_ff_reg[3][0]_18\
    );
\m_axis_tdata_ppc[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB5555"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => m_axis_tdata(20),
      I2 => ycrcb_422_maclk,
      I3 => y_only_maclk,
      I4 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][0]_11\
    );
\m_axis_tdata_ppc[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030773F77F577FF"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(4),
      I2 => y_only_maclk,
      I3 => ycrcb_422_maclk,
      I4 => Q(20),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_18\
    );
\m_axis_tdata_ppc[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \m_axis_tdata_ppc[23]_i_2\(13),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(5),
      I4 => ycrcb_422_maclk,
      I5 => Q(5),
      O => \syncstages_ff_reg[3][0]_17\
    );
\m_axis_tdata_ppc[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB5555"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => m_axis_tdata(21),
      I2 => ycrcb_422_maclk,
      I3 => y_only_maclk,
      I4 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][0]_12\
    );
\m_axis_tdata_ppc[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030773F77F577FF"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(5),
      I2 => y_only_maclk,
      I3 => ycrcb_422_maclk,
      I4 => Q(21),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_19\
    );
\m_axis_tdata_ppc[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \m_axis_tdata_ppc[23]_i_2\(14),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(6),
      I4 => ycrcb_422_maclk,
      I5 => Q(6),
      O => \syncstages_ff_reg[3][0]_16\
    );
\m_axis_tdata_ppc[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB5555"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => m_axis_tdata(22),
      I2 => ycrcb_422_maclk,
      I3 => y_only_maclk,
      I4 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][0]_13\
    );
\m_axis_tdata_ppc[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030773F77F577FF"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(6),
      I2 => y_only_maclk,
      I3 => ycrcb_422_maclk,
      I4 => Q(22),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_20\
    );
\m_axis_tdata_ppc[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030773F77F577FF"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(7),
      I2 => y_only_maclk,
      I3 => ycrcb_422_maclk,
      I4 => Q(23),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_21\
    );
\m_axis_tdata_ppc[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \m_axis_tdata_ppc[23]_i_2\(15),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(7),
      I4 => ycrcb_422_maclk,
      I5 => Q(7),
      O => \syncstages_ff_reg[3][0]_15\
    );
\m_axis_tdata_ppc[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB5555"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => m_axis_tdata(23),
      I2 => ycrcb_422_maclk,
      I3 => y_only_maclk,
      I4 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][0]_14\
    );
\m_axis_tdata_ppc[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FFF7F7"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(0),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(8),
      I4 => ycrcb_422_maclk,
      I5 => \m_axis_tdata_ppc[24]_i_6_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_13\
    );
\m_axis_tdata_ppc[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8A00000000"
    )
        port map (
      I0 => Q(24),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => m_axis_tdata(8),
      I4 => \^dest_out\(0),
      I5 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[24]_i_6_n_0\
    );
\m_axis_tdata_ppc[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FFF7F7"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(1),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(9),
      I4 => ycrcb_422_maclk,
      I5 => \m_axis_tdata_ppc[25]_i_6_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_12\
    );
\m_axis_tdata_ppc[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8A00000000"
    )
        port map (
      I0 => Q(25),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => m_axis_tdata(9),
      I4 => \^dest_out\(0),
      I5 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[25]_i_6_n_0\
    );
\m_axis_tdata_ppc[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^dest_out\(2),
      I1 => m_axis_tdata(26),
      I2 => \^dest_out\(1),
      I3 => \^dest_out\(0),
      O => \syncstages_ff_reg[3][2]\
    );
\m_axis_tdata_ppc[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FFF7F7"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(2),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(10),
      I4 => ycrcb_422_maclk,
      I5 => \m_axis_tdata_ppc[26]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_11\
    );
\m_axis_tdata_ppc[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8A00000000"
    )
        port map (
      I0 => Q(26),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => m_axis_tdata(10),
      I4 => \^dest_out\(0),
      I5 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[26]_i_7_n_0\
    );
\m_axis_tdata_ppc[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FFF7F7"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(3),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(11),
      I4 => ycrcb_422_maclk,
      I5 => \m_axis_tdata_ppc[27]_i_6_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_10\
    );
\m_axis_tdata_ppc[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8A00000000"
    )
        port map (
      I0 => Q(27),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => m_axis_tdata(11),
      I4 => \^dest_out\(0),
      I5 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[27]_i_6_n_0\
    );
\m_axis_tdata_ppc[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FFF7F7"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(4),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(12),
      I4 => ycrcb_422_maclk,
      I5 => \m_axis_tdata_ppc[28]_i_8_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_9\
    );
\m_axis_tdata_ppc[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8A00000000"
    )
        port map (
      I0 => Q(28),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => m_axis_tdata(12),
      I4 => \^dest_out\(0),
      I5 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[28]_i_8_n_0\
    );
\m_axis_tdata_ppc[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FFF7F7"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(5),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(13),
      I4 => ycrcb_422_maclk,
      I5 => \m_axis_tdata_ppc[29]_i_6_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_8\
    );
\m_axis_tdata_ppc[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8A00000000"
    )
        port map (
      I0 => Q(29),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => m_axis_tdata(13),
      I4 => \^dest_out\(0),
      I5 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[29]_i_6_n_0\
    );
\m_axis_tdata_ppc[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FFF7F7"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(6),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(14),
      I4 => ycrcb_422_maclk,
      I5 => \m_axis_tdata_ppc[30]_i_6_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_7\
    );
\m_axis_tdata_ppc[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8A00000000"
    )
        port map (
      I0 => Q(30),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => m_axis_tdata(14),
      I4 => \^dest_out\(0),
      I5 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[30]_i_6_n_0\
    );
\m_axis_tdata_ppc[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FFF7F7"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => m_axis_tdata(7),
      I2 => y_only_maclk,
      I3 => m_axis_tdata(15),
      I4 => ycrcb_422_maclk,
      I5 => \m_axis_tdata_ppc[31]_i_6_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_6\
    );
\m_axis_tdata_ppc[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8A00000000"
    )
        port map (
      I0 => Q(31),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => m_axis_tdata(15),
      I4 => \^dest_out\(0),
      I5 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[31]_i_6_n_0\
    );
\m_axis_tdata_ppc[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => m_axis_tdata(8),
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_4\
    );
\m_axis_tdata_ppc[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4040000"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]\,
      I1 => Q(32),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(0),
      I4 => \^dest_out\(1),
      I5 => \^dest_out\(0),
      O => y_only_maclk_reg_rep
    );
\m_axis_tdata_ppc[33]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => m_axis_tdata(9),
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_3\
    );
\m_axis_tdata_ppc[34]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => m_axis_tdata(10),
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_2\
    );
\m_axis_tdata_ppc[34]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4040000"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]\,
      I1 => Q(33),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(2),
      I4 => \^dest_out\(1),
      I5 => \^dest_out\(0),
      O => y_only_maclk_reg_rep_0
    );
\m_axis_tdata_ppc[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0DDD0DDD0D"
    )
        port map (
      I0 => Q(34),
      I1 => \m_axis_tdata_ppc[47]_i_10_n_0\,
      I2 => m_axis_tlast,
      I3 => \m_axis_tdata_ppc[35]_i_6_n_0\,
      I4 => \^syncstages_ff_reg[3][1]_8\,
      I5 => \m_axis_tdata_ppc[35]_i_3\,
      O => \m_axis_tdata_fifo_out_0_reg[35]\
    );
\m_axis_tdata_ppc[35]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => m_axis_tdata(11),
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[35]_i_6_n_0\
    );
\m_axis_tdata_ppc[36]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => m_axis_tdata(12),
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_1\
    );
\m_axis_tdata_ppc[37]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => m_axis_tdata(13),
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_0\
    );
\m_axis_tdata_ppc[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD00000DDD"
    )
        port map (
      I0 => m_axis_tlast,
      I1 => \m_axis_tdata_ppc[38]_i_6_n_0\,
      I2 => \^syncstages_ff_reg[3][1]_8\,
      I3 => \m_axis_tdata_ppc[38]_i_3\,
      I4 => Q(35),
      I5 => \m_axis_tdata_ppc[47]_i_10_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_0\
    );
\m_axis_tdata_ppc[38]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => m_axis_tdata(14),
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[38]_i_6_n_0\
    );
\m_axis_tdata_ppc[39]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => m_axis_tdata(15),
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0\
    );
\m_axis_tdata_ppc[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0DDD0DDD0D"
    )
        port map (
      I0 => Q(36),
      I1 => \m_axis_tdata_ppc[47]_i_10_n_0\,
      I2 => m_axis_tlast,
      I3 => \m_axis_tdata_ppc[40]_i_6_n_0\,
      I4 => \^syncstages_ff_reg[3][1]_8\,
      I5 => \m_axis_tdata_ppc[40]_i_3\,
      O => \m_axis_tdata_fifo_out_0_reg[40]\
    );
\m_axis_tdata_ppc[40]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => m_axis_tdata(16),
      O => \m_axis_tdata_ppc[40]_i_6_n_0\
    );
\m_axis_tdata_ppc[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070777777777"
    )
        port map (
      I0 => \m_axis_tdata_ppc[41]_i_6_n_0\,
      I1 => m_axis_tlast,
      I2 => \m_axis_tdata_ppc[41]_i_3\,
      I3 => \m_axis_tdata_ppc[46]_i_3\,
      I4 => Q(37),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_1\
    );
\m_axis_tdata_ppc[41]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]\,
      I1 => \m_axis_tdata_ppc_reg[48]_0\,
      I2 => m_axis_tdata(17),
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[41]_i_6_n_0\
    );
\m_axis_tdata_ppc[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070777777777"
    )
        port map (
      I0 => \m_axis_tdata_ppc[42]_i_6_n_0\,
      I1 => m_axis_tlast,
      I2 => \m_axis_tdata_ppc[42]_i_3\,
      I3 => \m_axis_tdata_ppc[46]_i_3\,
      I4 => Q(38),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_2\
    );
\m_axis_tdata_ppc[42]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]\,
      I1 => \m_axis_tdata_ppc_reg[48]_0\,
      I2 => m_axis_tdata(18),
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[42]_i_6_n_0\
    );
\m_axis_tdata_ppc[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777077700000777"
    )
        port map (
      I0 => \m_axis_tdata_ppc[43]_i_6_n_0\,
      I1 => m_axis_tlast,
      I2 => \^syncstages_ff_reg[3][1]_8\,
      I3 => \m_axis_tdata_ppc[43]_i_3\,
      I4 => Q(39),
      I5 => \m_axis_tdata_ppc[47]_i_10_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_3\
    );
\m_axis_tdata_ppc[43]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]\,
      I1 => \m_axis_tdata_ppc_reg[48]_0\,
      I2 => m_axis_tdata(19),
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[43]_i_6_n_0\
    );
\m_axis_tdata_ppc[44]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070777777777"
    )
        port map (
      I0 => \m_axis_tdata_ppc[44]_i_6_n_0\,
      I1 => m_axis_tlast,
      I2 => \m_axis_tdata_ppc[44]_i_3\,
      I3 => \m_axis_tdata_ppc[46]_i_3\,
      I4 => Q(40),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_4\
    );
\m_axis_tdata_ppc[44]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]\,
      I1 => \m_axis_tdata_ppc_reg[48]_0\,
      I2 => m_axis_tdata(20),
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[44]_i_6_n_0\
    );
\m_axis_tdata_ppc[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070777777777"
    )
        port map (
      I0 => \m_axis_tdata_ppc[45]_i_6_n_0\,
      I1 => m_axis_tlast,
      I2 => \m_axis_tdata_ppc[45]_i_3\,
      I3 => \m_axis_tdata_ppc[46]_i_3\,
      I4 => Q(41),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_5\
    );
\m_axis_tdata_ppc[45]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]\,
      I1 => \m_axis_tdata_ppc_reg[48]_0\,
      I2 => m_axis_tdata(21),
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[45]_i_6_n_0\
    );
\m_axis_tdata_ppc[46]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070777777777"
    )
        port map (
      I0 => \m_axis_tdata_ppc[46]_i_6_n_0\,
      I1 => m_axis_tlast,
      I2 => \m_axis_tdata_ppc[46]_i_3_0\,
      I3 => \m_axis_tdata_ppc[46]_i_3\,
      I4 => Q(42),
      I5 => \^syncstages_ff_reg[3][1]_8\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_6\
    );
\m_axis_tdata_ppc[46]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]\,
      I1 => \m_axis_tdata_ppc_reg[48]_0\,
      I2 => m_axis_tdata(22),
      I3 => \^dest_out\(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[46]_i_6_n_0\
    );
\m_axis_tdata_ppc[47]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      O => \m_axis_tdata_ppc[47]_i_10_n_0\
    );
\m_axis_tdata_ppc[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000DDDDDDD"
    )
        port map (
      I0 => Q(43),
      I1 => \m_axis_tdata_ppc[47]_i_10_n_0\,
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(15),
      I4 => \^syncstages_ff_reg[3][1]_8\,
      I5 => \m_axis_tdata_ppc[47]_i_4\,
      O => \m_axis_tdata_fifo_out_0_reg[47]\
    );
\m_axis_tdata_ppc[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(0),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(0),
      I5 => \m_axis_tdata_ppc[48]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_22\
    );
\m_axis_tdata_ppc[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(16),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(0),
      O => \m_axis_tdata_ppc[48]_i_4_n_0\
    );
\m_axis_tdata_ppc[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(1),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(1),
      I5 => \m_axis_tdata_ppc[49]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_23\
    );
\m_axis_tdata_ppc[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(17),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(1),
      O => \m_axis_tdata_ppc[49]_i_4_n_0\
    );
\m_axis_tdata_ppc[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(2),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(2),
      I5 => \m_axis_tdata_ppc[50]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_24\
    );
\m_axis_tdata_ppc[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(18),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(2),
      O => \m_axis_tdata_ppc[50]_i_4_n_0\
    );
\m_axis_tdata_ppc[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(3),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(3),
      I5 => \m_axis_tdata_ppc[51]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_25\
    );
\m_axis_tdata_ppc[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(19),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(3),
      O => \m_axis_tdata_ppc[51]_i_4_n_0\
    );
\m_axis_tdata_ppc[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(4),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(4),
      I5 => \m_axis_tdata_ppc[52]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_26\
    );
\m_axis_tdata_ppc[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(20),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(4),
      O => \m_axis_tdata_ppc[52]_i_4_n_0\
    );
\m_axis_tdata_ppc[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(5),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(5),
      I5 => \m_axis_tdata_ppc[53]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_27\
    );
\m_axis_tdata_ppc[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(21),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(5),
      O => \m_axis_tdata_ppc[53]_i_4_n_0\
    );
\m_axis_tdata_ppc[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(6),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(6),
      I5 => \m_axis_tdata_ppc[54]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_28\
    );
\m_axis_tdata_ppc[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(22),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(6),
      O => \m_axis_tdata_ppc[54]_i_4_n_0\
    );
\m_axis_tdata_ppc[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(7),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(7),
      I5 => \m_axis_tdata_ppc[55]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_29\
    );
\m_axis_tdata_ppc[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(23),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(7),
      O => \m_axis_tdata_ppc[55]_i_4_n_0\
    );
\m_axis_tdata_ppc[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(8),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(8),
      I5 => \m_axis_tdata_ppc[56]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_30\
    );
\m_axis_tdata_ppc[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(24),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(8),
      O => \m_axis_tdata_ppc[56]_i_4_n_0\
    );
\m_axis_tdata_ppc[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(9),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(9),
      I5 => \m_axis_tdata_ppc[57]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_31\
    );
\m_axis_tdata_ppc[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(25),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(9),
      O => \m_axis_tdata_ppc[57]_i_4_n_0\
    );
\m_axis_tdata_ppc[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(10),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(10),
      I5 => \m_axis_tdata_ppc[58]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_32\
    );
\m_axis_tdata_ppc[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(26),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(10),
      O => \m_axis_tdata_ppc[58]_i_4_n_0\
    );
\m_axis_tdata_ppc[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      O => \^syncstages_ff_reg[3][1]_8\
    );
\m_axis_tdata_ppc[59]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF31FDFFFFFFFF"
    )
        port map (
      I0 => Q(11),
      I1 => \m_axis_tdata_ppc_reg[48]_0\,
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => m_axis_tdata(11),
      I4 => \^dest_out\(1),
      I5 => \^dest_out\(0),
      O => \m_axis_tdata_fifo_out_0_reg[11]\
    );
\m_axis_tdata_ppc[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(12),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(12),
      I5 => \m_axis_tdata_ppc[60]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_33\
    );
\m_axis_tdata_ppc[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(27),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(12),
      O => \m_axis_tdata_ppc[60]_i_4_n_0\
    );
\m_axis_tdata_ppc[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(13),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(13),
      I5 => \m_axis_tdata_ppc[61]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_34\
    );
\m_axis_tdata_ppc[61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(28),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(13),
      O => \m_axis_tdata_ppc[61]_i_4_n_0\
    );
\m_axis_tdata_ppc[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(14),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(14),
      I5 => \m_axis_tdata_ppc[62]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_35\
    );
\m_axis_tdata_ppc[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(29),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(14),
      O => \m_axis_tdata_ppc[62]_i_4_n_0\
    );
\m_axis_tdata_ppc[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F577FF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[63]_i_5_n_0\,
      I1 => m_axis_tdata(15),
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => \m_axis_tdata_ppc_reg[48]_0\,
      I4 => Q(15),
      I5 => \m_axis_tdata_ppc[63]_i_6_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_36\
    );
\m_axis_tdata_ppc[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]_0\,
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \^dest_out\(1),
      I3 => \^dest_out\(0),
      I4 => \^dest_out\(2),
      O => ycrcb_422_maclk_reg_rep
    );
\m_axis_tdata_ppc[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      O => \m_axis_tdata_ppc[63]_i_5_n_0\
    );
\m_axis_tdata_ppc[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440440004000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => \m_axis_tdata_ppc_reg[48]_0\,
      I3 => m_axis_tdata(30),
      I4 => \m_axis_tdata_ppc_reg[48]\,
      I5 => m_axis_tdata(15),
      O => \m_axis_tdata_ppc[63]_i_6_n_0\
    );
\m_axis_tdata_ppc[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => Q(16),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => \m_axis_tdata_ppc_reg[48]\,
      I4 => \m_axis_tdata_ppc_reg[48]_0\,
      I5 => m_axis_tdata(16),
      O => \m_axis_tdata_fifo_out_0_reg[16]\
    );
\m_axis_tdata_ppc[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => Q(17),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => \m_axis_tdata_ppc_reg[48]\,
      I4 => \m_axis_tdata_ppc_reg[48]_0\,
      I5 => m_axis_tdata(17),
      O => \m_axis_tdata_fifo_out_0_reg[17]\
    );
\m_axis_tdata_ppc[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => Q(18),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => \m_axis_tdata_ppc_reg[48]\,
      I4 => \m_axis_tdata_ppc_reg[48]_0\,
      I5 => m_axis_tdata(18),
      O => \m_axis_tdata_fifo_out_0_reg[18]\
    );
\m_axis_tdata_ppc[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => Q(19),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => \m_axis_tdata_ppc_reg[48]\,
      I4 => \m_axis_tdata_ppc_reg[48]_0\,
      I5 => m_axis_tdata(19),
      O => \m_axis_tdata_fifo_out_0_reg[19]\
    );
\m_axis_tdata_ppc[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => Q(20),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => \m_axis_tdata_ppc_reg[48]\,
      I4 => \m_axis_tdata_ppc_reg[48]_0\,
      I5 => m_axis_tdata(20),
      O => \m_axis_tdata_fifo_out_0_reg[20]\
    );
\m_axis_tdata_ppc[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => Q(21),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => \m_axis_tdata_ppc_reg[48]\,
      I4 => \m_axis_tdata_ppc_reg[48]_0\,
      I5 => m_axis_tdata(21),
      O => \m_axis_tdata_fifo_out_0_reg[21]\
    );
\m_axis_tdata_ppc[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => Q(22),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => \m_axis_tdata_ppc_reg[48]\,
      I4 => \m_axis_tdata_ppc_reg[48]_0\,
      I5 => m_axis_tdata(22),
      O => \m_axis_tdata_fifo_out_0_reg[22]\
    );
\m_axis_tdata_ppc[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => Q(23),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => \m_axis_tdata_ppc_reg[48]\,
      I4 => \m_axis_tdata_ppc_reg[48]_0\,
      I5 => m_axis_tdata(23),
      O => \m_axis_tdata_fifo_out_0_reg[23]\
    );
\m_axis_tdata_ppc[71]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[48]_0\,
      I1 => \m_axis_tdata_ppc_reg[48]\,
      I2 => \^dest_out\(1),
      I3 => \^dest_out\(0),
      I4 => \^dest_out\(2),
      O => ycrcb_422_maclk_reg_rep_0
    );
\m_axis_tdata_ppc[71]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => m_axis_tlast,
      O => \^syncstages_ff_reg[3][1]_7\
    );
\m_axis_tdata_ppc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => m_axis_tlast,
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5\
    );
\m_axis_tdata_ppc[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F3CBFFFFFFCBFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[15]\,
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => m_axis_tdata(8),
      I4 => \m_axis_tdata_ppc_reg[15]_0\,
      I5 => \m_axis_tdata_ppc[8]_i_5_n_0\,
      O => \syncstages_ff_reg[3][0]_0\
    );
\m_axis_tdata_ppc[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(2),
      I3 => m_axis_tdata(8),
      O => \syncstages_ff_reg[3][1]\
    );
\m_axis_tdata_ppc[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_2\(0),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => Q(0),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[8]_i_5_n_0\
    );
\m_axis_tdata_ppc[93]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ycrcb_422_maclk,
      I1 => y_only_maclk,
      I2 => \^dest_out\(2),
      I3 => \^dest_out\(0),
      I4 => \^dest_out\(1),
      I5 => valid_tran_from_axis_fifo,
      O => ycrcb_422_maclk_reg
    );
\m_axis_tdata_ppc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F3CBFFFFFFCBFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[15]\,
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      I3 => m_axis_tdata(9),
      I4 => \m_axis_tdata_ppc_reg[15]_0\,
      I5 => \m_axis_tdata_ppc[9]_i_5_n_0\,
      O => \syncstages_ff_reg[3][0]_1\
    );
\m_axis_tdata_ppc[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(2),
      I3 => m_axis_tdata(9),
      O => \syncstages_ff_reg[3][1]_0\
    );
\m_axis_tdata_ppc[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_2\(1),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      I3 => Q(1),
      I4 => \^dest_out\(0),
      O => \m_axis_tdata_ppc[9]_i_5_n_0\
    );
m_axis_tuser_ppc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF1FFF1FFF1F"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]_7\,
      I1 => \^syncstages_ff_reg[3][1]_8\,
      I2 => m_axis_tuser_0,
      I3 => m_axis_tuser_ppc_reg,
      I4 => m_axis_tuser_ppc_reg_0,
      I5 => m_axis_tuser_2,
      O => m_axis_tuser_0_reg
    );
m_axis_tvalid_ppc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11110000F0000000"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^dest_out\(1),
      I2 => m_axis_tvalid_ppc_reg,
      I3 => m_axis_tvalid_ppc_reg_0,
      I4 => valid_tran_from_axis_fifo,
      I5 => \^dest_out\(2),
      O => \syncstages_ff_reg[3][0]\
    );
m_axis_tvalid_ppc_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^dest_out\(2),
      I1 => \^dest_out\(0),
      I2 => \^dest_out\(1),
      O => \syncstages_ff_reg[3][2]_0\
    );
xpm_cdc_array_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__8\
     port map (
      dest_clk => m_axis_aclk,
      dest_out(2 downto 0) => \^dest_out\(2 downto 0),
      src_clk => '0',
      src_in(2 downto 0) => pixel_mode(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single is
  port (
    dest_out : out STD_LOGIC;
    vid_rstn : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
xpm_cdc_single_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => m_axis_aclk,
      dest_out => dest_out,
      src_clk => '0',
      src_in => vid_rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single__xdcDup__1\ is
  port (
    dest_out : out STD_LOGIC;
    m_axis_tready : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    xpm_fifo_base_inst_i_1 : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single__xdcDup__1\ : entity is "dp_videoaxi4s_bridge_v1_0_2_cdc_single";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single__xdcDup__1\ is
  signal \^dest_out\ : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
  dest_out <= \^dest_out\;
fifo_gen_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^dest_out\,
      I1 => xpm_fifo_base_inst_i_1,
      I2 => m_axis_video_tready,
      O => m_axis_tready
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\
     port map (
      dest_clk => m_axis_aclk,
      dest_out => \^dest_out\,
      src_clk => '0',
      src_in => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is "PULSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair0";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => '0',
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i0\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair53";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair53";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 2;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[10]_i_1\ : label is "soft_lutpair52";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I3 => ram_empty_i,
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \grdc.rd_data_count_i0\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_pulse is
  port (
    src_rst : out STD_LOGIC;
    vid_rstn_axis_clk_reg : out STD_LOGIC;
    vid_pixel_clk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    vid_rstn_axis_clk : in STD_LOGIC;
    vid_rstn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_pulse;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_pulse is
  signal \^src_rst\ : STD_LOGIC;
  signal \^vid_rstn_axis_clk_reg\ : STD_LOGIC;
  signal xpm_cdc_array_single_inst_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_array_single_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_array_single_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_cdc_array_single_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of xpm_cdc_array_single_inst : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of xpm_cdc_array_single_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_array_single_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_array_single_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_array_single_inst : label is "PULSE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_array_single_inst : label is "TRUE";
begin
  src_rst <= \^src_rst\;
  vid_rstn_axis_clk_reg <= \^vid_rstn_axis_clk_reg\;
xpm_cdc_array_single_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse
     port map (
      dest_clk => m_axis_aclk,
      dest_pulse => xpm_cdc_array_single_inst_n_0,
      dest_rst => \^vid_rstn_axis_clk_reg\,
      src_clk => vid_pixel_clk,
      src_pulse => '0',
      src_rst => \^src_rst\
    );
xpm_cdc_array_single_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vid_rstn,
      O => \^src_rst\
    );
xpm_cdc_array_single_inst_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vid_rstn_axis_clk,
      O => \^vid_rstn_axis_clk_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 183 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 183 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 188416;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 184;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 826683718;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 184;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rdp_inst_n_39 : STD_LOGIC;
  signal rdp_inst_n_40 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_9 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 183 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair55";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 11;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 11;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair55";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 183;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 188416;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 184;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair54";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7883"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6E"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_0
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_0
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaf_wptr_p3.wrpp3_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      Q(9 downto 0) => count_value_i(9 downto 0),
      \count_value_i_reg[5]_0\ => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(10 downto 0) => rd_pntr_wr_cdc_dc(10 downto 0),
      src_clk => rd_clk,
      src_in_bin(10 downto 9) => src_in_bin00_out(10 downto 9),
      src_in_bin(8) => rdp_inst_n_15,
      src_in_bin(7) => rdp_inst_n_16,
      src_in_bin(6) => rdp_inst_n_17,
      src_in_bin(5) => rdp_inst_n_18,
      src_in_bin(4) => rdp_inst_n_19,
      src_in_bin(3) => rdp_inst_n_20,
      src_in_bin(2) => rdp_inst_n_21,
      src_in_bin(1 downto 0) => src_in_bin00_out(1 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => rd_pntr_wr_cdc(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 0) => rd_pntr_ext(9 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(9 downto 0) => rd_pntr_wr_cdc(9 downto 0),
      Q(9 downto 0) => rd_pntr_wr(9 downto 0),
      almost_full => \^almost_full\,
      clr_full => clr_full,
      d_out_int_reg => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(9 downto 0) => count_value_i(9 downto 0),
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(9) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(8) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(7) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(6) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(5) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(4) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(3) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(2) => wrpp2_inst_n_7,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(1) => wrpp2_inst_n_8,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\(0) => wrpp2_inst_n_9,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_0\(9 downto 0) => wr_pntr_plus1_pf(10 downto 1),
      rst => rst,
      rst_d1 => rst_d1,
      \syncstages_ff_reg[1]\ => \gen_cdc_pntr.rpw_gray_reg_n_11\,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(10 downto 0) => rd_pntr_wr_cdc_dc(10 downto 0),
      Q(10) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_10\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0
     port map (
      D(9 downto 0) => wr_pntr_rd_cdc(9 downto 0),
      Q(9) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      \count_value_i_reg[9]\ => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(0) => rd_pntr_ext(9),
      \gen_pf_ic_rc.ram_empty_i_reg\(9) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg\(8) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => rdpp1_inst_n_3,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => rdpp1_inst_n_4,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => rdpp1_inst_n_5,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => rdpp1_inst_n_6,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => rdpp1_inst_n_7,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => rdpp1_inst_n_8,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => rdpp1_inst_n_9,
      p_1_in => p_1_in,
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => xpm_fifo_rst_inst_n_0
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\
     port map (
      D(10 downto 0) => wr_pntr_rd_cdc_dc(10 downto 0),
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      O(0) => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q(9) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      S(7) => rdp_inst_n_33,
      S(6) => rdp_inst_n_34,
      S(5) => rdp_inst_n_35,
      S(4) => rdp_inst_n_36,
      S(3) => rdp_inst_n_37,
      S(2) => rdp_inst_n_38,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[10]\(9) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[10]\(8 downto 0) => rd_pntr_ext(9 downto 1),
      \grdc.rd_data_count_i_reg[10]_0\(1) => rdp_inst_n_39,
      \grdc.rd_data_count_i_reg[10]_0\(0) => rdp_inst_n_40,
      \grdc.rd_data_count_i_reg[10]_i_3_0\(0) => \gen_fwft.rdpp1_inst_n_0\,
      rd_clk => rd_clk,
      \reg_out_i_reg[10]_0\ => xpm_fifo_rst_inst_n_0
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(10 downto 0) => wr_pntr_rd_cdc_dc(10 downto 0),
      src_clk => wr_clk,
      src_in_bin(10 downto 0) => wr_pntr_ext(10 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9 downto 0) => wr_pntr_rd_cdc(9 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => wr_pntr_ext(9 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF80"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888EAAA"
    )
        port map (
      I0 => \^almost_empty\,
      I1 => ram_empty_i,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => curr_fwft_state(0),
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_0
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15DD"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\(1) => \gen_fwft.rdpp1_inst_n_0\,
      \count_value_i_reg[1]_0\(0) => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[10]_i_3\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \grdc.rd_data_count_i_reg[10]_i_3_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[10]_i_3_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      Q => \^almost_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_11\,
      Q => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      Q => full_n,
      R => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\,
      R => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => xpm_fifo_rst_inst_n_0
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_0
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(183 downto 0) => din(183 downto 0),
      dinb(183 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(183 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(183 downto 0),
      doutb(183 downto 0) => dout(183 downto 0),
      ena => '0',
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_0,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => wr_pntr_plus1_pf_carry,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\grdc.rd_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\gwdc.wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(10),
      Q => wr_data_count(0),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      D(9 downto 0) => diff_pntr_pe(9 downto 0),
      E(0) => ram_rd_en_i,
      Q(10) => rdp_inst_n_0,
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      \count_value_i_reg[10]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[10]_1\ => xpm_fifo_rst_inst_n_0,
      \count_value_i_reg[6]_0\(5) => rdp_inst_n_33,
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_34,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_35,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_36,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_37,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[8]_0\(1) => rdp_inst_n_39,
      \count_value_i_reg[8]_0\(0) => rdp_inst_n_40,
      \gen_pf_ic_rc.ram_empty_i_reg\(9) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg\(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \grdc.rd_data_count_i_reg[10]\(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      \grdc.rd_data_count_i_reg[10]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[10]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[10]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[10]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[10]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[10]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[10]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \grdc.rd_data_count_i_reg[10]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      p_1_in => p_1_in,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[1]\(1) => \gen_fwft.rdpp1_inst_n_0\,
      \src_gray_ff_reg[1]\(0) => \gen_fwft.rdpp1_inst_n_1\,
      src_in_bin(9 downto 8) => src_in_bin00_out(10 downto 9),
      src_in_bin(7) => rdp_inst_n_15,
      src_in_bin(6) => rdp_inst_n_16,
      src_in_bin(5) => rdp_inst_n_17,
      src_in_bin(4) => rdp_inst_n_18,
      src_in_bin(3) => rdp_inst_n_19,
      src_in_bin(2) => rdp_inst_n_20,
      src_in_bin(1) => rdp_inst_n_21,
      src_in_bin(0) => src_in_bin00_out(1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      E(0) => ram_rd_en_i,
      Q(9) => rdpp1_inst_n_0,
      Q(8) => rdpp1_inst_n_1,
      Q(7) => rdpp1_inst_n_2,
      Q(6) => rdpp1_inst_n_3,
      Q(5) => rdpp1_inst_n_4,
      Q(4) => rdpp1_inst_n_5,
      Q(3) => rdpp1_inst_n_6,
      Q(2) => rdpp1_inst_n_7,
      Q(1) => rdpp1_inst_n_8,
      Q(0) => rdpp1_inst_n_9,
      \count_value_i_reg[0]_0\ => xpm_fifo_rst_inst_n_0,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      p_1_in => p_1_in,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(6 downto 0) => diff_pntr_pf_q(10 downto 4),
      clr_full => clr_full,
      d_out_int_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_2\
     port map (
      O(0) => \gwdc.diff_wr_rd_pntr1_out\(10),
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      \count_value_i_reg[5]_0\ => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gwdc.wr_data_count_i_reg[10]\(10) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[10]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[10]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[10]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[10]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[10]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[10]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[10]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[10]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \gwdc.wr_data_count_i_reg[10]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      \gwdc.wr_data_count_i_reg[10]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_10\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(10 downto 4),
      Q(9 downto 0) => wr_pntr_plus1_pf(10 downto 1),
      \count_value_i_reg[5]_0\ => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(9 downto 0) => rd_pntr_wr(9 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      Q(9) => wrpp2_inst_n_0,
      Q(8) => wrpp2_inst_n_1,
      Q(7) => wrpp2_inst_n_2,
      Q(6) => wrpp2_inst_n_3,
      Q(5) => wrpp2_inst_n_4,
      Q(4) => wrpp2_inst_n_5,
      Q(3) => wrpp2_inst_n_6,
      Q(2) => wrpp2_inst_n_7,
      Q(1) => wrpp2_inst_n_8,
      Q(0) => wrpp2_inst_n_9,
      \count_value_i_reg[5]_0\ => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[9]\ => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => xpm_fifo_rst_inst_n_0,
      \grdc.rd_data_count_i0\ => \grdc.rd_data_count_i0\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 13 downto 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 184;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 184;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 2;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "16'b0001111100011111";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "16'b0001111100011111";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1'b1";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1'b1";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 1024;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "auto";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 10;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 128;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 128;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 169;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 168;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 8;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 160;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 144;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 3926;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 183;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 14;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1F1F";
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 826683718;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 188416;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 7;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 184;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES_integer : integer;
  attribute USE_ADV_FEATURES_integer of xpm_fifo_base_inst : label is 826683718;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 184;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  sbiterr_axis <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3\
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => almost_empty_axis,
      almost_full => almost_full_axis,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(183) => s_axis_tlast,
      din(182 downto 169) => s_axis_tuser(13 downto 0),
      din(168) => s_axis_tdest(0),
      din(167 downto 160) => s_axis_tid(7 downto 0),
      din(159 downto 144) => s_axis_tkeep(15 downto 0),
      din(143 downto 128) => s_axis_tstrb(15 downto 0),
      din(127 downto 0) => s_axis_tdata(127 downto 0),
      dout(183) => m_axis_tlast,
      dout(182 downto 169) => m_axis_tuser(13 downto 0),
      dout(168) => m_axis_tdest(0),
      dout(167 downto 160) => m_axis_tid(7 downto 0),
      dout(159 downto 144) => m_axis_tkeep(15 downto 0),
      dout(143 downto 128) => m_axis_tstrb(15 downto 0),
      dout(127 downto 0) => m_axis_tdata(127 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => prog_empty_axis,
      prog_full => prog_full_axis,
      rd_clk => m_aclk,
      rd_data_count(0) => rd_data_count_axis(0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(0) => wr_data_count_axis(0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_axis is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    valid_tran_from_axis_fifo : out STD_LOGIC;
    \syncstages_ff_reg[3][0]\ : out STD_LOGIC;
    \ppc_convert_count_reg[3]\ : out STD_LOGIC;
    m_axis_tuser_ppc_0 : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_tdata_ppc_1 : out STD_LOGIC;
    \syncstages_ff_reg[3][1]\ : out STD_LOGIC;
    \syncstages_ff_reg[3][1]_0\ : out STD_LOGIC;
    m_axis_tlast_ppc : out STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_0 : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_1 : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_2 : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_3 : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_4 : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_5 : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_6 : out STD_LOGIC;
    ycrcb_422_maclk_reg_rep_7 : out STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_video_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    vid_rstn : in STD_LOGIC;
    vid_pixel_clk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    debug_port : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 95 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : in STD_LOGIC;
    \ppc_convert_count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_ppc[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    y_only_maclk : in STD_LOGIC;
    ycrcb_422_maclk : in STD_LOGIC;
    m_axis_tuser_ppc_reg : in STD_LOGIC;
    m_axis_tuser_ppc_reg_0 : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_ppc[39]_i_3_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \m_axis_tdata_ppc_reg[0]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[8]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[8]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[9]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[9]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[10]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[10]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[11]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[11]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[12]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[12]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[13]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[13]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[14]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[14]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[15]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[15]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[16]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[16]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[17]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[17]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[18]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[18]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[19]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[19]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[20]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[20]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[21]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[21]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[22]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[22]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[23]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[23]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[24]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[25]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[26]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[26]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[27]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[28]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[29]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[30]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[31]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[32]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[33]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[35]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[35]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[36]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[37]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[38]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[38]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[39]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[40]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[40]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[41]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[41]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[42]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[42]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[43]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[43]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[44]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[44]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[45]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[45]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[46]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[46]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[47]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[47]_0\ : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[49]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[49]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[95]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[51]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[52]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[53]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[56]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[58]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[60]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[61]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[62]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[63]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[65]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[65]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[70]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[23]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[23]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[22]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[22]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[21]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[21]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[20]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[20]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[19]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[19]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[18]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[18]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[17]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[17]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[16]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[16]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[71]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[94]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[94]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[48]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[50]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[54]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[55]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[57]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[64]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[66]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[67]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[68]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[69]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[74]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[8]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[32]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[32]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[32]_2\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[34]\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[34]_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[34]_1\ : in STD_LOGIC;
    m_axis_tuser_1 : in STD_LOGIC;
    m_axis_tuser_2_reg : in STD_LOGIC;
    m_axis_tuser_2_reg_0 : in STD_LOGIC;
    m_axis_video_tlast_0 : in STD_LOGIC;
    \ppc_convert_count_reg[1]\ : in STD_LOGIC;
    \ppc_convert_count_reg[1]_0\ : in STD_LOGIC;
    \ppc_convert_count_reg[1]_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc[33]_i_3_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[59]\ : in STD_LOGIC;
    \m_axis_tdata_ppc[36]_i_3_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc[37]_i_3_0\ : in STD_LOGIC;
    \m_axis_tdata_ppc[39]_i_3_1\ : in STD_LOGIC;
    \m_axis_tdata_ppc_reg[59]_0\ : in STD_LOGIC;
    \m_axis_video_tdata[95]\ : in STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_tuser_ppc : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_axis;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_axis is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_gen_inst_n_0 : STD_LOGIC;
  signal \^m_axis_tdata\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal m_axis_tdata_fifo_out : STD_LOGIC_VECTOR ( 127 downto 48 );
  signal \m_axis_tdata_ppc[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[10]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[10]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[11]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[11]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[12]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[12]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[13]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[13]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[14]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[14]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[15]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[15]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[15]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[16]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[16]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[16]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[17]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[17]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[17]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[18]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[18]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[18]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[19]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[19]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[19]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[20]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[20]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[20]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[21]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[21]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[21]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[22]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[22]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[22]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[23]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[23]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[23]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[23]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[23]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[24]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[24]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[24]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[25]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[25]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[25]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[26]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[26]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[26]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[27]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[27]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[27]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[28]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[28]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[28]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[28]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[29]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[29]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[29]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[30]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[30]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[30]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[31]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[31]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[32]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[32]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[32]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[33]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[33]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[33]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[33]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[34]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[34]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[34]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[34]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[35]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[35]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[36]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[36]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[36]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[36]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[37]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[37]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[37]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[37]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[38]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[38]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[39]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[39]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[39]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[39]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[40]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[40]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[41]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[41]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[42]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[42]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[43]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[43]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[44]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[44]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[45]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[45]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[46]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[46]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[47]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[47]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[47]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[47]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[47]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[48]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[49]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[50]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[51]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[52]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[53]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[54]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[55]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[56]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[57]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[58]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[59]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[59]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[60]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[61]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[62]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[63]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[64]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[65]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[66]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[67]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[68]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[69]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[70]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[70]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[70]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[71]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[71]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[71]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[72]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[73]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[74]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[75]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[76]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[77]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[78]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[79]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[80]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[81]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[82]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[83]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[84]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[85]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[86]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[87]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[88]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[89]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[8]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[8]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[90]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[91]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[92]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[93]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[93]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[93]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[94]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[95]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[95]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[95]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[9]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[9]_i_6_n_0\ : STD_LOGIC;
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal m_axis_tlast_ppc_i_2_n_0 : STD_LOGIC;
  signal \^m_axis_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_tuser_i : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal m_axis_tuser_ppc_i_2_n_0 : STD_LOGIC;
  signal m_axis_tuser_ppc_i_4_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i : STD_LOGIC;
  signal m_axis_tvalid_ppc_i_6_n_0 : STD_LOGIC;
  signal \ppc_convert_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \^ppc_convert_count_reg[3]\ : STD_LOGIC;
  signal \^syncstages_ff_reg[3][0]\ : STD_LOGIC;
  signal \^syncstages_ff_reg[3][1]\ : STD_LOGIC;
  signal \^syncstages_ff_reg[3][1]_0\ : STD_LOGIC;
  signal \^valid_tran_from_axis_fifo\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of fifo_gen_inst : label is 184;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of fifo_gen_inst : label is 184;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of fifo_gen_inst : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of fifo_gen_inst : label is 2;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of fifo_gen_inst : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of fifo_gen_inst : label is 0;
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of fifo_gen_inst : label is "16'b0001111100011111";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of fifo_gen_inst : label is "16'b0001111100011111";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of fifo_gen_inst : label is "1'b1";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of fifo_gen_inst : label is "1'b1";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of fifo_gen_inst : label is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of fifo_gen_inst : label is 1024;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of fifo_gen_inst : label is 0;
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of fifo_gen_inst : label is 10;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of fifo_gen_inst : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of fifo_gen_inst : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of fifo_gen_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of fifo_gen_inst : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of fifo_gen_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of fifo_gen_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of fifo_gen_inst : label is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of fifo_gen_inst : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of fifo_gen_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of fifo_gen_inst : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of fifo_gen_inst : label is 128;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of fifo_gen_inst : label is 128;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of fifo_gen_inst : label is 169;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of fifo_gen_inst : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of fifo_gen_inst : label is 168;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of fifo_gen_inst : label is 8;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of fifo_gen_inst : label is 160;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of fifo_gen_inst : label is 144;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of fifo_gen_inst : label is 3926;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of fifo_gen_inst : label is 183;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of fifo_gen_inst : label is 14;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of fifo_gen_inst : label is 1;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of fifo_gen_inst : label is 826683718;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of fifo_gen_inst : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[15]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[16]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[17]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[18]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[19]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[20]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[21]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[22]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[23]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[23]_i_8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[33]_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[35]_i_7\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[36]_i_7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[37]_i_7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[38]_i_7\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[39]_i_7\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[40]_i_7\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[41]_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[42]_i_7\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[43]_i_7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[44]_i_7\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[45]_i_7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[46]_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[47]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[47]_i_8\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[47]_i_9\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[70]_i_5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[71]_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[93]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of m_axis_tuser_ppc_i_4 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of m_axis_tvalid_ppc_i_6 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[0]_INST_0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[10]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[11]_INST_0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[12]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[13]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[14]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[15]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[16]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[17]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[18]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[19]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[1]_INST_0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[20]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[21]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[22]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[23]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[24]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[25]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[26]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[27]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[28]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[29]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[2]_INST_0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[30]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[31]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[32]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[33]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[34]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[35]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[36]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[37]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[38]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[39]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[3]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[40]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[41]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[42]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[43]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[44]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[45]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[46]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[47]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[48]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[49]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[4]_INST_0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[50]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[51]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[52]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[53]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[54]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[55]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[56]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[57]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[58]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[59]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[5]_INST_0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[60]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[61]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[62]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[63]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[64]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[65]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[66]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[67]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[68]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[69]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[6]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[70]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[71]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[72]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[73]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[74]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[75]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[76]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[77]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[78]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[79]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[7]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[80]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[81]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[82]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[83]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[84]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[85]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[86]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[87]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[88]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[89]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[8]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[90]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[91]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[92]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[93]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[94]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[95]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axis_video_tdata[9]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of m_axis_video_tlast_INST_0 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axis_video_tuser[0]_INST_0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of m_axis_video_tvalid_INST_0 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ppc_convert_count[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ppc_convert_count[2]_i_1\ : label is "soft_lutpair56";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  m_axis_tdata(47 downto 0) <= \^m_axis_tdata\(47 downto 0);
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tuser(0) <= \^m_axis_tuser\(0);
  \ppc_convert_count_reg[3]\ <= \^ppc_convert_count_reg[3]\;
  \syncstages_ff_reg[3][0]\ <= \^syncstages_ff_reg[3][0]\;
  \syncstages_ff_reg[3][1]\ <= \^syncstages_ff_reg[3][1]\;
  \syncstages_ff_reg[3][1]_0\ <= \^syncstages_ff_reg[3][1]_0\;
  valid_tran_from_axis_fifo <= \^valid_tran_from_axis_fifo\;
fifo_gen_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis
     port map (
      almost_empty_axis => NLW_fifo_gen_inst_almost_empty_axis_UNCONNECTED,
      almost_full_axis => NLW_fifo_gen_inst_almost_full_axis_UNCONNECTED,
      dbiterr_axis => NLW_fifo_gen_inst_dbiterr_axis_UNCONNECTED,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => m_axis_aclk,
      m_axis_tdata(127 downto 48) => m_axis_tdata_fifo_out(127 downto 48),
      m_axis_tdata(47 downto 0) => \^m_axis_tdata\(47 downto 0),
      m_axis_tdest(0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(15 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(15 downto 0),
      m_axis_tlast => \^m_axis_tlast\,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(15 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(15 downto 0),
      m_axis_tuser(13 downto 1) => m_axis_tuser_i(13 downto 1),
      m_axis_tuser(0) => \^m_axis_tuser\(0),
      m_axis_tvalid => m_axis_tvalid_i,
      prog_empty_axis => NLW_fifo_gen_inst_prog_empty_axis_UNCONNECTED,
      prog_full_axis => NLW_fifo_gen_inst_prog_full_axis_UNCONNECTED,
      rd_data_count_axis(0) => NLW_fifo_gen_inst_rd_data_count_axis_UNCONNECTED(0),
      s_aclk => vid_pixel_clk,
      s_aresetn => vid_rstn,
      s_axis_tdata(127 downto 96) => B"00000000000000000000000000000000",
      s_axis_tdata(95 downto 0) => Q(95 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(15 downto 0) => B"1111111111111111",
      s_axis_tlast => debug_port(1),
      s_axis_tready => fifo_gen_inst_n_0,
      s_axis_tstrb(15 downto 0) => B"1111111111111111",
      s_axis_tuser(13 downto 1) => B"0000000000000",
      s_axis_tuser(0) => s_axis_tuser(0),
      s_axis_tvalid => debug_port(0),
      sbiterr_axis => NLW_fifo_gen_inst_sbiterr_axis_UNCONNECTED,
      wr_data_count_axis(0) => NLW_fifo_gen_inst_wr_data_count_axis_UNCONNECTED(0)
    );
\m_axis_tdata_fifo_out_0[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => m_axis_tvalid_i,
      I1 => m_axis_tuser_2_reg,
      I2 => m_axis_tuser_2_reg_0,
      I3 => m_axis_video_tready,
      O => \^valid_tran_from_axis_fifo\
    );
\m_axis_tdata_ppc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[0]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \^m_axis_tdata\(0),
      I4 => m_axis_tuser_ppc_reg,
      I5 => \m_axis_tdata_ppc[0]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(0)
    );
\m_axis_tdata_ppc[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFD7FFD7"
    )
        port map (
      I0 => \^m_axis_tdata\(0),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(0),
      O => \m_axis_tdata_ppc[0]_i_2_n_0\
    );
\m_axis_tdata_ppc[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAABFBF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[15]\(0),
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(0),
      I5 => \m_axis_tdata_ppc_reg[0]\,
      O => \m_axis_tdata_ppc[0]_i_3_n_0\
    );
\m_axis_tdata_ppc[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[10]\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[10]_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[10]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(10)
    );
\m_axis_tdata_ppc[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EEEEEEEEEEE"
    )
        port map (
      I0 => \m_axis_tdata_ppc[10]_i_6_n_0\,
      I1 => \^ppc_convert_count_reg[3]\,
      I2 => \m_axis_tdata_ppc[31]_i_3_0\(2),
      I3 => \m_axis_tdata_ppc_reg[8]_1\,
      I4 => \m_axis_tdata_ppc_reg[15]\(10),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[10]_i_4_n_0\
    );
\m_axis_tdata_ppc[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F00FFFF7FFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(2),
      I1 => \m_axis_tdata_ppc_reg[8]_1\,
      I2 => \^m_axis_tlast\,
      I3 => dest_out(1),
      I4 => dest_out(0),
      I5 => \m_axis_tdata_ppc[39]_i_3_0\(10),
      O => \m_axis_tdata_ppc[10]_i_6_n_0\
    );
\m_axis_tdata_ppc[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[11]\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[11]_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[11]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(11)
    );
\m_axis_tdata_ppc[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EEEEEEEEEEE"
    )
        port map (
      I0 => \m_axis_tdata_ppc[11]_i_6_n_0\,
      I1 => \^ppc_convert_count_reg[3]\,
      I2 => \m_axis_tdata_ppc[31]_i_3_0\(3),
      I3 => \m_axis_tdata_ppc_reg[8]_1\,
      I4 => \m_axis_tdata_ppc_reg[15]\(11),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[11]_i_4_n_0\
    );
\m_axis_tdata_ppc[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F00FFFF7FFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(3),
      I1 => \m_axis_tdata_ppc_reg[8]_1\,
      I2 => \^m_axis_tlast\,
      I3 => dest_out(1),
      I4 => dest_out(0),
      I5 => \m_axis_tdata_ppc[39]_i_3_0\(11),
      O => \m_axis_tdata_ppc[11]_i_6_n_0\
    );
\m_axis_tdata_ppc[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[12]\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[12]_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[12]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(12)
    );
\m_axis_tdata_ppc[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EEEEEEEEEEE"
    )
        port map (
      I0 => \m_axis_tdata_ppc[12]_i_6_n_0\,
      I1 => \^ppc_convert_count_reg[3]\,
      I2 => \m_axis_tdata_ppc[31]_i_3_0\(4),
      I3 => \m_axis_tdata_ppc_reg[8]_1\,
      I4 => \m_axis_tdata_ppc_reg[15]\(12),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[12]_i_4_n_0\
    );
\m_axis_tdata_ppc[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F00FFFF7FFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(4),
      I1 => \m_axis_tdata_ppc_reg[8]_1\,
      I2 => \^m_axis_tlast\,
      I3 => dest_out(1),
      I4 => dest_out(0),
      I5 => \m_axis_tdata_ppc[39]_i_3_0\(12),
      O => \m_axis_tdata_ppc[12]_i_6_n_0\
    );
\m_axis_tdata_ppc[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[13]\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[13]_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[13]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(13)
    );
\m_axis_tdata_ppc[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EEEEEEEEEEE"
    )
        port map (
      I0 => \m_axis_tdata_ppc[13]_i_6_n_0\,
      I1 => \^ppc_convert_count_reg[3]\,
      I2 => \m_axis_tdata_ppc[31]_i_3_0\(5),
      I3 => \m_axis_tdata_ppc_reg[8]_1\,
      I4 => \m_axis_tdata_ppc_reg[15]\(13),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[13]_i_4_n_0\
    );
\m_axis_tdata_ppc[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F00FFFF7FFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(5),
      I1 => \m_axis_tdata_ppc_reg[8]_1\,
      I2 => \^m_axis_tlast\,
      I3 => dest_out(1),
      I4 => dest_out(0),
      I5 => \m_axis_tdata_ppc[39]_i_3_0\(13),
      O => \m_axis_tdata_ppc[13]_i_6_n_0\
    );
\m_axis_tdata_ppc[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[14]\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[14]_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[14]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(14)
    );
\m_axis_tdata_ppc[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EEEEEEEEEEE"
    )
        port map (
      I0 => \m_axis_tdata_ppc[14]_i_6_n_0\,
      I1 => \^ppc_convert_count_reg[3]\,
      I2 => \m_axis_tdata_ppc[31]_i_3_0\(6),
      I3 => \m_axis_tdata_ppc_reg[8]_1\,
      I4 => \m_axis_tdata_ppc_reg[15]\(14),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[14]_i_4_n_0\
    );
\m_axis_tdata_ppc[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F00FFFF7FFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(6),
      I1 => \m_axis_tdata_ppc_reg[8]_1\,
      I2 => \^m_axis_tlast\,
      I3 => dest_out(1),
      I4 => dest_out(0),
      I5 => \m_axis_tdata_ppc[39]_i_3_0\(14),
      O => \m_axis_tdata_ppc[14]_i_6_n_0\
    );
\m_axis_tdata_ppc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[15]_0\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[15]_1\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[15]_i_5_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(15)
    );
\m_axis_tdata_ppc[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I1 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      O => \m_axis_tdata_ppc[15]_i_3_n_0\
    );
\m_axis_tdata_ppc[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EEEEEEEEEEE"
    )
        port map (
      I0 => \m_axis_tdata_ppc[15]_i_8_n_0\,
      I1 => \^ppc_convert_count_reg[3]\,
      I2 => \m_axis_tdata_ppc[31]_i_3_0\(7),
      I3 => \m_axis_tdata_ppc_reg[8]_1\,
      I4 => \m_axis_tdata_ppc_reg[15]\(15),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[15]_i_5_n_0\
    );
\m_axis_tdata_ppc[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F00FFFF7FFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(7),
      I1 => \m_axis_tdata_ppc_reg[8]_1\,
      I2 => \^m_axis_tlast\,
      I3 => dest_out(1),
      I4 => dest_out(0),
      I5 => \m_axis_tdata_ppc[39]_i_3_0\(15),
      O => \m_axis_tdata_ppc[15]_i_8_n_0\
    );
\m_axis_tdata_ppc[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020202AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[16]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(16),
      I5 => \m_axis_tdata_ppc[16]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(16)
    );
\m_axis_tdata_ppc[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \m_axis_tdata_ppc[16]_i_4_n_0\,
      I1 => dest_out(0),
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc_reg[16]_1\,
      I4 => \m_axis_tdata_ppc_reg[16]_2\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[16]_i_2_n_0\
    );
\m_axis_tdata_ppc[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[16]\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[16]_0\,
      O => \m_axis_tdata_ppc[16]_i_3_n_0\
    );
\m_axis_tdata_ppc[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axis_tdata\(16),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      O => \m_axis_tdata_ppc[16]_i_4_n_0\
    );
\m_axis_tdata_ppc[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020202AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[17]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(17),
      I5 => \m_axis_tdata_ppc[17]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(17)
    );
\m_axis_tdata_ppc[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \m_axis_tdata_ppc[17]_i_4_n_0\,
      I1 => dest_out(0),
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc_reg[17]_1\,
      I4 => \m_axis_tdata_ppc_reg[17]_2\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[17]_i_2_n_0\
    );
\m_axis_tdata_ppc[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[17]\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[17]_0\,
      O => \m_axis_tdata_ppc[17]_i_3_n_0\
    );
\m_axis_tdata_ppc[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axis_tdata\(17),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      O => \m_axis_tdata_ppc[17]_i_4_n_0\
    );
\m_axis_tdata_ppc[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020202AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[18]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(18),
      I5 => \m_axis_tdata_ppc[18]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(18)
    );
\m_axis_tdata_ppc[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \m_axis_tdata_ppc[18]_i_4_n_0\,
      I1 => dest_out(0),
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc_reg[18]_1\,
      I4 => \m_axis_tdata_ppc_reg[18]_2\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[18]_i_2_n_0\
    );
\m_axis_tdata_ppc[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[18]\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[18]_0\,
      O => \m_axis_tdata_ppc[18]_i_3_n_0\
    );
\m_axis_tdata_ppc[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axis_tdata\(18),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      O => \m_axis_tdata_ppc[18]_i_4_n_0\
    );
\m_axis_tdata_ppc[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020202AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[19]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(19),
      I5 => \m_axis_tdata_ppc[19]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(19)
    );
\m_axis_tdata_ppc[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \m_axis_tdata_ppc[19]_i_4_n_0\,
      I1 => dest_out(0),
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc_reg[19]_1\,
      I4 => \m_axis_tdata_ppc_reg[19]_2\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[19]_i_2_n_0\
    );
\m_axis_tdata_ppc[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[19]\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[19]_0\,
      O => \m_axis_tdata_ppc[19]_i_3_n_0\
    );
\m_axis_tdata_ppc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axis_tdata\(19),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      O => \m_axis_tdata_ppc[19]_i_4_n_0\
    );
\m_axis_tdata_ppc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[1]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \^m_axis_tdata\(1),
      I4 => m_axis_tuser_ppc_reg,
      I5 => \m_axis_tdata_ppc[1]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(1)
    );
\m_axis_tdata_ppc[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFD7FFD7"
    )
        port map (
      I0 => \^m_axis_tdata\(1),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(1),
      O => \m_axis_tdata_ppc[1]_i_2_n_0\
    );
\m_axis_tdata_ppc[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAABFBF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[15]\(1),
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(1),
      I5 => \m_axis_tdata_ppc_reg[0]\,
      O => \m_axis_tdata_ppc[1]_i_3_n_0\
    );
\m_axis_tdata_ppc[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020202AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[20]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(20),
      I5 => \m_axis_tdata_ppc[20]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(20)
    );
\m_axis_tdata_ppc[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \m_axis_tdata_ppc[20]_i_4_n_0\,
      I1 => dest_out(0),
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc_reg[20]_1\,
      I4 => \m_axis_tdata_ppc_reg[20]_2\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[20]_i_2_n_0\
    );
\m_axis_tdata_ppc[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[20]\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[20]_0\,
      O => \m_axis_tdata_ppc[20]_i_3_n_0\
    );
\m_axis_tdata_ppc[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axis_tdata\(20),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      O => \m_axis_tdata_ppc[20]_i_4_n_0\
    );
\m_axis_tdata_ppc[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020202AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[21]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(21),
      I5 => \m_axis_tdata_ppc[21]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(21)
    );
\m_axis_tdata_ppc[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \m_axis_tdata_ppc[21]_i_4_n_0\,
      I1 => dest_out(0),
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc_reg[21]_1\,
      I4 => \m_axis_tdata_ppc_reg[21]_2\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[21]_i_2_n_0\
    );
\m_axis_tdata_ppc[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[21]\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[21]_0\,
      O => \m_axis_tdata_ppc[21]_i_3_n_0\
    );
\m_axis_tdata_ppc[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axis_tdata\(21),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      O => \m_axis_tdata_ppc[21]_i_4_n_0\
    );
\m_axis_tdata_ppc[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020202AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[22]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(22),
      I5 => \m_axis_tdata_ppc[22]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(22)
    );
\m_axis_tdata_ppc[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \m_axis_tdata_ppc[22]_i_4_n_0\,
      I1 => dest_out(0),
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc_reg[22]_1\,
      I4 => \m_axis_tdata_ppc_reg[22]_2\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[22]_i_2_n_0\
    );
\m_axis_tdata_ppc[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[22]\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[22]_0\,
      O => \m_axis_tdata_ppc[22]_i_3_n_0\
    );
\m_axis_tdata_ppc[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axis_tdata\(22),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      O => \m_axis_tdata_ppc[22]_i_4_n_0\
    );
\m_axis_tdata_ppc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020202AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[23]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(23),
      I5 => \m_axis_tdata_ppc[23]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(23)
    );
\m_axis_tdata_ppc[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \m_axis_tdata_ppc[23]_i_5_n_0\,
      I1 => dest_out(0),
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc_reg[23]_1\,
      I4 => \m_axis_tdata_ppc_reg[23]_2\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[23]_i_2_n_0\
    );
\m_axis_tdata_ppc[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4551FFFF"
    )
        port map (
      I0 => \ppc_convert_count[3]_i_2_n_0\,
      I1 => \m_axis_tdata_ppc[23]_i_8_n_0\,
      I2 => \ppc_convert_count_reg[3]_0\(2),
      I3 => \ppc_convert_count_reg[3]_0\(3),
      I4 => \^m_axis_tlast\,
      O => \m_axis_tdata_ppc[23]_i_3_n_0\
    );
\m_axis_tdata_ppc[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[23]\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[23]_0\,
      O => \m_axis_tdata_ppc[23]_i_4_n_0\
    );
\m_axis_tdata_ppc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axis_tdata\(23),
      I1 => ycrcb_422_maclk,
      I2 => y_only_maclk,
      O => \m_axis_tdata_ppc[23]_i_5_n_0\
    );
\m_axis_tdata_ppc[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \ppc_convert_count_reg[3]_0\(0),
      I2 => \ppc_convert_count_reg[3]_0\(1),
      O => \m_axis_tdata_ppc[23]_i_8_n_0\
    );
\m_axis_tdata_ppc[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[24]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(24),
      I5 => \m_axis_tdata_ppc[24]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(24)
    );
\m_axis_tdata_ppc[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447777F4F7F4F7"
    )
        port map (
      I0 => \^m_axis_tdata\(24),
      I1 => dest_out(1),
      I2 => y_only_maclk,
      I3 => \m_axis_tdata_ppc[39]_i_3_0\(0),
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(8),
      I5 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[24]_i_2_n_0\
    );
\m_axis_tdata_ppc[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc[24]_i_4_n_0\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[24]\,
      O => \m_axis_tdata_ppc[24]_i_3_n_0\
    );
\m_axis_tdata_ppc[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_ppc[31]_i_3_0\(8),
      I1 => ycrcb_422_maclk,
      I2 => \^m_axis_tdata\(0),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(0),
      O => \m_axis_tdata_ppc[24]_i_4_n_0\
    );
\m_axis_tdata_ppc[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[25]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(25),
      I5 => \m_axis_tdata_ppc[25]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(25)
    );
\m_axis_tdata_ppc[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447777F4F7F4F7"
    )
        port map (
      I0 => \^m_axis_tdata\(25),
      I1 => dest_out(1),
      I2 => y_only_maclk,
      I3 => \m_axis_tdata_ppc[39]_i_3_0\(1),
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(9),
      I5 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[25]_i_2_n_0\
    );
\m_axis_tdata_ppc[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc[25]_i_4_n_0\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[25]\,
      O => \m_axis_tdata_ppc[25]_i_3_n_0\
    );
\m_axis_tdata_ppc[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_ppc[31]_i_3_0\(9),
      I1 => ycrcb_422_maclk,
      I2 => \^m_axis_tdata\(1),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(1),
      O => \m_axis_tdata_ppc[25]_i_4_n_0\
    );
\m_axis_tdata_ppc[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[26]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[26]\,
      I4 => \m_axis_tdata_ppc[26]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(26)
    );
\m_axis_tdata_ppc[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447777F4F7F4F7"
    )
        port map (
      I0 => \^m_axis_tdata\(26),
      I1 => dest_out(1),
      I2 => y_only_maclk,
      I3 => \m_axis_tdata_ppc[39]_i_3_0\(2),
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(10),
      I5 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[26]_i_2_n_0\
    );
\m_axis_tdata_ppc[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBFBFB"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc[71]_i_5_n_0\,
      I2 => \m_axis_tdata_ppc_reg[26]_0\,
      I3 => \^syncstages_ff_reg[3][0]\,
      I4 => \m_axis_tdata_ppc[26]_i_6_n_0\,
      O => \m_axis_tdata_ppc[26]_i_4_n_0\
    );
\m_axis_tdata_ppc[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_ppc[31]_i_3_0\(10),
      I1 => ycrcb_422_maclk,
      I2 => \^m_axis_tdata\(2),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(2),
      O => \m_axis_tdata_ppc[26]_i_6_n_0\
    );
\m_axis_tdata_ppc[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[27]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(27),
      I5 => \m_axis_tdata_ppc[27]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(27)
    );
\m_axis_tdata_ppc[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447777F4F7F4F7"
    )
        port map (
      I0 => \^m_axis_tdata\(27),
      I1 => dest_out(1),
      I2 => y_only_maclk,
      I3 => \m_axis_tdata_ppc[39]_i_3_0\(3),
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(11),
      I5 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[27]_i_2_n_0\
    );
\m_axis_tdata_ppc[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBFBFB"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc[71]_i_5_n_0\,
      I2 => \m_axis_tdata_ppc_reg[27]\,
      I3 => \^syncstages_ff_reg[3][0]\,
      I4 => \m_axis_tdata_ppc[27]_i_5_n_0\,
      O => \m_axis_tdata_ppc[27]_i_3_n_0\
    );
\m_axis_tdata_ppc[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_ppc[31]_i_3_0\(11),
      I1 => ycrcb_422_maclk,
      I2 => \^m_axis_tdata\(3),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(3),
      O => \m_axis_tdata_ppc[27]_i_5_n_0\
    );
\m_axis_tdata_ppc[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A888A8A"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[28]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc[28]_i_3_n_0\,
      I4 => \^ppc_convert_count_reg[3]\,
      I5 => \m_axis_tdata_ppc_reg[28]\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(28)
    );
\m_axis_tdata_ppc[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888F8888"
    )
        port map (
      I0 => m_axis_tuser_ppc_reg,
      I1 => \^m_axis_tdata\(28),
      I2 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc[28]_i_6_n_0\,
      I4 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I5 => \m_axis_tdata_ppc[28]_i_7_n_0\,
      O => \m_axis_tdata_ppc[28]_i_2_n_0\
    );
\m_axis_tdata_ppc[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[31]_i_3_0\(4),
      I1 => y_only_maclk,
      I2 => \^m_axis_tdata\(4),
      I3 => ycrcb_422_maclk,
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(12),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[28]_i_3_n_0\
    );
\m_axis_tdata_ppc[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEFEFEF"
    )
        port map (
      I0 => \ppc_convert_count_reg[3]_0\(3),
      I1 => \ppc_convert_count_reg[3]_0\(2),
      I2 => \ppc_convert_count_reg[3]_0\(1),
      I3 => \ppc_convert_count_reg[3]_0\(0),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \ppc_convert_count[3]_i_2_n_0\,
      O => \^ppc_convert_count_reg[3]\
    );
\m_axis_tdata_ppc[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447777F4F7F4F7"
    )
        port map (
      I0 => \^m_axis_tdata\(28),
      I1 => dest_out(1),
      I2 => y_only_maclk,
      I3 => \m_axis_tdata_ppc[39]_i_3_0\(4),
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(12),
      I5 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[28]_i_6_n_0\
    );
\m_axis_tdata_ppc[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1540EABFFFFF"
    )
        port map (
      I0 => \ppc_convert_count[3]_i_2_n_0\,
      I1 => \ppc_convert_count_reg[3]_0\(0),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \ppc_convert_count_reg[3]_0\(1),
      I4 => dest_out(0),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[28]_i_7_n_0\
    );
\m_axis_tdata_ppc[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[29]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(29),
      I5 => \m_axis_tdata_ppc[29]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(29)
    );
\m_axis_tdata_ppc[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447777F4F7F4F7"
    )
        port map (
      I0 => \^m_axis_tdata\(29),
      I1 => dest_out(1),
      I2 => y_only_maclk,
      I3 => \m_axis_tdata_ppc[39]_i_3_0\(5),
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(13),
      I5 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[29]_i_2_n_0\
    );
\m_axis_tdata_ppc[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc[29]_i_4_n_0\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[29]\,
      O => \m_axis_tdata_ppc[29]_i_3_n_0\
    );
\m_axis_tdata_ppc[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_ppc[31]_i_3_0\(13),
      I1 => ycrcb_422_maclk,
      I2 => \^m_axis_tdata\(5),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(5),
      O => \m_axis_tdata_ppc[29]_i_4_n_0\
    );
\m_axis_tdata_ppc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \^m_axis_tdata\(2),
      I2 => m_axis_tuser_ppc_reg,
      I3 => \m_axis_tdata_ppc[2]_i_2_n_0\,
      I4 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[2]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(2)
    );
\m_axis_tdata_ppc[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFD7FFD7"
    )
        port map (
      I0 => \^m_axis_tdata\(2),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(2),
      O => \m_axis_tdata_ppc[2]_i_2_n_0\
    );
\m_axis_tdata_ppc[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAABFBF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[15]\(2),
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(2),
      I5 => \m_axis_tdata_ppc_reg[0]\,
      O => \m_axis_tdata_ppc[2]_i_3_n_0\
    );
\m_axis_tdata_ppc[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[30]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(30),
      I5 => \m_axis_tdata_ppc[30]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(30)
    );
\m_axis_tdata_ppc[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447777F4F7F4F7"
    )
        port map (
      I0 => \^m_axis_tdata\(30),
      I1 => dest_out(1),
      I2 => y_only_maclk,
      I3 => \m_axis_tdata_ppc[39]_i_3_0\(6),
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(14),
      I5 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[30]_i_2_n_0\
    );
\m_axis_tdata_ppc[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc[30]_i_4_n_0\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[30]\,
      O => \m_axis_tdata_ppc[30]_i_3_n_0\
    );
\m_axis_tdata_ppc[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_ppc[31]_i_3_0\(14),
      I1 => ycrcb_422_maclk,
      I2 => \^m_axis_tdata\(6),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(6),
      O => \m_axis_tdata_ppc[30]_i_4_n_0\
    );
\m_axis_tdata_ppc[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[31]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^m_axis_tdata\(31),
      I5 => \m_axis_tdata_ppc[31]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(31)
    );
\m_axis_tdata_ppc[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447777F4F7F4F7"
    )
        port map (
      I0 => \^m_axis_tdata\(31),
      I1 => dest_out(1),
      I2 => y_only_maclk,
      I3 => \m_axis_tdata_ppc[39]_i_3_0\(7),
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(15),
      I5 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[31]_i_2_n_0\
    );
\m_axis_tdata_ppc[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc[31]_i_4_n_0\,
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[31]\,
      O => \m_axis_tdata_ppc[31]_i_3_n_0\
    );
\m_axis_tdata_ppc[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_ppc[31]_i_3_0\(15),
      I1 => ycrcb_422_maclk,
      I2 => \^m_axis_tdata\(7),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(7),
      O => \m_axis_tdata_ppc[31]_i_4_n_0\
    );
\m_axis_tdata_ppc[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[32]\,
      I2 => \^m_axis_tdata\(32),
      I3 => \m_axis_tdata_ppc[32]_i_2_n_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[32]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(32)
    );
\m_axis_tdata_ppc[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002008"
    )
        port map (
      I0 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[32]_i_4_n_0\,
      I5 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      O => \m_axis_tdata_ppc[32]_i_2_n_0\
    );
\m_axis_tdata_ppc[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D0000FF0DFF0D"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => \m_axis_tdata_ppc_reg[32]_0\,
      I2 => \m_axis_tdata_ppc_reg[32]_1\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[32]_2\,
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[32]_i_3_n_0\
    );
\m_axis_tdata_ppc[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF533F033FF"
    )
        port map (
      I0 => \^m_axis_tdata\(32),
      I1 => \^m_axis_tdata\(0),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(8),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[32]_i_4_n_0\
    );
\m_axis_tdata_ppc[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[33]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(33),
      I5 => \m_axis_tdata_ppc[33]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(33)
    );
\m_axis_tdata_ppc[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF533F033FF"
    )
        port map (
      I0 => \^m_axis_tdata\(33),
      I1 => \^m_axis_tdata\(1),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(9),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[33]_i_2_n_0\
    );
\m_axis_tdata_ppc[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[33]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[33]_i_5_n_0\,
      O => \m_axis_tdata_ppc[33]_i_3_n_0\
    );
\m_axis_tdata_ppc[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0DDDDDDDDD"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => \m_axis_tdata_ppc[33]_i_3_0\,
      I2 => \m_axis_tdata_ppc[33]_i_7_n_0\,
      I3 => \m_axis_tdata_ppc_reg[95]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(24),
      I5 => \m_axis_tdata_ppc_reg[59]\,
      O => \m_axis_tdata_ppc[33]_i_5_n_0\
    );
\m_axis_tdata_ppc[33]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(1),
      O => \m_axis_tdata_ppc[33]_i_7_n_0\
    );
\m_axis_tdata_ppc[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[32]\,
      I2 => \^m_axis_tdata\(34),
      I3 => \m_axis_tdata_ppc[34]_i_2_n_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[34]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(34)
    );
\m_axis_tdata_ppc[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001800"
    )
        port map (
      I0 => \^d\(1),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I4 => \m_axis_tdata_ppc[34]_i_5_n_0\,
      I5 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      O => \m_axis_tdata_ppc[34]_i_2_n_0\
    );
\m_axis_tdata_ppc[34]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBEE"
    )
        port map (
      I0 => dest_out(2),
      I1 => \^valid_tran_from_axis_fifo\,
      I2 => \ppc_convert_count[3]_i_2_n_0\,
      I3 => \ppc_convert_count_reg[3]_0\(0),
      O => \m_axis_tdata_ppc[34]_i_3_n_0\
    );
\m_axis_tdata_ppc[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D0000FF0DFF0D"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => \m_axis_tdata_ppc_reg[34]\,
      I2 => \m_axis_tdata_ppc_reg[34]_0\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[34]_1\,
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[34]_i_4_n_0\
    );
\m_axis_tdata_ppc[34]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF533F033FF"
    )
        port map (
      I0 => \^m_axis_tdata\(34),
      I1 => \^m_axis_tdata\(2),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(10),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[34]_i_5_n_0\
    );
\m_axis_tdata_ppc[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[35]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(35),
      I5 => \m_axis_tdata_ppc[35]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(35)
    );
\m_axis_tdata_ppc[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF533F033FF"
    )
        port map (
      I0 => \^m_axis_tdata\(35),
      I1 => \^m_axis_tdata\(3),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(11),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[35]_i_2_n_0\
    );
\m_axis_tdata_ppc[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[35]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[35]_0\,
      O => \m_axis_tdata_ppc[35]_i_3_n_0\
    );
\m_axis_tdata_ppc[35]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(3),
      O => ycrcb_422_maclk_reg_rep_7
    );
\m_axis_tdata_ppc[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[36]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(36),
      I5 => \m_axis_tdata_ppc[36]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(36)
    );
\m_axis_tdata_ppc[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF533F033FF"
    )
        port map (
      I0 => \^m_axis_tdata\(36),
      I1 => \^m_axis_tdata\(4),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(12),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[36]_i_2_n_0\
    );
\m_axis_tdata_ppc[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[36]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[36]_i_5_n_0\,
      O => \m_axis_tdata_ppc[36]_i_3_n_0\
    );
\m_axis_tdata_ppc[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0DDDDDDDDD"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => \m_axis_tdata_ppc[36]_i_3_0\,
      I2 => \m_axis_tdata_ppc[36]_i_7_n_0\,
      I3 => \m_axis_tdata_ppc_reg[95]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(25),
      I5 => \m_axis_tdata_ppc_reg[59]\,
      O => \m_axis_tdata_ppc[36]_i_5_n_0\
    );
\m_axis_tdata_ppc[36]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(4),
      O => \m_axis_tdata_ppc[36]_i_7_n_0\
    );
\m_axis_tdata_ppc[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[37]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(37),
      I5 => \m_axis_tdata_ppc[37]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(37)
    );
\m_axis_tdata_ppc[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF533F033FF"
    )
        port map (
      I0 => \^m_axis_tdata\(37),
      I1 => \^m_axis_tdata\(5),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(13),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[37]_i_2_n_0\
    );
\m_axis_tdata_ppc[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[37]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[37]_i_5_n_0\,
      O => \m_axis_tdata_ppc[37]_i_3_n_0\
    );
\m_axis_tdata_ppc[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0DDDDDDDDD"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => \m_axis_tdata_ppc[37]_i_3_0\,
      I2 => \m_axis_tdata_ppc[37]_i_7_n_0\,
      I3 => \m_axis_tdata_ppc_reg[95]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(26),
      I5 => \m_axis_tdata_ppc_reg[59]\,
      O => \m_axis_tdata_ppc[37]_i_5_n_0\
    );
\m_axis_tdata_ppc[37]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(5),
      O => \m_axis_tdata_ppc[37]_i_7_n_0\
    );
\m_axis_tdata_ppc[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[38]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(38),
      I5 => \m_axis_tdata_ppc[38]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(38)
    );
\m_axis_tdata_ppc[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF533F033FF"
    )
        port map (
      I0 => \^m_axis_tdata\(38),
      I1 => \^m_axis_tdata\(6),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(14),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[38]_i_2_n_0\
    );
\m_axis_tdata_ppc[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[38]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[38]_0\,
      O => \m_axis_tdata_ppc[38]_i_3_n_0\
    );
\m_axis_tdata_ppc[38]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(6),
      O => ycrcb_422_maclk_reg_rep_6
    );
\m_axis_tdata_ppc[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[32]\,
      I2 => \^m_axis_tdata\(39),
      I3 => \m_axis_tdata_ppc[39]_i_2_n_0\,
      I4 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[39]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(39)
    );
\m_axis_tdata_ppc[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF533F033FF"
    )
        port map (
      I0 => \^m_axis_tdata\(39),
      I1 => \^m_axis_tdata\(7),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(15),
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[39]_i_2_n_0\
    );
\m_axis_tdata_ppc[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[39]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_5_n_0\,
      O => \m_axis_tdata_ppc[39]_i_3_n_0\
    );
\m_axis_tdata_ppc[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0DDDDDDDDD"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => \m_axis_tdata_ppc[39]_i_3_1\,
      I2 => \m_axis_tdata_ppc[39]_i_7_n_0\,
      I3 => \m_axis_tdata_ppc_reg[95]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(27),
      I5 => \m_axis_tdata_ppc_reg[59]\,
      O => \m_axis_tdata_ppc[39]_i_5_n_0\
    );
\m_axis_tdata_ppc[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(7),
      O => \m_axis_tdata_ppc[39]_i_7_n_0\
    );
\m_axis_tdata_ppc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[3]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \^m_axis_tdata\(3),
      I4 => m_axis_tuser_ppc_reg,
      I5 => \m_axis_tdata_ppc[3]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(3)
    );
\m_axis_tdata_ppc[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFD7FFD7"
    )
        port map (
      I0 => \^m_axis_tdata\(3),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(3),
      O => \m_axis_tdata_ppc[3]_i_2_n_0\
    );
\m_axis_tdata_ppc[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAABFBF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[15]\(3),
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(3),
      I5 => \m_axis_tdata_ppc_reg[0]\,
      O => \m_axis_tdata_ppc[3]_i_3_n_0\
    );
\m_axis_tdata_ppc[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[40]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(40),
      I5 => \m_axis_tdata_ppc[40]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(40)
    );
\m_axis_tdata_ppc[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F500FFF3F3"
    )
        port map (
      I0 => \^m_axis_tdata\(40),
      I1 => \m_axis_tdata_ppc[39]_i_3_0\(16),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \^m_axis_tdata\(8),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[40]_i_2_n_0\
    );
\m_axis_tdata_ppc[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[40]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[40]_0\,
      O => \m_axis_tdata_ppc[40]_i_3_n_0\
    );
\m_axis_tdata_ppc[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(8),
      O => ycrcb_422_maclk_reg_rep_5
    );
\m_axis_tdata_ppc[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[41]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(41),
      I5 => \m_axis_tdata_ppc[41]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(41)
    );
\m_axis_tdata_ppc[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F500FFF3F3"
    )
        port map (
      I0 => \^m_axis_tdata\(41),
      I1 => \m_axis_tdata_ppc[39]_i_3_0\(17),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \^m_axis_tdata\(9),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[41]_i_2_n_0\
    );
\m_axis_tdata_ppc[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[41]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[41]_0\,
      O => \m_axis_tdata_ppc[41]_i_3_n_0\
    );
\m_axis_tdata_ppc[41]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(9),
      O => ycrcb_422_maclk_reg_rep_4
    );
\m_axis_tdata_ppc[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[42]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(42),
      I5 => \m_axis_tdata_ppc[42]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(42)
    );
\m_axis_tdata_ppc[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F500FFF3F3"
    )
        port map (
      I0 => \^m_axis_tdata\(42),
      I1 => \m_axis_tdata_ppc[39]_i_3_0\(18),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \^m_axis_tdata\(10),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[42]_i_2_n_0\
    );
\m_axis_tdata_ppc[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[42]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[42]_0\,
      O => \m_axis_tdata_ppc[42]_i_3_n_0\
    );
\m_axis_tdata_ppc[42]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(10),
      O => ycrcb_422_maclk_reg_rep_3
    );
\m_axis_tdata_ppc[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[43]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(43),
      I5 => \m_axis_tdata_ppc[43]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(43)
    );
\m_axis_tdata_ppc[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F500FFF3F3"
    )
        port map (
      I0 => \^m_axis_tdata\(43),
      I1 => \m_axis_tdata_ppc[39]_i_3_0\(19),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \^m_axis_tdata\(11),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[43]_i_2_n_0\
    );
\m_axis_tdata_ppc[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[43]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[43]_0\,
      O => \m_axis_tdata_ppc[43]_i_3_n_0\
    );
\m_axis_tdata_ppc[43]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(11),
      O => ycrcb_422_maclk_reg_rep_2
    );
\m_axis_tdata_ppc[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[44]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(44),
      I5 => \m_axis_tdata_ppc[44]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(44)
    );
\m_axis_tdata_ppc[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F500FFF3F3"
    )
        port map (
      I0 => \^m_axis_tdata\(44),
      I1 => \m_axis_tdata_ppc[39]_i_3_0\(20),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \^m_axis_tdata\(12),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[44]_i_2_n_0\
    );
\m_axis_tdata_ppc[44]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[44]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[44]_0\,
      O => \m_axis_tdata_ppc[44]_i_3_n_0\
    );
\m_axis_tdata_ppc[44]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(12),
      O => ycrcb_422_maclk_reg_rep_1
    );
\m_axis_tdata_ppc[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[45]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(45),
      I5 => \m_axis_tdata_ppc[45]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(45)
    );
\m_axis_tdata_ppc[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F500FFF3F3"
    )
        port map (
      I0 => \^m_axis_tdata\(45),
      I1 => \m_axis_tdata_ppc[39]_i_3_0\(21),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \^m_axis_tdata\(13),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[45]_i_2_n_0\
    );
\m_axis_tdata_ppc[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[45]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[45]_0\,
      O => \m_axis_tdata_ppc[45]_i_3_n_0\
    );
\m_axis_tdata_ppc[45]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(13),
      O => ycrcb_422_maclk_reg_rep_0
    );
\m_axis_tdata_ppc[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[32]\,
      I2 => \^m_axis_tdata\(46),
      I3 => \m_axis_tdata_ppc[46]_i_2_n_0\,
      I4 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[46]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(46)
    );
\m_axis_tdata_ppc[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F500FFF3F3"
    )
        port map (
      I0 => \^m_axis_tdata\(46),
      I1 => \m_axis_tdata_ppc[39]_i_3_0\(22),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \^m_axis_tdata\(14),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[46]_i_2_n_0\
    );
\m_axis_tdata_ppc[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[46]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[46]_0\,
      O => \m_axis_tdata_ppc[46]_i_3_n_0\
    );
\m_axis_tdata_ppc[46]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[94]_0\,
      I1 => \^m_axis_tdata\(14),
      O => ycrcb_422_maclk_reg_rep
    );
\m_axis_tdata_ppc[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[47]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[32]\,
      I4 => \^m_axis_tdata\(47),
      I5 => \m_axis_tdata_ppc[47]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(47)
    );
\m_axis_tdata_ppc[47]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \m_axis_tdata_ppc_reg[94]\,
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => \^m_axis_tdata\(23),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5\
    );
\m_axis_tdata_ppc[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F500FFF3F3"
    )
        port map (
      I0 => \^m_axis_tdata\(47),
      I1 => \m_axis_tdata_ppc[39]_i_3_0\(23),
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \^m_axis_tdata\(15),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => dest_out(1),
      O => \m_axis_tdata_ppc[47]_i_2_n_0\
    );
\m_axis_tdata_ppc[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001800"
    )
        port map (
      I0 => \^d\(1),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I4 => \m_axis_tdata_ppc[23]_i_3_n_0\,
      O => \m_axis_tdata_ppc[47]_i_3_n_0\
    );
\m_axis_tdata_ppc[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \^syncstages_ff_reg[3][0]\,
      I2 => \m_axis_tdata_ppc_reg[47]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc_reg[47]_0\,
      O => \m_axis_tdata_ppc[47]_i_4_n_0\
    );
\m_axis_tdata_ppc[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => dest_out(0),
      I1 => \m_axis_tdata_ppc[93]_i_5_n_0\,
      I2 => \m_axis_tdata_ppc[47]_i_8_n_0\,
      I3 => \ppc_convert_count[3]_i_2_n_0\,
      I4 => \m_axis_tdata_ppc[47]_i_9_n_0\,
      I5 => dest_out(1),
      O => \^syncstages_ff_reg[3][0]\
    );
\m_axis_tdata_ppc[47]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \ppc_convert_count_reg[3]_0\(1),
      I1 => \^valid_tran_from_axis_fifo\,
      I2 => \ppc_convert_count_reg[3]_0\(0),
      O => \m_axis_tdata_ppc[47]_i_8_n_0\
    );
\m_axis_tdata_ppc[47]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \ppc_convert_count_reg[3]_0\(3),
      I1 => \ppc_convert_count_reg[3]_0\(2),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \ppc_convert_count_reg[3]_0\(0),
      I4 => \ppc_convert_count_reg[3]_0\(1),
      O => \m_axis_tdata_ppc[47]_i_9_n_0\
    );
\m_axis_tdata_ppc[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[48]\,
      I3 => m_axis_tdata_fifo_out(48),
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => \m_axis_tdata_ppc[48]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(48)
    );
\m_axis_tdata_ppc[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(0),
      O => \m_axis_tdata_ppc[48]_i_3_n_0\
    );
\m_axis_tdata_ppc[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[49]\,
      I3 => \m_axis_tdata_ppc[49]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(49),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(49)
    );
\m_axis_tdata_ppc[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(1),
      O => \m_axis_tdata_ppc[49]_i_3_n_0\
    );
\m_axis_tdata_ppc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[4]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \^m_axis_tdata\(4),
      I4 => m_axis_tuser_ppc_reg,
      I5 => \m_axis_tdata_ppc[4]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(4)
    );
\m_axis_tdata_ppc[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFD7FFD7"
    )
        port map (
      I0 => \^m_axis_tdata\(4),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(4),
      O => \m_axis_tdata_ppc[4]_i_2_n_0\
    );
\m_axis_tdata_ppc[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAABFBF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[15]\(4),
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(4),
      I5 => \m_axis_tdata_ppc_reg[0]\,
      O => \m_axis_tdata_ppc[4]_i_3_n_0\
    );
\m_axis_tdata_ppc[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[50]\,
      I3 => m_axis_tdata_fifo_out(50),
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => \m_axis_tdata_ppc[50]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(50)
    );
\m_axis_tdata_ppc[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(2),
      O => \m_axis_tdata_ppc[50]_i_3_n_0\
    );
\m_axis_tdata_ppc[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[51]\,
      I3 => \m_axis_tdata_ppc[51]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(51),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(51)
    );
\m_axis_tdata_ppc[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(3),
      O => \m_axis_tdata_ppc[51]_i_3_n_0\
    );
\m_axis_tdata_ppc[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[52]\,
      I3 => \m_axis_tdata_ppc[52]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(52),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(52)
    );
\m_axis_tdata_ppc[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(4),
      O => \m_axis_tdata_ppc[52]_i_3_n_0\
    );
\m_axis_tdata_ppc[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[53]\,
      I3 => \m_axis_tdata_ppc[53]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(53),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(53)
    );
\m_axis_tdata_ppc[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(5),
      O => \m_axis_tdata_ppc[53]_i_3_n_0\
    );
\m_axis_tdata_ppc[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[54]\,
      I3 => m_axis_tdata_fifo_out(54),
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => \m_axis_tdata_ppc[54]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(54)
    );
\m_axis_tdata_ppc[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(6),
      O => \m_axis_tdata_ppc[54]_i_3_n_0\
    );
\m_axis_tdata_ppc[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[55]\,
      I3 => m_axis_tdata_fifo_out(55),
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => \m_axis_tdata_ppc[55]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(55)
    );
\m_axis_tdata_ppc[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(7),
      O => \m_axis_tdata_ppc[55]_i_3_n_0\
    );
\m_axis_tdata_ppc[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[56]\,
      I3 => \m_axis_tdata_ppc[56]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(56),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(56)
    );
\m_axis_tdata_ppc[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(8),
      O => \m_axis_tdata_ppc[56]_i_3_n_0\
    );
\m_axis_tdata_ppc[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[57]\,
      I3 => m_axis_tdata_fifo_out(57),
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => \m_axis_tdata_ppc[57]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(57)
    );
\m_axis_tdata_ppc[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(9),
      O => \m_axis_tdata_ppc[57]_i_3_n_0\
    );
\m_axis_tdata_ppc[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[58]\,
      I3 => \m_axis_tdata_ppc[58]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(58),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(58)
    );
\m_axis_tdata_ppc[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(10),
      O => \m_axis_tdata_ppc[58]_i_3_n_0\
    );
\m_axis_tdata_ppc[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA20AA20AA20"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[32]\,
      I2 => m_axis_tdata_fifo_out(59),
      I3 => \m_axis_tdata_ppc[59]_i_2_n_0\,
      I4 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[59]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(59)
    );
\m_axis_tdata_ppc[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(11),
      O => \m_axis_tdata_ppc[59]_i_2_n_0\
    );
\m_axis_tdata_ppc[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0220000FFFFFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(11),
      I1 => \m_axis_tdata_ppc_reg[94]\,
      I2 => \^m_axis_tdata\(27),
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \m_axis_tdata_ppc_reg[59]\,
      I5 => \m_axis_tdata_ppc_reg[59]_0\,
      O => \m_axis_tdata_ppc[59]_i_3_n_0\
    );
\m_axis_tdata_ppc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[5]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \^m_axis_tdata\(5),
      I4 => m_axis_tuser_ppc_reg,
      I5 => \m_axis_tdata_ppc[5]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(5)
    );
\m_axis_tdata_ppc[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFD7FFD7"
    )
        port map (
      I0 => \^m_axis_tdata\(5),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(5),
      O => \m_axis_tdata_ppc[5]_i_2_n_0\
    );
\m_axis_tdata_ppc[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAABFBF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[15]\(5),
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(5),
      I5 => \m_axis_tdata_ppc_reg[0]\,
      O => \m_axis_tdata_ppc[5]_i_3_n_0\
    );
\m_axis_tdata_ppc[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[60]\,
      I3 => \m_axis_tdata_ppc[60]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(60),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(60)
    );
\m_axis_tdata_ppc[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(12),
      O => \m_axis_tdata_ppc[60]_i_3_n_0\
    );
\m_axis_tdata_ppc[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[61]\,
      I3 => \m_axis_tdata_ppc[61]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(61),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(61)
    );
\m_axis_tdata_ppc[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(13),
      O => \m_axis_tdata_ppc[61]_i_3_n_0\
    );
\m_axis_tdata_ppc[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[62]\,
      I3 => \m_axis_tdata_ppc[62]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(62),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(62)
    );
\m_axis_tdata_ppc[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(14),
      O => \m_axis_tdata_ppc[62]_i_3_n_0\
    );
\m_axis_tdata_ppc[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[63]\,
      I3 => \m_axis_tdata_ppc[63]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[32]\,
      I5 => m_axis_tdata_fifo_out(63),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(63)
    );
\m_axis_tdata_ppc[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^m_axis_tdata\(15),
      O => \m_axis_tdata_ppc[63]_i_3_n_0\
    );
\m_axis_tdata_ppc[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[64]\,
      I3 => m_axis_tdata_fifo_out(64),
      I4 => \m_axis_tdata_ppc_reg[65]_0\,
      I5 => \m_axis_tdata_ppc[64]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(64)
    );
\m_axis_tdata_ppc[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^m_axis_tdata\(16),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^d\(1),
      O => \m_axis_tdata_ppc[64]_i_3_n_0\
    );
\m_axis_tdata_ppc[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[65]\,
      I3 => \m_axis_tdata_ppc[65]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[65]_0\,
      I5 => m_axis_tdata_fifo_out(65),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(65)
    );
\m_axis_tdata_ppc[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      I3 => \^m_axis_tdata\(17),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^d\(1),
      O => \m_axis_tdata_ppc[65]_i_3_n_0\
    );
\m_axis_tdata_ppc[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[66]\,
      I3 => m_axis_tdata_fifo_out(66),
      I4 => \m_axis_tdata_ppc_reg[65]_0\,
      I5 => \m_axis_tdata_ppc[66]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(66)
    );
\m_axis_tdata_ppc[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^m_axis_tdata\(18),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^d\(1),
      O => \m_axis_tdata_ppc[66]_i_3_n_0\
    );
\m_axis_tdata_ppc[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[67]\,
      I3 => m_axis_tdata_fifo_out(67),
      I4 => \m_axis_tdata_ppc_reg[65]_0\,
      I5 => \m_axis_tdata_ppc[67]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(67)
    );
\m_axis_tdata_ppc[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^m_axis_tdata\(19),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^d\(1),
      O => \m_axis_tdata_ppc[67]_i_3_n_0\
    );
\m_axis_tdata_ppc[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[68]\,
      I3 => m_axis_tdata_fifo_out(68),
      I4 => \m_axis_tdata_ppc_reg[65]_0\,
      I5 => \m_axis_tdata_ppc[68]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(68)
    );
\m_axis_tdata_ppc[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^m_axis_tdata\(20),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^d\(1),
      O => \m_axis_tdata_ppc[68]_i_3_n_0\
    );
\m_axis_tdata_ppc[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[69]\,
      I3 => m_axis_tdata_fifo_out(69),
      I4 => \m_axis_tdata_ppc_reg[65]_0\,
      I5 => \m_axis_tdata_ppc[69]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(69)
    );
\m_axis_tdata_ppc[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      I3 => \^m_axis_tdata\(21),
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => \^d\(1),
      O => \m_axis_tdata_ppc[69]_i_3_n_0\
    );
\m_axis_tdata_ppc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[6]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \^m_axis_tdata\(6),
      I4 => m_axis_tuser_ppc_reg,
      I5 => \m_axis_tdata_ppc[6]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(6)
    );
\m_axis_tdata_ppc[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFD7FFD7"
    )
        port map (
      I0 => \^m_axis_tdata\(6),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(6),
      O => \m_axis_tdata_ppc[6]_i_2_n_0\
    );
\m_axis_tdata_ppc[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAABFBF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[15]\(6),
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(6),
      I5 => \m_axis_tdata_ppc_reg[0]\,
      O => \m_axis_tdata_ppc[6]_i_3_n_0\
    );
\m_axis_tdata_ppc[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[70]\,
      I3 => \m_axis_tdata_ppc[70]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[65]_0\,
      I5 => m_axis_tdata_fifo_out(70),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(70)
    );
\m_axis_tdata_ppc[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(22),
      I1 => \m_axis_tdata_ppc_reg[95]\,
      I2 => \^d\(1),
      I3 => \m_axis_tdata_ppc[70]_i_4_n_0\,
      I4 => \m_axis_tdata_ppc_reg[49]_0\,
      I5 => \m_axis_tdata_ppc[70]_i_5_n_0\,
      O => \m_axis_tdata_ppc[70]_i_3_n_0\
    );
\m_axis_tdata_ppc[70]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007EEEEEEE"
    )
        port map (
      I0 => \ppc_convert_count_reg[3]_0\(3),
      I1 => \ppc_convert_count_reg[3]_0\(2),
      I2 => \ppc_convert_count_reg[3]_0\(1),
      I3 => \ppc_convert_count_reg[3]_0\(0),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \ppc_convert_count[3]_i_2_n_0\,
      O => \m_axis_tdata_ppc[70]_i_4_n_0\
    );
\m_axis_tdata_ppc[70]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF65"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \ppc_convert_count[3]_i_2_n_0\,
      I2 => \ppc_convert_count_reg[3]_0\(0),
      I3 => dest_out(2),
      O => \m_axis_tdata_ppc[70]_i_5_n_0\
    );
\m_axis_tdata_ppc[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0808AA08"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[71]\,
      I3 => m_axis_tdata_fifo_out(71),
      I4 => \m_axis_tdata_ppc_reg[65]_0\,
      I5 => \m_axis_tdata_ppc[71]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(71)
    );
\m_axis_tdata_ppc[71]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[71]_i_5_n_0\,
      I1 => \m_axis_tdata_ppc_reg[49]_0\,
      I2 => \m_axis_tdata_ppc_reg[94]\,
      I3 => \m_axis_tdata_ppc_reg[94]_0\,
      I4 => \^m_axis_tdata\(23),
      I5 => \m_axis_tdata_ppc[71]_i_7_n_0\,
      O => \m_axis_tdata_ppc[71]_i_4_n_0\
    );
\m_axis_tdata_ppc[71]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001540"
    )
        port map (
      I0 => \ppc_convert_count[3]_i_2_n_0\,
      I1 => \^valid_tran_from_axis_fifo\,
      I2 => \ppc_convert_count_reg[3]_0\(0),
      I3 => \ppc_convert_count_reg[3]_0\(1),
      I4 => \ppc_convert_count_reg[3]_0\(2),
      I5 => \ppc_convert_count_reg[3]_0\(3),
      O => \m_axis_tdata_ppc[71]_i_5_n_0\
    );
\m_axis_tdata_ppc[71]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => dest_out(2),
      I1 => \ppc_convert_count_reg[3]_0\(0),
      I2 => \ppc_convert_count[3]_i_2_n_0\,
      I3 => \^valid_tran_from_axis_fifo\,
      O => \m_axis_tdata_ppc[71]_i_7_n_0\
    );
\m_axis_tdata_ppc[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc[72]_i_2_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => m_axis_tdata_fifo_out(72),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(72)
    );
\m_axis_tdata_ppc[72]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(0),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \m_axis_tdata_ppc_reg[94]\,
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => \^m_axis_tdata\(24),
      O => \m_axis_tdata_ppc[72]_i_2_n_0\
    );
\m_axis_tdata_ppc[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc[73]_i_2_n_0\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \m_axis_tdata_ppc_reg[95]\,
      I5 => m_axis_tdata_fifo_out(73),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(73)
    );
\m_axis_tdata_ppc[73]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(1),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \m_axis_tdata_ppc_reg[94]\,
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => \^m_axis_tdata\(25),
      O => \m_axis_tdata_ppc[73]_i_2_n_0\
    );
\m_axis_tdata_ppc[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \m_axis_tdata_ppc[74]_i_2_n_0\,
      I1 => dest_out(2),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[74]\,
      I5 => m_axis_tdata_fifo_out(74),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(74)
    );
\m_axis_tdata_ppc[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(2),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(26),
      O => \m_axis_tdata_ppc[74]_i_2_n_0\
    );
\m_axis_tdata_ppc[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \m_axis_tdata_ppc[75]_i_2_n_0\,
      I1 => dest_out(2),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[74]\,
      I5 => m_axis_tdata_fifo_out(75),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(75)
    );
\m_axis_tdata_ppc[75]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(3),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(27),
      O => \m_axis_tdata_ppc[75]_i_2_n_0\
    );
\m_axis_tdata_ppc[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \m_axis_tdata_ppc[76]_i_2_n_0\,
      I1 => dest_out(2),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[74]\,
      I5 => m_axis_tdata_fifo_out(76),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(76)
    );
\m_axis_tdata_ppc[76]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(4),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(28),
      O => \m_axis_tdata_ppc[76]_i_2_n_0\
    );
\m_axis_tdata_ppc[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \m_axis_tdata_ppc[77]_i_2_n_0\,
      I1 => dest_out(2),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[74]\,
      I5 => m_axis_tdata_fifo_out(77),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(77)
    );
\m_axis_tdata_ppc[77]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(5),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(29),
      O => \m_axis_tdata_ppc[77]_i_2_n_0\
    );
\m_axis_tdata_ppc[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \m_axis_tdata_ppc[78]_i_2_n_0\,
      I1 => dest_out(2),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[74]\,
      I5 => m_axis_tdata_fifo_out(78),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(78)
    );
\m_axis_tdata_ppc[78]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(6),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(30),
      O => \m_axis_tdata_ppc[78]_i_2_n_0\
    );
\m_axis_tdata_ppc[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \m_axis_tdata_ppc[79]_i_2_n_0\,
      I1 => dest_out(2),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      I4 => \m_axis_tdata_ppc_reg[74]\,
      I5 => m_axis_tdata_fifo_out(79),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(79)
    );
\m_axis_tdata_ppc[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(7),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(31),
      O => \m_axis_tdata_ppc[79]_i_2_n_0\
    );
\m_axis_tdata_ppc[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AAAAAAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc[7]_i_2_n_0\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \^m_axis_tdata\(7),
      I4 => m_axis_tuser_ppc_reg,
      I5 => \m_axis_tdata_ppc[7]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(7)
    );
\m_axis_tdata_ppc[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFD7FFD7"
    )
        port map (
      I0 => \^m_axis_tdata\(7),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => \m_axis_tdata_ppc[31]_i_3_0\(7),
      O => \m_axis_tdata_ppc[7]_i_2_n_0\
    );
\m_axis_tdata_ppc[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAABFBF"
    )
        port map (
      I0 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I1 => \m_axis_tdata_ppc_reg[15]\(7),
      I2 => \^syncstages_ff_reg[3][0]\,
      I3 => \^ppc_convert_count_reg[3]\,
      I4 => \m_axis_tdata_ppc[39]_i_3_0\(7),
      I5 => \m_axis_tdata_ppc_reg[0]\,
      O => \m_axis_tdata_ppc[7]_i_3_n_0\
    );
\m_axis_tdata_ppc[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(80),
      I2 => \m_axis_tdata_ppc[80]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(80)
    );
\m_axis_tdata_ppc[80]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(8),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(32),
      O => \m_axis_tdata_ppc[80]_i_2_n_0\
    );
\m_axis_tdata_ppc[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(81),
      I2 => \m_axis_tdata_ppc[81]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(81)
    );
\m_axis_tdata_ppc[81]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(9),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(33),
      O => \m_axis_tdata_ppc[81]_i_2_n_0\
    );
\m_axis_tdata_ppc[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(82),
      I2 => \m_axis_tdata_ppc[82]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(82)
    );
\m_axis_tdata_ppc[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(10),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(34),
      O => \m_axis_tdata_ppc[82]_i_2_n_0\
    );
\m_axis_tdata_ppc[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(83),
      I2 => \m_axis_tdata_ppc[83]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(83)
    );
\m_axis_tdata_ppc[83]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(11),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(35),
      O => \m_axis_tdata_ppc[83]_i_2_n_0\
    );
\m_axis_tdata_ppc[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(84),
      I2 => \m_axis_tdata_ppc[84]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(84)
    );
\m_axis_tdata_ppc[84]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(12),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(36),
      O => \m_axis_tdata_ppc[84]_i_2_n_0\
    );
\m_axis_tdata_ppc[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(85),
      I2 => \m_axis_tdata_ppc[85]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(85)
    );
\m_axis_tdata_ppc[85]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(13),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(37),
      O => \m_axis_tdata_ppc[85]_i_2_n_0\
    );
\m_axis_tdata_ppc[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(86),
      I2 => \m_axis_tdata_ppc[86]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(86)
    );
\m_axis_tdata_ppc[86]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(14),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(38),
      O => \m_axis_tdata_ppc[86]_i_2_n_0\
    );
\m_axis_tdata_ppc[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(87),
      I2 => \m_axis_tdata_ppc[87]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(87)
    );
\m_axis_tdata_ppc[87]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(15),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(39),
      O => \m_axis_tdata_ppc[87]_i_2_n_0\
    );
\m_axis_tdata_ppc[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(88),
      I2 => \m_axis_tdata_ppc[88]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(88)
    );
\m_axis_tdata_ppc[88]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(16),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => y_only_maclk,
      I4 => ycrcb_422_maclk,
      I5 => \^m_axis_tdata\(40),
      O => \m_axis_tdata_ppc[88]_i_2_n_0\
    );
\m_axis_tdata_ppc[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(89),
      I2 => \m_axis_tdata_ppc[89]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(89)
    );
\m_axis_tdata_ppc[89]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD3DF"
    )
        port map (
      I0 => \^m_axis_tdata\(41),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \^m_axis_tdata\(17),
      I4 => ycrcb_422_maclk,
      I5 => y_only_maclk,
      O => \m_axis_tdata_ppc[89]_i_2_n_0\
    );
\m_axis_tdata_ppc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[8]\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[8]_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[8]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(8)
    );
\m_axis_tdata_ppc[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EEEEEEEEEEE"
    )
        port map (
      I0 => \m_axis_tdata_ppc[8]_i_6_n_0\,
      I1 => \^ppc_convert_count_reg[3]\,
      I2 => \m_axis_tdata_ppc[31]_i_3_0\(0),
      I3 => \m_axis_tdata_ppc_reg[8]_1\,
      I4 => \m_axis_tdata_ppc_reg[15]\(8),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[8]_i_4_n_0\
    );
\m_axis_tdata_ppc[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F00FFFF7FFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(0),
      I1 => \m_axis_tdata_ppc_reg[8]_1\,
      I2 => \^m_axis_tlast\,
      I3 => dest_out(1),
      I4 => dest_out(0),
      I5 => \m_axis_tdata_ppc[39]_i_3_0\(8),
      O => \m_axis_tdata_ppc[8]_i_6_n_0\
    );
\m_axis_tdata_ppc[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(90),
      I2 => \m_axis_tdata_ppc[90]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(90)
    );
\m_axis_tdata_ppc[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD3DF"
    )
        port map (
      I0 => \^m_axis_tdata\(42),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \^m_axis_tdata\(18),
      I4 => ycrcb_422_maclk,
      I5 => y_only_maclk,
      O => \m_axis_tdata_ppc[90]_i_2_n_0\
    );
\m_axis_tdata_ppc[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(91),
      I2 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[91]_i_2_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(91)
    );
\m_axis_tdata_ppc[91]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD3DF"
    )
        port map (
      I0 => \^m_axis_tdata\(43),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \^m_axis_tdata\(19),
      I4 => ycrcb_422_maclk,
      I5 => y_only_maclk,
      O => \m_axis_tdata_ppc[91]_i_2_n_0\
    );
\m_axis_tdata_ppc[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(92),
      I2 => \m_axis_tdata_ppc[92]_i_2_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(92)
    );
\m_axis_tdata_ppc[92]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD3DF"
    )
        port map (
      I0 => \^m_axis_tdata\(44),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \^m_axis_tdata\(20),
      I4 => ycrcb_422_maclk,
      I5 => y_only_maclk,
      O => \m_axis_tdata_ppc[92]_i_2_n_0\
    );
\m_axis_tdata_ppc[93]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \m_axis_tdata_ppc_reg[74]\,
      I1 => m_axis_tdata_fifo_out(93),
      I2 => \m_axis_tdata_ppc[93]_i_3_n_0\,
      I3 => dest_out(2),
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => \m_axis_tdata_ppc[93]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(93)
    );
\m_axis_tdata_ppc[93]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBFFFFBFFFFF"
    )
        port map (
      I0 => \^d\(3),
      I1 => m_axis_tvalid_ppc_i_6_n_0,
      I2 => \m_axis_tdata_ppc[93]_i_5_n_0\,
      I3 => dest_out(0),
      I4 => \^d\(1),
      I5 => \^d\(2),
      O => \m_axis_tdata_ppc[93]_i_3_n_0\
    );
\m_axis_tdata_ppc[93]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD3DF"
    )
        port map (
      I0 => \^m_axis_tdata\(45),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \^m_axis_tdata\(21),
      I4 => ycrcb_422_maclk,
      I5 => y_only_maclk,
      O => \m_axis_tdata_ppc[93]_i_4_n_0\
    );
\m_axis_tdata_ppc[93]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \ppc_convert_count_reg[3]_0\(2),
      I1 => \ppc_convert_count_reg[3]_0\(1),
      I2 => \ppc_convert_count_reg[3]_0\(0),
      I3 => \^valid_tran_from_axis_fifo\,
      O => \m_axis_tdata_ppc[93]_i_5_n_0\
    );
\m_axis_tdata_ppc[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44000044440000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[94]_i_2_n_0\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[95]\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => m_axis_tdata_fifo_out(94),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(94)
    );
\m_axis_tdata_ppc[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD3DF"
    )
        port map (
      I0 => \^m_axis_tdata\(46),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \^m_axis_tdata\(22),
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => \m_axis_tdata_ppc_reg[94]\,
      O => \m_axis_tdata_ppc[94]_i_2_n_0\
    );
\m_axis_tdata_ppc[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44000044440000"
    )
        port map (
      I0 => \m_axis_tdata_ppc[95]_i_2_n_0\,
      I1 => \m_axis_tdata_ppc[95]_i_3_n_0\,
      I2 => \m_axis_tdata_ppc_reg[95]\,
      I3 => m_axis_tuser_ppc_reg,
      I4 => \^valid_tran_from_axis_fifo\,
      I5 => m_axis_tdata_fifo_out(95),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(95)
    );
\m_axis_tdata_ppc[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC7FFFFFFF7"
    )
        port map (
      I0 => \^m_axis_tdata\(23),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => \m_axis_tdata_ppc_reg[94]\,
      I4 => \m_axis_tdata_ppc_reg[94]_0\,
      I5 => \^m_axis_tdata\(47),
      O => \m_axis_tdata_ppc[95]_i_2_n_0\
    );
\m_axis_tdata_ppc[95]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => dest_out(2),
      I1 => \m_axis_tdata_ppc[95]_i_5_n_0\,
      I2 => m_axis_tvalid_ppc_i_6_n_0,
      I3 => \^d\(3),
      O => \m_axis_tdata_ppc[95]_i_3_n_0\
    );
\m_axis_tdata_ppc[95]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001500000080006A"
    )
        port map (
      I0 => \ppc_convert_count_reg[3]_0\(1),
      I1 => \^valid_tran_from_axis_fifo\,
      I2 => \ppc_convert_count_reg[3]_0\(0),
      I3 => \ppc_convert_count[3]_i_2_n_0\,
      I4 => dest_out(0),
      I5 => \ppc_convert_count_reg[3]_0\(2),
      O => \m_axis_tdata_ppc[95]_i_5_n_0\
    );
\m_axis_tdata_ppc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \m_axis_tdata_ppc_reg[9]\,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc_reg[9]_0\,
      I4 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I5 => \m_axis_tdata_ppc[9]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(9)
    );
\m_axis_tdata_ppc[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EEEEEEEEEEE"
    )
        port map (
      I0 => \m_axis_tdata_ppc[9]_i_6_n_0\,
      I1 => \^ppc_convert_count_reg[3]\,
      I2 => \m_axis_tdata_ppc[31]_i_3_0\(1),
      I3 => \m_axis_tdata_ppc_reg[8]_1\,
      I4 => \m_axis_tdata_ppc_reg[15]\(9),
      I5 => \^syncstages_ff_reg[3][0]\,
      O => \m_axis_tdata_ppc[9]_i_4_n_0\
    );
\m_axis_tdata_ppc[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F00FFFF7FFFFF"
    )
        port map (
      I0 => \^m_axis_tdata\(1),
      I1 => \m_axis_tdata_ppc_reg[8]_1\,
      I2 => \^m_axis_tlast\,
      I3 => dest_out(1),
      I4 => dest_out(0),
      I5 => \m_axis_tdata_ppc[39]_i_3_0\(9),
      O => \m_axis_tdata_ppc[9]_i_6_n_0\
    );
m_axis_tlast_ppc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C888800000000"
    )
        port map (
      I0 => m_axis_tlast_ppc_i_2_n_0,
      I1 => \^m_axis_tlast\,
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => dest_out(2),
      I5 => \^valid_tran_from_axis_fifo\,
      O => m_axis_tlast_ppc
    );
m_axis_tlast_ppc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000014001014"
    )
        port map (
      I0 => \^d\(3),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => \^d\(1),
      I4 => m_axis_tvalid_ppc_i_6_n_0,
      I5 => \^d\(2),
      O => m_axis_tlast_ppc_i_2_n_0
    );
m_axis_tuser_ppc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABABAFF"
    )
        port map (
      I0 => m_axis_tuser_ppc_reg,
      I1 => m_axis_tuser_ppc_i_2_n_0,
      I2 => \m_axis_tdata_ppc[15]_i_3_n_0\,
      I3 => \m_axis_tdata_ppc[34]_i_3_n_0\,
      I4 => m_axis_tuser_ppc_reg_0,
      I5 => m_axis_tuser_ppc_i_4_n_0,
      O => m_axis_tuser_ppc_0
    );
m_axis_tuser_ppc_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4FFF7F"
    )
        port map (
      I0 => m_axis_tuser_1,
      I1 => \^d\(1),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \^m_axis_tuser\(0),
      O => m_axis_tuser_ppc_i_2_n_0
    );
m_axis_tuser_ppc_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^m_axis_tuser\(0),
      I1 => dest_out(2),
      I2 => \^valid_tran_from_axis_fifo\,
      O => m_axis_tuser_ppc_i_4_n_0
    );
m_axis_tvalid_ppc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF000800"
    )
        port map (
      I0 => \^syncstages_ff_reg[3][1]\,
      I1 => \^syncstages_ff_reg[3][1]_0\,
      I2 => dest_out(2),
      I3 => \^valid_tran_from_axis_fifo\,
      I4 => m_axis_tuser_ppc_reg,
      I5 => m_axis_video_tready,
      O => m_axis_tdata_ppc_1
    );
m_axis_tvalid_ppc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000200FFFF"
    )
        port map (
      I0 => m_axis_tvalid_ppc_i_6_n_0,
      I1 => \^d\(1),
      I2 => dest_out(1),
      I3 => dest_out(0),
      I4 => \^d\(2),
      I5 => \^d\(3),
      O => \^syncstages_ff_reg[3][1]\
    );
m_axis_tvalid_ppc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBAAABEAEAAAAAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => dest_out(1),
      I2 => dest_out(0),
      I3 => m_axis_tvalid_ppc_i_6_n_0,
      I4 => \^d\(1),
      I5 => \^m_axis_tlast\,
      O => \^syncstages_ff_reg[3][1]_0\
    );
m_axis_tvalid_ppc_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^valid_tran_from_axis_fifo\,
      I1 => \ppc_convert_count[3]_i_2_n_0\,
      I2 => \ppc_convert_count_reg[3]_0\(0),
      O => m_axis_tvalid_ppc_i_6_n_0
    );
\m_axis_video_tdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(0),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(0),
      O => m_axis_video_tdata(0)
    );
\m_axis_video_tdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(10),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(10),
      O => m_axis_video_tdata(10)
    );
\m_axis_video_tdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(11),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(11),
      O => m_axis_video_tdata(11)
    );
\m_axis_video_tdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(12),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(12),
      O => m_axis_video_tdata(12)
    );
\m_axis_video_tdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(13),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(13),
      O => m_axis_video_tdata(13)
    );
\m_axis_video_tdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(14),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(14),
      O => m_axis_video_tdata(14)
    );
\m_axis_video_tdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(15),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(15),
      O => m_axis_video_tdata(15)
    );
\m_axis_video_tdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(16),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(16),
      O => m_axis_video_tdata(16)
    );
\m_axis_video_tdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(17),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(17),
      O => m_axis_video_tdata(17)
    );
\m_axis_video_tdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(18),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(18),
      O => m_axis_video_tdata(18)
    );
\m_axis_video_tdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(19),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(19),
      O => m_axis_video_tdata(19)
    );
\m_axis_video_tdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(1),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(1),
      O => m_axis_video_tdata(1)
    );
\m_axis_video_tdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(20),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(20),
      O => m_axis_video_tdata(20)
    );
\m_axis_video_tdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(21),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(21),
      O => m_axis_video_tdata(21)
    );
\m_axis_video_tdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(22),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(22),
      O => m_axis_video_tdata(22)
    );
\m_axis_video_tdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(23),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(23),
      O => m_axis_video_tdata(23)
    );
\m_axis_video_tdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(24),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(24),
      O => m_axis_video_tdata(24)
    );
\m_axis_video_tdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(25),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(25),
      O => m_axis_video_tdata(25)
    );
\m_axis_video_tdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(26),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(26),
      O => m_axis_video_tdata(26)
    );
\m_axis_video_tdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(27),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(27),
      O => m_axis_video_tdata(27)
    );
\m_axis_video_tdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(28),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(28),
      O => m_axis_video_tdata(28)
    );
\m_axis_video_tdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(29),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(29),
      O => m_axis_video_tdata(29)
    );
\m_axis_video_tdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(2),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(2),
      O => m_axis_video_tdata(2)
    );
\m_axis_video_tdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(30),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(30),
      O => m_axis_video_tdata(30)
    );
\m_axis_video_tdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(31),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(31),
      O => m_axis_video_tdata(31)
    );
\m_axis_video_tdata[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(32),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(32),
      O => m_axis_video_tdata(32)
    );
\m_axis_video_tdata[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(33),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(33),
      O => m_axis_video_tdata(33)
    );
\m_axis_video_tdata[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(34),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(34),
      O => m_axis_video_tdata(34)
    );
\m_axis_video_tdata[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(35),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(35),
      O => m_axis_video_tdata(35)
    );
\m_axis_video_tdata[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(36),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(36),
      O => m_axis_video_tdata(36)
    );
\m_axis_video_tdata[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(37),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(37),
      O => m_axis_video_tdata(37)
    );
\m_axis_video_tdata[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(38),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(38),
      O => m_axis_video_tdata(38)
    );
\m_axis_video_tdata[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(39),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(39),
      O => m_axis_video_tdata(39)
    );
\m_axis_video_tdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(3),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(3),
      O => m_axis_video_tdata(3)
    );
\m_axis_video_tdata[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(40),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(40),
      O => m_axis_video_tdata(40)
    );
\m_axis_video_tdata[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(41),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(41),
      O => m_axis_video_tdata(41)
    );
\m_axis_video_tdata[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(42),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(42),
      O => m_axis_video_tdata(42)
    );
\m_axis_video_tdata[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(43),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(43),
      O => m_axis_video_tdata(43)
    );
\m_axis_video_tdata[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(44),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(44),
      O => m_axis_video_tdata(44)
    );
\m_axis_video_tdata[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(45),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(45),
      O => m_axis_video_tdata(45)
    );
\m_axis_video_tdata[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(46),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(46),
      O => m_axis_video_tdata(46)
    );
\m_axis_video_tdata[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(47),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(47),
      O => m_axis_video_tdata(47)
    );
\m_axis_video_tdata[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(48),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(48),
      O => m_axis_video_tdata(48)
    );
\m_axis_video_tdata[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(49),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(49),
      O => m_axis_video_tdata(49)
    );
\m_axis_video_tdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(4),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(4),
      O => m_axis_video_tdata(4)
    );
\m_axis_video_tdata[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(50),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(50),
      O => m_axis_video_tdata(50)
    );
\m_axis_video_tdata[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(51),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(51),
      O => m_axis_video_tdata(51)
    );
\m_axis_video_tdata[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(52),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(52),
      O => m_axis_video_tdata(52)
    );
\m_axis_video_tdata[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(53),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(53),
      O => m_axis_video_tdata(53)
    );
\m_axis_video_tdata[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(54),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(54),
      O => m_axis_video_tdata(54)
    );
\m_axis_video_tdata[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(55),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(55),
      O => m_axis_video_tdata(55)
    );
\m_axis_video_tdata[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(56),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(56),
      O => m_axis_video_tdata(56)
    );
\m_axis_video_tdata[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(57),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(57),
      O => m_axis_video_tdata(57)
    );
\m_axis_video_tdata[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(58),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(58),
      O => m_axis_video_tdata(58)
    );
\m_axis_video_tdata[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(59),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(59),
      O => m_axis_video_tdata(59)
    );
\m_axis_video_tdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(5),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(5),
      O => m_axis_video_tdata(5)
    );
\m_axis_video_tdata[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(60),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(60),
      O => m_axis_video_tdata(60)
    );
\m_axis_video_tdata[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(61),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(61),
      O => m_axis_video_tdata(61)
    );
\m_axis_video_tdata[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(62),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(62),
      O => m_axis_video_tdata(62)
    );
\m_axis_video_tdata[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(63),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(63),
      O => m_axis_video_tdata(63)
    );
\m_axis_video_tdata[64]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(64),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(64),
      O => m_axis_video_tdata(64)
    );
\m_axis_video_tdata[65]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(65),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(65),
      O => m_axis_video_tdata(65)
    );
\m_axis_video_tdata[66]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(66),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(66),
      O => m_axis_video_tdata(66)
    );
\m_axis_video_tdata[67]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(67),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(67),
      O => m_axis_video_tdata(67)
    );
\m_axis_video_tdata[68]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(68),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(68),
      O => m_axis_video_tdata(68)
    );
\m_axis_video_tdata[69]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(69),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(69),
      O => m_axis_video_tdata(69)
    );
\m_axis_video_tdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(6),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(6),
      O => m_axis_video_tdata(6)
    );
\m_axis_video_tdata[70]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(70),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(70),
      O => m_axis_video_tdata(70)
    );
\m_axis_video_tdata[71]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(71),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(71),
      O => m_axis_video_tdata(71)
    );
\m_axis_video_tdata[72]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(72),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(72),
      O => m_axis_video_tdata(72)
    );
\m_axis_video_tdata[73]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(73),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(73),
      O => m_axis_video_tdata(73)
    );
\m_axis_video_tdata[74]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(74),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(74),
      O => m_axis_video_tdata(74)
    );
\m_axis_video_tdata[75]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(75),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(75),
      O => m_axis_video_tdata(75)
    );
\m_axis_video_tdata[76]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(76),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(76),
      O => m_axis_video_tdata(76)
    );
\m_axis_video_tdata[77]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(77),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(77),
      O => m_axis_video_tdata(77)
    );
\m_axis_video_tdata[78]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(78),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(78),
      O => m_axis_video_tdata(78)
    );
\m_axis_video_tdata[79]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(79),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(79),
      O => m_axis_video_tdata(79)
    );
\m_axis_video_tdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(7),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(7),
      O => m_axis_video_tdata(7)
    );
\m_axis_video_tdata[80]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(80),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(80),
      O => m_axis_video_tdata(80)
    );
\m_axis_video_tdata[81]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(81),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(81),
      O => m_axis_video_tdata(81)
    );
\m_axis_video_tdata[82]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(82),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(82),
      O => m_axis_video_tdata(82)
    );
\m_axis_video_tdata[83]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(83),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(83),
      O => m_axis_video_tdata(83)
    );
\m_axis_video_tdata[84]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(84),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(84),
      O => m_axis_video_tdata(84)
    );
\m_axis_video_tdata[85]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(85),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(85),
      O => m_axis_video_tdata(85)
    );
\m_axis_video_tdata[86]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(86),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(86),
      O => m_axis_video_tdata(86)
    );
\m_axis_video_tdata[87]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(87),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(87),
      O => m_axis_video_tdata(87)
    );
\m_axis_video_tdata[88]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(88),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(88),
      O => m_axis_video_tdata(88)
    );
\m_axis_video_tdata[89]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(89),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(89),
      O => m_axis_video_tdata(89)
    );
\m_axis_video_tdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(8),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(8),
      O => m_axis_video_tdata(8)
    );
\m_axis_video_tdata[90]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(90),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(90),
      O => m_axis_video_tdata(90)
    );
\m_axis_video_tdata[91]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(91),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(91),
      O => m_axis_video_tdata(91)
    );
\m_axis_video_tdata[92]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(92),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(92),
      O => m_axis_video_tdata(92)
    );
\m_axis_video_tdata[93]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(93),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(93),
      O => m_axis_video_tdata(93)
    );
\m_axis_video_tdata[94]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(94),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(94),
      O => m_axis_video_tdata(94)
    );
\m_axis_video_tdata[95]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_fifo_out(95),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(95),
      O => m_axis_video_tdata(95)
    );
\m_axis_video_tdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tdata\(9),
      I1 => m_axis_tuser_2_reg,
      I2 => \m_axis_video_tdata[95]\(9),
      O => m_axis_video_tdata(9)
    );
m_axis_video_tlast_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => m_axis_tuser_2_reg,
      I2 => m_axis_video_tlast_0,
      O => m_axis_video_tlast
    );
\m_axis_video_tuser[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_tuser\(0),
      I1 => m_axis_tuser_2_reg,
      I2 => m_axis_tuser_ppc,
      O => m_axis_video_tuser(0)
    );
m_axis_video_tvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tvalid_i,
      I1 => m_axis_tuser_2_reg,
      I2 => m_axis_tuser_2_reg_0,
      O => m_axis_video_tvalid
    );
\ppc_convert_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \ppc_convert_count_reg[3]_0\(0),
      I1 => \ppc_convert_count[3]_i_2_n_0\,
      I2 => \^valid_tran_from_axis_fifo\,
      O => \^d\(0)
    );
\ppc_convert_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \ppc_convert_count[3]_i_2_n_0\,
      I1 => \ppc_convert_count_reg[3]_0\(0),
      I2 => \^valid_tran_from_axis_fifo\,
      I3 => \ppc_convert_count_reg[3]_0\(1),
      O => \^d\(1)
    );
\ppc_convert_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \ppc_convert_count[3]_i_2_n_0\,
      I1 => \^valid_tran_from_axis_fifo\,
      I2 => \ppc_convert_count_reg[3]_0\(0),
      I3 => \ppc_convert_count_reg[3]_0\(1),
      I4 => \ppc_convert_count_reg[3]_0\(2),
      O => \^d\(2)
    );
\ppc_convert_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \ppc_convert_count[3]_i_2_n_0\,
      I1 => \ppc_convert_count_reg[3]_0\(1),
      I2 => \ppc_convert_count_reg[3]_0\(0),
      I3 => \^valid_tran_from_axis_fifo\,
      I4 => \ppc_convert_count_reg[3]_0\(2),
      I5 => \ppc_convert_count_reg[3]_0\(3),
      O => \^d\(3)
    );
\ppc_convert_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02000000000000"
    )
        port map (
      I0 => \ppc_convert_count_reg[1]\,
      I1 => \ppc_convert_count_reg[1]_0\,
      I2 => \ppc_convert_count_reg[1]_1\,
      I3 => \^m_axis_tlast\,
      I4 => m_axis_tuser_2_reg_0,
      I5 => m_axis_video_tready,
      O => \ppc_convert_count[3]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_sub is
  port (
    debug_port : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hres_cntr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    vres_cntr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_video_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_mode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_pixel_clk : in STD_LOGIC;
    color_format : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bpc : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    vid_vsync : in STD_LOGIC;
    vid_rstn : in STD_LOGIC;
    vid_hsync : in STD_LOGIC;
    vid_active_video : in STD_LOGIC;
    vid_rstn_axis_clk : in STD_LOGIC;
    vid_pixel3 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    vid_pixel2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dp_hres : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_video_tready : in STD_LOGIC;
    vid_pixel1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    vid_pixel0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_sub;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_sub is
  signal CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1 : STD_LOGIC;
  signal CDC_SINGLE_COLOR_FORMAT_INST_n_2 : STD_LOGIC;
  signal CDC_SINGLE_COLOR_FORMAT_INST_n_3 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_10 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_11 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_12 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_3 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_4 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_5 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_6 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_7 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_8 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_1_n_9 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_10 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_100 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_101 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_102 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_11 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_12 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_13 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_14 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_15 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_16 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_17 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_18 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_19 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_20 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_21 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_22 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_23 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_24 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_25 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_26 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_27 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_28 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_29 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_3 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_30 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_31 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_32 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_33 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_34 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_35 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_36 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_37 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_38 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_39 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_4 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_40 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_41 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_42 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_43 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_44 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_45 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_46 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_47 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_48 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_49 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_5 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_50 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_51 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_52 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_53 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_54 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_55 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_56 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_57 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_58 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_59 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_6 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_60 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_61 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_62 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_63 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_64 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_65 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_66 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_67 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_68 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_69 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_7 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_70 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_71 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_72 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_73 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_74 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_75 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_76 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_77 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_78 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_79 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_8 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_80 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_81 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_82 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_83 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_84 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_85 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_86 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_87 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_88 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_89 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_9 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_90 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_91 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_92 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_93 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_94 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_95 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_96 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_97 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_98 : STD_LOGIC;
  signal CDC_SINGLE_PIXEL_MODE_INST_n_99 : STD_LOGIC;
  signal \bpc__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal bpc_vid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^debug_port\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_100 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_101 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_102 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_103 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_104 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_105 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_106 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_107 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_108 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_109 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_110 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_111 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_112 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_113 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_114 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_115 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_116 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_117 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_118 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_119 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_120 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_121 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_122 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_123 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_124 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_125 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_126 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_127 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_128 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_129 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_130 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_131 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_132 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_133 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_134 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_135 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_136 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_137 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_138 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_139 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_140 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_141 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_142 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_143 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_144 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_145 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_146 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_147 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_148 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_149 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_150 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_151 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_152 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_153 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_155 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_156 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_160 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_161 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_162 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_163 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_164 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_165 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_166 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_167 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_168 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_169 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_50 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_51 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_52 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_53 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_55 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_56 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_58 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_59 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_60 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_61 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_62 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_63 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_64 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_65 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_66 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_67 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_68 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_69 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_70 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_71 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_72 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_73 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_74 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_75 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_76 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_77 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_78 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_79 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_80 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_81 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_82 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_83 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_84 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_85 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_86 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_87 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_88 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_89 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_90 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_91 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_92 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_93 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_94 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_95 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_96 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_97 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_98 : STD_LOGIC;
  signal dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_99 : STD_LOGIC;
  signal enable_dsc_sync_axis : STD_LOGIC;
  signal \hres_cntr0_carry__0_n_1\ : STD_LOGIC;
  signal \hres_cntr0_carry__0_n_2\ : STD_LOGIC;
  signal \hres_cntr0_carry__0_n_3\ : STD_LOGIC;
  signal \hres_cntr0_carry__0_n_4\ : STD_LOGIC;
  signal \hres_cntr0_carry__0_n_5\ : STD_LOGIC;
  signal \hres_cntr0_carry__0_n_6\ : STD_LOGIC;
  signal \hres_cntr0_carry__0_n_7\ : STD_LOGIC;
  signal hres_cntr0_carry_i_1_n_0 : STD_LOGIC;
  signal hres_cntr0_carry_i_2_n_0 : STD_LOGIC;
  signal hres_cntr0_carry_i_3_n_0 : STD_LOGIC;
  signal hres_cntr0_carry_n_0 : STD_LOGIC;
  signal hres_cntr0_carry_n_1 : STD_LOGIC;
  signal hres_cntr0_carry_n_2 : STD_LOGIC;
  signal hres_cntr0_carry_n_3 : STD_LOGIC;
  signal hres_cntr0_carry_n_4 : STD_LOGIC;
  signal hres_cntr0_carry_n_5 : STD_LOGIC;
  signal hres_cntr0_carry_n_6 : STD_LOGIC;
  signal hres_cntr0_carry_n_7 : STD_LOGIC;
  signal \hres_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \^hres_cntr_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal m_axis_tdata_fifo_out : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[25]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[26]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[27]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[28]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[29]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[30]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[31]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[32]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[33]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[34]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[35]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[36]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[37]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[38]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[39]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[40]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[41]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[42]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[43]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[44]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[45]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[46]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_0_reg_n_0_[47]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_axis_tdata_fifo_out_2_reg_n_0_[9]\ : STD_LOGIC;
  signal m_axis_tdata_ppc : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal \m_axis_tdata_ppc[15]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[16]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[17]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[18]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[19]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[20]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[21]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[22]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[23]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[32]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[33]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[34]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[35]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[36]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[37]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[38]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[39]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[40]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[41]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[42]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[43]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[44]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[45]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[46]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[47]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_ppc[95]_i_4_n_0\ : STD_LOGIC;
  signal m_axis_tdata_ppc_1 : STD_LOGIC;
  signal m_axis_tlast_i : STD_LOGIC;
  signal m_axis_tlast_ppc : STD_LOGIC;
  signal m_axis_tlast_ppc_reg_n_0 : STD_LOGIC;
  signal m_axis_tready_i : STD_LOGIC;
  signal m_axis_tuser_0 : STD_LOGIC;
  signal m_axis_tuser_1 : STD_LOGIC;
  signal m_axis_tuser_2 : STD_LOGIC;
  signal m_axis_tuser_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_tuser_ppc : STD_LOGIC;
  signal m_axis_tuser_ppc_0 : STD_LOGIC;
  signal m_axis_tvalid_ppc_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_7_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pixel_mode_maclk : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pixel_mode_maclk_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pixel_mode_vid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ppc_convert_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ppc_convert_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \ppc_convert_count[3]_i_4_n_0\ : STD_LOGIC;
  signal \ppc_convert_count[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[32]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[32]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[33]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[33]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[34]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[34]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[35]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[35]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[36]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[36]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[37]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[37]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[38]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[38]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[39]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[39]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[40]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[41]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[42]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[43]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[44]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[45]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[46]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[47]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[48]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[48]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[49]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[49]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[50]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[50]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[51]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[51]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[52]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[52]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[53]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[53]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[54]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[54]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[55]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[55]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[56]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[56]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[57]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[57]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[58]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[58]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[59]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[59]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[60]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[60]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[61]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[61]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[62]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[62]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[63]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[63]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[64]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[65]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[66]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[67]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[68]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[69]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[70]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[71]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[72]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[73]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[74]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[75]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[76]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[77]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[78]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[79]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[80]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[81]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[81]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[82]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[83]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[84]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[85]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[86]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[87]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[87]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[88]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[89]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[89]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[90]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[91]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[92]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[93]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[94]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[95]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[64]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[65]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[66]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[67]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[68]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[69]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[70]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[71]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[72]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[73]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[74]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[75]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[76]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[77]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[78]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[79]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[80]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[81]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[82]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[83]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[84]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[85]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[86]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[87]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[88]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[89]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[90]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[91]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[92]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[93]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[94]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[95]\ : STD_LOGIC;
  signal \s_axis_tdata_i_reg_n_0_[9]\ : STD_LOGIC;
  signal s_axis_tlast_i_q : STD_LOGIC;
  signal s_axis_tlast_i_q1 : STD_LOGIC;
  signal s_axis_tlast_i_q110_in : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_10_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_11_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_12_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_13_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_14_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_15_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_16_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_1_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_2_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_3_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_4_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_5_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_6_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_7_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_8_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_i_9_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_n_1 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_n_2 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_n_3 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_n_4 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_n_5 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_n_6 : STD_LOGIC;
  signal s_axis_tlast_i_q1_carry_n_7 : STD_LOGIC;
  signal \s_axis_tlast_i_q1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \s_axis_tlast_i_q1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \s_axis_tlast_i_q1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \s_axis_tlast_i_q1_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \s_axis_tlast_i_q1_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \s_axis_tlast_i_q1_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \s_axis_tlast_i_q1_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal s_axis_tlast_i_q2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \s_axis_tlast_i_q2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_n_2\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_n_3\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_n_4\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_n_5\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_n_6\ : STD_LOGIC;
  signal \s_axis_tlast_i_q2_carry__0_n_7\ : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_i_4_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_i_5_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_i_6_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_i_7_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_n_1 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_n_2 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_n_3 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_n_4 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_n_5 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_n_6 : STD_LOGIC;
  signal s_axis_tlast_i_q2_carry_n_7 : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_1\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_10\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_11\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_12\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_13\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_14\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_15\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_2\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_3\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_4\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_5\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_6\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_7\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_8\ : STD_LOGIC;
  signal \s_axis_tlast_i_q3_carry__0_n_9\ : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_i_1_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_i_2_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_i_3_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_i_4_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_i_5_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_1 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_10 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_11 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_12 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_13 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_14 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_15 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_2 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_3 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_4 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_5 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_6 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_7 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_8 : STD_LOGIC;
  signal s_axis_tlast_i_q3_carry_n_9 : STD_LOGIC;
  signal s_axis_tlast_i_q_i_1_n_0 : STD_LOGIC;
  signal s_axis_tlast_i_qq3_out : STD_LOGIC;
  signal s_axis_tvalid_i1 : STD_LOGIC;
  signal sof_i_1_n_0 : STD_LOGIC;
  signal sof_reg_n_0 : STD_LOGIC;
  signal valid_tran_from_axis_fifo : STD_LOGIC;
  signal vid_hsync_q : STD_LOGIC;
  signal vid_vsync_q : STD_LOGIC;
  signal vid_vsync_starts : STD_LOGIC;
  signal vid_vsync_starts_i_1_n_0 : STD_LOGIC;
  signal \^vres_cntr_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vres_cntr_out0 : STD_LOGIC;
  signal \vres_cntr_out0_carry__0_n_2\ : STD_LOGIC;
  signal \vres_cntr_out0_carry__0_n_3\ : STD_LOGIC;
  signal \vres_cntr_out0_carry__0_n_4\ : STD_LOGIC;
  signal \vres_cntr_out0_carry__0_n_5\ : STD_LOGIC;
  signal \vres_cntr_out0_carry__0_n_6\ : STD_LOGIC;
  signal \vres_cntr_out0_carry__0_n_7\ : STD_LOGIC;
  signal vres_cntr_out0_carry_n_0 : STD_LOGIC;
  signal vres_cntr_out0_carry_n_1 : STD_LOGIC;
  signal vres_cntr_out0_carry_n_2 : STD_LOGIC;
  signal vres_cntr_out0_carry_n_3 : STD_LOGIC;
  signal vres_cntr_out0_carry_n_4 : STD_LOGIC;
  signal vres_cntr_out0_carry_n_5 : STD_LOGIC;
  signal vres_cntr_out0_carry_n_6 : STD_LOGIC;
  signal vres_cntr_out0_carry_n_7 : STD_LOGIC;
  signal \vres_cntr_out[15]_i_1_n_0\ : STD_LOGIC;
  signal y_only_maclk : STD_LOGIC;
  signal y_only_maclk0 : STD_LOGIC;
  signal y_only_maclk_reg_rep_n_0 : STD_LOGIC;
  signal y_only_vid : STD_LOGIC;
  signal y_only_vid0 : STD_LOGIC;
  signal ycrcb_422_maclk : STD_LOGIC;
  signal ycrcb_422_maclk0 : STD_LOGIC;
  signal ycrcb_422_maclk_reg_rep_n_0 : STD_LOGIC;
  signal ycrcb_422_vid : STD_LOGIC;
  signal ycrcb_422_vid0 : STD_LOGIC;
  signal \NLW_hres_cntr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_s_axis_tlast_i_q1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_axis_tlast_i_q1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_axis_tlast_i_q2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_s_axis_tlast_i_q2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_s_axis_tlast_i_q3_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_vres_cntr_out0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_vres_cntr_out0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of hres_cntr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \hres_cntr0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[15]_i_6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[23]_i_9\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[39]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \m_axis_tdata_ppc[95]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ppc_convert_count[3]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ppc_convert_count[3]_i_5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[18]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[19]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[20]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[21]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[22]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[23]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[25]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[26]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[27]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[28]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[29]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[30]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[31]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[33]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[34]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[35]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[36]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[37]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[38]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[39]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[40]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[41]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[56]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[57]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[58]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[59]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[60]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[61]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[62]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[63]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[64]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[65]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[66]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[67]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[68]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[69]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[70]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[71]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[87]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[88]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[89]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[89]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[90]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[91]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[92]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[93]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[94]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \s_axis_tdata_i[95]_i_1\ : label is "soft_lutpair139";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of s_axis_tlast_i_q1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \s_axis_tlast_i_q1_inferred__0/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of s_axis_tlast_i_q2_carry : label is 35;
  attribute ADDER_THRESHOLD of \s_axis_tlast_i_q2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of s_axis_tlast_i_q3_carry : label is 35;
  attribute ADDER_THRESHOLD of \s_axis_tlast_i_q3_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of sof_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of vid_vsync_starts_i_1 : label is "soft_lutpair149";
  attribute ADDER_THRESHOLD of vres_cntr_out0_carry : label is 35;
  attribute ADDER_THRESHOLD of \vres_cntr_out0_carry__0\ : label is 35;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of y_only_maclk_reg : label is "y_only_maclk_reg";
  attribute ORIG_CELL_NAME of y_only_maclk_reg_rep : label is "y_only_maclk_reg";
  attribute ORIG_CELL_NAME of ycrcb_422_maclk_reg : label is "ycrcb_422_maclk_reg";
  attribute ORIG_CELL_NAME of ycrcb_422_maclk_reg_rep : label is "ycrcb_422_maclk_reg";
begin
  debug_port(1 downto 0) <= \^debug_port\(1 downto 0);
  hres_cntr_out(15 downto 0) <= \^hres_cntr_out\(15 downto 0);
  vres_cntr_out(15 downto 0) <= \^vres_cntr_out\(15 downto 0);
CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_pulse
     port map (
      m_axis_aclk => m_axis_aclk,
      src_rst => s_axis_tvalid_i1,
      vid_pixel_clk => vid_pixel_clk,
      vid_rstn => vid_rstn,
      vid_rstn_axis_clk => vid_rstn_axis_clk,
      vid_rstn_axis_clk_reg => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
CDC_SINGLE_BPC_INST_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__3\
     port map (
      D(2 downto 0) => bpc_vid(2 downto 0),
      bpc(2 downto 0) => bpc(2 downto 0),
      vid_pixel_clk => vid_pixel_clk
    );
CDC_SINGLE_COLOR_FORMAT_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array
     port map (
      color_format(2 downto 0) => color_format(2 downto 0),
      m_axis_aclk => m_axis_aclk,
      \syncstages_ff_reg[3][1]\ => CDC_SINGLE_COLOR_FORMAT_INST_n_3,
      \syncstages_ff_reg[3][2]\ => CDC_SINGLE_COLOR_FORMAT_INST_n_2,
      y_only_maclk0 => y_only_maclk0,
      ycrcb_422_maclk0 => ycrcb_422_maclk0
    );
CDC_SINGLE_COLOR_FORMAT_INST_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__2\
     port map (
      color_format(2 downto 0) => color_format(2 downto 0),
      vid_pixel_clk => vid_pixel_clk,
      y_only_vid0 => y_only_vid0,
      ycrcb_422_vid0 => ycrcb_422_vid0
    );
CDC_SINGLE_PIXEL_MODE_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__4\
     port map (
      Q(43) => \m_axis_tdata_fifo_out_0_reg_n_0_[47]\,
      Q(42) => \m_axis_tdata_fifo_out_0_reg_n_0_[46]\,
      Q(41) => \m_axis_tdata_fifo_out_0_reg_n_0_[45]\,
      Q(40) => \m_axis_tdata_fifo_out_0_reg_n_0_[44]\,
      Q(39) => \m_axis_tdata_fifo_out_0_reg_n_0_[43]\,
      Q(38) => \m_axis_tdata_fifo_out_0_reg_n_0_[42]\,
      Q(37) => \m_axis_tdata_fifo_out_0_reg_n_0_[41]\,
      Q(36) => \m_axis_tdata_fifo_out_0_reg_n_0_[40]\,
      Q(35) => \m_axis_tdata_fifo_out_0_reg_n_0_[38]\,
      Q(34) => \m_axis_tdata_fifo_out_0_reg_n_0_[35]\,
      Q(33) => \m_axis_tdata_fifo_out_0_reg_n_0_[34]\,
      Q(32) => \m_axis_tdata_fifo_out_0_reg_n_0_[32]\,
      Q(31) => \m_axis_tdata_fifo_out_0_reg_n_0_[31]\,
      Q(30) => \m_axis_tdata_fifo_out_0_reg_n_0_[30]\,
      Q(29) => \m_axis_tdata_fifo_out_0_reg_n_0_[29]\,
      Q(28) => \m_axis_tdata_fifo_out_0_reg_n_0_[28]\,
      Q(27) => \m_axis_tdata_fifo_out_0_reg_n_0_[27]\,
      Q(26) => \m_axis_tdata_fifo_out_0_reg_n_0_[26]\,
      Q(25) => \m_axis_tdata_fifo_out_0_reg_n_0_[25]\,
      Q(24) => \m_axis_tdata_fifo_out_0_reg_n_0_[24]\,
      Q(23) => \m_axis_tdata_fifo_out_0_reg_n_0_[23]\,
      Q(22) => \m_axis_tdata_fifo_out_0_reg_n_0_[22]\,
      Q(21) => \m_axis_tdata_fifo_out_0_reg_n_0_[21]\,
      Q(20) => \m_axis_tdata_fifo_out_0_reg_n_0_[20]\,
      Q(19) => \m_axis_tdata_fifo_out_0_reg_n_0_[19]\,
      Q(18) => \m_axis_tdata_fifo_out_0_reg_n_0_[18]\,
      Q(17) => \m_axis_tdata_fifo_out_0_reg_n_0_[17]\,
      Q(16) => \m_axis_tdata_fifo_out_0_reg_n_0_[16]\,
      Q(15 downto 0) => p_7_in(15 downto 0),
      dest_out(2 downto 0) => pixel_mode_maclk(2 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_13,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_14,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_15,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_10\ => CDC_SINGLE_PIXEL_MODE_INST_n_41,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_11\ => CDC_SINGLE_PIXEL_MODE_INST_n_42,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_12\ => CDC_SINGLE_PIXEL_MODE_INST_n_43,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_13\ => CDC_SINGLE_PIXEL_MODE_INST_n_44,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_14\ => CDC_SINGLE_PIXEL_MODE_INST_n_45,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_15\ => CDC_SINGLE_PIXEL_MODE_INST_n_46,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_16\ => CDC_SINGLE_PIXEL_MODE_INST_n_47,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_17\ => CDC_SINGLE_PIXEL_MODE_INST_n_48,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_18\ => CDC_SINGLE_PIXEL_MODE_INST_n_49,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_19\ => CDC_SINGLE_PIXEL_MODE_INST_n_50,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_16,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_20\ => CDC_SINGLE_PIXEL_MODE_INST_n_51,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_21\ => CDC_SINGLE_PIXEL_MODE_INST_n_52,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_22\ => CDC_SINGLE_PIXEL_MODE_INST_n_64,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_23\ => CDC_SINGLE_PIXEL_MODE_INST_n_65,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_24\ => CDC_SINGLE_PIXEL_MODE_INST_n_66,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_25\ => CDC_SINGLE_PIXEL_MODE_INST_n_67,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_26\ => CDC_SINGLE_PIXEL_MODE_INST_n_68,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_27\ => CDC_SINGLE_PIXEL_MODE_INST_n_69,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_28\ => CDC_SINGLE_PIXEL_MODE_INST_n_70,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_29\ => CDC_SINGLE_PIXEL_MODE_INST_n_71,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_3\ => CDC_SINGLE_PIXEL_MODE_INST_n_17,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_30\ => CDC_SINGLE_PIXEL_MODE_INST_n_72,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_31\ => CDC_SINGLE_PIXEL_MODE_INST_n_73,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_32\ => CDC_SINGLE_PIXEL_MODE_INST_n_74,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_33\ => CDC_SINGLE_PIXEL_MODE_INST_n_75,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_34\ => CDC_SINGLE_PIXEL_MODE_INST_n_76,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_35\ => CDC_SINGLE_PIXEL_MODE_INST_n_77,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_36\ => CDC_SINGLE_PIXEL_MODE_INST_n_78,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_4\ => CDC_SINGLE_PIXEL_MODE_INST_n_18,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_5\ => CDC_SINGLE_PIXEL_MODE_INST_n_24,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_6\ => CDC_SINGLE_PIXEL_MODE_INST_n_37,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_7\ => CDC_SINGLE_PIXEL_MODE_INST_n_38,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_8\ => CDC_SINGLE_PIXEL_MODE_INST_n_39,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0_9\ => CDC_SINGLE_PIXEL_MODE_INST_n_40,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ => CDC_SINGLE_PIXEL_MODE_INST_n_11,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_56,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_58,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_59,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5_3\ => CDC_SINGLE_PIXEL_MODE_INST_n_60,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5_4\ => CDC_SINGLE_PIXEL_MODE_INST_n_61,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5_5\ => CDC_SINGLE_PIXEL_MODE_INST_n_62,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5_6\ => CDC_SINGLE_PIXEL_MODE_INST_n_63,
      m_axis_aclk => m_axis_aclk,
      m_axis_tdata(30 downto 27) => m_axis_tdata_fifo_out(31 downto 28),
      m_axis_tdata(26 downto 0) => m_axis_tdata_fifo_out(26 downto 0),
      \m_axis_tdata_fifo_out_0_reg[11]\ => CDC_SINGLE_PIXEL_MODE_INST_n_19,
      \m_axis_tdata_fifo_out_0_reg[16]\ => CDC_SINGLE_PIXEL_MODE_INST_n_86,
      \m_axis_tdata_fifo_out_0_reg[17]\ => CDC_SINGLE_PIXEL_MODE_INST_n_85,
      \m_axis_tdata_fifo_out_0_reg[18]\ => CDC_SINGLE_PIXEL_MODE_INST_n_84,
      \m_axis_tdata_fifo_out_0_reg[19]\ => CDC_SINGLE_PIXEL_MODE_INST_n_83,
      \m_axis_tdata_fifo_out_0_reg[20]\ => CDC_SINGLE_PIXEL_MODE_INST_n_82,
      \m_axis_tdata_fifo_out_0_reg[21]\ => CDC_SINGLE_PIXEL_MODE_INST_n_81,
      \m_axis_tdata_fifo_out_0_reg[22]\ => CDC_SINGLE_PIXEL_MODE_INST_n_80,
      \m_axis_tdata_fifo_out_0_reg[23]\ => CDC_SINGLE_PIXEL_MODE_INST_n_79,
      \m_axis_tdata_fifo_out_0_reg[35]\ => CDC_SINGLE_PIXEL_MODE_INST_n_55,
      \m_axis_tdata_fifo_out_0_reg[40]\ => CDC_SINGLE_PIXEL_MODE_INST_n_57,
      \m_axis_tdata_fifo_out_0_reg[47]\ => CDC_SINGLE_PIXEL_MODE_INST_n_36,
      \m_axis_tdata_ppc[23]_i_2\(15) => \m_axis_tdata_fifo_out_1_reg_n_0_[23]\,
      \m_axis_tdata_ppc[23]_i_2\(14) => \m_axis_tdata_fifo_out_1_reg_n_0_[22]\,
      \m_axis_tdata_ppc[23]_i_2\(13) => \m_axis_tdata_fifo_out_1_reg_n_0_[21]\,
      \m_axis_tdata_ppc[23]_i_2\(12) => \m_axis_tdata_fifo_out_1_reg_n_0_[20]\,
      \m_axis_tdata_ppc[23]_i_2\(11) => \m_axis_tdata_fifo_out_1_reg_n_0_[19]\,
      \m_axis_tdata_ppc[23]_i_2\(10) => \m_axis_tdata_fifo_out_1_reg_n_0_[18]\,
      \m_axis_tdata_ppc[23]_i_2\(9) => \m_axis_tdata_fifo_out_1_reg_n_0_[17]\,
      \m_axis_tdata_ppc[23]_i_2\(8) => \m_axis_tdata_fifo_out_1_reg_n_0_[16]\,
      \m_axis_tdata_ppc[23]_i_2\(7) => \m_axis_tdata_fifo_out_1_reg_n_0_[15]\,
      \m_axis_tdata_ppc[23]_i_2\(6) => \m_axis_tdata_fifo_out_1_reg_n_0_[14]\,
      \m_axis_tdata_ppc[23]_i_2\(5) => \m_axis_tdata_fifo_out_1_reg_n_0_[13]\,
      \m_axis_tdata_ppc[23]_i_2\(4) => \m_axis_tdata_fifo_out_1_reg_n_0_[12]\,
      \m_axis_tdata_ppc[23]_i_2\(3) => \m_axis_tdata_fifo_out_1_reg_n_0_[11]\,
      \m_axis_tdata_ppc[23]_i_2\(2) => \m_axis_tdata_fifo_out_1_reg_n_0_[10]\,
      \m_axis_tdata_ppc[23]_i_2\(1) => \m_axis_tdata_fifo_out_1_reg_n_0_[9]\,
      \m_axis_tdata_ppc[23]_i_2\(0) => \m_axis_tdata_fifo_out_1_reg_n_0_[8]\,
      \m_axis_tdata_ppc[35]_i_3\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_169,
      \m_axis_tdata_ppc[38]_i_3\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_168,
      \m_axis_tdata_ppc[40]_i_3\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_167,
      \m_axis_tdata_ppc[41]_i_3\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_166,
      \m_axis_tdata_ppc[42]_i_3\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_165,
      \m_axis_tdata_ppc[43]_i_3\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_164,
      \m_axis_tdata_ppc[44]_i_3\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_163,
      \m_axis_tdata_ppc[45]_i_3\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_162,
      \m_axis_tdata_ppc[46]_i_3\ => \m_axis_tdata_ppc[95]_i_4_n_0\,
      \m_axis_tdata_ppc[46]_i_3_0\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_161,
      \m_axis_tdata_ppc[47]_i_4\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_160,
      \m_axis_tdata_ppc_reg[15]\ => \m_axis_tdata_ppc[15]_i_6_n_0\,
      \m_axis_tdata_ppc_reg[15]_0\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_52,
      \m_axis_tdata_ppc_reg[48]\ => y_only_maclk_reg_rep_n_0,
      \m_axis_tdata_ppc_reg[48]_0\ => ycrcb_422_maclk_reg_rep_n_0,
      m_axis_tlast => m_axis_tlast_i,
      m_axis_tuser_0 => m_axis_tuser_0,
      m_axis_tuser_0_reg => CDC_SINGLE_PIXEL_MODE_INST_n_22,
      m_axis_tuser_2 => m_axis_tuser_2,
      m_axis_tuser_ppc_reg => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_56,
      m_axis_tuser_ppc_reg_0 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_55,
      m_axis_tvalid_ppc_reg => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_155,
      m_axis_tvalid_ppc_reg_0 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_156,
      pixel_mode(2 downto 0) => pixel_mode(2 downto 0),
      \syncstages_ff_reg[3][0]\ => CDC_SINGLE_PIXEL_MODE_INST_n_20,
      \syncstages_ff_reg[3][0]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_25,
      \syncstages_ff_reg[3][0]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_26,
      \syncstages_ff_reg[3][0]_10\ => CDC_SINGLE_PIXEL_MODE_INST_n_90,
      \syncstages_ff_reg[3][0]_11\ => CDC_SINGLE_PIXEL_MODE_INST_n_91,
      \syncstages_ff_reg[3][0]_12\ => CDC_SINGLE_PIXEL_MODE_INST_n_92,
      \syncstages_ff_reg[3][0]_13\ => CDC_SINGLE_PIXEL_MODE_INST_n_93,
      \syncstages_ff_reg[3][0]_14\ => CDC_SINGLE_PIXEL_MODE_INST_n_94,
      \syncstages_ff_reg[3][0]_15\ => CDC_SINGLE_PIXEL_MODE_INST_n_95,
      \syncstages_ff_reg[3][0]_16\ => CDC_SINGLE_PIXEL_MODE_INST_n_96,
      \syncstages_ff_reg[3][0]_17\ => CDC_SINGLE_PIXEL_MODE_INST_n_97,
      \syncstages_ff_reg[3][0]_18\ => CDC_SINGLE_PIXEL_MODE_INST_n_98,
      \syncstages_ff_reg[3][0]_19\ => CDC_SINGLE_PIXEL_MODE_INST_n_99,
      \syncstages_ff_reg[3][0]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_27,
      \syncstages_ff_reg[3][0]_20\ => CDC_SINGLE_PIXEL_MODE_INST_n_100,
      \syncstages_ff_reg[3][0]_21\ => CDC_SINGLE_PIXEL_MODE_INST_n_101,
      \syncstages_ff_reg[3][0]_22\ => CDC_SINGLE_PIXEL_MODE_INST_n_102,
      \syncstages_ff_reg[3][0]_3\ => CDC_SINGLE_PIXEL_MODE_INST_n_28,
      \syncstages_ff_reg[3][0]_4\ => CDC_SINGLE_PIXEL_MODE_INST_n_29,
      \syncstages_ff_reg[3][0]_5\ => CDC_SINGLE_PIXEL_MODE_INST_n_30,
      \syncstages_ff_reg[3][0]_6\ => CDC_SINGLE_PIXEL_MODE_INST_n_31,
      \syncstages_ff_reg[3][0]_7\ => CDC_SINGLE_PIXEL_MODE_INST_n_87,
      \syncstages_ff_reg[3][0]_8\ => CDC_SINGLE_PIXEL_MODE_INST_n_88,
      \syncstages_ff_reg[3][0]_9\ => CDC_SINGLE_PIXEL_MODE_INST_n_89,
      \syncstages_ff_reg[3][1]\ => CDC_SINGLE_PIXEL_MODE_INST_n_3,
      \syncstages_ff_reg[3][1]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_4,
      \syncstages_ff_reg[3][1]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_5,
      \syncstages_ff_reg[3][1]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_6,
      \syncstages_ff_reg[3][1]_3\ => CDC_SINGLE_PIXEL_MODE_INST_n_7,
      \syncstages_ff_reg[3][1]_4\ => CDC_SINGLE_PIXEL_MODE_INST_n_8,
      \syncstages_ff_reg[3][1]_5\ => CDC_SINGLE_PIXEL_MODE_INST_n_9,
      \syncstages_ff_reg[3][1]_6\ => CDC_SINGLE_PIXEL_MODE_INST_n_10,
      \syncstages_ff_reg[3][1]_7\ => CDC_SINGLE_PIXEL_MODE_INST_n_12,
      \syncstages_ff_reg[3][1]_8\ => CDC_SINGLE_PIXEL_MODE_INST_n_23,
      \syncstages_ff_reg[3][2]\ => CDC_SINGLE_PIXEL_MODE_INST_n_32,
      \syncstages_ff_reg[3][2]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_35,
      valid_tran_from_axis_fifo => valid_tran_from_axis_fifo,
      y_only_maclk => y_only_maclk,
      y_only_maclk_reg_rep => CDC_SINGLE_PIXEL_MODE_INST_n_53,
      y_only_maclk_reg_rep_0 => CDC_SINGLE_PIXEL_MODE_INST_n_54,
      ycrcb_422_maclk => ycrcb_422_maclk,
      ycrcb_422_maclk_reg => CDC_SINGLE_PIXEL_MODE_INST_n_21,
      ycrcb_422_maclk_reg_rep => CDC_SINGLE_PIXEL_MODE_INST_n_33,
      ycrcb_422_maclk_reg_rep_0 => CDC_SINGLE_PIXEL_MODE_INST_n_34
    );
CDC_SINGLE_PIXEL_MODE_INST_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__xdcDup__1\
     port map (
      DI(2) => CDC_SINGLE_PIXEL_MODE_INST_1_n_7,
      DI(1) => CDC_SINGLE_PIXEL_MODE_INST_1_n_8,
      DI(0) => CDC_SINGLE_PIXEL_MODE_INST_1_n_9,
      S(3) => CDC_SINGLE_PIXEL_MODE_INST_1_n_3,
      S(2) => CDC_SINGLE_PIXEL_MODE_INST_1_n_4,
      S(1) => CDC_SINGLE_PIXEL_MODE_INST_1_n_5,
      S(0) => CDC_SINGLE_PIXEL_MODE_INST_1_n_6,
      dest_out(2 downto 0) => pixel_mode_vid(2 downto 0),
      dp_hres(4 downto 0) => dp_hres(4 downto 0),
      \dp_hres[2]\(2) => CDC_SINGLE_PIXEL_MODE_INST_1_n_10,
      \dp_hres[2]\(1) => CDC_SINGLE_PIXEL_MODE_INST_1_n_11,
      \dp_hres[2]\(0) => CDC_SINGLE_PIXEL_MODE_INST_1_n_12,
      pixel_mode(2 downto 0) => pixel_mode(2 downto 0),
      vid_pixel_clk => vid_pixel_clk
    );
CDC_SINGLE_VSYNC_AXIS_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_array__parameterized0\
     port map (
      m_axis_aclk => m_axis_aclk,
      vid_vsync => vid_vsync
    );
\bpc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => bpc_vid(0),
      Q => \bpc__0\(0),
      R => '0'
    );
\bpc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => bpc_vid(1),
      Q => \bpc__0\(1),
      R => '0'
    );
\bpc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => bpc_vid(2),
      Q => \bpc__0\(2),
      R => '0'
    );
\bpc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => ycrcb_422_vid,
      Q => \bpc__0\(3),
      R => '0'
    );
\bpc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => y_only_vid,
      Q => \bpc__0\(4),
      R => '0'
    );
cdc_single_dsc_en_axis_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single__xdcDup__1\
     port map (
      dest_out => enable_dsc_sync_axis,
      m_axis_aclk => m_axis_aclk,
      m_axis_tready => m_axis_tready_i,
      m_axis_video_tready => m_axis_video_tready,
      xpm_fifo_base_inst_i_1 => m_axis_tvalid_ppc_reg_n_0
    );
dp_videoaxi4s_bridge_v1_0_2_axis_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_axis
     port map (
      D(3) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_50,
      D(2) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_51,
      D(1) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_52,
      D(0) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_53,
      Q(95) => \s_axis_tdata_i_reg_n_0_[95]\,
      Q(94) => \s_axis_tdata_i_reg_n_0_[94]\,
      Q(93) => \s_axis_tdata_i_reg_n_0_[93]\,
      Q(92) => \s_axis_tdata_i_reg_n_0_[92]\,
      Q(91) => \s_axis_tdata_i_reg_n_0_[91]\,
      Q(90) => \s_axis_tdata_i_reg_n_0_[90]\,
      Q(89) => \s_axis_tdata_i_reg_n_0_[89]\,
      Q(88) => \s_axis_tdata_i_reg_n_0_[88]\,
      Q(87) => \s_axis_tdata_i_reg_n_0_[87]\,
      Q(86) => \s_axis_tdata_i_reg_n_0_[86]\,
      Q(85) => \s_axis_tdata_i_reg_n_0_[85]\,
      Q(84) => \s_axis_tdata_i_reg_n_0_[84]\,
      Q(83) => \s_axis_tdata_i_reg_n_0_[83]\,
      Q(82) => \s_axis_tdata_i_reg_n_0_[82]\,
      Q(81) => \s_axis_tdata_i_reg_n_0_[81]\,
      Q(80) => \s_axis_tdata_i_reg_n_0_[80]\,
      Q(79) => \s_axis_tdata_i_reg_n_0_[79]\,
      Q(78) => \s_axis_tdata_i_reg_n_0_[78]\,
      Q(77) => \s_axis_tdata_i_reg_n_0_[77]\,
      Q(76) => \s_axis_tdata_i_reg_n_0_[76]\,
      Q(75) => \s_axis_tdata_i_reg_n_0_[75]\,
      Q(74) => \s_axis_tdata_i_reg_n_0_[74]\,
      Q(73) => \s_axis_tdata_i_reg_n_0_[73]\,
      Q(72) => \s_axis_tdata_i_reg_n_0_[72]\,
      Q(71) => \s_axis_tdata_i_reg_n_0_[71]\,
      Q(70) => \s_axis_tdata_i_reg_n_0_[70]\,
      Q(69) => \s_axis_tdata_i_reg_n_0_[69]\,
      Q(68) => \s_axis_tdata_i_reg_n_0_[68]\,
      Q(67) => \s_axis_tdata_i_reg_n_0_[67]\,
      Q(66) => \s_axis_tdata_i_reg_n_0_[66]\,
      Q(65) => \s_axis_tdata_i_reg_n_0_[65]\,
      Q(64) => \s_axis_tdata_i_reg_n_0_[64]\,
      Q(63) => \s_axis_tdata_i_reg_n_0_[63]\,
      Q(62) => \s_axis_tdata_i_reg_n_0_[62]\,
      Q(61) => \s_axis_tdata_i_reg_n_0_[61]\,
      Q(60) => \s_axis_tdata_i_reg_n_0_[60]\,
      Q(59) => \s_axis_tdata_i_reg_n_0_[59]\,
      Q(58) => \s_axis_tdata_i_reg_n_0_[58]\,
      Q(57) => \s_axis_tdata_i_reg_n_0_[57]\,
      Q(56) => \s_axis_tdata_i_reg_n_0_[56]\,
      Q(55) => \s_axis_tdata_i_reg_n_0_[55]\,
      Q(54) => \s_axis_tdata_i_reg_n_0_[54]\,
      Q(53) => \s_axis_tdata_i_reg_n_0_[53]\,
      Q(52) => \s_axis_tdata_i_reg_n_0_[52]\,
      Q(51) => \s_axis_tdata_i_reg_n_0_[51]\,
      Q(50) => \s_axis_tdata_i_reg_n_0_[50]\,
      Q(49) => \s_axis_tdata_i_reg_n_0_[49]\,
      Q(48) => \s_axis_tdata_i_reg_n_0_[48]\,
      Q(47) => \s_axis_tdata_i_reg_n_0_[47]\,
      Q(46) => \s_axis_tdata_i_reg_n_0_[46]\,
      Q(45) => \s_axis_tdata_i_reg_n_0_[45]\,
      Q(44) => \s_axis_tdata_i_reg_n_0_[44]\,
      Q(43) => \s_axis_tdata_i_reg_n_0_[43]\,
      Q(42) => \s_axis_tdata_i_reg_n_0_[42]\,
      Q(41) => \s_axis_tdata_i_reg_n_0_[41]\,
      Q(40) => \s_axis_tdata_i_reg_n_0_[40]\,
      Q(39) => \s_axis_tdata_i_reg_n_0_[39]\,
      Q(38) => \s_axis_tdata_i_reg_n_0_[38]\,
      Q(37) => \s_axis_tdata_i_reg_n_0_[37]\,
      Q(36) => \s_axis_tdata_i_reg_n_0_[36]\,
      Q(35) => \s_axis_tdata_i_reg_n_0_[35]\,
      Q(34) => \s_axis_tdata_i_reg_n_0_[34]\,
      Q(33) => \s_axis_tdata_i_reg_n_0_[33]\,
      Q(32) => \s_axis_tdata_i_reg_n_0_[32]\,
      Q(31) => \s_axis_tdata_i_reg_n_0_[31]\,
      Q(30) => \s_axis_tdata_i_reg_n_0_[30]\,
      Q(29) => \s_axis_tdata_i_reg_n_0_[29]\,
      Q(28) => \s_axis_tdata_i_reg_n_0_[28]\,
      Q(27) => \s_axis_tdata_i_reg_n_0_[27]\,
      Q(26) => \s_axis_tdata_i_reg_n_0_[26]\,
      Q(25) => \s_axis_tdata_i_reg_n_0_[25]\,
      Q(24) => \s_axis_tdata_i_reg_n_0_[24]\,
      Q(23) => \s_axis_tdata_i_reg_n_0_[23]\,
      Q(22) => \s_axis_tdata_i_reg_n_0_[22]\,
      Q(21) => \s_axis_tdata_i_reg_n_0_[21]\,
      Q(20) => \s_axis_tdata_i_reg_n_0_[20]\,
      Q(19) => \s_axis_tdata_i_reg_n_0_[19]\,
      Q(18) => \s_axis_tdata_i_reg_n_0_[18]\,
      Q(17) => \s_axis_tdata_i_reg_n_0_[17]\,
      Q(16) => \s_axis_tdata_i_reg_n_0_[16]\,
      Q(15) => \s_axis_tdata_i_reg_n_0_[15]\,
      Q(14) => \s_axis_tdata_i_reg_n_0_[14]\,
      Q(13) => \s_axis_tdata_i_reg_n_0_[13]\,
      Q(12) => \s_axis_tdata_i_reg_n_0_[12]\,
      Q(11) => \s_axis_tdata_i_reg_n_0_[11]\,
      Q(10) => \s_axis_tdata_i_reg_n_0_[10]\,
      Q(9) => \s_axis_tdata_i_reg_n_0_[9]\,
      Q(8) => \s_axis_tdata_i_reg_n_0_[8]\,
      Q(7) => \s_axis_tdata_i_reg_n_0_[7]\,
      Q(6) => \s_axis_tdata_i_reg_n_0_[6]\,
      Q(5) => \s_axis_tdata_i_reg_n_0_[5]\,
      Q(4) => \s_axis_tdata_i_reg_n_0_[4]\,
      Q(3) => \s_axis_tdata_i_reg_n_0_[3]\,
      Q(2) => \s_axis_tdata_i_reg_n_0_[2]\,
      Q(1) => \s_axis_tdata_i_reg_n_0_[1]\,
      Q(0) => \s_axis_tdata_i_reg_n_0_[0]\,
      debug_port(1 downto 0) => \^debug_port\(1 downto 0),
      dest_out(2 downto 0) => pixel_mode_maclk(2 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(95) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_58,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(94) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_59,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(93) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_60,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(92) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_61,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(91) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_62,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(90) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_63,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(89) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_64,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(88) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_65,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(87) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_66,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(86) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_67,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(85) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_68,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(84) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_69,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(83) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_70,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(82) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_71,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(81) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_72,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(80) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_73,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(79) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_74,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(78) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_75,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(77) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_76,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(76) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_77,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(75) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_78,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(74) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_79,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(73) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_80,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(72) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_81,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(71) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_82,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(70) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_83,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(69) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_84,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(68) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_85,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(67) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_86,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(66) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_87,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(65) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_88,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(64) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_89,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(63) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_90,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(62) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_91,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(61) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_92,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(60) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_93,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(59) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_94,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(58) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_95,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(57) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_96,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(56) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_97,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(55) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_98,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(54) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_99,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(53) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_100,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(52) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_101,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(51) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_102,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(50) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_103,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(49) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_104,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(48) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_105,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(47) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_106,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(46) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_107,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(45) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_108,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(44) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_109,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(43) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_110,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(42) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_111,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(41) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_112,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(40) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_113,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(39) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_114,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(38) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_115,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(37) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_116,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(36) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_117,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(35) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_118,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(34) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_119,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(33) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_120,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(32) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_121,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(31) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_122,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(30) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_123,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(29) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_124,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(28) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_125,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(27) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_126,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(26) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_127,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(25) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_128,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(24) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_129,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(23) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_130,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(22) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_131,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(21) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_132,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(20) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_133,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(19) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_134,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(18) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_135,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(17) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_136,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(16) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_137,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(15) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_138,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(14) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_139,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(13) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_140,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(12) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_141,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(11) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_142,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(10) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_143,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(9) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_144,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(8) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_145,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(7) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_146,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(6) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_147,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(5) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_148,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(4) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_149,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(3) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_150,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(2) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_151,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(1) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_152,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_2\(0) => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_153,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_160,
      m_axis_aclk => m_axis_aclk,
      m_axis_tdata(47 downto 0) => m_axis_tdata_fifo_out(47 downto 0),
      \m_axis_tdata_ppc[31]_i_3_0\(15) => \m_axis_tdata_fifo_out_1_reg_n_0_[15]\,
      \m_axis_tdata_ppc[31]_i_3_0\(14) => \m_axis_tdata_fifo_out_1_reg_n_0_[14]\,
      \m_axis_tdata_ppc[31]_i_3_0\(13) => \m_axis_tdata_fifo_out_1_reg_n_0_[13]\,
      \m_axis_tdata_ppc[31]_i_3_0\(12) => \m_axis_tdata_fifo_out_1_reg_n_0_[12]\,
      \m_axis_tdata_ppc[31]_i_3_0\(11) => \m_axis_tdata_fifo_out_1_reg_n_0_[11]\,
      \m_axis_tdata_ppc[31]_i_3_0\(10) => \m_axis_tdata_fifo_out_1_reg_n_0_[10]\,
      \m_axis_tdata_ppc[31]_i_3_0\(9) => \m_axis_tdata_fifo_out_1_reg_n_0_[9]\,
      \m_axis_tdata_ppc[31]_i_3_0\(8) => \m_axis_tdata_fifo_out_1_reg_n_0_[8]\,
      \m_axis_tdata_ppc[31]_i_3_0\(7) => \m_axis_tdata_fifo_out_1_reg_n_0_[7]\,
      \m_axis_tdata_ppc[31]_i_3_0\(6) => \m_axis_tdata_fifo_out_1_reg_n_0_[6]\,
      \m_axis_tdata_ppc[31]_i_3_0\(5) => \m_axis_tdata_fifo_out_1_reg_n_0_[5]\,
      \m_axis_tdata_ppc[31]_i_3_0\(4) => \m_axis_tdata_fifo_out_1_reg_n_0_[4]\,
      \m_axis_tdata_ppc[31]_i_3_0\(3) => \m_axis_tdata_fifo_out_1_reg_n_0_[3]\,
      \m_axis_tdata_ppc[31]_i_3_0\(2) => \m_axis_tdata_fifo_out_1_reg_n_0_[2]\,
      \m_axis_tdata_ppc[31]_i_3_0\(1) => \m_axis_tdata_fifo_out_1_reg_n_0_[1]\,
      \m_axis_tdata_ppc[31]_i_3_0\(0) => \m_axis_tdata_fifo_out_1_reg_n_0_[0]\,
      \m_axis_tdata_ppc[33]_i_3_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_17,
      \m_axis_tdata_ppc[36]_i_3_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_15,
      \m_axis_tdata_ppc[37]_i_3_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_14,
      \m_axis_tdata_ppc[39]_i_3_0\(27) => \m_axis_tdata_fifo_out_0_reg_n_0_[39]\,
      \m_axis_tdata_ppc[39]_i_3_0\(26) => \m_axis_tdata_fifo_out_0_reg_n_0_[37]\,
      \m_axis_tdata_ppc[39]_i_3_0\(25) => \m_axis_tdata_fifo_out_0_reg_n_0_[36]\,
      \m_axis_tdata_ppc[39]_i_3_0\(24) => \m_axis_tdata_fifo_out_0_reg_n_0_[33]\,
      \m_axis_tdata_ppc[39]_i_3_0\(23) => \m_axis_tdata_fifo_out_0_reg_n_0_[23]\,
      \m_axis_tdata_ppc[39]_i_3_0\(22) => \m_axis_tdata_fifo_out_0_reg_n_0_[22]\,
      \m_axis_tdata_ppc[39]_i_3_0\(21) => \m_axis_tdata_fifo_out_0_reg_n_0_[21]\,
      \m_axis_tdata_ppc[39]_i_3_0\(20) => \m_axis_tdata_fifo_out_0_reg_n_0_[20]\,
      \m_axis_tdata_ppc[39]_i_3_0\(19) => \m_axis_tdata_fifo_out_0_reg_n_0_[19]\,
      \m_axis_tdata_ppc[39]_i_3_0\(18) => \m_axis_tdata_fifo_out_0_reg_n_0_[18]\,
      \m_axis_tdata_ppc[39]_i_3_0\(17) => \m_axis_tdata_fifo_out_0_reg_n_0_[17]\,
      \m_axis_tdata_ppc[39]_i_3_0\(16) => \m_axis_tdata_fifo_out_0_reg_n_0_[16]\,
      \m_axis_tdata_ppc[39]_i_3_0\(15 downto 0) => p_7_in(15 downto 0),
      \m_axis_tdata_ppc[39]_i_3_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_13,
      m_axis_tdata_ppc_1 => m_axis_tdata_ppc_1,
      \m_axis_tdata_ppc_reg[0]\ => CDC_SINGLE_PIXEL_MODE_INST_n_11,
      \m_axis_tdata_ppc_reg[10]\ => CDC_SINGLE_PIXEL_MODE_INST_n_27,
      \m_axis_tdata_ppc_reg[10]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_5,
      \m_axis_tdata_ppc_reg[11]\ => CDC_SINGLE_PIXEL_MODE_INST_n_28,
      \m_axis_tdata_ppc_reg[11]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_6,
      \m_axis_tdata_ppc_reg[12]\ => CDC_SINGLE_PIXEL_MODE_INST_n_29,
      \m_axis_tdata_ppc_reg[12]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_7,
      \m_axis_tdata_ppc_reg[13]\ => CDC_SINGLE_PIXEL_MODE_INST_n_30,
      \m_axis_tdata_ppc_reg[13]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_8,
      \m_axis_tdata_ppc_reg[14]\ => CDC_SINGLE_PIXEL_MODE_INST_n_31,
      \m_axis_tdata_ppc_reg[14]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_9,
      \m_axis_tdata_ppc_reg[15]\(15) => \m_axis_tdata_fifo_out_2_reg_n_0_[15]\,
      \m_axis_tdata_ppc_reg[15]\(14) => \m_axis_tdata_fifo_out_2_reg_n_0_[14]\,
      \m_axis_tdata_ppc_reg[15]\(13) => \m_axis_tdata_fifo_out_2_reg_n_0_[13]\,
      \m_axis_tdata_ppc_reg[15]\(12) => \m_axis_tdata_fifo_out_2_reg_n_0_[12]\,
      \m_axis_tdata_ppc_reg[15]\(11) => \m_axis_tdata_fifo_out_2_reg_n_0_[11]\,
      \m_axis_tdata_ppc_reg[15]\(10) => \m_axis_tdata_fifo_out_2_reg_n_0_[10]\,
      \m_axis_tdata_ppc_reg[15]\(9) => \m_axis_tdata_fifo_out_2_reg_n_0_[9]\,
      \m_axis_tdata_ppc_reg[15]\(8) => \m_axis_tdata_fifo_out_2_reg_n_0_[8]\,
      \m_axis_tdata_ppc_reg[15]\(7) => \m_axis_tdata_fifo_out_2_reg_n_0_[7]\,
      \m_axis_tdata_ppc_reg[15]\(6) => \m_axis_tdata_fifo_out_2_reg_n_0_[6]\,
      \m_axis_tdata_ppc_reg[15]\(5) => \m_axis_tdata_fifo_out_2_reg_n_0_[5]\,
      \m_axis_tdata_ppc_reg[15]\(4) => \m_axis_tdata_fifo_out_2_reg_n_0_[4]\,
      \m_axis_tdata_ppc_reg[15]\(3) => \m_axis_tdata_fifo_out_2_reg_n_0_[3]\,
      \m_axis_tdata_ppc_reg[15]\(2) => \m_axis_tdata_fifo_out_2_reg_n_0_[2]\,
      \m_axis_tdata_ppc_reg[15]\(1) => \m_axis_tdata_fifo_out_2_reg_n_0_[1]\,
      \m_axis_tdata_ppc_reg[15]\(0) => \m_axis_tdata_fifo_out_2_reg_n_0_[0]\,
      \m_axis_tdata_ppc_reg[15]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_24,
      \m_axis_tdata_ppc_reg[15]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_10,
      \m_axis_tdata_ppc_reg[16]\ => \m_axis_tdata_ppc[16]_i_7_n_0\,
      \m_axis_tdata_ppc_reg[16]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_45,
      \m_axis_tdata_ppc_reg[16]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_102,
      \m_axis_tdata_ppc_reg[16]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_87,
      \m_axis_tdata_ppc_reg[17]\ => \m_axis_tdata_ppc[17]_i_7_n_0\,
      \m_axis_tdata_ppc_reg[17]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_46,
      \m_axis_tdata_ppc_reg[17]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_101,
      \m_axis_tdata_ppc_reg[17]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_88,
      \m_axis_tdata_ppc_reg[18]\ => \m_axis_tdata_ppc[18]_i_7_n_0\,
      \m_axis_tdata_ppc_reg[18]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_47,
      \m_axis_tdata_ppc_reg[18]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_100,
      \m_axis_tdata_ppc_reg[18]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_89,
      \m_axis_tdata_ppc_reg[19]\ => \m_axis_tdata_ppc[19]_i_7_n_0\,
      \m_axis_tdata_ppc_reg[19]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_48,
      \m_axis_tdata_ppc_reg[19]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_99,
      \m_axis_tdata_ppc_reg[19]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_90,
      \m_axis_tdata_ppc_reg[20]\ => \m_axis_tdata_ppc[20]_i_7_n_0\,
      \m_axis_tdata_ppc_reg[20]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_49,
      \m_axis_tdata_ppc_reg[20]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_98,
      \m_axis_tdata_ppc_reg[20]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_91,
      \m_axis_tdata_ppc_reg[21]\ => \m_axis_tdata_ppc[21]_i_7_n_0\,
      \m_axis_tdata_ppc_reg[21]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_50,
      \m_axis_tdata_ppc_reg[21]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_97,
      \m_axis_tdata_ppc_reg[21]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_92,
      \m_axis_tdata_ppc_reg[22]\ => \m_axis_tdata_ppc[22]_i_7_n_0\,
      \m_axis_tdata_ppc_reg[22]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_51,
      \m_axis_tdata_ppc_reg[22]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_96,
      \m_axis_tdata_ppc_reg[22]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_93,
      \m_axis_tdata_ppc_reg[23]\ => \m_axis_tdata_ppc[23]_i_9_n_0\,
      \m_axis_tdata_ppc_reg[23]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_52,
      \m_axis_tdata_ppc_reg[23]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_95,
      \m_axis_tdata_ppc_reg[23]_2\ => CDC_SINGLE_PIXEL_MODE_INST_n_94,
      \m_axis_tdata_ppc_reg[24]\ => CDC_SINGLE_PIXEL_MODE_INST_n_44,
      \m_axis_tdata_ppc_reg[25]\ => CDC_SINGLE_PIXEL_MODE_INST_n_43,
      \m_axis_tdata_ppc_reg[26]\ => CDC_SINGLE_PIXEL_MODE_INST_n_32,
      \m_axis_tdata_ppc_reg[26]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_42,
      \m_axis_tdata_ppc_reg[27]\ => CDC_SINGLE_PIXEL_MODE_INST_n_41,
      \m_axis_tdata_ppc_reg[28]\ => CDC_SINGLE_PIXEL_MODE_INST_n_40,
      \m_axis_tdata_ppc_reg[29]\ => CDC_SINGLE_PIXEL_MODE_INST_n_39,
      \m_axis_tdata_ppc_reg[30]\ => CDC_SINGLE_PIXEL_MODE_INST_n_38,
      \m_axis_tdata_ppc_reg[31]\ => CDC_SINGLE_PIXEL_MODE_INST_n_37,
      \m_axis_tdata_ppc_reg[32]\ => CDC_SINGLE_PIXEL_MODE_INST_n_33,
      \m_axis_tdata_ppc_reg[32]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_18,
      \m_axis_tdata_ppc_reg[32]_1\ => CDC_SINGLE_PIXEL_MODE_INST_n_53,
      \m_axis_tdata_ppc_reg[32]_2\ => \m_axis_tdata_ppc[32]_i_7_n_0\,
      \m_axis_tdata_ppc_reg[33]\ => \m_axis_tdata_ppc[33]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[34]\ => CDC_SINGLE_PIXEL_MODE_INST_n_16,
      \m_axis_tdata_ppc_reg[34]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_54,
      \m_axis_tdata_ppc_reg[34]_1\ => \m_axis_tdata_ppc[34]_i_8_n_0\,
      \m_axis_tdata_ppc_reg[35]\ => \m_axis_tdata_ppc[35]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[35]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_55,
      \m_axis_tdata_ppc_reg[36]\ => \m_axis_tdata_ppc[36]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[37]\ => \m_axis_tdata_ppc[37]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[38]\ => \m_axis_tdata_ppc[38]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[38]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_56,
      \m_axis_tdata_ppc_reg[39]\ => \m_axis_tdata_ppc[39]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[40]\ => \m_axis_tdata_ppc[40]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[40]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_57,
      \m_axis_tdata_ppc_reg[41]\ => \m_axis_tdata_ppc[41]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[41]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_58,
      \m_axis_tdata_ppc_reg[42]\ => \m_axis_tdata_ppc[42]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[42]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_59,
      \m_axis_tdata_ppc_reg[43]\ => \m_axis_tdata_ppc[43]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[43]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_60,
      \m_axis_tdata_ppc_reg[44]\ => \m_axis_tdata_ppc[44]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[44]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_61,
      \m_axis_tdata_ppc_reg[45]\ => \m_axis_tdata_ppc[45]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[45]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_62,
      \m_axis_tdata_ppc_reg[46]\ => \m_axis_tdata_ppc[46]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[46]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_63,
      \m_axis_tdata_ppc_reg[47]\ => \m_axis_tdata_ppc[47]_i_6_n_0\,
      \m_axis_tdata_ppc_reg[47]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_36,
      \m_axis_tdata_ppc_reg[48]\ => CDC_SINGLE_PIXEL_MODE_INST_n_64,
      \m_axis_tdata_ppc_reg[49]\ => CDC_SINGLE_PIXEL_MODE_INST_n_65,
      \m_axis_tdata_ppc_reg[49]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_12,
      \m_axis_tdata_ppc_reg[50]\ => CDC_SINGLE_PIXEL_MODE_INST_n_66,
      \m_axis_tdata_ppc_reg[51]\ => CDC_SINGLE_PIXEL_MODE_INST_n_67,
      \m_axis_tdata_ppc_reg[52]\ => CDC_SINGLE_PIXEL_MODE_INST_n_68,
      \m_axis_tdata_ppc_reg[53]\ => CDC_SINGLE_PIXEL_MODE_INST_n_69,
      \m_axis_tdata_ppc_reg[54]\ => CDC_SINGLE_PIXEL_MODE_INST_n_70,
      \m_axis_tdata_ppc_reg[55]\ => CDC_SINGLE_PIXEL_MODE_INST_n_71,
      \m_axis_tdata_ppc_reg[56]\ => CDC_SINGLE_PIXEL_MODE_INST_n_72,
      \m_axis_tdata_ppc_reg[57]\ => CDC_SINGLE_PIXEL_MODE_INST_n_73,
      \m_axis_tdata_ppc_reg[58]\ => CDC_SINGLE_PIXEL_MODE_INST_n_74,
      \m_axis_tdata_ppc_reg[59]\ => CDC_SINGLE_PIXEL_MODE_INST_n_23,
      \m_axis_tdata_ppc_reg[59]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_19,
      \m_axis_tdata_ppc_reg[60]\ => CDC_SINGLE_PIXEL_MODE_INST_n_75,
      \m_axis_tdata_ppc_reg[61]\ => CDC_SINGLE_PIXEL_MODE_INST_n_76,
      \m_axis_tdata_ppc_reg[62]\ => CDC_SINGLE_PIXEL_MODE_INST_n_77,
      \m_axis_tdata_ppc_reg[63]\ => CDC_SINGLE_PIXEL_MODE_INST_n_78,
      \m_axis_tdata_ppc_reg[64]\ => CDC_SINGLE_PIXEL_MODE_INST_n_86,
      \m_axis_tdata_ppc_reg[65]\ => CDC_SINGLE_PIXEL_MODE_INST_n_85,
      \m_axis_tdata_ppc_reg[65]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_34,
      \m_axis_tdata_ppc_reg[66]\ => CDC_SINGLE_PIXEL_MODE_INST_n_84,
      \m_axis_tdata_ppc_reg[67]\ => CDC_SINGLE_PIXEL_MODE_INST_n_83,
      \m_axis_tdata_ppc_reg[68]\ => CDC_SINGLE_PIXEL_MODE_INST_n_82,
      \m_axis_tdata_ppc_reg[69]\ => CDC_SINGLE_PIXEL_MODE_INST_n_81,
      \m_axis_tdata_ppc_reg[70]\ => CDC_SINGLE_PIXEL_MODE_INST_n_80,
      \m_axis_tdata_ppc_reg[71]\ => CDC_SINGLE_PIXEL_MODE_INST_n_79,
      \m_axis_tdata_ppc_reg[74]\ => CDC_SINGLE_PIXEL_MODE_INST_n_21,
      \m_axis_tdata_ppc_reg[8]\ => CDC_SINGLE_PIXEL_MODE_INST_n_25,
      \m_axis_tdata_ppc_reg[8]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_3,
      \m_axis_tdata_ppc_reg[8]_1\ => \m_axis_tdata_ppc[15]_i_6_n_0\,
      \m_axis_tdata_ppc_reg[94]\ => y_only_maclk_reg_rep_n_0,
      \m_axis_tdata_ppc_reg[94]_0\ => ycrcb_422_maclk_reg_rep_n_0,
      \m_axis_tdata_ppc_reg[95]\ => \m_axis_tdata_ppc[95]_i_4_n_0\,
      \m_axis_tdata_ppc_reg[9]\ => CDC_SINGLE_PIXEL_MODE_INST_n_26,
      \m_axis_tdata_ppc_reg[9]_0\ => CDC_SINGLE_PIXEL_MODE_INST_n_4,
      m_axis_tlast => m_axis_tlast_i,
      m_axis_tlast_ppc => m_axis_tlast_ppc,
      m_axis_tready => m_axis_tready_i,
      m_axis_tuser(0) => m_axis_tuser_i(0),
      m_axis_tuser_1 => m_axis_tuser_1,
      m_axis_tuser_2_reg => enable_dsc_sync_axis,
      m_axis_tuser_2_reg_0 => m_axis_tvalid_ppc_reg_n_0,
      m_axis_tuser_ppc => m_axis_tuser_ppc,
      m_axis_tuser_ppc_0 => m_axis_tuser_ppc_0,
      m_axis_tuser_ppc_reg => CDC_SINGLE_PIXEL_MODE_INST_n_35,
      m_axis_tuser_ppc_reg_0 => CDC_SINGLE_PIXEL_MODE_INST_n_22,
      m_axis_video_tdata(95 downto 0) => m_axis_video_tdata(95 downto 0),
      \m_axis_video_tdata[95]\(95 downto 0) => m_axis_tdata_ppc(95 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tlast_0 => m_axis_tlast_ppc_reg_n_0,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser(0) => m_axis_video_tuser(0),
      m_axis_video_tvalid => m_axis_video_tvalid,
      \ppc_convert_count_reg[1]\ => \ppc_convert_count[3]_i_3_n_0\,
      \ppc_convert_count_reg[1]_0\ => \ppc_convert_count[3]_i_4_n_0\,
      \ppc_convert_count_reg[1]_1\ => \ppc_convert_count[3]_i_5_n_0\,
      \ppc_convert_count_reg[3]\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_56,
      \ppc_convert_count_reg[3]_0\(3 downto 0) => ppc_convert_count(3 downto 0),
      s_axis_tuser(0) => sof_reg_n_0,
      \syncstages_ff_reg[3][0]\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_55,
      \syncstages_ff_reg[3][1]\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_155,
      \syncstages_ff_reg[3][1]_0\ => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_156,
      valid_tran_from_axis_fifo => valid_tran_from_axis_fifo,
      vid_pixel_clk => vid_pixel_clk,
      vid_rstn => vid_rstn,
      y_only_maclk => y_only_maclk,
      ycrcb_422_maclk => ycrcb_422_maclk,
      ycrcb_422_maclk_reg_rep => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_161,
      ycrcb_422_maclk_reg_rep_0 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_162,
      ycrcb_422_maclk_reg_rep_1 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_163,
      ycrcb_422_maclk_reg_rep_2 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_164,
      ycrcb_422_maclk_reg_rep_3 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_165,
      ycrcb_422_maclk_reg_rep_4 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_166,
      ycrcb_422_maclk_reg_rep_5 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_167,
      ycrcb_422_maclk_reg_rep_6 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_168,
      ycrcb_422_maclk_reg_rep_7 => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_169
    );
hres_cntr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => hres_cntr0_carry_n_0,
      CO(6) => hres_cntr0_carry_n_1,
      CO(5) => hres_cntr0_carry_n_2,
      CO(4) => hres_cntr0_carry_n_3,
      CO(3) => hres_cntr0_carry_n_4,
      CO(2) => hres_cntr0_carry_n_5,
      CO(1) => hres_cntr0_carry_n_6,
      CO(0) => hres_cntr0_carry_n_7,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \^hres_cntr_out\(2 downto 0),
      O(7 downto 0) => p_0_in(7 downto 0),
      S(7 downto 3) => \^hres_cntr_out\(7 downto 3),
      S(2) => hres_cntr0_carry_i_1_n_0,
      S(1) => hres_cntr0_carry_i_2_n_0,
      S(0) => hres_cntr0_carry_i_3_n_0
    );
\hres_cntr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => hres_cntr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_hres_cntr0_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \hres_cntr0_carry__0_n_1\,
      CO(5) => \hres_cntr0_carry__0_n_2\,
      CO(4) => \hres_cntr0_carry__0_n_3\,
      CO(3) => \hres_cntr0_carry__0_n_4\,
      CO(2) => \hres_cntr0_carry__0_n_5\,
      CO(1) => \hres_cntr0_carry__0_n_6\,
      CO(0) => \hres_cntr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_0_in(15 downto 8),
      S(7 downto 0) => \^hres_cntr_out\(15 downto 8)
    );
hres_cntr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^hres_cntr_out\(2),
      I1 => pixel_mode_vid(2),
      O => hres_cntr0_carry_i_1_n_0
    );
hres_cntr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^hres_cntr_out\(1),
      I1 => pixel_mode_vid(1),
      O => hres_cntr0_carry_i_2_n_0
    );
hres_cntr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^hres_cntr_out\(0),
      I1 => pixel_mode_vid(0),
      O => hres_cntr0_carry_i_3_n_0
    );
\hres_cntr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => vid_hsync,
      I1 => vid_hsync_q,
      I2 => vid_rstn,
      O => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(0),
      Q => \^hres_cntr_out\(0),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(10),
      Q => \^hres_cntr_out\(10),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(11),
      Q => \^hres_cntr_out\(11),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(12),
      Q => \^hres_cntr_out\(12),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(13),
      Q => \^hres_cntr_out\(13),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(14),
      Q => \^hres_cntr_out\(14),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(15),
      Q => \^hres_cntr_out\(15),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(1),
      Q => \^hres_cntr_out\(1),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(2),
      Q => \^hres_cntr_out\(2),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(3),
      Q => \^hres_cntr_out\(3),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(4),
      Q => \^hres_cntr_out\(4),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(5),
      Q => \^hres_cntr_out\(5),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(6),
      Q => \^hres_cntr_out\(6),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(7),
      Q => \^hres_cntr_out\(7),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(8),
      Q => \^hres_cntr_out\(8),
      R => \hres_cntr[15]_i_1_n_0\
    );
\hres_cntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vid_active_video,
      D => p_0_in(9),
      Q => \^hres_cntr_out\(9),
      R => \hres_cntr[15]_i_1_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(14),
      I1 => \s_axis_tlast_i_q3_carry__0_n_9\,
      I2 => \s_axis_tlast_i_q3_carry__0_n_8\,
      I3 => \^hres_cntr_out\(15),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(12),
      I1 => \s_axis_tlast_i_q3_carry__0_n_11\,
      I2 => \^hres_cntr_out\(13),
      I3 => \s_axis_tlast_i_q3_carry__0_n_10\,
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(10),
      I1 => \s_axis_tlast_i_q3_carry__0_n_13\,
      I2 => \^hres_cntr_out\(11),
      I3 => \s_axis_tlast_i_q3_carry__0_n_12\,
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(8),
      I1 => \s_axis_tlast_i_q3_carry__0_n_15\,
      I2 => \^hres_cntr_out\(9),
      I3 => \s_axis_tlast_i_q3_carry__0_n_14\,
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(6),
      I1 => s_axis_tlast_i_q3_carry_n_9,
      I2 => \^hres_cntr_out\(7),
      I3 => s_axis_tlast_i_q3_carry_n_8,
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(4),
      I1 => s_axis_tlast_i_q3_carry_n_11,
      I2 => \^hres_cntr_out\(5),
      I3 => s_axis_tlast_i_q3_carry_n_10,
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(2),
      I1 => s_axis_tlast_i_q3_carry_n_13,
      I2 => \^hres_cntr_out\(3),
      I3 => s_axis_tlast_i_q3_carry_n_12,
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(0),
      I1 => s_axis_tlast_i_q3_carry_n_15,
      I2 => \^hres_cntr_out\(1),
      I3 => s_axis_tlast_i_q3_carry_n_14,
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(12),
      I1 => \s_axis_tlast_i_q3_carry__0_n_11\,
      I2 => \s_axis_tlast_i_q3_carry__0_n_10\,
      I3 => \^hres_cntr_out\(13),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(10),
      I1 => \s_axis_tlast_i_q3_carry__0_n_13\,
      I2 => \s_axis_tlast_i_q3_carry__0_n_12\,
      I3 => \^hres_cntr_out\(11),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(8),
      I1 => \s_axis_tlast_i_q3_carry__0_n_15\,
      I2 => \s_axis_tlast_i_q3_carry__0_n_14\,
      I3 => \^hres_cntr_out\(9),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(6),
      I1 => s_axis_tlast_i_q3_carry_n_9,
      I2 => s_axis_tlast_i_q3_carry_n_8,
      I3 => \^hres_cntr_out\(7),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(4),
      I1 => s_axis_tlast_i_q3_carry_n_11,
      I2 => s_axis_tlast_i_q3_carry_n_10,
      I3 => \^hres_cntr_out\(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(2),
      I1 => s_axis_tlast_i_q3_carry_n_13,
      I2 => s_axis_tlast_i_q3_carry_n_12,
      I3 => \^hres_cntr_out\(3),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(0),
      I1 => s_axis_tlast_i_q3_carry_n_15,
      I2 => s_axis_tlast_i_q3_carry_n_14,
      I3 => \^hres_cntr_out\(1),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(14),
      I1 => \s_axis_tlast_i_q3_carry__0_n_9\,
      I2 => \^hres_cntr_out\(15),
      I3 => \s_axis_tlast_i_q3_carry__0_n_8\,
      O => \i__carry_i_9_n_0\
    );
\m_axis_tdata_fifo_out_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(0),
      Q => p_7_in(0),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(10),
      Q => p_7_in(10),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(11),
      Q => p_7_in(11),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(12),
      Q => p_7_in(12),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(13),
      Q => p_7_in(13),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(14),
      Q => p_7_in(14),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(15),
      Q => p_7_in(15),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(16),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[16]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(17),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[17]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(18),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[18]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(19),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[19]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(1),
      Q => p_7_in(1),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(20),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[20]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(21),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[21]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(22),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[22]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(23),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[23]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(24),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[24]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(25),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[25]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(26),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[26]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(27),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[27]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(28),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[28]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(29),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[29]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(2),
      Q => p_7_in(2),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(30),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[30]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(31),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[31]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(32),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[32]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(33),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[33]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(34),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[34]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(35),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[35]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(36),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[36]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(37),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[37]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(38),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[38]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(39),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[39]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(3),
      Q => p_7_in(3),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(40),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[40]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(41),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[41]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(42),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[42]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(43),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[43]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(44),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[44]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(45),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[45]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(46),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[46]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(47),
      Q => \m_axis_tdata_fifo_out_0_reg_n_0_[47]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(4),
      Q => p_7_in(4),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(5),
      Q => p_7_in(5),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(6),
      Q => p_7_in(6),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(7),
      Q => p_7_in(7),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(8),
      Q => p_7_in(8),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tdata_fifo_out(9),
      Q => p_7_in(9),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(0),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[0]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(10),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[10]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(11),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[11]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(12),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[12]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(13),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[13]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(14),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[14]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(15),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[15]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_0_reg_n_0_[16]\,
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[16]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_0_reg_n_0_[17]\,
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[17]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_0_reg_n_0_[18]\,
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[18]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_0_reg_n_0_[19]\,
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[19]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(1),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[1]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_0_reg_n_0_[20]\,
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[20]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_0_reg_n_0_[21]\,
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[21]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_0_reg_n_0_[22]\,
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[22]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_0_reg_n_0_[23]\,
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[23]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(2),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[2]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(3),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[3]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(4),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[4]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(5),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[5]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(6),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[6]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(7),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[7]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(8),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[8]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => p_7_in(9),
      Q => \m_axis_tdata_fifo_out_1_reg_n_0_[9]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[0]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[0]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[10]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[10]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[11]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[11]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[12]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[12]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[13]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[13]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[14]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[14]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[15]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[15]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[16]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[16]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[17]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[17]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[18]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[18]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[19]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[19]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[1]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[1]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[20]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[20]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[21]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[21]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[22]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[22]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[23]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[23]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[2]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[2]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[3]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[3]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[4]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[4]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[5]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[5]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[6]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[6]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[7]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[7]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[8]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[8]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_fifo_out_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => \m_axis_tdata_fifo_out_1_reg_n_0_[9]\,
      Q => \m_axis_tdata_fifo_out_2_reg_n_0_[9]\,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_only_maclk,
      I1 => ycrcb_422_maclk,
      O => \m_axis_tdata_ppc[15]_i_6_n_0\
    );
\m_axis_tdata_ppc[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[0]\,
      I1 => ycrcb_422_maclk,
      I2 => p_7_in(0),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_fifo_out_2_reg_n_0_[16]\,
      O => \m_axis_tdata_ppc[16]_i_7_n_0\
    );
\m_axis_tdata_ppc[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[1]\,
      I1 => ycrcb_422_maclk,
      I2 => p_7_in(1),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_fifo_out_2_reg_n_0_[17]\,
      O => \m_axis_tdata_ppc[17]_i_7_n_0\
    );
\m_axis_tdata_ppc[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[2]\,
      I1 => ycrcb_422_maclk,
      I2 => p_7_in(2),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_fifo_out_2_reg_n_0_[18]\,
      O => \m_axis_tdata_ppc[18]_i_7_n_0\
    );
\m_axis_tdata_ppc[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[3]\,
      I1 => ycrcb_422_maclk,
      I2 => p_7_in(3),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_fifo_out_2_reg_n_0_[19]\,
      O => \m_axis_tdata_ppc[19]_i_7_n_0\
    );
\m_axis_tdata_ppc[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[4]\,
      I1 => ycrcb_422_maclk,
      I2 => p_7_in(4),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_fifo_out_2_reg_n_0_[20]\,
      O => \m_axis_tdata_ppc[20]_i_7_n_0\
    );
\m_axis_tdata_ppc[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[5]\,
      I1 => ycrcb_422_maclk,
      I2 => p_7_in(5),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_fifo_out_2_reg_n_0_[21]\,
      O => \m_axis_tdata_ppc[21]_i_7_n_0\
    );
\m_axis_tdata_ppc[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[6]\,
      I1 => ycrcb_422_maclk,
      I2 => p_7_in(6),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_fifo_out_2_reg_n_0_[22]\,
      O => \m_axis_tdata_ppc[22]_i_7_n_0\
    );
\m_axis_tdata_ppc[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[7]\,
      I1 => ycrcb_422_maclk,
      I2 => p_7_in(7),
      I3 => y_only_maclk,
      I4 => \m_axis_tdata_fifo_out_2_reg_n_0_[23]\,
      O => \m_axis_tdata_ppc[23]_i_9_n_0\
    );
\m_axis_tdata_ppc[32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => p_7_in(0),
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      I2 => y_only_maclk_reg_rep_n_0,
      I3 => \m_axis_tdata_fifo_out_1_reg_n_0_[8]\,
      O => \m_axis_tdata_ppc[32]_i_7_n_0\
    );
\m_axis_tdata_ppc[33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => p_7_in(1),
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      I2 => y_only_maclk_reg_rep_n_0,
      I3 => \m_axis_tdata_fifo_out_1_reg_n_0_[9]\,
      O => \m_axis_tdata_ppc[33]_i_4_n_0\
    );
\m_axis_tdata_ppc[34]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => p_7_in(2),
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      I2 => y_only_maclk_reg_rep_n_0,
      I3 => \m_axis_tdata_fifo_out_1_reg_n_0_[10]\,
      O => \m_axis_tdata_ppc[34]_i_8_n_0\
    );
\m_axis_tdata_ppc[35]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => p_7_in(3),
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      I2 => y_only_maclk_reg_rep_n_0,
      I3 => \m_axis_tdata_fifo_out_1_reg_n_0_[11]\,
      O => \m_axis_tdata_ppc[35]_i_4_n_0\
    );
\m_axis_tdata_ppc[36]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => p_7_in(4),
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      I2 => y_only_maclk_reg_rep_n_0,
      I3 => \m_axis_tdata_fifo_out_1_reg_n_0_[12]\,
      O => \m_axis_tdata_ppc[36]_i_4_n_0\
    );
\m_axis_tdata_ppc[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => p_7_in(5),
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      I2 => y_only_maclk_reg_rep_n_0,
      I3 => \m_axis_tdata_fifo_out_1_reg_n_0_[13]\,
      O => \m_axis_tdata_ppc[37]_i_4_n_0\
    );
\m_axis_tdata_ppc[38]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => p_7_in(6),
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      I2 => y_only_maclk_reg_rep_n_0,
      I3 => \m_axis_tdata_fifo_out_1_reg_n_0_[14]\,
      O => \m_axis_tdata_ppc[38]_i_4_n_0\
    );
\m_axis_tdata_ppc[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => p_7_in(7),
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      I2 => y_only_maclk_reg_rep_n_0,
      I3 => \m_axis_tdata_fifo_out_1_reg_n_0_[15]\,
      O => \m_axis_tdata_ppc[39]_i_4_n_0\
    );
\m_axis_tdata_ppc[40]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDD"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[16]\,
      I1 => y_only_maclk_reg_rep_n_0,
      I2 => p_7_in(8),
      I3 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[40]_i_4_n_0\
    );
\m_axis_tdata_ppc[41]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDD"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[17]\,
      I1 => y_only_maclk_reg_rep_n_0,
      I2 => p_7_in(9),
      I3 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[41]_i_4_n_0\
    );
\m_axis_tdata_ppc[42]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDD"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[18]\,
      I1 => y_only_maclk_reg_rep_n_0,
      I2 => p_7_in(10),
      I3 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[42]_i_4_n_0\
    );
\m_axis_tdata_ppc[43]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDD"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[19]\,
      I1 => y_only_maclk_reg_rep_n_0,
      I2 => p_7_in(11),
      I3 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[43]_i_4_n_0\
    );
\m_axis_tdata_ppc[44]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDD"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[20]\,
      I1 => y_only_maclk_reg_rep_n_0,
      I2 => p_7_in(12),
      I3 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[44]_i_4_n_0\
    );
\m_axis_tdata_ppc[45]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDD"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[21]\,
      I1 => y_only_maclk_reg_rep_n_0,
      I2 => p_7_in(13),
      I3 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[45]_i_4_n_0\
    );
\m_axis_tdata_ppc[46]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDD"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[22]\,
      I1 => y_only_maclk_reg_rep_n_0,
      I2 => p_7_in(14),
      I3 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[46]_i_4_n_0\
    );
\m_axis_tdata_ppc[47]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDD"
    )
        port map (
      I0 => \m_axis_tdata_fifo_out_1_reg_n_0_[23]\,
      I1 => y_only_maclk_reg_rep_n_0,
      I2 => p_7_in(15),
      I3 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[47]_i_6_n_0\
    );
\m_axis_tdata_ppc[95]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_only_maclk_reg_rep_n_0,
      I1 => ycrcb_422_maclk_reg_rep_n_0,
      O => \m_axis_tdata_ppc[95]_i_4_n_0\
    );
\m_axis_tdata_ppc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_153,
      Q => m_axis_tdata_ppc(0),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_143,
      Q => m_axis_tdata_ppc(10),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_142,
      Q => m_axis_tdata_ppc(11),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_141,
      Q => m_axis_tdata_ppc(12),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_140,
      Q => m_axis_tdata_ppc(13),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_139,
      Q => m_axis_tdata_ppc(14),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_138,
      Q => m_axis_tdata_ppc(15),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_137,
      Q => m_axis_tdata_ppc(16),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_136,
      Q => m_axis_tdata_ppc(17),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_135,
      Q => m_axis_tdata_ppc(18),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_134,
      Q => m_axis_tdata_ppc(19),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_152,
      Q => m_axis_tdata_ppc(1),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_133,
      Q => m_axis_tdata_ppc(20),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_132,
      Q => m_axis_tdata_ppc(21),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_131,
      Q => m_axis_tdata_ppc(22),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_130,
      Q => m_axis_tdata_ppc(23),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_129,
      Q => m_axis_tdata_ppc(24),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_128,
      Q => m_axis_tdata_ppc(25),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_127,
      Q => m_axis_tdata_ppc(26),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_126,
      Q => m_axis_tdata_ppc(27),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_125,
      Q => m_axis_tdata_ppc(28),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_124,
      Q => m_axis_tdata_ppc(29),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_151,
      Q => m_axis_tdata_ppc(2),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_123,
      Q => m_axis_tdata_ppc(30),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_122,
      Q => m_axis_tdata_ppc(31),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_121,
      Q => m_axis_tdata_ppc(32),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_120,
      Q => m_axis_tdata_ppc(33),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_119,
      Q => m_axis_tdata_ppc(34),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_118,
      Q => m_axis_tdata_ppc(35),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_117,
      Q => m_axis_tdata_ppc(36),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_116,
      Q => m_axis_tdata_ppc(37),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_115,
      Q => m_axis_tdata_ppc(38),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_114,
      Q => m_axis_tdata_ppc(39),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_150,
      Q => m_axis_tdata_ppc(3),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_113,
      Q => m_axis_tdata_ppc(40),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_112,
      Q => m_axis_tdata_ppc(41),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_111,
      Q => m_axis_tdata_ppc(42),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_110,
      Q => m_axis_tdata_ppc(43),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_109,
      Q => m_axis_tdata_ppc(44),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_108,
      Q => m_axis_tdata_ppc(45),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_107,
      Q => m_axis_tdata_ppc(46),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_106,
      Q => m_axis_tdata_ppc(47),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_105,
      Q => m_axis_tdata_ppc(48),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_104,
      Q => m_axis_tdata_ppc(49),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_149,
      Q => m_axis_tdata_ppc(4),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_103,
      Q => m_axis_tdata_ppc(50),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_102,
      Q => m_axis_tdata_ppc(51),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_101,
      Q => m_axis_tdata_ppc(52),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_100,
      Q => m_axis_tdata_ppc(53),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_99,
      Q => m_axis_tdata_ppc(54),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_98,
      Q => m_axis_tdata_ppc(55),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_97,
      Q => m_axis_tdata_ppc(56),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_96,
      Q => m_axis_tdata_ppc(57),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_95,
      Q => m_axis_tdata_ppc(58),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_94,
      Q => m_axis_tdata_ppc(59),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_148,
      Q => m_axis_tdata_ppc(5),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_93,
      Q => m_axis_tdata_ppc(60),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_92,
      Q => m_axis_tdata_ppc(61),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_91,
      Q => m_axis_tdata_ppc(62),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_90,
      Q => m_axis_tdata_ppc(63),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_89,
      Q => m_axis_tdata_ppc(64),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_88,
      Q => m_axis_tdata_ppc(65),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_87,
      Q => m_axis_tdata_ppc(66),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_86,
      Q => m_axis_tdata_ppc(67),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_85,
      Q => m_axis_tdata_ppc(68),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_84,
      Q => m_axis_tdata_ppc(69),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_147,
      Q => m_axis_tdata_ppc(6),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_83,
      Q => m_axis_tdata_ppc(70),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_82,
      Q => m_axis_tdata_ppc(71),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_81,
      Q => m_axis_tdata_ppc(72),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_80,
      Q => m_axis_tdata_ppc(73),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_79,
      Q => m_axis_tdata_ppc(74),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_78,
      Q => m_axis_tdata_ppc(75),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_77,
      Q => m_axis_tdata_ppc(76),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_76,
      Q => m_axis_tdata_ppc(77),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_75,
      Q => m_axis_tdata_ppc(78),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_74,
      Q => m_axis_tdata_ppc(79),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_146,
      Q => m_axis_tdata_ppc(7),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_73,
      Q => m_axis_tdata_ppc(80),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_72,
      Q => m_axis_tdata_ppc(81),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_71,
      Q => m_axis_tdata_ppc(82),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_70,
      Q => m_axis_tdata_ppc(83),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_69,
      Q => m_axis_tdata_ppc(84),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_68,
      Q => m_axis_tdata_ppc(85),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_67,
      Q => m_axis_tdata_ppc(86),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_66,
      Q => m_axis_tdata_ppc(87),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_65,
      Q => m_axis_tdata_ppc(88),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_64,
      Q => m_axis_tdata_ppc(89),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_145,
      Q => m_axis_tdata_ppc(8),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_63,
      Q => m_axis_tdata_ppc(90),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_62,
      Q => m_axis_tdata_ppc(91),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_61,
      Q => m_axis_tdata_ppc(92),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_60,
      Q => m_axis_tdata_ppc(93),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_59,
      Q => m_axis_tdata_ppc(94),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_58,
      Q => m_axis_tdata_ppc(95),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\m_axis_tdata_ppc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_144,
      Q => m_axis_tdata_ppc(9),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
m_axis_tlast_ppc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => m_axis_tlast_ppc,
      Q => m_axis_tlast_ppc_reg_n_0,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
m_axis_tuser_0_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tuser_i(0),
      Q => m_axis_tuser_0,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
m_axis_tuser_1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tuser_0,
      Q => m_axis_tuser_1,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
m_axis_tuser_2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => valid_tran_from_axis_fifo,
      D => m_axis_tuser_1,
      Q => m_axis_tuser_2,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
m_axis_tuser_ppc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => m_axis_tuser_ppc_0,
      Q => m_axis_tuser_ppc,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
m_axis_tvalid_ppc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => m_axis_tdata_ppc_1,
      D => CDC_SINGLE_PIXEL_MODE_INST_n_20,
      Q => m_axis_tvalid_ppc_reg_n_0,
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\pixel_mode_maclk_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pixel_mode_maclk(0),
      Q => pixel_mode_maclk_1(0),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\pixel_mode_maclk_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pixel_mode_maclk(1),
      Q => pixel_mode_maclk_1(1),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\pixel_mode_maclk_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pixel_mode_maclk(2),
      Q => pixel_mode_maclk_1(2),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\ppc_convert_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => pixel_mode_maclk_1(1),
      I1 => pixel_mode_maclk_1(0),
      I2 => ppc_convert_count(1),
      I3 => ppc_convert_count(2),
      O => \ppc_convert_count[3]_i_3_n_0\
    );
\ppc_convert_count[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixel_mode_maclk_1(2),
      I1 => ppc_convert_count(3),
      I2 => ppc_convert_count(0),
      O => \ppc_convert_count[3]_i_4_n_0\
    );
\ppc_convert_count[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ppc_convert_count(2),
      I1 => pixel_mode_maclk_1(0),
      I2 => pixel_mode_maclk_1(1),
      I3 => ppc_convert_count(1),
      O => \ppc_convert_count[3]_i_5_n_0\
    );
\ppc_convert_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_53,
      Q => ppc_convert_count(0),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\ppc_convert_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_52,
      Q => ppc_convert_count(1),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\ppc_convert_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_51,
      Q => ppc_convert_count(2),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\ppc_convert_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dp_videoaxi4s_bridge_v1_0_2_axis_inst_n_50,
      Q => ppc_convert_count(3),
      R => CDC_SINGLE_AXIS_OVERFLOW_PULSE_INST_n_1
    );
\s_axis_tdata_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \s_axis_tdata_i[89]_i_2_n_0\,
      I1 => vid_pixel0(16),
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      I4 => \s_axis_tdata_i[0]_i_2_n_0\,
      O => \s_axis_tdata_i[0]_i_1_n_0\
    );
\s_axis_tdata_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A0B0101000A000"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => \s_axis_tdata_i[81]_i_2_n_0\,
      I3 => vid_pixel0(0),
      I4 => \bpc__0\(3),
      I5 => vid_pixel0(8),
      O => \s_axis_tdata_i[0]_i_2_n_0\
    );
\s_axis_tdata_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => \s_axis_tdata_i[10]_i_2_n_0\,
      I1 => vid_pixel1(18),
      I2 => y_only_vid,
      I3 => ycrcb_422_vid,
      I4 => vid_pixel0(18),
      O => \s_axis_tdata_i[10]_i_1_n_0\
    );
\s_axis_tdata_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel0(2),
      I1 => \bpc__0\(3),
      I2 => vid_pixel0(10),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[10]_i_2_n_0\
    );
\s_axis_tdata_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => \s_axis_tdata_i[11]_i_2_n_0\,
      I1 => vid_pixel1(19),
      I2 => y_only_vid,
      I3 => ycrcb_422_vid,
      I4 => vid_pixel0(19),
      O => \s_axis_tdata_i[11]_i_1_n_0\
    );
\s_axis_tdata_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel0(3),
      I1 => \bpc__0\(3),
      I2 => vid_pixel0(11),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[11]_i_2_n_0\
    );
\s_axis_tdata_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => \s_axis_tdata_i[12]_i_2_n_0\,
      I1 => vid_pixel1(20),
      I2 => y_only_vid,
      I3 => ycrcb_422_vid,
      I4 => vid_pixel0(20),
      O => \s_axis_tdata_i[12]_i_1_n_0\
    );
\s_axis_tdata_i[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel0(4),
      I1 => \bpc__0\(3),
      I2 => vid_pixel0(12),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[12]_i_2_n_0\
    );
\s_axis_tdata_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => \s_axis_tdata_i[13]_i_2_n_0\,
      I1 => vid_pixel1(21),
      I2 => y_only_vid,
      I3 => ycrcb_422_vid,
      I4 => vid_pixel0(21),
      O => \s_axis_tdata_i[13]_i_1_n_0\
    );
\s_axis_tdata_i[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel0(5),
      I1 => \bpc__0\(3),
      I2 => vid_pixel0(13),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[13]_i_2_n_0\
    );
\s_axis_tdata_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => \s_axis_tdata_i[14]_i_2_n_0\,
      I1 => vid_pixel1(22),
      I2 => y_only_vid,
      I3 => ycrcb_422_vid,
      I4 => vid_pixel0(22),
      O => \s_axis_tdata_i[14]_i_1_n_0\
    );
\s_axis_tdata_i[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel0(6),
      I1 => \bpc__0\(3),
      I2 => vid_pixel0(14),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[14]_i_2_n_0\
    );
\s_axis_tdata_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => \s_axis_tdata_i[15]_i_2_n_0\,
      I1 => vid_pixel1(23),
      I2 => y_only_vid,
      I3 => ycrcb_422_vid,
      I4 => vid_pixel0(23),
      O => \s_axis_tdata_i[15]_i_1_n_0\
    );
\s_axis_tdata_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel0(7),
      I1 => \bpc__0\(3),
      I2 => vid_pixel0(15),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[15]_i_2_n_0\
    );
\s_axis_tdata_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FEF200000E02"
    )
        port map (
      I0 => vid_pixel0(16),
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel2(16),
      I4 => \s_axis_tdata_i[89]_i_2_n_0\,
      I5 => \s_axis_tdata_i[32]_i_2_n_0\,
      O => \s_axis_tdata_i[16]_i_1_n_0\
    );
\s_axis_tdata_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF302200003022"
    )
        port map (
      I0 => vid_pixel0(17),
      I1 => \s_axis_tdata_i[89]_i_2_n_0\,
      I2 => vid_pixel2(17),
      I3 => y_only_vid,
      I4 => ycrcb_422_vid,
      I5 => \s_axis_tdata_i[33]_i_2_n_0\,
      O => \s_axis_tdata_i[17]_i_1_n_0\
    );
\s_axis_tdata_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_axis_tdata_i[34]_i_2_n_0\,
      I1 => ycrcb_422_vid,
      I2 => vid_pixel2(18),
      I3 => y_only_vid,
      I4 => vid_pixel0(18),
      O => \s_axis_tdata_i[18]_i_1_n_0\
    );
\s_axis_tdata_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_axis_tdata_i[35]_i_2_n_0\,
      I1 => ycrcb_422_vid,
      I2 => vid_pixel2(19),
      I3 => y_only_vid,
      I4 => vid_pixel0(19),
      O => \s_axis_tdata_i[19]_i_1_n_0\
    );
\s_axis_tdata_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \s_axis_tdata_i[89]_i_2_n_0\,
      I1 => vid_pixel0(17),
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      I4 => \s_axis_tdata_i[1]_i_2_n_0\,
      O => \s_axis_tdata_i[1]_i_1_n_0\
    );
\s_axis_tdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC000C040444000"
    )
        port map (
      I0 => y_only_vid,
      I1 => \s_axis_tdata_i[81]_i_2_n_0\,
      I2 => vid_pixel0(1),
      I3 => \bpc__0\(3),
      I4 => vid_pixel0(9),
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[1]_i_2_n_0\
    );
\s_axis_tdata_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_axis_tdata_i[36]_i_2_n_0\,
      I1 => ycrcb_422_vid,
      I2 => vid_pixel2(20),
      I3 => y_only_vid,
      I4 => vid_pixel0(20),
      O => \s_axis_tdata_i[20]_i_1_n_0\
    );
\s_axis_tdata_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_axis_tdata_i[37]_i_2_n_0\,
      I1 => ycrcb_422_vid,
      I2 => vid_pixel2(21),
      I3 => y_only_vid,
      I4 => vid_pixel0(21),
      O => \s_axis_tdata_i[21]_i_1_n_0\
    );
\s_axis_tdata_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_axis_tdata_i[38]_i_2_n_0\,
      I1 => ycrcb_422_vid,
      I2 => vid_pixel2(22),
      I3 => y_only_vid,
      I4 => vid_pixel0(22),
      O => \s_axis_tdata_i[22]_i_1_n_0\
    );
\s_axis_tdata_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_axis_tdata_i[39]_i_2_n_0\,
      I1 => ycrcb_422_vid,
      I2 => vid_pixel2(23),
      I3 => y_only_vid,
      I4 => vid_pixel0(23),
      O => \s_axis_tdata_i[23]_i_1_n_0\
    );
\s_axis_tdata_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF8F0F0F0F8"
    )
        port map (
      I0 => y_only_vid,
      I1 => vid_pixel3(16),
      I2 => \s_axis_tdata_i[24]_i_2_n_0\,
      I3 => ycrcb_422_vid,
      I4 => \s_axis_tdata_i[89]_i_2_n_0\,
      I5 => vid_pixel1(16),
      O => \s_axis_tdata_i[24]_i_1_n_0\
    );
\s_axis_tdata_i[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => vid_pixel1(8),
      I1 => \bpc__0\(3),
      I2 => vid_pixel1(0),
      I3 => \s_axis_tdata_i[81]_i_2_n_0\,
      I4 => y_only_vid,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[24]_i_2_n_0\
    );
\s_axis_tdata_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B833BB00B80088"
    )
        port map (
      I0 => vid_pixel1(17),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel3(17),
      I3 => \s_axis_tdata_i[89]_i_2_n_0\,
      I4 => y_only_vid,
      I5 => \s_axis_tdata_i[25]_i_2_n_0\,
      O => \s_axis_tdata_i[25]_i_1_n_0\
    );
\s_axis_tdata_i[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => vid_pixel1(9),
      I2 => \bpc__0\(3),
      I3 => vid_pixel1(1),
      O => \s_axis_tdata_i[25]_i_2_n_0\
    );
\s_axis_tdata_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => vid_pixel1(18),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel3(18),
      I3 => y_only_vid,
      I4 => \s_axis_tdata_i[26]_i_2_n_0\,
      O => \s_axis_tdata_i[26]_i_1_n_0\
    );
\s_axis_tdata_i[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(10),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(2),
      O => \s_axis_tdata_i[26]_i_2_n_0\
    );
\s_axis_tdata_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => vid_pixel1(19),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel3(19),
      I3 => y_only_vid,
      I4 => \s_axis_tdata_i[27]_i_2_n_0\,
      O => \s_axis_tdata_i[27]_i_1_n_0\
    );
\s_axis_tdata_i[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(11),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(3),
      O => \s_axis_tdata_i[27]_i_2_n_0\
    );
\s_axis_tdata_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => vid_pixel1(20),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel3(20),
      I3 => y_only_vid,
      I4 => \s_axis_tdata_i[28]_i_2_n_0\,
      O => \s_axis_tdata_i[28]_i_1_n_0\
    );
\s_axis_tdata_i[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(12),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(4),
      O => \s_axis_tdata_i[28]_i_2_n_0\
    );
\s_axis_tdata_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => vid_pixel1(21),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel3(21),
      I3 => y_only_vid,
      I4 => \s_axis_tdata_i[29]_i_2_n_0\,
      O => \s_axis_tdata_i[29]_i_1_n_0\
    );
\s_axis_tdata_i[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(13),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(5),
      O => \s_axis_tdata_i[29]_i_2_n_0\
    );
\s_axis_tdata_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5C505C"
    )
        port map (
      I0 => \s_axis_tdata_i[10]_i_2_n_0\,
      I1 => \s_axis_tdata_i[2]_i_2_n_0\,
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      I4 => vid_pixel0(18),
      O => \s_axis_tdata_i[2]_i_1_n_0\
    );
\s_axis_tdata_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel0(10),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel0(2),
      O => \s_axis_tdata_i[2]_i_2_n_0\
    );
\s_axis_tdata_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => vid_pixel1(22),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel3(22),
      I3 => y_only_vid,
      I4 => \s_axis_tdata_i[30]_i_2_n_0\,
      O => \s_axis_tdata_i[30]_i_1_n_0\
    );
\s_axis_tdata_i[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(14),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(6),
      O => \s_axis_tdata_i[30]_i_2_n_0\
    );
\s_axis_tdata_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => vid_pixel1(23),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel3(23),
      I3 => y_only_vid,
      I4 => \s_axis_tdata_i[31]_i_2_n_0\,
      O => \s_axis_tdata_i[31]_i_1_n_0\
    );
\s_axis_tdata_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(15),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(7),
      O => \s_axis_tdata_i[31]_i_2_n_0\
    );
\s_axis_tdata_i[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5350"
    )
        port map (
      I0 => \s_axis_tdata_i[56]_i_2_n_0\,
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => \s_axis_tdata_i[32]_i_2_n_0\,
      O => \s_axis_tdata_i[32]_i_1_n_0\
    );
\s_axis_tdata_i[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => vid_pixel1(0),
      I2 => \bpc__0\(3),
      I3 => vid_pixel1(8),
      O => \s_axis_tdata_i[32]_i_2_n_0\
    );
\s_axis_tdata_i[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5350"
    )
        port map (
      I0 => \s_axis_tdata_i[57]_i_2_n_0\,
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => \s_axis_tdata_i[33]_i_2_n_0\,
      O => \s_axis_tdata_i[33]_i_1_n_0\
    );
\s_axis_tdata_i[33]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => vid_pixel1(1),
      I2 => \bpc__0\(3),
      I3 => vid_pixel1(9),
      O => \s_axis_tdata_i[33]_i_2_n_0\
    );
\s_axis_tdata_i[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => y_only_vid,
      I1 => \s_axis_tdata_i[34]_i_2_n_0\,
      I2 => \s_axis_tdata_i[58]_i_2_n_0\,
      I3 => ycrcb_422_vid,
      O => \s_axis_tdata_i[34]_i_1_n_0\
    );
\s_axis_tdata_i[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(2),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(10),
      O => \s_axis_tdata_i[34]_i_2_n_0\
    );
\s_axis_tdata_i[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => y_only_vid,
      I1 => \s_axis_tdata_i[35]_i_2_n_0\,
      I2 => \s_axis_tdata_i[59]_i_2_n_0\,
      I3 => ycrcb_422_vid,
      O => \s_axis_tdata_i[35]_i_1_n_0\
    );
\s_axis_tdata_i[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(3),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(11),
      O => \s_axis_tdata_i[35]_i_2_n_0\
    );
\s_axis_tdata_i[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => y_only_vid,
      I1 => \s_axis_tdata_i[36]_i_2_n_0\,
      I2 => \s_axis_tdata_i[60]_i_2_n_0\,
      I3 => ycrcb_422_vid,
      O => \s_axis_tdata_i[36]_i_1_n_0\
    );
\s_axis_tdata_i[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(4),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(12),
      O => \s_axis_tdata_i[36]_i_2_n_0\
    );
\s_axis_tdata_i[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => y_only_vid,
      I1 => \s_axis_tdata_i[37]_i_2_n_0\,
      I2 => \s_axis_tdata_i[61]_i_2_n_0\,
      I3 => ycrcb_422_vid,
      O => \s_axis_tdata_i[37]_i_1_n_0\
    );
\s_axis_tdata_i[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(5),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(13),
      O => \s_axis_tdata_i[37]_i_2_n_0\
    );
\s_axis_tdata_i[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => y_only_vid,
      I1 => \s_axis_tdata_i[38]_i_2_n_0\,
      I2 => \s_axis_tdata_i[62]_i_2_n_0\,
      I3 => ycrcb_422_vid,
      O => \s_axis_tdata_i[38]_i_1_n_0\
    );
\s_axis_tdata_i[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(6),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(14),
      O => \s_axis_tdata_i[38]_i_2_n_0\
    );
\s_axis_tdata_i[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => y_only_vid,
      I1 => \s_axis_tdata_i[39]_i_2_n_0\,
      I2 => \s_axis_tdata_i[63]_i_2_n_0\,
      I3 => ycrcb_422_vid,
      O => \s_axis_tdata_i[39]_i_1_n_0\
    );
\s_axis_tdata_i[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel1(7),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel1(15),
      O => \s_axis_tdata_i[39]_i_2_n_0\
    );
\s_axis_tdata_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5C505C"
    )
        port map (
      I0 => \s_axis_tdata_i[11]_i_2_n_0\,
      I1 => \s_axis_tdata_i[3]_i_2_n_0\,
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      I4 => vid_pixel0(19),
      O => \s_axis_tdata_i[3]_i_1_n_0\
    );
\s_axis_tdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel0(11),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel0(3),
      O => \s_axis_tdata_i[3]_i_2_n_0\
    );
\s_axis_tdata_i[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000404"
    )
        port map (
      I0 => y_only_vid,
      I1 => vid_pixel1(16),
      I2 => \s_axis_tdata_i[89]_i_2_n_0\,
      I3 => vid_pixel2(16),
      I4 => ycrcb_422_vid,
      O => \s_axis_tdata_i[40]_i_1_n_0\
    );
\s_axis_tdata_i[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F00044"
    )
        port map (
      I0 => y_only_vid,
      I1 => vid_pixel1(17),
      I2 => vid_pixel2(17),
      I3 => \s_axis_tdata_i[89]_i_2_n_0\,
      I4 => ycrcb_422_vid,
      O => \s_axis_tdata_i[41]_i_1_n_0\
    );
\s_axis_tdata_i[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => vid_pixel2(18),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel1(18),
      I3 => y_only_vid,
      O => \s_axis_tdata_i[42]_i_1_n_0\
    );
\s_axis_tdata_i[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => vid_pixel2(19),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel1(19),
      I3 => y_only_vid,
      O => \s_axis_tdata_i[43]_i_1_n_0\
    );
\s_axis_tdata_i[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => vid_pixel2(20),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel1(20),
      I3 => y_only_vid,
      O => \s_axis_tdata_i[44]_i_1_n_0\
    );
\s_axis_tdata_i[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => vid_pixel2(21),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel1(21),
      I3 => y_only_vid,
      O => \s_axis_tdata_i[45]_i_1_n_0\
    );
\s_axis_tdata_i[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => vid_pixel2(22),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel1(22),
      I3 => y_only_vid,
      O => \s_axis_tdata_i[46]_i_1_n_0\
    );
\s_axis_tdata_i[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => vid_pixel2(23),
      I1 => ycrcb_422_vid,
      I2 => vid_pixel1(23),
      I3 => y_only_vid,
      O => \s_axis_tdata_i[47]_i_1_n_0\
    );
\s_axis_tdata_i[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => \s_axis_tdata_i[48]_i_2_n_0\,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel3(0),
      I4 => \bpc__0\(3),
      I5 => vid_pixel3(8),
      O => \s_axis_tdata_i[48]_i_1_n_0\
    );
\s_axis_tdata_i[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => vid_pixel2(8),
      I3 => \bpc__0\(3),
      I4 => vid_pixel2(0),
      O => \s_axis_tdata_i[48]_i_2_n_0\
    );
\s_axis_tdata_i[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => \s_axis_tdata_i[49]_i_2_n_0\,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel3(1),
      I4 => \bpc__0\(3),
      I5 => vid_pixel3(9),
      O => \s_axis_tdata_i[49]_i_1_n_0\
    );
\s_axis_tdata_i[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => vid_pixel2(9),
      I3 => \bpc__0\(3),
      I4 => vid_pixel2(1),
      O => \s_axis_tdata_i[49]_i_2_n_0\
    );
\s_axis_tdata_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5C505C"
    )
        port map (
      I0 => \s_axis_tdata_i[12]_i_2_n_0\,
      I1 => \s_axis_tdata_i[4]_i_2_n_0\,
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      I4 => vid_pixel0(20),
      O => \s_axis_tdata_i[4]_i_1_n_0\
    );
\s_axis_tdata_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel0(12),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel0(4),
      O => \s_axis_tdata_i[4]_i_2_n_0\
    );
\s_axis_tdata_i[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axis_tdata_i[50]_i_2_n_0\,
      I1 => vid_pixel3(2),
      I2 => \bpc__0\(3),
      I3 => vid_pixel3(10),
      I4 => \s_axis_tdata_i[87]_i_2_n_0\,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[50]_i_1_n_0\
    );
\s_axis_tdata_i[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel2(2),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel2(10),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[50]_i_2_n_0\
    );
\s_axis_tdata_i[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axis_tdata_i[51]_i_2_n_0\,
      I1 => vid_pixel3(3),
      I2 => \bpc__0\(3),
      I3 => vid_pixel3(11),
      I4 => \s_axis_tdata_i[87]_i_2_n_0\,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[51]_i_1_n_0\
    );
\s_axis_tdata_i[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel2(3),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel2(11),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[51]_i_2_n_0\
    );
\s_axis_tdata_i[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axis_tdata_i[52]_i_2_n_0\,
      I1 => vid_pixel3(4),
      I2 => \bpc__0\(3),
      I3 => vid_pixel3(12),
      I4 => \s_axis_tdata_i[87]_i_2_n_0\,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[52]_i_1_n_0\
    );
\s_axis_tdata_i[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel2(4),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel2(12),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[52]_i_2_n_0\
    );
\s_axis_tdata_i[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axis_tdata_i[53]_i_2_n_0\,
      I1 => vid_pixel3(5),
      I2 => \bpc__0\(3),
      I3 => vid_pixel3(13),
      I4 => \s_axis_tdata_i[87]_i_2_n_0\,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[53]_i_1_n_0\
    );
\s_axis_tdata_i[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel2(5),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel2(13),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[53]_i_2_n_0\
    );
\s_axis_tdata_i[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axis_tdata_i[54]_i_2_n_0\,
      I1 => vid_pixel3(6),
      I2 => \bpc__0\(3),
      I3 => vid_pixel3(14),
      I4 => \s_axis_tdata_i[87]_i_2_n_0\,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[54]_i_1_n_0\
    );
\s_axis_tdata_i[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel2(6),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel2(14),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[54]_i_2_n_0\
    );
\s_axis_tdata_i[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axis_tdata_i[55]_i_2_n_0\,
      I1 => vid_pixel3(7),
      I2 => \bpc__0\(3),
      I3 => vid_pixel3(15),
      I4 => \s_axis_tdata_i[87]_i_2_n_0\,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[55]_i_1_n_0\
    );
\s_axis_tdata_i[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel2(7),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel2(15),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[55]_i_2_n_0\
    );
\s_axis_tdata_i[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222000F"
    )
        port map (
      I0 => vid_pixel3(16),
      I1 => \s_axis_tdata_i[89]_i_2_n_0\,
      I2 => \s_axis_tdata_i[56]_i_2_n_0\,
      I3 => y_only_vid,
      I4 => ycrcb_422_vid,
      O => \s_axis_tdata_i[56]_i_1_n_0\
    );
\s_axis_tdata_i[56]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => vid_pixel2(0),
      I2 => \bpc__0\(3),
      I3 => vid_pixel2(8),
      O => \s_axis_tdata_i[56]_i_2_n_0\
    );
\s_axis_tdata_i[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222000F"
    )
        port map (
      I0 => vid_pixel3(17),
      I1 => \s_axis_tdata_i[89]_i_2_n_0\,
      I2 => \s_axis_tdata_i[57]_i_2_n_0\,
      I3 => y_only_vid,
      I4 => ycrcb_422_vid,
      O => \s_axis_tdata_i[57]_i_1_n_0\
    );
\s_axis_tdata_i[57]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => vid_pixel2(1),
      I2 => \bpc__0\(3),
      I3 => vid_pixel2(9),
      O => \s_axis_tdata_i[57]_i_2_n_0\
    );
\s_axis_tdata_i[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F101"
    )
        port map (
      I0 => \s_axis_tdata_i[58]_i_2_n_0\,
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel3(18),
      O => \s_axis_tdata_i[58]_i_1_n_0\
    );
\s_axis_tdata_i[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel2(2),
      I1 => \bpc__0\(3),
      I2 => vid_pixel2(10),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[58]_i_2_n_0\
    );
\s_axis_tdata_i[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F101"
    )
        port map (
      I0 => \s_axis_tdata_i[59]_i_2_n_0\,
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel3(19),
      O => \s_axis_tdata_i[59]_i_1_n_0\
    );
\s_axis_tdata_i[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel2(3),
      I1 => \bpc__0\(3),
      I2 => vid_pixel2(11),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[59]_i_2_n_0\
    );
\s_axis_tdata_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5C505C"
    )
        port map (
      I0 => \s_axis_tdata_i[13]_i_2_n_0\,
      I1 => \s_axis_tdata_i[5]_i_2_n_0\,
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      I4 => vid_pixel0(21),
      O => \s_axis_tdata_i[5]_i_1_n_0\
    );
\s_axis_tdata_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel0(13),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel0(5),
      O => \s_axis_tdata_i[5]_i_2_n_0\
    );
\s_axis_tdata_i[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F101"
    )
        port map (
      I0 => \s_axis_tdata_i[60]_i_2_n_0\,
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel3(20),
      O => \s_axis_tdata_i[60]_i_1_n_0\
    );
\s_axis_tdata_i[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel2(4),
      I1 => \bpc__0\(3),
      I2 => vid_pixel2(12),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[60]_i_2_n_0\
    );
\s_axis_tdata_i[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F101"
    )
        port map (
      I0 => \s_axis_tdata_i[61]_i_2_n_0\,
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel3(21),
      O => \s_axis_tdata_i[61]_i_1_n_0\
    );
\s_axis_tdata_i[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel2(5),
      I1 => \bpc__0\(3),
      I2 => vid_pixel2(13),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[61]_i_2_n_0\
    );
\s_axis_tdata_i[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F101"
    )
        port map (
      I0 => \s_axis_tdata_i[62]_i_2_n_0\,
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel3(22),
      O => \s_axis_tdata_i[62]_i_1_n_0\
    );
\s_axis_tdata_i[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel2(6),
      I1 => \bpc__0\(3),
      I2 => vid_pixel2(14),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[62]_i_2_n_0\
    );
\s_axis_tdata_i[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F101"
    )
        port map (
      I0 => \s_axis_tdata_i[63]_i_2_n_0\,
      I1 => y_only_vid,
      I2 => ycrcb_422_vid,
      I3 => vid_pixel3(23),
      O => \s_axis_tdata_i[63]_i_1_n_0\
    );
\s_axis_tdata_i[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555775555551D"
    )
        port map (
      I0 => vid_pixel2(7),
      I1 => \bpc__0\(3),
      I2 => vid_pixel2(15),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      I5 => \bpc__0\(4),
      O => \s_axis_tdata_i[63]_i_2_n_0\
    );
\s_axis_tdata_i[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => vid_pixel2(16),
      I3 => \s_axis_tdata_i[89]_i_2_n_0\,
      O => \s_axis_tdata_i[64]_i_1_n_0\
    );
\s_axis_tdata_i[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \s_axis_tdata_i[89]_i_2_n_0\,
      I1 => vid_pixel2(17),
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      O => \s_axis_tdata_i[65]_i_1_n_0\
    );
\s_axis_tdata_i[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel2(18),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[66]_i_1_n_0\
    );
\s_axis_tdata_i[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel2(19),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[67]_i_1_n_0\
    );
\s_axis_tdata_i[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel2(20),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[68]_i_1_n_0\
    );
\s_axis_tdata_i[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel2(21),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[69]_i_1_n_0\
    );
\s_axis_tdata_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5C505C"
    )
        port map (
      I0 => \s_axis_tdata_i[14]_i_2_n_0\,
      I1 => \s_axis_tdata_i[6]_i_2_n_0\,
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      I4 => vid_pixel0(22),
      O => \s_axis_tdata_i[6]_i_1_n_0\
    );
\s_axis_tdata_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel0(14),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel0(6),
      O => \s_axis_tdata_i[6]_i_2_n_0\
    );
\s_axis_tdata_i[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel2(22),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[70]_i_1_n_0\
    );
\s_axis_tdata_i[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel2(23),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[71]_i_1_n_0\
    );
\s_axis_tdata_i[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => vid_pixel3(8),
      I1 => \bpc__0\(3),
      I2 => vid_pixel3(0),
      I3 => \s_axis_tdata_i[81]_i_2_n_0\,
      I4 => y_only_vid,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[72]_i_1_n_0\
    );
\s_axis_tdata_i[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => vid_pixel3(9),
      I1 => \bpc__0\(3),
      I2 => vid_pixel3(1),
      I3 => \s_axis_tdata_i[81]_i_2_n_0\,
      I4 => y_only_vid,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[73]_i_1_n_0\
    );
\s_axis_tdata_i[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel3(2),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(10),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[74]_i_1_n_0\
    );
\s_axis_tdata_i[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel3(3),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(11),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[75]_i_1_n_0\
    );
\s_axis_tdata_i[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel3(4),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(12),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[76]_i_1_n_0\
    );
\s_axis_tdata_i[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel3(5),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(13),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[77]_i_1_n_0\
    );
\s_axis_tdata_i[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel3(6),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(14),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[78]_i_1_n_0\
    );
\s_axis_tdata_i[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => vid_pixel3(7),
      I1 => \bpc__0\(3),
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(15),
      I4 => ycrcb_422_vid,
      I5 => y_only_vid,
      O => \s_axis_tdata_i[79]_i_1_n_0\
    );
\s_axis_tdata_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5C505C"
    )
        port map (
      I0 => \s_axis_tdata_i[15]_i_2_n_0\,
      I1 => \s_axis_tdata_i[7]_i_2_n_0\,
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      I4 => vid_pixel0(23),
      O => \s_axis_tdata_i[7]_i_1_n_0\
    );
\s_axis_tdata_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABAAAAA8A8AA"
    )
        port map (
      I0 => vid_pixel0(15),
      I1 => \bpc__0\(1),
      I2 => \bpc__0\(2),
      I3 => \bpc__0\(3),
      I4 => \bpc__0\(4),
      I5 => vid_pixel0(7),
      O => \s_axis_tdata_i[7]_i_2_n_0\
    );
\s_axis_tdata_i[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => vid_pixel3(0),
      I1 => \bpc__0\(3),
      I2 => vid_pixel3(8),
      I3 => \s_axis_tdata_i[81]_i_2_n_0\,
      I4 => y_only_vid,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[80]_i_1_n_0\
    );
\s_axis_tdata_i[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => vid_pixel3(1),
      I1 => \bpc__0\(3),
      I2 => vid_pixel3(9),
      I3 => \s_axis_tdata_i[81]_i_2_n_0\,
      I4 => y_only_vid,
      I5 => ycrcb_422_vid,
      O => \s_axis_tdata_i[81]_i_1_n_0\
    );
\s_axis_tdata_i[81]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \bpc__0\(4),
      I1 => \bpc__0\(0),
      I2 => \bpc__0\(1),
      I3 => \bpc__0\(2),
      O => \s_axis_tdata_i[81]_i_2_n_0\
    );
\s_axis_tdata_i[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101001000000"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(10),
      I4 => \bpc__0\(3),
      I5 => vid_pixel3(2),
      O => \s_axis_tdata_i[82]_i_1_n_0\
    );
\s_axis_tdata_i[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101001000000"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(11),
      I4 => \bpc__0\(3),
      I5 => vid_pixel3(3),
      O => \s_axis_tdata_i[83]_i_1_n_0\
    );
\s_axis_tdata_i[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101001000000"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(12),
      I4 => \bpc__0\(3),
      I5 => vid_pixel3(4),
      O => \s_axis_tdata_i[84]_i_1_n_0\
    );
\s_axis_tdata_i[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101001000000"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(13),
      I4 => \bpc__0\(3),
      I5 => vid_pixel3(5),
      O => \s_axis_tdata_i[85]_i_1_n_0\
    );
\s_axis_tdata_i[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101001000000"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(14),
      I4 => \bpc__0\(3),
      I5 => vid_pixel3(6),
      O => \s_axis_tdata_i[86]_i_1_n_0\
    );
\s_axis_tdata_i[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101001000000"
    )
        port map (
      I0 => ycrcb_422_vid,
      I1 => y_only_vid,
      I2 => \s_axis_tdata_i[87]_i_2_n_0\,
      I3 => vid_pixel3(15),
      I4 => \bpc__0\(3),
      I5 => vid_pixel3(7),
      O => \s_axis_tdata_i[87]_i_1_n_0\
    );
\s_axis_tdata_i[87]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => \bpc__0\(1),
      I1 => \bpc__0\(2),
      I2 => \bpc__0\(3),
      I3 => \bpc__0\(4),
      O => \s_axis_tdata_i[87]_i_2_n_0\
    );
\s_axis_tdata_i[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \s_axis_tdata_i[89]_i_2_n_0\,
      I1 => vid_pixel3(16),
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      O => \s_axis_tdata_i[88]_i_1_n_0\
    );
\s_axis_tdata_i[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \s_axis_tdata_i[89]_i_2_n_0\,
      I1 => vid_pixel3(17),
      I2 => ycrcb_422_vid,
      I3 => y_only_vid,
      O => \s_axis_tdata_i[89]_i_1_n_0\
    );
\s_axis_tdata_i[89]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF8F"
    )
        port map (
      I0 => \bpc__0\(3),
      I1 => \bpc__0\(4),
      I2 => \bpc__0\(0),
      I3 => \bpc__0\(1),
      I4 => \bpc__0\(2),
      O => \s_axis_tdata_i[89]_i_2_n_0\
    );
\s_axis_tdata_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22223000222230FF"
    )
        port map (
      I0 => vid_pixel0(16),
      I1 => \s_axis_tdata_i[89]_i_2_n_0\,
      I2 => vid_pixel1(16),
      I3 => y_only_vid,
      I4 => ycrcb_422_vid,
      I5 => \s_axis_tdata_i[8]_i_2_n_0\,
      O => \s_axis_tdata_i[8]_i_1_n_0\
    );
\s_axis_tdata_i[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => vid_pixel0(0),
      I2 => \bpc__0\(3),
      I3 => vid_pixel0(8),
      O => \s_axis_tdata_i[8]_i_2_n_0\
    );
\s_axis_tdata_i[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel3(18),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[90]_i_1_n_0\
    );
\s_axis_tdata_i[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel3(19),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[91]_i_1_n_0\
    );
\s_axis_tdata_i[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel3(20),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[92]_i_1_n_0\
    );
\s_axis_tdata_i[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel3(21),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[93]_i_1_n_0\
    );
\s_axis_tdata_i[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel3(22),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[94]_i_1_n_0\
    );
\s_axis_tdata_i[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => vid_pixel3(23),
      I1 => ycrcb_422_vid,
      I2 => y_only_vid,
      O => \s_axis_tdata_i[95]_i_1_n_0\
    );
\s_axis_tdata_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333305500003055"
    )
        port map (
      I0 => \s_axis_tdata_i[9]_i_2_n_0\,
      I1 => \s_axis_tdata_i[89]_i_2_n_0\,
      I2 => vid_pixel1(17),
      I3 => y_only_vid,
      I4 => ycrcb_422_vid,
      I5 => vid_pixel0(17),
      O => \s_axis_tdata_i[9]_i_1_n_0\
    );
\s_axis_tdata_i[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \s_axis_tdata_i[81]_i_2_n_0\,
      I1 => vid_pixel0(1),
      I2 => \bpc__0\(3),
      I3 => vid_pixel0(9),
      O => \s_axis_tdata_i[9]_i_2_n_0\
    );
\s_axis_tdata_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[0]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[0]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[10]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[10]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[11]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[11]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[12]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[12]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[13]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[13]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[14]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[14]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[15]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[15]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[16]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[16]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[17]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[17]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[18]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[18]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[19]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[19]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[1]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[1]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[20]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[20]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[21]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[21]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[22]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[22]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[23]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[23]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[24]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[24]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[25]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[25]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[26]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[26]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[27]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[27]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[28]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[28]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[29]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[29]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[2]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[2]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[30]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[30]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[31]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[31]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[32]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[32]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[33]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[33]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[34]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[34]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[35]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[35]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[36]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[36]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[37]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[37]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[38]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[38]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[39]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[39]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[3]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[3]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[40]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[40]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[41]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[41]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[42]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[42]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[43]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[43]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[44]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[44]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[45]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[45]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[46]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[46]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[47]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[47]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[48]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[48]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[49]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[49]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[4]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[4]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[50]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[50]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[51]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[51]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[52]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[52]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[53]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[53]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[54]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[54]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[55]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[55]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[56]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[56]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[57]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[57]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[58]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[58]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[59]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[59]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[5]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[5]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[60]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[60]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[61]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[61]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[62]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[62]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[63]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[63]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[64]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[64]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[65]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[65]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[66]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[66]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[67]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[67]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[68]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[68]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[69]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[69]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[6]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[6]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[70]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[70]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[71]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[71]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[72]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[72]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[73]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[73]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[74]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[74]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[75]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[75]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[76]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[76]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[77]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[77]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[78]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[78]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[79]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[79]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[7]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[7]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[80]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[80]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[81]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[81]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[82]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[82]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[83]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[83]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[84]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[84]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[85]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[85]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[86]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[86]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[87]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[87]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[88]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[88]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[89]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[89]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[8]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[8]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[90]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[90]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[91]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[91]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[92]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[92]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[93]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[93]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[94]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[94]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[95]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[95]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
\s_axis_tdata_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => \s_axis_tdata_i[9]_i_1_n_0\,
      Q => \s_axis_tdata_i_reg_n_0_[9]\,
      R => \hres_cntr[15]_i_1_n_0\
    );
s_axis_tlast_i_q1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => s_axis_tlast_i_q110_in,
      CO(6) => s_axis_tlast_i_q1_carry_n_1,
      CO(5) => s_axis_tlast_i_q1_carry_n_2,
      CO(4) => s_axis_tlast_i_q1_carry_n_3,
      CO(3) => s_axis_tlast_i_q1_carry_n_4,
      CO(2) => s_axis_tlast_i_q1_carry_n_5,
      CO(1) => s_axis_tlast_i_q1_carry_n_6,
      CO(0) => s_axis_tlast_i_q1_carry_n_7,
      DI(7) => s_axis_tlast_i_q1_carry_i_1_n_0,
      DI(6) => s_axis_tlast_i_q1_carry_i_2_n_0,
      DI(5) => s_axis_tlast_i_q1_carry_i_3_n_0,
      DI(4) => s_axis_tlast_i_q1_carry_i_4_n_0,
      DI(3) => s_axis_tlast_i_q1_carry_i_5_n_0,
      DI(2) => s_axis_tlast_i_q1_carry_i_6_n_0,
      DI(1) => s_axis_tlast_i_q1_carry_i_7_n_0,
      DI(0) => s_axis_tlast_i_q1_carry_i_8_n_0,
      O(7 downto 0) => NLW_s_axis_tlast_i_q1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => s_axis_tlast_i_q1_carry_i_9_n_0,
      S(6) => s_axis_tlast_i_q1_carry_i_10_n_0,
      S(5) => s_axis_tlast_i_q1_carry_i_11_n_0,
      S(4) => s_axis_tlast_i_q1_carry_i_12_n_0,
      S(3) => s_axis_tlast_i_q1_carry_i_13_n_0,
      S(2) => s_axis_tlast_i_q1_carry_i_14_n_0,
      S(1) => s_axis_tlast_i_q1_carry_i_15_n_0,
      S(0) => s_axis_tlast_i_q1_carry_i_16_n_0
    );
s_axis_tlast_i_q1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(14),
      I1 => s_axis_tlast_i_q2(14),
      I2 => s_axis_tlast_i_q2(15),
      I3 => \^hres_cntr_out\(15),
      O => s_axis_tlast_i_q1_carry_i_1_n_0
    );
s_axis_tlast_i_q1_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(12),
      I1 => s_axis_tlast_i_q2(12),
      I2 => \^hres_cntr_out\(13),
      I3 => s_axis_tlast_i_q2(13),
      O => s_axis_tlast_i_q1_carry_i_10_n_0
    );
s_axis_tlast_i_q1_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(10),
      I1 => s_axis_tlast_i_q2(10),
      I2 => \^hres_cntr_out\(11),
      I3 => s_axis_tlast_i_q2(11),
      O => s_axis_tlast_i_q1_carry_i_11_n_0
    );
s_axis_tlast_i_q1_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(8),
      I1 => s_axis_tlast_i_q2(8),
      I2 => \^hres_cntr_out\(9),
      I3 => s_axis_tlast_i_q2(9),
      O => s_axis_tlast_i_q1_carry_i_12_n_0
    );
s_axis_tlast_i_q1_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(6),
      I1 => s_axis_tlast_i_q2(6),
      I2 => \^hres_cntr_out\(7),
      I3 => s_axis_tlast_i_q2(7),
      O => s_axis_tlast_i_q1_carry_i_13_n_0
    );
s_axis_tlast_i_q1_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(4),
      I1 => s_axis_tlast_i_q2(4),
      I2 => \^hres_cntr_out\(5),
      I3 => s_axis_tlast_i_q2(5),
      O => s_axis_tlast_i_q1_carry_i_14_n_0
    );
s_axis_tlast_i_q1_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(2),
      I1 => s_axis_tlast_i_q2(2),
      I2 => \^hres_cntr_out\(3),
      I3 => s_axis_tlast_i_q2(3),
      O => s_axis_tlast_i_q1_carry_i_15_n_0
    );
s_axis_tlast_i_q1_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(0),
      I1 => dp_hres(0),
      I2 => \^hres_cntr_out\(1),
      I3 => s_axis_tlast_i_q2(1),
      O => s_axis_tlast_i_q1_carry_i_16_n_0
    );
s_axis_tlast_i_q1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(12),
      I1 => s_axis_tlast_i_q2(12),
      I2 => s_axis_tlast_i_q2(13),
      I3 => \^hres_cntr_out\(13),
      O => s_axis_tlast_i_q1_carry_i_2_n_0
    );
s_axis_tlast_i_q1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(10),
      I1 => s_axis_tlast_i_q2(10),
      I2 => s_axis_tlast_i_q2(11),
      I3 => \^hres_cntr_out\(11),
      O => s_axis_tlast_i_q1_carry_i_3_n_0
    );
s_axis_tlast_i_q1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(8),
      I1 => s_axis_tlast_i_q2(8),
      I2 => s_axis_tlast_i_q2(9),
      I3 => \^hres_cntr_out\(9),
      O => s_axis_tlast_i_q1_carry_i_4_n_0
    );
s_axis_tlast_i_q1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(6),
      I1 => s_axis_tlast_i_q2(6),
      I2 => s_axis_tlast_i_q2(7),
      I3 => \^hres_cntr_out\(7),
      O => s_axis_tlast_i_q1_carry_i_5_n_0
    );
s_axis_tlast_i_q1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(4),
      I1 => s_axis_tlast_i_q2(4),
      I2 => s_axis_tlast_i_q2(5),
      I3 => \^hres_cntr_out\(5),
      O => s_axis_tlast_i_q1_carry_i_6_n_0
    );
s_axis_tlast_i_q1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(2),
      I1 => s_axis_tlast_i_q2(2),
      I2 => s_axis_tlast_i_q2(3),
      I3 => \^hres_cntr_out\(3),
      O => s_axis_tlast_i_q1_carry_i_7_n_0
    );
s_axis_tlast_i_q1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hres_cntr_out\(0),
      I1 => dp_hres(0),
      I2 => s_axis_tlast_i_q2(1),
      I3 => \^hres_cntr_out\(1),
      O => s_axis_tlast_i_q1_carry_i_8_n_0
    );
s_axis_tlast_i_q1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hres_cntr_out\(14),
      I1 => s_axis_tlast_i_q2(14),
      I2 => \^hres_cntr_out\(15),
      I3 => s_axis_tlast_i_q2(15),
      O => s_axis_tlast_i_q1_carry_i_9_n_0
    );
\s_axis_tlast_i_q1_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => s_axis_tlast_i_q1,
      CO(6) => \s_axis_tlast_i_q1_inferred__0/i__carry_n_1\,
      CO(5) => \s_axis_tlast_i_q1_inferred__0/i__carry_n_2\,
      CO(4) => \s_axis_tlast_i_q1_inferred__0/i__carry_n_3\,
      CO(3) => \s_axis_tlast_i_q1_inferred__0/i__carry_n_4\,
      CO(2) => \s_axis_tlast_i_q1_inferred__0/i__carry_n_5\,
      CO(1) => \s_axis_tlast_i_q1_inferred__0/i__carry_n_6\,
      CO(0) => \s_axis_tlast_i_q1_inferred__0/i__carry_n_7\,
      DI(7) => \i__carry_i_1_n_0\,
      DI(6) => \i__carry_i_2_n_0\,
      DI(5) => \i__carry_i_3_n_0\,
      DI(4) => \i__carry_i_4_n_0\,
      DI(3) => \i__carry_i_5_n_0\,
      DI(2) => \i__carry_i_6_n_0\,
      DI(1) => \i__carry_i_7_n_0\,
      DI(0) => \i__carry_i_8_n_0\,
      O(7 downto 0) => \NLW_s_axis_tlast_i_q1_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \i__carry_i_9_n_0\,
      S(6) => \i__carry_i_10_n_0\,
      S(5) => \i__carry_i_11_n_0\,
      S(4) => \i__carry_i_12_n_0\,
      S(3) => \i__carry_i_13_n_0\,
      S(2) => \i__carry_i_14_n_0\,
      S(1) => \i__carry_i_15_n_0\,
      S(0) => \i__carry_i_16_n_0\
    );
s_axis_tlast_i_q2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => s_axis_tlast_i_q2_carry_n_0,
      CO(6) => s_axis_tlast_i_q2_carry_n_1,
      CO(5) => s_axis_tlast_i_q2_carry_n_2,
      CO(4) => s_axis_tlast_i_q2_carry_n_3,
      CO(3) => s_axis_tlast_i_q2_carry_n_4,
      CO(2) => s_axis_tlast_i_q2_carry_n_5,
      CO(1) => s_axis_tlast_i_q2_carry_n_6,
      CO(0) => s_axis_tlast_i_q2_carry_n_7,
      DI(7 downto 4) => dp_hres(7 downto 4),
      DI(3) => CDC_SINGLE_PIXEL_MODE_INST_1_n_7,
      DI(2) => CDC_SINGLE_PIXEL_MODE_INST_1_n_8,
      DI(1) => CDC_SINGLE_PIXEL_MODE_INST_1_n_9,
      DI(0) => '0',
      O(7 downto 0) => s_axis_tlast_i_q2(8 downto 1),
      S(7) => s_axis_tlast_i_q2_carry_i_4_n_0,
      S(6) => s_axis_tlast_i_q2_carry_i_5_n_0,
      S(5) => s_axis_tlast_i_q2_carry_i_6_n_0,
      S(4) => s_axis_tlast_i_q2_carry_i_7_n_0,
      S(3) => CDC_SINGLE_PIXEL_MODE_INST_1_n_3,
      S(2) => CDC_SINGLE_PIXEL_MODE_INST_1_n_4,
      S(1) => CDC_SINGLE_PIXEL_MODE_INST_1_n_5,
      S(0) => CDC_SINGLE_PIXEL_MODE_INST_1_n_6
    );
\s_axis_tlast_i_q2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => s_axis_tlast_i_q2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_s_axis_tlast_i_q2_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \s_axis_tlast_i_q2_carry__0_n_2\,
      CO(4) => \s_axis_tlast_i_q2_carry__0_n_3\,
      CO(3) => \s_axis_tlast_i_q2_carry__0_n_4\,
      CO(2) => \s_axis_tlast_i_q2_carry__0_n_5\,
      CO(1) => \s_axis_tlast_i_q2_carry__0_n_6\,
      CO(0) => \s_axis_tlast_i_q2_carry__0_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => dp_hres(13 downto 8),
      O(7) => \NLW_s_axis_tlast_i_q2_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => s_axis_tlast_i_q2(15 downto 9),
      S(7) => '0',
      S(6) => \s_axis_tlast_i_q2_carry__0_i_1_n_0\,
      S(5) => \s_axis_tlast_i_q2_carry__0_i_2_n_0\,
      S(4) => \s_axis_tlast_i_q2_carry__0_i_3_n_0\,
      S(3) => \s_axis_tlast_i_q2_carry__0_i_4_n_0\,
      S(2) => \s_axis_tlast_i_q2_carry__0_i_5_n_0\,
      S(1) => \s_axis_tlast_i_q2_carry__0_i_6_n_0\,
      S(0) => \s_axis_tlast_i_q2_carry__0_i_7_n_0\
    );
\s_axis_tlast_i_q2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(14),
      I1 => dp_hres(15),
      O => \s_axis_tlast_i_q2_carry__0_i_1_n_0\
    );
\s_axis_tlast_i_q2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(13),
      I1 => dp_hres(14),
      O => \s_axis_tlast_i_q2_carry__0_i_2_n_0\
    );
\s_axis_tlast_i_q2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(12),
      I1 => dp_hres(13),
      O => \s_axis_tlast_i_q2_carry__0_i_3_n_0\
    );
\s_axis_tlast_i_q2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(11),
      I1 => dp_hres(12),
      O => \s_axis_tlast_i_q2_carry__0_i_4_n_0\
    );
\s_axis_tlast_i_q2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(10),
      I1 => dp_hres(11),
      O => \s_axis_tlast_i_q2_carry__0_i_5_n_0\
    );
\s_axis_tlast_i_q2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(9),
      I1 => dp_hres(10),
      O => \s_axis_tlast_i_q2_carry__0_i_6_n_0\
    );
\s_axis_tlast_i_q2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(8),
      I1 => dp_hres(9),
      O => \s_axis_tlast_i_q2_carry__0_i_7_n_0\
    );
s_axis_tlast_i_q2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(7),
      I1 => dp_hres(8),
      O => s_axis_tlast_i_q2_carry_i_4_n_0
    );
s_axis_tlast_i_q2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(6),
      I1 => dp_hres(7),
      O => s_axis_tlast_i_q2_carry_i_5_n_0
    );
s_axis_tlast_i_q2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(5),
      I1 => dp_hres(6),
      O => s_axis_tlast_i_q2_carry_i_6_n_0
    );
s_axis_tlast_i_q2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dp_hres(4),
      I1 => dp_hres(5),
      O => s_axis_tlast_i_q2_carry_i_7_n_0
    );
s_axis_tlast_i_q3_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => s_axis_tlast_i_q3_carry_n_0,
      CO(6) => s_axis_tlast_i_q3_carry_n_1,
      CO(5) => s_axis_tlast_i_q3_carry_n_2,
      CO(4) => s_axis_tlast_i_q3_carry_n_3,
      CO(3) => s_axis_tlast_i_q3_carry_n_4,
      CO(2) => s_axis_tlast_i_q3_carry_n_5,
      CO(1) => s_axis_tlast_i_q3_carry_n_6,
      CO(0) => s_axis_tlast_i_q3_carry_n_7,
      DI(7 downto 0) => dp_hres(7 downto 0),
      O(7) => s_axis_tlast_i_q3_carry_n_8,
      O(6) => s_axis_tlast_i_q3_carry_n_9,
      O(5) => s_axis_tlast_i_q3_carry_n_10,
      O(4) => s_axis_tlast_i_q3_carry_n_11,
      O(3) => s_axis_tlast_i_q3_carry_n_12,
      O(2) => s_axis_tlast_i_q3_carry_n_13,
      O(1) => s_axis_tlast_i_q3_carry_n_14,
      O(0) => s_axis_tlast_i_q3_carry_n_15,
      S(7) => s_axis_tlast_i_q3_carry_i_1_n_0,
      S(6) => s_axis_tlast_i_q3_carry_i_2_n_0,
      S(5) => s_axis_tlast_i_q3_carry_i_3_n_0,
      S(4) => s_axis_tlast_i_q3_carry_i_4_n_0,
      S(3) => s_axis_tlast_i_q3_carry_i_5_n_0,
      S(2) => CDC_SINGLE_PIXEL_MODE_INST_1_n_10,
      S(1) => CDC_SINGLE_PIXEL_MODE_INST_1_n_11,
      S(0) => CDC_SINGLE_PIXEL_MODE_INST_1_n_12
    );
\s_axis_tlast_i_q3_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => s_axis_tlast_i_q3_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_s_axis_tlast_i_q3_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \s_axis_tlast_i_q3_carry__0_n_1\,
      CO(5) => \s_axis_tlast_i_q3_carry__0_n_2\,
      CO(4) => \s_axis_tlast_i_q3_carry__0_n_3\,
      CO(3) => \s_axis_tlast_i_q3_carry__0_n_4\,
      CO(2) => \s_axis_tlast_i_q3_carry__0_n_5\,
      CO(1) => \s_axis_tlast_i_q3_carry__0_n_6\,
      CO(0) => \s_axis_tlast_i_q3_carry__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => dp_hres(14 downto 8),
      O(7) => \s_axis_tlast_i_q3_carry__0_n_8\,
      O(6) => \s_axis_tlast_i_q3_carry__0_n_9\,
      O(5) => \s_axis_tlast_i_q3_carry__0_n_10\,
      O(4) => \s_axis_tlast_i_q3_carry__0_n_11\,
      O(3) => \s_axis_tlast_i_q3_carry__0_n_12\,
      O(2) => \s_axis_tlast_i_q3_carry__0_n_13\,
      O(1) => \s_axis_tlast_i_q3_carry__0_n_14\,
      O(0) => \s_axis_tlast_i_q3_carry__0_n_15\,
      S(7) => \s_axis_tlast_i_q3_carry__0_i_1_n_0\,
      S(6) => \s_axis_tlast_i_q3_carry__0_i_2_n_0\,
      S(5) => \s_axis_tlast_i_q3_carry__0_i_3_n_0\,
      S(4) => \s_axis_tlast_i_q3_carry__0_i_4_n_0\,
      S(3) => \s_axis_tlast_i_q3_carry__0_i_5_n_0\,
      S(2) => \s_axis_tlast_i_q3_carry__0_i_6_n_0\,
      S(1) => \s_axis_tlast_i_q3_carry__0_i_7_n_0\,
      S(0) => \s_axis_tlast_i_q3_carry__0_i_8_n_0\
    );
\s_axis_tlast_i_q3_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(15),
      O => \s_axis_tlast_i_q3_carry__0_i_1_n_0\
    );
\s_axis_tlast_i_q3_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(14),
      O => \s_axis_tlast_i_q3_carry__0_i_2_n_0\
    );
\s_axis_tlast_i_q3_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(13),
      O => \s_axis_tlast_i_q3_carry__0_i_3_n_0\
    );
\s_axis_tlast_i_q3_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(12),
      O => \s_axis_tlast_i_q3_carry__0_i_4_n_0\
    );
\s_axis_tlast_i_q3_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(11),
      O => \s_axis_tlast_i_q3_carry__0_i_5_n_0\
    );
\s_axis_tlast_i_q3_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(10),
      O => \s_axis_tlast_i_q3_carry__0_i_6_n_0\
    );
\s_axis_tlast_i_q3_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(9),
      O => \s_axis_tlast_i_q3_carry__0_i_7_n_0\
    );
\s_axis_tlast_i_q3_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(8),
      O => \s_axis_tlast_i_q3_carry__0_i_8_n_0\
    );
s_axis_tlast_i_q3_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(7),
      O => s_axis_tlast_i_q3_carry_i_1_n_0
    );
s_axis_tlast_i_q3_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(6),
      O => s_axis_tlast_i_q3_carry_i_2_n_0
    );
s_axis_tlast_i_q3_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(5),
      O => s_axis_tlast_i_q3_carry_i_3_n_0
    );
s_axis_tlast_i_q3_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(4),
      O => s_axis_tlast_i_q3_carry_i_4_n_0
    );
s_axis_tlast_i_q3_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dp_hres(3),
      O => s_axis_tlast_i_q3_carry_i_5_n_0
    );
s_axis_tlast_i_q_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF88"
    )
        port map (
      I0 => s_axis_tlast_i_q110_in,
      I1 => vid_active_video,
      I2 => s_axis_tlast_i_q1,
      I3 => s_axis_tlast_i_q,
      O => s_axis_tlast_i_q_i_1_n_0
    );
s_axis_tlast_i_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => s_axis_tlast_i_q_i_1_n_0,
      Q => s_axis_tlast_i_q,
      R => \hres_cntr[15]_i_1_n_0\
    );
s_axis_tlast_i_qq_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vid_rstn,
      I1 => s_axis_tlast_i_q,
      O => s_axis_tlast_i_qq3_out
    );
s_axis_tlast_i_qq_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => s_axis_tlast_i_qq3_out,
      Q => \^debug_port\(1),
      R => '0'
    );
s_axis_tvalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => vid_active_video,
      Q => \^debug_port\(0),
      R => \hres_cntr[15]_i_1_n_0\
    );
sof_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sof_reg_n_0,
      I1 => vid_active_video,
      I2 => vid_vsync_starts,
      O => sof_i_1_n_0
    );
sof_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => sof_i_1_n_0,
      Q => sof_reg_n_0,
      R => s_axis_tvalid_i1
    );
vid_hsync_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => vid_hsync,
      Q => vid_hsync_q,
      R => s_axis_tvalid_i1
    );
vid_vsync_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => vid_vsync,
      Q => vid_vsync_q,
      R => s_axis_tvalid_i1
    );
vid_vsync_starts_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => vid_vsync_q,
      I1 => vid_vsync,
      I2 => vid_active_video,
      I3 => vid_vsync_starts,
      O => vid_vsync_starts_i_1_n_0
    );
vid_vsync_starts_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => vid_vsync_starts_i_1_n_0,
      Q => vid_vsync_starts,
      R => s_axis_tvalid_i1
    );
vres_cntr_out0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^vres_cntr_out\(0),
      CI_TOP => '0',
      CO(7) => vres_cntr_out0_carry_n_0,
      CO(6) => vres_cntr_out0_carry_n_1,
      CO(5) => vres_cntr_out0_carry_n_2,
      CO(4) => vres_cntr_out0_carry_n_3,
      CO(3) => vres_cntr_out0_carry_n_4,
      CO(2) => vres_cntr_out0_carry_n_5,
      CO(1) => vres_cntr_out0_carry_n_6,
      CO(0) => vres_cntr_out0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => \^vres_cntr_out\(8 downto 1)
    );
\vres_cntr_out0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => vres_cntr_out0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_vres_cntr_out0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \vres_cntr_out0_carry__0_n_2\,
      CO(4) => \vres_cntr_out0_carry__0_n_3\,
      CO(3) => \vres_cntr_out0_carry__0_n_4\,
      CO(2) => \vres_cntr_out0_carry__0_n_5\,
      CO(1) => \vres_cntr_out0_carry__0_n_6\,
      CO(0) => \vres_cntr_out0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_vres_cntr_out0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__0\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \^vres_cntr_out\(15 downto 9)
    );
\vres_cntr_out[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vres_cntr_out\(0),
      O => \p_0_in__0\(0)
    );
\vres_cntr_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => vid_vsync,
      I1 => vid_vsync_q,
      I2 => vid_rstn,
      O => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^debug_port\(1),
      I1 => \^debug_port\(0),
      O => vres_cntr_out0
    );
\vres_cntr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(0),
      Q => \^vres_cntr_out\(0),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(10),
      Q => \^vres_cntr_out\(10),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(11),
      Q => \^vres_cntr_out\(11),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(12),
      Q => \^vres_cntr_out\(12),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(13),
      Q => \^vres_cntr_out\(13),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(14),
      Q => \^vres_cntr_out\(14),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(15),
      Q => \^vres_cntr_out\(15),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(1),
      Q => \^vres_cntr_out\(1),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(2),
      Q => \^vres_cntr_out\(2),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(3),
      Q => \^vres_cntr_out\(3),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(4),
      Q => \^vres_cntr_out\(4),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(5),
      Q => \^vres_cntr_out\(5),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(6),
      Q => \^vres_cntr_out\(6),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(7),
      Q => \^vres_cntr_out\(7),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(8),
      Q => \^vres_cntr_out\(8),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
\vres_cntr_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => vres_cntr_out0,
      D => \p_0_in__0\(9),
      Q => \^vres_cntr_out\(9),
      R => \vres_cntr_out[15]_i_1_n_0\
    );
y_only_maclk_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => y_only_maclk0,
      Q => y_only_maclk,
      R => '0'
    );
y_only_maclk_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => CDC_SINGLE_COLOR_FORMAT_INST_n_2,
      Q => y_only_maclk_reg_rep_n_0,
      R => '0'
    );
y_only_vid_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => y_only_vid0,
      Q => y_only_vid,
      R => '0'
    );
ycrcb_422_maclk_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ycrcb_422_maclk0,
      Q => ycrcb_422_maclk,
      R => '0'
    );
ycrcb_422_maclk_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => CDC_SINGLE_COLOR_FORMAT_INST_n_3,
      Q => ycrcb_422_maclk_reg_rep_n_0,
      R => '0'
    );
ycrcb_422_vid_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => ycrcb_422_vid0,
      Q => ycrcb_422_vid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 is
  port (
    dp_hres : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pixel_mode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bpc : in STD_LOGIC_VECTOR ( 2 downto 0 );
    color_format : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_pixel_clk : in STD_LOGIC;
    vid_reset : in STD_LOGIC;
    vid_active_video : in STD_LOGIC;
    vid_valid_per_pixel : in STD_LOGIC_VECTOR ( 11 downto 0 );
    vid_last : in STD_LOGIC;
    vid_vsync : in STD_LOGIC;
    vid_hsync : in STD_LOGIC;
    vid_pixel0 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    vid_pixel1 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    vid_pixel2 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    vid_pixel3 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    enable_dsc : in STD_LOGIC;
    num_active_lanes : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_video_tvalid : out STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    vtd_active_video : out STD_LOGIC;
    vtd_vsync : out STD_LOGIC;
    vtd_hsync : out STD_LOGIC;
    wr_error : out STD_LOGIC;
    rd_error : out STD_LOGIC;
    hres_cntr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    vres_cntr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    debug_port : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dsc_debug_bus_bridge : out STD_LOGIC_VECTOR ( 205 downto 0 )
  );
  attribute C_ENABLE_420_FOR_MAX_8k30 : string;
  attribute C_ENABLE_420_FOR_MAX_8k30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "1'b0";
  attribute C_ENABLE_420_FOR_MAX_8k60 : string;
  attribute C_ENABLE_420_FOR_MAX_8k60 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "1'b0";
  attribute C_ENABLE_DSC : string;
  attribute C_ENABLE_DSC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "1'b0";
  attribute C_ENABLE_DSC_DUMMY_BYTES_IN_RX : string;
  attribute C_ENABLE_DSC_DUMMY_BYTES_IN_RX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "1'b0";
  attribute C_ENABLE_INTERNAL_REMAP : string;
  attribute C_ENABLE_INTERNAL_REMAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "1'b1";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "zynquplus";
  attribute C_MAX_BPC : integer;
  attribute C_MAX_BPC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is 8;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is 96;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH_BRIDGE_OUTPUT : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH_BRIDGE_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is 96;
  attribute C_PPC : integer;
  attribute C_PPC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is 4;
  attribute C_START_DSC_BYTE_FROM_LSB : string;
  attribute C_START_DSC_BYTE_FROM_LSB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "1'b1";
  attribute C_UG934_COMPLIANCE : string;
  attribute C_UG934_COMPLIANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "1'b1";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is "yes";
  attribute pDW_OUTPUT : integer;
  attribute pDW_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 : entity is 192;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \^debug_port\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal vid_rstn : STD_LOGIC;
  signal vid_rstn_axis_clk : STD_LOGIC;
  signal vid_rstn_i_1_n_0 : STD_LOGIC;
  signal vid_rstn_sync : STD_LOGIC;
begin
  debug_port(4) <= \^debug_port\(4);
  debug_port(3) <= \^debug_port\(4);
  debug_port(2) <= \<const0>\;
  debug_port(1) <= \<const0>\;
  debug_port(0) <= \^debug_port\(0);
  dsc_debug_bus_bridge(205) <= \<const0>\;
  dsc_debug_bus_bridge(204) <= \<const0>\;
  dsc_debug_bus_bridge(203) <= \<const0>\;
  dsc_debug_bus_bridge(202) <= \<const0>\;
  dsc_debug_bus_bridge(201) <= \<const0>\;
  dsc_debug_bus_bridge(200) <= \<const0>\;
  dsc_debug_bus_bridge(199) <= \<const0>\;
  dsc_debug_bus_bridge(198) <= \<const0>\;
  dsc_debug_bus_bridge(197) <= \<const0>\;
  dsc_debug_bus_bridge(196) <= \<const0>\;
  dsc_debug_bus_bridge(195) <= \<const0>\;
  dsc_debug_bus_bridge(194) <= \<const0>\;
  dsc_debug_bus_bridge(193) <= \<const0>\;
  dsc_debug_bus_bridge(192) <= \<const0>\;
  dsc_debug_bus_bridge(191) <= \<const0>\;
  dsc_debug_bus_bridge(190) <= \<const0>\;
  dsc_debug_bus_bridge(189) <= \<const0>\;
  dsc_debug_bus_bridge(188) <= \<const0>\;
  dsc_debug_bus_bridge(187) <= \<const0>\;
  dsc_debug_bus_bridge(186) <= \<const0>\;
  dsc_debug_bus_bridge(185) <= \<const0>\;
  dsc_debug_bus_bridge(184) <= \<const0>\;
  dsc_debug_bus_bridge(183) <= \<const0>\;
  dsc_debug_bus_bridge(182) <= \<const0>\;
  dsc_debug_bus_bridge(181) <= \<const0>\;
  dsc_debug_bus_bridge(180) <= \<const0>\;
  dsc_debug_bus_bridge(179) <= \<const0>\;
  dsc_debug_bus_bridge(178) <= \<const0>\;
  dsc_debug_bus_bridge(177) <= \<const0>\;
  dsc_debug_bus_bridge(176) <= \<const0>\;
  dsc_debug_bus_bridge(175) <= \<const0>\;
  dsc_debug_bus_bridge(174) <= \<const0>\;
  dsc_debug_bus_bridge(173) <= \<const0>\;
  dsc_debug_bus_bridge(172) <= \<const0>\;
  dsc_debug_bus_bridge(171) <= \<const0>\;
  dsc_debug_bus_bridge(170) <= \<const0>\;
  dsc_debug_bus_bridge(169) <= \<const0>\;
  dsc_debug_bus_bridge(168) <= \<const0>\;
  dsc_debug_bus_bridge(167) <= \<const0>\;
  dsc_debug_bus_bridge(166) <= \<const0>\;
  dsc_debug_bus_bridge(165) <= \<const0>\;
  dsc_debug_bus_bridge(164) <= \<const0>\;
  dsc_debug_bus_bridge(163) <= \<const0>\;
  dsc_debug_bus_bridge(162) <= \<const0>\;
  dsc_debug_bus_bridge(161) <= \<const0>\;
  dsc_debug_bus_bridge(160) <= \<const0>\;
  dsc_debug_bus_bridge(159) <= \<const0>\;
  dsc_debug_bus_bridge(158) <= \<const0>\;
  dsc_debug_bus_bridge(157) <= \<const0>\;
  dsc_debug_bus_bridge(156) <= \<const0>\;
  dsc_debug_bus_bridge(155) <= \<const0>\;
  dsc_debug_bus_bridge(154) <= \<const0>\;
  dsc_debug_bus_bridge(153) <= \<const0>\;
  dsc_debug_bus_bridge(152) <= \<const0>\;
  dsc_debug_bus_bridge(151) <= \<const0>\;
  dsc_debug_bus_bridge(150) <= \<const0>\;
  dsc_debug_bus_bridge(149) <= \<const0>\;
  dsc_debug_bus_bridge(148) <= \<const0>\;
  dsc_debug_bus_bridge(147) <= \<const0>\;
  dsc_debug_bus_bridge(146) <= \<const0>\;
  dsc_debug_bus_bridge(145) <= \<const0>\;
  dsc_debug_bus_bridge(144) <= \<const0>\;
  dsc_debug_bus_bridge(143) <= \<const0>\;
  dsc_debug_bus_bridge(142) <= \<const0>\;
  dsc_debug_bus_bridge(141) <= \<const0>\;
  dsc_debug_bus_bridge(140) <= \<const0>\;
  dsc_debug_bus_bridge(139) <= \<const0>\;
  dsc_debug_bus_bridge(138) <= \<const0>\;
  dsc_debug_bus_bridge(137) <= \<const0>\;
  dsc_debug_bus_bridge(136) <= \<const0>\;
  dsc_debug_bus_bridge(135) <= \<const0>\;
  dsc_debug_bus_bridge(134) <= \<const0>\;
  dsc_debug_bus_bridge(133) <= \<const0>\;
  dsc_debug_bus_bridge(132) <= \<const0>\;
  dsc_debug_bus_bridge(131) <= \<const0>\;
  dsc_debug_bus_bridge(130) <= \<const0>\;
  dsc_debug_bus_bridge(129) <= \<const0>\;
  dsc_debug_bus_bridge(128) <= \<const0>\;
  dsc_debug_bus_bridge(127) <= \<const0>\;
  dsc_debug_bus_bridge(126) <= \<const0>\;
  dsc_debug_bus_bridge(125) <= \<const0>\;
  dsc_debug_bus_bridge(124) <= \<const0>\;
  dsc_debug_bus_bridge(123) <= \<const0>\;
  dsc_debug_bus_bridge(122) <= \<const0>\;
  dsc_debug_bus_bridge(121) <= \<const0>\;
  dsc_debug_bus_bridge(120) <= \<const0>\;
  dsc_debug_bus_bridge(119) <= \<const0>\;
  dsc_debug_bus_bridge(118) <= \<const0>\;
  dsc_debug_bus_bridge(117) <= \<const0>\;
  dsc_debug_bus_bridge(116) <= \<const0>\;
  dsc_debug_bus_bridge(115) <= \<const0>\;
  dsc_debug_bus_bridge(114) <= \<const0>\;
  dsc_debug_bus_bridge(113) <= \<const0>\;
  dsc_debug_bus_bridge(112) <= \<const0>\;
  dsc_debug_bus_bridge(111) <= \<const0>\;
  dsc_debug_bus_bridge(110) <= \<const0>\;
  dsc_debug_bus_bridge(109) <= \<const0>\;
  dsc_debug_bus_bridge(108) <= \<const0>\;
  dsc_debug_bus_bridge(107) <= \<const0>\;
  dsc_debug_bus_bridge(106) <= \<const0>\;
  dsc_debug_bus_bridge(105) <= \<const0>\;
  dsc_debug_bus_bridge(104) <= \<const0>\;
  dsc_debug_bus_bridge(103) <= \<const0>\;
  dsc_debug_bus_bridge(102) <= \<const0>\;
  dsc_debug_bus_bridge(101) <= \<const0>\;
  dsc_debug_bus_bridge(100) <= \<const0>\;
  dsc_debug_bus_bridge(99) <= \<const0>\;
  dsc_debug_bus_bridge(98) <= \<const0>\;
  dsc_debug_bus_bridge(97) <= \<const0>\;
  dsc_debug_bus_bridge(96) <= \<const0>\;
  dsc_debug_bus_bridge(95) <= \<const0>\;
  dsc_debug_bus_bridge(94) <= \<const0>\;
  dsc_debug_bus_bridge(93) <= \<const0>\;
  dsc_debug_bus_bridge(92) <= \<const0>\;
  dsc_debug_bus_bridge(91) <= \<const0>\;
  dsc_debug_bus_bridge(90) <= \<const0>\;
  dsc_debug_bus_bridge(89) <= \<const0>\;
  dsc_debug_bus_bridge(88) <= \<const0>\;
  dsc_debug_bus_bridge(87) <= \<const0>\;
  dsc_debug_bus_bridge(86) <= \<const0>\;
  dsc_debug_bus_bridge(85) <= \<const0>\;
  dsc_debug_bus_bridge(84) <= \<const0>\;
  dsc_debug_bus_bridge(83) <= \<const0>\;
  dsc_debug_bus_bridge(82) <= \<const0>\;
  dsc_debug_bus_bridge(81) <= \<const0>\;
  dsc_debug_bus_bridge(80) <= \<const0>\;
  dsc_debug_bus_bridge(79) <= \<const0>\;
  dsc_debug_bus_bridge(78) <= \<const0>\;
  dsc_debug_bus_bridge(77) <= \<const0>\;
  dsc_debug_bus_bridge(76) <= \<const0>\;
  dsc_debug_bus_bridge(75) <= \<const0>\;
  dsc_debug_bus_bridge(74) <= \<const0>\;
  dsc_debug_bus_bridge(73) <= \<const0>\;
  dsc_debug_bus_bridge(72) <= \<const0>\;
  dsc_debug_bus_bridge(71) <= \<const0>\;
  dsc_debug_bus_bridge(70) <= \<const0>\;
  dsc_debug_bus_bridge(69) <= \<const0>\;
  dsc_debug_bus_bridge(68) <= \<const0>\;
  dsc_debug_bus_bridge(67) <= \<const0>\;
  dsc_debug_bus_bridge(66) <= \<const0>\;
  dsc_debug_bus_bridge(65) <= \<const0>\;
  dsc_debug_bus_bridge(64) <= \<const0>\;
  dsc_debug_bus_bridge(63) <= \<const0>\;
  dsc_debug_bus_bridge(62) <= \<const0>\;
  dsc_debug_bus_bridge(61) <= \<const0>\;
  dsc_debug_bus_bridge(60) <= \<const0>\;
  dsc_debug_bus_bridge(59) <= \<const0>\;
  dsc_debug_bus_bridge(58) <= \<const0>\;
  dsc_debug_bus_bridge(57) <= \<const0>\;
  dsc_debug_bus_bridge(56) <= \<const0>\;
  dsc_debug_bus_bridge(55) <= \<const0>\;
  dsc_debug_bus_bridge(54) <= \<const0>\;
  dsc_debug_bus_bridge(53) <= \<const0>\;
  dsc_debug_bus_bridge(52) <= \<const0>\;
  dsc_debug_bus_bridge(51) <= \<const0>\;
  dsc_debug_bus_bridge(50) <= \<const0>\;
  dsc_debug_bus_bridge(49) <= \<const0>\;
  dsc_debug_bus_bridge(48) <= \<const0>\;
  dsc_debug_bus_bridge(47) <= \<const0>\;
  dsc_debug_bus_bridge(46) <= \<const0>\;
  dsc_debug_bus_bridge(45) <= \<const0>\;
  dsc_debug_bus_bridge(44) <= \<const0>\;
  dsc_debug_bus_bridge(43) <= \<const0>\;
  dsc_debug_bus_bridge(42) <= \<const0>\;
  dsc_debug_bus_bridge(41) <= \<const0>\;
  dsc_debug_bus_bridge(40) <= \<const0>\;
  dsc_debug_bus_bridge(39) <= \<const0>\;
  dsc_debug_bus_bridge(38) <= \<const0>\;
  dsc_debug_bus_bridge(37) <= \<const0>\;
  dsc_debug_bus_bridge(36) <= \<const0>\;
  dsc_debug_bus_bridge(35) <= \<const0>\;
  dsc_debug_bus_bridge(34) <= \<const0>\;
  dsc_debug_bus_bridge(33) <= \<const0>\;
  dsc_debug_bus_bridge(32) <= \<const0>\;
  dsc_debug_bus_bridge(31) <= \<const0>\;
  dsc_debug_bus_bridge(30) <= \<const0>\;
  dsc_debug_bus_bridge(29) <= \<const0>\;
  dsc_debug_bus_bridge(28) <= \<const0>\;
  dsc_debug_bus_bridge(27) <= \<const0>\;
  dsc_debug_bus_bridge(26) <= \<const0>\;
  dsc_debug_bus_bridge(25) <= \<const0>\;
  dsc_debug_bus_bridge(24) <= \<const0>\;
  dsc_debug_bus_bridge(23) <= \<const0>\;
  dsc_debug_bus_bridge(22) <= \<const0>\;
  dsc_debug_bus_bridge(21) <= \<const0>\;
  dsc_debug_bus_bridge(20) <= \<const0>\;
  dsc_debug_bus_bridge(19) <= \<const0>\;
  dsc_debug_bus_bridge(18) <= \<const0>\;
  dsc_debug_bus_bridge(17) <= \<const0>\;
  dsc_debug_bus_bridge(16) <= \<const0>\;
  dsc_debug_bus_bridge(15) <= \<const0>\;
  dsc_debug_bus_bridge(14) <= \<const0>\;
  dsc_debug_bus_bridge(13) <= \<const0>\;
  dsc_debug_bus_bridge(12) <= \<const0>\;
  dsc_debug_bus_bridge(11) <= \<const0>\;
  dsc_debug_bus_bridge(10) <= \<const0>\;
  dsc_debug_bus_bridge(9) <= \<const0>\;
  dsc_debug_bus_bridge(8) <= \<const0>\;
  dsc_debug_bus_bridge(7) <= \<const0>\;
  dsc_debug_bus_bridge(6) <= \<const0>\;
  dsc_debug_bus_bridge(5) <= \<const0>\;
  dsc_debug_bus_bridge(4) <= \<const0>\;
  dsc_debug_bus_bridge(3) <= \<const0>\;
  dsc_debug_bus_bridge(2) <= \<const0>\;
  dsc_debug_bus_bridge(1) <= \<const0>\;
  dsc_debug_bus_bridge(0) <= \<const0>\;
  rd_error <= \<const0>\;
  vtd_active_video <= \<const0>\;
  vtd_hsync <= \<const0>\;
  vtd_vsync <= \<const0>\;
  wr_error <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
cdc_single_vid_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_cdc_single
     port map (
      dest_out => vid_rstn_sync,
      m_axis_aclk => m_axis_aclk,
      vid_rstn => vid_rstn
    );
\gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_2_sub_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2_sub
     port map (
      bpc(2 downto 0) => bpc(2 downto 0),
      color_format(2 downto 0) => color_format(2 downto 0),
      debug_port(1) => \^debug_port\(4),
      debug_port(0) => \^debug_port\(0),
      dp_hres(15 downto 0) => dp_hres(15 downto 0),
      hres_cntr_out(15 downto 0) => hres_cntr_out(15 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_video_tdata(95 downto 0) => m_axis_video_tdata(95 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser(0) => m_axis_video_tuser(0),
      m_axis_video_tvalid => m_axis_video_tvalid,
      pixel_mode(2 downto 0) => pixel_mode(2 downto 0),
      vid_active_video => vid_active_video,
      vid_hsync => vid_hsync,
      vid_pixel0(23 downto 16) => vid_pixel0(47 downto 40),
      vid_pixel0(15 downto 8) => vid_pixel0(31 downto 24),
      vid_pixel0(7 downto 0) => vid_pixel0(15 downto 8),
      vid_pixel1(23 downto 16) => vid_pixel1(47 downto 40),
      vid_pixel1(15 downto 8) => vid_pixel1(31 downto 24),
      vid_pixel1(7 downto 0) => vid_pixel1(15 downto 8),
      vid_pixel2(23 downto 16) => vid_pixel2(47 downto 40),
      vid_pixel2(15 downto 8) => vid_pixel2(31 downto 24),
      vid_pixel2(7 downto 0) => vid_pixel2(15 downto 8),
      vid_pixel3(23 downto 16) => vid_pixel3(47 downto 40),
      vid_pixel3(15 downto 8) => vid_pixel3(31 downto 24),
      vid_pixel3(7 downto 0) => vid_pixel3(15 downto 8),
      vid_pixel_clk => vid_pixel_clk,
      vid_rstn => vid_rstn,
      vid_rstn_axis_clk => vid_rstn_axis_clk,
      vid_vsync => vid_vsync,
      vres_cntr_out(15 downto 0) => vres_cntr_out(15 downto 0)
    );
vid_rstn_axis_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => vid_rstn_sync,
      Q => vid_rstn_axis_clk,
      R => '0'
    );
vid_rstn_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vid_reset,
      O => vid_rstn_i_1_n_0
    );
vid_rstn_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_pixel_clk,
      CE => '1',
      D => vid_rstn_i_1_n_0,
      Q => vid_rstn,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    vid_pixel_clk : in STD_LOGIC;
    vid_reset : in STD_LOGIC;
    vid_active_video : in STD_LOGIC;
    vid_vsync : in STD_LOGIC;
    vid_hsync : in STD_LOGIC;
    vid_pixel0 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    vid_pixel1 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    vid_pixel2 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    vid_pixel3 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    dp_hres : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pixel_mode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bpc : in STD_LOGIC_VECTOR ( 2 downto 0 );
    color_format : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    wr_error : out STD_LOGIC;
    rd_error : out STD_LOGIC;
    m_axis_video_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    hres_cntr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    vres_cntr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    debug_port : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_ac35_0_vb1_0,dp_videoaxi4s_bridge_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dp_videoaxi4s_bridge_v1_0_2,Vivado 2023.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^debug_port\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rd_error_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtd_active_video_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtd_hsync_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtd_vsync_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_error_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_debug_port_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal NLW_inst_dsc_debug_bus_bridge_UNCONNECTED : STD_LOGIC_VECTOR ( 205 downto 0 );
  attribute C_ENABLE_420_FOR_MAX_8k30 : string;
  attribute C_ENABLE_420_FOR_MAX_8k30 of inst : label is "1'b0";
  attribute C_ENABLE_420_FOR_MAX_8k60 : string;
  attribute C_ENABLE_420_FOR_MAX_8k60 of inst : label is "1'b0";
  attribute C_ENABLE_DSC : string;
  attribute C_ENABLE_DSC of inst : label is "1'b0";
  attribute C_ENABLE_DSC_DUMMY_BYTES_IN_RX : string;
  attribute C_ENABLE_DSC_DUMMY_BYTES_IN_RX of inst : label is "1'b0";
  attribute C_ENABLE_INTERNAL_REMAP : string;
  attribute C_ENABLE_INTERNAL_REMAP of inst : label is "1'b1";
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_MAX_BPC : integer;
  attribute C_MAX_BPC of inst : label is 8;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH of inst : label is 96;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH_BRIDGE_OUTPUT : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH_BRIDGE_OUTPUT of inst : label is 96;
  attribute C_PPC : integer;
  attribute C_PPC of inst : label is 4;
  attribute C_START_DSC_BYTE_FROM_LSB : string;
  attribute C_START_DSC_BYTE_FROM_LSB of inst : label is "1'b1";
  attribute C_UG934_COMPLIANCE : string;
  attribute C_UG934_COMPLIANCE of inst : label is "1'b1";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute pDW_OUTPUT : integer;
  attribute pDW_OUTPUT of inst : label is 192;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axis_aclk : signal is "XIL_INTERFACENAME m_axis_aclk, ASSOCIATED_BUSIF m_axis_video, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_ac35_0_m_axis_aclk_stream1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of vid_active_video : signal is "xilinx.com:interface:dp_vid:1.0 dp_vid TX_VID_ENABLE";
  attribute X_INTERFACE_INFO of vid_hsync : signal is "xilinx.com:interface:dp_vid:1.0 dp_vid TX_VID_HSYNC";
  attribute X_INTERFACE_INFO of vid_pixel_clk : signal is "xilinx.com:signal:clock:1.0 vid_pixel_clk CLK";
  attribute X_INTERFACE_PARAMETER of vid_pixel_clk : signal is "XIL_INTERFACENAME vid_pixel_clk, ASSOCIATED_BUSIF dp_vid, ASSOCIATED_RESET vid_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_ac35_0_rx_vid_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of vid_reset : signal is "xilinx.com:signal:reset:1.0 vid_reset RST";
  attribute X_INTERFACE_PARAMETER of vid_reset : signal is "XIL_INTERFACENAME vid_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of vid_vsync : signal is "xilinx.com:interface:dp_vid:1.0 dp_vid TX_VID_VSYNC";
  attribute X_INTERFACE_INFO of m_axis_video_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_PARAMETER of m_axis_video_tuser : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 12, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN bd_ac35_0_m_axis_aclk_stream1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of vid_pixel0 : signal is "xilinx.com:interface:dp_vid:1.0 dp_vid TX_VID_PIXEL0";
  attribute X_INTERFACE_INFO of vid_pixel1 : signal is "xilinx.com:interface:dp_vid:1.0 dp_vid TX_VID_PIXEL1";
  attribute X_INTERFACE_INFO of vid_pixel2 : signal is "xilinx.com:interface:dp_vid:1.0 dp_vid TX_VID_PIXEL2";
  attribute X_INTERFACE_INFO of vid_pixel3 : signal is "xilinx.com:interface:dp_vid:1.0 dp_vid TX_VID_PIXEL3";
begin
  debug_port(4 downto 3) <= \^debug_port\(4 downto 3);
  debug_port(2) <= \<const0>\;
  debug_port(1) <= \<const0>\;
  debug_port(0) <= \^debug_port\(0);
  rd_error <= \<const0>\;
  wr_error <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_videoaxi4s_bridge_v1_0_2
     port map (
      bpc(2 downto 0) => bpc(2 downto 0),
      color_format(2 downto 0) => color_format(2 downto 0),
      debug_port(4 downto 3) => \^debug_port\(4 downto 3),
      debug_port(2 downto 1) => NLW_inst_debug_port_UNCONNECTED(2 downto 1),
      debug_port(0) => \^debug_port\(0),
      dp_hres(15 downto 0) => dp_hres(15 downto 0),
      dsc_debug_bus_bridge(205 downto 0) => NLW_inst_dsc_debug_bus_bridge_UNCONNECTED(205 downto 0),
      enable_dsc => '0',
      hres_cntr_out(15 downto 0) => hres_cntr_out(15 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_video_tdata(95 downto 0) => m_axis_video_tdata(95 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser(0) => m_axis_video_tuser(0),
      m_axis_video_tvalid => m_axis_video_tvalid,
      num_active_lanes(2 downto 0) => B"000",
      pixel_mode(2 downto 0) => pixel_mode(2 downto 0),
      rd_error => NLW_inst_rd_error_UNCONNECTED,
      vid_active_video => vid_active_video,
      vid_hsync => vid_hsync,
      vid_last => '0',
      vid_pixel0(47 downto 40) => vid_pixel0(47 downto 40),
      vid_pixel0(39 downto 32) => B"00000000",
      vid_pixel0(31 downto 24) => vid_pixel0(31 downto 24),
      vid_pixel0(23 downto 16) => B"00000000",
      vid_pixel0(15 downto 8) => vid_pixel0(15 downto 8),
      vid_pixel0(7 downto 0) => B"00000000",
      vid_pixel1(47 downto 40) => vid_pixel1(47 downto 40),
      vid_pixel1(39 downto 32) => B"00000000",
      vid_pixel1(31 downto 24) => vid_pixel1(31 downto 24),
      vid_pixel1(23 downto 16) => B"00000000",
      vid_pixel1(15 downto 8) => vid_pixel1(15 downto 8),
      vid_pixel1(7 downto 0) => B"00000000",
      vid_pixel2(47 downto 40) => vid_pixel2(47 downto 40),
      vid_pixel2(39 downto 32) => B"00000000",
      vid_pixel2(31 downto 24) => vid_pixel2(31 downto 24),
      vid_pixel2(23 downto 16) => B"00000000",
      vid_pixel2(15 downto 8) => vid_pixel2(15 downto 8),
      vid_pixel2(7 downto 0) => B"00000000",
      vid_pixel3(47 downto 40) => vid_pixel3(47 downto 40),
      vid_pixel3(39 downto 32) => B"00000000",
      vid_pixel3(31 downto 24) => vid_pixel3(31 downto 24),
      vid_pixel3(23 downto 16) => B"00000000",
      vid_pixel3(15 downto 8) => vid_pixel3(15 downto 8),
      vid_pixel3(7 downto 0) => B"00000000",
      vid_pixel_clk => vid_pixel_clk,
      vid_reset => vid_reset,
      vid_valid_per_pixel(11 downto 0) => B"000000000000",
      vid_vsync => vid_vsync,
      vres_cntr_out(15 downto 0) => vres_cntr_out(15 downto 0),
      vtd_active_video => NLW_inst_vtd_active_video_UNCONNECTED,
      vtd_hsync => NLW_inst_vtd_hsync_UNCONNECTED,
      vtd_vsync => NLW_inst_vtd_vsync_UNCONNECTED,
      wr_error => NLW_inst_wr_error_UNCONNECTED
    );
end STRUCTURE;
