{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 17:42:40 2024 " "Info: Processing started: Sat Apr 06 17:42:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off laba -c laba --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off laba -c laba --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } } { "s:/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "s:/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT0 register lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\] 220.75 MHz 4.53 ns Internal " "Info: Clock \"clk\" has Internal fmax of 220.75 MHz between source register \"lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT0\" and destination register \"lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\]\" (period= 4.53 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.273 ns + Longest register register " "Info: + Longest register to register delay is 4.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT0 1 REG DSPMULT_X28_Y9_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X28_Y9_N0; Fanout = 16; REG Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT0'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 } "NODE_NAME" } } { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.110 ns) 2.110 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~DATAOUT11 2 COMB DSPMULT_X28_Y9_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.110 ns) = 2.110 ns; Loc. = DSPMULT_X28_Y9_N0; Fanout = 1; COMB Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~DATAOUT11'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~DATAOUT11 } "NODE_NAME" } } { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.710 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|result\[3\] 3 COMB DSPOUT_X28_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 2.710 ns; Loc. = DSPOUT_X28_Y9_N2; Fanout = 2; COMB Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|result\[3\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~DATAOUT11 lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|result[3] } "NODE_NAME" } } { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.309 ns) 3.946 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~14 4 COMB LCCOMB_X27_Y8_N6 2 " "Info: 4: + IC(0.927 ns) + CELL(0.309 ns) = 3.946 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~14'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|result[3] lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.981 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~18 5 COMB LCCOMB_X27_Y8_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 3.981 ns; Loc. = LCCOMB_X27_Y8_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~18'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.016 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~22 6 COMB LCCOMB_X27_Y8_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 4.016 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~22'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.051 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~26 7 COMB LCCOMB_X27_Y8_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.051 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 1; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~26'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.176 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~29 8 COMB LCCOMB_X27_Y8_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 4.176 ns; Loc. = LCCOMB_X27_Y8_N14; Fanout = 1; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~29'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 4.273 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\] 9 REG LCFF_X27_Y8_N15 1 " "Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 4.273 ns; Loc. = LCFF_X27_Y8_N15; Fanout = 1; REG Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.346 ns ( 78.31 % ) " "Info: Total cell delay = 3.346 ns ( 78.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.927 ns ( 21.69 % ) " "Info: Total interconnect delay = 0.927 ns ( 21.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~DATAOUT11 lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|result[3] lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~DATAOUT11 {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|result[3] {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.000ns 0.927ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.110ns 0.600ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.167 ns - Smallest " "Info: - Smallest clock skew is -0.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\] 3 REG LCFF_X27_Y8_N15 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X27_Y8_N15; Fanout = 1; REG Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.646 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.780 ns) 2.646 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT0 3 REG DSPMULT_X28_Y9_N0 16 " "Info: 3: + IC(0.669 ns) + CELL(0.780 ns) = 2.646 ns; Loc. = DSPMULT_X28_Y9_N0; Fanout = 16; REG Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT0'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 } "NODE_NAME" } } { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.75 % ) " "Info: Total cell delay = 1.634 ns ( 61.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 38.25 % ) " "Info: Total interconnect delay = 1.012 ns ( 38.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~DATAOUT11 lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|result[3] lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~DATAOUT11 {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|result[3] {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.000ns 0.927ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.110ns 0.600ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT7 W_Re\[7\] clk 4.106 ns register " "Info: tsu for register \"lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT7\" (data pin = \"W_Re\[7\]\", clock pin = \"clk\") is 4.106 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.702 ns + Longest pin register " "Info: + Longest pin to register delay is 6.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns W_Re\[7\] 1 PIN PIN_B13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 2; PIN Node = 'W_Re\[7\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_Re[7] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 224 56 224 240 "W_Re\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.253 ns) + CELL(0.630 ns) 6.702 ns lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT7 2 REG DSPMULT_X28_Y9_N1 9 " "Info: 2: + IC(5.253 ns) + CELL(0.630 ns) = 6.702 ns; Loc. = DSPMULT_X28_Y9_N1; Fanout = 9; REG Node = 'lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT7'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.883 ns" { W_Re[7] lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 } "NODE_NAME" } } { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.449 ns ( 21.62 % ) " "Info: Total cell delay = 1.449 ns ( 21.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.253 ns ( 78.38 % ) " "Info: Total interconnect delay = 5.253 ns ( 78.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.702 ns" { W_Re[7] lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "6.702 ns" { W_Re[7] {} W_Re[7]~combout {} lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 {} } { 0.000ns 0.000ns 5.253ns } { 0.000ns 0.819ns 0.630ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns + " "Info: + Micro setup delay of destination is 0.050 ns" {  } { { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.646 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.780 ns) 2.646 ns lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT7 3 REG DSPMULT_X28_Y9_N1 9 " "Info: 3: + IC(0.669 ns) + CELL(0.780 ns) = 2.646 ns; Loc. = DSPMULT_X28_Y9_N1; Fanout = 9; REG Node = 'lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT7'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 } "NODE_NAME" } } { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.75 % ) " "Info: Total cell delay = 1.634 ns ( 61.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 38.25 % ) " "Info: Total interconnect delay = 1.012 ns ( 38.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.702 ns" { W_Re[7] lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "6.702 ns" { W_Re[7] {} W_Re[7]~combout {} lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 {} } { 0.000ns 0.000ns 5.253ns } { 0.000ns 0.819ns 0.630ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT7 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk O_A_Im\[6\] lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[6\] 6.899 ns register " "Info: tco from clock \"clk\" to destination pin \"O_A_Im\[6\]\" through register \"lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[6\]\" is 6.899 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[6\] 3 REG LCFF_X27_Y8_N13 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X27_Y8_N13; Fanout = 1; REG Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[6\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] } "NODE_NAME" } } { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.326 ns + Longest register pin " "Info: + Longest register to pin delay is 4.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[6\] 1 REG LCFF_X27_Y8_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N13; Fanout = 1; REG Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[6\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] } "NODE_NAME" } } { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.344 ns) + CELL(1.982 ns) 4.326 ns O_A_Im\[6\] 2 PIN PIN_A15 0 " "Info: 2: + IC(2.344 ns) + CELL(1.982 ns) = 4.326 ns; Loc. = PIN_A15; Fanout = 0; PIN Node = 'O_A_Im\[6\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.326 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] O_A_Im[6] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 440 800 976 456 "O_A_Im\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 45.82 % ) " "Info: Total cell delay = 1.982 ns ( 45.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 54.18 % ) " "Info: Total interconnect delay = 2.344 ns ( 54.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.326 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] O_A_Im[6] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "4.326 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] {} O_A_Im[6] {} } { 0.000ns 2.344ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.326 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] O_A_Im[6] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "4.326 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[6] {} O_A_Im[6] {} } { 0.000ns 2.344ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6 W_Im\[6\] clk -2.540 ns register " "Info: th for register \"lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6\" (data pin = \"W_Im\[6\]\", clock pin = \"clk\") is -2.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.646 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 560 600 448 "clk" "" } { 208 560 600 224 "clk" "" } { 88 576 616 104 "clk" "" } { -16 576 616 0 "clk" "" } { 88 792 832 104 "clk" "" } { -16 792 832 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.780 ns) 2.646 ns lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6 3 REG DSPMULT_X28_Y8_N1 10 " "Info: 3: + IC(0.669 ns) + CELL(0.780 ns) = 2.646 ns; Loc. = DSPMULT_X28_Y8_N1; Fanout = 10; REG Node = 'lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.75 % ) " "Info: Total cell delay = 1.634 ns ( 61.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 38.25 % ) " "Info: Total interconnect delay = 1.012 ns ( 38.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.180 ns + " "Info: + Micro hold delay of destination is 0.180 ns" {  } { { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.366 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns W_Im\[6\] 1 PIN PIN_R1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R1; Fanout = 2; PIN Node = 'W_Im\[6\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_Im[6] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 256 56 224 272 "W_Im\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.906 ns) + CELL(0.630 ns) 5.366 ns lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6 2 REG DSPMULT_X28_Y8_N1 10 " "Info: 2: + IC(3.906 ns) + CELL(0.630 ns) = 5.366 ns; Loc. = DSPMULT_X28_Y8_N1; Fanout = 10; REG Node = 'lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_iuo:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.536 ns" { W_Im[6] lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "db/mult_iuo.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_iuo.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.460 ns ( 27.21 % ) " "Info: Total cell delay = 1.460 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 72.79 % ) " "Info: Total interconnect delay = 3.906 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { W_Im[6] lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "5.366 ns" { W_Im[6] {} W_Im[6]~combout {} lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 {} } { 0.000ns 0.000ns 3.906ns } { 0.000ns 0.830ns 0.630ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { W_Im[6] lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "5.366 ns" { W_Im[6] {} W_Im[6]~combout {} lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_iuo:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 {} } { 0.000ns 0.000ns 3.906ns } { 0.000ns 0.830ns 0.630ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 17:42:40 2024 " "Info: Processing ended: Sat Apr 06 17:42:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
