{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 08 17:39:50 2012 " "Info: Processing started: Thu Mar 08 17:39:50 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proc -c proc " "Info: Command: quartus_sta proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[17\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[17\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[16\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[16\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[13\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[13\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[14\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[14\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[15\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[15\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[6\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[6\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[10\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[10\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[4\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[4\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[8\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[8\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[2\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[2\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[12\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[12\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[0\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[0\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[5\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[5\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[1\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[1\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[3\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[3\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[7\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[7\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[9\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[9\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[11\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[11\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proc.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'proc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkDiv10Khz:U1\|clkOut clkDiv10Khz:U1\|clkOut " "Info (332105): create_clock -period 1.000 -name clkDiv10Khz:U1\|clkOut clkDiv10Khz:U1\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info (332105): create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkDiv:U0\|clkOut clkDiv:U0\|clkOut " "Info (332105): create_clock -period 1.000 -name clkDiv:U0\|clkOut clkDiv:U0\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlBlock:ctrlBlock\|eALU ControlBlock:ctrlBlock\|eALU " "Info (332105): create_clock -period 1.000 -name ControlBlock:ctrlBlock\|eALU ControlBlock:ctrlBlock\|eALU" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.920 " "Info (332146): Worst-case setup slack is -5.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.920       -89.278 ControlBlock:ctrlBlock\|eALU  " "Info (332119):    -5.920       -89.278 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.189     -1463.296 clkDiv:U0\|clkOut  " "Info (332119):    -4.189     -1463.296 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.092      -132.564 clk  " "Info (332119):    -3.092      -132.564 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.760       -83.066 clkDiv10Khz:U1\|clkOut  " "Info (332119):    -2.760       -83.066 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.337 " "Info (332146): Worst-case hold slack is -0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337        -0.337 clkDiv:U0\|clkOut  " "Info (332119):    -0.337        -0.337 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.191 clk  " "Info (332119):    -0.101        -0.191 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 clkDiv10Khz:U1\|clkOut  " "Info (332119):     0.314         0.000 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.189         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     1.189         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -84.000 clk  " "Info (332119):    -3.000       -84.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -503.000 clkDiv:U0\|clkOut  " "Info (332119):    -1.000      -503.000 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -44.000 clkDiv10Khz:U1\|clkOut  " "Info (332119):    -1.000       -44.000 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.383         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.255 " "Info (332146): Worst-case setup slack is -5.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.255       -79.019 ControlBlock:ctrlBlock\|eALU  " "Info (332119):    -5.255       -79.019 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.728     -1284.700 clkDiv:U0\|clkOut  " "Info (332119):    -3.728     -1284.700 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683      -109.296 clk  " "Info (332119):    -2.683      -109.296 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410       -73.102 clkDiv10Khz:U1\|clkOut  " "Info (332119):    -2.410       -73.102 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.307 " "Info (332146): Worst-case hold slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307        -0.307 clkDiv:U0\|clkOut  " "Info (332119):    -0.307        -0.307 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122        -0.224 clk  " "Info (332119):    -0.122        -0.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 clkDiv10Khz:U1\|clkOut  " "Info (332119):     0.272         0.000 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     1.093         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -84.000 clk  " "Info (332119):    -3.000       -84.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -503.000 clkDiv:U0\|clkOut  " "Info (332119):    -1.000      -503.000 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -44.000 clkDiv10Khz:U1\|clkOut  " "Info (332119):    -1.000       -44.000 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.431         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv10Khz:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.229 " "Info (332146): Worst-case setup slack is -3.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.229       -47.142 ControlBlock:ctrlBlock\|eALU  " "Info (332119):    -3.229       -47.142 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.109      -738.246 clkDiv:U0\|clkOut  " "Info (332119):    -2.109      -738.246 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296       -40.287 clk  " "Info (332119):    -1.296       -40.287 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166       -30.841 clkDiv10Khz:U1\|clkOut  " "Info (332119):    -1.166       -30.841 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.233 " "Info (332146): Worst-case hold slack is -0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233        -0.233 clkDiv:U0\|clkOut  " "Info (332119):    -0.233        -0.233 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189        -0.349 clk  " "Info (332119):    -0.189        -0.349 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 clkDiv10Khz:U1\|clkOut  " "Info (332119):     0.150         0.000 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.606         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -88.641 clk  " "Info (332119):    -3.000       -88.641 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -503.000 clkDiv:U0\|clkOut  " "Info (332119):    -1.000      -503.000 clkDiv:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -44.000 clkDiv10Khz:U1\|clkOut  " "Info (332119):    -1.000       -44.000 clkDiv10Khz:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.358         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Info: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 08 17:39:55 2012 " "Info: Processing ended: Thu Mar 08 17:39:55 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
