// Seed: 4050128822
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri  id_4
);
  assign id_2 = 'b0;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input wor id_7,
    output supply1 id_8,
    output wor id_9
    , id_12, id_13,
    output uwire id_10
);
  assign id_0 = id_4;
  module_0(
      id_7, id_5, id_8, id_5, id_1
  );
  assign id_0 = 1;
endmodule
