

================================================================
== Vitis HLS Report for 'logscl'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.957 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%il_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %il" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 3 'read' 'il_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %il_read, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 4 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln512 = zext i4 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 5 'zext' 'zext_ln512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln512" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 6 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 7 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:17]   --->   Operation 8 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%nbl_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 9 'read' 'nbl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i15 %nbl_read" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 10 'zext' 'zext_ln511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_read, i7 0" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln511_1 = zext i22 %shl_ln" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 12 'zext' 'zext_ln511_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.82ns)   --->   "%sub_ln511 = sub i23 %zext_ln511_1, i23 %zext_ln511" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 13 'sub' 'sub_ln511' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln512 = sext i16 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 15 'sext' 'sext_ln512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 16 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln512_1 = sext i13 %wl_code_table_load" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 17 'sext' 'sext_ln512_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln512 = add i17 %sext_ln512_1, i17 %sext_ln512" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 18 'add' 'add_ln512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln513 = sext i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:513]   --->   Operation 19 'sext' 'sext_ln513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln513, i32 31" [data/benchmarks/adpcm/adpcm.c:513]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %tmp, i17 0, i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:513]   --->   Operation 21 'select' 'select_ln513' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln515 = trunc i17 %select_ln513" [data/benchmarks/adpcm/adpcm.c:515]   --->   Operation 22 'trunc' 'trunc_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432" [data/benchmarks/adpcm/adpcm.c:515]   --->   Operation 23 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.29ns)   --->   "%select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln515" [data/benchmarks/adpcm/adpcm.c:515]   --->   Operation 24 'select' 'select_ln515' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln517 = ret i15 %select_ln515" [data/benchmarks/adpcm/adpcm.c:517]   --->   Operation 25 'ret' 'ret_ln517' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.683ns
The critical path consists of the following:
	wire read operation ('il_read', data/benchmarks/adpcm/adpcm.c:511) on port 'il' (data/benchmarks/adpcm/adpcm.c:511) [6]  (0.000 ns)
	'getelementptr' operation 4 bit ('wl_code_table_addr', data/benchmarks/adpcm/adpcm.c:512) [15]  (0.000 ns)
	'load' operation 13 bit ('wl_code_table_load', data/benchmarks/adpcm/adpcm.c:512) on array 'wl_code_table' [16]  (0.683 ns)

 <State 2>: 2.957ns
The critical path consists of the following:
	wire read operation ('nbl_read', data/benchmarks/adpcm/adpcm.c:511) on port 'nbl' (data/benchmarks/adpcm/adpcm.c:511) [5]  (0.000 ns)
	'sub' operation 23 bit ('sub_ln511', data/benchmarks/adpcm/adpcm.c:511) [10]  (0.821 ns)
	'add' operation 17 bit ('add_ln512', data/benchmarks/adpcm/adpcm.c:512) [18]  (0.785 ns)
	'select' operation 17 bit ('select_ln513', data/benchmarks/adpcm/adpcm.c:513) [21]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln515', data/benchmarks/adpcm/adpcm.c:515) [23]  (0.791 ns)
	'select' operation 15 bit ('select_ln515', data/benchmarks/adpcm/adpcm.c:515) [24]  (0.292 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
