#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 28 12:56:08 2019
# Process ID: 11868
# Current directory: D:/SInglePhotons/Vivado Projects/SCH_IA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5448 D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.xpr
# Log file: D:/SInglePhotons/Vivado Projects/SCH_IA/vivado.log
# Journal file: D:/SInglePhotons/Vivado Projects/SCH_IA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCH_IA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'cri.nz:user:TCH_TDC_OV_wrapper:1.0'. The one found in IP location 'd:/SInglePhotons/HW_IP/SCH_IA_IP' will take precedence over the same IP in location d:/SInglePhotons/HW_IP/TDC
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 776.250 ; gain = 160.914
open_bd_design {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:module_ref:S_EDGE_DET:1.0 - S_EDGE_DET_0
Adding component instance block -- xilinx.com:module_ref:D_REG:1.0 - D_REG_0
Adding component instance block -- xilinx.com:module_ref:T_META_HARDEN:1.0 - T_META_HARDEN_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_EDGE_DET_0/WAITING(undef) and /c_counter_binary_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /T_META_HARDEN_0/S_OUT(undef) and /S_EDGE_DET_0/RST(rst)
Successfully read diagram <TCH_TDC_OV> from BD file <D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 874.012 ; gain = 54.707
copy_bd_objs /  [get_bd_cells {T_META_HARDEN_0}]
set_property location {1 132 78} [get_bd_cells T_META_HARDEN_1]
delete_bd_objs [get_bd_nets CH0_1]
connect_bd_net [get_bd_ports CH0] [get_bd_pins T_META_HARDEN_1/INP]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_ports HS_CLK_IN] [get_bd_pins T_META_HARDEN_1/CLK]
connect_bd_net [get_bd_pins T_META_HARDEN_1/S_OUT] [get_bd_pins S_EDGE_DET_0/SIG]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ui/bd_4bab2159.ui> 
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}]
Wrote  : <D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_EDGE_DET_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_REG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_META_HARDEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block T_META_HARDEN_1 .
Exporting to file D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.hwdef
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir D:/SInglePhotons/HW_IP/SCH_IA_IP -vendor cri.nz -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] TCH_TDC_OV_c_counter_binary_0_0 has board value specified. The packaged IP will be restricted to usage with board 'www.digilentinc.com:pynq-z1:part0:1.0'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/imports/new/DIG_TIMER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/TDC_CONTROLLER.vhd'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/TCH_TDC_OV.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1044.352 ; gain = 0.000
ipx::unload_core d:/SInglePhotons/HW_IP/SCH_IA_IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SInglePhotons/HW_IP/SCH_IA_IP d:/SInglePhotons/HW_IP/SCH_IA_IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.047 ; gain = 74.695
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCH_IA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'cri.nz:user:TCH_TDC_OV_wrapper:1.0'. The one found in IP location 'd:/SInglePhotons/HW_IP/TDC' will take precedence over the same IP in location d:/SInglePhotons/HW_IP/SCH_IA_IP
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.113 ; gain = 99.762
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
ERROR: [Common 17-70] Application Exception: PDBCheck: NULL ProjDB for getPartitionMgr
CRITICAL WARNING: [filemgmt 56-222] HADGDesignGraphMgr::getCurrentGraph: Graph could not be found.
