<stg><name>shift_line_buffer<array<ap_fixed,1u>,config2></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:0  %kernel_window_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_15_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_15_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:1  %kernel_window_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_14_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_14_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:2  %kernel_window_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_13_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_13_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:3  %kernel_window_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_11_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_11_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:4  %kernel_window_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_10_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_10_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:5  %kernel_window_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_9_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_9_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:6  %kernel_window_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_7_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_7_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:7  %kernel_window_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_6_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_6_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:8  %kernel_window_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_5_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_5_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:9  %kernel_window_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_3_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_3_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:10  %kernel_window_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_2_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_2_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:11  %kernel_window_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_1_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_1_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:12  %in_elem_data_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln214"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge:14  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str49) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln227"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.critedge:15  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[120 x i16]P"(i16* getelementptr inbounds ([120 x i16]* @line_buffer_Array_V_0_0, i64 0, i64 119), i16 %in_elem_data_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.critedge:16  %DataOut_V_1 = call i16 @"_ssdm_op_MemShiftRead.[120 x i16]P"(i16* getelementptr inbounds ([120 x i16]* @line_buffer_Array_V_1_0, i64 0, i64 119), i16 %DataOut_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.critedge:17  %DataOut_V_2 = call i16 @"_ssdm_op_MemShiftRead.[120 x i16]P"(i16* getelementptr inbounds ([120 x i16]* @line_buffer_Array_V_2_0, i64 0, i64 119), i16 %DataOut_V_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:18  %mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %kernel_window_1_V_read_1, 0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:19  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s, i16 %kernel_window_5_V_read_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:20  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %kernel_window_9_V_read_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:21  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %kernel_window_13_V_read_1, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:22  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %kernel_window_2_V_read_1, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:23  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %kernel_window_3_V_read_1, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:24  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %DataOut_V_2, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:25  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %kernel_window_6_V_read_1, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:26  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %kernel_window_7_V_read_1, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:27  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %DataOut_V_1, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:28  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %kernel_window_10_V_read_1, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:29  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %kernel_window_11_V_read_1, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:30  %mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %DataOut_V, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:31  %mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %kernel_window_14_V_read_1, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:32  %mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %kernel_window_15_V_read_1, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.critedge:33  %mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %in_elem_data_V_read_1, 15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="256">
<![CDATA[
.critedge:34  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15

]]></Node>
<StgValue><ssdm name="ret_ln236"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="in_elem_data_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</port>
<port id="39" name="kernel_window_1_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_1_V_read"/></StgValue>
</port>
<port id="40" name="kernel_window_2_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_2_V_read"/></StgValue>
</port>
<port id="41" name="kernel_window_3_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_3_V_read"/></StgValue>
</port>
<port id="42" name="kernel_window_5_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_5_V_read"/></StgValue>
</port>
<port id="43" name="kernel_window_6_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_6_V_read"/></StgValue>
</port>
<port id="44" name="kernel_window_7_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</port>
<port id="45" name="kernel_window_9_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_9_V_read"/></StgValue>
</port>
<port id="46" name="kernel_window_10_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_10_V_read"/></StgValue>
</port>
<port id="47" name="kernel_window_11_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_11_V_read"/></StgValue>
</port>
<port id="48" name="kernel_window_13_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_13_V_read"/></StgValue>
</port>
<port id="49" name="kernel_window_14_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_14_V_read"/></StgValue>
</port>
<port id="50" name="kernel_window_15_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_15_V_read"/></StgValue>
</port>
<port id="51" name="line_buffer_Array_V_0_0" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="line_buffer_Array_V_1_0" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="line_buffer_Array_V_2_0" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_2_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_15_V_read_1" fromId="54" toId="2">
</dataflow>
<dataflow id="56" from="kernel_window_15_V_read" to="kernel_window_15_V_read_1" fromId="50" toId="2">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_14_V_read_1" fromId="54" toId="3">
</dataflow>
<dataflow id="58" from="kernel_window_14_V_read" to="kernel_window_14_V_read_1" fromId="49" toId="3">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_13_V_read_1" fromId="54" toId="4">
</dataflow>
<dataflow id="60" from="kernel_window_13_V_read" to="kernel_window_13_V_read_1" fromId="48" toId="4">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_11_V_read_1" fromId="54" toId="5">
</dataflow>
<dataflow id="62" from="kernel_window_11_V_read" to="kernel_window_11_V_read_1" fromId="47" toId="5">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_10_V_read_1" fromId="54" toId="6">
</dataflow>
<dataflow id="64" from="kernel_window_10_V_read" to="kernel_window_10_V_read_1" fromId="46" toId="6">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_9_V_read_1" fromId="54" toId="7">
</dataflow>
<dataflow id="66" from="kernel_window_9_V_read" to="kernel_window_9_V_read_1" fromId="45" toId="7">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_7_V_read_1" fromId="54" toId="8">
</dataflow>
<dataflow id="68" from="kernel_window_7_V_read" to="kernel_window_7_V_read_1" fromId="44" toId="8">
</dataflow>
<dataflow id="69" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_6_V_read_1" fromId="54" toId="9">
</dataflow>
<dataflow id="70" from="kernel_window_6_V_read" to="kernel_window_6_V_read_1" fromId="43" toId="9">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_5_V_read_1" fromId="54" toId="10">
</dataflow>
<dataflow id="72" from="kernel_window_5_V_read" to="kernel_window_5_V_read_1" fromId="42" toId="10">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_3_V_read_1" fromId="54" toId="11">
</dataflow>
<dataflow id="74" from="kernel_window_3_V_read" to="kernel_window_3_V_read_1" fromId="41" toId="11">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_2_V_read_1" fromId="54" toId="12">
</dataflow>
<dataflow id="76" from="kernel_window_2_V_read" to="kernel_window_2_V_read_1" fromId="40" toId="12">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_1_V_read_1" fromId="54" toId="13">
</dataflow>
<dataflow id="78" from="kernel_window_1_V_read" to="kernel_window_1_V_read_1" fromId="39" toId="13">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i16" to="in_elem_data_V_read_1" fromId="54" toId="14">
</dataflow>
<dataflow id="80" from="in_elem_data_V_read" to="in_elem_data_V_read_1" fromId="38" toId="14">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecPipeline" to="specpipeline_ln214" fromId="81" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specpipeline_ln214" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specpipeline_ln214" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specpipeline_ln214" fromId="85" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specpipeline_ln214" fromId="88" toId="15">
</dataflow>
<dataflow id="91" from="p_str16" to="specpipeline_ln214" fromId="90" toId="15">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopName" to="specloopname_ln227" fromId="92" toId="16">
</dataflow>
<dataflow id="95" from="p_str49" to="specloopname_ln227" fromId="94" toId="16">
</dataflow>
<dataflow id="97" from="_ssdm_op_MemShiftRead.[120 x i16]P" to="DataOut_V" fromId="96" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_98" to="DataOut_V" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="in_elem_data_V_read_1" to="DataOut_V" fromId="14" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="DataOut_V" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="_ssdm_op_MemShiftRead.[120 x i16]P" to="DataOut_V_1" fromId="96" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_104" to="DataOut_V_1" fromId="104" toId="18">
</dataflow>
<dataflow id="106" from="DataOut_V" to="DataOut_V_1" fromId="17" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_101" to="DataOut_V_1" fromId="101" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_MemShiftRead.[120 x i16]P" to="DataOut_V_2" fromId="96" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_109" to="DataOut_V_2" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="DataOut_V_1" to="DataOut_V_2" fromId="18" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_101" to="DataOut_V_2" fromId="101" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_113" to="mrv_s" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="kernel_window_1_V_read_1" to="mrv_s" fromId="13" toId="20">
</dataflow>
<dataflow id="116" from="mrv_s" to="mrv_1" fromId="20" toId="21">
</dataflow>
<dataflow id="117" from="kernel_window_5_V_read_1" to="mrv_1" fromId="10" toId="21">
</dataflow>
<dataflow id="118" from="mrv_1" to="mrv_2" fromId="21" toId="22">
</dataflow>
<dataflow id="119" from="kernel_window_9_V_read_1" to="mrv_2" fromId="7" toId="22">
</dataflow>
<dataflow id="120" from="mrv_2" to="mrv_3" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="kernel_window_13_V_read_1" to="mrv_3" fromId="4" toId="23">
</dataflow>
<dataflow id="122" from="mrv_3" to="mrv_4" fromId="23" toId="24">
</dataflow>
<dataflow id="123" from="kernel_window_2_V_read_1" to="mrv_4" fromId="12" toId="24">
</dataflow>
<dataflow id="124" from="mrv_4" to="mrv_5" fromId="24" toId="25">
</dataflow>
<dataflow id="125" from="kernel_window_3_V_read_1" to="mrv_5" fromId="11" toId="25">
</dataflow>
<dataflow id="126" from="mrv_5" to="mrv_6" fromId="25" toId="26">
</dataflow>
<dataflow id="127" from="DataOut_V_2" to="mrv_6" fromId="19" toId="26">
</dataflow>
<dataflow id="128" from="mrv_6" to="mrv_7" fromId="26" toId="27">
</dataflow>
<dataflow id="129" from="kernel_window_6_V_read_1" to="mrv_7" fromId="9" toId="27">
</dataflow>
<dataflow id="130" from="mrv_7" to="mrv_8" fromId="27" toId="28">
</dataflow>
<dataflow id="131" from="kernel_window_7_V_read_1" to="mrv_8" fromId="8" toId="28">
</dataflow>
<dataflow id="132" from="mrv_8" to="mrv_9" fromId="28" toId="29">
</dataflow>
<dataflow id="133" from="DataOut_V_1" to="mrv_9" fromId="18" toId="29">
</dataflow>
<dataflow id="134" from="mrv_9" to="mrv_10" fromId="29" toId="30">
</dataflow>
<dataflow id="135" from="kernel_window_10_V_read_1" to="mrv_10" fromId="6" toId="30">
</dataflow>
<dataflow id="136" from="mrv_10" to="mrv_11" fromId="30" toId="31">
</dataflow>
<dataflow id="137" from="kernel_window_11_V_read_1" to="mrv_11" fromId="5" toId="31">
</dataflow>
<dataflow id="138" from="mrv_11" to="mrv_12" fromId="31" toId="32">
</dataflow>
<dataflow id="139" from="DataOut_V" to="mrv_12" fromId="17" toId="32">
</dataflow>
<dataflow id="140" from="mrv_12" to="mrv_13" fromId="32" toId="33">
</dataflow>
<dataflow id="141" from="kernel_window_14_V_read_1" to="mrv_13" fromId="3" toId="33">
</dataflow>
<dataflow id="142" from="mrv_13" to="mrv_14" fromId="33" toId="34">
</dataflow>
<dataflow id="143" from="kernel_window_15_V_read_1" to="mrv_14" fromId="2" toId="34">
</dataflow>
<dataflow id="144" from="mrv_14" to="mrv_15" fromId="34" toId="35">
</dataflow>
<dataflow id="145" from="in_elem_data_V_read_1" to="mrv_15" fromId="14" toId="35">
</dataflow>
<dataflow id="146" from="mrv_15" to="ret_ln236" fromId="35" toId="36">
</dataflow>
</dataflows>


</stg>
