# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:00 on May 17,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 23:17:00 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:01 on May 17,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 23:17:01 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb_program_counter 
# Start time: 23:17:01 on May 17,2025
# Loading sv_std.std
# Loading work.tb_program_counter
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# ** Error: Cannot open macro file: pc_wave.do
# Error in macro ./runlab.do line 50
# Cannot open macro file: pc_wave.do
#     while executing
# "do pc_wave.do"
add wave -position end  sim:/tb_program_counter/clk
add wave -position end  sim:/tb_program_counter/reset
add wave -position end  sim:/tb_program_counter/enable
add wave -position end  sim:/tb_program_counter/pc_src
add wave -position end  sim:/tb_program_counter/reg_data
add wave -position end  sim:/tb_program_counter/se_shifted_imm
add wave -position end  sim:/tb_program_counter/pc
run -all
# === Starting Program Counter Test ===
# TB DEBUG @ 0 | pc_src = 00 | enable = 0 | pc = xxxxxxxxxxxxxxxx
# TB DEBUG @ 2000 | pc_src = 00 | enable = 1 | pc = 0000000000000000
# TB DEBUG @ 4000 | pc_src = 00 | enable = 1 | pc = 0000000000000000
# TB DEBUG @ 6000 | pc_src = 01 | enable = 1 | pc = 0000000000000004
# TB DEBUG @ 8000 | pc_src = 01 | enable = 1 | pc = 0000000000000008
# TB DEBUG @ 10000 | pc_src = 10 | enable = 1 | pc = 0000000000000028
# TB DEBUG @ 12000 | pc_src = 10 | enable = 1 | pc = 00000000ffc00018
# TB DEBUG @ 14000 | pc_src = 11 | enable = 1 | pc = 00000000cafebabe
# TB DEBUG @ 16000 | pc_src = 11 | enable = 1 | pc = 00000000abcd1234
# TB DEBUG @ 18000 | pc_src = 00 | enable = 0 | pc = 00000000abcd1234
# TB DEBUG @ 20000 | pc_src = 01 | enable = 0 | pc = 00000000abcd1234
# TB DEBUG @ 22000 | pc_src = 10 | enable = 0 | pc = 00000000abcd1234
# TB DEBUG @ 24000 | pc_src = 00 | enable = 1 | pc = 00000000abcd1234
# TB DEBUG @ 26000 | pc_src = 01 | enable = 1 | pc = 00000000abcd1234
# TB DEBUG @ 28000 | pc_src = 10 | enable = 1 | pc = 00000000abcd1238
# === End of Program Counter Test ===
# ** Note: $finish    : ./program_counter.sv(120)
#    Time: 30 ns  Iteration: 0  Instance: /tb_program_counter
# 1
# Break in Module tb_program_counter at ./program_counter.sv line 120
# End time: 23:19:26 on May 17,2025, Elapsed time: 0:02:25
# Errors: 3, Warnings: 0
