Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: acl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "acl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "acl"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : acl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\peripherals\acl.v" into library work
Parsing module <acl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <acl>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <acl>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\peripherals\acl.v".
    Found 1-bit register for signal <wdavacl>.
    Found 8-bit register for signal <aclcadr>.
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <aclss>.
    Found 1-bit register for signal <aclsclk>.
    Found 7-bit register for signal <aclstate>.
    Found 1-bit register for signal <aclsdi>.
    Found 8-bit register for signal <acldata>.
    Found 1-bit register for signal <rdavacl>.
    Found finite state machine <FSM_0> for signal <aclstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 100                                            |
    | Inputs             | 11                                             |
    | Outputs            | 9                                              |
    | Clock              | aclclk (rising_edge)                           |
    | Power Up State     | 0000000                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <i[31]_GND_1_o_sub_6_OUT> created at line 35.
    Found 32-bit subtractor for signal <i[31]_GND_1_o_sub_42_OUT> created at line 86.
    Found 3-bit subtractor for signal <i[31]_GND_1_o_sub_8_OUT<2:0>> created at line 43.
    Found 3-bit subtractor for signal <i[31]_GND_1_o_sub_44_OUT<2:0>> created at line 94.
    Found 1-bit 8-to-1 multiplexer for signal <i[31]_aclcadr[7]_Mux_8_o> created at line 43.
    Found 1-bit 8-to-1 multiplexer for signal <i[31]_aclcadr[7]_Mux_44_o> created at line 94.
    Found 1-bit 8-to-1 multiplexer for signal <i[31]_aclwdata[7]_Mux_50_o> created at line 109.
    Found 32-bit comparator lessequal for signal <n0015> created at line 61
    Found 32-bit comparator lessequal for signal <n0017> created at line 61
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <acl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit subtractor                                      : 2
 32-bit subtractor                                     : 2
# Registers                                            : 9
 1-bit register                                        : 5
 32-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 8-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 13
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit subtractor                                      : 2
 32-bit subtractor                                     : 2
# Registers                                            : 60
 Flip-Flops                                            : 60
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 8-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 13
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <aclstate[1:3]> with sequential encoding.
---------------------
 State   | Encoding
---------------------
 0000000 | 000
 0000001 | 001
 0000010 | 010
 0000011 | 011
 0000100 | 100
 0000101 | 101
---------------------

Optimizing unit <acl> ...
WARNING:Xst:1293 - FF/Latch <fsmfake0_3> has a constant value of 0 in block <acl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_4> has a constant value of 0 in block <acl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_5> has a constant value of 0 in block <acl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_6> has a constant value of 0 in block <acl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aclcadr_6> (without init value) has a constant value of 0 in block <acl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fsmfake0_0> in Unit <acl> is equivalent to the following FF/Latch, which will be removed : <aclstate_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <fsmfake0_1> in Unit <acl> is equivalent to the following FF/Latch, which will be removed : <aclstate_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <fsmfake0_2> in Unit <acl> is equivalent to the following FF/Latch, which will be removed : <aclstate_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block acl, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : acl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 357
#      GND                         : 1
#      INV                         : 31
#      LUT1                        : 1
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT4                        : 7
#      LUT5                        : 70
#      LUT6                        : 103
#      MUXCY                       : 68
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 55
#      FD                          : 47
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 17
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  18224     0%  
 Number of Slice LUTs:                  219  out of   9112     2%  
    Number used as Logic:               219  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    219
   Number with an unused Flip Flop:     164  out of    219    74%  
   Number with an unused LUT:             0  out of    219     0%  
   Number of fully used LUT-FF pairs:    55  out of    219    25%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
aclclk                             | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.277ns (Maximum Frequency: 107.792MHz)
   Minimum input arrival time before clock: 9.610ns
   Maximum output required time after clock: 4.522ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclclk'
  Clock period: 9.277ns (frequency: 107.792MHz)
  Total number of paths / destination ports: 269644 / 63
-------------------------------------------------------------------------
Delay:               9.277ns (Levels of Logic = 32)
  Source:            i_0 (FF)
  Destination:       aclsdi (FF)
  Source Clock:      aclclk rising
  Destination Clock: aclclk rising

  Data Path: i_0 to aclsdi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.651  i_0 (i_0)
     LUT1:I0->O            1   0.205   0.000  Msub_i[31]_GND_1_o_sub_6_OUT_cy<0>_rt (Msub_i[31]_GND_1_o_sub_6_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Msub_i[31]_GND_1_o_sub_6_OUT_cy<0> (Msub_i[31]_GND_1_o_sub_6_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_6_OUT_cy<1> (Msub_i[31]_GND_1_o_sub_6_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_6_OUT_cy<2> (Msub_i[31]_GND_1_o_sub_6_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_6_OUT_cy<3> (Msub_i[31]_GND_1_o_sub_6_OUT_cy<3>)
     XORCY:CI->O           4   0.180   1.028  Msub_i[31]_GND_1_o_sub_6_OUT_xor<4> (i[31]_GND_1_o_sub_6_OUT<4>)
     LUT6:I1->O            1   0.203   0.580  i[31]_GND_1_o_equal_7_o<31>1 (i[31]_GND_1_o_equal_7_o<31>)
     LUT6:I5->O            2   0.205   0.721  i[31]_GND_1_o_equal_7_o<31>2 (i[31]_GND_1_o_equal_7_o<31>1)
     LUT6:I4->O            4   0.203   0.684  Mmux_aclstate[6]_aclstate[6]_mux_37_OUT11121 (Mmux_aclstate[6]_aclstate[6]_mux_37_OUT1112)
     LUT6:I5->O            1   0.205   0.000  Mmux_aclstate[6]_aclstate[6]_mux_37_OUT1112 (Mmux_aclstate[6]_aclstate[6]_mux_37_OUT111)
     MUXCY:S->O            1   0.172   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<0> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<1> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<2> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<3> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<4> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<5> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<6> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<7> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<8> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<9> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<10> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<11> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<12> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<13> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<14> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<15> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<16> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<17> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<17>)
     XORCY:CI->O           2   0.180   0.981  Msub_i[31]_GND_1_o_sub_42_OUT_xor<18> (i[31]_GND_1_o_sub_42_OUT<18>)
     LUT6:I0->O            4   0.203   0.788  i[31]_GND_1_o_equal_43_o<31>4 (i[31]_GND_1_o_equal_43_o<31>3)
     LUT6:I4->O            1   0.203   0.580  i[31]_GND_1_o_equal_43_o<31>7_SW2 (N24)
     LUT6:I5->O            1   0.205   0.000  Mmux_aclsdi_aclstate[6]_MUX_109_o16 (aclsdi_aclstate[6]_MUX_109_o)
     FD:D                      0.102          aclsdi
    ----------------------------------------
    Total                      9.277ns (3.265ns logic, 6.012ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclclk'
  Total number of paths / destination ports: 3723 / 63
-------------------------------------------------------------------------
Offset:              9.610ns (Levels of Logic = 27)
  Source:            aclrdav (PAD)
  Destination:       aclsdi (FF)
  Destination Clock: aclclk rising

  Data Path: aclrdav to aclsdi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.062  aclrdav_IBUF (aclrdav_IBUF)
     LUT2:I0->O           40   0.203   1.510  GND_1_o_GND_1_o_AND_1_o1 (GND_1_o_GND_1_o_AND_1_o)
     LUT6:I4->O            1   0.203   0.580  i[31]_GND_1_o_equal_7_o<31>7_SW1 (N19)
     LUT6:I5->O            4   0.205   0.684  Mmux_aclstate[6]_aclstate[6]_mux_37_OUT11121 (Mmux_aclstate[6]_aclstate[6]_mux_37_OUT1112)
     LUT6:I5->O            1   0.205   0.000  Mmux_aclstate[6]_aclstate[6]_mux_37_OUT1112 (Mmux_aclstate[6]_aclstate[6]_mux_37_OUT111)
     MUXCY:S->O            1   0.172   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<0> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<1> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<2> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<3> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<4> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<5> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<6> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<7> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<8> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<9> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<10> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<11> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<12> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<13> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<14> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<15> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<16> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[31]_GND_1_o_sub_42_OUT_cy<17> (Msub_i[31]_GND_1_o_sub_42_OUT_cy<17>)
     XORCY:CI->O           2   0.180   0.981  Msub_i[31]_GND_1_o_sub_42_OUT_xor<18> (i[31]_GND_1_o_sub_42_OUT<18>)
     LUT6:I0->O            4   0.203   0.788  i[31]_GND_1_o_equal_43_o<31>4 (i[31]_GND_1_o_equal_43_o<31>3)
     LUT6:I4->O            1   0.203   0.580  i[31]_GND_1_o_equal_43_o<31>7_SW2 (N24)
     LUT6:I5->O            1   0.205   0.000  Mmux_aclsdi_aclstate[6]_MUX_109_o16 (aclsdi_aclstate[6]_MUX_109_o)
     FD:D                      0.102          aclsdi
    ----------------------------------------
    Total                      9.610ns (3.426ns logic, 6.184ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclclk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.522ns (Levels of Logic = 1)
  Source:            wdavacl (FF)
  Destination:       wdavacl (PAD)
  Source Clock:      aclclk rising

  Data Path: wdavacl to wdavacl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              47   0.447   1.504  wdavacl (wdavacl_OBUF)
     OBUF:I->O                 2.571          wdavacl_OBUF (wdavacl)
    ----------------------------------------
    Total                      4.522ns (3.018ns logic, 1.504ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclclk         |    9.277|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.29 secs
 
--> 

Total memory usage is 185708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

